;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 4/10/2018 4:42:18 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0x4FFC2000  	536891388
0x0004	0x0E490000  	3657
0x0008	0x0D510000  	3409
0x000C	0x0D510000  	3409
0x0010	0x0D510000  	3409
0x0014	0x0D510000  	3409
0x0018	0x0D510000  	3409
0x001C	0x0D510000  	3409
0x0020	0x0D510000  	3409
0x0024	0x0D510000  	3409
0x0028	0x0D510000  	3409
0x002C	0x0D510000  	3409
0x0030	0x0D510000  	3409
0x0034	0x0D510000  	3409
0x0038	0x0D510000  	3409
0x003C	0x0D510000  	3409
0x0040	0x0D510000  	3409
0x0044	0x0D510000  	3409
0x0048	0x0D510000  	3409
0x004C	0x0D510000  	3409
0x0050	0x0D510000  	3409
0x0054	0x0D510000  	3409
0x0058	0x0D510000  	3409
0x005C	0x0D510000  	3409
0x0060	0x0D510000  	3409
0x0064	0x0D510000  	3409
0x0068	0x0D510000  	3409
0x006C	0x0D510000  	3409
0x0070	0x0D510000  	3409
0x0074	0x0D510000  	3409
0x0078	0x0D510000  	3409
0x007C	0x0D510000  	3409
0x0080	0x0D510000  	3409
0x0084	0x0D510000  	3409
0x0088	0x0D510000  	3409
0x008C	0x0D510000  	3409
0x0090	0x0D510000  	3409
0x0094	0x0D510000  	3409
0x0098	0x0D510000  	3409
0x009C	0x0D510000  	3409
0x00A0	0x0D510000  	3409
0x00A4	0x0D510000  	3409
0x00A8	0x0D510000  	3409
0x00AC	0x0D510000  	3409
0x00B0	0x0D510000  	3409
0x00B4	0x0D510000  	3409
0x00B8	0x0D510000  	3409
0x00BC	0x0D510000  	3409
0x00C0	0x0D510000  	3409
0x00C4	0x0D510000  	3409
0x00C8	0x0D510000  	3409
0x00CC	0x0D510000  	3409
0x00D0	0x0D510000  	3409
0x00D4	0x0D510000  	3409
0x00D8	0x0D510000  	3409
0x00DC	0x0D510000  	3409
0x00E0	0x0D510000  	3409
0x00E4	0x0D510000  	3409
0x00E8	0x0D510000  	3409
0x00EC	0x0D510000  	3409
0x00F0	0x0D510000  	3409
0x00F4	0x0D510000  	3409
0x00F8	0x0D510000  	3409
0x00FC	0x0D510000  	3409
0x0100	0x0D510000  	3409
0x0104	0x0D510000  	3409
0x0108	0x0D510000  	3409
0x010C	0x0D510000  	3409
0x0110	0x0D510000  	3409
0x0114	0x0D510000  	3409
0x0118	0x0D510000  	3409
0x011C	0x0D510000  	3409
0x0120	0x0D510000  	3409
0x0124	0x0D510000  	3409
0x0128	0x0D510000  	3409
0x012C	0x0D510000  	3409
; end of ____SysVT
_main:
;main.c, 50 :: 		void main()
0x0E48	0xF7FFFF86  BL	3416
0x0E4C	0xF000F8C8  BL	4064
0x0E50	0xF7FFFF74  BL	3388
0x0E54	0xF000F884  BL	3936
;main.c, 52 :: 		initMain();              // initialize main
0x0E58	0xF7FFFD96  BL	_initMain+0
;main.c, 53 :: 		stat = init_Radio();     // initialize radio
0x0E5C	0xF7FFFDC0  BL	_init_Radio+0
0x0E60	0x491F    LDR	R1, [PC, #124]
0x0E62	0x7008    STRB	R0, [R1, #0]
;main.c, 54 :: 		Clear_Data(Data_Out);    // clear data out buffer
0x0E64	0x481F    LDR	R0, [PC, #124]
0x0E66	0xF7FFFF21  BL	_Clear_Data+0
;main.c, 56 :: 		while(1)
L_main2:
;main.c, 59 :: 		for (count = 0; count <= 100; count++)
0x0E6A	0x2100    MOVS	R1, #0
0x0E6C	0xB209    SXTH	R1, R1
0x0E6E	0x481E    LDR	R0, [PC, #120]
0x0E70	0x8001    STRH	R1, [R0, #0]
L_main4:
0x0E72	0x481D    LDR	R0, [PC, #116]
0x0E74	0xF9B00000  LDRSH	R0, [R0, #0]
0x0E78	0x2864    CMP	R0, #100
0x0E7A	0xDC2E    BGT	L_main5
;main.c, 61 :: 		GPIOC_ODR.B13 = 1;        // TX LED on
0x0E7C	0x2101    MOVS	R1, #1
0x0E7E	0xB249    SXTB	R1, R1
0x0E80	0x481A    LDR	R0, [PC, #104]
0x0E82	0x6001    STR	R1, [R0, #0]
;main.c, 62 :: 		Delay_ms(10);
0x0E84	0xF24D47BF  MOVW	R7, #54463
0x0E88	0xF2C00701  MOVT	R7, #1
0x0E8C	0xBF00    NOP
0x0E8E	0xBF00    NOP
L_main7:
0x0E90	0x1E7F    SUBS	R7, R7, #1
0x0E92	0xD1FD    BNE	L_main7
0x0E94	0xBF00    NOP
0x0E96	0xBF00    NOP
0x0E98	0xBF00    NOP
;main.c, 64 :: 		IntToStr(count, txt);     // convert count to string
0x0E9A	0x4813    LDR	R0, [PC, #76]
0x0E9C	0xF9B00000  LDRSH	R0, [R0, #0]
0x0EA0	0x4913    LDR	R1, [PC, #76]
0x0EA2	0xF7FFFF13  BL	_IntToStr+0
;main.c, 65 :: 		makeMsg(txt);             // make read to transmit
0x0EA6	0x4812    LDR	R0, [PC, #72]
0x0EA8	0xF7FFFD0A  BL	_makeMsg+0
;main.c, 66 :: 		sendBuffer();             // transmit
0x0EAC	0xF7FFFC80  BL	_sendBuffer+0
;main.c, 68 :: 		GPIOC_ODR.B13 = 0;        // TX LED off
0x0EB0	0x2100    MOVS	R1, #0
0x0EB2	0xB249    SXTB	R1, R1
0x0EB4	0x480D    LDR	R0, [PC, #52]
0x0EB6	0x6001    STR	R1, [R0, #0]
;main.c, 69 :: 		Delay_ms(10);
0x0EB8	0xF24D47BF  MOVW	R7, #54463
0x0EBC	0xF2C00701  MOVT	R7, #1
L_main9:
0x0EC0	0x1E7F    SUBS	R7, R7, #1
0x0EC2	0xD1FD    BNE	L_main9
0x0EC4	0xBF00    NOP
0x0EC6	0xBF00    NOP
0x0EC8	0xBF00    NOP
0x0ECA	0xBF00    NOP
0x0ECC	0xBF00    NOP
;main.c, 59 :: 		for (count = 0; count <= 100; count++)
0x0ECE	0x4906    LDR	R1, [PC, #24]
0x0ED0	0xF9B10000  LDRSH	R0, [R1, #0]
0x0ED4	0x1C40    ADDS	R0, R0, #1
0x0ED6	0x8008    STRH	R0, [R1, #0]
;main.c, 70 :: 		}
0x0ED8	0xE7CB    B	L_main4
L_main5:
;main.c, 71 :: 		}
0x0EDA	0xE7C6    B	L_main2
;main.c, 72 :: 		}
L_end_main:
L__main_end_loop:
0x0EDC	0xE7FE    B	L__main_end_loop
0x0EDE	0xBF00    NOP
0x0EE0	0x00012000  	_stat+0
0x0EE4	0x00022000  	_Data_Out+0
0x0EE8	0x00182000  	_count+0
0x0EEC	0x01B44222  	GPIOC_ODR+0
0x0EF0	0x001A2000  	_txt+0
; end of _main
___FillZeros:
;__Lib_System_101_102_103.c, 70 :: 		
0x0948	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 72 :: 		
0x094A	0xF04F0900  MOV	R9, #0
;__Lib_System_101_102_103.c, 73 :: 		
0x094E	0xF04F0C00  MOV	R12, #0
;__Lib_System_101_102_103.c, 74 :: 		
0x0952	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_101_102_103.c, 75 :: 		
0x0956	0xDC04    BGT	L_loopFZs
;__Lib_System_101_102_103.c, 76 :: 		
0x0958	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_101_102_103.c, 77 :: 		
0x095C	0xDB01    BLT	L_loopFZs
;__Lib_System_101_102_103.c, 78 :: 		
0x095E	0x46D4    MOV	R12, R10
;__Lib_System_101_102_103.c, 79 :: 		
0x0960	0x46EA    MOV	R10, SP
;__Lib_System_101_102_103.c, 80 :: 		
L_loopFZs:
;__Lib_System_101_102_103.c, 81 :: 		
0x0962	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_101_102_103.c, 82 :: 		
0x0966	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 83 :: 		
0x096A	0xD1FA    BNE	L_loopFZs
;__Lib_System_101_102_103.c, 84 :: 		
0x096C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_101_102_103.c, 85 :: 		
0x0970	0xDD05    BLE	L_norep
;__Lib_System_101_102_103.c, 86 :: 		
0x0972	0x46E2    MOV	R10, R12
;__Lib_System_101_102_103.c, 87 :: 		
0x0974	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_101_102_103.c, 88 :: 		
0x0978	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_101_102_103.c, 89 :: 		
0x097C	0xE7F1    B	L_loopFZs
;__Lib_System_101_102_103.c, 90 :: 		
L_norep:
;__Lib_System_101_102_103.c, 92 :: 		
L_end___FillZeros:
0x097E	0xB001    ADD	SP, SP, #4
0x0980	0x4770    BX	LR
; end of ___FillZeros
_initMain:
;main.c, 38 :: 		void initMain()
0x0988	0xB081    SUB	SP, SP, #4
0x098A	0xF8CDE000  STR	LR, [SP, #0]
;main.c, 40 :: 		SPI1_Init();                       // initialize SPI module
0x098E	0xF7FFFEF1  BL	_SPI1_Init+0
;main.c, 41 :: 		Delay_ms(100);                     // Allow to stabilize
0x0992	0xF644777F  MOVW	R7, #20351
0x0996	0xF2C00712  MOVT	R7, #18
L_initMain0:
0x099A	0x1E7F    SUBS	R7, R7, #1
0x099C	0xD1FD    BNE	L_initMain0
0x099E	0xBF00    NOP
0x09A0	0xBF00    NOP
0x09A2	0xBF00    NOP
0x09A4	0xBF00    NOP
0x09A6	0xBF00    NOP
;main.c, 43 :: 		GPIO_Digital_Output(&GPIOB_ODR, _GPIO_PINMASK_13);  // IRQ out
0x09A8	0xF2420100  MOVW	R1, #8192
0x09AC	0x480A    LDR	R0, [PC, #40]
0x09AE	0xF7FFFEF1  BL	_GPIO_Digital_Output+0
;main.c, 44 :: 		GPIO_Digital_Output(&GPIOB_ODR, _GPIO_PINMASK_14);  // CSN out
0x09B2	0xF2440100  MOVW	R1, #16384
0x09B6	0x4808    LDR	R0, [PC, #32]
0x09B8	0xF7FFFEEC  BL	_GPIO_Digital_Output+0
;main.c, 45 :: 		GPIO_Digital_Output(&GPIOB_ODR, _GPIO_PINMASK_15);  // CE  out
0x09BC	0xF2480100  MOVW	R1, #32768
0x09C0	0x4805    LDR	R0, [PC, #20]
0x09C2	0xF7FFFEE7  BL	_GPIO_Digital_Output+0
;main.c, 47 :: 		GPIO_Digital_Output(&GPIOC_ODR, _GPIO_PINMASK_13);  // TX LED
0x09C6	0xF2420100  MOVW	R1, #8192
0x09CA	0x4804    LDR	R0, [PC, #16]
0x09CC	0xF7FFFEE2  BL	_GPIO_Digital_Output+0
;main.c, 48 :: 		}
L_end_initMain:
0x09D0	0xF8DDE000  LDR	LR, [SP, #0]
0x09D4	0xB001    ADD	SP, SP, #4
0x09D6	0x4770    BX	LR
0x09D8	0x0C0C4001  	GPIOB_ODR+0
0x09DC	0x100C4001  	GPIOC_ODR+0
; end of _initMain
_SPI1_Init:
;__Lib_SPI_123.c, 92 :: 		
0x0774	0xB081    SUB	SP, SP, #4
0x0776	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_SPI_123.c, 96 :: 		
0x077A	0x4A05    LDR	R2, [PC, #20]
;__Lib_SPI_123.c, 95 :: 		
0x077C	0xF2403104  MOVW	R1, #772
;__Lib_SPI_123.c, 93 :: 		
0x0780	0x2005    MOVS	R0, #5
;__Lib_SPI_123.c, 96 :: 		
0x0782	0xF7FFFF2B  BL	_SPI1_Init_Advanced+0
;__Lib_SPI_123.c, 97 :: 		
L_end_SPI1_Init:
0x0786	0xF8DDE000  LDR	LR, [SP, #0]
0x078A	0xB001    ADD	SP, SP, #4
0x078C	0x4770    BX	LR
0x078E	0xBF00    NOP
0x0790	0x0EF40000  	__GPIO_MODULE_SPI1_PA567+0
; end of _SPI1_Init
_SPI1_Init_Advanced:
;__Lib_SPI_123.c, 82 :: 		
; module start address is: 8 (R2)
0x05DC	0xB083    SUB	SP, SP, #12
0x05DE	0xF8CDE000  STR	LR, [SP, #0]
0x05E2	0xF88D0004  STRB	R0, [SP, #4]
0x05E6	0x9102    STR	R1, [SP, #8]
; module end address is: 8 (R2)
; module start address is: 8 (R2)
;__Lib_SPI_123.c, 83 :: 		
0x05E8	0x4C0B    LDR	R4, [PC, #44]
0x05EA	0x4B0C    LDR	R3, [PC, #48]
0x05EC	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 84 :: 		
0x05EE	0x4C0C    LDR	R4, [PC, #48]
0x05F0	0x4B0C    LDR	R3, [PC, #48]
0x05F2	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 86 :: 		
0x05F4	0x2401    MOVS	R4, #1
0x05F6	0xB264    SXTB	R4, R4
0x05F8	0x4B0B    LDR	R3, [PC, #44]
0x05FA	0x601C    STR	R4, [R3, #0]
;__Lib_SPI_123.c, 87 :: 		
0x05FC	0x4610    MOV	R0, R2
; module end address is: 8 (R2)
0x05FE	0xF7FFFF23  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_SPI_123.c, 89 :: 		
0x0602	0x9A02    LDR	R2, [SP, #8]
0x0604	0xF89D1004  LDRB	R1, [SP, #4]
0x0608	0x4808    LDR	R0, [PC, #32]
0x060A	0xF7FFFFA5  BL	__Lib_SPI_123_SPIx_Init_Advanced+0
;__Lib_SPI_123.c, 90 :: 		
L_end_SPI1_Init_Advanced:
0x060E	0xF8DDE000  LDR	LR, [SP, #0]
0x0612	0xB003    ADD	SP, SP, #12
0x0614	0x4770    BX	LR
0x0616	0xBF00    NOP
0x0618	0x059D0000  	_SPI1_Read+0
0x061C	0x00202000  	_SPI_Rd_Ptr+0
0x0620	0x06310000  	_SPI1_Write+0
0x0624	0x00242000  	_SPI_Wr_Ptr+0
0x0628	0x03304242  	RCC_APB2ENR+0
0x062C	0x30004001  	SPI1_CR1+0
; end of _SPI1_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F10x.c, 303 :: 		
; module start address is: 0 (R0)
0x0448	0xB081    SUB	SP, SP, #4
0x044A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 304 :: 		
;__Lib_GPIO_32F10x.c, 305 :: 		
;__Lib_GPIO_32F10x.c, 307 :: 		
0x044E	0x2201    MOVS	R2, #1
0x0450	0xB252    SXTB	R2, R2
0x0452	0x493E    LDR	R1, [PC, #248]
0x0454	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 309 :: 		
0x0456	0xF2000168  ADDW	R1, R0, #104
0x045A	0x680B    LDR	R3, [R1, #0]
0x045C	0xF06F6100  MVN	R1, #134217728
0x0460	0xEA030201  AND	R2, R3, R1, LSL #0
; gpio_remap start address is: 16 (R4)
0x0464	0x4614    MOV	R4, R2
;__Lib_GPIO_32F10x.c, 310 :: 		
0x0466	0xF0036100  AND	R1, R3, #134217728
0x046A	0x0EC9    LSRS	R1, R1, #27
; newstate start address is: 12 (R3)
0x046C	0x460B    MOV	R3, R1
;__Lib_GPIO_32F10x.c, 312 :: 		
0x046E	0xF0024100  AND	R1, R2, #-2147483648
0x0472	0xF1B14F00  CMP	R1, #-2147483648
0x0476	0xD102    BNE	L_GPIO_Alternate_Function_Enable66
;__Lib_GPIO_32F10x.c, 314 :: 		
0x0478	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x047A	0x680A    LDR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 315 :: 		
; tmpreg end address is: 8 (R2)
0x047C	0xE001    B	L_GPIO_Alternate_Function_Enable67
L_GPIO_Alternate_Function_Enable66:
;__Lib_GPIO_32F10x.c, 318 :: 		
0x047E	0x4935    LDR	R1, [PC, #212]
; tmpreg start address is: 8 (R2)
0x0480	0x680A    LDR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 319 :: 		
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F10x.c, 321 :: 		
; tmpreg start address is: 8 (R2)
0x0482	0xF4042170  AND	R1, R4, #983040
0x0486	0x0C09    LSRS	R1, R1, #16
; tmpmask start address is: 24 (R6)
0x0488	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 322 :: 		
0x048A	0xF64F71FF  MOVW	R1, #65535
0x048E	0xEA040101  AND	R1, R4, R1, LSL #0
; tmp start address is: 20 (R5)
0x0492	0x460D    MOV	R5, R1
;__Lib_GPIO_32F10x.c, 324 :: 		
0x0494	0xF4041140  AND	R1, R4, #3145728
0x0498	0xF5B11F40  CMP	R1, #3145728
0x049C	0xD10D    BNE	L_GPIO_Alternate_Function_Enable68
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 326 :: 		
0x049E	0xF06F6170  MVN	R1, #251658240
0x04A2	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
; tmpreg start address is: 24 (R6)
0x04A6	0x460E    MOV	R6, R1
;__Lib_GPIO_32F10x.c, 327 :: 		
0x04A8	0x492A    LDR	R1, [PC, #168]
0x04AA	0x680A    LDR	R2, [R1, #0]
0x04AC	0xF06F6170  MVN	R1, #251658240
0x04B0	0x400A    ANDS	R2, R1
0x04B2	0x4928    LDR	R1, [PC, #160]
0x04B4	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 328 :: 		
0x04B6	0x4632    MOV	R2, R6
; tmpreg end address is: 24 (R6)
0x04B8	0xE016    B	L_GPIO_Alternate_Function_Enable69
L_GPIO_Alternate_Function_Enable68:
;__Lib_GPIO_32F10x.c, 329 :: 		
; tmpreg start address is: 8 (R2)
; tmpmask start address is: 24 (R6)
0x04BA	0xF4041180  AND	R1, R4, #1048576
0x04BE	0xF5B11F80  CMP	R1, #1048576
0x04C2	0xD109    BNE	L_GPIO_Alternate_Function_Enable70
;__Lib_GPIO_32F10x.c, 331 :: 		
0x04C4	0xF04F0103  MOV	R1, #3
0x04C8	0x40B1    LSLS	R1, R6
; tmpmask end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 332 :: 		
0x04CA	0x43C9    MVN	R1, R1
0x04CC	0xEA020101  AND	R1, R2, R1, LSL #0
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 333 :: 		
0x04D0	0xF0416170  ORR	R1, R1, #251658240
; tmpreg start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 334 :: 		
0x04D4	0x460A    MOV	R2, R1
; tmpreg end address is: 4 (R1)
0x04D6	0xE007    B	L_GPIO_Alternate_Function_Enable71
L_GPIO_Alternate_Function_Enable70:
;__Lib_GPIO_32F10x.c, 337 :: 		
; tmpreg start address is: 8 (R2)
0x04D8	0x0D61    LSRS	R1, R4, #21
0x04DA	0x0109    LSLS	R1, R1, #4
0x04DC	0xFA05F101  LSL	R1, R5, R1
0x04E0	0x43C9    MVN	R1, R1
0x04E2	0x400A    ANDS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 338 :: 		
0x04E4	0xF0426270  ORR	R2, R2, #251658240
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 339 :: 		
L_GPIO_Alternate_Function_Enable71:
; tmpreg start address is: 8 (R2)
; tmpreg end address is: 8 (R2)
L_GPIO_Alternate_Function_Enable69:
;__Lib_GPIO_32F10x.c, 341 :: 		
; tmpreg start address is: 8 (R2)
0x04E8	0xB12B    CBZ	R3, L__GPIO_Alternate_Function_Enable106
; newstate end address is: 12 (R3)
;__Lib_GPIO_32F10x.c, 343 :: 		
0x04EA	0x0D61    LSRS	R1, R4, #21
0x04EC	0x0109    LSLS	R1, R1, #4
0x04EE	0xFA05F101  LSL	R1, R5, R1
; tmp end address is: 20 (R5)
0x04F2	0x430A    ORRS	R2, R1
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 344 :: 		
0x04F4	0xE7FF    B	L_GPIO_Alternate_Function_Enable72
L__GPIO_Alternate_Function_Enable106:
;__Lib_GPIO_32F10x.c, 341 :: 		
;__Lib_GPIO_32F10x.c, 344 :: 		
L_GPIO_Alternate_Function_Enable72:
;__Lib_GPIO_32F10x.c, 346 :: 		
; tmpreg start address is: 8 (R2)
0x04F6	0xF0044100  AND	R1, R4, #-2147483648
; gpio_remap end address is: 16 (R4)
0x04FA	0xF1B14F00  CMP	R1, #-2147483648
0x04FE	0xD102    BNE	L_GPIO_Alternate_Function_Enable73
;__Lib_GPIO_32F10x.c, 348 :: 		
0x0500	0x4913    LDR	R1, [PC, #76]
0x0502	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 349 :: 		
0x0504	0xE001    B	L_GPIO_Alternate_Function_Enable74
L_GPIO_Alternate_Function_Enable73:
;__Lib_GPIO_32F10x.c, 352 :: 		
; tmpreg start address is: 8 (R2)
0x0506	0x4913    LDR	R1, [PC, #76]
0x0508	0x600A    STR	R2, [R1, #0]
; tmpreg end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 353 :: 		
L_GPIO_Alternate_Function_Enable74:
;__Lib_GPIO_32F10x.c, 356 :: 		
; i start address is: 40 (R10)
0x050A	0xF2400A00  MOVW	R10, #0
; module end address is: 0 (R0)
; i end address is: 40 (R10)
0x050E	0x4681    MOV	R9, R0
;__Lib_GPIO_32F10x.c, 357 :: 		
L_GPIO_Alternate_Function_Enable75:
; i start address is: 40 (R10)
; module start address is: 36 (R9)
0x0510	0xEA4F018A  LSL	R1, R10, #2
0x0514	0xEB090101  ADD	R1, R9, R1, LSL #0
0x0518	0x6809    LDR	R1, [R1, #0]
0x051A	0xF1B13FFF  CMP	R1, #-1
0x051E	0xD010    BEQ	L_GPIO_Alternate_Function_Enable76
;__Lib_GPIO_32F10x.c, 358 :: 		
0x0520	0xF1090134  ADD	R1, R9, #52
0x0524	0xEA4F038A  LSL	R3, R10, #2
0x0528	0x18C9    ADDS	R1, R1, R3
0x052A	0x6809    LDR	R1, [R1, #0]
0x052C	0x460A    MOV	R2, R1
0x052E	0xEB090103  ADD	R1, R9, R3, LSL #0
0x0532	0x6809    LDR	R1, [R1, #0]
0x0534	0x4608    MOV	R0, R1
0x0536	0x4611    MOV	R1, R2
0x0538	0xF7FFFF3A  BL	__Lib_GPIO_32F10x_GPIO_Configure_Pin+0
;__Lib_GPIO_32F10x.c, 359 :: 		
0x053C	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F10x.c, 360 :: 		
; module end address is: 36 (R9)
; i end address is: 40 (R10)
0x0540	0xE7E6    B	L_GPIO_Alternate_Function_Enable75
L_GPIO_Alternate_Function_Enable76:
;__Lib_GPIO_32F10x.c, 363 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0542	0xF8DDE000  LDR	LR, [SP, #0]
0x0546	0xB001    ADD	SP, SP, #4
0x0548	0x4770    BX	LR
0x054A	0xBF00    NOP
0x054C	0x03004242  	RCC_APB2ENRbits+0
0x0550	0x001C4001  	AFIO_MAPR2+0
0x0554	0x00044001  	AFIO_MAPR+0
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F10x_GPIO_Configure_Pin:
;__Lib_GPIO_32F10x.c, 282 :: 		
; config start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x03B0	0xB083    SUB	SP, SP, #12
0x03B2	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 0 (R0)
; config start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 286 :: 		
0x03B6	0xF00003FF  AND	R3, R0, #255
; af_pin end address is: 0 (R0)
0x03BA	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x03BC	0x4610    MOV	R0, R2
;__Lib_GPIO_32F10x.c, 287 :: 		
0x03BE	0xF003020F  AND	R2, R3, #15
; pin start address is: 12 (R3)
0x03C2	0x4613    MOV	R3, R2
;__Lib_GPIO_32F10x.c, 290 :: 		
0x03C4	0xE014    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin57
; port end address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 291 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin59:
0x03C6	0x4A19    LDR	R2, [PC, #100]
0x03C8	0x9202    STR	R2, [SP, #8]
0x03CA	0xE01F    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 292 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin60:
0x03CC	0x4A18    LDR	R2, [PC, #96]
0x03CE	0x9202    STR	R2, [SP, #8]
0x03D0	0xE01C    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 293 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin61:
0x03D2	0x4A18    LDR	R2, [PC, #96]
0x03D4	0x9202    STR	R2, [SP, #8]
0x03D6	0xE019    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 294 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin62:
0x03D8	0x4A17    LDR	R2, [PC, #92]
0x03DA	0x9202    STR	R2, [SP, #8]
0x03DC	0xE016    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 295 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin63:
0x03DE	0x4A17    LDR	R2, [PC, #92]
0x03E0	0x9202    STR	R2, [SP, #8]
0x03E2	0xE013    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 296 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin64:
0x03E4	0x4A16    LDR	R2, [PC, #88]
0x03E6	0x9202    STR	R2, [SP, #8]
0x03E8	0xE010    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 297 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin65:
0x03EA	0x4A16    LDR	R2, [PC, #88]
0x03EC	0x9202    STR	R2, [SP, #8]
0x03EE	0xE00D    B	L___Lib_GPIO_32F10x_GPIO_Configure_Pin58
;__Lib_GPIO_32F10x.c, 298 :: 		
L___Lib_GPIO_32F10x_GPIO_Configure_Pin57:
; port start address is: 0 (R0)
0x03F0	0x2800    CMP	R0, #0
0x03F2	0xD0E8    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin59
0x03F4	0x2801    CMP	R0, #1
0x03F6	0xD0E9    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin60
0x03F8	0x2802    CMP	R0, #2
0x03FA	0xD0EA    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin61
0x03FC	0x2803    CMP	R0, #3
0x03FE	0xD0EB    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin62
0x0400	0x2804    CMP	R0, #4
0x0402	0xD0EC    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin63
0x0404	0x2805    CMP	R0, #5
0x0406	0xD0ED    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin64
0x0408	0x2806    CMP	R0, #6
0x040A	0xD0EE    BEQ	L___Lib_GPIO_32F10x_GPIO_Configure_Pin65
; port end address is: 0 (R0)
L___Lib_GPIO_32F10x_GPIO_Configure_Pin58:
;__Lib_GPIO_32F10x.c, 300 :: 		
0x040C	0x2201    MOVS	R2, #1
0x040E	0xB212    SXTH	R2, R2
0x0410	0x409A    LSLS	R2, R3
; pin end address is: 12 (R3)
0x0412	0xF8AD2004  STRH	R2, [SP, #4]
; config end address is: 4 (R1)
0x0416	0x9802    LDR	R0, [SP, #8]
0x0418	0x460A    MOV	R2, R1
0x041A	0xF8BD1004  LDRH	R1, [SP, #4]
0x041E	0xF7FFFECD  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 301 :: 		
L_end_GPIO_Configure_Pin:
0x0422	0xF8DDE000  LDR	LR, [SP, #0]
0x0426	0xB003    ADD	SP, SP, #12
0x0428	0x4770    BX	LR
0x042A	0xBF00    NOP
0x042C	0x08004001  	#1073809408
0x0430	0x0C004001  	#1073810432
0x0434	0x10004001  	#1073811456
0x0438	0x14004001  	#1073812480
0x043C	0x18004001  	#1073813504
0x0440	0x1C004001  	#1073814528
0x0444	0x20004001  	#1073815552
; end of __Lib_GPIO_32F10x_GPIO_Configure_Pin
_GPIO_Config:
;__Lib_GPIO_32F10x.c, 124 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x01BC	0xB081    SUB	SP, SP, #4
0x01BE	0xF8CDE000  STR	LR, [SP, #0]
0x01C2	0xB28C    UXTH	R4, R1
0x01C4	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 129 :: 		
0x01C6	0x4B77    LDR	R3, [PC, #476]
0x01C8	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 24 (R6)
0x01CC	0x461E    MOV	R6, R3
;__Lib_GPIO_32F10x.c, 131 :: 		
0x01CE	0x4618    MOV	R0, R3
0x01D0	0xF7FFFFAE  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F10x.c, 134 :: 		
0x01D4	0xF1B40FFF  CMP	R4, #255
0x01D8	0xD10C    BNE	L_GPIO_Config18
;__Lib_GPIO_32F10x.c, 135 :: 		
0x01DA	0x4B73    LDR	R3, [PC, #460]
0x01DC	0x429D    CMP	R5, R3
0x01DE	0xD103    BNE	L_GPIO_Config19
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 136 :: 		
0x01E0	0xF04F3333  MOV	R3, #858993459
0x01E4	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 137 :: 		
0x01E6	0xE0D9    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 138 :: 		
L_GPIO_Config19:
;__Lib_GPIO_32F10x.c, 139 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x01E8	0x2D42    CMP	R5, #66
0x01EA	0xD103    BNE	L_GPIO_Config20
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 140 :: 		
0x01EC	0xF04F3344  MOV	R3, #1145324612
0x01F0	0x6033    STR	R3, [R6, #0]
; port end address is: 24 (R6)
;__Lib_GPIO_32F10x.c, 141 :: 		
0x01F2	0xE0D3    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 142 :: 		
L_GPIO_Config20:
;__Lib_GPIO_32F10x.c, 143 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config18:
;__Lib_GPIO_32F10x.c, 145 :: 		
0x01F4	0xF64F73FF  MOVW	R3, #65535
0x01F8	0x429C    CMP	R4, R3
0x01FA	0xD114    BNE	L_GPIO_Config21
;__Lib_GPIO_32F10x.c, 146 :: 		
0x01FC	0x4B6A    LDR	R3, [PC, #424]
0x01FE	0x429D    CMP	R5, R3
0x0200	0xD107    BNE	L_GPIO_Config22
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 147 :: 		
0x0202	0xF04F3333  MOV	R3, #858993459
0x0206	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 148 :: 		
0x0208	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x020A	0xF04F3333  MOV	R3, #858993459
0x020E	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 149 :: 		
0x0210	0xE0C4    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 150 :: 		
L_GPIO_Config22:
;__Lib_GPIO_32F10x.c, 151 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
0x0212	0x2D42    CMP	R5, #66
0x0214	0xD107    BNE	L_GPIO_Config23
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
;__Lib_GPIO_32F10x.c, 152 :: 		
0x0216	0xF04F3344  MOV	R3, #1145324612
0x021A	0x6033    STR	R3, [R6, #0]
;__Lib_GPIO_32F10x.c, 153 :: 		
0x021C	0x1D34    ADDS	R4, R6, #4
; port end address is: 24 (R6)
0x021E	0xF04F3344  MOV	R3, #1145324612
0x0222	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 154 :: 		
0x0224	0xE0BA    B	L_end_GPIO_Config
;__Lib_GPIO_32F10x.c, 155 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F10x.c, 156 :: 		
; port start address is: 24 (R6)
; config start address is: 20 (R5)
; pin_mask start address is: 16 (R4)
L_GPIO_Config21:
;__Lib_GPIO_32F10x.c, 158 :: 		
; currentmode start address is: 4 (R1)
0x0226	0x2100    MOVS	R1, #0
;__Lib_GPIO_32F10x.c, 159 :: 		
; speed start address is: 0 (R0)
0x0228	0x2000    MOVS	R0, #0
;__Lib_GPIO_32F10x.c, 161 :: 		
0x022A	0xF0050301  AND	R3, R5, #1
0x022E	0xB10B    CBZ	R3, L_GPIO_Config24
;__Lib_GPIO_32F10x.c, 162 :: 		
0x0230	0x2100    MOVS	R1, #0
0x0232	0xE01D    B	L_GPIO_Config25
L_GPIO_Config24:
;__Lib_GPIO_32F10x.c, 163 :: 		
0x0234	0xF0050302  AND	R3, R5, #2
0x0238	0xB133    CBZ	R3, L_GPIO_Config26
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 164 :: 		
0x023A	0xF40573C0  AND	R3, R5, #384
0x023E	0xB10B    CBZ	R3, L_GPIO_Config27
;__Lib_GPIO_32F10x.c, 165 :: 		
; currentmode start address is: 4 (R1)
0x0240	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
0x0242	0xE000    B	L_GPIO_Config28
L_GPIO_Config27:
;__Lib_GPIO_32F10x.c, 167 :: 		
; currentmode start address is: 4 (R1)
0x0244	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
L_GPIO_Config28:
;__Lib_GPIO_32F10x.c, 168 :: 		
; currentmode start address is: 4 (R1)
0x0246	0xE013    B	L_GPIO_Config29
L_GPIO_Config26:
;__Lib_GPIO_32F10x.c, 169 :: 		
0x0248	0xF0050304  AND	R3, R5, #4
0x024C	0xB133    CBZ	R3, L_GPIO_Config30
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 170 :: 		
0x024E	0xF0050320  AND	R3, R5, #32
0x0252	0xB10B    CBZ	R3, L_GPIO_Config31
;__Lib_GPIO_32F10x.c, 171 :: 		
; currentmode start address is: 4 (R1)
0x0254	0x2104    MOVS	R1, #4
; currentmode end address is: 4 (R1)
0x0256	0xE000    B	L_GPIO_Config32
L_GPIO_Config31:
;__Lib_GPIO_32F10x.c, 173 :: 		
; currentmode start address is: 4 (R1)
0x0258	0x2100    MOVS	R1, #0
; currentmode end address is: 4 (R1)
L_GPIO_Config32:
;__Lib_GPIO_32F10x.c, 174 :: 		
; currentmode start address is: 4 (R1)
0x025A	0xE009    B	L_GPIO_Config33
L_GPIO_Config30:
;__Lib_GPIO_32F10x.c, 175 :: 		
0x025C	0xF0050308  AND	R3, R5, #8
0x0260	0xB133    CBZ	R3, L__GPIO_Config100
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 176 :: 		
0x0262	0xF0050320  AND	R3, R5, #32
0x0266	0xB10B    CBZ	R3, L_GPIO_Config35
;__Lib_GPIO_32F10x.c, 177 :: 		
; currentmode start address is: 4 (R1)
0x0268	0x210C    MOVS	R1, #12
; currentmode end address is: 4 (R1)
0x026A	0xE000    B	L_GPIO_Config36
L_GPIO_Config35:
;__Lib_GPIO_32F10x.c, 179 :: 		
; currentmode start address is: 4 (R1)
0x026C	0x2108    MOVS	R1, #8
; currentmode end address is: 4 (R1)
L_GPIO_Config36:
;__Lib_GPIO_32F10x.c, 180 :: 		
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
0x026E	0xE7FF    B	L_GPIO_Config34
L__GPIO_Config100:
;__Lib_GPIO_32F10x.c, 175 :: 		
;__Lib_GPIO_32F10x.c, 180 :: 		
L_GPIO_Config34:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config33:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config29:
; currentmode start address is: 4 (R1)
; currentmode end address is: 4 (R1)
L_GPIO_Config25:
;__Lib_GPIO_32F10x.c, 182 :: 		
; currentmode start address is: 4 (R1)
0x0270	0x4B4E    LDR	R3, [PC, #312]
0x0272	0xEA050303  AND	R3, R5, R3, LSL #0
0x0276	0xB10B    CBZ	R3, L_GPIO_Config37
;__Lib_GPIO_32F10x.c, 183 :: 		
0x0278	0x2003    MOVS	R0, #3
0x027A	0xE009    B	L_GPIO_Config38
L_GPIO_Config37:
;__Lib_GPIO_32F10x.c, 184 :: 		
0x027C	0xF4057300  AND	R3, R5, #512
0x0280	0xB10B    CBZ	R3, L_GPIO_Config39
;__Lib_GPIO_32F10x.c, 185 :: 		
0x0282	0x2002    MOVS	R0, #2
0x0284	0xE004    B	L_GPIO_Config40
L_GPIO_Config39:
;__Lib_GPIO_32F10x.c, 186 :: 		
0x0286	0xF4056380  AND	R3, R5, #1024
0x028A	0xB10B    CBZ	R3, L__GPIO_Config101
;__Lib_GPIO_32F10x.c, 187 :: 		
0x028C	0x2001    MOVS	R0, #1
; speed end address is: 0 (R0)
0x028E	0xE7FF    B	L_GPIO_Config41
L__GPIO_Config101:
;__Lib_GPIO_32F10x.c, 186 :: 		
;__Lib_GPIO_32F10x.c, 187 :: 		
L_GPIO_Config41:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config40:
; speed start address is: 0 (R0)
; speed end address is: 0 (R0)
L_GPIO_Config38:
;__Lib_GPIO_32F10x.c, 189 :: 		
; speed start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 195 :: 		
0x0290	0xF005030C  AND	R3, R5, #12
0x0294	0xB10B    CBZ	R3, L__GPIO_Config102
;__Lib_GPIO_32F10x.c, 198 :: 		
0x0296	0x4301    ORRS	R1, R0
; speed end address is: 0 (R0)
; currentmode end address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 199 :: 		
0x0298	0xE7FF    B	L_GPIO_Config42
L__GPIO_Config102:
;__Lib_GPIO_32F10x.c, 195 :: 		
;__Lib_GPIO_32F10x.c, 199 :: 		
L_GPIO_Config42:
;__Lib_GPIO_32F10x.c, 201 :: 		
; currentmode start address is: 4 (R1)
0x029A	0xF00403FF  AND	R3, R4, #255
0x029E	0xB29B    UXTH	R3, R3
0x02A0	0x2B00    CMP	R3, #0
0x02A2	0xD03B    BEQ	L__GPIO_Config104
;__Lib_GPIO_32F10x.c, 202 :: 		
0x02A4	0x6837    LDR	R7, [R6, #0]
; tmpreg start address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 204 :: 		
; pinpos start address is: 0 (R0)
0x02A6	0x2000    MOVS	R0, #0
; pin_mask end address is: 16 (R4)
; config end address is: 20 (R5)
; currentmode end address is: 4 (R1)
; tmpreg end address is: 28 (R7)
; pinpos end address is: 0 (R0)
; port end address is: 24 (R6)
0x02A8	0xFA1FF884  UXTH	R8, R4
0x02AC	0x4632    MOV	R2, R6
0x02AE	0x462E    MOV	R6, R5
L_GPIO_Config44:
; pinpos start address is: 0 (R0)
; tmpreg start address is: 28 (R7)
; currentmode start address is: 4 (R1)
; port start address is: 8 (R2)
; config start address is: 24 (R6)
; pin_mask start address is: 32 (R8)
0x02B0	0x2808    CMP	R0, #8
0x02B2	0xD22C    BCS	L_GPIO_Config45
;__Lib_GPIO_32F10x.c, 206 :: 		
0x02B4	0xF04F0301  MOV	R3, #1
0x02B8	0xFA03F400  LSL	R4, R3, R0
;__Lib_GPIO_32F10x.c, 208 :: 		
0x02BC	0xEA080304  AND	R3, R8, R4, LSL #0
;__Lib_GPIO_32F10x.c, 210 :: 		
0x02C0	0x42A3    CMP	R3, R4
0x02C2	0xD122    BNE	L__GPIO_Config103
;__Lib_GPIO_32F10x.c, 212 :: 		
0x02C4	0x0085    LSLS	R5, R0, #2
;__Lib_GPIO_32F10x.c, 214 :: 		
0x02C6	0xF04F030F  MOV	R3, #15
0x02CA	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 215 :: 		
0x02CC	0x43DB    MVN	R3, R3
0x02CE	0xEA070403  AND	R4, R7, R3, LSL #0
; tmpreg end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 218 :: 		
0x02D2	0xFA01F305  LSL	R3, R1, R5
0x02D6	0xEA440303  ORR	R3, R4, R3, LSL #0
; tmpreg start address is: 20 (R5)
0x02DA	0x461D    MOV	R5, R3
;__Lib_GPIO_32F10x.c, 221 :: 		
0x02DC	0xF4067381  AND	R3, R6, #258
0x02E0	0xF5B37F81  CMP	R3, #258
0x02E4	0xD105    BNE	L_GPIO_Config48
;__Lib_GPIO_32F10x.c, 223 :: 		
0x02E6	0xF2020414  ADDW	R4, R2, #20
0x02EA	0xF04F0301  MOV	R3, #1
0x02EE	0x4083    LSLS	R3, R0
0x02F0	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 224 :: 		
L_GPIO_Config48:
;__Lib_GPIO_32F10x.c, 226 :: 		
0x02F2	0xF0060382  AND	R3, R6, #130
0x02F6	0x2B82    CMP	R3, #130
0x02F8	0xD105    BNE	L_GPIO_Config49
;__Lib_GPIO_32F10x.c, 228 :: 		
0x02FA	0xF2020410  ADDW	R4, R2, #16
0x02FE	0xF04F0301  MOV	R3, #1
0x0302	0x4083    LSLS	R3, R0
0x0304	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F10x.c, 229 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F10x.c, 230 :: 		
0x0306	0x462F    MOV	R7, R5
0x0308	0xE7FF    B	L_GPIO_Config47
; tmpreg end address is: 20 (R5)
L__GPIO_Config103:
;__Lib_GPIO_32F10x.c, 210 :: 		
;__Lib_GPIO_32F10x.c, 230 :: 		
L_GPIO_Config47:
;__Lib_GPIO_32F10x.c, 204 :: 		
; tmpreg start address is: 28 (R7)
0x030A	0x1C40    ADDS	R0, R0, #1
;__Lib_GPIO_32F10x.c, 231 :: 		
; pinpos end address is: 0 (R0)
0x030C	0xE7D0    B	L_GPIO_Config44
L_GPIO_Config45:
;__Lib_GPIO_32F10x.c, 232 :: 		
0x030E	0x6017    STR	R7, [R2, #0]
; currentmode end address is: 4 (R1)
; port end address is: 8 (R2)
; config end address is: 24 (R6)
; pin_mask end address is: 32 (R8)
; tmpreg end address is: 28 (R7)
0x0310	0xFA1FF088  UXTH	R0, R8
0x0314	0x460F    MOV	R7, R1
0x0316	0x4631    MOV	R1, R6
0x0318	0x4616    MOV	R6, R2
;__Lib_GPIO_32F10x.c, 234 :: 		
0x031A	0xE002    B	L_GPIO_Config43
L__GPIO_Config104:
;__Lib_GPIO_32F10x.c, 201 :: 		
0x031C	0x460F    MOV	R7, R1
0x031E	0x4629    MOV	R1, R5
0x0320	0xB2A0    UXTH	R0, R4
;__Lib_GPIO_32F10x.c, 234 :: 		
L_GPIO_Config43:
;__Lib_GPIO_32F10x.c, 238 :: 		
; currentmode start address is: 28 (R7)
; port start address is: 24 (R6)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0322	0xF1B00FFF  CMP	R0, #255
0x0326	0xD939    BLS	L_GPIO_Config50
;__Lib_GPIO_32F10x.c, 240 :: 		
0x0328	0x1D33    ADDS	R3, R6, #4
0x032A	0xF8D38000  LDR	R8, [R3, #0]
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 241 :: 		
; pinpos start address is: 8 (R2)
0x032E	0x2200    MOVS	R2, #0
; port end address is: 24 (R6)
; tmpreg end address is: 32 (R8)
; pinpos end address is: 8 (R2)
L_GPIO_Config51:
; pinpos start address is: 8 (R2)
; tmpreg start address is: 32 (R8)
; pin_mask start address is: 0 (R0)
; pin_mask end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; port start address is: 24 (R6)
; currentmode start address is: 28 (R7)
; currentmode end address is: 28 (R7)
0x0330	0x2A08    CMP	R2, #8
0x0332	0xD230    BCS	L_GPIO_Config52
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
;__Lib_GPIO_32F10x.c, 243 :: 		
; currentmode start address is: 28 (R7)
; config start address is: 4 (R1)
; pin_mask start address is: 0 (R0)
0x0334	0xF2020408  ADDW	R4, R2, #8
0x0338	0xF04F0301  MOV	R3, #1
0x033C	0xFA03F404  LSL	R4, R3, R4
;__Lib_GPIO_32F10x.c, 245 :: 		
0x0340	0xEA000304  AND	R3, R0, R4, LSL #0
;__Lib_GPIO_32F10x.c, 246 :: 		
0x0344	0x42A3    CMP	R3, R4
0x0346	0xD124    BNE	L__GPIO_Config105
;__Lib_GPIO_32F10x.c, 248 :: 		
0x0348	0x0095    LSLS	R5, R2, #2
;__Lib_GPIO_32F10x.c, 250 :: 		
0x034A	0xF04F030F  MOV	R3, #15
0x034E	0x40AB    LSLS	R3, R5
;__Lib_GPIO_32F10x.c, 251 :: 		
0x0350	0x43DB    MVN	R3, R3
0x0352	0xEA080803  AND	R8, R8, R3, LSL #0
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 254 :: 		
0x0356	0xFA07F305  LSL	R3, R7, R5
0x035A	0xEA480803  ORR	R8, R8, R3, LSL #0
; tmpreg start address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 257 :: 		
0x035E	0xF4017381  AND	R3, R1, #258
0x0362	0xF5B37F81  CMP	R3, #258
0x0366	0xD107    BNE	L_GPIO_Config55
;__Lib_GPIO_32F10x.c, 259 :: 		
0x0368	0xF2060514  ADDW	R5, R6, #20
0x036C	0xF2020408  ADDW	R4, R2, #8
0x0370	0xF04F0301  MOV	R3, #1
0x0374	0x40A3    LSLS	R3, R4
0x0376	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 260 :: 		
L_GPIO_Config55:
;__Lib_GPIO_32F10x.c, 262 :: 		
0x0378	0xF0010382  AND	R3, R1, #130
0x037C	0x2B82    CMP	R3, #130
0x037E	0xD107    BNE	L_GPIO_Config56
;__Lib_GPIO_32F10x.c, 264 :: 		
0x0380	0xF2060510  ADDW	R5, R6, #16
0x0384	0xF2020408  ADDW	R4, R2, #8
0x0388	0xF04F0301  MOV	R3, #1
0x038C	0x40A3    LSLS	R3, R4
0x038E	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F10x.c, 265 :: 		
L_GPIO_Config56:
;__Lib_GPIO_32F10x.c, 266 :: 		
0x0390	0xE7FF    B	L_GPIO_Config54
; tmpreg end address is: 32 (R8)
L__GPIO_Config105:
;__Lib_GPIO_32F10x.c, 246 :: 		
;__Lib_GPIO_32F10x.c, 266 :: 		
L_GPIO_Config54:
;__Lib_GPIO_32F10x.c, 241 :: 		
; tmpreg start address is: 32 (R8)
0x0392	0x1C52    ADDS	R2, R2, #1
;__Lib_GPIO_32F10x.c, 267 :: 		
; pin_mask end address is: 0 (R0)
; config end address is: 4 (R1)
; currentmode end address is: 28 (R7)
; pinpos end address is: 8 (R2)
0x0394	0xE7CC    B	L_GPIO_Config51
L_GPIO_Config52:
;__Lib_GPIO_32F10x.c, 268 :: 		
0x0396	0x1D33    ADDS	R3, R6, #4
; port end address is: 24 (R6)
0x0398	0xF8C38000  STR	R8, [R3, #0]
; tmpreg end address is: 32 (R8)
;__Lib_GPIO_32F10x.c, 269 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F10x.c, 270 :: 		
L_end_GPIO_Config:
0x039C	0xF8DDE000  LDR	LR, [SP, #0]
0x03A0	0xB001    ADD	SP, SP, #4
0x03A2	0x4770    BX	LR
0x03A4	0xFC00FFFF  	#-1024
0x03A8	0x00140008  	#524308
0x03AC	0x08000008  	#526336
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F10x.c, 83 :: 		
; gpio_port start address is: 0 (R0)
0x0130	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F10x.c, 85 :: 		
0x0132	0x4919    LDR	R1, [PC, #100]
0x0134	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0138	0x4608    MOV	R0, R1
;__Lib_GPIO_32F10x.c, 86 :: 		
; pos start address is: 8 (R2)
0x013A	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F10x.c, 87 :: 		
0x013C	0xE00E    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F10x.c, 88 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x013E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x0140	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 89 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x0142	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x0144	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 90 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x0146	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x0148	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 91 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x014A	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x014C	0xE01C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 92 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x014E	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x0150	0xE01A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 93 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x0152	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x0154	0xE018    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 94 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x0156	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x015A	0xE015    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F10x.c, 95 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x015C	0x490F    LDR	R1, [PC, #60]
0x015E	0x4288    CMP	R0, R1
0x0160	0xD0ED    BEQ	L_GPIO_Clk_Enable2
0x0162	0x490F    LDR	R1, [PC, #60]
0x0164	0x4288    CMP	R0, R1
0x0166	0xD0EC    BEQ	L_GPIO_Clk_Enable3
0x0168	0x490E    LDR	R1, [PC, #56]
0x016A	0x4288    CMP	R0, R1
0x016C	0xD0EB    BEQ	L_GPIO_Clk_Enable4
0x016E	0x490E    LDR	R1, [PC, #56]
0x0170	0x4288    CMP	R0, R1
0x0172	0xD0EA    BEQ	L_GPIO_Clk_Enable5
0x0174	0x490D    LDR	R1, [PC, #52]
0x0176	0x4288    CMP	R0, R1
0x0178	0xD0E9    BEQ	L_GPIO_Clk_Enable6
0x017A	0x490D    LDR	R1, [PC, #52]
0x017C	0x4288    CMP	R0, R1
0x017E	0xD0E8    BEQ	L_GPIO_Clk_Enable7
0x0180	0x490C    LDR	R1, [PC, #48]
0x0182	0x4288    CMP	R0, R1
0x0184	0xD0E7    BEQ	L_GPIO_Clk_Enable8
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x0186	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F10x.c, 97 :: 		
; pos start address is: 0 (R0)
0x0188	0x490B    LDR	R1, [PC, #44]
0x018A	0x6809    LDR	R1, [R1, #0]
0x018C	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x0190	0x4909    LDR	R1, [PC, #36]
0x0192	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F10x.c, 98 :: 		
L_end_GPIO_Clk_Enable:
0x0194	0xB001    ADD	SP, SP, #4
0x0196	0x4770    BX	LR
0x0198	0xFC00FFFF  	#-1024
0x019C	0x08004001  	#1073809408
0x01A0	0x0C004001  	#1073810432
0x01A4	0x10004001  	#1073811456
0x01A8	0x14004001  	#1073812480
0x01AC	0x18004001  	#1073813504
0x01B0	0x1C004001  	#1073814528
0x01B4	0x20004001  	#1073815552
0x01B8	0x10184002  	RCC_APB2ENR+0
; end of _GPIO_Clk_Enable
__Lib_SPI_123_SPIx_Init_Advanced:
;__Lib_SPI_123.c, 53 :: 		
; config start address is: 8 (R2)
; clock_divider start address is: 4 (R1)
; base start address is: 0 (R0)
0x0558	0xB081    SUB	SP, SP, #4
; config end address is: 8 (R2)
; clock_divider end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; clock_divider start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_SPI_123.c, 56 :: 		
0x055A	0x2300    MOVS	R3, #0
0x055C	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 58 :: 		
0x055E	0x00CB    LSLS	R3, R1, #3
0x0560	0xB29B    UXTH	R3, R3
; clock_divider end address is: 4 (R1)
0x0562	0xEA420303  ORR	R3, R2, R3, LSL #0
;__Lib_SPI_123.c, 60 :: 		
0x0566	0x6804    LDR	R4, [R0, #0]
0x0568	0xB29B    UXTH	R3, R3
0x056A	0xEA440303  ORR	R3, R4, R3, LSL #0
0x056E	0x6003    STR	R3, [R0, #0]
;__Lib_SPI_123.c, 61 :: 		
0x0570	0x1D05    ADDS	R5, R0, #4
0x0572	0x1413    ASRS	R3, R2, #16
; config end address is: 8 (R2)
0x0574	0x461C    MOV	R4, R3
0x0576	0x682B    LDR	R3, [R5, #0]
0x0578	0xF3640382  BFI	R3, R4, #2, #1
0x057C	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 63 :: 		
0x057E	0xF200051C  ADDW	R5, R0, #28
0x0582	0x2400    MOVS	R4, #0
0x0584	0x682B    LDR	R3, [R5, #0]
0x0586	0xF36423CB  BFI	R3, R4, #11, #1
0x058A	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_123.c, 64 :: 		
0x058C	0x2401    MOVS	R4, #1
0x058E	0x6803    LDR	R3, [R0, #0]
0x0590	0xF3641386  BFI	R3, R4, #6, #1
0x0594	0x6003    STR	R3, [R0, #0]
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 65 :: 		
L_end_SPIx_Init_Advanced:
0x0596	0xB001    ADD	SP, SP, #4
0x0598	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Init_Advanced
_GPIO_Digital_Output:
;__Lib_GPIO_32F10x.c, 365 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0794	0xB081    SUB	SP, SP, #4
0x0796	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F10x.c, 366 :: 		
0x079A	0x4A04    LDR	R2, [PC, #16]
0x079C	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x079E	0xF7FFFD0D  BL	_GPIO_Config+0
;__Lib_GPIO_32F10x.c, 367 :: 		
L_end_GPIO_Digital_Output:
0x07A2	0xF8DDE000  LDR	LR, [SP, #0]
0x07A6	0xB001    ADD	SP, SP, #4
0x07A8	0x4770    BX	LR
0x07AA	0xBF00    NOP
0x07AC	0x00140008  	#524308
; end of _GPIO_Digital_Output
_init_Radio:
;NRF24L01_TX.c, 137 :: 		char init_Radio()
0x09E0	0xB081    SUB	SP, SP, #4
0x09E2	0xF8CDE000  STR	LR, [SP, #0]
;NRF24L01_TX.c, 140 :: 		Ce_pin = 0;                                      // must be in standby or power down to write
0x09E6	0x2100    MOVS	R1, #0
0x09E8	0xB249    SXTB	R1, R1
0x09EA	0x48AC    LDR	R0, [PC, #688]
0x09EC	0x6001    STR	R1, [R0, #0]
;NRF24L01_TX.c, 141 :: 		Delay_us(10);
0x09EE	0xF2400777  MOVW	R7, #119
0x09F2	0xF2C00700  MOVT	R7, #0
0x09F6	0xBF00    NOP
0x09F8	0xBF00    NOP
L_init_Radio43:
0x09FA	0x1E7F    SUBS	R7, R7, #1
0x09FC	0xD1FD    BNE	L_init_Radio43
0x09FE	0xBF00    NOP
0x0A00	0xBF00    NOP
0x0A02	0xBF00    NOP
;NRF24L01_TX.c, 142 :: 		toggleCSN();
0x0A04	0xF7FFFE94  BL	_toggleCSN+0
;NRF24L01_TX.c, 143 :: 		SPI1_Write(CONFIG | W_REGISTER);
0x0A08	0x2020    MOVS	R0, #32
0x0A0A	0xF7FFFE11  BL	_SPI1_Write+0
;NRF24L01_TX.c, 144 :: 		Delay_us(10);
0x0A0E	0xF2400777  MOVW	R7, #119
0x0A12	0xF2C00700  MOVT	R7, #0
0x0A16	0xBF00    NOP
0x0A18	0xBF00    NOP
L_init_Radio45:
0x0A1A	0x1E7F    SUBS	R7, R7, #1
0x0A1C	0xD1FD    BNE	L_init_Radio45
0x0A1E	0xBF00    NOP
0x0A20	0xBF00    NOP
0x0A22	0xBF00    NOP
;NRF24L01_TX.c, 163 :: 		SPI1_Write(PWR_UP + CRCO + EN_CRC);              // Transmitter
0x0A24	0xF240000E  MOVW	R0, #14
0x0A28	0xF7FFFE02  BL	_SPI1_Write+0
;NRF24L01_TX.c, 164 :: 		Delay_us(10);
0x0A2C	0xF2400777  MOVW	R7, #119
0x0A30	0xF2C00700  MOVT	R7, #0
0x0A34	0xBF00    NOP
0x0A36	0xBF00    NOP
L_init_Radio47:
0x0A38	0x1E7F    SUBS	R7, R7, #1
0x0A3A	0xD1FD    BNE	L_init_Radio47
0x0A3C	0xBF00    NOP
0x0A3E	0xBF00    NOP
0x0A40	0xBF00    NOP
;NRF24L01_TX.c, 166 :: 		toggleCSN();
0x0A42	0xF7FFFE75  BL	_toggleCSN+0
;NRF24L01_TX.c, 167 :: 		SPI1_Write(EN_AA | W_REGISTER);
0x0A46	0x2021    MOVS	R0, #33
0x0A48	0xF7FFFDF2  BL	_SPI1_Write+0
;NRF24L01_TX.c, 168 :: 		Delay_us(10);
0x0A4C	0xF2400777  MOVW	R7, #119
0x0A50	0xF2C00700  MOVT	R7, #0
0x0A54	0xBF00    NOP
0x0A56	0xBF00    NOP
L_init_Radio49:
0x0A58	0x1E7F    SUBS	R7, R7, #1
0x0A5A	0xD1FD    BNE	L_init_Radio49
0x0A5C	0xBF00    NOP
0x0A5E	0xBF00    NOP
0x0A60	0xBF00    NOP
;NRF24L01_TX.c, 169 :: 		SPI1_Write(ENAA_P0);
0x0A62	0x2001    MOVS	R0, #1
0x0A64	0xF7FFFDE4  BL	_SPI1_Write+0
;NRF24L01_TX.c, 170 :: 		Delay_us(10);
0x0A68	0xF2400777  MOVW	R7, #119
0x0A6C	0xF2C00700  MOVT	R7, #0
L_init_Radio51:
0x0A70	0x1E7F    SUBS	R7, R7, #1
0x0A72	0xD1FD    BNE	L_init_Radio51
0x0A74	0xBF00    NOP
0x0A76	0xBF00    NOP
0x0A78	0xBF00    NOP
0x0A7A	0xBF00    NOP
0x0A7C	0xBF00    NOP
;NRF24L01_TX.c, 172 :: 		toggleCSN();
0x0A7E	0xF7FFFE57  BL	_toggleCSN+0
;NRF24L01_TX.c, 173 :: 		SPI1_Write(EN_RXADDR | W_REGISTER);
0x0A82	0x2022    MOVS	R0, #34
0x0A84	0xF7FFFDD4  BL	_SPI1_Write+0
;NRF24L01_TX.c, 174 :: 		Delay_us(10);
0x0A88	0xF2400777  MOVW	R7, #119
0x0A8C	0xF2C00700  MOVT	R7, #0
L_init_Radio53:
0x0A90	0x1E7F    SUBS	R7, R7, #1
0x0A92	0xD1FD    BNE	L_init_Radio53
0x0A94	0xBF00    NOP
0x0A96	0xBF00    NOP
0x0A98	0xBF00    NOP
0x0A9A	0xBF00    NOP
0x0A9C	0xBF00    NOP
;NRF24L01_TX.c, 175 :: 		SPI1_Write(ERX_P0);
0x0A9E	0x2001    MOVS	R0, #1
0x0AA0	0xF7FFFDC6  BL	_SPI1_Write+0
;NRF24L01_TX.c, 176 :: 		Delay_us(10);
0x0AA4	0xF2400777  MOVW	R7, #119
0x0AA8	0xF2C00700  MOVT	R7, #0
0x0AAC	0xBF00    NOP
0x0AAE	0xBF00    NOP
L_init_Radio55:
0x0AB0	0x1E7F    SUBS	R7, R7, #1
0x0AB2	0xD1FD    BNE	L_init_Radio55
0x0AB4	0xBF00    NOP
0x0AB6	0xBF00    NOP
0x0AB8	0xBF00    NOP
;NRF24L01_TX.c, 178 :: 		toggleCSN();
0x0ABA	0xF7FFFE39  BL	_toggleCSN+0
;NRF24L01_TX.c, 179 :: 		SPI1_Write(RX_ADDR_P0 | W_REGISTER);
0x0ABE	0x202A    MOVS	R0, #42
0x0AC0	0xF7FFFDB6  BL	_SPI1_Write+0
;NRF24L01_TX.c, 180 :: 		for(i=0;i<5;i++){Delay_us(10); SPI1_Write(adr0[i]);} // This is the pipe in use by this transmitter
; i start address is: 16 (R4)
0x0AC4	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
L_init_Radio57:
; i start address is: 16 (R4)
0x0AC6	0x2C05    CMP	R4, #5
0x0AC8	0xD212    BCS	L_init_Radio58
0x0ACA	0xF2400777  MOVW	R7, #119
0x0ACE	0xF2C00700  MOVT	R7, #0
L_init_Radio60:
0x0AD2	0x1E7F    SUBS	R7, R7, #1
0x0AD4	0xD1FD    BNE	L_init_Radio60
0x0AD6	0xBF00    NOP
0x0AD8	0xBF00    NOP
0x0ADA	0xBF00    NOP
0x0ADC	0xBF00    NOP
0x0ADE	0xBF00    NOP
0x0AE0	0x486F    LDR	R0, [PC, #444]
0x0AE2	0x1900    ADDS	R0, R0, R4
0x0AE4	0x7800    LDRB	R0, [R0, #0]
0x0AE6	0xF7FFFDA3  BL	_SPI1_Write+0
0x0AEA	0x1C64    ADDS	R4, R4, #1
0x0AEC	0xB2E4    UXTB	R4, R4
; i end address is: 16 (R4)
0x0AEE	0xE7EA    B	L_init_Radio57
L_init_Radio58:
;NRF24L01_TX.c, 181 :: 		Delay_us(10);
0x0AF0	0xF2400777  MOVW	R7, #119
0x0AF4	0xF2C00700  MOVT	R7, #0
L_init_Radio62:
0x0AF8	0x1E7F    SUBS	R7, R7, #1
0x0AFA	0xD1FD    BNE	L_init_Radio62
0x0AFC	0xBF00    NOP
0x0AFE	0xBF00    NOP
0x0B00	0xBF00    NOP
0x0B02	0xBF00    NOP
0x0B04	0xBF00    NOP
;NRF24L01_TX.c, 183 :: 		toggleCSN();                                         // Choose any of the 6 addresses used by the receiver
0x0B06	0xF7FFFE13  BL	_toggleCSN+0
;NRF24L01_TX.c, 184 :: 		SPI1_Write(TX_ADDR | W_REGISTER);
0x0B0A	0x2030    MOVS	R0, #48
0x0B0C	0xF7FFFD90  BL	_SPI1_Write+0
;NRF24L01_TX.c, 185 :: 		for(i=0;i<5;i++){Delay_us(10); SPI1_Write(adr0[i]);} // This is the pipe in use by this transmitter
; i start address is: 16 (R4)
0x0B10	0x2400    MOVS	R4, #0
; i end address is: 16 (R4)
L_init_Radio64:
; i start address is: 16 (R4)
0x0B12	0x2C05    CMP	R4, #5
0x0B14	0xD212    BCS	L_init_Radio65
0x0B16	0xF2400777  MOVW	R7, #119
0x0B1A	0xF2C00700  MOVT	R7, #0
0x0B1E	0xBF00    NOP
0x0B20	0xBF00    NOP
L_init_Radio67:
0x0B22	0x1E7F    SUBS	R7, R7, #1
0x0B24	0xD1FD    BNE	L_init_Radio67
0x0B26	0xBF00    NOP
0x0B28	0xBF00    NOP
0x0B2A	0xBF00    NOP
0x0B2C	0x485C    LDR	R0, [PC, #368]
0x0B2E	0x1900    ADDS	R0, R0, R4
0x0B30	0x7800    LDRB	R0, [R0, #0]
0x0B32	0xF7FFFD7D  BL	_SPI1_Write+0
0x0B36	0x1C64    ADDS	R4, R4, #1
0x0B38	0xB2E4    UXTB	R4, R4
; i end address is: 16 (R4)
0x0B3A	0xE7EA    B	L_init_Radio64
L_init_Radio65:
;NRF24L01_TX.c, 186 :: 		Delay_us(10);
0x0B3C	0xF2400777  MOVW	R7, #119
0x0B40	0xF2C00700  MOVT	R7, #0
0x0B44	0xBF00    NOP
0x0B46	0xBF00    NOP
L_init_Radio69:
0x0B48	0x1E7F    SUBS	R7, R7, #1
0x0B4A	0xD1FD    BNE	L_init_Radio69
0x0B4C	0xBF00    NOP
0x0B4E	0xBF00    NOP
0x0B50	0xBF00    NOP
;NRF24L01_TX.c, 189 :: 		toggleCSN();
0x0B52	0xF7FFFDED  BL	_toggleCSN+0
;NRF24L01_TX.c, 190 :: 		SPI1_Write(SETUP_AW | W_REGISTER);
0x0B56	0x2023    MOVS	R0, #35
0x0B58	0xF7FFFD6A  BL	_SPI1_Write+0
;NRF24L01_TX.c, 191 :: 		Delay_us(10);
0x0B5C	0xF2400777  MOVW	R7, #119
0x0B60	0xF2C00700  MOVT	R7, #0
0x0B64	0xBF00    NOP
0x0B66	0xBF00    NOP
L_init_Radio71:
0x0B68	0x1E7F    SUBS	R7, R7, #1
0x0B6A	0xD1FD    BNE	L_init_Radio71
0x0B6C	0xBF00    NOP
0x0B6E	0xBF00    NOP
0x0B70	0xBF00    NOP
;NRF24L01_TX.c, 192 :: 		SPI1_Write(AW5);
0x0B72	0x2003    MOVS	R0, #3
0x0B74	0xF7FFFD5C  BL	_SPI1_Write+0
;NRF24L01_TX.c, 193 :: 		Delay_us(10);
0x0B78	0xF2400777  MOVW	R7, #119
0x0B7C	0xF2C00700  MOVT	R7, #0
L_init_Radio73:
0x0B80	0x1E7F    SUBS	R7, R7, #1
0x0B82	0xD1FD    BNE	L_init_Radio73
0x0B84	0xBF00    NOP
0x0B86	0xBF00    NOP
0x0B88	0xBF00    NOP
0x0B8A	0xBF00    NOP
0x0B8C	0xBF00    NOP
;NRF24L01_TX.c, 195 :: 		toggleCSN();
0x0B8E	0xF7FFFDCF  BL	_toggleCSN+0
;NRF24L01_TX.c, 196 :: 		SPI1_Write(SETUP_RETR | W_REGISTER);
0x0B92	0x2024    MOVS	R0, #36
0x0B94	0xF7FFFD4C  BL	_SPI1_Write+0
;NRF24L01_TX.c, 197 :: 		Delay_us(10);
0x0B98	0xF2400777  MOVW	R7, #119
0x0B9C	0xF2C00700  MOVT	R7, #0
L_init_Radio75:
0x0BA0	0x1E7F    SUBS	R7, R7, #1
0x0BA2	0xD1FD    BNE	L_init_Radio75
0x0BA4	0xBF00    NOP
0x0BA6	0xBF00    NOP
0x0BA8	0xBF00    NOP
0x0BAA	0xBF00    NOP
0x0BAC	0xBF00    NOP
;NRF24L01_TX.c, 198 :: 		SPI1_Write(0xfaf);
0x0BAE	0xF64070AF  MOVW	R0, #4015
0x0BB2	0xF7FFFD3D  BL	_SPI1_Write+0
;NRF24L01_TX.c, 199 :: 		Delay_us(10);
0x0BB6	0xF2400777  MOVW	R7, #119
0x0BBA	0xF2C00700  MOVT	R7, #0
0x0BBE	0xBF00    NOP
0x0BC0	0xBF00    NOP
L_init_Radio77:
0x0BC2	0x1E7F    SUBS	R7, R7, #1
0x0BC4	0xD1FD    BNE	L_init_Radio77
0x0BC6	0xBF00    NOP
0x0BC8	0xBF00    NOP
0x0BCA	0xBF00    NOP
;NRF24L01_TX.c, 201 :: 		toggleCSN();
0x0BCC	0xF7FFFDB0  BL	_toggleCSN+0
;NRF24L01_TX.c, 202 :: 		SPI1_Write(RF_CH | W_REGISTER);
0x0BD0	0x2025    MOVS	R0, #37
0x0BD2	0xF7FFFD2D  BL	_SPI1_Write+0
;NRF24L01_TX.c, 203 :: 		Delay_us(10);
0x0BD6	0xF2400777  MOVW	R7, #119
0x0BDA	0xF2C00700  MOVT	R7, #0
0x0BDE	0xBF00    NOP
0x0BE0	0xBF00    NOP
L_init_Radio79:
0x0BE2	0x1E7F    SUBS	R7, R7, #1
0x0BE4	0xD1FD    BNE	L_init_Radio79
0x0BE6	0xBF00    NOP
0x0BE8	0xBF00    NOP
0x0BEA	0xBF00    NOP
;NRF24L01_TX.c, 204 :: 		SPI1_Write(83);                                      // Set your channel here. Obviously it must be the same for TX and RX.
0x0BEC	0x2053    MOVS	R0, #83
0x0BEE	0xF7FFFD1F  BL	_SPI1_Write+0
;NRF24L01_TX.c, 205 :: 		Delay_us(10);
0x0BF2	0xF2400777  MOVW	R7, #119
0x0BF6	0xF2C00700  MOVT	R7, #0
L_init_Radio81:
0x0BFA	0x1E7F    SUBS	R7, R7, #1
0x0BFC	0xD1FD    BNE	L_init_Radio81
0x0BFE	0xBF00    NOP
0x0C00	0xBF00    NOP
0x0C02	0xBF00    NOP
0x0C04	0xBF00    NOP
0x0C06	0xBF00    NOP
;NRF24L01_TX.c, 207 :: 		toggleCSN();
0x0C08	0xF7FFFD92  BL	_toggleCSN+0
;NRF24L01_TX.c, 208 :: 		SPI1_Write(RF_SETUP | W_REGISTER);
0x0C0C	0x2026    MOVS	R0, #38
0x0C0E	0xF7FFFD0F  BL	_SPI1_Write+0
;NRF24L01_TX.c, 209 :: 		Delay_us(10);
0x0C12	0xF2400777  MOVW	R7, #119
0x0C16	0xF2C00700  MOVT	R7, #0
L_init_Radio83:
0x0C1A	0x1E7F    SUBS	R7, R7, #1
0x0C1C	0xD1FD    BNE	L_init_Radio83
0x0C1E	0xBF00    NOP
0x0C20	0xBF00    NOP
0x0C22	0xBF00    NOP
0x0C24	0xBF00    NOP
0x0C26	0xBF00    NOP
;NRF24L01_TX.c, 210 :: 		SPI1_Write(RF_PWR + LNA_HCURR);
0x0C28	0xF2400007  MOVW	R0, #7
0x0C2C	0xF7FFFD00  BL	_SPI1_Write+0
;NRF24L01_TX.c, 211 :: 		Delay_us(10);
0x0C30	0xF2400777  MOVW	R7, #119
0x0C34	0xF2C00700  MOVT	R7, #0
L_init_Radio85:
0x0C38	0x1E7F    SUBS	R7, R7, #1
0x0C3A	0xD1FD    BNE	L_init_Radio85
0x0C3C	0xBF00    NOP
0x0C3E	0xBF00    NOP
0x0C40	0xBF00    NOP
0x0C42	0xBF00    NOP
0x0C44	0xBF00    NOP
;NRF24L01_TX.c, 280 :: 		toggleCSN();
0x0C46	0xF7FFFD73  BL	_toggleCSN+0
;NRF24L01_TX.c, 281 :: 		SPI1_Write(RX_PW_P0 | W_REGISTER);
0x0C4A	0x2031    MOVS	R0, #49
0x0C4C	0xF7FFFCF0  BL	_SPI1_Write+0
;NRF24L01_TX.c, 282 :: 		Delay_us(10);
0x0C50	0xF2400777  MOVW	R7, #119
0x0C54	0xF2C00700  MOVT	R7, #0
L_init_Radio87:
0x0C58	0x1E7F    SUBS	R7, R7, #1
0x0C5A	0xD1FD    BNE	L_init_Radio87
0x0C5C	0xBF00    NOP
0x0C5E	0xBF00    NOP
0x0C60	0xBF00    NOP
0x0C62	0xBF00    NOP
0x0C64	0xBF00    NOP
;NRF24L01_TX.c, 283 :: 		SPI1_Write(dataLength);
0x0C66	0x480F    LDR	R0, [PC, #60]
0x0C68	0xF9900000  LDRSB	R0, [R0, #0]
0x0C6C	0xF7FFFCE0  BL	_SPI1_Write+0
;NRF24L01_TX.c, 284 :: 		Delay_us(10);
0x0C70	0xF2400777  MOVW	R7, #119
0x0C74	0xF2C00700  MOVT	R7, #0
L_init_Radio89:
0x0C78	0x1E7F    SUBS	R7, R7, #1
0x0C7A	0xD1FD    BNE	L_init_Radio89
0x0C7C	0xBF00    NOP
0x0C7E	0xBF00    NOP
0x0C80	0xBF00    NOP
0x0C82	0xBF00    NOP
0x0C84	0xBF00    NOP
;NRF24L01_TX.c, 286 :: 		Csn_pin = 1;
0x0C86	0x2101    MOVS	R1, #1
0x0C88	0xB249    SXTB	R1, R1
0x0C8A	0x4807    LDR	R0, [PC, #28]
0x0C8C	0x6001    STR	R1, [R0, #0]
;NRF24L01_TX.c, 287 :: 		i = Get_Status();
0x0C8E	0xF7FFFCF3  BL	_Get_Status+0
;NRF24L01_TX.c, 288 :: 		return i;
;NRF24L01_TX.c, 289 :: 		}
L_end_init_Radio:
0x0C92	0xF8DDE000  LDR	LR, [SP, #0]
0x0C96	0xB001    ADD	SP, SP, #4
0x0C98	0x4770    BX	LR
0x0C9A	0xBF00    NOP
0x0C9C	0x81BC4221  	GPIOB_ODR+0
0x0CA0	0x09820000  	_adr0+0
0x0CA4	0x00002000  	_dataLength+0
0x0CA8	0x81B84221  	GPIOB_ODR+0
; end of _init_Radio
_toggleCSN:
;NRF24L01_TX.c, 48 :: 		void toggleCSN()
;NRF24L01_TX.c, 50 :: 		Csn_pin = 1;
0x0730	0x2101    MOVS	R1, #1
0x0732	0xB249    SXTB	R1, R1
0x0734	0x480E    LDR	R0, [PC, #56]
0x0736	0x6001    STR	R1, [R0, #0]
;NRF24L01_TX.c, 51 :: 		Delay_us(20);                      // You can experiment with this delay
0x0738	0xF24007EF  MOVW	R7, #239
0x073C	0xF2C00700  MOVT	R7, #0
L_toggleCSN3:
0x0740	0x1E7F    SUBS	R7, R7, #1
0x0742	0xD1FD    BNE	L_toggleCSN3
0x0744	0xBF00    NOP
0x0746	0xBF00    NOP
0x0748	0xBF00    NOP
0x074A	0xBF00    NOP
0x074C	0xBF00    NOP
;NRF24L01_TX.c, 52 :: 		Csn_pin = 0;
0x074E	0x2100    MOVS	R1, #0
0x0750	0xB249    SXTB	R1, R1
0x0752	0x4807    LDR	R0, [PC, #28]
0x0754	0x6001    STR	R1, [R0, #0]
;NRF24L01_TX.c, 53 :: 		Delay_us(10);
0x0756	0xF2400777  MOVW	R7, #119
0x075A	0xF2C00700  MOVT	R7, #0
0x075E	0xBF00    NOP
0x0760	0xBF00    NOP
L_toggleCSN5:
0x0762	0x1E7F    SUBS	R7, R7, #1
0x0764	0xD1FD    BNE	L_toggleCSN5
0x0766	0xBF00    NOP
0x0768	0xBF00    NOP
0x076A	0xBF00    NOP
;NRF24L01_TX.c, 54 :: 		}
L_end_toggleCSN:
0x076C	0x4770    BX	LR
0x076E	0xBF00    NOP
0x0770	0x81B84221  	GPIOB_ODR+0
; end of _toggleCSN
_SPI1_Write:
;__Lib_SPI_123.c, 78 :: 		
; data_out start address is: 0 (R0)
0x0630	0xB081    SUB	SP, SP, #4
0x0632	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 79 :: 		
0x0636	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x0638	0x4803    LDR	R0, [PC, #12]
0x063A	0xF7FFFFBD  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 80 :: 		
L_end_SPI1_Write:
0x063E	0xF8DDE000  LDR	LR, [SP, #0]
0x0642	0xB001    ADD	SP, SP, #4
0x0644	0x4770    BX	LR
0x0646	0xBF00    NOP
0x0648	0x30004001  	SPI1_CR1+0
; end of _SPI1_Write
__Lib_SPI_123_SPIx_Read:
;__Lib_SPI_123.c, 67 :: 		
; data_out start address is: 4 (R1)
; base start address is: 0 (R0)
0x05B8	0xB081    SUB	SP, SP, #4
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
; base start address is: 0 (R0)
; data_out start address is: 4 (R1)
;__Lib_SPI_123.c, 68 :: 		
0x05BA	0xF200020C  ADDW	R2, R0, #12
0x05BE	0x6011    STR	R1, [R2, #0]
; data_out end address is: 4 (R1)
; base end address is: 0 (R0)
;__Lib_SPI_123.c, 69 :: 		
L___Lib_SPI_123_SPIx_Read0:
; base start address is: 0 (R0)
0x05C0	0xF2000208  ADDW	R2, R0, #8
0x05C4	0x6813    LDR	R3, [R2, #0]
0x05C6	0xF3C30200  UBFX	R2, R3, #0, #1
0x05CA	0xB902    CBNZ	R2, L___Lib_SPI_123_SPIx_Read1
;__Lib_SPI_123.c, 70 :: 		
0x05CC	0xE7F8    B	L___Lib_SPI_123_SPIx_Read0
L___Lib_SPI_123_SPIx_Read1:
;__Lib_SPI_123.c, 71 :: 		
0x05CE	0xF200020C  ADDW	R2, R0, #12
; base end address is: 0 (R0)
0x05D2	0x6812    LDR	R2, [R2, #0]
0x05D4	0xB290    UXTH	R0, R2
;__Lib_SPI_123.c, 72 :: 		
L_end_SPIx_Read:
0x05D6	0xB001    ADD	SP, SP, #4
0x05D8	0x4770    BX	LR
; end of __Lib_SPI_123_SPIx_Read
_Get_Status:
;NRF24L01_TX.c, 56 :: 		char Get_Status()
0x0678	0xB081    SUB	SP, SP, #4
0x067A	0xF8CDE000  STR	LR, [SP, #0]
;NRF24L01_TX.c, 59 :: 		Ce_pin = 0;
0x067E	0x2100    MOVS	R1, #0
0x0680	0xB249    SXTB	R1, R1
0x0682	0x4815    LDR	R0, [PC, #84]
0x0684	0x6001    STR	R1, [R0, #0]
;NRF24L01_TX.c, 60 :: 		toggleCSN();
0x0686	0xF000F853  BL	_toggleCSN+0
;NRF24L01_TX.c, 61 :: 		SPI1_Write(STATUS);
0x068A	0x2007    MOVS	R0, #7
0x068C	0xF7FFFFD0  BL	_SPI1_Write+0
;NRF24L01_TX.c, 62 :: 		Delay_us(10);
0x0690	0xF2400777  MOVW	R7, #119
0x0694	0xF2C00700  MOVT	R7, #0
L_Get_Status7:
0x0698	0x1E7F    SUBS	R7, R7, #1
0x069A	0xD1FD    BNE	L_Get_Status7
0x069C	0xBF00    NOP
0x069E	0xBF00    NOP
0x06A0	0xBF00    NOP
0x06A2	0xBF00    NOP
0x06A4	0xBF00    NOP
;NRF24L01_TX.c, 63 :: 		s = SPI1_Read(NOP);
0x06A6	0x20FF    MOVS	R0, #255
0x06A8	0xF7FFFF78  BL	_SPI1_Read+0
; s start address is: 8 (R2)
0x06AC	0xB2C2    UXTB	R2, R0
;NRF24L01_TX.c, 64 :: 		Delay_us(10);
0x06AE	0xF2400777  MOVW	R7, #119
0x06B2	0xF2C00700  MOVT	R7, #0
0x06B6	0xBF00    NOP
0x06B8	0xBF00    NOP
L_Get_Status9:
0x06BA	0x1E7F    SUBS	R7, R7, #1
0x06BC	0xD1FD    BNE	L_Get_Status9
0x06BE	0xBF00    NOP
0x06C0	0xBF00    NOP
0x06C2	0xBF00    NOP
;NRF24L01_TX.c, 65 :: 		Csn_pin = 1;
0x06C4	0x2101    MOVS	R1, #1
0x06C6	0xB249    SXTB	R1, R1
0x06C8	0x4804    LDR	R0, [PC, #16]
0x06CA	0x6001    STR	R1, [R0, #0]
;NRF24L01_TX.c, 66 :: 		return s;
0x06CC	0xB2D0    UXTB	R0, R2
; s end address is: 8 (R2)
;NRF24L01_TX.c, 67 :: 		}
L_end_Get_Status:
0x06CE	0xF8DDE000  LDR	LR, [SP, #0]
0x06D2	0xB001    ADD	SP, SP, #4
0x06D4	0x4770    BX	LR
0x06D6	0xBF00    NOP
0x06D8	0x81BC4221  	GPIOB_ODR+0
0x06DC	0x81B84221  	GPIOB_ODR+0
; end of _Get_Status
_SPI1_Read:
;__Lib_SPI_123.c, 74 :: 		
; data_out start address is: 0 (R0)
0x059C	0xB081    SUB	SP, SP, #4
0x059E	0xF8CDE000  STR	LR, [SP, #0]
; data_out end address is: 0 (R0)
; data_out start address is: 0 (R0)
;__Lib_SPI_123.c, 75 :: 		
0x05A2	0xB281    UXTH	R1, R0
; data_out end address is: 0 (R0)
0x05A4	0x4803    LDR	R0, [PC, #12]
0x05A6	0xF000F807  BL	__Lib_SPI_123_SPIx_Read+0
;__Lib_SPI_123.c, 76 :: 		
L_end_SPI1_Read:
0x05AA	0xF8DDE000  LDR	LR, [SP, #0]
0x05AE	0xB001    ADD	SP, SP, #4
0x05B0	0x4770    BX	LR
0x05B2	0xBF00    NOP
0x05B4	0x30004001  	SPI1_CR1+0
; end of _SPI1_Read
_Clear_Data:
;NRF24L01_TX.c, 42 :: 		void Clear_Data(char dat[])
; dat start address is: 0 (R0)
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
;NRF24L01_TX.c, 45 :: 		for(i=0;i<dataLength;i++)dat[i] = ' ';
; i start address is: 12 (R3)
0x0CAC	0x2300    MOVS	R3, #0
; i end address is: 12 (R3)
L_Clear_Data0:
; i start address is: 12 (R3)
; dat start address is: 0 (R0)
; dat end address is: 0 (R0)
0x0CAE	0x4906    LDR	R1, [PC, #24]
0x0CB0	0xF9911000  LDRSB	R1, [R1, #0]
0x0CB4	0x428B    CMP	R3, R1
0x0CB6	0xDA05    BGE	L_Clear_Data1
; dat end address is: 0 (R0)
; dat start address is: 0 (R0)
0x0CB8	0x18C2    ADDS	R2, R0, R3
0x0CBA	0x2120    MOVS	R1, #32
0x0CBC	0x7011    STRB	R1, [R2, #0]
0x0CBE	0x1C5B    ADDS	R3, R3, #1
0x0CC0	0xB2DB    UXTB	R3, R3
; dat end address is: 0 (R0)
; i end address is: 12 (R3)
0x0CC2	0xE7F4    B	L_Clear_Data0
L_Clear_Data1:
;NRF24L01_TX.c, 46 :: 		}
L_end_Clear_Data:
0x0CC4	0x4770    BX	LR
0x0CC6	0xBF00    NOP
0x0CC8	0x00002000  	_dataLength+0
; end of _Clear_Data
_IntToStr:
;__Lib_Conversions.c, 211 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0CCC	0xB081    SUB	SP, SP, #4
0x0CCE	0xF8CDE000  STR	LR, [SP, #0]
0x0CD2	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		
; negative start address is: 4 (R1)
0x0CD4	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		
; inword start address is: 12 (R3)
0x0CD6	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		
0x0CD8	0x2800    CMP	R0, #0
0x0CDA	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		
0x0CDC	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		
0x0CDE	0x4240    RSBS	R0, R0, #0
0x0CE0	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x0CE2	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x0CE4	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
0x0CE6	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		
0x0CE8	0xB298    UXTH	R0, R3
0x0CEA	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x0CEC	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x0CEE	0xF7FFFCF7  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		
; i start address is: 4 (R1)
0x0CF2	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x0CF4	0x4634    MOV	R4, R6
0x0CF6	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x0CF8	0x2900    CMP	R1, #0
0x0CFA	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		
0x0CFC	0x1863    ADDS	R3, R4, R1
0x0CFE	0x1E4A    SUBS	R2, R1, #1
0x0D00	0xB292    UXTH	R2, R2
0x0D02	0x18A2    ADDS	R2, R4, R2
0x0D04	0x7812    LDRB	R2, [R2, #0]
0x0D06	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		
0x0D08	0x1E49    SUBS	R1, R1, #1
0x0D0A	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		
; i end address is: 4 (R1)
0x0D0C	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		
0x0D0E	0x2220    MOVS	R2, #32
0x0D10	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		
0x0D12	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		
; i start address is: 0 (R0)
0x0D14	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x0D16	0xB281    UXTH	R1, R0
0x0D18	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x0D1A	0x1842    ADDS	R2, R0, R1
0x0D1C	0x7812    LDRB	R2, [R2, #0]
0x0D1E	0x2A20    CMP	R2, #32
0x0D20	0xD102    BNE	L_IntToStr42
0x0D22	0x1C49    ADDS	R1, R1, #1
0x0D24	0xB289    UXTH	R1, R1
0x0D26	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		
0x0D28	0x1E4A    SUBS	R2, R1, #1
0x0D2A	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		
0x0D2C	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x0D2E	0x222D    MOVS	R2, #45
0x0D30	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		
L_end_IntToStr:
0x0D32	0xF8DDE000  LDR	LR, [SP, #0]
0x0D36	0xB001    ADD	SP, SP, #4
0x0D38	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x06E0	0xB081    SUB	SP, SP, #4
0x06E2	0x460A    MOV	R2, R1
0x06E4	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		
; len start address is: 0 (R0)
0x06E6	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x06E8	0xB28D    UXTH	R5, R1
0x06EA	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x06EC	0x2805    CMP	R0, #5
0x06EE	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		
0x06F0	0x180B    ADDS	R3, R1, R0
0x06F2	0x2220    MOVS	R2, #32
0x06F4	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		
0x06F6	0x1C40    ADDS	R0, R0, #1
0x06F8	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		
0x06FA	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		
0x06FC	0x180B    ADDS	R3, R1, R0
0x06FE	0x2200    MOVS	R2, #0
0x0700	0x701A    STRB	R2, [R3, #0]
0x0702	0x1E40    SUBS	R0, R0, #1
0x0704	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0706	0x180C    ADDS	R4, R1, R0
0x0708	0x230A    MOVS	R3, #10
0x070A	0xFBB5F2F3  UDIV	R2, R5, R3
0x070E	0xFB035212  MLS	R2, R3, R2, R5
0x0712	0xB292    UXTH	R2, R2
0x0714	0x3230    ADDS	R2, #48
0x0716	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		
0x0718	0x220A    MOVS	R2, #10
0x071A	0xFBB5F2F2  UDIV	R2, R5, R2
0x071E	0xB292    UXTH	R2, R2
0x0720	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		
0x0722	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		
0x0724	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0726	0x1E40    SUBS	R0, R0, #1
0x0728	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x072A	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		
L_end_WordToStr:
0x072C	0xB001    ADD	SP, SP, #4
0x072E	0x4770    BX	LR
; end of _WordToStr
_makeMsg:
;NRF24L01_TX.c, 91 :: 		void makeMsg(char* msg)
; msg start address is: 0 (R0)
0x08C0	0xB081    SUB	SP, SP, #4
0x08C2	0xF8CDE000  STR	LR, [SP, #0]
0x08C6	0x4604    MOV	R4, R0
; msg end address is: 0 (R0)
; msg start address is: 16 (R4)
;NRF24L01_TX.c, 93 :: 		Clear_Data(Data_Out);
0x08C8	0x4805    LDR	R0, [PC, #20]
0x08CA	0xF000F9EF  BL	_Clear_Data+0
;NRF24L01_TX.c, 94 :: 		getConst(Data_Out, msg);
0x08CE	0x4621    MOV	R1, R4
; msg end address is: 16 (R4)
0x08D0	0x4803    LDR	R0, [PC, #12]
0x08D2	0xF7FFFEBB  BL	_getConst+0
;NRF24L01_TX.c, 95 :: 		}
L_end_makeMsg:
0x08D6	0xF8DDE000  LDR	LR, [SP, #0]
0x08DA	0xB001    ADD	SP, SP, #4
0x08DC	0x4770    BX	LR
0x08DE	0xBF00    NOP
0x08E0	0x00022000  	_Data_Out+0
; end of _makeMsg
_getConst:
;NRF24L01_TX.c, 69 :: 		char *getConst(char dest[], const char source[])
; source start address is: 4 (R1)
; dest start address is: 0 (R0)
0x064C	0x460A    MOV	R2, R1
0x064E	0x4601    MOV	R1, R0
; source end address is: 4 (R1)
; dest end address is: 0 (R0)
; dest start address is: 4 (R1)
; source start address is: 8 (R2)
;NRF24L01_TX.c, 71 :: 		int i = 0;
; i start address is: 0 (R0)
0x0650	0xF2400000  MOVW	R0, #0
0x0654	0xB200    SXTH	R0, R0
; source end address is: 8 (R2)
; i end address is: 0 (R0)
; dest end address is: 4 (R1)
0x0656	0xB204    SXTH	R4, R0
0x0658	0x4610    MOV	R0, R2
;NRF24L01_TX.c, 72 :: 		while (source[i])                  // while (source[i] != '\0')
L_getConst11:
; i start address is: 16 (R4)
; source start address is: 0 (R0)
; dest start address is: 4 (R1)
0x065A	0x1902    ADDS	R2, R0, R4
0x065C	0x7812    LDRB	R2, [R2, #0]
0x065E	0xB132    CBZ	R2, L_getConst12
;NRF24L01_TX.c, 73 :: 		{dest[i] = source[i]; i++;}
0x0660	0x190B    ADDS	R3, R1, R4
0x0662	0x1902    ADDS	R2, R0, R4
0x0664	0x7812    LDRB	R2, [R2, #0]
0x0666	0x701A    STRB	R2, [R3, #0]
0x0668	0x1C64    ADDS	R4, R4, #1
0x066A	0xB224    SXTH	R4, R4
; source end address is: 0 (R0)
0x066C	0xE7F5    B	L_getConst11
L_getConst12:
;NRF24L01_TX.c, 74 :: 		dest[i] = '\0';
0x066E	0x190B    ADDS	R3, R1, R4
; i end address is: 16 (R4)
0x0670	0x2200    MOVS	R2, #0
0x0672	0x701A    STRB	R2, [R3, #0]
;NRF24L01_TX.c, 75 :: 		return dest;
0x0674	0x4608    MOV	R0, R1
; dest end address is: 4 (R1)
;NRF24L01_TX.c, 76 :: 		}
L_end_getConst:
0x0676	0x4770    BX	LR
; end of _getConst
_sendBuffer:
;NRF24L01_TX.c, 114 :: 		void sendBuffer()
0x07B0	0xB082    SUB	SP, SP, #8
0x07B2	0xF8CDE000  STR	LR, [SP, #0]
;NRF24L01_TX.c, 117 :: 		do{
L_sendBuffer25:
;NRF24L01_TX.c, 118 :: 		toggleCSN();
0x07B6	0xF7FFFFBB  BL	_toggleCSN+0
;NRF24L01_TX.c, 119 :: 		SPI1_Write(STATUS | W_REGISTER);
0x07BA	0x2027    MOVS	R0, #39
0x07BC	0xF7FFFF38  BL	_SPI1_Write+0
;NRF24L01_TX.c, 120 :: 		Delay_us(10);
0x07C0	0xF2400777  MOVW	R7, #119
0x07C4	0xF2C00700  MOVT	R7, #0
L_sendBuffer28:
0x07C8	0x1E7F    SUBS	R7, R7, #1
0x07CA	0xD1FD    BNE	L_sendBuffer28
0x07CC	0xBF00    NOP
0x07CE	0xBF00    NOP
0x07D0	0xBF00    NOP
0x07D2	0xBF00    NOP
0x07D4	0xBF00    NOP
;NRF24L01_TX.c, 121 :: 		SPI1_Write(0xff);            //clear flags
0x07D6	0x20FF    MOVS	R0, #255
0x07D8	0xF7FFFF2A  BL	_SPI1_Write+0
;NRF24L01_TX.c, 122 :: 		Delay_us(10);
0x07DC	0xF2400777  MOVW	R7, #119
0x07E0	0xF2C00700  MOVT	R7, #0
0x07E4	0xBF00    NOP
0x07E6	0xBF00    NOP
L_sendBuffer30:
0x07E8	0x1E7F    SUBS	R7, R7, #1
0x07EA	0xD1FD    BNE	L_sendBuffer30
0x07EC	0xBF00    NOP
0x07EE	0xBF00    NOP
0x07F0	0xBF00    NOP
;NRF24L01_TX.c, 123 :: 		toggleCSN();
0x07F2	0xF7FFFF9D  BL	_toggleCSN+0
;NRF24L01_TX.c, 124 :: 		SPI1_Write(FLUSH_TX);
0x07F6	0x20E1    MOVS	R0, #225
0x07F8	0xF7FFFF1A  BL	_SPI1_Write+0
;NRF24L01_TX.c, 125 :: 		Delay_us(10);
0x07FC	0xF2400777  MOVW	R7, #119
0x0800	0xF2C00700  MOVT	R7, #0
0x0804	0xBF00    NOP
0x0806	0xBF00    NOP
L_sendBuffer32:
0x0808	0x1E7F    SUBS	R7, R7, #1
0x080A	0xD1FD    BNE	L_sendBuffer32
0x080C	0xBF00    NOP
0x080E	0xBF00    NOP
0x0810	0xBF00    NOP
;NRF24L01_TX.c, 126 :: 		toggleCSN();
0x0812	0xF7FFFF8D  BL	_toggleCSN+0
;NRF24L01_TX.c, 127 :: 		SPI1_Write(W_TX_PAYLOAD);
0x0816	0x20A0    MOVS	R0, #160
0x0818	0xF7FFFF0A  BL	_SPI1_Write+0
;NRF24L01_TX.c, 128 :: 		for(i = 0; i < dataLength; i++) {Delay_us(10); SPI1_Write(Data_Out[i]);}
0x081C	0x2000    MOVS	R0, #0
0x081E	0xF88D0004  STRB	R0, [SP, #4]
L_sendBuffer34:
0x0822	0x4823    LDR	R0, [PC, #140]
0x0824	0xF9901000  LDRSB	R1, [R0, #0]
0x0828	0xF89D0004  LDRB	R0, [SP, #4]
0x082C	0x4288    CMP	R0, R1
0x082E	0xDA17    BGE	L_sendBuffer35
0x0830	0xF2400777  MOVW	R7, #119
0x0834	0xF2C00700  MOVT	R7, #0
L_sendBuffer37:
0x0838	0x1E7F    SUBS	R7, R7, #1
0x083A	0xD1FD    BNE	L_sendBuffer37
0x083C	0xBF00    NOP
0x083E	0xBF00    NOP
0x0840	0xBF00    NOP
0x0842	0xBF00    NOP
0x0844	0xBF00    NOP
0x0846	0xF89D1004  LDRB	R1, [SP, #4]
0x084A	0x481A    LDR	R0, [PC, #104]
0x084C	0x1840    ADDS	R0, R0, R1
0x084E	0x7800    LDRB	R0, [R0, #0]
0x0850	0xF7FFFEEE  BL	_SPI1_Write+0
0x0854	0xF89D0004  LDRB	R0, [SP, #4]
0x0858	0x1C40    ADDS	R0, R0, #1
0x085A	0xF88D0004  STRB	R0, [SP, #4]
0x085E	0xE7E0    B	L_sendBuffer34
L_sendBuffer35:
;NRF24L01_TX.c, 129 :: 		Delay_us(10);
0x0860	0xF2400777  MOVW	R7, #119
0x0864	0xF2C00700  MOVT	R7, #0
L_sendBuffer39:
0x0868	0x1E7F    SUBS	R7, R7, #1
0x086A	0xD1FD    BNE	L_sendBuffer39
0x086C	0xBF00    NOP
0x086E	0xBF00    NOP
0x0870	0xBF00    NOP
0x0872	0xBF00    NOP
0x0874	0xBF00    NOP
;NRF24L01_TX.c, 130 :: 		Csn_pin = 1;
0x0876	0x2101    MOVS	R1, #1
0x0878	0xB249    SXTB	R1, R1
0x087A	0x480F    LDR	R0, [PC, #60]
0x087C	0x6001    STR	R1, [R0, #0]
;NRF24L01_TX.c, 131 :: 		Ce_pin = 1;
0x087E	0x480F    LDR	R0, [PC, #60]
0x0880	0x6001    STR	R1, [R0, #0]
;NRF24L01_TX.c, 132 :: 		Delay_ms(10);
0x0882	0xF24D47BF  MOVW	R7, #54463
0x0886	0xF2C00701  MOVT	R7, #1
L_sendBuffer41:
0x088A	0x1E7F    SUBS	R7, R7, #1
0x088C	0xD1FD    BNE	L_sendBuffer41
0x088E	0xBF00    NOP
0x0890	0xBF00    NOP
0x0892	0xBF00    NOP
0x0894	0xBF00    NOP
0x0896	0xBF00    NOP
;NRF24L01_TX.c, 133 :: 		j = (Get_Status() & 0x20);                     // keep trying until ack is received
0x0898	0xF7FFFEEE  BL	_Get_Status+0
0x089C	0xF0000020  AND	R0, R0, #32
0x08A0	0xB2C0    UXTB	R0, R0
;NRF24L01_TX.c, 134 :: 		}while(j==0);
0x08A2	0x2800    CMP	R0, #0
0x08A4	0xF43FAF87  BEQ	L_sendBuffer25
;NRF24L01_TX.c, 135 :: 		}
L_end_sendBuffer:
0x08A8	0xF8DDE000  LDR	LR, [SP, #0]
0x08AC	0xB002    ADD	SP, SP, #8
0x08AE	0x4770    BX	LR
0x08B0	0x00002000  	_dataLength+0
0x08B4	0x00022000  	_Data_Out+0
0x08B8	0x81B84221  	GPIOB_ODR+0
0x08BC	0x81BC4221  	GPIOB_ODR+0
; end of _sendBuffer
___CC2DW:
;__Lib_System_101_102_103.c, 28 :: 		
0x0934	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 30 :: 		
L_loopDW:
;__Lib_System_101_102_103.c, 31 :: 		
0x0936	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_101_102_103.c, 32 :: 		
0x093A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_101_102_103.c, 33 :: 		
0x093E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_101_102_103.c, 34 :: 		
0x0942	0xD1F8    BNE	L_loopDW
;__Lib_System_101_102_103.c, 36 :: 		
L_end___CC2DW:
0x0944	0xB001    ADD	SP, SP, #4
0x0946	0x4770    BX	LR
; end of ___CC2DW
__Lib_System_101_102_103_InitialSetUpRCCRCC2:
;__Lib_System_101_102_103.c, 377 :: 		
0x0D58	0xB082    SUB	SP, SP, #8
0x0D5A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_101_102_103.c, 380 :: 		
; ulRCC_CR start address is: 8 (R2)
0x0D5E	0x4A33    LDR	R2, [PC, #204]
;__Lib_System_101_102_103.c, 381 :: 		
; ulRCC_CFGR start address is: 12 (R3)
0x0D60	0x4B33    LDR	R3, [PC, #204]
;__Lib_System_101_102_103.c, 382 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D62	0x4934    LDR	R1, [PC, #208]
;__Lib_System_101_102_103.c, 389 :: 		
0x0D64	0xF64B3080  MOVW	R0, #48000
0x0D68	0x4281    CMP	R1, R0
0x0D6A	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 390 :: 		
0x0D6C	0x4832    LDR	R0, [PC, #200]
0x0D6E	0x6800    LDR	R0, [R0, #0]
0x0D70	0xF0400102  ORR	R1, R0, #2
0x0D74	0x4830    LDR	R0, [PC, #192]
0x0D76	0x6001    STR	R1, [R0, #0]
0x0D78	0xE011    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC233
L___Lib_System_101_102_103_InitialSetUpRCCRCC232:
;__Lib_System_101_102_103.c, 391 :: 		
; Fosc_kHz start address is: 4 (R1)
0x0D7A	0xF64550C0  MOVW	R0, #24000
0x0D7E	0x4281    CMP	R1, R0
0x0D80	0xD906    BLS	L___Lib_System_101_102_103_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_101_102_103.c, 392 :: 		
0x0D82	0x482D    LDR	R0, [PC, #180]
0x0D84	0x6800    LDR	R0, [R0, #0]
0x0D86	0xF0400101  ORR	R1, R0, #1
0x0D8A	0x482B    LDR	R0, [PC, #172]
0x0D8C	0x6001    STR	R1, [R0, #0]
0x0D8E	0xE006    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC235
L___Lib_System_101_102_103_InitialSetUpRCCRCC234:
;__Lib_System_101_102_103.c, 394 :: 		
0x0D90	0x4829    LDR	R0, [PC, #164]
0x0D92	0x6801    LDR	R1, [R0, #0]
0x0D94	0xF06F0007  MVN	R0, #7
0x0D98	0x4001    ANDS	R1, R0
0x0D9A	0x4827    LDR	R0, [PC, #156]
0x0D9C	0x6001    STR	R1, [R0, #0]
L___Lib_System_101_102_103_InitialSetUpRCCRCC235:
L___Lib_System_101_102_103_InitialSetUpRCCRCC233:
;__Lib_System_101_102_103.c, 396 :: 		
0x0D9E	0xF7FFFDA1  BL	__Lib_System_101_102_103_SystemClockSetDefault+0
;__Lib_System_101_102_103.c, 398 :: 		
0x0DA2	0x4826    LDR	R0, [PC, #152]
0x0DA4	0x6003    STR	R3, [R0, #0]
;__Lib_System_101_102_103.c, 399 :: 		
0x0DA6	0x4826    LDR	R0, [PC, #152]
0x0DA8	0xEA020100  AND	R1, R2, R0, LSL #0
0x0DAC	0x4825    LDR	R0, [PC, #148]
0x0DAE	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 401 :: 		
0x0DB0	0xF0020001  AND	R0, R2, #1
0x0DB4	0xB140    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC247
; ulRCC_CFGR end address is: 12 (R3)
; ulRCC_CR end address is: 8 (R2)
0x0DB6	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 402 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC237:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0DB8	0x4822    LDR	R0, [PC, #136]
0x0DBA	0x6800    LDR	R0, [R0, #0]
0x0DBC	0xF0000002  AND	R0, R0, #2
0x0DC0	0x2800    CMP	R0, #0
0x0DC2	0xD100    BNE	L___Lib_System_101_102_103_InitialSetUpRCCRCC238
;__Lib_System_101_102_103.c, 403 :: 		
0x0DC4	0xE7F8    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC237
L___Lib_System_101_102_103_InitialSetUpRCCRCC238:
;__Lib_System_101_102_103.c, 404 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x0DC6	0xE000    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC236
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC247:
;__Lib_System_101_102_103.c, 401 :: 		
0x0DC8	0x4619    MOV	R1, R3
;__Lib_System_101_102_103.c, 404 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC236:
;__Lib_System_101_102_103.c, 406 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x0DCA	0xF4023080  AND	R0, R2, #65536
0x0DCE	0xB148    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC248
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_101_102_103.c, 407 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC240:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x0DD0	0x481C    LDR	R0, [PC, #112]
0x0DD2	0x6800    LDR	R0, [R0, #0]
0x0DD4	0xF4003000  AND	R0, R0, #131072
0x0DD8	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC241
;__Lib_System_101_102_103.c, 408 :: 		
0x0DDA	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC240
L___Lib_System_101_102_103_InitialSetUpRCCRCC241:
;__Lib_System_101_102_103.c, 409 :: 		
0x0DDC	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x0DDE	0x460A    MOV	R2, R1
0x0DE0	0x9901    LDR	R1, [SP, #4]
0x0DE2	0xE002    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC239
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC248:
;__Lib_System_101_102_103.c, 406 :: 		
0x0DE4	0x9101    STR	R1, [SP, #4]
0x0DE6	0x4611    MOV	R1, R2
0x0DE8	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_101_102_103.c, 409 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC239:
;__Lib_System_101_102_103.c, 411 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x0DEA	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x0DEE	0xB170    CBZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC249
;__Lib_System_101_102_103.c, 412 :: 		
0x0DF0	0x4814    LDR	R0, [PC, #80]
0x0DF2	0x6800    LDR	R0, [R0, #0]
0x0DF4	0xF0407180  ORR	R1, R0, #16777216
0x0DF8	0x4812    LDR	R0, [PC, #72]
0x0DFA	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x0DFC	0x4611    MOV	R1, R2
;__Lib_System_101_102_103.c, 413 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC243:
; ulRCC_CFGR start address is: 4 (R1)
0x0DFE	0x4811    LDR	R0, [PC, #68]
0x0E00	0x6800    LDR	R0, [R0, #0]
0x0E02	0xF0007000  AND	R0, R0, #33554432
0x0E06	0xB900    CBNZ	R0, L___Lib_System_101_102_103_InitialSetUpRCCRCC244
;__Lib_System_101_102_103.c, 414 :: 		
0x0E08	0xE7F9    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC243
L___Lib_System_101_102_103_InitialSetUpRCCRCC244:
;__Lib_System_101_102_103.c, 415 :: 		
0x0E0A	0x460A    MOV	R2, R1
0x0E0C	0xE7FF    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC242
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_101_102_103_InitialSetUpRCCRCC249:
;__Lib_System_101_102_103.c, 411 :: 		
;__Lib_System_101_102_103.c, 415 :: 		
L___Lib_System_101_102_103_InitialSetUpRCCRCC242:
;__Lib_System_101_102_103.c, 418 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_101_102_103_InitialSetUpRCCRCC245:
; ulRCC_CFGR start address is: 8 (R2)
0x0E0E	0x480B    LDR	R0, [PC, #44]
0x0E10	0x6800    LDR	R0, [R0, #0]
0x0E12	0xF000010C  AND	R1, R0, #12
0x0E16	0x0090    LSLS	R0, R2, #2
0x0E18	0xF000000C  AND	R0, R0, #12
0x0E1C	0x4281    CMP	R1, R0
0x0E1E	0xD000    BEQ	L___Lib_System_101_102_103_InitialSetUpRCCRCC246
;__Lib_System_101_102_103.c, 419 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x0E20	0xE7F5    B	L___Lib_System_101_102_103_InitialSetUpRCCRCC245
L___Lib_System_101_102_103_InitialSetUpRCCRCC246:
;__Lib_System_101_102_103.c, 421 :: 		
L_end_InitialSetUpRCCRCC2:
0x0E22	0xF8DDE000  LDR	LR, [SP, #0]
0x0E26	0xB002    ADD	SP, SP, #8
0x0E28	0x4770    BX	LR
0x0E2A	0xBF00    NOP
0x0E2C	0x00800101  	#16842880
0x0E30	0x0002001D  	#1900546
0x0E34	0x19400001  	#72000
0x0E38	0x20004002  	FLASH_ACR+0
0x0E3C	0x10044002  	RCC_CFGR+0
0x0E40	0xFFFF000F  	#1048575
0x0E44	0x10004002  	RCC_CR+0
; end of __Lib_System_101_102_103_InitialSetUpRCCRCC2
__Lib_System_101_102_103_SystemClockSetDefault:
;__Lib_System_101_102_103.c, 356 :: 		
0x08E4	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 359 :: 		
0x08E6	0x480F    LDR	R0, [PC, #60]
0x08E8	0x6800    LDR	R0, [R0, #0]
0x08EA	0xF0400101  ORR	R1, R0, #1
0x08EE	0x480D    LDR	R0, [PC, #52]
0x08F0	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 362 :: 		
0x08F2	0x490D    LDR	R1, [PC, #52]
0x08F4	0x480D    LDR	R0, [PC, #52]
0x08F6	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 365 :: 		
0x08F8	0x480A    LDR	R0, [PC, #40]
0x08FA	0x6801    LDR	R1, [R0, #0]
0x08FC	0x480C    LDR	R0, [PC, #48]
0x08FE	0x4001    ANDS	R1, R0
0x0900	0x4808    LDR	R0, [PC, #32]
0x0902	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 368 :: 		
0x0904	0x4807    LDR	R0, [PC, #28]
0x0906	0x6801    LDR	R1, [R0, #0]
0x0908	0xF46F2080  MVN	R0, #262144
0x090C	0x4001    ANDS	R1, R0
0x090E	0x4805    LDR	R0, [PC, #20]
0x0910	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 371 :: 		
0x0912	0x4806    LDR	R0, [PC, #24]
0x0914	0x6801    LDR	R1, [R0, #0]
0x0916	0xF46F00FE  MVN	R0, #8323072
0x091A	0x4001    ANDS	R1, R0
0x091C	0x4803    LDR	R0, [PC, #12]
0x091E	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 375 :: 		
L_end_SystemClockSetDefault:
0x0920	0xB001    ADD	SP, SP, #4
0x0922	0x4770    BX	LR
0x0924	0x10004002  	RCC_CR+0
0x0928	0x0000F8FF  	#-117506048
0x092C	0x10044002  	RCC_CFGR+0
0x0930	0xFFFFFEF6  	#-17367041
; end of __Lib_System_101_102_103_SystemClockSetDefault
__Lib_System_101_102_103_InitialSetUpFosc:
;__Lib_System_101_102_103.c, 423 :: 		
0x0D3C	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 424 :: 		
0x0D3E	0x4902    LDR	R1, [PC, #8]
0x0D40	0x4802    LDR	R0, [PC, #8]
0x0D42	0x6001    STR	R1, [R0, #0]
;__Lib_System_101_102_103.c, 425 :: 		
L_end_InitialSetUpFosc:
0x0D44	0xB001    ADD	SP, SP, #4
0x0D46	0x4770    BX	LR
0x0D48	0x19400001  	#72000
0x0D4C	0x00282000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_101_102_103_InitialSetUpFosc
___GenExcept:
;__Lib_System_101_102_103.c, 307 :: 		
0x0D50	0xB081    SUB	SP, SP, #4
;__Lib_System_101_102_103.c, 308 :: 		
L___GenExcept28:
0x0D52	0xE7FE    B	L___GenExcept28
;__Lib_System_101_102_103.c, 309 :: 		
L_end___GenExcept:
0x0D54	0xB001    ADD	SP, SP, #4
0x0D56	0x4770    BX	LR
; end of ___GenExcept
0x0F60	0xB500    PUSH	(R14)
0x0F62	0xF8DFB014  LDR	R11, [PC, #20]
0x0F66	0xF8DFA014  LDR	R10, [PC, #20]
0x0F6A	0xF8DFC014  LDR	R12, [PC, #20]
0x0F6E	0xF7FFFCE1  BL	2356
0x0F72	0xBD00    POP	(R15)
0x0F74	0x4770    BX	LR
0x0F76	0xBF00    NOP
0x0F78	0x00002000  	#536870912
0x0F7C	0x00012000  	#536870913
0x0F80	0x059A0000  	#1434
0x0FE0	0xB500    PUSH	(R14)
0x0FE2	0xF8DFB010  LDR	R11, [PC, #16]
0x0FE6	0xF8DFA010  LDR	R10, [PC, #16]
0x0FEA	0xF7FFFCAD  BL	2376
0x0FEE	0xBD00    POP	(R15)
0x0FF0	0x4770    BX	LR
0x0FF2	0xBF00    NOP
0x0FF4	0x00002000  	#536870912
0x0FF8	0x002C2000  	#536870956
;NRF24L01_TX.c,0 :: ?ICS_dataLength [1]
0x059A	0x14 ;?ICS_dataLength+0
; end of ?ICS_dataLength
;NRF24L01_TX.c,34 :: _adr0 [5]
0x0982	0x78787878 ;_adr0+0
0x0986	0x78 ;_adr0+4
; end of _adr0
;__Lib_GPIO_32F10x_Defs.c,655 :: __GPIO_MODULE_SPI1_PA567 [108]
0x0EF4	0x00000005 ;__GPIO_MODULE_SPI1_PA567+0
0x0EF8	0x00000006 ;__GPIO_MODULE_SPI1_PA567+4
0x0EFC	0x00000007 ;__GPIO_MODULE_SPI1_PA567+8
0x0F00	0xFFFFFFFF ;__GPIO_MODULE_SPI1_PA567+12
0x0F04	0x00000000 ;__GPIO_MODULE_SPI1_PA567+16
0x0F08	0x00000000 ;__GPIO_MODULE_SPI1_PA567+20
0x0F0C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+24
0x0F10	0x00000000 ;__GPIO_MODULE_SPI1_PA567+28
0x0F14	0x00000000 ;__GPIO_MODULE_SPI1_PA567+32
0x0F18	0x00000000 ;__GPIO_MODULE_SPI1_PA567+36
0x0F1C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+40
0x0F20	0x00000000 ;__GPIO_MODULE_SPI1_PA567+44
0x0F24	0x00000000 ;__GPIO_MODULE_SPI1_PA567+48
0x0F28	0x00000818 ;__GPIO_MODULE_SPI1_PA567+52
0x0F2C	0x00000818 ;__GPIO_MODULE_SPI1_PA567+56
0x0F30	0x00000818 ;__GPIO_MODULE_SPI1_PA567+60
0x0F34	0x00000000 ;__GPIO_MODULE_SPI1_PA567+64
0x0F38	0x00000000 ;__GPIO_MODULE_SPI1_PA567+68
0x0F3C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+72
0x0F40	0x00000000 ;__GPIO_MODULE_SPI1_PA567+76
0x0F44	0x00000000 ;__GPIO_MODULE_SPI1_PA567+80
0x0F48	0x00000000 ;__GPIO_MODULE_SPI1_PA567+84
0x0F4C	0x00000000 ;__GPIO_MODULE_SPI1_PA567+88
0x0F50	0x00000000 ;__GPIO_MODULE_SPI1_PA567+92
0x0F54	0x00000000 ;__GPIO_MODULE_SPI1_PA567+96
0x0F58	0x00000000 ;__GPIO_MODULE_SPI1_PA567+100
0x0F5C	0x00000001 ;__GPIO_MODULE_SPI1_PA567+104
; end of __GPIO_MODULE_SPI1_PA567
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0130     [140]    _GPIO_Clk_Enable
0x01BC     [500]    _GPIO_Config
0x03B0     [152]    __Lib_GPIO_32F10x_GPIO_Configure_Pin
0x0448     [272]    _GPIO_Alternate_Function_Enable
0x0558      [66]    __Lib_SPI_123_SPIx_Init_Advanced
0x059C      [28]    _SPI1_Read
0x05B8      [34]    __Lib_SPI_123_SPIx_Read
0x05DC      [84]    _SPI1_Init_Advanced
0x0630      [28]    _SPI1_Write
0x064C      [44]    _getConst
0x0678     [104]    _Get_Status
0x06E0      [80]    _WordToStr
0x0730      [68]    _toggleCSN
0x0774      [32]    _SPI1_Init
0x0794      [28]    _GPIO_Digital_Output
0x07B0     [272]    _sendBuffer
0x08C0      [36]    _makeMsg
0x08E4      [80]    __Lib_System_101_102_103_SystemClockSetDefault
0x0934      [20]    ___CC2DW
0x0948      [58]    ___FillZeros
0x0988      [88]    _initMain
0x09E0     [716]    _init_Radio
0x0CAC      [32]    _Clear_Data
0x0CCC     [110]    _IntToStr
0x0D3C      [20]    __Lib_System_101_102_103_InitialSetUpFosc
0x0D50       [8]    ___GenExcept
0x0D58     [240]    __Lib_System_101_102_103_InitialSetUpRCCRCC2
0x0E48     [172]    _main
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x20000000       [1]    _dataLength
0x20000001       [1]    _stat
0x20000002      [21]    _Data_Out
0x20000018       [2]    _count
0x2000001A       [3]    _txt
0x20000020       [4]    _SPI_Rd_Ptr
0x20000024       [4]    _SPI_Wr_Ptr
0x20000028       [4]    ___System_CLOCK_IN_KHZ
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x059A       [1]    ?ICS_dataLength
0x0982       [5]    _adr0
0x0EF4     [108]    __GPIO_MODULE_SPI1_PA567
