{
    "DESIGN_NAME": "traffic_light",
    "VERILOG_FILES": ["dir::src/traffic_light.v"],
    "CLOCK_PERIOD": 5.0,
    "CLOCK_PORT": "clk",
    "PDK": "sky130A",
    "STD_CELL_LIBRARY": "sky130_fd_sc_hd",
    
    "SYNTH_STRATEGY": "AREA 0",
    "SYNTH_FLATTEN": 0,
    "SYNTH_SIZING": 0,
    "SYNTH_BUFFERING": 0,
    "FP_CORE_UTIL": 30,
    "QUIT_ON_TIMING_VIOLATIONS": 0
}
