# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CPD3_Ex4_SAP.srcs/sources_1/new/RAM256x64.vhd" \
"../../../../CPD3_Ex4_SAP.srcs/sim_1/new/ram256x64_tb.vhd" \

# Do not sort compile order
nosort
