Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Dec 21 16:30:54 2021
| Host         : LAPTOP-Q8881UKI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_light_timing_summary_routed.rpt -pb traffic_light_timing_summary_routed.pb -rpx traffic_light_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: u_div_clk/u_div125/clk125_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.959        0.000                      0                   64        0.174        0.000                      0                   64        3.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_125M  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_125M            4.978        0.000                      0                   32        0.174        0.000                      0                   32        3.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_125M           clk_125M                 1.959        0.000                      0                   32        0.835        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_125M                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_125M
  To Clock:  clk_125M

Setup :            0  Failing Endpoints,  Worst Slack        4.978ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 u_div_clk/u_div100_1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        3.039ns  (logic 0.996ns (32.772%)  route 2.043ns (67.228%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.057     6.131    u_div_clk/u_div100_1/CLK
    SLICE_X112Y144       FDCE                                         r  u_div_clk/u_div100_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y144       FDCE (Prop_fdce_C_Q)         0.518     6.649 r  u_div_clk/u_div100_1/count_reg[1]/Q
                         net (fo=4, routed)           1.414     8.063    u_div_clk/u_div100_1/count[1]
    SLICE_X112Y144       LUT2 (Prop_lut2_I1_O)        0.150     8.213 r  u_div_clk/u_div100_1/count[6]_i_2/O
                         net (fo=4, routed)           0.629     8.842    u_div_clk/u_div100_1/count[6]_i_2_n_0
    SLICE_X112Y142       LUT6 (Prop_lut6_I1_O)        0.328     9.170 r  u_div_clk/u_div100_1/count[6]_i_1/O
                         net (fo=1, routed)           0.000     9.170    u_div_clk/u_div100_1/count[6]_i_1_n_0
    SLICE_X112Y142       FDCE                                         r  u_div_clk/u_div100_1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.859    13.624    u_div_clk/u_div100_1/CLK
    SLICE_X112Y142       FDCE                                         r  u_div_clk/u_div100_1/count_reg[6]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y142       FDCE (Setup_fdce_C_D)        0.079    14.148    u_div_clk/u_div100_1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.148    
                         arrival time                          -9.170    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             4.995ns  (required time - arrival time)
  Source:                 u_div_clk/u_div100_1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_1/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.996ns (32.957%)  route 2.026ns (67.043%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.057     6.131    u_div_clk/u_div100_1/CLK
    SLICE_X112Y144       FDCE                                         r  u_div_clk/u_div100_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y144       FDCE (Prop_fdce_C_Q)         0.518     6.649 r  u_div_clk/u_div100_1/count_reg[1]/Q
                         net (fo=4, routed)           1.414     8.063    u_div_clk/u_div100_1/count[1]
    SLICE_X112Y144       LUT2 (Prop_lut2_I1_O)        0.150     8.213 r  u_div_clk/u_div100_1/count[6]_i_2/O
                         net (fo=4, routed)           0.612     8.825    u_div_clk/u_div100_1/count[6]_i_2_n_0
    SLICE_X112Y142       LUT6 (Prop_lut6_I1_O)        0.328     9.153 r  u_div_clk/u_div100_1/count[5]_i_1/O
                         net (fo=1, routed)           0.000     9.153    u_div_clk/u_div100_1/count[5]_i_1_n_0
    SLICE_X112Y142       FDCE                                         r  u_div_clk/u_div100_1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.859    13.624    u_div_clk/u_div100_1/CLK
    SLICE_X112Y142       FDCE                                         r  u_div_clk/u_div100_1/count_reg[5]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y142       FDCE (Setup_fdce_C_D)        0.079    14.148    u_div_clk/u_div100_1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.148    
                         arrival time                          -9.153    
  -------------------------------------------------------------------
                         slack                                  4.995    

Slack (MET) :             5.077ns  (required time - arrival time)
  Source:                 u_div_clk/u_div100_1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_1/clk100_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.939ns  (logic 0.996ns (33.888%)  route 1.943ns (66.112%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.057     6.131    u_div_clk/u_div100_1/CLK
    SLICE_X112Y144       FDCE                                         r  u_div_clk/u_div100_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y144       FDCE (Prop_fdce_C_Q)         0.518     6.649 r  u_div_clk/u_div100_1/count_reg[1]/Q
                         net (fo=4, routed)           1.414     8.063    u_div_clk/u_div100_1/count[1]
    SLICE_X112Y144       LUT2 (Prop_lut2_I1_O)        0.150     8.213 r  u_div_clk/u_div100_1/count[6]_i_2/O
                         net (fo=4, routed)           0.529     8.742    u_div_clk/u_div100_1/count[6]_i_2_n_0
    SLICE_X112Y142       LUT6 (Prop_lut6_I1_O)        0.328     9.070 r  u_div_clk/u_div100_1/clk100_i_1/O
                         net (fo=1, routed)           0.000     9.070    u_div_clk/u_div100_1/clk100_i_1_n_0
    SLICE_X112Y142       FDCE                                         r  u_div_clk/u_div100_1/clk100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.859    13.624    u_div_clk/u_div100_1/CLK
    SLICE_X112Y142       FDCE                                         r  u_div_clk/u_div100_1/clk100_reg/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y142       FDCE (Setup_fdce_C_D)        0.077    14.146    u_div_clk/u_div100_1/clk100_reg
  -------------------------------------------------------------------
                         required time                         14.146    
                         arrival time                          -9.070    
  -------------------------------------------------------------------
                         slack                                  5.077    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 u_div_clk/u_div100_1/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_1/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.996ns (33.922%)  route 1.940ns (66.078%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.624ns = ( 13.624 - 8.000 ) 
    Source Clock Delay      (SCD):    6.131ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.057     6.131    u_div_clk/u_div100_1/CLK
    SLICE_X112Y144       FDCE                                         r  u_div_clk/u_div100_1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y144       FDCE (Prop_fdce_C_Q)         0.518     6.649 r  u_div_clk/u_div100_1/count_reg[1]/Q
                         net (fo=4, routed)           1.414     8.063    u_div_clk/u_div100_1/count[1]
    SLICE_X112Y144       LUT2 (Prop_lut2_I1_O)        0.150     8.213 r  u_div_clk/u_div100_1/count[6]_i_2/O
                         net (fo=4, routed)           0.526     8.739    u_div_clk/u_div100_1/count[6]_i_2_n_0
    SLICE_X112Y142       LUT6 (Prop_lut6_I4_O)        0.328     9.067 r  u_div_clk/u_div100_1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     9.067    u_div_clk/u_div100_1/count[2]_i_1_n_0
    SLICE_X112Y142       FDCE                                         r  u_div_clk/u_div100_1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.859    13.624    u_div_clk/u_div100_1/CLK
    SLICE_X112Y142       FDCE                                         r  u_div_clk/u_div100_1/count_reg[2]/C
                         clock pessimism              0.481    14.105    
                         clock uncertainty           -0.035    14.069    
    SLICE_X112Y142       FDCE (Setup_fdce_C_D)        0.081    14.150    u_div_clk/u_div100_1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 u_div_clk/u_div100_2/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.309ns  (logic 0.801ns (34.696%)  route 1.508ns (65.304%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.505ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.049     6.123    u_div_clk/u_div100_2/CLK
    SLICE_X112Y133       FDCE                                         r  u_div_clk/u_div100_2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDCE (Prop_fdce_C_Q)         0.478     6.601 r  u_div_clk/u_div100_2/count_reg[3]/Q
                         net (fo=6, routed)           1.172     7.772    u_div_clk/u_div100_2/count[3]
    SLICE_X112Y133       LUT5 (Prop_lut5_I4_O)        0.323     8.095 r  u_div_clk/u_div100_2/count[3]_i_1__0/O
                         net (fo=1, routed)           0.336     8.431    u_div_clk/u_div100_2/count[3]_i_1__0_n_0
    SLICE_X112Y133       FDCE                                         r  u_div_clk/u_div100_2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.853    13.618    u_div_clk/u_div100_2/CLK
    SLICE_X112Y133       FDCE                                         r  u_div_clk/u_div100_2/count_reg[3]/C
                         clock pessimism              0.505    14.123    
                         clock uncertainty           -0.035    14.087    
    SLICE_X112Y133       FDCE (Setup_fdce_C_D)       -0.240    13.847    u_div_clk/u_div100_2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.847    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 u_div_clk/u_div125/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div125/clk125_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.842ns (34.535%)  route 1.596ns (65.465%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.048     6.122    u_div_clk/u_div125/CLK
    SLICE_X110Y132       FDCE                                         r  u_div_clk/u_div125/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y132       FDCE (Prop_fdce_C_Q)         0.419     6.541 r  u_div_clk/u_div125/count_reg[2]/Q
                         net (fo=4, routed)           0.905     7.446    u_div_clk/u_div125/count[2]
    SLICE_X110Y133       LUT6 (Prop_lut6_I5_O)        0.299     7.745 f  u_div_clk/u_div125/count[6]_i_2__2/O
                         net (fo=7, routed)           0.691     8.436    u_div_clk/u_div125/count[6]_i_2__2_n_0
    SLICE_X111Y133       LUT3 (Prop_lut3_I0_O)        0.124     8.560 r  u_div_clk/u_div125/clk125_i_1/O
                         net (fo=1, routed)           0.000     8.560    u_div_clk/u_div125/clk125_i_1_n_0
    SLICE_X111Y133       FDCE                                         r  u_div_clk/u_div125/clk125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.853    13.618    u_div_clk/u_div125/CLK
    SLICE_X111Y133       FDCE                                         r  u_div_clk/u_div125/clk125_reg/C
                         clock pessimism              0.481    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X111Y133       FDCE (Setup_fdce_C_D)        0.031    14.094    u_div_clk/u_div125/clk125_reg
  -------------------------------------------------------------------
                         required time                         14.094    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 u_div_clk/u_div125/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div125/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.468ns  (logic 0.872ns (35.330%)  route 1.596ns (64.670%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.048     6.122    u_div_clk/u_div125/CLK
    SLICE_X110Y132       FDCE                                         r  u_div_clk/u_div125/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y132       FDCE (Prop_fdce_C_Q)         0.419     6.541 f  u_div_clk/u_div125/count_reg[2]/Q
                         net (fo=4, routed)           0.905     7.446    u_div_clk/u_div125/count[2]
    SLICE_X110Y133       LUT6 (Prop_lut6_I5_O)        0.299     7.745 r  u_div_clk/u_div125/count[6]_i_2__2/O
                         net (fo=7, routed)           0.691     8.436    u_div_clk/u_div125/count[6]_i_2__2_n_0
    SLICE_X111Y133       LUT5 (Prop_lut5_I3_O)        0.154     8.590 r  u_div_clk/u_div125/count[4]_i_1__2/O
                         net (fo=1, routed)           0.000     8.590    u_div_clk/u_div125/count[4]_i_1__2_n_0
    SLICE_X111Y133       FDCE                                         r  u_div_clk/u_div125/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.853    13.618    u_div_clk/u_div125/CLK
    SLICE_X111Y133       FDCE                                         r  u_div_clk/u_div125/count_reg[4]/C
                         clock pessimism              0.481    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X111Y133       FDCE (Setup_fdce_C_D)        0.075    14.138    u_div_clk/u_div125/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.138    
                         arrival time                          -8.590    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 u_div_clk/u_div100_3/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_3/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 0.940ns (38.729%)  route 1.487ns (61.271%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.049     6.123    u_div_clk/u_div100_3/CLK
    SLICE_X113Y133       FDCE                                         r  u_div_clk/u_div100_3/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.456     6.579 f  u_div_clk/u_div100_3/count_reg[1]/Q
                         net (fo=4, routed)           0.828     7.407    u_div_clk/u_div100_3/count[1]
    SLICE_X113Y133       LUT3 (Prop_lut3_I2_O)        0.152     7.559 r  u_div_clk/u_div100_3/count[6]_i_2__1/O
                         net (fo=4, routed)           0.659     8.218    u_div_clk/u_div100_3/count[6]_i_2__1_n_0
    SLICE_X112Y132       LUT6 (Prop_lut6_I2_O)        0.332     8.550 r  u_div_clk/u_div100_3/count[6]_i_1__1/O
                         net (fo=1, routed)           0.000     8.550    u_div_clk/u_div100_3/count[6]_i_1__1_n_0
    SLICE_X112Y132       FDCE                                         r  u_div_clk/u_div100_3/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.852    13.617    u_div_clk/u_div100_3/CLK
    SLICE_X112Y132       FDCE                                         r  u_div_clk/u_div100_3/count_reg[6]/C
                         clock pessimism              0.481    14.098    
                         clock uncertainty           -0.035    14.062    
    SLICE_X112Y132       FDCE (Setup_fdce_C_D)        0.081    14.143    u_div_clk/u_div100_3/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.143    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.599ns  (required time - arrival time)
  Source:                 u_div_clk/u_div125/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div125/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.704ns (29.689%)  route 1.667ns (70.311%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.618ns = ( 13.618 - 8.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.048     6.122    u_div_clk/u_div125/CLK
    SLICE_X110Y132       FDCE                                         r  u_div_clk/u_div125/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y132       FDCE (Prop_fdce_C_Q)         0.456     6.578 f  u_div_clk/u_div125/count_reg[1]/Q
                         net (fo=5, routed)           0.851     7.429    u_div_clk/u_div125/count[1]
    SLICE_X110Y133       LUT5 (Prop_lut5_I0_O)        0.124     7.553 r  u_div_clk/u_div125/count[6]_i_3/O
                         net (fo=3, routed)           0.816     8.369    u_div_clk/u_div125/count[6]_i_3_n_0
    SLICE_X110Y133       LUT6 (Prop_lut6_I5_O)        0.124     8.493 r  u_div_clk/u_div125/count[5]_i_1__2/O
                         net (fo=1, routed)           0.000     8.493    u_div_clk/u_div125/count[5]_i_1__2_n_0
    SLICE_X110Y133       FDCE                                         r  u_div_clk/u_div125/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.853    13.618    u_div_clk/u_div125/CLK
    SLICE_X110Y133       FDCE                                         r  u_div_clk/u_div125/count_reg[5]/C
                         clock pessimism              0.481    14.099    
                         clock uncertainty           -0.035    14.063    
    SLICE_X110Y133       FDCE (Setup_fdce_C_D)        0.029    14.092    u_div_clk/u_div125/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.092    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  5.599    

Slack (MET) :             5.637ns  (required time - arrival time)
  Source:                 u_div_clk/u_div125/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div125/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 0.834ns (35.084%)  route 1.543ns (64.916%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.617ns = ( 13.617 - 8.000 ) 
    Source Clock Delay      (SCD):    6.123ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.049     6.123    u_div_clk/u_div125/CLK
    SLICE_X111Y133       FDCE                                         r  u_div_clk/u_div125/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDCE (Prop_fdce_C_Q)         0.419     6.542 f  u_div_clk/u_div125/count_reg[4]/Q
                         net (fo=4, routed)           0.894     7.436    u_div_clk/u_div125/count[4]
    SLICE_X110Y133       LUT6 (Prop_lut6_I1_O)        0.297     7.733 r  u_div_clk/u_div125/count[6]_i_2__2/O
                         net (fo=7, routed)           0.649     8.382    u_div_clk/u_div125/count[6]_i_2__2_n_0
    SLICE_X110Y132       LUT5 (Prop_lut5_I4_O)        0.118     8.500 r  u_div_clk/u_div125/count[2]_i_1__2/O
                         net (fo=1, routed)           0.000     8.500    u_div_clk/u_div125/count[2]_i_1__2_n_0
    SLICE_X110Y132       FDCE                                         r  u_div_clk/u_div125/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.852    13.617    u_div_clk/u_div125/CLK
    SLICE_X110Y132       FDCE                                         r  u_div_clk/u_div125/count_reg[2]/C
                         clock pessimism              0.481    14.098    
                         clock uncertainty           -0.035    14.062    
    SLICE_X110Y132       FDCE (Setup_fdce_C_D)        0.075    14.137    u_div_clk/u_div125/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.137    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  5.637    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_2/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.368%)  route 0.122ns (39.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.713     1.800    u_div_clk/u_div100_2/CLK
    SLICE_X111Y133       FDCE                                         r  u_div_clk/u_div100_2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y133       FDCE (Prop_fdce_C_Q)         0.141     1.941 r  u_div_clk/u_div100_2/count_reg[0]/Q
                         net (fo=5, routed)           0.122     2.063    u_div_clk/u_div100_2/Q[0]
    SLICE_X112Y133       LUT6 (Prop_lut6_I3_O)        0.045     2.108 r  u_div_clk/u_div100_2/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.108    u_div_clk/u_div100_2/count[4]_i_1__0_n_0
    SLICE_X112Y133       FDCE                                         r  u_div_clk/u_div100_2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.987     2.329    u_div_clk/u_div100_2/CLK
    SLICE_X112Y133       FDCE                                         r  u_div_clk/u_div100_2/count_reg[4]/C
                         clock pessimism             -0.516     1.814    
    SLICE_X112Y133       FDCE (Hold_fdce_C_D)         0.120     1.934    u_div_clk/u_div100_2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_2/clk100_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_3/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.714     1.801    u_div_clk/u_div100_2/CLK
    SLICE_X112Y134       FDCE                                         r  u_div_clk/u_div100_2/clk100_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDCE (Prop_fdce_C_Q)         0.164     1.965 r  u_div_clk/u_div100_2/clk100_reg/Q
                         net (fo=5, routed)           0.094     2.059    u_div_clk/u_div100_2/clk100_reg_0
    SLICE_X113Y134       LUT2 (Prop_lut2_I0_O)        0.045     2.104 r  u_div_clk/u_div100_2/count[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.104    u_div_clk/u_div100_3/D[0]
    SLICE_X113Y134       FDCE                                         r  u_div_clk/u_div100_3/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.988     2.330    u_div_clk/u_div100_3/CLK
    SLICE_X113Y134       FDCE                                         r  u_div_clk/u_div100_3/count_reg[0]/C
                         clock pessimism             -0.517     1.814    
    SLICE_X113Y134       FDCE (Hold_fdce_C_D)         0.091     1.905    u_div_clk/u_div100_3/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_3/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_3/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.271%)  route 0.151ns (44.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.713     1.800    u_div_clk/u_div100_3/CLK
    SLICE_X113Y133       FDCE                                         r  u_div_clk/u_div100_3/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.141     1.941 r  u_div_clk/u_div100_3/count_reg[4]/Q
                         net (fo=5, routed)           0.151     2.091    u_div_clk/u_div100_3/count[4]
    SLICE_X112Y132       LUT6 (Prop_lut6_I4_O)        0.045     2.136 r  u_div_clk/u_div100_3/count[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.136    u_div_clk/u_div100_3/count[6]_i_1__1_n_0
    SLICE_X112Y132       FDCE                                         r  u_div_clk/u_div100_3/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.986     2.328    u_div_clk/u_div100_3/CLK
    SLICE_X112Y132       FDCE                                         r  u_div_clk/u_div100_3/count_reg[6]/C
                         clock pessimism             -0.516     1.813    
    SLICE_X112Y132       FDCE (Hold_fdce_C_D)         0.121     1.934    u_div_clk/u_div100_3/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_3/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_3/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.945%)  route 0.153ns (45.055%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.328ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.713     1.800    u_div_clk/u_div100_3/CLK
    SLICE_X113Y133       FDCE                                         r  u_div_clk/u_div100_3/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.141     1.941 r  u_div_clk/u_div100_3/count_reg[4]/Q
                         net (fo=5, routed)           0.153     2.093    u_div_clk/u_div100_3/count[4]
    SLICE_X112Y132       LUT6 (Prop_lut6_I4_O)        0.045     2.138 r  u_div_clk/u_div100_3/count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     2.138    u_div_clk/u_div100_3/count[5]_i_1__1_n_0
    SLICE_X112Y132       FDCE                                         r  u_div_clk/u_div100_3/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.986     2.328    u_div_clk/u_div100_3/CLK
    SLICE_X112Y132       FDCE                                         r  u_div_clk/u_div100_3/count_reg[5]/C
                         clock pessimism             -0.516     1.813    
    SLICE_X112Y132       FDCE (Hold_fdce_C_D)         0.120     1.933    u_div_clk/u_div100_3/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_3/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_3/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.315%)  route 0.156ns (45.685%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.713     1.800    u_div_clk/u_div100_3/CLK
    SLICE_X113Y133       FDCE                                         r  u_div_clk/u_div100_3/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y133       FDCE (Prop_fdce_C_Q)         0.141     1.941 r  u_div_clk/u_div100_3/count_reg[4]/Q
                         net (fo=5, routed)           0.156     2.097    u_div_clk/u_div100_3/count[4]
    SLICE_X112Y133       LUT6 (Prop_lut6_I2_O)        0.045     2.142 r  u_div_clk/u_div100_3/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.142    u_div_clk/u_div100_3/count[2]_i_1__1_n_0
    SLICE_X112Y133       FDCE                                         r  u_div_clk/u_div100_3/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.987     2.329    u_div_clk/u_div100_3/CLK
    SLICE_X112Y133       FDCE                                         r  u_div_clk/u_div100_3/count_reg[2]/C
                         clock pessimism             -0.517     1.813    
    SLICE_X112Y133       FDCE (Hold_fdce_C_D)         0.121     1.934    u_div_clk/u_div100_3/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_3/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_3/clk100_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.643%)  route 0.141ns (40.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.799ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.712     1.799    u_div_clk/u_div100_3/CLK
    SLICE_X112Y132       FDCE                                         r  u_div_clk/u_div100_3/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y132       FDCE (Prop_fdce_C_Q)         0.164     1.963 r  u_div_clk/u_div100_3/count_reg[6]/Q
                         net (fo=4, routed)           0.141     2.104    u_div_clk/u_div100_3/count[6]
    SLICE_X112Y133       LUT6 (Prop_lut6_I5_O)        0.045     2.149 r  u_div_clk/u_div100_3/clk100_i_1__1/O
                         net (fo=1, routed)           0.000     2.149    u_div_clk/u_div100_3/clk100_i_1__1_n_0
    SLICE_X112Y133       FDCE                                         r  u_div_clk/u_div100_3/clk100_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.987     2.329    u_div_clk/u_div100_3/CLK
    SLICE_X112Y133       FDCE                                         r  u_div_clk/u_div100_3/clk100_reg/C
                         clock pessimism             -0.516     1.814    
    SLICE_X112Y133       FDCE (Hold_fdce_C_D)         0.121     1.935    u_div_clk/u_div100_3/clk100_reg
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_3/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_3/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.209ns (59.162%)  route 0.144ns (40.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.713     1.800    u_div_clk/u_div100_3/CLK
    SLICE_X112Y133       FDCE                                         r  u_div_clk/u_div100_3/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y133       FDCE (Prop_fdce_C_Q)         0.164     1.964 r  u_div_clk/u_div100_3/count_reg[2]/Q
                         net (fo=6, routed)           0.144     2.108    u_div_clk/u_div100_3/count[2]
    SLICE_X113Y133       LUT6 (Prop_lut6_I4_O)        0.045     2.153 r  u_div_clk/u_div100_3/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.153    u_div_clk/u_div100_3/count[4]_i_1__1_n_0
    SLICE_X113Y133       FDCE                                         r  u_div_clk/u_div100_3/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.987     2.329    u_div_clk/u_div100_3/CLK
    SLICE_X113Y133       FDCE                                         r  u_div_clk/u_div100_3/count_reg[4]/C
                         clock pessimism             -0.517     1.813    
    SLICE_X113Y133       FDCE (Hold_fdce_C_D)         0.092     1.905    u_div_clk/u_div100_3/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_1/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_1/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.717     1.804    u_div_clk/u_div100_1/CLK
    SLICE_X112Y142       FDCE                                         r  u_div_clk/u_div100_1/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y142       FDCE (Prop_fdce_C_Q)         0.164     1.968 r  u_div_clk/u_div100_1/count_reg[6]/Q
                         net (fo=4, routed)           0.160     2.128    u_div_clk/u_div100_1/count[6]
    SLICE_X112Y142       LUT6 (Prop_lut6_I5_O)        0.045     2.173 r  u_div_clk/u_div100_1/count[6]_i_1/O
                         net (fo=1, routed)           0.000     2.173    u_div_clk/u_div100_1/count[6]_i_1_n_0
    SLICE_X112Y142       FDCE                                         r  u_div_clk/u_div100_1/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.993     2.335    u_div_clk/u_div100_1/CLK
    SLICE_X112Y142       FDCE                                         r  u_div_clk/u_div100_1/count_reg[6]/C
                         clock pessimism             -0.532     1.804    
    SLICE_X112Y142       FDCE (Hold_fdce_C_D)         0.121     1.925    u_div_clk/u_div100_1/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.925    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_2/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.714     1.801    u_div_clk/u_div100_2/CLK
    SLICE_X112Y134       FDCE                                         r  u_div_clk/u_div100_2/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y134       FDCE (Prop_fdce_C_Q)         0.164     1.965 r  u_div_clk/u_div100_2/count_reg[6]/Q
                         net (fo=4, routed)           0.160     2.125    u_div_clk/u_div100_2/count[6]
    SLICE_X112Y134       LUT6 (Prop_lut6_I0_O)        0.045     2.170 r  u_div_clk/u_div100_2/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.170    u_div_clk/u_div100_2/count[6]_i_1__0_n_0
    SLICE_X112Y134       FDCE                                         r  u_div_clk/u_div100_2/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.988     2.330    u_div_clk/u_div100_2/CLK
    SLICE_X112Y134       FDCE                                         r  u_div_clk/u_div100_2/count_reg[6]/C
                         clock pessimism             -0.530     1.801    
    SLICE_X112Y134       FDCE (Hold_fdce_C_D)         0.121     1.922    u_div_clk/u_div100_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 u_div_clk/u_div100_1/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_1/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.718     1.805    u_div_clk/u_div100_1/CLK
    SLICE_X112Y143       FDCE                                         r  u_div_clk/u_div100_1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y143       FDCE (Prop_fdce_C_Q)         0.164     1.969 r  u_div_clk/u_div100_1/count_reg[3]/Q
                         net (fo=6, routed)           0.175     2.144    u_div_clk/u_div100_1/count[3]
    SLICE_X112Y143       LUT5 (Prop_lut5_I4_O)        0.043     2.187 r  u_div_clk/u_div100_1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.187    u_div_clk/u_div100_1/count[4]_i_1_n_0
    SLICE_X112Y143       FDCE                                         r  u_div_clk/u_div100_1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.994     2.336    u_div_clk/u_div100_1/CLK
    SLICE_X112Y143       FDCE                                         r  u_div_clk/u_div100_1/count_reg[4]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X112Y143       FDCE (Hold_fdce_C_D)         0.131     1.936    u_div_clk/u_div100_1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125M
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_125M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_125M_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y142  u_div_clk/u_div100_1/clk100_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y144  u_div_clk/u_div100_1/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y144  u_div_clk/u_div100_1/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y142  u_div_clk/u_div100_1/count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  u_div_clk/u_div100_1/count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y143  u_div_clk/u_div100_1/count_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y142  u_div_clk/u_div100_1/count_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y142  u_div_clk/u_div100_1/count_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y134  u_div_clk/u_div100_2/clk100_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  u_div_clk/u_div100_1/clk100_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  u_div_clk/u_div100_1/clk100_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y144  u_div_clk/u_div100_1/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y144  u_div_clk/u_div100_1/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y144  u_div_clk/u_div100_1/count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y144  u_div_clk/u_div100_1/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  u_div_clk/u_div100_1/count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  u_div_clk/u_div100_1/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  u_div_clk/u_div100_1/count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  u_div_clk/u_div100_1/count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  u_div_clk/u_div100_1/clk100_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  u_div_clk/u_div100_1/clk100_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y144  u_div_clk/u_div100_1/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y144  u_div_clk/u_div100_1/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y144  u_div_clk/u_div100_1/count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y144  u_div_clk/u_div100_1/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  u_div_clk/u_div100_1/count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y142  u_div_clk/u_div100_1/count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  u_div_clk/u_div100_1/count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y143  u_div_clk/u_div100_1/count_reg[3]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_125M
  To Clock:  clk_125M

Setup :            0  Failing Endpoints,  Worst Slack        1.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.835ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_3/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.488ns (18.089%)  route 2.211ns (81.911%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns = ( 9.799 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.488     5.488 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.211     7.699    u_div_clk/u_div100_3/rst_IBUF
    SLICE_X112Y132       FDCE                                         f  u_div_clk/u_div100_3/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.712     9.799    u_div_clk/u_div100_3/CLK
    SLICE_X112Y132       FDCE                                         r  u_div_clk/u_div100_3/count_reg[5]/C
                         clock pessimism              0.000     9.799    
                         clock uncertainty           -0.035     9.763    
    SLICE_X112Y132       FDCE (Recov_fdce_C_CLR)     -0.105     9.658    u_div_clk/u_div100_3/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.959ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_3/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.488ns (18.089%)  route 2.211ns (81.911%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.799ns = ( 9.799 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.488     5.488 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.211     7.699    u_div_clk/u_div100_3/rst_IBUF
    SLICE_X112Y132       FDCE                                         f  u_div_clk/u_div100_3/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.712     9.799    u_div_clk/u_div100_3/CLK
    SLICE_X112Y132       FDCE                                         r  u_div_clk/u_div100_3/count_reg[6]/C
                         clock pessimism              0.000     9.799    
                         clock uncertainty           -0.035     9.763    
    SLICE_X112Y132       FDCE (Recov_fdce_C_CLR)     -0.105     9.658    u_div_clk/u_div100_3/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                          -7.699    
  -------------------------------------------------------------------
                         slack                                  1.959    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/clk100_reg/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.488ns (18.081%)  route 2.212ns (81.919%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 9.801 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.488     5.488 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.212     7.701    u_div_clk/u_div100_2/rst_IBUF
    SLICE_X112Y134       FDCE                                         f  u_div_clk/u_div100_2/clk100_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.714     9.801    u_div_clk/u_div100_2/CLK
    SLICE_X112Y134       FDCE                                         r  u_div_clk/u_div100_2/clk100_reg/C
                         clock pessimism              0.000     9.801    
                         clock uncertainty           -0.035     9.765    
    SLICE_X112Y134       FDCE (Recov_fdce_C_CLR)     -0.105     9.660    u_div_clk/u_div100_2/clk100_reg
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.488ns (18.081%)  route 2.212ns (81.919%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 9.801 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.488     5.488 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.212     7.701    u_div_clk/u_div100_2/rst_IBUF
    SLICE_X112Y134       FDCE                                         f  u_div_clk/u_div100_2/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.714     9.801    u_div_clk/u_div100_2/CLK
    SLICE_X112Y134       FDCE                                         r  u_div_clk/u_div100_2/count_reg[2]/C
                         clock pessimism              0.000     9.801    
                         clock uncertainty           -0.035     9.765    
    SLICE_X112Y134       FDCE (Recov_fdce_C_CLR)     -0.105     9.660    u_div_clk/u_div100_2/count_reg[2]
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.488ns (18.081%)  route 2.212ns (81.919%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 9.801 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.488     5.488 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.212     7.701    u_div_clk/u_div100_2/rst_IBUF
    SLICE_X112Y134       FDCE                                         f  u_div_clk/u_div100_2/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.714     9.801    u_div_clk/u_div100_2/CLK
    SLICE_X112Y134       FDCE                                         r  u_div_clk/u_div100_2/count_reg[5]/C
                         clock pessimism              0.000     9.801    
                         clock uncertainty           -0.035     9.765    
    SLICE_X112Y134       FDCE (Recov_fdce_C_CLR)     -0.105     9.660    u_div_clk/u_div100_2/count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 0.488ns (18.081%)  route 2.212ns (81.919%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 9.801 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.488     5.488 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.212     7.701    u_div_clk/u_div100_2/rst_IBUF
    SLICE_X112Y134       FDCE                                         f  u_div_clk/u_div100_2/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.714     9.801    u_div_clk/u_div100_2/CLK
    SLICE_X112Y134       FDCE                                         r  u_div_clk/u_div100_2/count_reg[6]/C
                         clock pessimism              0.000     9.801    
                         clock uncertainty           -0.035     9.765    
    SLICE_X112Y134       FDCE (Recov_fdce_C_CLR)     -0.105     9.660    u_div_clk/u_div100_2/count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_3/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.643ns  (logic 0.488ns (18.476%)  route 2.155ns (81.524%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.801ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.801ns = ( 9.801 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.488     5.488 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.155     7.643    u_div_clk/u_div100_3/rst_IBUF
    SLICE_X113Y134       FDCE                                         f  u_div_clk/u_div100_3/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.714     9.801    u_div_clk/u_div100_3/CLK
    SLICE_X113Y134       FDCE                                         r  u_div_clk/u_div100_3/count_reg[0]/C
                         clock pessimism              0.000     9.801    
                         clock uncertainty           -0.035     9.765    
    SLICE_X113Y134       FDCE (Recov_fdce_C_CLR)     -0.153     9.612    u_div_clk/u_div100_3/count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.612    
                         arrival time                          -7.643    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.978ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.488ns (18.387%)  route 2.167ns (81.613%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns = ( 9.800 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.488     5.488 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.167     7.656    u_div_clk/u_div100_2/rst_IBUF
    SLICE_X112Y133       FDCE                                         f  u_div_clk/u_div100_2/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.713     9.800    u_div_clk/u_div100_2/CLK
    SLICE_X112Y133       FDCE                                         r  u_div_clk/u_div100_2/count_reg[3]/C
                         clock pessimism              0.000     9.800    
                         clock uncertainty           -0.035     9.764    
    SLICE_X112Y133       FDCE (Recov_fdce_C_CLR)     -0.131     9.633    u_div_clk/u_div100_2/count_reg[3]
  -------------------------------------------------------------------
                         required time                          9.633    
                         arrival time                          -7.656    
  -------------------------------------------------------------------
                         slack                                  1.978    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.488ns (18.691%)  route 2.124ns (81.309%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns = ( 9.800 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.488     5.488 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.124     7.612    u_div_clk/u_div100_2/rst_IBUF
    SLICE_X111Y133       FDCE                                         f  u_div_clk/u_div100_2/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.713     9.800    u_div_clk/u_div100_2/CLK
    SLICE_X111Y133       FDCE                                         r  u_div_clk/u_div100_2/count_reg[0]/C
                         clock pessimism              0.000     9.800    
                         clock uncertainty           -0.035     9.764    
    SLICE_X111Y133       FDCE (Recov_fdce_C_CLR)     -0.153     9.611    u_div_clk/u_div100_2/count_reg[0]
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  1.999    

Slack (MET) :             1.999ns  (required time - arrival time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk_125M rise@8.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.488ns (18.691%)  route 2.124ns (81.309%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.000ns
  Clock Path Skew:        1.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.800ns = ( 9.800 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M19                                               0.000     5.000 f  rst (IN)
                         net (fo=0)                   0.000     5.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.488     5.488 f  rst_IBUF_inst/O
                         net (fo=39, routed)          2.124     7.612    u_div_clk/u_div100_2/rst_IBUF
    SLICE_X111Y133       FDCE                                         f  u_div_clk/u_div100_2/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     8.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         0.219     8.219 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           0.842     9.060    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.086 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.713     9.800    u_div_clk/u_div100_2/CLK
    SLICE_X111Y133       FDCE                                         r  u_div_clk/u_div100_2/count_reg[1]/C
                         clock pessimism              0.000     9.800    
                         clock uncertainty           -0.035     9.764    
    SLICE_X111Y133       FDCE (Recov_fdce_C_CLR)     -0.153     9.611    u_div_clk/u_div100_2/count_reg[1]
  -------------------------------------------------------------------
                         required time                          9.611    
                         arrival time                          -7.612    
  -------------------------------------------------------------------
                         slack                                  1.999    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_1/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 1.462ns (30.157%)  route 3.385ns (69.843%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.385     6.846    u_div_clk/u_div100_1/rst_IBUF
    SLICE_X112Y143       FDCE                                         f  u_div_clk/u_div100_1/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.057     6.131    u_div_clk/u_div100_1/CLK
    SLICE_X112Y143       FDCE                                         r  u_div_clk/u_div100_1/count_reg[3]/C
                         clock pessimism              0.000     6.131    
                         clock uncertainty            0.035     6.166    
    SLICE_X112Y143       FDCE (Remov_fdce_C_CLR)     -0.155     6.011    u_div_clk/u_div100_1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.011    
                         arrival time                           6.846    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.835ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_1/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.846ns  (logic 1.462ns (30.157%)  route 3.385ns (69.843%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.131ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.385     6.846    u_div_clk/u_div100_1/rst_IBUF
    SLICE_X112Y143       FDCE                                         f  u_div_clk/u_div100_1/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.057     6.131    u_div_clk/u_div100_1/CLK
    SLICE_X112Y143       FDCE                                         r  u_div_clk/u_div100_1/count_reg[4]/C
                         clock pessimism              0.000     6.131    
                         clock uncertainty            0.035     6.166    
    SLICE_X112Y143       FDCE (Remov_fdce_C_CLR)     -0.155     6.011    u_div_clk/u_div100_1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.011    
                         arrival time                           6.846    
  -------------------------------------------------------------------
                         slack                                  0.835    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div125/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.462ns (30.472%)  route 3.335ns (69.528%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.335     6.796    u_div_clk/u_div125/rst_IBUF
    SLICE_X110Y132       FDCE                                         f  u_div_clk/u_div125/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.048     6.122    u_div_clk/u_div125/CLK
    SLICE_X110Y132       FDCE                                         r  u_div_clk/u_div125/count_reg[1]/C
                         clock pessimism              0.000     6.122    
                         clock uncertainty            0.035     6.157    
    SLICE_X110Y132       FDCE (Remov_fdce_C_CLR)     -0.208     5.949    u_div_clk/u_div125/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.949    
                         arrival time                           6.796    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div125/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.462ns (30.472%)  route 3.335ns (69.528%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.335     6.796    u_div_clk/u_div125/rst_IBUF
    SLICE_X110Y132       FDCE                                         f  u_div_clk/u_div125/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.048     6.122    u_div_clk/u_div125/CLK
    SLICE_X110Y132       FDCE                                         r  u_div_clk/u_div125/count_reg[2]/C
                         clock pessimism              0.000     6.122    
                         clock uncertainty            0.035     6.157    
    SLICE_X110Y132       FDCE (Remov_fdce_C_CLR)     -0.208     5.949    u_div_clk/u_div125/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.949    
                         arrival time                           6.796    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div125/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.796ns  (logic 1.462ns (30.472%)  route 3.335ns (69.528%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.335     6.796    u_div_clk/u_div125/rst_IBUF
    SLICE_X110Y132       FDCE                                         f  u_div_clk/u_div125/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.048     6.122    u_div_clk/u_div125/CLK
    SLICE_X110Y132       FDCE                                         r  u_div_clk/u_div125/count_reg[3]/C
                         clock pessimism              0.000     6.122    
                         clock uncertainty            0.035     6.157    
    SLICE_X110Y132       FDCE (Remov_fdce_C_CLR)     -0.208     5.949    u_div_clk/u_div125/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.949    
                         arrival time                           6.796    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div125/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.462ns (30.382%)  route 3.349ns (69.618%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.349     6.811    u_div_clk/u_div125/rst_IBUF
    SLICE_X110Y133       FDCE                                         f  u_div_clk/u_div125/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.049     6.123    u_div_clk/u_div125/CLK
    SLICE_X110Y133       FDCE                                         r  u_div_clk/u_div125/count_reg[5]/C
                         clock pessimism              0.000     6.123    
                         clock uncertainty            0.035     6.158    
    SLICE_X110Y133       FDCE (Remov_fdce_C_CLR)     -0.208     5.950    u_div_clk/u_div125/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.950    
                         arrival time                           6.811    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div125/count_reg[6]/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.811ns  (logic 1.462ns (30.382%)  route 3.349ns (69.618%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.349     6.811    u_div_clk/u_div125/rst_IBUF
    SLICE_X110Y133       FDCE                                         f  u_div_clk/u_div125/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.049     6.123    u_div_clk/u_div125/CLK
    SLICE_X110Y133       FDCE                                         r  u_div_clk/u_div125/count_reg[6]/C
                         clock pessimism              0.000     6.123    
                         clock uncertainty            0.035     6.158    
    SLICE_X110Y133       FDCE (Remov_fdce_C_CLR)     -0.208     5.950    u_div_clk/u_div125/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.950    
                         arrival time                           6.811    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.462ns (29.823%)  route 3.439ns (70.177%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.439     6.901    u_div_clk/u_div100_2/rst_IBUF
    SLICE_X111Y133       FDCE                                         f  u_div_clk/u_div100_2/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.049     6.123    u_div_clk/u_div100_2/CLK
    SLICE_X111Y133       FDCE                                         r  u_div_clk/u_div100_2/count_reg[0]/C
                         clock pessimism              0.000     6.123    
                         clock uncertainty            0.035     6.158    
    SLICE_X111Y133       FDCE (Remov_fdce_C_CLR)     -0.208     5.950    u_div_clk/u_div100_2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.950    
                         arrival time                           6.901    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div100_2/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.462ns (29.823%)  route 3.439ns (70.177%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.439     6.901    u_div_clk/u_div100_2/rst_IBUF
    SLICE_X111Y133       FDCE                                         f  u_div_clk/u_div100_2/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.049     6.123    u_div_clk/u_div100_2/CLK
    SLICE_X111Y133       FDCE                                         r  u_div_clk/u_div100_2/count_reg[1]/C
                         clock pessimism              0.000     6.123    
                         clock uncertainty            0.035     6.158    
    SLICE_X111Y133       FDCE (Remov_fdce_C_CLR)     -0.208     5.950    u_div_clk/u_div100_2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.950    
                         arrival time                           6.901    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (arrival time - required time)
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_div_clk/u_div125/clk125_reg/CLR
                            (removal check against rising-edge clock clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_125M rise@0.000ns - clk_125M rise@0.000ns)
  Data Path Delay:        4.901ns  (logic 1.462ns (29.823%)  route 3.439ns (70.177%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        6.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         1.462     3.462 f  rst_IBUF_inst/O
                         net (fo=39, routed)          3.439     6.901    u_div_clk/u_div125/rst_IBUF
    SLICE_X111Y133       FDCE                                         f  u_div_clk/u_div125/clk125_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_125M (IN)
                         net (fo=0)                   0.000     0.000    clk_125M
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_125M_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_125M_IBUF_BUFG_inst/O
                         net (fo=32, routed)          2.049     6.123    u_div_clk/u_div125/CLK
    SLICE_X111Y133       FDCE                                         r  u_div_clk/u_div125/clk125_reg/C
                         clock pessimism              0.000     6.123    
                         clock uncertainty            0.035     6.158    
    SLICE_X111Y133       FDCE (Remov_fdce_C_CLR)     -0.208     5.950    u_div_clk/u_div125/clk125_reg
  -------------------------------------------------------------------
                         required time                         -5.950    
                         arrival time                           6.901    
  -------------------------------------------------------------------
                         slack                                  0.951    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.097ns  (logic 4.380ns (54.093%)  route 3.717ns (45.907%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDCE                         0.000     0.000 r  u_FSM/FSM_sequential_state_reg[1]/C
    SLICE_X110Y135       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          1.891     2.347    u_FSM/Q[1]
    SLICE_X113Y107       LUT2 (Prop_lut2_I1_O)        0.150     2.497 r  u_FSM/FL_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.826     4.323    FL_OBUF[1]
    L15                  OBUF (Prop_obuf_I_O)         3.774     8.097 r  FL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.097    FL[1]
    L15                                                               r  FL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.718ns  (logic 4.155ns (53.833%)  route 3.563ns (46.167%))
  Logic Levels:           3  (FDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDCE                         0.000     0.000 r  u_FSM/FSM_sequential_state_reg[1]/C
    SLICE_X110Y135       FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          1.891     2.347    u_FSM/Q[1]
    SLICE_X113Y107       LUT1 (Prop_lut1_I0_O)        0.124     2.471 r  u_FSM/FL_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.672     4.143    FL_OBUF[2]
    N15                  OBUF (Prop_obuf_I_O)         3.575     7.718 r  FL_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.718    FL[2]
    N15                                                               r  FL[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            HL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.569ns  (logic 4.175ns (55.161%)  route 3.394ns (44.839%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDCE                         0.000     0.000 r  u_FSM/FSM_sequential_state_reg[1]/C
    SLICE_X110Y135       FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.686     1.142    u_FSM/Q[1]
    SLICE_X110Y135       LUT2 (Prop_lut2_I0_O)        0.124     1.266 r  u_FSM/HL_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.708     3.974    HL_OBUF[0]
    L14                  OBUF (Prop_obuf_I_O)         3.595     7.569 r  HL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.569    HL[0]
    L14                                                               r  HL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FL[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.461ns  (logic 4.321ns (57.910%)  route 3.140ns (42.090%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDCE                         0.000     0.000 r  u_FSM/FSM_sequential_state_reg[1]/C
    SLICE_X110Y135       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          1.029     1.485    u_FSM/Q[1]
    SLICE_X113Y131       LUT2 (Prop_lut2_I0_O)        0.150     1.635 r  u_FSM/FL_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.111     3.746    FL_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         3.715     7.461 r  FL_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.461    FL[0]
    G17                                                               r  FL[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            HL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.361ns  (logic 4.080ns (55.429%)  route 3.281ns (44.571%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDCE                         0.000     0.000 r  u_FSM/FSM_sequential_state_reg[1]/C
    SLICE_X110Y135       FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          1.029     1.485    u_FSM/Q[1]
    SLICE_X113Y131       LUT2 (Prop_lut2_I1_O)        0.124     1.609 r  u_FSM/HL_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.252     3.861    HL_OBUF[1]
    G14                  OBUF (Prop_obuf_I_O)         3.500     7.361 r  HL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.361    HL[1]
    G14                                                               r  HL[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            HL[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.858ns  (logic 4.039ns (58.893%)  route 2.819ns (41.107%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDCE                         0.000     0.000 r  u_FSM/FSM_sequential_state_reg[1]/C
    SLICE_X110Y135       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          2.819     3.275    HL_OBUF[2]
    M15                  OBUF (Prop_obuf_I_O)         3.583     6.858 r  HL_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.858    HL[2]
    M15                                                               r  HL[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.002ns  (logic 0.937ns (31.208%)  route 2.065ns (68.792%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDCE                         0.000     0.000 r  u_timer/t_reg[2]/C
    SLICE_X111Y136       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_timer/t_reg[2]/Q
                         net (fo=6, routed)           0.971     1.427    u_timer/t_reg[2]
    SLICE_X111Y135       LUT5 (Prop_lut5_I4_O)        0.154     1.581 r  u_timer/FSM_sequential_state[0]_i_2/O
                         net (fo=7, routed)           0.704     2.284    u_timer/tl
    SLICE_X111Y135       LUT6 (Prop_lut6_I4_O)        0.327     2.611 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.391     3.002    u_timer/t[4]_i_1_n_0
    SLICE_X111Y135       FDCE                                         r  u_timer/t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.970ns  (logic 0.937ns (31.550%)  route 2.033ns (68.450%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDCE                         0.000     0.000 r  u_timer/t_reg[2]/C
    SLICE_X111Y136       FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_timer/t_reg[2]/Q
                         net (fo=6, routed)           0.971     1.427    u_timer/t_reg[2]
    SLICE_X111Y135       LUT5 (Prop_lut5_I4_O)        0.154     1.581 f  u_timer/FSM_sequential_state[0]_i_2/O
                         net (fo=7, routed)           1.062     2.643    u_timer/tl
    SLICE_X111Y136       LUT6 (Prop_lut6_I5_O)        0.327     2.970 r  u_timer/t[0]_i_1/O
                         net (fo=1, routed)           0.000     2.970    u_timer/t[0]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.968ns  (logic 0.937ns (31.571%)  route 2.031ns (68.429%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDCE                         0.000     0.000 r  u_timer/t_reg[2]/C
    SLICE_X111Y136       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  u_timer/t_reg[2]/Q
                         net (fo=6, routed)           0.971     1.427    u_timer/t_reg[2]
    SLICE_X111Y135       LUT5 (Prop_lut5_I4_O)        0.154     1.581 r  u_timer/FSM_sequential_state[0]_i_2/O
                         net (fo=7, routed)           1.060     2.641    u_timer/tl
    SLICE_X110Y136       LUT5 (Prop_lut5_I3_O)        0.327     2.968 r  u_timer/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.968    u_FSM/D[0]
    SLICE_X110Y136       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.968ns  (logic 0.937ns (31.571%)  route 2.031ns (68.429%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDCE                         0.000     0.000 r  u_timer/t_reg[2]/C
    SLICE_X111Y136       FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_timer/t_reg[2]/Q
                         net (fo=6, routed)           0.971     1.427    u_timer/t_reg[2]
    SLICE_X111Y135       LUT5 (Prop_lut5_I4_O)        0.154     1.581 f  u_timer/FSM_sequential_state[0]_i_2/O
                         net (fo=7, routed)           1.060     2.641    u_timer/tl
    SLICE_X111Y136       LUT6 (Prop_lut6_I5_O)        0.327     2.968 r  u_timer/t[3]_i_1/O
                         net (fo=1, routed)           0.000     2.968    u_timer/t[3]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.291%)  route 0.157ns (45.709%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDCE                         0.000     0.000 r  u_FSM/FSM_sequential_state_reg[0]/C
    SLICE_X110Y136       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.157     0.298    u_timer/Q[0]
    SLICE_X111Y136       LUT6 (Prop_lut6_I1_O)        0.045     0.343 r  u_timer/t[1]_i_1/O
                         net (fo=1, routed)           0.000     0.343    u_timer/t[1]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.133%)  route 0.158ns (45.867%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDCE                         0.000     0.000 r  u_FSM/FSM_sequential_state_reg[0]/C
    SLICE_X110Y136       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.158     0.299    u_timer/Q[0]
    SLICE_X111Y136       LUT6 (Prop_lut6_I1_O)        0.045     0.344 r  u_timer/t[2]_i_1/O
                         net (fo=1, routed)           0.000     0.344    u_timer/t[2]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.186ns (49.148%)  route 0.192ns (50.852%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDCE                         0.000     0.000 r  u_timer/t_reg[0]/C
    SLICE_X111Y136       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_timer/t_reg[0]/Q
                         net (fo=8, routed)           0.192     0.333    u_timer/t_reg[0]
    SLICE_X111Y136       LUT6 (Prop_lut6_I0_O)        0.045     0.378 r  u_timer/t[0]_i_1/O
                         net (fo=1, routed)           0.000     0.378    u_timer/t[0]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.388ns  (logic 0.186ns (47.901%)  route 0.202ns (52.099%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDCE                         0.000     0.000 r  u_FSM/FSM_sequential_state_reg[1]/C
    SLICE_X110Y135       FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.202     0.343    u_timer/Q[1]
    SLICE_X111Y136       LUT6 (Prop_lut6_I3_O)        0.045     0.388 r  u_timer/t[3]_i_1/O
                         net (fo=1, routed)           0.000     0.388    u_timer/t[3]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.186ns (43.305%)  route 0.244ns (56.695%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDCE                         0.000     0.000 r  u_FSM/FSM_sequential_state_reg[0]/C
    SLICE_X110Y136       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.244     0.385    u_timer/Q[0]
    SLICE_X110Y136       LUT5 (Prop_lut5_I1_O)        0.045     0.430 r  u_timer/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.430    u_FSM/D[0]
    SLICE_X110Y136       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_FSM/FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.189ns (43.821%)  route 0.242ns (56.179%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y136       FDCE                         0.000     0.000 r  u_FSM/FSM_sequential_state_reg[0]/C
    SLICE_X110Y136       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_FSM/FSM_sequential_state_reg[0]/Q
                         net (fo=12, routed)          0.242     0.383    u_FSM/Q[0]
    SLICE_X110Y135       LUT3 (Prop_lut3_I0_O)        0.048     0.431 r  u_FSM/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.431    u_FSM/state_next__0[1]
    SLICE_X110Y135       FDCE                                         r  u_FSM/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_timer/t_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.231ns (50.237%)  route 0.229ns (49.763%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y136       FDCE                         0.000     0.000 r  u_timer/t_reg[0]/C
    SLICE_X111Y136       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_timer/t_reg[0]/Q
                         net (fo=8, routed)           0.179     0.320    u_timer/t_reg[0]
    SLICE_X111Y135       LUT5 (Prop_lut5_I1_O)        0.045     0.365 r  u_timer/t[4]_i_4/O
                         net (fo=1, routed)           0.050     0.415    u_timer/t0[4]
    SLICE_X111Y135       LUT6 (Prop_lut6_I0_O)        0.045     0.460 r  u_timer/t[4]_i_2/O
                         net (fo=1, routed)           0.000     0.460    u_timer/t[4]_i_2_n_0
    SLICE_X111Y135       FDCE                                         r  u_timer/t_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.186ns (34.222%)  route 0.358ns (65.778%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDCE                         0.000     0.000 r  u_FSM/FSM_sequential_state_reg[1]/C
    SLICE_X110Y135       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.237     0.378    u_timer/Q[1]
    SLICE_X111Y135       LUT6 (Prop_lut6_I2_O)        0.045     0.423 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.121     0.544    u_timer/t[4]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.186ns (34.222%)  route 0.358ns (65.778%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDCE                         0.000     0.000 r  u_FSM/FSM_sequential_state_reg[1]/C
    SLICE_X110Y135       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.237     0.378    u_timer/Q[1]
    SLICE_X111Y135       LUT6 (Prop_lut6_I2_O)        0.045     0.423 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.121     0.544    u_timer/t[4]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_FSM/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_timer/t_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.186ns (34.222%)  route 0.358ns (65.778%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y135       FDCE                         0.000     0.000 r  u_FSM/FSM_sequential_state_reg[1]/C
    SLICE_X110Y135       FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_FSM/FSM_sequential_state_reg[1]/Q
                         net (fo=14, routed)          0.237     0.378    u_timer/Q[1]
    SLICE_X111Y135       LUT6 (Prop_lut6_I2_O)        0.045     0.423 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.121     0.544    u_timer/t[4]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[2]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_125M
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.426ns  (logic 1.666ns (48.638%)  route 1.760ns (51.362%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M20                                               0.000     5.000 r  c (IN)
                         net (fo=0)                   0.000     5.000    c
    M20                  IBUF (Prop_ibuf_I_O)         1.542     6.542 r  c_IBUF_inst/O
                         net (fo=7, routed)           1.369     7.911    u_timer/c_IBUF
    SLICE_X111Y135       LUT6 (Prop_lut6_I3_O)        0.124     8.035 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.391     8.426    u_timer/t[4]_i_1_n_0
    SLICE_X111Y135       FDCE                                         r  u_timer/t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.376ns  (logic 1.666ns (49.349%)  route 1.710ns (50.651%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M20                                               0.000     5.000 r  c (IN)
                         net (fo=0)                   0.000     5.000    c
    M20                  IBUF (Prop_ibuf_I_O)         1.542     6.542 r  c_IBUF_inst/O
                         net (fo=7, routed)           1.369     7.911    u_timer/c_IBUF
    SLICE_X111Y135       LUT6 (Prop_lut6_I3_O)        0.124     8.035 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.342     8.376    u_timer/t[4]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.376ns  (logic 1.666ns (49.349%)  route 1.710ns (50.651%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M20                                               0.000     5.000 r  c (IN)
                         net (fo=0)                   0.000     5.000    c
    M20                  IBUF (Prop_ibuf_I_O)         1.542     6.542 r  c_IBUF_inst/O
                         net (fo=7, routed)           1.369     7.911    u_timer/c_IBUF
    SLICE_X111Y135       LUT6 (Prop_lut6_I3_O)        0.124     8.035 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.342     8.376    u_timer/t[4]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.376ns  (logic 1.666ns (49.349%)  route 1.710ns (50.651%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M20                                               0.000     5.000 r  c (IN)
                         net (fo=0)                   0.000     5.000    c
    M20                  IBUF (Prop_ibuf_I_O)         1.542     6.542 r  c_IBUF_inst/O
                         net (fo=7, routed)           1.369     7.911    u_timer/c_IBUF
    SLICE_X111Y135       LUT6 (Prop_lut6_I3_O)        0.124     8.035 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.342     8.376    u_timer/t[4]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.376ns  (logic 1.666ns (49.349%)  route 1.710ns (50.651%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M20                                               0.000     5.000 r  c (IN)
                         net (fo=0)                   0.000     5.000    c
    M20                  IBUF (Prop_ibuf_I_O)         1.542     6.542 r  c_IBUF_inst/O
                         net (fo=7, routed)           1.369     7.911    u_timer/c_IBUF
    SLICE_X111Y135       LUT6 (Prop_lut6_I3_O)        0.124     8.035 r  u_timer/t[4]_i_1/O
                         net (fo=5, routed)           0.342     8.376    u_timer/t[4]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.140ns  (logic 1.666ns (53.065%)  route 1.474ns (46.935%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M20                                               0.000     5.000 r  c (IN)
                         net (fo=0)                   0.000     5.000    c
    M20                  IBUF (Prop_ibuf_I_O)         1.542     6.542 r  c_IBUF_inst/O
                         net (fo=7, routed)           1.474     8.016    u_timer/c_IBUF
    SLICE_X111Y136       LUT6 (Prop_lut6_I4_O)        0.124     8.140 r  u_timer/t[0]_i_1/O
                         net (fo=1, routed)           0.000     8.140    u_timer/t[0]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.970ns  (logic 1.666ns (56.102%)  route 1.304ns (43.898%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M20                                               0.000     5.000 r  c (IN)
                         net (fo=0)                   0.000     5.000    c
    M20                  IBUF (Prop_ibuf_I_O)         1.542     6.542 r  c_IBUF_inst/O
                         net (fo=7, routed)           1.304     7.846    u_timer/c_IBUF
    SLICE_X111Y136       LUT6 (Prop_lut6_I4_O)        0.124     7.970 r  u_timer/t[3]_i_1/O
                         net (fo=1, routed)           0.000     7.970    u_timer/t[3]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.861ns  (logic 1.666ns (58.240%)  route 1.195ns (41.760%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M20                                               0.000     5.000 r  c (IN)
                         net (fo=0)                   0.000     5.000    c
    M20                  IBUF (Prop_ibuf_I_O)         1.542     6.542 r  c_IBUF_inst/O
                         net (fo=7, routed)           1.195     7.737    u_timer/c_IBUF
    SLICE_X111Y136       LUT6 (Prop_lut6_I4_O)        0.124     7.861 r  u_timer/t[1]_i_1/O
                         net (fo=1, routed)           0.000     7.861    u_timer/t[1]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.858ns  (logic 1.666ns (58.301%)  route 1.192ns (41.699%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            5.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M20                                               0.000     5.000 r  c (IN)
                         net (fo=0)                   0.000     5.000    c
    M20                  IBUF (Prop_ibuf_I_O)         1.542     6.542 r  c_IBUF_inst/O
                         net (fo=7, routed)           1.192     7.734    u_timer/c_IBUF
    SLICE_X111Y136       LUT6 (Prop_lut6_I4_O)        0.124     7.858 r  u_timer/t[2]_i_1/O
                         net (fo=1, routed)           0.000     7.858    u_timer/t[2]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_FSM/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.816ns  (logic 1.666ns (59.178%)  route 1.149ns (40.822%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            5.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.000     5.000    
    M20                                               0.000     5.000 r  c (IN)
                         net (fo=0)                   0.000     5.000    c
    M20                  IBUF (Prop_ibuf_I_O)         1.542     6.542 r  c_IBUF_inst/O
                         net (fo=7, routed)           1.149     7.692    u_timer/c_IBUF
    SLICE_X110Y136       LUT5 (Prop_lut5_I4_O)        0.124     7.816 r  u_timer/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.816    u_FSM/D[0]
    SLICE_X110Y136       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.300ns (45.322%)  route 0.362ns (54.678%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.300     2.300 f  rst_IBUF_inst/O
                         net (fo=39, routed)          0.362     2.662    u_timer/AR[0]
    SLICE_X111Y136       FDCE                                         f  u_timer/t_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.300ns (45.322%)  route 0.362ns (54.678%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.300     2.300 f  rst_IBUF_inst/O
                         net (fo=39, routed)          0.362     2.662    u_timer/AR[0]
    SLICE_X111Y136       FDCE                                         f  u_timer/t_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.300ns (45.322%)  route 0.362ns (54.678%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.300     2.300 f  rst_IBUF_inst/O
                         net (fo=39, routed)          0.362     2.662    u_timer/AR[0]
    SLICE_X111Y136       FDCE                                         f  u_timer/t_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.662ns  (logic 0.300ns (45.322%)  route 0.362ns (54.678%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.300     2.300 f  rst_IBUF_inst/O
                         net (fo=39, routed)          0.362     2.662    u_timer/AR[0]
    SLICE_X111Y136       FDCE                                         f  u_timer/t_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_FSM/FSM_sequential_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.300ns (45.026%)  route 0.366ns (54.974%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.300     2.300 f  rst_IBUF_inst/O
                         net (fo=39, routed)          0.366     2.666    u_FSM/rst_IBUF
    SLICE_X110Y136       FDCE                                         f  u_FSM/FSM_sequential_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.300ns (40.889%)  route 0.434ns (59.111%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.300     2.300 f  rst_IBUF_inst/O
                         net (fo=39, routed)          0.434     2.734    u_timer/AR[0]
    SLICE_X111Y135       FDCE                                         f  u_timer/t_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_FSM/FSM_sequential_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.738ns  (logic 0.300ns (40.648%)  route 0.438ns (59.352%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M19                                               0.000     2.000 f  rst (IN)
                         net (fo=0)                   0.000     2.000    rst
    M19                  IBUF (Prop_ibuf_I_O)         0.300     2.300 f  rst_IBUF_inst/O
                         net (fo=39, routed)          0.438     2.738    u_FSM/rst_IBUF
    SLICE_X110Y135       FDCE                                         f  u_FSM/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.788ns  (logic 0.354ns (44.976%)  route 0.434ns (55.024%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M20                                               0.000     2.000 r  c (IN)
                         net (fo=0)                   0.000     2.000    c
    M20                  IBUF (Prop_ibuf_I_O)         0.309     2.309 r  c_IBUF_inst/O
                         net (fo=7, routed)           0.434     2.743    u_timer/c_IBUF
    SLICE_X111Y135       LUT6 (Prop_lut6_I4_O)        0.045     2.788 r  u_timer/t[4]_i_2/O
                         net (fo=1, routed)           0.000     2.788    u_timer/t[4]_i_2_n_0
    SLICE_X111Y135       FDCE                                         r  u_timer/t_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_FSM/FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.822ns  (logic 0.354ns (43.131%)  route 0.467ns (56.869%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M20                                               0.000     2.000 r  c (IN)
                         net (fo=0)                   0.000     2.000    c
    M20                  IBUF (Prop_ibuf_I_O)         0.309     2.309 r  c_IBUF_inst/O
                         net (fo=7, routed)           0.467     2.777    u_timer/c_IBUF
    SLICE_X110Y136       LUT5 (Prop_lut5_I4_O)        0.045     2.822 r  u_timer/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.822    u_FSM/D[0]
    SLICE_X110Y136       FDCE                                         r  u_FSM/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c
                            (input port clocked by clk_125M  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_timer/t_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.855ns  (logic 0.354ns (41.447%)  route 0.501ns (58.553%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Input Delay:            2.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125M rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    M20                                               0.000     2.000 r  c (IN)
                         net (fo=0)                   0.000     2.000    c
    M20                  IBUF (Prop_ibuf_I_O)         0.309     2.309 r  c_IBUF_inst/O
                         net (fo=7, routed)           0.501     2.810    u_timer/c_IBUF
    SLICE_X111Y136       LUT6 (Prop_lut6_I4_O)        0.045     2.855 r  u_timer/t[2]_i_1/O
                         net (fo=1, routed)           0.000     2.855    u_timer/t[2]_i_1_n_0
    SLICE_X111Y136       FDCE                                         r  u_timer/t_reg[2]/D
  -------------------------------------------------------------------    -------------------





