Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 10 16:24:52 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_Fnd_Contriller/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.451        0.000                      0                   20        0.354        0.000                      0                   20        4.500        0.000                       0                    21  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.451        0.000                      0                   20        0.354        0.000                      0                   20        4.500        0.000                       0                    21  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.451ns  (required time - arrival time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.545ns  (logic 0.704ns (19.859%)  route 2.841ns (80.141%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.872     6.487    U_Fnd_Contriller/U_Clk_Divider/r_counter[14]
    SLICE_X63Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.611 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_3/O
                         net (fo=19, routed)          1.969     8.580    U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_3_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.704 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     8.704    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[16]
    SLICE_X63Y43         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.519    14.860    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[16]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X63Y43         FDRE (Setup_fdre_C_D)        0.031    15.155    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -8.704    
  -------------------------------------------------------------------
                         slack                                  6.451    

Slack (MET) :             6.568ns  (required time - arrival time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.428ns  (logic 2.037ns (59.427%)  route 1.391ns (40.573%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.419     5.578 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.278    U_Fnd_Contriller/U_Clk_Divider/r_counter[0]
    SLICE_X62Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.033 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.033    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.147    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.261    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.375    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__2_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.597 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__3/O[0]
                         net (fo=1, routed)           0.691     8.288    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__3_n_7
    SLICE_X63Y44         LUT6 (Prop_lut6_I5_O)        0.299     8.587 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     8.587    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[17]
    SLICE_X63Y44         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.519    14.860    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[17]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X63Y44         FDRE (Setup_fdre_C_D)        0.031    15.155    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -8.587    
  -------------------------------------------------------------------
                         slack                                  6.568    

Slack (MET) :             6.616ns  (required time - arrival time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 1.793ns (53.457%)  route 1.561ns (46.543%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.419     5.578 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.278    U_Fnd_Contriller/U_Clk_Divider/r_counter[0]
    SLICE_X62Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.033 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.033    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.346 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__0/O[3]
                         net (fo=1, routed)           0.861     8.207    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__0_n_4
    SLICE_X63Y41         LUT6 (Prop_lut6_I5_O)        0.306     8.513 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     8.513    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[8]
    SLICE_X63Y41         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.518    14.859    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[8]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y41         FDRE (Setup_fdre_C_D)        0.031    15.129    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.513    
  -------------------------------------------------------------------
                         slack                                  6.616    

Slack (MET) :             6.619ns  (required time - arrival time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.377ns  (logic 0.704ns (20.847%)  route 2.673ns (79.153%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.872     6.487    U_Fnd_Contriller/U_Clk_Divider/r_counter[14]
    SLICE_X63Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.611 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_3/O
                         net (fo=19, routed)          1.801     8.412    U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_3_n_0
    SLICE_X63Y43         LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     8.536    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[14]
    SLICE_X63Y43         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.519    14.860    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[14]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X63Y43         FDRE (Setup_fdre_C_D)        0.031    15.155    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -8.536    
  -------------------------------------------------------------------
                         slack                                  6.619    

Slack (MET) :             6.626ns  (required time - arrival time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.326ns  (logic 1.809ns (54.385%)  route 1.517ns (45.615%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.419     5.578 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.278    U_Fnd_Contriller/U_Clk_Divider/r_counter[0]
    SLICE_X62Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.033 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.033    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.147    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.369 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__1/O[0]
                         net (fo=1, routed)           0.817     8.187    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__1_n_7
    SLICE_X61Y42         LUT6 (Prop_lut6_I5_O)        0.299     8.486 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     8.486    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[9]
    SLICE_X61Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.517    14.858    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X61Y42         FDRE (Setup_fdre_C_D)        0.029    15.112    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -8.486    
  -------------------------------------------------------------------
                         slack                                  6.626    

Slack (MET) :             6.634ns  (required time - arrival time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.361ns  (logic 2.153ns (64.054%)  route 1.208ns (35.946%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.419     5.578 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.278    U_Fnd_Contriller/U_Clk_Divider/r_counter[0]
    SLICE_X62Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.033 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.033    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.147    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.261    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.375 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.375    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__2_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.709 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__3/O[1]
                         net (fo=1, routed)           0.508     8.217    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__3_n_6
    SLICE_X63Y44         LUT6 (Prop_lut6_I5_O)        0.303     8.520 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     8.520    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[18]
    SLICE_X63Y44         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.519    14.860    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[18]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X63Y44         FDRE (Setup_fdre_C_D)        0.031    15.155    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                  6.634    

Slack (MET) :             6.712ns  (required time - arrival time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.282ns  (logic 1.943ns (59.207%)  route 1.339ns (40.793%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.419     5.578 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.278    U_Fnd_Contriller/U_Clk_Divider/r_counter[0]
    SLICE_X62Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.033 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.033    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.147    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.261    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.500 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__2/O[2]
                         net (fo=1, routed)           0.639     8.139    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__2_n_5
    SLICE_X63Y44         LUT6 (Prop_lut6_I5_O)        0.302     8.441 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     8.441    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[15]
    SLICE_X63Y44         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.519    14.860    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[15]/C
                         clock pessimism              0.299    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X63Y44         FDRE (Setup_fdre_C_D)        0.029    15.153    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -8.441    
  -------------------------------------------------------------------
                         slack                                  6.712    

Slack (MET) :             6.720ns  (required time - arrival time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 1.923ns (59.192%)  route 1.326ns (40.808%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.419     5.578 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.278    U_Fnd_Contriller/U_Clk_Divider/r_counter[0]
    SLICE_X62Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.033 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.033    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.147 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.147    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__0_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.261 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.261    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__1_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.483 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__2/O[0]
                         net (fo=1, routed)           0.626     8.109    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__2_n_7
    SLICE_X63Y43         LUT6 (Prop_lut6_I5_O)        0.299     8.408 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[13]_i_1/O
                         net (fo=1, routed)           0.000     8.408    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[13]
    SLICE_X63Y43         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.519    14.860    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[13]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X63Y43         FDRE (Setup_fdre_C_D)        0.029    15.128    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  6.720    

Slack (MET) :             6.752ns  (required time - arrival time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.704ns (21.878%)  route 2.514ns (78.122%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.456     5.615 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[14]/Q
                         net (fo=2, routed)           0.872     6.487    U_Fnd_Contriller/U_Clk_Divider/r_counter[14]
    SLICE_X63Y43         LUT4 (Prop_lut4_I1_O)        0.124     6.611 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_3/O
                         net (fo=19, routed)          1.642     8.253    U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_3_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I1_O)        0.124     8.377 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     8.377    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[12]
    SLICE_X63Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.518    14.859    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[12]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y42         FDRE (Setup_fdre_C_D)        0.031    15.129    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.377    
  -------------------------------------------------------------------
                         slack                                  6.752    

Slack (MET) :             6.887ns  (required time - arrival time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 1.695ns (55.019%)  route 1.386ns (44.981%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.638     5.159    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y44         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y44         FDRE (Prop_fdre_C_Q)         0.419     5.578 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.700     6.278    U_Fnd_Contriller/U_Clk_Divider/r_counter[0]
    SLICE_X62Y40         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.033 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.033    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.255 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.686     7.941    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__0_n_7
    SLICE_X63Y41         LUT6 (Prop_lut6_I5_O)        0.299     8.240 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     8.240    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[5]
    SLICE_X63Y41         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          1.518    14.859    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[5]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X63Y41         FDRE (Setup_fdre_C_D)        0.029    15.127    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -8.240    
  -------------------------------------------------------------------
                         slack                                  6.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.231ns (47.753%)  route 0.253ns (52.247%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.123     1.740    U_Fnd_Contriller/U_Clk_Divider/r_counter[9]
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.045     1.785 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=19, routed)          0.130     1.915    U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I3_O)        0.045     1.960 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     1.960    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[10]
    SLICE_X63Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     1.992    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[10]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.092     1.606    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.231ns (46.798%)  route 0.263ns (53.202%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.123     1.740    U_Fnd_Contriller/U_Clk_Divider/r_counter[7]
    SLICE_X63Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.785 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_6/O
                         net (fo=19, routed)          0.140     1.925    U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_6_n_0
    SLICE_X63Y41         LUT6 (Prop_lut6_I4_O)        0.045     1.970 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.970    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[8]
    SLICE_X63Y41         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     1.992    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[8]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X63Y41         FDRE (Hold_fdre_C_D)         0.092     1.606    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.231ns (43.044%)  route 0.306ns (56.956%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.477    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[11]/Q
                         net (fo=2, routed)           0.148     1.766    U_Fnd_Contriller/U_Clk_Divider/r_counter[11]
    SLICE_X63Y42         LUT4 (Prop_lut4_I3_O)        0.045     1.811 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=19, routed)          0.157     1.969    U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X61Y42         LUT6 (Prop_lut6_I3_O)        0.045     2.014 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     2.014    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[9]
    SLICE_X61Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     1.990    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/C
                         clock pessimism             -0.478     1.512    
    SLICE_X61Y42         FDRE (Hold_fdre_C_D)         0.091     1.603    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.231ns (40.905%)  route 0.334ns (59.095%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y41         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[7]/Q
                         net (fo=2, routed)           0.123     1.740    U_Fnd_Contriller/U_Clk_Divider/r_counter[7]
    SLICE_X63Y41         LUT4 (Prop_lut4_I3_O)        0.045     1.785 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_6/O
                         net (fo=19, routed)          0.211     1.996    U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_6_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I4_O)        0.045     2.041 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     2.041    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[4]
    SLICE_X63Y40         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     1.992    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[4]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.092     1.606    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.231ns (42.137%)  route 0.317ns (57.863%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.595     1.478    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 f  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[13]/Q
                         net (fo=2, routed)           0.145     1.764    U_Fnd_Contriller/U_Clk_Divider/r_counter[13]
    SLICE_X63Y43         LUT4 (Prop_lut4_I0_O)        0.045     1.809 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_3/O
                         net (fo=19, routed)          0.172     1.981    U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_3_n_0
    SLICE_X63Y42         LUT6 (Prop_lut6_I1_O)        0.045     2.026 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.026    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[11]
    SLICE_X63Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     1.992    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[11]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.091     1.584    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.026    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.453ns  (arrival time - required time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.359ns (65.826%)  route 0.186ns (34.174%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.594     1.477    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y42         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[12]/Q
                         net (fo=2, routed)           0.070     1.689    U_Fnd_Contriller/U_Clk_Divider/r_counter[12]
    SLICE_X62Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.797 r  U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__1/O[3]
                         net (fo=1, routed)           0.116     1.913    U_Fnd_Contriller/U_Clk_Divider/r_counter0_carry__1_n_4
    SLICE_X63Y42         LUT6 (Prop_lut6_I5_O)        0.110     2.023 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[12]_i_1/O
                         net (fo=1, routed)           0.000     2.023    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[12]
    SLICE_X63Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     1.992    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[12]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X63Y42         FDRE (Hold_fdre_C_D)         0.092     1.569    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.231ns (40.234%)  route 0.343ns (59.766%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.123     1.740    U_Fnd_Contriller/U_Clk_Divider/r_counter[9]
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.045     1.785 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=19, routed)          0.220     2.005    U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X61Y41         LUT6 (Prop_lut6_I3_O)        0.045     2.050 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     2.050    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[7]
    SLICE_X61Y41         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     1.990    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y41         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[7]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X61Y41         FDRE (Hold_fdre_C_D)         0.091     1.583    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.231ns (38.289%)  route 0.372ns (61.711%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.123     1.740    U_Fnd_Contriller/U_Clk_Divider/r_counter[9]
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.045     1.785 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=19, routed)          0.249     2.034    U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.045     2.079 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.079    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[3]
    SLICE_X63Y40         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     1.992    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[3]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.092     1.606    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.079    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.231ns (38.226%)  route 0.373ns (61.774%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.123     1.740    U_Fnd_Contriller/U_Clk_Divider/r_counter[9]
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.045     1.785 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=19, routed)          0.250     2.035    U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I3_O)        0.045     2.080 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.080    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[2]
    SLICE_X63Y40         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.865     1.992    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X63Y40         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[2]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X63Y40         FDRE (Hold_fdre_C_D)         0.091     1.605    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.231ns (39.288%)  route 0.357ns (60.712%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.593     1.476    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y42         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.123     1.740    U_Fnd_Contriller/U_Clk_Divider/r_counter[9]
    SLICE_X63Y42         LUT4 (Prop_lut4_I1_O)        0.045     1.785 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_5/O
                         net (fo=19, routed)          0.234     2.019    U_Fnd_Contriller/U_Clk_Divider/r_counter[18]_i_5_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I3_O)        0.045     2.064 r  U_Fnd_Contriller/U_Clk_Divider/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.064    U_Fnd_Contriller/U_Clk_Divider/r_counter_0[1]
    SLICE_X61Y40         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=20, routed)          0.863     1.990    U_Fnd_Contriller/U_Clk_Divider/clk_IBUF_BUFG
    SLICE_X61Y40         FDRE                                         r  U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[1]/C
                         clock pessimism             -0.498     1.492    
    SLICE_X61Y40         FDRE (Hold_fdre_C_D)         0.092     1.584    U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.480    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y40   U_Fnd_Contriller/U_Clk_Divider/r_clk_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y44   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y42   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y42   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y42   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y43   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y43   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y44   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y43   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   U_Fnd_Contriller/U_Clk_Divider/r_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y40   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y41   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y41   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y41   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y41   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y42   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y43   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y44   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y42   U_Fnd_Contriller/U_Clk_Divider/r_counter_reg[11]/C



