#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 26 19:39:47 2022
# Process ID: 2904
# Current directory: F:/Vivado designs/JK_FlipFlop_Sampad
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15380 F:\Vivado designs\JK_FlipFlop_Sampad\JK_FlipFlop_Sampad.xpr
# Log file: F:/Vivado designs/JK_FlipFlop_Sampad/vivado.log
# Journal file: F:/Vivado designs/JK_FlipFlop_Sampad\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Vivado designs/JK_FlipFlop_Sampad/JK_FlipFlop_Sampad.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Wed Oct 26 19:40:43 2022] Launched synth_1...
Run output will be captured here: F:/Vivado designs/JK_FlipFlop_Sampad/JK_FlipFlop_Sampad.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1307.055 ; gain = 402.203
report_power -name {power_1}
Command: report_power -name power_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1815.551 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Vivado designs/JK_FlipFlop_Sampad/JK_FlipFlop_Sampad.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'jk_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Vivado designs/JK_FlipFlop_Sampad/JK_FlipFlop_Sampad.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj jk_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/JK_FlipFlop_Sampad/JK_FlipFlop_Sampad.srcs/sources_1/new/jk_flipflop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jk_flipflop
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado designs/JK_FlipFlop_Sampad/JK_FlipFlop_Sampad.srcs/sim_1/new/jk_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jk_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Vivado designs/JK_FlipFlop_Sampad/JK_FlipFlop_Sampad.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3916d4b65c004637b9446dee9e822a7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot jk_tb_behav xil_defaultlib.jk_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.jk_flipflop
Compiling module xil_defaultlib.jk_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot jk_tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source F:/Vivado -notrace
couldn't read file "F:/Vivado": permission denied
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 26 19:48:36 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Vivado designs/JK_FlipFlop_Sampad/JK_FlipFlop_Sampad.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "jk_tb_behav -key {Behavioral:sim_1:Functional:jk_tb} -tclbatch {jk_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source jk_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'jk_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1815.551 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 26 19:50:27 2022...
