Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec 31 16:20:00 2022
| Host         : LAPTOP-UHL51CUR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sccomp_control_sets_placed.rpt
| Design       : sccomp
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      6 |            1 |
|      8 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              64 |           18 |
| No           | No                    | Yes                    |             111 |           31 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              14 |            5 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+--------------------+------------------+------------------+----------------+
|     Clock Signal    |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+--------------------+------------------+------------------+----------------+
|  Clk_CPU            |                    | u_seg7x16/rstn   |                1 |              1 |
|  u_seg7x16/seg7_clk |                    | u_seg7x16/rstn   |                2 |              3 |
|  Clk_CPU            | sw_i_IBUF_BUFG[1]  | u_seg7x16/rstn   |                2 |              6 |
|  clk_IBUF_BUFG      | u_seg7x16/o_seg_r0 | u_seg7x16/rstn   |                3 |              8 |
|  sw_i_IBUF_BUFG[1]  |                    |                  |               18 |             64 |
|  clk_IBUF_BUFG      |                    | u_seg7x16/rstn   |               28 |            107 |
+---------------------+--------------------+------------------+------------------+----------------+


