[14:30:26.444] <TB2>     INFO: *** Welcome to pxar ***
[14:30:26.444] <TB2>     INFO: *** Today: 2016/05/20
[14:30:26.451] <TB2>     INFO: *** Version: b2a7-dirty
[14:30:26.451] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C15.dat
[14:30:26.452] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:30:26.452] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//defaultMaskFile.dat
[14:30:26.452] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters_C15.dat
[14:30:26.530] <TB2>     INFO:         clk: 4
[14:30:26.530] <TB2>     INFO:         ctr: 4
[14:30:26.530] <TB2>     INFO:         sda: 19
[14:30:26.530] <TB2>     INFO:         tin: 9
[14:30:26.530] <TB2>     INFO:         level: 15
[14:30:26.530] <TB2>     INFO:         triggerdelay: 0
[14:30:26.530] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[14:30:26.530] <TB2>     INFO: Log level: DEBUG
[14:30:26.541] <TB2>     INFO: Found DTB DTB_WWXLHF
[14:30:26.548] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[14:30:26.551] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[14:30:26.553] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[14:30:28.115] <TB2>     INFO: DUT info: 
[14:30:28.115] <TB2>     INFO: The DUT currently contains the following objects:
[14:30:28.115] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:30:28.115] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[14:30:28.115] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[14:30:28.115] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:30:28.115] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:28.115] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:28.115] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:28.115] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:28.115] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:28.115] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:28.116] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:28.116] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:28.116] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:28.116] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:28.116] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:28.116] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:28.116] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:28.116] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:28.116] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:28.116] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:30:28.116] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:30:28.116] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:30:28.116] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:30:28.116] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:30:28.116] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:30:28.116] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:30:28.117] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:30:28.118] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:30:28.119] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:30:28.120] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:30:28.124] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31150080
[14:30:28.125] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x107ff90
[14:30:28.125] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xff4770
[14:30:28.125] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fdb99d94010
[14:30:28.125] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fdb9ffff510
[14:30:28.125] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31215616 fPxarMemory = 0x7fdb99d94010
[14:30:28.126] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 374.6mA
[14:30:28.127] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 467.9mA
[14:30:28.127] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.0 C
[14:30:28.127] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:30:28.527] <TB2>     INFO: enter 'restricted' command line mode
[14:30:28.527] <TB2>     INFO: enter test to run
[14:30:28.527] <TB2>     INFO:   test: FPIXTest no parameter change
[14:30:28.527] <TB2>     INFO:   running: fpixtest
[14:30:28.528] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:30:28.531] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:30:28.532] <TB2>     INFO: ######################################################################
[14:30:28.532] <TB2>     INFO: PixTestFPIXTest::doTest()
[14:30:28.532] <TB2>     INFO: ######################################################################
[14:30:28.535] <TB2>     INFO: ######################################################################
[14:30:28.535] <TB2>     INFO: PixTestPretest::doTest()
[14:30:28.535] <TB2>     INFO: ######################################################################
[14:30:28.538] <TB2>     INFO:    ----------------------------------------------------------------------
[14:30:28.538] <TB2>     INFO:    PixTestPretest::programROC() 
[14:30:28.538] <TB2>     INFO:    ----------------------------------------------------------------------
[14:30:46.554] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:30:46.554] <TB2>     INFO: IA differences per ROC:  19.3 18.5 19.3 17.7 16.9 16.9 19.3 17.7 18.5 17.7 19.3 17.7 17.7 20.9 18.5 19.3
[14:30:46.624] <TB2>     INFO:    ----------------------------------------------------------------------
[14:30:46.624] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:30:46.624] <TB2>     INFO:    ----------------------------------------------------------------------
[14:30:46.726] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.7812 mA
[14:30:46.827] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 24.8188 mA
[14:30:46.928] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  74 Ia 23.2188 mA
[14:30:47.029] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  79 Ia 24.8188 mA
[14:30:47.130] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  75 Ia 24.0187 mA
[14:30:47.231] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 24.0187 mA
[14:30:47.332] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 24.0187 mA
[14:30:47.434] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.4188 mA
[14:30:47.534] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  88 Ia 24.0187 mA
[14:30:47.636] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 21.6187 mA
[14:30:47.737] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  92 Ia 24.8188 mA
[14:30:47.838] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  88 Ia 24.0187 mA
[14:30:47.939] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.4188 mA
[14:30:48.040] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  88 Ia 24.0187 mA
[14:30:48.141] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 24.0187 mA
[14:30:48.242] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.4188 mA
[14:30:48.343] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  88 Ia 24.0187 mA
[14:30:48.445] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.4188 mA
[14:30:48.546] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  88 Ia 24.8188 mA
[14:30:48.647] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  84 Ia 24.8188 mA
[14:30:48.747] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  80 Ia 23.2188 mA
[14:30:48.848] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  85 Ia 24.8188 mA
[14:30:48.948] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  81 Ia 24.0187 mA
[14:30:49.050] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.4188 mA
[14:30:49.150] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  88 Ia 24.8188 mA
[14:30:49.251] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  84 Ia 24.0187 mA
[14:30:49.352] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 24.0187 mA
[14:30:49.454] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.4188 mA
[14:30:49.554] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  88 Ia 24.8188 mA
[14:30:49.656] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  84 Ia 24.0187 mA
[14:30:49.757] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.4188 mA
[14:30:49.857] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  88 Ia 24.0187 mA
[14:30:49.959] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 25.6188 mA
[14:30:50.059] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  69 Ia 23.2188 mA
[14:30:50.160] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  74 Ia 24.0187 mA
[14:30:50.261] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.2188 mA
[14:30:50.362] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  83 Ia 24.8188 mA
[14:30:50.462] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  79 Ia 23.2188 mA
[14:30:50.563] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  84 Ia 24.8188 mA
[14:30:50.664] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  80 Ia 24.0187 mA
[14:30:50.766] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.0187 mA
[14:30:50.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  75
[14:30:50.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  78
[14:30:50.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  78
[14:30:50.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  88
[14:30:50.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  88
[14:30:50.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  88
[14:30:50.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  78
[14:30:50.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  88
[14:30:50.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  81
[14:30:50.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  84
[14:30:50.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  78
[14:30:50.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  84
[14:30:50.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  88
[14:30:50.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  74
[14:30:50.793] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  80
[14:30:50.794] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[14:30:52.622] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[14:30:52.622] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  19.3  20.1  20.1  20.1  20.1  20.1  20.1  19.3  20.1  20.1  20.1  20.9  20.1  20.1  20.1
[14:30:52.657] <TB2>     INFO:    ----------------------------------------------------------------------
[14:30:52.657] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[14:30:52.657] <TB2>     INFO:    ----------------------------------------------------------------------
[14:30:52.793] <TB2>     INFO: Expecting 231680 events.
[14:31:00.903] <TB2>     INFO: 231680 events read in total (7392ms).
[14:31:01.056] <TB2>     INFO: Test took 8397ms.
[14:31:01.258] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 81 and Delta(CalDel) = 61
[14:31:01.261] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 96 and Delta(CalDel) = 66
[14:31:01.265] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 91 and Delta(CalDel) = 62
[14:31:01.269] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 91 and Delta(CalDel) = 63
[14:31:01.272] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 71 and Delta(CalDel) = 61
[14:31:01.276] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 86 and Delta(CalDel) = 63
[14:31:01.283] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 59
[14:31:01.287] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 97 and Delta(CalDel) = 61
[14:31:01.290] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 83 and Delta(CalDel) = 64
[14:31:01.296] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 84 and Delta(CalDel) = 65
[14:31:01.300] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 102 and Delta(CalDel) = 64
[14:31:01.303] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 93 and Delta(CalDel) = 65
[14:31:01.307] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 94 and Delta(CalDel) = 64
[14:31:01.310] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 90 and Delta(CalDel) = 64
[14:31:01.316] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 100 and Delta(CalDel) = 64
[14:31:01.319] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 102 and Delta(CalDel) = 62
[14:31:01.362] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:31:01.400] <TB2>     INFO:    ----------------------------------------------------------------------
[14:31:01.400] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:31:01.400] <TB2>     INFO:    ----------------------------------------------------------------------
[14:31:01.536] <TB2>     INFO: Expecting 231680 events.
[14:31:09.659] <TB2>     INFO: 231680 events read in total (7408ms).
[14:31:09.664] <TB2>     INFO: Test took 8260ms.
[14:31:09.687] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 30
[14:31:09.003] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 173 +/- 33
[14:31:10.007] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 31.5
[14:31:10.011] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[14:31:10.015] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31
[14:31:10.018] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[14:31:10.021] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 134 +/- 28.5
[14:31:10.025] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[14:31:10.029] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 161 +/- 31.5
[14:31:10.033] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 149 +/- 32
[14:31:10.036] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 31.5
[14:31:10.040] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 154 +/- 32.5
[14:31:10.045] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 162 +/- 32.5
[14:31:10.048] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 32.5
[14:31:10.052] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 31.5
[14:31:10.055] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 31.5
[14:31:10.091] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:31:10.091] <TB2>     INFO: CalDel:      148   173   149   147   143   143   134   136   161   149   154   154   162   157   140   128
[14:31:10.091] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:31:10.096] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C0.dat
[14:31:10.096] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C1.dat
[14:31:10.096] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C2.dat
[14:31:10.097] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C3.dat
[14:31:10.097] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C4.dat
[14:31:10.097] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C5.dat
[14:31:10.097] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C6.dat
[14:31:10.097] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C7.dat
[14:31:10.097] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C8.dat
[14:31:10.097] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C9.dat
[14:31:10.097] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C10.dat
[14:31:10.098] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C11.dat
[14:31:10.098] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C12.dat
[14:31:10.098] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C13.dat
[14:31:10.098] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C14.dat
[14:31:10.098] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters_C15.dat
[14:31:10.098] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:31:10.098] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:31:10.098] <TB2>     INFO: PixTestPretest::doTest() done, duration: 41 seconds
[14:31:10.098] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:31:10.185] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[14:31:10.185] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[14:31:10.185] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[14:31:10.185] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[14:31:10.188] <TB2>     INFO: ######################################################################
[14:31:10.188] <TB2>     INFO: PixTestTiming::doTest()
[14:31:10.188] <TB2>     INFO: ######################################################################
[14:31:10.189] <TB2>     INFO:    ----------------------------------------------------------------------
[14:31:10.189] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[14:31:10.189] <TB2>     INFO:    ----------------------------------------------------------------------
[14:31:10.189] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:31:12.087] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:31:14.362] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:31:16.639] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:31:18.912] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:31:21.187] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:31:23.463] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:31:25.736] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:31:28.009] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:31:30.282] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:31:32.555] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:31:34.829] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:31:37.105] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:31:39.378] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:31:41.651] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:31:43.924] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:31:46.197] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:31:50.724] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:31:52.244] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:31:53.765] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:31:55.284] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:31:56.803] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:31:58.323] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:31:59.842] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:32:01.362] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:32:03.822] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:32:05.342] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:32:06.862] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:32:08.382] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:32:09.902] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:32:11.421] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:32:12.942] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:32:14.463] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:32:15.987] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:32:17.510] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:32:19.041] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:32:20.561] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:32:22.081] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:32:23.601] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:32:25.121] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:32:26.641] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:32:28.915] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:32:31.194] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:32:33.467] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:32:35.743] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:32:38.017] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:32:40.290] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:32:42.563] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:32:44.836] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:32:47.110] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:32:49.383] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:32:51.655] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:32:53.928] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:32:56.202] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:32:58.475] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:33:00.749] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:33:03.022] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:33:05.295] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:33:07.570] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:33:09.843] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:33:12.118] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:33:14.391] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:33:16.664] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:33:18.936] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:33:21.211] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[14:33:23.484] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[14:33:25.759] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[14:33:28.032] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[14:33:30.305] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[14:33:32.579] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[14:33:34.853] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[14:33:37.126] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[14:33:39.399] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[14:33:40.918] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[14:33:42.437] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[14:33:43.956] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[14:33:45.475] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[14:33:46.995] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[14:33:48.514] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[14:33:50.034] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[14:33:51.553] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[14:33:53.073] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[14:33:54.593] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[14:33:56.114] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[14:33:57.634] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[14:33:59.154] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[14:34:00.673] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[14:34:02.195] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[14:34:03.715] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[14:34:05.237] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[14:34:06.762] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[14:34:08.286] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[14:34:09.809] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[14:34:11.332] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[14:34:12.856] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[14:34:14.379] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[14:34:15.903] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[14:34:17.423] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[14:34:18.945] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[14:34:20.467] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[14:34:21.987] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[14:34:23.507] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[14:34:25.028] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[14:34:26.549] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[14:34:28.069] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[14:34:30.342] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[14:34:32.616] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[14:34:34.889] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[14:34:37.163] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[14:34:39.436] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[14:34:41.710] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[14:34:43.985] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[14:34:46.258] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[14:34:48.531] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[14:34:50.804] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[14:34:53.078] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[14:34:55.351] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[14:34:57.624] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[14:34:59.897] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[14:35:02.171] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[14:35:04.447] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[14:35:06.719] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[14:35:08.994] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[14:35:11.267] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[14:35:13.540] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[14:35:15.814] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[14:35:18.087] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[14:35:20.360] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[14:35:23.018] <TB2>     INFO: TBM Phase Settings: 204
[14:35:23.018] <TB2>     INFO: 400MHz Phase: 3
[14:35:23.018] <TB2>     INFO: 160MHz Phase: 6
[14:35:23.018] <TB2>     INFO: Functional Phase Area: 4
[14:35:23.023] <TB2>     INFO: Test took 252834 ms.
[14:35:23.023] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[14:35:23.023] <TB2>     INFO:    ----------------------------------------------------------------------
[14:35:23.023] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[14:35:23.023] <TB2>     INFO:    ----------------------------------------------------------------------
[14:35:23.023] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[14:35:25.668] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[14:35:27.189] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[14:35:28.708] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[14:35:30.229] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[14:35:31.749] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[14:35:33.271] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[14:35:36.672] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[14:35:38.192] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[14:35:40.839] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[14:35:42.360] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[14:35:43.880] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[14:35:45.399] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[14:35:46.918] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[14:35:48.440] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[14:35:51.842] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[14:35:53.364] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[14:35:55.825] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[14:35:57.344] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[14:35:59.622] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[14:36:01.899] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[14:36:04.176] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[14:36:06.450] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[14:36:09.850] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[14:36:11.377] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[14:36:13.474] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[14:36:15.009] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[14:36:17.284] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[14:36:19.561] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[14:36:21.833] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[14:36:24.107] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[14:36:27.507] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[14:36:29.026] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[14:36:31.674] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[14:36:33.194] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[14:36:35.467] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[14:36:37.741] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[14:36:40.014] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[14:36:42.288] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[14:36:45.688] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[14:36:47.208] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[14:36:49.856] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[14:36:51.377] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[14:36:53.650] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[14:36:55.925] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[14:36:58.199] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[14:37:00.472] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[14:37:03.872] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[14:37:05.392] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[14:37:08.417] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:37:09.938] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:37:11.459] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:37:12.977] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:37:14.497] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:37:16.016] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:37:19.418] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:37:20.939] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:37:23.589] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:37:25.108] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:37:26.628] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:37:28.148] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:37:29.668] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:37:31.187] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:37:34.590] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:37:36.492] <TB2>     INFO: ROC Delay Settings: 219
[14:37:36.492] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:37:36.493] <TB2>     INFO: ROC Port 0 Delay: 3
[14:37:36.493] <TB2>     INFO: ROC Port 1 Delay: 3
[14:37:36.493] <TB2>     INFO: Functional ROC Area: 4
[14:37:36.495] <TB2>     INFO: Test took 133472 ms.
[14:37:36.496] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:37:36.496] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:36.496] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:37:36.496] <TB2>     INFO:    ----------------------------------------------------------------------
[14:37:37.635] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4028 4028 4029 4028 4029 4028 4029 4028 e062 c000 a101 80c0 4028 4028 4028 4028 4029 4029 4029 4029 e062 c000 
[14:37:37.635] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4029 4029 4028 4029 4029 4029 4029 4029 e022 c000 a102 8000 4028 4028 4029 4029 4028 4028 4029 4029 e022 c000 
[14:37:37.635] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4029 4029 4028 4029 4028 4029 4028 4029 e022 c000 a103 8040 4028 4029 4028 4029 4028 4029 4028 4029 e022 c000 
[14:37:37.635] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:37:51.857] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:37:51.857] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:38:05.989] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:05.989] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:38:20.144] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:20.144] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:38:34.303] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:34.303] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:38:48.456] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:38:48.456] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:39:02.574] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:02.574] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:39:16.705] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:16.705] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:39:30.862] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:30.862] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:39:44.998] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:44.998] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:39:59.122] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:59.504] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:39:59.517] <TB2>     INFO: Decoding statistics:
[14:39:59.517] <TB2>     INFO:   General information:
[14:39:59.517] <TB2>     INFO: 	 16bit words read:         240000000
[14:39:59.517] <TB2>     INFO: 	 valid events total:       20000000
[14:39:59.517] <TB2>     INFO: 	 empty events:             20000000
[14:39:59.517] <TB2>     INFO: 	 valid events with pixels: 0
[14:39:59.517] <TB2>     INFO: 	 valid pixel hits:         0
[14:39:59.517] <TB2>     INFO:   Event errors: 	           0
[14:39:59.517] <TB2>     INFO: 	 start marker:             0
[14:39:59.517] <TB2>     INFO: 	 stop marker:              0
[14:39:59.517] <TB2>     INFO: 	 overflow:                 0
[14:39:59.517] <TB2>     INFO: 	 invalid 5bit words:       0
[14:39:59.517] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:39:59.517] <TB2>     INFO:   TBM errors: 		           0
[14:39:59.517] <TB2>     INFO: 	 flawed TBM headers:       0
[14:39:59.517] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:39:59.517] <TB2>     INFO: 	 event ID mismatches:      0
[14:39:59.517] <TB2>     INFO:   ROC errors: 		           0
[14:39:59.517] <TB2>     INFO: 	 missing ROC header(s):    0
[14:39:59.517] <TB2>     INFO: 	 misplaced readback start: 0
[14:39:59.517] <TB2>     INFO:   Pixel decoding errors:	   0
[14:39:59.517] <TB2>     INFO: 	 pixel data incomplete:    0
[14:39:59.517] <TB2>     INFO: 	 pixel address:            0
[14:39:59.517] <TB2>     INFO: 	 pulse height fill bit:    0
[14:39:59.517] <TB2>     INFO: 	 buffer corruption:        0
[14:39:59.517] <TB2>     INFO:    ----------------------------------------------------------------------
[14:39:59.517] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:39:59.517] <TB2>     INFO:    ----------------------------------------------------------------------
[14:39:59.517] <TB2>     INFO:    ----------------------------------------------------------------------
[14:39:59.517] <TB2>     INFO:    Read back bit status: 1
[14:39:59.517] <TB2>     INFO:    ----------------------------------------------------------------------
[14:39:59.517] <TB2>     INFO:    ----------------------------------------------------------------------
[14:39:59.517] <TB2>     INFO:    Timings are good!
[14:39:59.517] <TB2>     INFO:    ----------------------------------------------------------------------
[14:39:59.517] <TB2>     INFO: Test took 143021 ms.
[14:39:59.517] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:39:59.518] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:39:59.518] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:39:59.518] <TB2>     INFO: PixTestTiming::doTest took 529333 ms.
[14:39:59.518] <TB2>     INFO: PixTestTiming::doTest() done
[14:39:59.518] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:39:59.518] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:39:59.518] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:39:59.518] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:39:59.518] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:39:59.519] <TB2>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:39:59.519] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:39:59.871] <TB2>     INFO: ######################################################################
[14:39:59.871] <TB2>     INFO: PixTestAlive::doTest()
[14:39:59.871] <TB2>     INFO: ######################################################################
[14:39:59.875] <TB2>     INFO:    ----------------------------------------------------------------------
[14:39:59.875] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:39:59.875] <TB2>     INFO:    ----------------------------------------------------------------------
[14:39:59.877] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:40:00.221] <TB2>     INFO: Expecting 41600 events.
[14:40:04.301] <TB2>     INFO: 41600 events read in total (3365ms).
[14:40:04.307] <TB2>     INFO: Test took 4430ms.
[14:40:04.315] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:04.315] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:40:04.315] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:40:04.690] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:40:04.690] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:40:04.690] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:40:04.693] <TB2>     INFO:    ----------------------------------------------------------------------
[14:40:04.693] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:40:04.693] <TB2>     INFO:    ----------------------------------------------------------------------
[14:40:04.694] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:40:05.042] <TB2>     INFO: Expecting 41600 events.
[14:40:08.022] <TB2>     INFO: 41600 events read in total (2265ms).
[14:40:08.022] <TB2>     INFO: Test took 3328ms.
[14:40:08.022] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:08.022] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:40:08.022] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:40:08.023] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:40:08.428] <TB2>     INFO: PixTestAlive::maskTest() done
[14:40:08.428] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:40:08.432] <TB2>     INFO:    ----------------------------------------------------------------------
[14:40:08.432] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:40:08.432] <TB2>     INFO:    ----------------------------------------------------------------------
[14:40:08.433] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:40:08.780] <TB2>     INFO: Expecting 41600 events.
[14:40:12.862] <TB2>     INFO: 41600 events read in total (3367ms).
[14:40:12.863] <TB2>     INFO: Test took 4430ms.
[14:40:12.870] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:40:12.871] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:40:12.871] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:40:13.248] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:40:13.248] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:40:13.248] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:40:13.248] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:40:13.272] <TB2>     INFO: ######################################################################
[14:40:13.272] <TB2>     INFO: PixTestTrim::doTest()
[14:40:13.272] <TB2>     INFO: ######################################################################
[14:40:13.275] <TB2>     INFO:    ----------------------------------------------------------------------
[14:40:13.275] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:40:13.275] <TB2>     INFO:    ----------------------------------------------------------------------
[14:40:13.356] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:40:13.356] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:40:13.371] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:40:13.371] <TB2>     INFO:     run 1 of 1
[14:40:13.371] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:40:13.724] <TB2>     INFO: Expecting 5025280 events.
[14:40:58.247] <TB2>     INFO: 1377520 events read in total (43808ms).
[14:41:42.173] <TB2>     INFO: 2740952 events read in total (87735ms).
[14:42:26.155] <TB2>     INFO: 4119008 events read in total (131717ms).
[14:42:55.050] <TB2>     INFO: 5025280 events read in total (160611ms).
[14:42:55.092] <TB2>     INFO: Test took 161721ms.
[14:42:55.156] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:42:55.268] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:42:56.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:42:57.969] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:42:59.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:43:00.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:43:02.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:43:03.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:43:04.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:43:06.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:43:07.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:43:08.739] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:43:10.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:43:11.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:43:12.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:43:14.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:43:15.769] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:43:17.585] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 214417408
[14:43:17.593] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 83.6432 minThrLimit = 83.6009 minThrNLimit = 110.907 -> result = 83.6432 -> 83
[14:43:17.594] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.459 minThrLimit = 88.438 minThrNLimit = 109.149 -> result = 88.459 -> 88
[14:43:17.597] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2042 minThrLimit = 88.148 minThrNLimit = 111.602 -> result = 88.2042 -> 88
[14:43:17.599] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9622 minThrLimit = 97.9526 minThrNLimit = 120.819 -> result = 97.9622 -> 97
[14:43:17.600] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.4523 minThrLimit = 80.4396 minThrNLimit = 109.513 -> result = 80.4523 -> 80
[14:43:17.601] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.291 minThrLimit = 91.2691 minThrNLimit = 116.725 -> result = 91.291 -> 91
[14:43:17.602] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.7056 minThrLimit = 89.687 minThrNLimit = 117.264 -> result = 89.7056 -> 89
[14:43:17.604] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.876 minThrLimit = 81.8695 minThrNLimit = 107.834 -> result = 81.876 -> 81
[14:43:17.606] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2575 minThrLimit = 91.2194 minThrNLimit = 113.967 -> result = 91.2575 -> 91
[14:43:17.610] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2968 minThrLimit = 88.2806 minThrNLimit = 113.631 -> result = 88.2968 -> 88
[14:43:17.612] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5758 minThrLimit = 86.5394 minThrNLimit = 109.249 -> result = 86.5758 -> 86
[14:43:17.615] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5886 minThrLimit = 94.5241 minThrNLimit = 119.884 -> result = 94.5886 -> 94
[14:43:17.616] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.6909 minThrLimit = 99.6337 minThrNLimit = 122.297 -> result = 99.6909 -> 99
[14:43:17.617] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.2501 minThrLimit = 97.2118 minThrNLimit = 119.915 -> result = 97.2501 -> 97
[14:43:17.620] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8207 minThrLimit = 91.8113 minThrNLimit = 119.467 -> result = 91.8207 -> 91
[14:43:17.621] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.772 minThrLimit = 101.772 minThrNLimit = 130.526 -> result = 101.772 -> 101
[14:43:17.621] <TB2>     INFO: ROC 0 VthrComp = 83
[14:43:17.622] <TB2>     INFO: ROC 1 VthrComp = 88
[14:43:17.622] <TB2>     INFO: ROC 2 VthrComp = 88
[14:43:17.623] <TB2>     INFO: ROC 3 VthrComp = 97
[14:43:17.623] <TB2>     INFO: ROC 4 VthrComp = 80
[14:43:17.628] <TB2>     INFO: ROC 5 VthrComp = 91
[14:43:17.628] <TB2>     INFO: ROC 6 VthrComp = 89
[14:43:17.629] <TB2>     INFO: ROC 7 VthrComp = 81
[14:43:17.629] <TB2>     INFO: ROC 8 VthrComp = 91
[14:43:17.629] <TB2>     INFO: ROC 9 VthrComp = 88
[14:43:17.630] <TB2>     INFO: ROC 10 VthrComp = 86
[14:43:17.630] <TB2>     INFO: ROC 11 VthrComp = 94
[14:43:17.631] <TB2>     INFO: ROC 12 VthrComp = 99
[14:43:17.631] <TB2>     INFO: ROC 13 VthrComp = 97
[14:43:17.632] <TB2>     INFO: ROC 14 VthrComp = 91
[14:43:17.632] <TB2>     INFO: ROC 15 VthrComp = 101
[14:43:17.633] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:43:17.633] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:43:17.658] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:43:17.658] <TB2>     INFO:     run 1 of 1
[14:43:17.658] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:43:18.091] <TB2>     INFO: Expecting 5025280 events.
[14:43:53.529] <TB2>     INFO: 880400 events read in total (34723ms).
[14:44:28.782] <TB2>     INFO: 1760616 events read in total (69976ms).
[14:45:04.090] <TB2>     INFO: 2641192 events read in total (105284ms).
[14:45:39.279] <TB2>     INFO: 3514224 events read in total (140473ms).
[14:46:14.459] <TB2>     INFO: 4384184 events read in total (175653ms).
[14:46:40.601] <TB2>     INFO: 5025280 events read in total (201795ms).
[14:46:40.671] <TB2>     INFO: Test took 203014ms.
[14:46:40.849] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:41.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:42.742] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:44.326] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:45.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:47.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:49.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:50.678] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:52.238] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:53.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:55.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:56.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:58.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:47:00.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:47:01.761] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:47:03.464] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:05.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:07.221] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 237113344
[14:47:07.229] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 54.1465 for pixel 5/79 mean/min/max = 43.4032/32.2695/54.5369
[14:47:07.229] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.0821 for pixel 51/27 mean/min/max = 45.398/33.7029/57.0931
[14:47:07.230] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.9629 for pixel 23/76 mean/min/max = 44.5443/33.9447/55.1438
[14:47:07.230] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 56.2409 for pixel 24/79 mean/min/max = 44.7896/33.1857/56.3935
[14:47:07.230] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 53.7125 for pixel 4/2 mean/min/max = 43.3604/33.0044/53.7165
[14:47:07.231] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 56.6752 for pixel 13/5 mean/min/max = 44.8474/32.9277/56.7671
[14:47:07.231] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.6865 for pixel 7/79 mean/min/max = 45.1561/34.5082/55.8039
[14:47:07.232] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 55.6055 for pixel 5/79 mean/min/max = 44.4698/33.2981/55.6415
[14:47:07.232] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.6055 for pixel 18/16 mean/min/max = 44.8711/33.7732/55.9691
[14:47:07.232] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.3137 for pixel 3/2 mean/min/max = 45.1411/33.8107/56.4716
[14:47:07.233] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 53.3338 for pixel 51/28 mean/min/max = 43.2445/32.445/54.0441
[14:47:07.233] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 55.8081 for pixel 20/20 mean/min/max = 44.506/33.1899/55.8222
[14:47:07.234] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 56.05 for pixel 51/13 mean/min/max = 43.8806/31.687/56.0742
[14:47:07.234] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 57.3994 for pixel 51/28 mean/min/max = 44.6375/31.8662/57.4087
[14:47:07.234] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.9254 for pixel 13/78 mean/min/max = 44.9469/33.9436/55.9502
[14:47:07.235] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 56.7853 for pixel 17/78 mean/min/max = 44.6214/32.41/56.8327
[14:47:07.235] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:47:07.369] <TB2>     INFO: Expecting 411648 events.
[14:47:14.896] <TB2>     INFO: 411648 events read in total (6810ms).
[14:47:14.902] <TB2>     INFO: Expecting 411648 events.
[14:47:22.572] <TB2>     INFO: 411648 events read in total (7002ms).
[14:47:22.583] <TB2>     INFO: Expecting 411648 events.
[14:47:30.508] <TB2>     INFO: 411648 events read in total (7260ms).
[14:47:30.519] <TB2>     INFO: Expecting 411648 events.
[14:47:37.989] <TB2>     INFO: 411648 events read in total (6810ms).
[14:47:37.002] <TB2>     INFO: Expecting 411648 events.
[14:47:45.605] <TB2>     INFO: 411648 events read in total (6936ms).
[14:47:45.620] <TB2>     INFO: Expecting 411648 events.
[14:47:53.246] <TB2>     INFO: 411648 events read in total (6970ms).
[14:47:53.263] <TB2>     INFO: Expecting 411648 events.
[14:48:00.925] <TB2>     INFO: 411648 events read in total (7005ms).
[14:48:00.947] <TB2>     INFO: Expecting 411648 events.
[14:48:08.546] <TB2>     INFO: 411648 events read in total (6954ms).
[14:48:08.568] <TB2>     INFO: Expecting 411648 events.
[14:48:16.208] <TB2>     INFO: 411648 events read in total (6989ms).
[14:48:16.234] <TB2>     INFO: Expecting 411648 events.
[14:48:23.884] <TB2>     INFO: 411648 events read in total (7006ms).
[14:48:23.913] <TB2>     INFO: Expecting 411648 events.
[14:48:31.483] <TB2>     INFO: 411648 events read in total (6929ms).
[14:48:31.512] <TB2>     INFO: Expecting 411648 events.
[14:48:39.152] <TB2>     INFO: 411648 events read in total (6992ms).
[14:48:39.186] <TB2>     INFO: Expecting 411648 events.
[14:48:46.738] <TB2>     INFO: 411648 events read in total (6916ms).
[14:48:46.773] <TB2>     INFO: Expecting 411648 events.
[14:48:54.348] <TB2>     INFO: 411648 events read in total (6934ms).
[14:48:54.384] <TB2>     INFO: Expecting 411648 events.
[14:49:02.042] <TB2>     INFO: 411648 events read in total (7017ms).
[14:49:02.082] <TB2>     INFO: Expecting 411648 events.
[14:49:09.736] <TB2>     INFO: 411648 events read in total (7025ms).
[14:49:09.780] <TB2>     INFO: Test took 122545ms.
[14:49:10.270] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0553 < 35 for itrim = 87; old thr = 34.8936 ... break
[14:49:10.296] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5855 < 35 for itrim = 82; old thr = 33.9163 ... break
[14:49:10.338] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0228 < 35 for itrim = 105; old thr = 34.5947 ... break
[14:49:10.369] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1283 < 35 for itrim = 94; old thr = 34.4249 ... break
[14:49:10.411] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4503 < 35 for itrim+1 = 87; old thr = 34.8629 ... break
[14:49:10.448] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1102 < 35 for itrim = 97; old thr = 33.7257 ... break
[14:49:10.489] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0038 < 35 for itrim = 105; old thr = 33.6977 ... break
[14:49:10.521] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3617 < 35 for itrim+1 = 96; old thr = 34.856 ... break
[14:49:10.561] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.677 < 35 for itrim+1 = 103; old thr = 34.404 ... break
[14:49:10.603] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5575 < 35 for itrim = 111; old thr = 34.1813 ... break
[14:49:10.631] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2791 < 35 for itrim = 85; old thr = 34.5287 ... break
[14:49:10.677] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2312 < 35 for itrim = 103; old thr = 34.6122 ... break
[14:49:10.707] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5184 < 35 for itrim = 85; old thr = 34.4696 ... break
[14:49:10.734] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2353 < 35 for itrim = 91; old thr = 33.9455 ... break
[14:49:10.779] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6194 < 35 for itrim+1 = 106; old thr = 34.7703 ... break
[14:49:10.827] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0615 < 35 for itrim = 117; old thr = 33.6638 ... break
[14:49:10.903] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:49:10.914] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:49:10.914] <TB2>     INFO:     run 1 of 1
[14:49:10.914] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:49:11.265] <TB2>     INFO: Expecting 5025280 events.
[14:49:46.911] <TB2>     INFO: 867304 events read in total (34932ms).
[14:50:22.129] <TB2>     INFO: 1734928 events read in total (70150ms).
[14:50:57.377] <TB2>     INFO: 2602624 events read in total (105398ms).
[14:51:32.477] <TB2>     INFO: 3461904 events read in total (140498ms).
[14:52:07.585] <TB2>     INFO: 4318552 events read in total (175606ms).
[14:52:36.597] <TB2>     INFO: 5025280 events read in total (204618ms).
[14:52:36.672] <TB2>     INFO: Test took 205759ms.
[14:52:36.853] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:52:37.213] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:52:38.723] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:52:40.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:52:41.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:52:43.428] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:52:45.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:52:46.558] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:52:48.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:52:49.590] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:52:51.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:52:52.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:52:54.199] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:52:55.734] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:52:57.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:52:58.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:53:00.368] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:53:01.911] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275468288
[14:53:01.912] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.497333 .. 49.917230
[14:53:01.990] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 59 (-1/-1) hits flags = 528 (plus default)
[14:53:01.001] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:53:01.001] <TB2>     INFO:     run 1 of 1
[14:53:01.001] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:53:02.345] <TB2>     INFO: Expecting 1963520 events.
[14:53:43.685] <TB2>     INFO: 1162256 events read in total (40623ms).
[14:54:12.263] <TB2>     INFO: 1963520 events read in total (69201ms).
[14:54:12.280] <TB2>     INFO: Test took 70279ms.
[14:54:12.319] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:54:12.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:54:13.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:54:14.385] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:54:15.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:54:16.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:54:17.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:54:18.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:54:19.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:54:20.361] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:54:21.348] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:54:22.352] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:54:23.346] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:54:24.341] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:54:25.336] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:54:26.332] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:54:27.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:54:28.332] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 233689088
[14:54:28.418] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.717192 .. 43.483336
[14:54:28.496] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 53 (-1/-1) hits flags = 528 (plus default)
[14:54:28.507] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:54:28.507] <TB2>     INFO:     run 1 of 1
[14:54:28.507] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:54:28.851] <TB2>     INFO: Expecting 1497600 events.
[14:55:10.567] <TB2>     INFO: 1158400 events read in total (41001ms).
[14:55:22.786] <TB2>     INFO: 1497600 events read in total (53220ms).
[14:55:22.799] <TB2>     INFO: Test took 54292ms.
[14:55:22.831] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:55:22.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:55:23.904] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:55:24.901] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:55:25.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:55:26.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:55:27.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:55:28.894] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:55:29.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:55:30.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:55:31.903] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:55:32.914] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:55:33.925] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:55:34.953] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:55:35.950] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:55:36.933] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:55:37.879] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:55:38.823] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239292416
[14:55:38.907] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 24.154180 .. 40.815337
[14:55:38.985] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 14 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:55:38.995] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:55:38.995] <TB2>     INFO:     run 1 of 1
[14:55:38.995] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:55:39.340] <TB2>     INFO: Expecting 1231360 events.
[14:56:21.280] <TB2>     INFO: 1152392 events read in total (41225ms).
[14:56:24.444] <TB2>     INFO: 1231360 events read in total (44389ms).
[14:56:24.454] <TB2>     INFO: Test took 45459ms.
[14:56:24.481] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:56:24.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:56:25.466] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:56:26.390] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:56:27.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:56:28.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:56:29.170] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:56:30.097] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:56:31.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:56:31.951] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:56:32.874] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:56:33.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:56:34.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:56:35.654] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:56:36.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:56:37.510] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:56:38.435] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:56:39.372] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 210378752
[14:56:39.455] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.563708 .. 40.633120
[14:56:39.530] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 50 (-1/-1) hits flags = 528 (plus default)
[14:56:39.541] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:56:39.541] <TB2>     INFO:     run 1 of 1
[14:56:39.541] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:56:39.892] <TB2>     INFO: Expecting 1198080 events.
[14:57:21.807] <TB2>     INFO: 1144520 events read in total (41200ms).
[14:57:24.036] <TB2>     INFO: 1198080 events read in total (43429ms).
[14:57:24.048] <TB2>     INFO: Test took 44507ms.
[14:57:24.074] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:57:24.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:57:25.057] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:57:25.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:57:26.886] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:57:27.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:57:28.726] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:57:29.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:57:30.560] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:57:31.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:57:32.396] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:57:33.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:57:34.232] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:57:35.144] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:57:36.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:57:36.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:57:37.890] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:57:38.810] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 212660224
[14:57:38.894] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:57:38.894] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:57:38.905] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:57:38.905] <TB2>     INFO:     run 1 of 1
[14:57:38.905] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:57:39.260] <TB2>     INFO: Expecting 1364480 events.
[14:58:20.077] <TB2>     INFO: 1075400 events read in total (40102ms).
[14:58:30.851] <TB2>     INFO: 1364480 events read in total (50876ms).
[14:58:30.864] <TB2>     INFO: Test took 51960ms.
[14:58:30.897] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:58:30.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:58:31.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:58:32.964] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:58:33.965] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:58:34.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:58:35.986] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:58:36.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:58:38.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:58:39.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:58:40.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:58:41.047] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:58:42.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:58:42.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:58:43.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:58:44.934] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:58:45.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:58:46.873] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 250884096
[14:58:46.910] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C0.dat
[14:58:46.910] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C1.dat
[14:58:46.910] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C2.dat
[14:58:46.910] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C3.dat
[14:58:46.910] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C4.dat
[14:58:46.910] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C5.dat
[14:58:46.910] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C6.dat
[14:58:46.911] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C7.dat
[14:58:46.911] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C8.dat
[14:58:46.911] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C9.dat
[14:58:46.911] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C10.dat
[14:58:46.911] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C11.dat
[14:58:46.911] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C12.dat
[14:58:46.911] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C13.dat
[14:58:46.911] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C14.dat
[14:58:46.912] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C15.dat
[14:58:46.912] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C0.dat
[14:58:46.919] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C1.dat
[14:58:46.927] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C2.dat
[14:58:46.935] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C3.dat
[14:58:46.942] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C4.dat
[14:58:46.950] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C5.dat
[14:58:46.958] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C6.dat
[14:58:46.965] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C7.dat
[14:58:46.974] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C8.dat
[14:58:46.981] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C9.dat
[14:58:46.989] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C10.dat
[14:58:46.996] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C11.dat
[14:58:47.007] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C12.dat
[14:58:47.014] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C13.dat
[14:58:47.021] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C14.dat
[14:58:47.028] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//trimParameters35_C15.dat
[14:58:47.035] <TB2>     INFO: PixTestTrim::trimTest() done
[14:58:47.036] <TB2>     INFO: vtrim:      87  82 105  94  87  97 105  96 103 111  85 103  85  91 106 117 
[14:58:47.036] <TB2>     INFO: vthrcomp:   83  88  88  97  80  91  89  81  91  88  86  94  99  97  91 101 
[14:58:47.036] <TB2>     INFO: vcal mean:  34.96  35.12  35.00  34.95  35.00  34.95  34.99  34.95  34.96  34.99  34.94  34.96  34.98  35.01  34.95  34.96 
[14:58:47.036] <TB2>     INFO: vcal RMS:    0.74   0.79   0.79   0.79   0.73   0.80   0.75   0.76   0.82   0.80   0.77   0.83   0.84   0.80   0.80   0.87 
[14:58:47.036] <TB2>     INFO: bits mean:   9.67   8.46   9.82   9.31  10.02   9.56   9.22   9.56   9.67   9.42   9.98  10.01   9.98   9.12   9.55  10.15 
[14:58:47.036] <TB2>     INFO: bits RMS:    2.74   2.90   2.37   2.77   2.43   2.59   2.54   2.60   2.45   2.54   2.55   2.40   2.63   3.01   2.48   2.44 
[14:58:47.048] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:47.048] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:58:47.048] <TB2>     INFO:    ----------------------------------------------------------------------
[14:58:47.052] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:58:47.053] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:58:47.064] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:58:47.064] <TB2>     INFO:     run 1 of 1
[14:58:47.064] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:58:47.408] <TB2>     INFO: Expecting 4160000 events.
[14:59:33.095] <TB2>     INFO: 1086985 events read in total (44972ms).
[15:00:17.778] <TB2>     INFO: 2167705 events read in total (89655ms).
[15:01:02.490] <TB2>     INFO: 3240860 events read in total (134367ms).
[15:01:40.643] <TB2>     INFO: 4160000 events read in total (172520ms).
[15:01:40.704] <TB2>     INFO: Test took 173641ms.
[15:01:40.847] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:41.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:43.104] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:45.076] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:47.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:48.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:50.795] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:52.697] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:54.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:56.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:58.371] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:02:00.281] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:02.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:04.051] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:05.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:07.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:09.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:11.755] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 239308800
[15:02:11.756] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[15:02:11.834] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[15:02:11.835] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[15:02:11.846] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:02:11.846] <TB2>     INFO:     run 1 of 1
[15:02:11.846] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:02:12.194] <TB2>     INFO: Expecting 3348800 events.
[15:02:59.378] <TB2>     INFO: 1154880 events read in total (46469ms).
[15:03:45.361] <TB2>     INFO: 2297410 events read in total (92452ms).
[15:04:27.748] <TB2>     INFO: 3348800 events read in total (134839ms).
[15:04:27.790] <TB2>     INFO: Test took 135945ms.
[15:04:27.886] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:04:28.065] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:04:29.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:04:31.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:04:33.172] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:04:34.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:04:36.513] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:04:38.191] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:04:39.875] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:04:41.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:04:43.286] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:04:44.985] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:04:46.687] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:04:48.370] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:04:50.023] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:04:51.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:04:53.372] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:04:55.024] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296042496
[15:04:55.025] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[15:04:55.099] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[15:04:55.099] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 528 (plus default)
[15:04:55.110] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:04:55.110] <TB2>     INFO:     run 1 of 1
[15:04:55.110] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:04:55.453] <TB2>     INFO: Expecting 3120000 events.
[15:05:44.276] <TB2>     INFO: 1200655 events read in total (48108ms).
[15:06:31.444] <TB2>     INFO: 2385595 events read in total (95276ms).
[15:07:00.908] <TB2>     INFO: 3120000 events read in total (124740ms).
[15:07:00.942] <TB2>     INFO: Test took 125832ms.
[15:07:01.024] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:07:01.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:07:02.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:07:04.453] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:07:06.067] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:07:07.646] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:07:09.285] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:07:10.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:07:12.530] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:07:14.178] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:07:15.786] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:07:17.398] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:07:19.028] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:07:20.623] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:07:22.180] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:07:23.738] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:07:25.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:07:26.910] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314552320
[15:07:26.911] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[15:07:26.986] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[15:07:26.986] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[15:07:26.997] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:07:26.997] <TB2>     INFO:     run 1 of 1
[15:07:26.997] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:07:27.340] <TB2>     INFO: Expecting 3140800 events.
[15:08:15.935] <TB2>     INFO: 1195415 events read in total (47880ms).
[15:09:02.735] <TB2>     INFO: 2375540 events read in total (94680ms).
[15:09:33.181] <TB2>     INFO: 3140800 events read in total (125126ms).
[15:09:33.218] <TB2>     INFO: Test took 126221ms.
[15:09:33.301] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:09:33.441] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:09:35.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:09:36.677] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:09:38.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:09:39.870] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:09:41.507] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:09:43.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:09:44.735] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:09:46.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:09:47.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:09:49.598] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:09:51.220] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:09:52.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:09:54.414] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:09:55.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:09:57.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:09:59.151] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 287207424
[15:09:59.152] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[15:09:59.226] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[15:09:59.226] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[15:09:59.238] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:09:59.238] <TB2>     INFO:     run 1 of 1
[15:09:59.238] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:09:59.582] <TB2>     INFO: Expecting 3161600 events.
[15:10:48.229] <TB2>     INFO: 1190780 events read in total (47932ms).
[15:11:34.986] <TB2>     INFO: 2365835 events read in total (94689ms).
[15:12:06.630] <TB2>     INFO: 3161600 events read in total (126333ms).
[15:12:06.666] <TB2>     INFO: Test took 127428ms.
[15:12:06.749] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:12:06.893] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:12:08.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:12:10.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:12:12.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:12:13.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:12:15.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:12:16.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:12:18.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:12:20.210] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:12:21.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:12:23.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:12:25.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:12:26.676] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:12:28.247] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:12:29.811] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:12:31.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:12:32.991] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 364462080
[15:12:32.992] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.57791, thr difference RMS: 1.2311
[15:12:32.993] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.37336, thr difference RMS: 1.41805
[15:12:32.993] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.78388, thr difference RMS: 1.26008
[15:12:32.993] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.87019, thr difference RMS: 1.666
[15:12:32.993] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.45095, thr difference RMS: 1.28919
[15:12:32.994] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.20706, thr difference RMS: 1.34394
[15:12:32.994] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.58318, thr difference RMS: 1.29576
[15:12:32.994] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.17809, thr difference RMS: 1.21068
[15:12:32.994] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.85948, thr difference RMS: 1.50387
[15:12:32.994] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.34546, thr difference RMS: 1.25307
[15:12:32.995] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.70098, thr difference RMS: 1.19254
[15:12:32.995] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.51485, thr difference RMS: 1.67374
[15:12:32.995] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.45272, thr difference RMS: 1.54291
[15:12:32.995] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.5843, thr difference RMS: 1.75149
[15:12:32.996] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.6074, thr difference RMS: 1.28197
[15:12:32.996] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.04249, thr difference RMS: 1.6346
[15:12:32.996] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.56704, thr difference RMS: 1.22288
[15:12:32.996] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.1471, thr difference RMS: 1.46148
[15:12:32.997] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.74554, thr difference RMS: 1.2614
[15:12:32.997] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.73024, thr difference RMS: 1.66114
[15:12:32.997] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.4614, thr difference RMS: 1.29851
[15:12:32.997] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.24792, thr difference RMS: 1.32118
[15:12:32.997] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.5739, thr difference RMS: 1.3108
[15:12:32.998] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.15518, thr difference RMS: 1.21894
[15:12:32.998] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.79024, thr difference RMS: 1.50551
[15:12:32.998] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.2215, thr difference RMS: 1.24887
[15:12:32.998] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.61737, thr difference RMS: 1.1978
[15:12:32.998] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.56761, thr difference RMS: 1.66835
[15:12:32.999] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.57308, thr difference RMS: 1.5247
[15:12:32.999] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.62131, thr difference RMS: 1.77098
[15:12:32.999] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.62135, thr difference RMS: 1.27278
[15:12:32.999] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.11559, thr difference RMS: 1.61324
[15:12:32.999] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.68486, thr difference RMS: 1.20991
[15:12:32.000] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.18508, thr difference RMS: 1.45904
[15:12:32.000] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.84751, thr difference RMS: 1.25103
[15:12:32.000] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.69164, thr difference RMS: 1.65964
[15:12:32.000] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.50378, thr difference RMS: 1.28942
[15:12:32.001] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.49473, thr difference RMS: 1.33344
[15:12:32.001] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.75376, thr difference RMS: 1.28452
[15:12:32.001] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.28687, thr difference RMS: 1.20856
[15:12:32.001] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.78807, thr difference RMS: 1.47477
[15:12:32.001] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.23526, thr difference RMS: 1.22516
[15:12:32.002] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.7488, thr difference RMS: 1.1735
[15:12:32.002] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.77646, thr difference RMS: 1.65846
[15:12:32.002] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.77836, thr difference RMS: 1.51952
[15:12:32.002] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.64861, thr difference RMS: 1.77776
[15:12:32.002] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.78454, thr difference RMS: 1.2727
[15:12:32.003] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.30162, thr difference RMS: 1.60666
[15:12:32.003] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.81223, thr difference RMS: 1.18976
[15:12:32.003] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.21618, thr difference RMS: 1.47009
[15:12:32.003] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.91295, thr difference RMS: 1.24982
[15:12:32.004] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.76526, thr difference RMS: 1.6374
[15:12:32.004] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.47111, thr difference RMS: 1.28268
[15:12:32.004] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 9.66868, thr difference RMS: 1.31005
[15:12:32.004] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.78305, thr difference RMS: 1.26451
[15:12:33.004] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.32707, thr difference RMS: 1.22535
[15:12:33.005] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.79191, thr difference RMS: 1.49042
[15:12:33.005] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.25687, thr difference RMS: 1.23128
[15:12:33.005] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.75615, thr difference RMS: 1.19484
[15:12:33.005] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.83354, thr difference RMS: 1.62914
[15:12:33.005] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.94686, thr difference RMS: 1.50688
[15:12:33.006] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.63877, thr difference RMS: 1.7813
[15:12:33.006] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.85033, thr difference RMS: 1.26033
[15:12:33.006] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.36527, thr difference RMS: 1.61828
[15:12:33.110] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[15:12:33.113] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1939 seconds
[15:12:33.113] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[15:12:33.815] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[15:12:33.815] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[15:12:33.817] <TB2>     INFO: ######################################################################
[15:12:33.818] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[15:12:33.818] <TB2>     INFO: ######################################################################
[15:12:33.818] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:33.818] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[15:12:33.818] <TB2>     INFO:    ----------------------------------------------------------------------
[15:12:33.818] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[15:12:33.829] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[15:12:33.829] <TB2>     INFO:     run 1 of 1
[15:12:33.829] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:12:34.171] <TB2>     INFO: Expecting 59072000 events.
[15:13:05.618] <TB2>     INFO: 1072800 events read in total (30732ms).
[15:13:34.741] <TB2>     INFO: 2141000 events read in total (59855ms).
[15:14:03.347] <TB2>     INFO: 3209600 events read in total (88461ms).
[15:14:32.844] <TB2>     INFO: 4282200 events read in total (117958ms).
[15:15:01.507] <TB2>     INFO: 5350600 events read in total (146621ms).
[15:15:31.490] <TB2>     INFO: 6420000 events read in total (176604ms).
[15:16:00.270] <TB2>     INFO: 7492000 events read in total (205384ms).
[15:16:29.487] <TB2>     INFO: 8560400 events read in total (234601ms).
[15:16:58.354] <TB2>     INFO: 9630200 events read in total (263468ms).
[15:17:27.704] <TB2>     INFO: 10700800 events read in total (292818ms).
[15:17:56.425] <TB2>     INFO: 11769200 events read in total (321539ms).
[15:18:25.297] <TB2>     INFO: 12838600 events read in total (350411ms).
[15:18:54.446] <TB2>     INFO: 13910000 events read in total (379560ms).
[15:19:23.925] <TB2>     INFO: 14978600 events read in total (409039ms).
[15:19:53.111] <TB2>     INFO: 16048400 events read in total (438225ms).
[15:20:22.172] <TB2>     INFO: 17119600 events read in total (467286ms).
[15:20:51.113] <TB2>     INFO: 18188200 events read in total (496227ms).
[15:21:20.132] <TB2>     INFO: 19258800 events read in total (525246ms).
[15:21:49.088] <TB2>     INFO: 20329200 events read in total (554202ms).
[15:22:17.817] <TB2>     INFO: 21397600 events read in total (582931ms).
[15:22:46.579] <TB2>     INFO: 22468200 events read in total (611693ms).
[15:23:15.305] <TB2>     INFO: 23538800 events read in total (640419ms).
[15:23:43.936] <TB2>     INFO: 24607200 events read in total (669051ms).
[15:24:12.723] <TB2>     INFO: 25678800 events read in total (697837ms).
[15:24:42.111] <TB2>     INFO: 26748200 events read in total (727225ms).
[15:25:11.402] <TB2>     INFO: 27816600 events read in total (756516ms).
[15:25:40.367] <TB2>     INFO: 28888000 events read in total (785481ms).
[15:26:09.147] <TB2>     INFO: 29957600 events read in total (814261ms).
[15:26:38.317] <TB2>     INFO: 31026000 events read in total (843431ms).
[15:27:06.974] <TB2>     INFO: 32096800 events read in total (872088ms).
[15:27:35.756] <TB2>     INFO: 33166200 events read in total (900870ms).
[15:28:04.588] <TB2>     INFO: 34234800 events read in total (929702ms).
[15:28:33.678] <TB2>     INFO: 35306000 events read in total (958792ms).
[15:29:02.427] <TB2>     INFO: 36376000 events read in total (987541ms).
[15:29:31.131] <TB2>     INFO: 37444200 events read in total (1016245ms).
[15:29:59.820] <TB2>     INFO: 38515400 events read in total (1044934ms).
[15:30:28.746] <TB2>     INFO: 39585000 events read in total (1073860ms).
[15:30:57.741] <TB2>     INFO: 40653600 events read in total (1102855ms).
[15:31:26.435] <TB2>     INFO: 41725200 events read in total (1131549ms).
[15:31:55.224] <TB2>     INFO: 42794400 events read in total (1160338ms).
[15:32:24.181] <TB2>     INFO: 43862600 events read in total (1189295ms).
[15:32:52.788] <TB2>     INFO: 44933200 events read in total (1217902ms).
[15:33:21.981] <TB2>     INFO: 46003200 events read in total (1247095ms).
[15:33:51.058] <TB2>     INFO: 47071000 events read in total (1276172ms).
[15:34:20.166] <TB2>     INFO: 48141200 events read in total (1305280ms).
[15:34:49.889] <TB2>     INFO: 49211400 events read in total (1335003ms).
[15:35:18.962] <TB2>     INFO: 50279400 events read in total (1364076ms).
[15:35:47.696] <TB2>     INFO: 51348400 events read in total (1392810ms).
[15:36:16.321] <TB2>     INFO: 52420400 events read in total (1421435ms).
[15:36:44.841] <TB2>     INFO: 53488600 events read in total (1449955ms).
[15:37:13.387] <TB2>     INFO: 54558000 events read in total (1478501ms).
[15:37:41.980] <TB2>     INFO: 55629400 events read in total (1507094ms).
[15:38:10.559] <TB2>     INFO: 56697800 events read in total (1535673ms).
[15:38:39.221] <TB2>     INFO: 57766400 events read in total (1564335ms).
[15:39:08.360] <TB2>     INFO: 58839200 events read in total (1593474ms).
[15:39:14.919] <TB2>     INFO: 59072000 events read in total (1600033ms).
[15:39:14.941] <TB2>     INFO: Test took 1601112ms.
[15:39:14.000] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:15.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:39:15.124] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:16.288] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:39:16.288] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:17.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:39:17.442] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:18.624] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:39:18.624] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:19.815] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:39:19.815] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:20.979] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:39:20.979] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:22.151] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:39:22.152] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:23.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:39:23.307] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:24.467] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:39:24.467] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:25.627] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:39:25.627] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:26.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:39:26.789] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:27.959] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:39:27.959] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:29.124] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:39:29.125] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:30.290] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:39:30.290] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:31.461] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:39:31.461] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:32.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:39:32.625] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:39:33.793] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497696768
[15:39:33.822] <TB2>     INFO: PixTestScurves::scurves() done 
[15:39:33.822] <TB2>     INFO: Vcal mean:  35.09  35.16  35.09  35.13  35.10  35.06  35.10  35.08  35.08  35.07  35.05  35.10  35.12  35.10  35.09  35.06 
[15:39:33.822] <TB2>     INFO: Vcal RMS:    0.60   0.64   0.66   0.68   0.59   0.68   0.63   0.63   0.67   0.65   0.64   0.70   0.70   0.66   0.66   0.72 
[15:39:33.822] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:39:33.897] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:39:33.897] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:39:33.897] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:39:33.897] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:39:33.897] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:39:33.898] <TB2>     INFO: ######################################################################
[15:39:33.898] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:39:33.898] <TB2>     INFO: ######################################################################
[15:39:33.902] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:39:34.245] <TB2>     INFO: Expecting 41600 events.
[15:39:38.338] <TB2>     INFO: 41600 events read in total (3372ms).
[15:39:38.340] <TB2>     INFO: Test took 4438ms.
[15:39:38.348] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:38.348] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:39:38.348] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:39:38.358] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:39:38.358] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:39:38.358] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:39:38.358] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:39:38.694] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:39:39.048] <TB2>     INFO: Expecting 41600 events.
[15:39:43.249] <TB2>     INFO: 41600 events read in total (3486ms).
[15:39:43.249] <TB2>     INFO: Test took 4555ms.
[15:39:43.257] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:43.257] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:39:43.257] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:39:43.262] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.918
[15:39:43.262] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[15:39:43.262] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.707
[15:39:43.262] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,17] phvalue 171
[15:39:43.262] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.013
[15:39:43.262] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,5] phvalue 189
[15:39:43.262] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.685
[15:39:43.262] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[15:39:43.262] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.826
[15:39:43.262] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[15:39:43.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.983
[15:39:43.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 171
[15:39:43.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.276
[15:39:43.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 178
[15:39:43.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.714
[15:39:43.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[15:39:43.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.997
[15:39:43.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 188
[15:39:43.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.697
[15:39:43.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 187
[15:39:43.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.615
[15:39:43.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:39:43.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.735
[15:39:43.263] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[15:39:43.264] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.175
[15:39:43.264] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[15:39:43.264] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.678
[15:39:43.264] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[15:39:43.264] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.845
[15:39:43.264] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 171
[15:39:43.264] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.851
[15:39:43.264] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 177
[15:39:43.264] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:39:43.264] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:39:43.264] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:39:43.355] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:39:43.712] <TB2>     INFO: Expecting 41600 events.
[15:39:47.924] <TB2>     INFO: 41600 events read in total (3497ms).
[15:39:47.925] <TB2>     INFO: Test took 4570ms.
[15:39:47.938] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:39:47.938] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:39:47.939] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:39:47.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:39:47.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 62minph_roc = 4
[15:39:47.944] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.7586
[15:39:47.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,49] phvalue 82
[15:39:47.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.2396
[15:39:47.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 77
[15:39:47.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.5714
[15:39:47.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 84
[15:39:47.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.0178
[15:39:47.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[15:39:47.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4405
[15:39:47.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,48] phvalue 67
[15:39:47.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0664
[15:39:47.945] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 71
[15:39:47.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.6436
[15:39:47.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 74
[15:39:47.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.6275
[15:39:47.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,25] phvalue 85
[15:39:47.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.7697
[15:39:47.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 84
[15:39:47.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.9183
[15:39:47.946] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 88
[15:39:47.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.7447
[15:39:47.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 80
[15:39:47.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8911
[15:39:47.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[15:39:47.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.2475
[15:39:47.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 81
[15:39:47.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.9604
[15:39:47.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [16 ,62] phvalue 89
[15:39:47.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.2455
[15:39:47.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 71
[15:39:47.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0375
[15:39:47.947] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 72
[15:39:47.951] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 49, 0 0
[15:39:48.333] <TB2>     INFO: Expecting 2560 events.
[15:39:49.289] <TB2>     INFO: 2560 events read in total (242ms).
[15:39:49.289] <TB2>     INFO: Test took 1338ms.
[15:39:49.290] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:49.290] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 1 1
[15:39:49.797] <TB2>     INFO: Expecting 2560 events.
[15:39:50.759] <TB2>     INFO: 2560 events read in total (247ms).
[15:39:50.760] <TB2>     INFO: Test took 1470ms.
[15:39:50.762] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:50.762] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 2 2
[15:39:51.269] <TB2>     INFO: Expecting 2560 events.
[15:39:52.225] <TB2>     INFO: 2560 events read in total (241ms).
[15:39:52.226] <TB2>     INFO: Test took 1464ms.
[15:39:52.227] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:52.228] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[15:39:52.733] <TB2>     INFO: Expecting 2560 events.
[15:39:53.690] <TB2>     INFO: 2560 events read in total (242ms).
[15:39:53.690] <TB2>     INFO: Test took 1462ms.
[15:39:53.690] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:53.690] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 48, 4 4
[15:39:54.198] <TB2>     INFO: Expecting 2560 events.
[15:39:55.154] <TB2>     INFO: 2560 events read in total (241ms).
[15:39:55.154] <TB2>     INFO: Test took 1464ms.
[15:39:55.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:55.155] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[15:39:55.664] <TB2>     INFO: Expecting 2560 events.
[15:39:56.625] <TB2>     INFO: 2560 events read in total (246ms).
[15:39:56.626] <TB2>     INFO: Test took 1471ms.
[15:39:56.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:56.628] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 6 6
[15:39:57.135] <TB2>     INFO: Expecting 2560 events.
[15:39:58.098] <TB2>     INFO: 2560 events read in total (248ms).
[15:39:58.099] <TB2>     INFO: Test took 1470ms.
[15:39:58.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:58.101] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 25, 7 7
[15:39:58.606] <TB2>     INFO: Expecting 2560 events.
[15:39:59.567] <TB2>     INFO: 2560 events read in total (246ms).
[15:39:59.567] <TB2>     INFO: Test took 1465ms.
[15:39:59.569] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:39:59.570] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 8 8
[15:40:00.075] <TB2>     INFO: Expecting 2560 events.
[15:40:01.034] <TB2>     INFO: 2560 events read in total (242ms).
[15:40:01.034] <TB2>     INFO: Test took 1464ms.
[15:40:01.034] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:01.035] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 9 9
[15:40:01.542] <TB2>     INFO: Expecting 2560 events.
[15:40:02.500] <TB2>     INFO: 2560 events read in total (242ms).
[15:40:02.500] <TB2>     INFO: Test took 1465ms.
[15:40:02.500] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:02.500] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 10 10
[15:40:03.011] <TB2>     INFO: Expecting 2560 events.
[15:40:03.968] <TB2>     INFO: 2560 events read in total (242ms).
[15:40:03.968] <TB2>     INFO: Test took 1468ms.
[15:40:03.968] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:03.968] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 11 11
[15:40:04.492] <TB2>     INFO: Expecting 2560 events.
[15:40:05.454] <TB2>     INFO: 2560 events read in total (246ms).
[15:40:05.455] <TB2>     INFO: Test took 1487ms.
[15:40:05.455] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:05.456] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 12 12
[15:40:05.963] <TB2>     INFO: Expecting 2560 events.
[15:40:06.948] <TB2>     INFO: 2560 events read in total (268ms).
[15:40:06.949] <TB2>     INFO: Test took 1493ms.
[15:40:06.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:06.949] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 16, 62, 13 13
[15:40:07.456] <TB2>     INFO: Expecting 2560 events.
[15:40:08.422] <TB2>     INFO: 2560 events read in total (246ms).
[15:40:08.422] <TB2>     INFO: Test took 1473ms.
[15:40:08.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:08.423] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[15:40:08.931] <TB2>     INFO: Expecting 2560 events.
[15:40:09.890] <TB2>     INFO: 2560 events read in total (244ms).
[15:40:09.890] <TB2>     INFO: Test took 1467ms.
[15:40:09.890] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:09.890] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 15 15
[15:40:10.412] <TB2>     INFO: Expecting 2560 events.
[15:40:11.377] <TB2>     INFO: 2560 events read in total (243ms).
[15:40:11.377] <TB2>     INFO: Test took 1487ms.
[15:40:11.377] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:40:11.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[15:40:11.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:40:11.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[15:40:11.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:40:11.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[15:40:11.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[15:40:11.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:40:11.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[15:40:11.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:40:11.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[15:40:11.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:40:11.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:40:11.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC12
[15:40:11.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[15:40:11.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC14
[15:40:11.378] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:40:11.389] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:40:11.887] <TB2>     INFO: Expecting 655360 events.
[15:40:23.498] <TB2>     INFO: 655360 events read in total (10896ms).
[15:40:23.510] <TB2>     INFO: Expecting 655360 events.
[15:40:35.147] <TB2>     INFO: 655360 events read in total (11068ms).
[15:40:35.165] <TB2>     INFO: Expecting 655360 events.
[15:40:46.895] <TB2>     INFO: 655360 events read in total (11165ms).
[15:40:46.915] <TB2>     INFO: Expecting 655360 events.
[15:40:58.630] <TB2>     INFO: 655360 events read in total (11155ms).
[15:40:58.653] <TB2>     INFO: Expecting 655360 events.
[15:41:10.341] <TB2>     INFO: 655360 events read in total (11131ms).
[15:41:10.369] <TB2>     INFO: Expecting 655360 events.
[15:41:22.073] <TB2>     INFO: 655360 events read in total (11149ms).
[15:41:22.105] <TB2>     INFO: Expecting 655360 events.
[15:41:33.821] <TB2>     INFO: 655360 events read in total (11167ms).
[15:41:33.858] <TB2>     INFO: Expecting 655360 events.
[15:41:45.542] <TB2>     INFO: 655360 events read in total (11139ms).
[15:41:45.583] <TB2>     INFO: Expecting 655360 events.
[15:41:57.316] <TB2>     INFO: 655360 events read in total (11192ms).
[15:41:57.361] <TB2>     INFO: Expecting 655360 events.
[15:42:09.085] <TB2>     INFO: 655360 events read in total (11194ms).
[15:42:09.136] <TB2>     INFO: Expecting 655360 events.
[15:42:20.859] <TB2>     INFO: 655360 events read in total (11196ms).
[15:42:20.913] <TB2>     INFO: Expecting 655360 events.
[15:42:32.709] <TB2>     INFO: 655360 events read in total (11267ms).
[15:42:32.767] <TB2>     INFO: Expecting 655360 events.
[15:42:44.483] <TB2>     INFO: 655360 events read in total (11190ms).
[15:42:44.548] <TB2>     INFO: Expecting 655360 events.
[15:42:56.294] <TB2>     INFO: 655360 events read in total (11220ms).
[15:42:56.360] <TB2>     INFO: Expecting 655360 events.
[15:43:08.048] <TB2>     INFO: 655360 events read in total (11161ms).
[15:43:08.118] <TB2>     INFO: Expecting 655360 events.
[15:43:19.875] <TB2>     INFO: 655360 events read in total (11230ms).
[15:43:19.952] <TB2>     INFO: Test took 188563ms.
[15:43:20.049] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:43:20.356] <TB2>     INFO: Expecting 655360 events.
[15:43:32.217] <TB2>     INFO: 655360 events read in total (11146ms).
[15:43:32.227] <TB2>     INFO: Expecting 655360 events.
[15:43:43.922] <TB2>     INFO: 655360 events read in total (11136ms).
[15:43:43.939] <TB2>     INFO: Expecting 655360 events.
[15:43:55.584] <TB2>     INFO: 655360 events read in total (11085ms).
[15:43:55.604] <TB2>     INFO: Expecting 655360 events.
[15:44:07.288] <TB2>     INFO: 655360 events read in total (11121ms).
[15:44:07.311] <TB2>     INFO: Expecting 655360 events.
[15:44:19.061] <TB2>     INFO: 655360 events read in total (11191ms).
[15:44:19.090] <TB2>     INFO: Expecting 655360 events.
[15:44:30.813] <TB2>     INFO: 655360 events read in total (11179ms).
[15:44:30.845] <TB2>     INFO: Expecting 655360 events.
[15:44:42.540] <TB2>     INFO: 655360 events read in total (11145ms).
[15:44:42.576] <TB2>     INFO: Expecting 655360 events.
[15:44:54.197] <TB2>     INFO: 655360 events read in total (11077ms).
[15:44:54.239] <TB2>     INFO: Expecting 655360 events.
[15:45:05.970] <TB2>     INFO: 655360 events read in total (11198ms).
[15:45:06.015] <TB2>     INFO: Expecting 655360 events.
[15:45:17.696] <TB2>     INFO: 655360 events read in total (11145ms).
[15:45:17.745] <TB2>     INFO: Expecting 655360 events.
[15:45:29.462] <TB2>     INFO: 655360 events read in total (11181ms).
[15:45:29.516] <TB2>     INFO: Expecting 655360 events.
[15:45:41.137] <TB2>     INFO: 655360 events read in total (11094ms).
[15:45:41.199] <TB2>     INFO: Expecting 655360 events.
[15:45:52.895] <TB2>     INFO: 655360 events read in total (11170ms).
[15:45:52.956] <TB2>     INFO: Expecting 655360 events.
[15:46:04.679] <TB2>     INFO: 655360 events read in total (11196ms).
[15:46:04.745] <TB2>     INFO: Expecting 655360 events.
[15:46:16.422] <TB2>     INFO: 655360 events read in total (11151ms).
[15:46:16.494] <TB2>     INFO: Expecting 655360 events.
[15:46:28.204] <TB2>     INFO: 655360 events read in total (11183ms).
[15:46:28.278] <TB2>     INFO: Test took 188229ms.
[15:46:28.447] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:28.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:46:28.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:28.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:46:28.448] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:28.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:46:28.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:28.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:46:28.449] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:28.450] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:46:28.450] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:28.450] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:46:28.450] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:28.450] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:46:28.450] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:28.451] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:46:28.451] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:28.451] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:46:28.451] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:28.452] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:46:28.452] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:28.452] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:46:28.452] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:28.452] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:46:28.452] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:28.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:46:28.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:28.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:46:28.453] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:28.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:46:28.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:46:28.454] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:46:28.454] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:28.461] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:28.468] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:28.475] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:28.482] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:28.489] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:46:28.496] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:46:28.503] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:46:28.510] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:46:28.516] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:46:28.523] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:28.530] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:28.537] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:28.544] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:28.551] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:28.558] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:28.565] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:28.572] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:28.579] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:28.585] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:28.592] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:46:28.599] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:46:28.631] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C0.dat
[15:46:28.631] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C1.dat
[15:46:28.631] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C2.dat
[15:46:28.631] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C3.dat
[15:46:28.631] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C4.dat
[15:46:28.631] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C5.dat
[15:46:28.631] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C6.dat
[15:46:28.631] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C7.dat
[15:46:28.632] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C8.dat
[15:46:28.632] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C9.dat
[15:46:28.632] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C10.dat
[15:46:28.632] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C11.dat
[15:46:28.632] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C12.dat
[15:46:28.632] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C13.dat
[15:46:28.632] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C14.dat
[15:46:28.632] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//dacParameters35_C15.dat
[15:46:28.988] <TB2>     INFO: Expecting 41600 events.
[15:46:32.835] <TB2>     INFO: 41600 events read in total (3132ms).
[15:46:32.836] <TB2>     INFO: Test took 4193ms.
[15:46:33.499] <TB2>     INFO: Expecting 41600 events.
[15:46:37.321] <TB2>     INFO: 41600 events read in total (3107ms).
[15:46:37.322] <TB2>     INFO: Test took 4182ms.
[15:46:37.978] <TB2>     INFO: Expecting 41600 events.
[15:46:41.796] <TB2>     INFO: 41600 events read in total (3103ms).
[15:46:41.797] <TB2>     INFO: Test took 4171ms.
[15:46:42.104] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:42.236] <TB2>     INFO: Expecting 2560 events.
[15:46:43.194] <TB2>     INFO: 2560 events read in total (243ms).
[15:46:43.194] <TB2>     INFO: Test took 1090ms.
[15:46:43.196] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:43.703] <TB2>     INFO: Expecting 2560 events.
[15:46:44.662] <TB2>     INFO: 2560 events read in total (244ms).
[15:46:44.662] <TB2>     INFO: Test took 1466ms.
[15:46:44.664] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:45.171] <TB2>     INFO: Expecting 2560 events.
[15:46:46.130] <TB2>     INFO: 2560 events read in total (244ms).
[15:46:46.131] <TB2>     INFO: Test took 1467ms.
[15:46:46.133] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:46.639] <TB2>     INFO: Expecting 2560 events.
[15:46:47.601] <TB2>     INFO: 2560 events read in total (247ms).
[15:46:47.601] <TB2>     INFO: Test took 1468ms.
[15:46:47.603] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:48.109] <TB2>     INFO: Expecting 2560 events.
[15:46:49.067] <TB2>     INFO: 2560 events read in total (243ms).
[15:46:49.068] <TB2>     INFO: Test took 1465ms.
[15:46:49.070] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:49.576] <TB2>     INFO: Expecting 2560 events.
[15:46:50.534] <TB2>     INFO: 2560 events read in total (243ms).
[15:46:50.538] <TB2>     INFO: Test took 1468ms.
[15:46:50.540] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:51.043] <TB2>     INFO: Expecting 2560 events.
[15:46:51.001] <TB2>     INFO: 2560 events read in total (244ms).
[15:46:51.002] <TB2>     INFO: Test took 1462ms.
[15:46:51.004] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:52.510] <TB2>     INFO: Expecting 2560 events.
[15:46:53.468] <TB2>     INFO: 2560 events read in total (243ms).
[15:46:53.469] <TB2>     INFO: Test took 1465ms.
[15:46:53.472] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:53.978] <TB2>     INFO: Expecting 2560 events.
[15:46:54.937] <TB2>     INFO: 2560 events read in total (245ms).
[15:46:54.938] <TB2>     INFO: Test took 1467ms.
[15:46:54.940] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:55.446] <TB2>     INFO: Expecting 2560 events.
[15:46:56.406] <TB2>     INFO: 2560 events read in total (245ms).
[15:46:56.406] <TB2>     INFO: Test took 1466ms.
[15:46:56.408] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:56.915] <TB2>     INFO: Expecting 2560 events.
[15:46:57.874] <TB2>     INFO: 2560 events read in total (244ms).
[15:46:57.874] <TB2>     INFO: Test took 1466ms.
[15:46:57.877] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:58.384] <TB2>     INFO: Expecting 2560 events.
[15:46:59.344] <TB2>     INFO: 2560 events read in total (245ms).
[15:46:59.344] <TB2>     INFO: Test took 1467ms.
[15:46:59.346] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:46:59.854] <TB2>     INFO: Expecting 2560 events.
[15:47:00.813] <TB2>     INFO: 2560 events read in total (244ms).
[15:47:00.814] <TB2>     INFO: Test took 1468ms.
[15:47:00.816] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:01.322] <TB2>     INFO: Expecting 2560 events.
[15:47:02.281] <TB2>     INFO: 2560 events read in total (244ms).
[15:47:02.281] <TB2>     INFO: Test took 1466ms.
[15:47:02.283] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:02.790] <TB2>     INFO: Expecting 2560 events.
[15:47:03.748] <TB2>     INFO: 2560 events read in total (243ms).
[15:47:03.749] <TB2>     INFO: Test took 1466ms.
[15:47:03.752] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:04.258] <TB2>     INFO: Expecting 2560 events.
[15:47:05.217] <TB2>     INFO: 2560 events read in total (244ms).
[15:47:05.217] <TB2>     INFO: Test took 1465ms.
[15:47:05.219] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:05.726] <TB2>     INFO: Expecting 2560 events.
[15:47:06.689] <TB2>     INFO: 2560 events read in total (248ms).
[15:47:06.689] <TB2>     INFO: Test took 1470ms.
[15:47:06.691] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:07.199] <TB2>     INFO: Expecting 2560 events.
[15:47:08.156] <TB2>     INFO: 2560 events read in total (242ms).
[15:47:08.157] <TB2>     INFO: Test took 1466ms.
[15:47:08.160] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:08.665] <TB2>     INFO: Expecting 2560 events.
[15:47:09.623] <TB2>     INFO: 2560 events read in total (243ms).
[15:47:09.624] <TB2>     INFO: Test took 1464ms.
[15:47:09.627] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:10.132] <TB2>     INFO: Expecting 2560 events.
[15:47:11.091] <TB2>     INFO: 2560 events read in total (244ms).
[15:47:11.092] <TB2>     INFO: Test took 1465ms.
[15:47:11.094] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:11.600] <TB2>     INFO: Expecting 2560 events.
[15:47:12.559] <TB2>     INFO: 2560 events read in total (244ms).
[15:47:12.559] <TB2>     INFO: Test took 1466ms.
[15:47:12.561] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:13.067] <TB2>     INFO: Expecting 2560 events.
[15:47:14.028] <TB2>     INFO: 2560 events read in total (246ms).
[15:47:14.029] <TB2>     INFO: Test took 1468ms.
[15:47:14.030] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:14.539] <TB2>     INFO: Expecting 2560 events.
[15:47:15.501] <TB2>     INFO: 2560 events read in total (247ms).
[15:47:15.503] <TB2>     INFO: Test took 1473ms.
[15:47:15.506] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:16.010] <TB2>     INFO: Expecting 2560 events.
[15:47:16.969] <TB2>     INFO: 2560 events read in total (244ms).
[15:47:16.970] <TB2>     INFO: Test took 1464ms.
[15:47:16.972] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:17.478] <TB2>     INFO: Expecting 2560 events.
[15:47:18.436] <TB2>     INFO: 2560 events read in total (243ms).
[15:47:18.436] <TB2>     INFO: Test took 1464ms.
[15:47:18.439] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:18.945] <TB2>     INFO: Expecting 2560 events.
[15:47:19.903] <TB2>     INFO: 2560 events read in total (243ms).
[15:47:19.904] <TB2>     INFO: Test took 1465ms.
[15:47:19.906] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:20.412] <TB2>     INFO: Expecting 2560 events.
[15:47:21.371] <TB2>     INFO: 2560 events read in total (244ms).
[15:47:21.372] <TB2>     INFO: Test took 1467ms.
[15:47:21.374] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:21.882] <TB2>     INFO: Expecting 2560 events.
[15:47:22.839] <TB2>     INFO: 2560 events read in total (242ms).
[15:47:22.840] <TB2>     INFO: Test took 1466ms.
[15:47:22.843] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:23.349] <TB2>     INFO: Expecting 2560 events.
[15:47:24.310] <TB2>     INFO: 2560 events read in total (246ms).
[15:47:24.310] <TB2>     INFO: Test took 1467ms.
[15:47:24.313] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:24.819] <TB2>     INFO: Expecting 2560 events.
[15:47:25.777] <TB2>     INFO: 2560 events read in total (243ms).
[15:47:25.777] <TB2>     INFO: Test took 1465ms.
[15:47:25.779] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:26.285] <TB2>     INFO: Expecting 2560 events.
[15:47:27.245] <TB2>     INFO: 2560 events read in total (245ms).
[15:47:27.245] <TB2>     INFO: Test took 1466ms.
[15:47:27.247] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:47:27.754] <TB2>     INFO: Expecting 2560 events.
[15:47:28.714] <TB2>     INFO: 2560 events read in total (245ms).
[15:47:28.715] <TB2>     INFO: Test took 1469ms.
[15:47:29.736] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 475 seconds
[15:47:29.736] <TB2>     INFO: PH scale (per ROC):    83  69  82  79  86  75  83  82  82  81  76  76  78  76  79  79
[15:47:29.736] <TB2>     INFO: PH offset (per ROC):  162 175 161 172 176 177 171 160 164 159 170 174 170 165 176 175
[15:47:29.908] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:47:29.911] <TB2>     INFO: ######################################################################
[15:47:29.911] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:47:29.911] <TB2>     INFO: ######################################################################
[15:47:29.911] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:47:29.923] <TB2>     INFO: scanning low vcal = 10
[15:47:30.266] <TB2>     INFO: Expecting 41600 events.
[15:47:33.986] <TB2>     INFO: 41600 events read in total (3005ms).
[15:47:33.987] <TB2>     INFO: Test took 4064ms.
[15:47:33.990] <TB2>     INFO: scanning low vcal = 20
[15:47:34.497] <TB2>     INFO: Expecting 41600 events.
[15:47:38.223] <TB2>     INFO: 41600 events read in total (3011ms).
[15:47:38.224] <TB2>     INFO: Test took 4234ms.
[15:47:38.228] <TB2>     INFO: scanning low vcal = 30
[15:47:38.733] <TB2>     INFO: Expecting 41600 events.
[15:47:42.462] <TB2>     INFO: 41600 events read in total (3014ms).
[15:47:42.463] <TB2>     INFO: Test took 4235ms.
[15:47:42.465] <TB2>     INFO: scanning low vcal = 40
[15:47:42.968] <TB2>     INFO: Expecting 41600 events.
[15:47:47.228] <TB2>     INFO: 41600 events read in total (3545ms).
[15:47:47.229] <TB2>     INFO: Test took 4764ms.
[15:47:47.232] <TB2>     INFO: scanning low vcal = 50
[15:47:47.653] <TB2>     INFO: Expecting 41600 events.
[15:47:51.901] <TB2>     INFO: 41600 events read in total (3533ms).
[15:47:51.901] <TB2>     INFO: Test took 4669ms.
[15:47:51.904] <TB2>     INFO: scanning low vcal = 60
[15:47:52.330] <TB2>     INFO: Expecting 41600 events.
[15:47:56.589] <TB2>     INFO: 41600 events read in total (3544ms).
[15:47:56.589] <TB2>     INFO: Test took 4685ms.
[15:47:56.592] <TB2>     INFO: scanning low vcal = 70
[15:47:57.018] <TB2>     INFO: Expecting 41600 events.
[15:48:01.301] <TB2>     INFO: 41600 events read in total (3569ms).
[15:48:01.301] <TB2>     INFO: Test took 4708ms.
[15:48:01.304] <TB2>     INFO: scanning low vcal = 80
[15:48:01.726] <TB2>     INFO: Expecting 41600 events.
[15:48:05.996] <TB2>     INFO: 41600 events read in total (3555ms).
[15:48:05.997] <TB2>     INFO: Test took 4693ms.
[15:48:05.001] <TB2>     INFO: scanning low vcal = 90
[15:48:06.421] <TB2>     INFO: Expecting 41600 events.
[15:48:10.706] <TB2>     INFO: 41600 events read in total (3570ms).
[15:48:10.707] <TB2>     INFO: Test took 4706ms.
[15:48:10.710] <TB2>     INFO: scanning low vcal = 100
[15:48:11.128] <TB2>     INFO: Expecting 41600 events.
[15:48:15.536] <TB2>     INFO: 41600 events read in total (3693ms).
[15:48:15.536] <TB2>     INFO: Test took 4826ms.
[15:48:15.539] <TB2>     INFO: scanning low vcal = 110
[15:48:15.960] <TB2>     INFO: Expecting 41600 events.
[15:48:20.215] <TB2>     INFO: 41600 events read in total (3541ms).
[15:48:20.216] <TB2>     INFO: Test took 4677ms.
[15:48:20.218] <TB2>     INFO: scanning low vcal = 120
[15:48:20.641] <TB2>     INFO: Expecting 41600 events.
[15:48:24.914] <TB2>     INFO: 41600 events read in total (3558ms).
[15:48:24.915] <TB2>     INFO: Test took 4697ms.
[15:48:24.918] <TB2>     INFO: scanning low vcal = 130
[15:48:25.337] <TB2>     INFO: Expecting 41600 events.
[15:48:29.596] <TB2>     INFO: 41600 events read in total (3544ms).
[15:48:29.596] <TB2>     INFO: Test took 4678ms.
[15:48:29.599] <TB2>     INFO: scanning low vcal = 140
[15:48:30.021] <TB2>     INFO: Expecting 41600 events.
[15:48:34.293] <TB2>     INFO: 41600 events read in total (3557ms).
[15:48:34.294] <TB2>     INFO: Test took 4695ms.
[15:48:34.297] <TB2>     INFO: scanning low vcal = 150
[15:48:34.719] <TB2>     INFO: Expecting 41600 events.
[15:48:38.970] <TB2>     INFO: 41600 events read in total (3536ms).
[15:48:38.971] <TB2>     INFO: Test took 4674ms.
[15:48:38.974] <TB2>     INFO: scanning low vcal = 160
[15:48:39.398] <TB2>     INFO: Expecting 41600 events.
[15:48:43.653] <TB2>     INFO: 41600 events read in total (3540ms).
[15:48:43.653] <TB2>     INFO: Test took 4679ms.
[15:48:43.656] <TB2>     INFO: scanning low vcal = 170
[15:48:44.079] <TB2>     INFO: Expecting 41600 events.
[15:48:48.349] <TB2>     INFO: 41600 events read in total (3554ms).
[15:48:48.349] <TB2>     INFO: Test took 4693ms.
[15:48:48.354] <TB2>     INFO: scanning low vcal = 180
[15:48:48.774] <TB2>     INFO: Expecting 41600 events.
[15:48:53.041] <TB2>     INFO: 41600 events read in total (3552ms).
[15:48:53.041] <TB2>     INFO: Test took 4687ms.
[15:48:53.044] <TB2>     INFO: scanning low vcal = 190
[15:48:53.463] <TB2>     INFO: Expecting 41600 events.
[15:48:57.735] <TB2>     INFO: 41600 events read in total (3557ms).
[15:48:57.736] <TB2>     INFO: Test took 4692ms.
[15:48:57.739] <TB2>     INFO: scanning low vcal = 200
[15:48:58.162] <TB2>     INFO: Expecting 41600 events.
[15:49:02.415] <TB2>     INFO: 41600 events read in total (3538ms).
[15:49:02.415] <TB2>     INFO: Test took 4676ms.
[15:49:02.419] <TB2>     INFO: scanning low vcal = 210
[15:49:02.841] <TB2>     INFO: Expecting 41600 events.
[15:49:07.099] <TB2>     INFO: 41600 events read in total (3543ms).
[15:49:07.100] <TB2>     INFO: Test took 4681ms.
[15:49:07.103] <TB2>     INFO: scanning low vcal = 220
[15:49:07.527] <TB2>     INFO: Expecting 41600 events.
[15:49:11.790] <TB2>     INFO: 41600 events read in total (3548ms).
[15:49:11.791] <TB2>     INFO: Test took 4688ms.
[15:49:11.794] <TB2>     INFO: scanning low vcal = 230
[15:49:12.216] <TB2>     INFO: Expecting 41600 events.
[15:49:16.486] <TB2>     INFO: 41600 events read in total (3556ms).
[15:49:16.486] <TB2>     INFO: Test took 4692ms.
[15:49:16.489] <TB2>     INFO: scanning low vcal = 240
[15:49:16.913] <TB2>     INFO: Expecting 41600 events.
[15:49:21.200] <TB2>     INFO: 41600 events read in total (3572ms).
[15:49:21.201] <TB2>     INFO: Test took 4712ms.
[15:49:21.204] <TB2>     INFO: scanning low vcal = 250
[15:49:21.627] <TB2>     INFO: Expecting 41600 events.
[15:49:25.883] <TB2>     INFO: 41600 events read in total (3541ms).
[15:49:25.884] <TB2>     INFO: Test took 4680ms.
[15:49:25.888] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:49:26.310] <TB2>     INFO: Expecting 41600 events.
[15:49:30.569] <TB2>     INFO: 41600 events read in total (3544ms).
[15:49:30.569] <TB2>     INFO: Test took 4681ms.
[15:49:30.573] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:49:30.996] <TB2>     INFO: Expecting 41600 events.
[15:49:35.279] <TB2>     INFO: 41600 events read in total (3568ms).
[15:49:35.280] <TB2>     INFO: Test took 4707ms.
[15:49:35.283] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:49:35.702] <TB2>     INFO: Expecting 41600 events.
[15:49:39.956] <TB2>     INFO: 41600 events read in total (3539ms).
[15:49:39.956] <TB2>     INFO: Test took 4673ms.
[15:49:39.959] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:49:40.384] <TB2>     INFO: Expecting 41600 events.
[15:49:44.665] <TB2>     INFO: 41600 events read in total (3567ms).
[15:49:44.666] <TB2>     INFO: Test took 4707ms.
[15:49:44.670] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:49:45.092] <TB2>     INFO: Expecting 41600 events.
[15:49:49.348] <TB2>     INFO: 41600 events read in total (3542ms).
[15:49:49.349] <TB2>     INFO: Test took 4679ms.
[15:49:49.888] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:49:49.893] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:49:49.893] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:49:49.893] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:49:49.893] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:49:49.893] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:49:49.894] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:49:49.894] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:49:49.894] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:49:49.894] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:49:49.894] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:49:49.894] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:49:49.895] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:49:49.895] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:49:49.895] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:49:49.895] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:49:49.895] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:50:28.703] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:50:28.703] <TB2>     INFO: non-linearity mean:  0.951 0.959 0.957 0.956 0.962 0.960 0.960 0.951 0.962 0.964 0.954 0.953 0.958 0.961 0.963 0.954
[15:50:28.703] <TB2>     INFO: non-linearity RMS:   0.006 0.008 0.007 0.007 0.005 0.005 0.006 0.006 0.005 0.004 0.006 0.007 0.006 0.006 0.005 0.006
[15:50:28.703] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:50:28.726] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:50:28.748] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:50:28.771] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:50:28.793] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:50:28.815] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:50:28.837] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:50:28.859] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:50:28.882] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:50:28.904] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:50:28.926] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:50:28.949] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:50:28.971] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:50:28.993] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:50:29.015] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:50:29.038] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-O-1-33_FPIXTest-17C-Nebraska-160520-1426_2016-05-20_14h27m_1463772474//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:50:29.060] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:50:29.060] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:50:29.067] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:50:29.067] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:50:29.070] <TB2>     INFO: ######################################################################
[15:50:29.070] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:50:29.070] <TB2>     INFO: ######################################################################
[15:50:29.073] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:50:29.084] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:50:29.084] <TB2>     INFO:     run 1 of 1
[15:50:29.084] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:50:29.426] <TB2>     INFO: Expecting 3120000 events.
[15:51:20.078] <TB2>     INFO: 1253445 events read in total (49936ms).
[15:52:09.381] <TB2>     INFO: 2501865 events read in total (99239ms).
[15:52:33.873] <TB2>     INFO: 3120000 events read in total (123732ms).
[15:52:33.922] <TB2>     INFO: Test took 124839ms.
[15:52:34.009] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:52:34.143] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:52:35.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:52:36.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:52:38.380] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:52:39.855] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:52:41.269] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:52:42.711] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:52:44.187] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:52:45.593] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:52:47.010] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:52:48.433] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:52:49.823] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:52:51.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:52:52.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:52:54.224] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:52:55.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:52:57.242] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 401698816
[15:52:57.271] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:52:57.271] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.9977, RMS = 1.68799
[15:52:57.271] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:52:57.271] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:52:57.271] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.4274, RMS = 1.67303
[15:52:57.271] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:52:57.272] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:52:57.272] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.6544, RMS = 1.89593
[15:52:57.272] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 79
[15:52:57.272] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:52:57.272] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.7365, RMS = 1.97468
[15:52:57.272] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 77
[15:52:57.273] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:52:57.273] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.9287, RMS = 1.80919
[15:52:57.273] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:52:57.274] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:52:57.274] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.422, RMS = 1.66547
[15:52:57.274] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:52:57.275] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:52:57.275] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1888, RMS = 1.47677
[15:52:57.275] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:52:57.275] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:52:57.275] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.9786, RMS = 1.68087
[15:52:57.275] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:52:57.276] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:52:57.276] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.4926, RMS = 2.02134
[15:52:57.276] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:52:57.276] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:52:57.276] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.9412, RMS = 1.79704
[15:52:57.276] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[15:52:57.277] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:52:57.277] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.6151, RMS = 2.1024
[15:52:57.277] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:52:57.277] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:52:57.277] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.8031, RMS = 2.41196
[15:52:57.277] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:52:57.279] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:52:57.279] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.0375, RMS = 1.98613
[15:52:57.279] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:52:57.279] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:52:57.279] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.101, RMS = 1.88866
[15:52:57.279] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[15:52:57.280] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:52:57.280] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.9292, RMS = 1.69142
[15:52:57.280] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[15:52:57.280] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:52:57.280] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.3173, RMS = 1.81105
[15:52:57.280] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[15:52:57.281] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:52:57.281] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.7805, RMS = 1.30092
[15:52:57.281] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:52:57.281] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:52:57.281] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.3405, RMS = 1.9454
[15:52:57.281] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:52:57.283] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:52:57.283] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.9996, RMS = 2.20025
[15:52:57.283] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:52:57.283] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:52:57.283] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.7756, RMS = 2.38924
[15:52:57.283] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[15:52:57.284] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:52:57.284] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.3194, RMS = 1.6087
[15:52:57.284] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:52:57.284] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:52:57.284] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.6608, RMS = 1.9279
[15:52:57.284] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:52:57.285] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:52:57.285] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.7181, RMS = 1.0832
[15:52:57.285] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:52:57.285] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:52:57.285] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.7745, RMS = 1.1742
[15:52:57.285] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:52:57.286] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:52:57.287] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5072, RMS = 1.5264
[15:52:57.287] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:52:57.287] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:52:57.287] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.3317, RMS = 1.25135
[15:52:57.287] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:52:57.288] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:52:57.288] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.9647, RMS = 1.51191
[15:52:57.288] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:52:57.288] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:52:57.288] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.6933, RMS = 1.70595
[15:52:57.288] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:52:57.289] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:52:57.289] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.3698, RMS = 2.00106
[15:52:57.289] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:52:57.289] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:52:57.289] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.9002, RMS = 2.38492
[15:52:57.289] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:52:57.290] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:52:57.291] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4848, RMS = 2.03695
[15:52:57.291] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[15:52:57.291] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:52:57.291] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6002, RMS = 1.62561
[15:52:57.291] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:52:57.294] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[15:52:57.294] <TB2>     INFO: number of dead bumps (per ROC):     0    2    6    0    0    2    0    1    0    0    0    0    0    0    0    0
[15:52:57.294] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:52:57.391] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:52:57.391] <TB2>     INFO: enter test to run
[15:52:57.391] <TB2>     INFO:   test:  no parameter change
[15:52:57.392] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.1mA
[15:52:57.393] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.9mA
[15:52:57.393] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.7 C
[15:52:57.393] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:52:57.923] <TB2>    QUIET: Connection to board 141 closed.
[15:52:57.924] <TB2>     INFO: pXar: this is the end, my friend
[15:52:57.924] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
