// Copyright 2022 the V8 project authors. All rights reserved.
// Use of this source code is governed by a BSD-style license that can be
// found in the LICENSE file.
#ifndef jit_riscv64_base_Base_riscv_i_h_
#define jit_riscv64_base_Base_riscv_i_h_

#include <stdint.h>

#include "jit/riscv64/base/base-assembler-riscv.h"
#include "jit/riscv64/constant/Constant-riscv64.h"

namespace js {
namespace jit {

class AssemblerRISCVI : public AssemblerRiscvBase {
 public:
  void lui(Register rd, int32_t imm20);
  void auipc(Register rd, int32_t imm20);

  // Jumps
  BufferOffset jal(Register rd, int32_t imm20, LabelDoc doc);
  BufferOffset jalr(Register rd, Register rs1, int16_t imm12,
                    LabelDoc doc = {});

  // Branches
  BufferOffset beq(Register rs1, Register rs2, int16_t imm12, LabelDoc doc);
  BufferOffset bne(Register rs1, Register rs2, int16_t imm12, LabelDoc doc);
  BufferOffset blt(Register rs1, Register rs2, int16_t imm12, LabelDoc doc);
  BufferOffset bge(Register rs1, Register rs2, int16_t imm12, LabelDoc doc);
  BufferOffset bltu(Register rs1, Register rs2, int16_t imm12, LabelDoc doc);
  BufferOffset bgeu(Register rs1, Register rs2, int16_t imm12, LabelDoc doc);
  // Loads
  void lb(Register rd, Register rs1, int16_t imm12);
  void lh(Register rd, Register rs1, int16_t imm12);
  void lw(Register rd, Register rs1, int16_t imm12);
  void lbu(Register rd, Register rs1, int16_t imm12);
  void lhu(Register rd, Register rs1, int16_t imm12);

  // Stores
  void sb(Register source, Register base, int16_t imm12);
  void sh(Register source, Register base, int16_t imm12);
  void sw(Register source, Register base, int16_t imm12);

  // Arithmetic with immediate
  void addi(Register rd, Register rs1, int16_t imm12);
  void slti(Register rd, Register rs1, int16_t imm12);
  void sltiu(Register rd, Register rs1, int16_t imm12);
  void xori(Register rd, Register rs1, int16_t imm12);
  void ori(Register rd, Register rs1, int16_t imm12);
  void andi(Register rd, Register rs1, int16_t imm12);
  void slli(Register rd, Register rs1, uint8_t shamt);
  void srli(Register rd, Register rs1, uint8_t shamt);
  void srai(Register rd, Register rs1, uint8_t shamt);

  // Arithmetic
  void add(Register rd, Register rs1, Register rs2);
  void sub(Register rd, Register rs1, Register rs2);
  void sll(Register rd, Register rs1, Register rs2);
  void slt(Register rd, Register rs1, Register rs2);
  void sltu(Register rd, Register rs1, Register rs2);
  void xor_(Register rd, Register rs1, Register rs2);
  void srl(Register rd, Register rs1, Register rs2);
  void sra(Register rd, Register rs1, Register rs2);
  void or_(Register rd, Register rs1, Register rs2);
  void and_(Register rd, Register rs1, Register rs2);

  // Other pseudo instructions that are not part of RISCV pseudo assemly
  void nor(Register rd, Register rs, Register rt) {
    or_(rd, rs, rt);
    not_(rd, rd);
  }

  void nop() { addi(zero_reg, zero_reg, 0); }

  // Memory fences
  void fence(uint8_t pred, uint8_t succ);
  void fence_tso();

  // Environment call / break
  void ecall();
  void ebreak();

  void sync() { fence(0b1111, 0b1111); }

  // This is a de facto standard (as set by GNU binutils) 32-bit unimplemented
  // instruction (i.e., it should always trap, if your implementation has
  // invalid instruction traps).
  void unimp();

  // Branches
  BufferOffset beqz(Register rs, int16_t imm13, LabelDoc doc) {
    return beq(rs, zero_reg, imm13, doc);
  }
  BufferOffset bnez(Register rs, int16_t imm13, LabelDoc doc) {
    return bne(rs, zero_reg, imm13, doc);
  }
  BufferOffset blez(Register rs, int16_t imm13, LabelDoc doc) {
    return bge(zero_reg, rs, imm13, doc);
  }
  BufferOffset bgez(Register rs, int16_t imm13, LabelDoc doc) {
    return bge(rs, zero_reg, imm13, doc);
  }
  BufferOffset bltz(Register rs, int16_t imm13, LabelDoc doc) {
    return blt(rs, zero_reg, imm13, doc);
  }
  BufferOffset bgtz(Register rs, int16_t imm13, LabelDoc doc) {
    return blt(zero_reg, rs, imm13, doc);
  }

  BufferOffset bgt(Register rs1, Register rs2, int16_t imm13, LabelDoc doc) {
    return blt(rs2, rs1, imm13, doc);
  }
  BufferOffset ble(Register rs1, Register rs2, int16_t imm13, LabelDoc doc) {
    return bge(rs2, rs1, imm13, doc);
  }
  BufferOffset bgtu(Register rs1, Register rs2, int16_t imm13, LabelDoc doc) {
    return bltu(rs2, rs1, imm13, doc);
  }
  BufferOffset bleu(Register rs1, Register rs2, int16_t imm13, LabelDoc doc) {
    return bgeu(rs2, rs1, imm13, doc);
  }

  BufferOffset j(int32_t imm21, LabelDoc doc) {
    return jal(zero_reg, imm21, doc);
  }
  BufferOffset jal(int32_t imm21, LabelDoc doc) { return jal(ra, imm21, doc); }
  BufferOffset jr(Register rs) { return jalr(zero_reg, rs, 0); }
  BufferOffset jr(Register rs, int32_t imm12, LabelDoc doc) {
    return jalr(zero_reg, rs, imm12, doc);
  }
  BufferOffset jalr(Register rs, int32_t imm12, LabelDoc doc) {
    return jalr(ra, rs, imm12, doc);
  }
  BufferOffset jalr(Register rs) { return jalr(ra, rs, 0); }
  void call(int32_t offset) {
    auto [high20, low12] = ToHigh20Low12(offset);
    auipc(ra, high20);
    jalr(ra, ra, low12);
  }

  void mv(Register rd, Register rs) { addi(rd, rs, 0); }
  void not_(Register rd, Register rs) { xori(rd, rs, -1); }
  void neg(Register rd, Register rs) { sub(rd, zero_reg, rs); }
  void seqz(Register rd, Register rs) { sltiu(rd, rs, 1); }
  void snez(Register rd, Register rs) { sltu(rd, zero_reg, rs); }
  void sltz(Register rd, Register rs) { slt(rd, rs, zero_reg); }
  void sgtz(Register rd, Register rs) { slt(rd, zero_reg, rs); }

  void lwu(Register rd, Register rs1, int16_t imm12);
  void ld(Register rd, Register rs1, int16_t imm12);
  void sd(Register source, Register base, int16_t imm12);
  void addiw(Register rd, Register rs1, int16_t imm12);
  void slliw(Register rd, Register rs1, uint8_t shamt);
  void srliw(Register rd, Register rs1, uint8_t shamt);
  void sraiw(Register rd, Register rs1, uint8_t shamt);
  void addw(Register rd, Register rs1, Register rs2);
  void subw(Register rd, Register rs1, Register rs2);
  void sllw(Register rd, Register rs1, Register rs2);
  void srlw(Register rd, Register rs1, Register rs2);
  void sraw(Register rd, Register rs1, Register rs2);
  void negw(Register rd, Register rs) { subw(rd, zero_reg, rs); }
  void sext_w(Register rd, Register rs) { addiw(rd, rs, 0); }
  void zext_b(Register rd, Register rs) { andi(rd, rs, 255); }
};

}  // namespace jit
}  // namespace js

#endif  // jit_riscv64_base_Base_riscv_I_h_
