[{"DBLP title": "Compiler-Assisted Memory Encryption for Embedded Processors.", "DBLP authors": ["Vijay Nagarajan", "Rajiv Gupta", "Arvind Krishnaswamy"], "year": 2007, "MAG papers": [{"PaperId": 1503949999, "PaperTitle": "compiler assisted memory encryption for embedded processors", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of arizona": 3.0}}], "source": "ES"}, {"DBLP title": "Leveraging High Performance Data Cache Techniques to Save Power in Embedded Systems.", "DBLP authors": ["Major Bhadauria", "Sally A. McKee", "Karan Singh", "Gary S. Tyson"], "year": 2007, "MAG papers": [{"PaperId": 42453000, "PaperTitle": "leveraging high performance data cache techniques to save power in embedded systems", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"cornell university": 3.0, "florida state university": 1.0}}], "source": "ES"}, {"DBLP title": "Applying Decay to Reduce Dynamic Power in Set-Associative Caches.", "DBLP authors": ["Georgios Keramidas", "Polychronis Xekalakis", "Stefanos Kaxiras"], "year": 2007, "MAG papers": [{"PaperId": 1608423322, "PaperTitle": "applying decay to reduce dynamic power in set associative caches", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of patras": 3.0}}], "source": "ES"}, {"DBLP title": "Virtual Registers: Reducing Register Pressure Without Enlarging the Register File.", "DBLP authors": ["Jun Yan", "Wei Zhang"], "year": 2007, "MAG papers": [{"PaperId": 1606120427, "PaperTitle": "virtual registers reducing register pressure without enlarging the register file", "Year": 2007, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"southern illinois university carbondale": 2.0}}], "source": "ES"}, {"DBLP title": "Bounds Checking with Taint-Based Analysis.", "DBLP authors": ["Weihaw Chuang", "Satish Narayanasamy", "Brad Calder", "Ranjit Jhala"], "year": 2007, "MAG papers": [{"PaperId": 1569451733, "PaperTitle": "bounds checking with taint based analysis", "Year": 2007, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Reducing Exit Stub Memory Consumption in Code Caches.", "DBLP authors": ["Apala Guha", "Kim M. Hazelwood", "Mary Lou Soffa"], "year": 2007, "MAG papers": [{"PaperId": 1565779629, "PaperTitle": "reducing exit stub memory consumption in code caches", "Year": 2007, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of virginia": 3.0}}], "source": "ES"}, {"DBLP title": "Reducing Branch Misprediction Penalties Via Adaptive Pipeline Scaling.", "DBLP authors": ["Chang-Ching Yeh", "Kuei-Chung Chang", "Tien-Fu Chen", "Chingwei Yeh"], "year": 2007, "MAG papers": [{"PaperId": 1501484937, "PaperTitle": "reducing branch misprediction penalties via adaptive pipeline scaling", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national chung cheng university": 4.0}}], "source": "ES"}, {"DBLP title": "Fetch Gating Control Through Speculative Instruction Window Weighting.", "DBLP authors": ["Hans Vandierendonck", "Andr\u00e9 Seznec"], "year": 2007, "MAG papers": [{"PaperId": 1621841666, "PaperTitle": "fetch gating control through speculative instruction window weighting", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"french institute for research in computer science and automation": 1.0, "ghent university": 1.0}}], "source": "ES"}, {"DBLP title": "Dynamic Capacity-Speed Tradeoffs in SMT Processor Caches.", "DBLP authors": ["Sonia L\u00f3pez", "Steve Dropsho", "David H. Albonesi", "Oscar Garnica", "Juan Lanchares"], "year": 2007, "MAG papers": [{"PaperId": 2139768739, "PaperTitle": "dynamic capacity speed tradeoffs in smt processor caches", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"complutense university of madrid": 3.0, "cornell university": 1.0, "ecole polytechnique federale de lausanne": 1.0}}], "source": "ES"}, {"DBLP title": "Branch History Matching: Branch Predictor Warmup for Sampled Simulation.", "DBLP authors": ["Simon Kluyskens", "Lieven Eeckhout"], "year": 2007, "MAG papers": [{"PaperId": 1515845332, "PaperTitle": "branch history matching branch predictor warmup for sampled simulation", "Year": 2007, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"ghent university": 2.0}}, {"PaperId": 2732350482, "PaperTitle": "branch history matching branch predictor warmup for sampled simulation", "Year": 2007, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ghent university": 2.0}}], "source": "ES"}, {"DBLP title": "Sunflower :  Full-System, Embedded Microarchitecture Evaluation.", "DBLP authors": ["Phillip Stanley-Marbell", "Diana Marculescu"], "year": 2007, "MAG papers": [{"PaperId": 1525113605, "PaperTitle": "sunflower full system embedded microarchitecture evaluation", "Year": 2007, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Program Power Behavior Characterization.", "DBLP authors": ["Chunling Hu", "Daniel A. Jim\u00e9nez", "Ulrich Kremer"], "year": 2007, "MAG papers": [{"PaperId": 1499590209, "PaperTitle": "efficient program power behavior characterization", "Year": 2007, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"rutgers university": 3.0}}], "source": "ES"}, {"DBLP title": "Performance/Energy Optimization of DSP Transforms on the XScale Processor.", "DBLP authors": ["Paolo D'Alberto", "Markus P\u00fcschel", "Franz Franchetti"], "year": 2007, "MAG papers": [{"PaperId": 2136268965, "PaperTitle": "performance energy optimization of dsp transforms on the xscale processor", "Year": 2007, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"carnegie mellon university": 3.0}}], "source": "ES"}, {"DBLP title": "Arx: A Toolset for the Efficient Simulation and Direct Synthesis of High-Performance Signal Processing Algorithms.", "DBLP authors": ["Klaas L. Hofstra", "Sabih H. Gerez"], "year": 2007, "MAG papers": [{"PaperId": 2104771505, "PaperTitle": "arx a toolset for the efficient simulation and direct synthesis of high performance signal processing algorithms", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of twente": 2.0}}], "source": "ES"}, {"DBLP title": "A Throughput-Driven Task Creation and Mapping for Network Processors.", "DBLP authors": ["Lixia Liu", "Xiao-Feng Li", "Michael K. Chen", "Roy Dz-Ching Ju"], "year": 2007, "MAG papers": [{"PaperId": 1528437777, "PaperTitle": "a throughput driven task creation and mapping for network processors", "Year": 2007, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"intel": 4.0}}], "source": "ES"}, {"DBLP title": "MiDataSets: Creating the Conditions for a More Realistic Evaluation of Iterative Optimization.", "DBLP authors": ["Grigori Fursin", "John Cavazos", "Michael F. P. O'Boyle", "Olivier Temam"], "year": 2007, "MAG papers": [], "source": null}, {"DBLP title": "Evaluation of Offset Assignment Heuristics.", "DBLP authors": ["Johnny Huynh", "Jos\u00e9 Nelson Amaral", "Paul Berube", "Sid Ahmed Ali Touati"], "year": 2007, "MAG papers": [{"PaperId": 1594807353, "PaperTitle": "evaluation of offset assignment heuristics", "Year": 2007, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of alberta": 3.0}}], "source": "ES"}, {"DBLP title": "Customizing the Datapath and ISA of Soft VLIW Processors.", "DBLP authors": ["Mazen A. R. Saghir", "Mohamad El-Majzoub", "Patrick Akl"], "year": 2007, "MAG papers": [{"PaperId": 1898117145, "PaperTitle": "customizing the datapath and isa of soft vliw processors", "Year": 2007, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"american university of beirut": 3.0}}, {"PaperId": 2805204377, "PaperTitle": "customizing the datapath and isa of soft vliw processors", "Year": 2007, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Instruction Set Extension Generation with Considering Physical Constraints.", "DBLP authors": ["I-Wei Wu", "Shih-Chia Huang", "Chung-Ping Chung", "Jean Jyh-Jiun Shann"], "year": 2007, "MAG papers": [{"PaperId": 2164684345, "PaperTitle": "instruction set extension generation with considering physical constraints", "Year": 2007, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national chiao tung university": 4.0}}], "source": "ES"}]