{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487807242134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487807242134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 05:17:22 2017 " "Processing started: Thu Feb 23 05:17:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487807242134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487807242134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off p5 -c p5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off p5 -c p5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487807242134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1487807242364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1487807242364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p5.v 1 1 " "Found 1 design units, including 1 entities, in source file p5.v" { { "Info" "ISGN_ENTITY_NAME" "1 p5 " "Found entity 1: p5" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487807253016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487807253016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487807253016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487807253016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flop_p.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flop_p.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flop_p " "Found entity 1: D_flop_p" {  } { { "D_flop_p.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/D_flop_p.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487807253016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487807253016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flop_n.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flop_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_flop_n " "Found entity 1: D_flop_n" {  } { { "D_flop_n.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/D_flop_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487807253016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1487807253016 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "p5 " "Elaborating entity \"p5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1487807253036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flop_p D_flop_p:DA1 " "Elaborating entity \"D_flop_p\" for hierarchy \"D_flop_p:DA1\"" {  } { { "p5.v" "DA1" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487807253036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_flop_n D_flop_n:DB1 " "Elaborating entity \"D_flop_n\" for hierarchy \"D_flop_n:DB1\"" {  } { { "p5.v" "DB1" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487807253036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD BCD:seg0 " "Elaborating entity \"BCD\" for hierarchy \"BCD:seg0\"" {  } { { "p5.v" "seg0" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487807253036 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[3\] " "Net \"H\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[2\] " "Net \"H\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[1\] " "Net \"H\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1487807253046 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[3\] " "Net \"G\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[2\] " "Net \"G\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[1\] " "Net \"G\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[3\] " "Net \"H\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[2\] " "Net \"H\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[1\] " "Net \"H\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1487807253046 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[3\] " "Net \"F\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[2\] " "Net \"F\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[1\] " "Net \"F\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[3\] " "Net \"G\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[2\] " "Net \"G\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[1\] " "Net \"G\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[3\] " "Net \"H\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[2\] " "Net \"H\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[1\] " "Net \"H\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1487807253046 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "E\[3\] " "Net \"E\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "E\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "E\[2\] " "Net \"E\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "E\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "E\[1\] " "Net \"E\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "E\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[3\] " "Net \"F\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[2\] " "Net \"F\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[1\] " "Net \"F\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[3\] " "Net \"G\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[2\] " "Net \"G\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[1\] " "Net \"G\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[3\] " "Net \"H\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[2\] " "Net \"H\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[1\] " "Net \"H\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1487807253046 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D\[3\] " "Net \"D\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "D\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D\[2\] " "Net \"D\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "D\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D\[1\] " "Net \"D\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "D\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "E\[3\] " "Net \"E\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "E\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "E\[2\] " "Net \"E\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "E\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "E\[1\] " "Net \"E\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "E\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[3\] " "Net \"F\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[2\] " "Net \"F\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[1\] " "Net \"F\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[3\] " "Net \"G\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[2\] " "Net \"G\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[1\] " "Net \"G\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[3\] " "Net \"H\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[2\] " "Net \"H\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[1\] " "Net \"H\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1487807253046 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "C\[3\] " "Net \"C\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "C\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "C\[2\] " "Net \"C\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "C\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "C\[1\] " "Net \"C\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "C\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D\[3\] " "Net \"D\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "D\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D\[2\] " "Net \"D\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "D\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D\[1\] " "Net \"D\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "D\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "E\[3\] " "Net \"E\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "E\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "E\[2\] " "Net \"E\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "E\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "E\[1\] " "Net \"E\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "E\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[3\] " "Net \"F\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[2\] " "Net \"F\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[1\] " "Net \"F\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[3\] " "Net \"G\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[2\] " "Net \"G\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[1\] " "Net \"G\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[3\] " "Net \"H\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[2\] " "Net \"H\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[1\] " "Net \"H\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1487807253046 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B\[3\] " "Net \"B\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "B\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B\[2\] " "Net \"B\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "B\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B\[1\] " "Net \"B\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "B\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "C\[3\] " "Net \"C\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "C\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "C\[2\] " "Net \"C\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "C\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "C\[1\] " "Net \"C\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "C\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D\[3\] " "Net \"D\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "D\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D\[2\] " "Net \"D\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "D\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D\[1\] " "Net \"D\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "D\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "E\[3\] " "Net \"E\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "E\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "E\[2\] " "Net \"E\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "E\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "E\[1\] " "Net \"E\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "E\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[3\] " "Net \"F\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[2\] " "Net \"F\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[1\] " "Net \"F\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[3\] " "Net \"G\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[2\] " "Net \"G\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[1\] " "Net \"G\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[3\] " "Net \"H\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[2\] " "Net \"H\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[1\] " "Net \"H\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253046 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1487807253046 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A\[3\] " "Net \"A\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "A\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A\[2\] " "Net \"A\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "A\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "A\[1\] " "Net \"A\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "A\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B\[3\] " "Net \"B\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "B\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B\[2\] " "Net \"B\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "B\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "B\[1\] " "Net \"B\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "B\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "C\[3\] " "Net \"C\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "C\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "C\[2\] " "Net \"C\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "C\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "C\[1\] " "Net \"C\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "C\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D\[3\] " "Net \"D\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "D\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D\[2\] " "Net \"D\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "D\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "D\[1\] " "Net \"D\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "D\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "E\[3\] " "Net \"E\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "E\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "E\[2\] " "Net \"E\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "E\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "E\[1\] " "Net \"E\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "E\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[3\] " "Net \"F\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[2\] " "Net \"F\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "F\[1\] " "Net \"F\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "F\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[3\] " "Net \"G\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[2\] " "Net \"G\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "G\[1\] " "Net \"G\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "G\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[3\] " "Net \"H\[3\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[3\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[2\] " "Net \"H\[2\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[2\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "H\[1\] " "Net \"H\[1\]\" is missing source, defaulting to GND" {  } { { "p5.v" "H\[1\]" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 8 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1487807253056 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1487807253056 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1487807253406 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[1\] GND " "Pin \"LEDs\[1\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[2\] GND " "Pin \"LEDs\[2\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[6\] VCC " "Pin \"LEDs\[6\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[8\] GND " "Pin \"LEDs\[8\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[9\] GND " "Pin \"LEDs\[9\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[13\] VCC " "Pin \"LEDs\[13\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[15\] GND " "Pin \"LEDs\[15\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[16\] GND " "Pin \"LEDs\[16\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[20\] VCC " "Pin \"LEDs\[20\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[22\] GND " "Pin \"LEDs\[22\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[23\] GND " "Pin \"LEDs\[23\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[27\] VCC " "Pin \"LEDs\[27\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[29\] GND " "Pin \"LEDs\[29\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[30\] GND " "Pin \"LEDs\[30\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[34\] VCC " "Pin \"LEDs\[34\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[36\] GND " "Pin \"LEDs\[36\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[36]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[37\] GND " "Pin \"LEDs\[37\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[37]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[41\] VCC " "Pin \"LEDs\[41\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[41]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[43\] GND " "Pin \"LEDs\[43\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[43]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[44\] GND " "Pin \"LEDs\[44\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[44]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[48\] VCC " "Pin \"LEDs\[48\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[48]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[50\] GND " "Pin \"LEDs\[50\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[50]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[51\] GND " "Pin \"LEDs\[51\]\" is stuck at GND" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[51]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs\[55\] VCC " "Pin \"LEDs\[55\]\" is stuck at VCC" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1487807253416 "|p5|LEDs[55]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1487807253416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1487807253496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1487807253946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1487807253946 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In\[1\] " "No output dependent on input pin \"In\[1\]\"" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487807253996 "|p5|In[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In\[2\] " "No output dependent on input pin \"In\[2\]\"" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487807253996 "|p5|In[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In\[3\] " "No output dependent on input pin \"In\[3\]\"" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487807253996 "|p5|In[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In\[5\] " "No output dependent on input pin \"In\[5\]\"" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487807253996 "|p5|In[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In\[6\] " "No output dependent on input pin \"In\[6\]\"" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487807253996 "|p5|In[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In\[7\] " "No output dependent on input pin \"In\[7\]\"" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487807253996 "|p5|In[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In\[9\] " "No output dependent on input pin \"In\[9\]\"" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487807253996 "|p5|In[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In\[10\] " "No output dependent on input pin \"In\[10\]\"" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487807253996 "|p5|In[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In\[11\] " "No output dependent on input pin \"In\[11\]\"" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487807253996 "|p5|In[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In\[13\] " "No output dependent on input pin \"In\[13\]\"" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487807253996 "|p5|In[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In\[14\] " "No output dependent on input pin \"In\[14\]\"" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487807253996 "|p5|In[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "In\[15\] " "No output dependent on input pin \"In\[15\]\"" {  } { { "p5.v" "" { Text "F:/Work/FPGA/Board/Lab3/P5/p5.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1487807253996 "|p5|In[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1487807253996 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1487807253996 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1487807253996 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1487807253996 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1487807253996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487807254016 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 23 05:17:34 2017 " "Processing ended: Thu Feb 23 05:17:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487807254016 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487807254016 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487807254016 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1487807254016 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1487807255066 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487807255066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 05:17:34 2017 " "Processing started: Thu Feb 23 05:17:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487807255066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1487807255066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off p5 -c p5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off p5 -c p5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1487807255066 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1487807255146 ""}
{ "Info" "0" "" "Project  = p5" {  } {  } 0 0 "Project  = p5" 0 0 "Fitter" 0 0 1487807255146 ""}
{ "Info" "0" "" "Revision = p5" {  } {  } 0 0 "Revision = p5" 0 0 "Fitter" 0 0 1487807255146 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1487807255226 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1487807255226 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "p5 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"p5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1487807255236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487807255296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1487807255296 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1487807255606 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1487807255616 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1487807255666 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1487807255666 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1487807255666 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1487807255666 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1487807255666 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1487807255666 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1487807255666 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1487807255666 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1487807255666 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1487807255666 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/Work/FPGA/Board/Lab3/P5/" { { 0 { 0 ""} 0 187 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1487807255676 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/Work/FPGA/Board/Lab3/P5/" { { 0 { 0 ""} 0 189 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1487807255676 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/Work/FPGA/Board/Lab3/P5/" { { 0 { 0 ""} 0 191 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1487807255676 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/Work/FPGA/Board/Lab3/P5/" { { 0 { 0 ""} 0 193 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1487807255676 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/16.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/Work/FPGA/Board/Lab3/P5/" { { 0 { 0 ""} 0 195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1487807255676 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1487807255676 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1487807255676 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p5.sdc " "Synopsys Design Constraints File file not found: 'p5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1487807256656 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1487807256656 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1487807256656 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1487807256656 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1487807256656 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1487807256936 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487807256936 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1487807256936 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1487807256936 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1487807256946 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1487807256946 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1487807256946 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1487807256946 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1487807256966 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1487807256966 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1487807256966 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487807257026 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1487807257026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1487807259987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487807260127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1487807260167 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1487807260507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487807260507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1487807260747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "F:/Work/FPGA/Board/Lab3/P5/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1487807263847 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1487807263847 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1487807264007 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1487807264007 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1487807264007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487807264017 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1487807264167 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1487807264177 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1487807264427 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1487807264427 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1487807264657 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1487807265017 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Work/FPGA/Board/Lab3/P5/output_files/p5.fit.smsg " "Generated suppressed messages file F:/Work/FPGA/Board/Lab3/P5/output_files/p5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1487807265417 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1202 " "Peak virtual memory: 1202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487807265787 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 23 05:17:45 2017 " "Processing ended: Thu Feb 23 05:17:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487807265787 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487807265787 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487807265787 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1487807265787 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1487807269607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487807269607 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 05:17:49 2017 " "Processing started: Thu Feb 23 05:17:49 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487807269607 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1487807269607 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off p5 -c p5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off p5 -c p5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1487807269607 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1487807269837 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1487807272067 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1487807272177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "547 " "Peak virtual memory: 547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487807272577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 23 05:17:52 2017 " "Processing ended: Thu Feb 23 05:17:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487807272577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487807272577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487807272577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1487807272577 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1487807273208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1487807274048 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487807274058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 05:17:53 2017 " "Processing started: Thu Feb 23 05:17:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487807274058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta p5 -c p5 " "Command: quartus_sta p5 -c p5" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274058 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1487807274138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274228 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274228 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274288 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274288 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "p5.sdc " "Synopsys Design Constraints File file not found: 'p5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274718 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274718 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1487807274718 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274718 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274718 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274718 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1487807274718 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1487807274728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274728 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274748 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274748 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1487807274748 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487807274748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487807274748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.280 CLK  " "   -3.000             -13.280 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487807274748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274748 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1487807274858 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807274918 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275178 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275208 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275208 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275228 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275228 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1487807275228 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487807275228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487807275228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.280 CLK  " "   -3.000             -13.280 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487807275228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275228 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1487807275238 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275308 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275308 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1487807275308 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487807275308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487807275308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.840 CLK  " "   -3.000             -11.840 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1487807275308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275308 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275668 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487807275708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 23 05:17:55 2017 " "Processing ended: Thu Feb 23 05:17:55 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487807275708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487807275708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487807275708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807275708 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 166 s " "Quartus Prime Full Compilation was successful. 0 errors, 166 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1487807276408 ""}
