// Seed: 3483050687
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd11,
    parameter id_4 = 32'd5
) (
    _id_1,
    id_2[id_1 : id_4],
    id_3,
    _id_4,
    id_5
);
  inout wire id_5;
  input wire _id_4;
  module_0 modCall_1 (id_5);
  input wire id_3;
  input logic [7:0] id_2;
  output wire _id_1;
  always $unsigned(77);
  ;
endmodule
module module_2 #(
    parameter id_1  = 32'd7,
    parameter id_13 = 32'd59
) (
    _id_1[-1 : 1],
    id_2,
    id_3,
    id_4[{1{id_1}} : 1!=1'b0*1],
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    _id_13[-1 : 1]
);
  input logic [7:0] _id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input logic [7:0] id_4;
  module_0 modCall_1 (id_2);
  inout wire id_3;
  inout wire id_2;
  input logic [7:0] _id_1;
  wire [1 : id_13] id_14;
  wire id_15;
  tri1 id_16, id_17, id_18, id_19;
  logic id_20;
  assign id_16#(
      .id_13(1'b0),
      .id_17(1)
  ) = 1;
  logic id_21;
  assign id_20 = 1;
  assign id_18 = id_20;
  if ('d0) assign id_17 = 1 !== id_17;
  assign id_16 = -1;
  wire id_22;
endmodule
