// Seed: 2935531689
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  logic [7:0] id_7, id_8;
  module_0 modCall_1 (
      id_1,
      id_3,
      id_5,
      id_3
  );
  wire id_9;
  wire id_10;
  wire id_11 = id_5;
  wire id_12;
  wire id_13;
  id_14 :
  assert property (@(posedge id_7[1]) id_5)
  else $display(id_14);
  wire id_15;
endmodule
