#### Hi welcome to my git........
### Iâ€™m  **SANTHOSH_R** , a Design and Verification Engineer @ Silicon Craft.

  
---

### **Core Skills**

__> Digital Logic Design

--> Verilog HDL

--> SystemVerilog & UVM

--> Functional & Assertion-Based Verification

--> RTL Coding and Simulation

--> Constrained Random Verification

--> FPGA/ASIC Design Flow
  
---

### **Tools I Use**

--> Icarus Verilog

--> GTKWave

--> Vivado

--> QuestaSim

--> EDA playground

---

 [![My Awesome Stats](https://awesome-github-stats.azurewebsites.net/user-stats/ravisaanthosh?cardType=level&theme=midnight-purple&preferLogin=false)](https://git.io/awesome-stats-card)
 
---
### **Quote I Follow**

--> âš™ï¸ Trust your own process it's make a time but trust it â€” every failed simulation brings you one step closer to success.
  
--> ðŸ’¡ Time is the silent engineer â€” it validates what you cannot see immediately
  
  ---
  ```verilog
  module SANTHOSH_R (
    input  logic digital_electronics,
    input  logic verilog_HDL,
    input  logic debugging_skills,
    input  logic patience_and_learning,
    input  logic systemverilog,
    input  logic uvm,
    output logic Design_verification_engineer );

    always_comb begin
        if (digital_electronics && verilog_HDL && debugging_skills && patience_and_learning && systemverilog && uvm)
            Design_verification_engineer = 1'b1; // Goal Achieved!
        else
             Design_verification_engineer = 1'b0; // Keep Learning!
     end
  endmodule

---

### **Repositories**

  [VERILOG HDL](https://github.com/ravisaanthosh/VERILOG)
  [PROTOCOLS](https://github.com/ravisaanthosh/PROTOCOLS)
  [SYSTEM VERILOG](https://github.com/ravisaanthosh/SYSTEM-VERILOG)
  [FPGA IMPLEMENTATION](https://github.com/ravisaanthosh/FPGA-IMPLEMENTATION)

  
---

[![Ashutosh's github activity graph](https://github-readme-activity-graph.vercel.app/graph?username=ravisaanthosh&bg_color=0d1117&color=eff2f5&line=a31eeb&point=f4f5f6&area=true&hide_border=true)](https://github.com/ashutosh00710/github-readme-activity-graph)

---

