

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_2'
================================================================
* Date:           Tue Feb 11 01:49:13 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.194 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_35_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_35_val"   --->   Operation 5 'read' 'weights_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_34_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_34_val"   --->   Operation 6 'read' 'weights_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_33_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_33_val"   --->   Operation 7 'read' 'weights_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_32_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_32_val"   --->   Operation 8 'read' 'weights_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_31_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_31_val"   --->   Operation 9 'read' 'weights_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_30_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_30_val"   --->   Operation 10 'read' 'weights_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_29_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_29_val"   --->   Operation 11 'read' 'weights_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_28_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_28_val"   --->   Operation 12 'read' 'weights_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_27_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_27_val"   --->   Operation 13 'read' 'weights_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_26_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_26_val"   --->   Operation 14 'read' 'weights_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_25_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_25_val"   --->   Operation 15 'read' 'weights_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_24_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_24_val"   --->   Operation 16 'read' 'weights_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%data_107_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_107_val"   --->   Operation 17 'read' 'data_107_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data_106_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_106_val"   --->   Operation 18 'read' 'data_106_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%data_105_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_105_val"   --->   Operation 19 'read' 'data_105_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_104_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_104_val"   --->   Operation 20 'read' 'data_104_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_103_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_103_val"   --->   Operation 21 'read' 'data_103_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_102_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_102_val"   --->   Operation 22 'read' 'data_102_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_101_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_101_val"   --->   Operation 23 'read' 'data_101_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_100_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_100_val"   --->   Operation 24 'read' 'data_100_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_99_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_99_val"   --->   Operation 25 'read' 'data_99_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_98_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_98_val"   --->   Operation 26 'read' 'data_98_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_97_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_97_val"   --->   Operation 27 'read' 'data_97_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_96_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_96_val"   --->   Operation 28 'read' 'data_96_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_95_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_95_val"   --->   Operation 29 'read' 'data_95_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_94_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_94_val"   --->   Operation 30 'read' 'data_94_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_93_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_93_val"   --->   Operation 31 'read' 'data_93_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_92_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_92_val"   --->   Operation 32 'read' 'data_92_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_91_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_91_val"   --->   Operation 33 'read' 'data_91_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_90_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_90_val"   --->   Operation 34 'read' 'data_90_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_89_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_89_val"   --->   Operation 35 'read' 'data_89_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_88_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_88_val"   --->   Operation 36 'read' 'data_88_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%data_87_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_87_val"   --->   Operation 37 'read' 'data_87_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%data_86_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_86_val"   --->   Operation 38 'read' 'data_86_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%data_85_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_85_val"   --->   Operation 39 'read' 'data_85_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%data_84_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_84_val"   --->   Operation 40 'read' 'data_84_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%data_83_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_83_val"   --->   Operation 41 'read' 'data_83_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%data_82_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_82_val"   --->   Operation 42 'read' 'data_82_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_81_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_81_val"   --->   Operation 43 'read' 'data_81_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_80_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_80_val"   --->   Operation 44 'read' 'data_80_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_79_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_79_val"   --->   Operation 45 'read' 'data_79_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%data_78_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_78_val"   --->   Operation 46 'read' 'data_78_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%data_77_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_77_val"   --->   Operation 47 'read' 'data_77_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%data_76_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_76_val"   --->   Operation 48 'read' 'data_76_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%data_75_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_75_val"   --->   Operation 49 'read' 'data_75_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%data_74_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_74_val"   --->   Operation 50 'read' 'data_74_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%data_73_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_73_val"   --->   Operation 51 'read' 'data_73_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%data_72_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_72_val"   --->   Operation 52 'read' 'data_72_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.64ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 72, i13 %data_72_val_read, i7 73, i13 %data_73_val_read, i7 74, i13 %data_74_val_read, i7 75, i13 %data_75_val_read, i7 76, i13 %data_76_val_read, i7 77, i13 %data_77_val_read, i7 78, i13 %data_78_val_read, i7 79, i13 %data_79_val_read, i7 80, i13 %data_80_val_read, i7 81, i13 %data_81_val_read, i7 82, i13 %data_82_val_read, i7 83, i13 %data_83_val_read, i7 84, i13 %data_84_val_read, i7 85, i13 %data_85_val_read, i7 86, i13 %data_86_val_read, i7 87, i13 %data_87_val_read, i7 88, i13 %data_88_val_read, i7 89, i13 %data_89_val_read, i7 90, i13 %data_90_val_read, i7 91, i13 %data_91_val_read, i7 92, i13 %data_92_val_read, i7 93, i13 %data_93_val_read, i7 94, i13 %data_94_val_read, i7 95, i13 %data_95_val_read, i7 96, i13 %data_96_val_read, i7 97, i13 %data_97_val_read, i7 98, i13 %data_98_val_read, i7 99, i13 %data_99_val_read, i7 100, i13 %data_100_val_read, i7 101, i13 %data_101_val_read, i7 102, i13 %data_102_val_read, i13 0, i7 %idx_read"   --->   Operation 53 'sparsemux' 'a' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln73_18 = sext i13 %weights_24_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'sext' 'sext_ln73_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_18" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_7746 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'bitselect' 'tmp_7746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_7747 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'bitselect' 'tmp_7747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_84)   --->   "%tmp_7748 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'bitselect' 'tmp_7748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_7746, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_7747" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_7749 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'bitselect' 'tmp_7749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_84)   --->   "%xor_ln42 = xor i1 %tmp_7749, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_84 = and i1 %tmp_7748, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'and' 'and_ln42_84' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.57ns)   --->   "%icmp_ln42_48 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'icmp' 'icmp_ln42_48' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.70ns)   --->   "%icmp_ln42_49 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'icmp' 'icmp_ln42_49' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.70ns)   --->   "%icmp_ln42_50 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'icmp' 'icmp_ln42_50' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln73_19 = sext i13 %weights_25_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'sext' 'sext_ln73_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.89ns)   --->   "%mul_ln73_12 = mul i26 %sext_ln73, i26 %sext_ln73_19" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'mul' 'mul_ln73_12' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_7751 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'bitselect' 'tmp_7751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_12, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%tmp_7752 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'bitselect' 'tmp_7752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%tmp_7753 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'bitselect' 'tmp_7753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln42_23 = trunc i26 %mul_ln73_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'trunc' 'trunc_ln42_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.70ns)   --->   "%icmp_ln42_51 = icmp_ne  i8 %trunc_ln42_23, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'icmp' 'icmp_ln42_51' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_91)   --->   "%tmp_7754 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'bitselect' 'tmp_7754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%or_ln42_38 = or i1 %tmp_7752, i1 %icmp_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'or' 'or_ln42_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%and_ln42_90 = and i1 %or_ln42_38, i1 %tmp_7753" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'and' 'and_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_12)   --->   "%zext_ln42_12 = zext i1 %and_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'zext' 'zext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_12 = add i13 %trunc_ln42_s, i13 %zext_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'add' 'add_ln42_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_7755 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_12, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'bitselect' 'tmp_7755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_91)   --->   "%xor_ln42_51 = xor i1 %tmp_7755, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'xor' 'xor_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_91 = and i1 %tmp_7754, i1 %xor_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'and' 'and_ln42_91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_2938 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_12, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'partselect' 'tmp_2938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.57ns)   --->   "%icmp_ln42_52 = icmp_eq  i3 %tmp_2938, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'icmp' 'icmp_ln42_52' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_2939 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_12, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'partselect' 'tmp_2939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.70ns)   --->   "%icmp_ln42_53 = icmp_eq  i4 %tmp_2939, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'icmp' 'icmp_ln42_53' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.70ns)   --->   "%icmp_ln42_54 = icmp_eq  i4 %tmp_2939, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'icmp' 'icmp_ln42_54' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.64ns)   --->   "%a_6 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 72, i13 %data_73_val_read, i7 73, i13 %data_74_val_read, i7 74, i13 %data_75_val_read, i7 75, i13 %data_76_val_read, i7 76, i13 %data_77_val_read, i7 77, i13 %data_78_val_read, i7 78, i13 %data_79_val_read, i7 79, i13 %data_80_val_read, i7 80, i13 %data_81_val_read, i7 81, i13 %data_82_val_read, i7 82, i13 %data_83_val_read, i7 83, i13 %data_84_val_read, i7 84, i13 %data_85_val_read, i7 85, i13 %data_86_val_read, i7 86, i13 %data_87_val_read, i7 87, i13 %data_88_val_read, i7 88, i13 %data_89_val_read, i7 89, i13 %data_90_val_read, i7 90, i13 %data_91_val_read, i7 91, i13 %data_92_val_read, i7 92, i13 %data_93_val_read, i7 93, i13 %data_94_val_read, i7 94, i13 %data_95_val_read, i7 95, i13 %data_96_val_read, i7 96, i13 %data_97_val_read, i7 97, i13 %data_98_val_read, i7 98, i13 %data_99_val_read, i7 99, i13 %data_100_val_read, i7 100, i13 %data_101_val_read, i7 101, i13 %data_102_val_read, i7 102, i13 %data_103_val_read, i13 0, i7 %idx_read"   --->   Operation 97 'sparsemux' 'a_6' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln73_20 = sext i13 %a_6" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'sext' 'sext_ln73_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln73_21 = sext i13 %weights_26_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'sext' 'sext_ln73_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.89ns)   --->   "%mul_ln73_13 = mul i26 %sext_ln73_20, i26 %sext_ln73_21" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'mul' 'mul_ln73_13' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_7757 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'bitselect' 'tmp_7757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%trunc_ln42_11 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_13, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'partselect' 'trunc_ln42_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%tmp_7758 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'bitselect' 'tmp_7758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%tmp_7759 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'bitselect' 'tmp_7759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln42_24 = trunc i26 %mul_ln73_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'trunc' 'trunc_ln42_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.70ns)   --->   "%icmp_ln42_55 = icmp_ne  i8 %trunc_ln42_24, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'icmp' 'icmp_ln42_55' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_98)   --->   "%tmp_7760 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'bitselect' 'tmp_7760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%or_ln42_41 = or i1 %tmp_7758, i1 %icmp_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'or' 'or_ln42_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%and_ln42_97 = and i1 %or_ln42_41, i1 %tmp_7759" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'and' 'and_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_13)   --->   "%zext_ln42_13 = zext i1 %and_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'zext' 'zext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_13 = add i13 %trunc_ln42_11, i13 %zext_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'add' 'add_ln42_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_7761 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_13, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'bitselect' 'tmp_7761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_98)   --->   "%xor_ln42_55 = xor i1 %tmp_7761, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'xor' 'xor_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_98 = and i1 %tmp_7760, i1 %xor_ln42_55" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'and' 'and_ln42_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_2940 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_13, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'partselect' 'tmp_2940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.57ns)   --->   "%icmp_ln42_56 = icmp_eq  i3 %tmp_2940, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'icmp' 'icmp_ln42_56' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_2941 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_13, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'partselect' 'tmp_2941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.70ns)   --->   "%icmp_ln42_57 = icmp_eq  i4 %tmp_2941, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'icmp' 'icmp_ln42_57' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.70ns)   --->   "%icmp_ln42_58 = icmp_eq  i4 %tmp_2941, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'icmp' 'icmp_ln42_58' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln73_22 = sext i13 %weights_27_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'sext' 'sext_ln73_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (1.89ns)   --->   "%mul_ln73_14 = mul i26 %sext_ln73_20, i26 %sext_ln73_22" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'mul' 'mul_ln73_14' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_7763 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'bitselect' 'tmp_7763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%trunc_ln42_12 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_14, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'partselect' 'trunc_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%tmp_7764 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'bitselect' 'tmp_7764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%tmp_7765 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'bitselect' 'tmp_7765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln42_25 = trunc i26 %mul_ln73_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'trunc' 'trunc_ln42_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.70ns)   --->   "%icmp_ln42_59 = icmp_ne  i8 %trunc_ln42_25, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'icmp' 'icmp_ln42_59' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_105)   --->   "%tmp_7766 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'bitselect' 'tmp_7766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%or_ln42_44 = or i1 %tmp_7764, i1 %icmp_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'or' 'or_ln42_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%and_ln42_104 = and i1 %or_ln42_44, i1 %tmp_7765" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'and' 'and_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_14)   --->   "%zext_ln42_14 = zext i1 %and_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'zext' 'zext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_14 = add i13 %trunc_ln42_12, i13 %zext_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'add' 'add_ln42_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_7767 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_14, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'bitselect' 'tmp_7767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_105)   --->   "%xor_ln42_59 = xor i1 %tmp_7767, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'xor' 'xor_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_105 = and i1 %tmp_7766, i1 %xor_ln42_59" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'and' 'and_ln42_105' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_2942 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_14, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'partselect' 'tmp_2942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.57ns)   --->   "%icmp_ln42_60 = icmp_eq  i3 %tmp_2942, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'icmp' 'icmp_ln42_60' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_2943 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_14, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'partselect' 'tmp_2943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.70ns)   --->   "%icmp_ln42_61 = icmp_eq  i4 %tmp_2943, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'icmp' 'icmp_ln42_61' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.70ns)   --->   "%icmp_ln42_62 = icmp_eq  i4 %tmp_2943, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'icmp' 'icmp_ln42_62' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.64ns)   --->   "%a_7 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 72, i13 %data_74_val_read, i7 73, i13 %data_75_val_read, i7 74, i13 %data_76_val_read, i7 75, i13 %data_77_val_read, i7 76, i13 %data_78_val_read, i7 77, i13 %data_79_val_read, i7 78, i13 %data_80_val_read, i7 79, i13 %data_81_val_read, i7 80, i13 %data_82_val_read, i7 81, i13 %data_83_val_read, i7 82, i13 %data_84_val_read, i7 83, i13 %data_85_val_read, i7 84, i13 %data_86_val_read, i7 85, i13 %data_87_val_read, i7 86, i13 %data_88_val_read, i7 87, i13 %data_89_val_read, i7 88, i13 %data_90_val_read, i7 89, i13 %data_91_val_read, i7 90, i13 %data_92_val_read, i7 91, i13 %data_93_val_read, i7 92, i13 %data_94_val_read, i7 93, i13 %data_95_val_read, i7 94, i13 %data_96_val_read, i7 95, i13 %data_97_val_read, i7 96, i13 %data_98_val_read, i7 97, i13 %data_99_val_read, i7 98, i13 %data_100_val_read, i7 99, i13 %data_101_val_read, i7 100, i13 %data_102_val_read, i7 101, i13 %data_103_val_read, i7 102, i13 %data_104_val_read, i13 0, i7 %idx_read"   --->   Operation 141 'sparsemux' 'a_7' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln73_23 = sext i13 %a_7" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'sext' 'sext_ln73_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln73_24 = sext i13 %weights_28_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'sext' 'sext_ln73_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (1.89ns)   --->   "%mul_ln73_15 = mul i26 %sext_ln73_23, i26 %sext_ln73_24" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'mul' 'mul_ln73_15' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_7769 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'bitselect' 'tmp_7769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%trunc_ln42_13 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_15, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'partselect' 'trunc_ln42_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%tmp_7770 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'bitselect' 'tmp_7770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%tmp_7771 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'bitselect' 'tmp_7771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln42_26 = trunc i26 %mul_ln73_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'trunc' 'trunc_ln42_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.70ns)   --->   "%icmp_ln42_63 = icmp_ne  i8 %trunc_ln42_26, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'icmp' 'icmp_ln42_63' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_112)   --->   "%tmp_7772 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'bitselect' 'tmp_7772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%or_ln42_47 = or i1 %tmp_7770, i1 %icmp_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'or' 'or_ln42_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%and_ln42_111 = and i1 %or_ln42_47, i1 %tmp_7771" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'and' 'and_ln42_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_15)   --->   "%zext_ln42_15 = zext i1 %and_ln42_111" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'zext' 'zext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_15 = add i13 %trunc_ln42_13, i13 %zext_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'add' 'add_ln42_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_7773 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_15, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'bitselect' 'tmp_7773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_112)   --->   "%xor_ln42_63 = xor i1 %tmp_7773, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'xor' 'xor_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_112 = and i1 %tmp_7772, i1 %xor_ln42_63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'and' 'and_ln42_112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_2944 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_15, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'partselect' 'tmp_2944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.57ns)   --->   "%icmp_ln42_64 = icmp_eq  i3 %tmp_2944, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'icmp' 'icmp_ln42_64' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_2945 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_15, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'partselect' 'tmp_2945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.70ns)   --->   "%icmp_ln42_65 = icmp_eq  i4 %tmp_2945, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'icmp' 'icmp_ln42_65' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.70ns)   --->   "%icmp_ln42_66 = icmp_eq  i4 %tmp_2945, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'icmp' 'icmp_ln42_66' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln73_25 = sext i13 %weights_29_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'sext' 'sext_ln73_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (1.89ns)   --->   "%mul_ln73_16 = mul i26 %sext_ln73_23, i26 %sext_ln73_25" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'mul' 'mul_ln73_16' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_7775 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'bitselect' 'tmp_7775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%trunc_ln42_14 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_16, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'partselect' 'trunc_ln42_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%tmp_7776 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'bitselect' 'tmp_7776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%tmp_7777 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_7777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln42_27 = trunc i26 %mul_ln73_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'trunc' 'trunc_ln42_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.70ns)   --->   "%icmp_ln42_67 = icmp_ne  i8 %trunc_ln42_27, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'icmp' 'icmp_ln42_67' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_119)   --->   "%tmp_7778 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'bitselect' 'tmp_7778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%or_ln42_50 = or i1 %tmp_7776, i1 %icmp_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'or' 'or_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%and_ln42_118 = and i1 %or_ln42_50, i1 %tmp_7777" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'and' 'and_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_16)   --->   "%zext_ln42_16 = zext i1 %and_ln42_118" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'zext' 'zext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_16 = add i13 %trunc_ln42_14, i13 %zext_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'add' 'add_ln42_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_7779 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_16, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'bitselect' 'tmp_7779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_119)   --->   "%xor_ln42_67 = xor i1 %tmp_7779, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'xor' 'xor_ln42_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_119 = and i1 %tmp_7778, i1 %xor_ln42_67" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'and' 'and_ln42_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_2946 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_16, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'partselect' 'tmp_2946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.57ns)   --->   "%icmp_ln42_68 = icmp_eq  i3 %tmp_2946, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'icmp' 'icmp_ln42_68' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_2947 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_16, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'partselect' 'tmp_2947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.70ns)   --->   "%icmp_ln42_69 = icmp_eq  i4 %tmp_2947, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'icmp' 'icmp_ln42_69' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.70ns)   --->   "%icmp_ln42_70 = icmp_eq  i4 %tmp_2947, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'icmp' 'icmp_ln42_70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.64ns)   --->   "%a_8 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 72, i13 %data_75_val_read, i7 73, i13 %data_76_val_read, i7 74, i13 %data_77_val_read, i7 75, i13 %data_78_val_read, i7 76, i13 %data_79_val_read, i7 77, i13 %data_80_val_read, i7 78, i13 %data_81_val_read, i7 79, i13 %data_82_val_read, i7 80, i13 %data_83_val_read, i7 81, i13 %data_84_val_read, i7 82, i13 %data_85_val_read, i7 83, i13 %data_86_val_read, i7 84, i13 %data_87_val_read, i7 85, i13 %data_88_val_read, i7 86, i13 %data_89_val_read, i7 87, i13 %data_90_val_read, i7 88, i13 %data_91_val_read, i7 89, i13 %data_92_val_read, i7 90, i13 %data_93_val_read, i7 91, i13 %data_94_val_read, i7 92, i13 %data_95_val_read, i7 93, i13 %data_96_val_read, i7 94, i13 %data_97_val_read, i7 95, i13 %data_98_val_read, i7 96, i13 %data_99_val_read, i7 97, i13 %data_100_val_read, i7 98, i13 %data_101_val_read, i7 99, i13 %data_102_val_read, i7 100, i13 %data_103_val_read, i7 101, i13 %data_104_val_read, i7 102, i13 %data_105_val_read, i13 0, i7 %idx_read"   --->   Operation 185 'sparsemux' 'a_8' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.64ns)   --->   "%a_9 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 72, i13 %data_76_val_read, i7 73, i13 %data_77_val_read, i7 74, i13 %data_78_val_read, i7 75, i13 %data_79_val_read, i7 76, i13 %data_80_val_read, i7 77, i13 %data_81_val_read, i7 78, i13 %data_82_val_read, i7 79, i13 %data_83_val_read, i7 80, i13 %data_84_val_read, i7 81, i13 %data_85_val_read, i7 82, i13 %data_86_val_read, i7 83, i13 %data_87_val_read, i7 84, i13 %data_88_val_read, i7 85, i13 %data_89_val_read, i7 86, i13 %data_90_val_read, i7 87, i13 %data_91_val_read, i7 88, i13 %data_92_val_read, i7 89, i13 %data_93_val_read, i7 90, i13 %data_94_val_read, i7 91, i13 %data_95_val_read, i7 92, i13 %data_96_val_read, i7 93, i13 %data_97_val_read, i7 94, i13 %data_98_val_read, i7 95, i13 %data_99_val_read, i7 96, i13 %data_100_val_read, i7 97, i13 %data_101_val_read, i7 98, i13 %data_102_val_read, i7 99, i13 %data_103_val_read, i7 100, i13 %data_104_val_read, i7 101, i13 %data_105_val_read, i7 102, i13 %data_106_val_read, i13 0, i7 %idx_read"   --->   Operation 186 'sparsemux' 'a_9' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.64ns)   --->   "%a_10 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.31i13.i13.i7, i7 72, i13 %data_77_val_read, i7 73, i13 %data_78_val_read, i7 74, i13 %data_79_val_read, i7 75, i13 %data_80_val_read, i7 76, i13 %data_81_val_read, i7 77, i13 %data_82_val_read, i7 78, i13 %data_83_val_read, i7 79, i13 %data_84_val_read, i7 80, i13 %data_85_val_read, i7 81, i13 %data_86_val_read, i7 82, i13 %data_87_val_read, i7 83, i13 %data_88_val_read, i7 84, i13 %data_89_val_read, i7 85, i13 %data_90_val_read, i7 86, i13 %data_91_val_read, i7 87, i13 %data_92_val_read, i7 88, i13 %data_93_val_read, i7 89, i13 %data_94_val_read, i7 90, i13 %data_95_val_read, i7 91, i13 %data_96_val_read, i7 92, i13 %data_97_val_read, i7 93, i13 %data_98_val_read, i7 94, i13 %data_99_val_read, i7 95, i13 %data_100_val_read, i7 96, i13 %data_101_val_read, i7 97, i13 %data_102_val_read, i7 98, i13 %data_103_val_read, i7 99, i13 %data_104_val_read, i7 100, i13 %data_105_val_read, i7 101, i13 %data_106_val_read, i7 102, i13 %data_107_val_read, i13 0, i7 %idx_read"   --->   Operation 187 'sparsemux' 'a_10' <Predicate = true> <Delay = 0.64> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.19>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_87)   --->   "%select_ln42 = select i1 %and_ln42_84, i1 %icmp_ln42_49, i1 %icmp_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%tmp_7750 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'bitselect' 'tmp_7750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%xor_ln42_95 = xor i1 %tmp_7750, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'xor' 'xor_ln42_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%and_ln42_85 = and i1 %icmp_ln42_48, i1 %xor_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'and' 'and_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_88)   --->   "%select_ln42_48 = select i1 %and_ln42_84, i1 %and_ln42_85, i1 %icmp_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'select' 'select_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_37)   --->   "%and_ln42_86 = and i1 %and_ln42_84, i1 %icmp_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'and' 'and_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_87)   --->   "%xor_ln42_48 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'xor' 'xor_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_87)   --->   "%or_ln42_36 = or i1 %tmp_7749, i1 %xor_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'or' 'or_ln42_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_87)   --->   "%xor_ln42_49 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'xor' 'xor_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_87 = and i1 %or_ln42_36, i1 %xor_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'and' 'and_ln42_87' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_88 = and i1 %tmp_7749, i1 %select_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'and' 'and_ln42_88' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_37)   --->   "%or_ln42_71 = or i1 %and_ln42_86, i1 %and_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'or' 'or_ln42_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_37)   --->   "%xor_ln42_50 = xor i1 %or_ln42_71, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'xor' 'xor_ln42_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_37)   --->   "%and_ln42_89 = and i1 %tmp, i1 %xor_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'and' 'and_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_50)   --->   "%select_ln42_49 = select i1 %and_ln42_87, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'select' 'select_ln42_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_37 = or i1 %and_ln42_87, i1 %and_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'or' 'or_ln42_37' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_50 = select i1 %or_ln42_37, i13 %select_ln42_49, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'select' 'select_ln42_50' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_94)   --->   "%select_ln42_51 = select i1 %and_ln42_91, i1 %icmp_ln42_53, i1 %icmp_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'select' 'select_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%tmp_7756 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_12, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'bitselect' 'tmp_7756' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%xor_ln42_96 = xor i1 %tmp_7756, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'xor' 'xor_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%and_ln42_92 = and i1 %icmp_ln42_52, i1 %xor_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'and' 'and_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_95)   --->   "%select_ln42_52 = select i1 %and_ln42_91, i1 %and_ln42_92, i1 %icmp_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'select' 'select_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_40)   --->   "%and_ln42_93 = and i1 %and_ln42_91, i1 %icmp_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'and' 'and_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_94)   --->   "%xor_ln42_52 = xor i1 %select_ln42_51, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'xor' 'xor_ln42_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_94)   --->   "%or_ln42_39 = or i1 %tmp_7755, i1 %xor_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'or' 'or_ln42_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_94)   --->   "%xor_ln42_53 = xor i1 %tmp_7751, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'xor' 'xor_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_94 = and i1 %or_ln42_39, i1 %xor_ln42_53" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'and' 'and_ln42_94' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 215 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_95 = and i1 %tmp_7755, i1 %select_ln42_52" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'and' 'and_ln42_95' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_40)   --->   "%or_ln42_72 = or i1 %and_ln42_93, i1 %and_ln42_95" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'or' 'or_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_40)   --->   "%xor_ln42_54 = xor i1 %or_ln42_72, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'xor' 'xor_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_40)   --->   "%and_ln42_96 = and i1 %tmp_7751, i1 %xor_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'and' 'and_ln42_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_54)   --->   "%select_ln42_53 = select i1 %and_ln42_94, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'select' 'select_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_40 = or i1 %and_ln42_94, i1 %and_ln42_96" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'or' 'or_ln42_40' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 221 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_54 = select i1 %or_ln42_40, i13 %select_ln42_53, i13 %add_ln42_12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'select' 'select_ln42_54' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_101)   --->   "%select_ln42_55 = select i1 %and_ln42_98, i1 %icmp_ln42_57, i1 %icmp_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'select' 'select_ln42_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%tmp_7762 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_13, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'bitselect' 'tmp_7762' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%xor_ln42_97 = xor i1 %tmp_7762, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'xor' 'xor_ln42_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%and_ln42_99 = and i1 %icmp_ln42_56, i1 %xor_ln42_97" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_102)   --->   "%select_ln42_56 = select i1 %and_ln42_98, i1 %and_ln42_99, i1 %icmp_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'select' 'select_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_43)   --->   "%and_ln42_100 = and i1 %and_ln42_98, i1 %icmp_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'and' 'and_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_101)   --->   "%xor_ln42_56 = xor i1 %select_ln42_55, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'xor' 'xor_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_101)   --->   "%or_ln42_42 = or i1 %tmp_7761, i1 %xor_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'or' 'or_ln42_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_101)   --->   "%xor_ln42_57 = xor i1 %tmp_7757, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'xor' 'xor_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_101 = and i1 %or_ln42_42, i1 %xor_ln42_57" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'and' 'and_ln42_101' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 232 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_102 = and i1 %tmp_7761, i1 %select_ln42_56" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'and' 'and_ln42_102' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_43)   --->   "%or_ln42_73 = or i1 %and_ln42_100, i1 %and_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'or' 'or_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_43)   --->   "%xor_ln42_58 = xor i1 %or_ln42_73, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'xor' 'xor_ln42_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_43)   --->   "%and_ln42_103 = and i1 %tmp_7757, i1 %xor_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'and' 'and_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_58)   --->   "%select_ln42_57 = select i1 %and_ln42_101, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'select' 'select_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 237 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_43 = or i1 %and_ln42_101, i1 %and_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'or' 'or_ln42_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_58 = select i1 %or_ln42_43, i13 %select_ln42_57, i13 %add_ln42_13" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'select' 'select_ln42_58' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_108)   --->   "%select_ln42_59 = select i1 %and_ln42_105, i1 %icmp_ln42_61, i1 %icmp_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'select' 'select_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%tmp_7768 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_14, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'bitselect' 'tmp_7768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%xor_ln42_98 = xor i1 %tmp_7768, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'xor' 'xor_ln42_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%and_ln42_106 = and i1 %icmp_ln42_60, i1 %xor_ln42_98" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'and' 'and_ln42_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_109)   --->   "%select_ln42_60 = select i1 %and_ln42_105, i1 %and_ln42_106, i1 %icmp_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'select' 'select_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_46)   --->   "%and_ln42_107 = and i1 %and_ln42_105, i1 %icmp_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'and' 'and_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_108)   --->   "%xor_ln42_60 = xor i1 %select_ln42_59, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'xor' 'xor_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_108)   --->   "%or_ln42_45 = or i1 %tmp_7767, i1 %xor_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'or' 'or_ln42_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_108)   --->   "%xor_ln42_61 = xor i1 %tmp_7763, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'xor' 'xor_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_108 = and i1 %or_ln42_45, i1 %xor_ln42_61" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'and' 'and_ln42_108' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_109 = and i1 %tmp_7767, i1 %select_ln42_60" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'and' 'and_ln42_109' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_46)   --->   "%or_ln42_74 = or i1 %and_ln42_107, i1 %and_ln42_109" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'or' 'or_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_46)   --->   "%xor_ln42_62 = xor i1 %or_ln42_74, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'xor' 'xor_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_46)   --->   "%and_ln42_110 = and i1 %tmp_7763, i1 %xor_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'and' 'and_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_62)   --->   "%select_ln42_61 = select i1 %and_ln42_108, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'select' 'select_ln42_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_46 = or i1 %and_ln42_108, i1 %and_ln42_110" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'or' 'or_ln42_46' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_62 = select i1 %or_ln42_46, i13 %select_ln42_61, i13 %add_ln42_14" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'select' 'select_ln42_62' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_115)   --->   "%select_ln42_63 = select i1 %and_ln42_112, i1 %icmp_ln42_65, i1 %icmp_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'select' 'select_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_116)   --->   "%tmp_7774 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_15, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'bitselect' 'tmp_7774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_116)   --->   "%xor_ln42_99 = xor i1 %tmp_7774, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'xor' 'xor_ln42_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_116)   --->   "%and_ln42_113 = and i1 %icmp_ln42_64, i1 %xor_ln42_99" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'and' 'and_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_116)   --->   "%select_ln42_64 = select i1 %and_ln42_112, i1 %and_ln42_113, i1 %icmp_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'select' 'select_ln42_64' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_49)   --->   "%and_ln42_114 = and i1 %and_ln42_112, i1 %icmp_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'and' 'and_ln42_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_115)   --->   "%xor_ln42_64 = xor i1 %select_ln42_63, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'xor' 'xor_ln42_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_115)   --->   "%or_ln42_48 = or i1 %tmp_7773, i1 %xor_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'or' 'or_ln42_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_115)   --->   "%xor_ln42_65 = xor i1 %tmp_7769, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'xor' 'xor_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_115 = and i1 %or_ln42_48, i1 %xor_ln42_65" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'and' 'and_ln42_115' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_116 = and i1 %tmp_7773, i1 %select_ln42_64" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'and' 'and_ln42_116' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_49)   --->   "%or_ln42_75 = or i1 %and_ln42_114, i1 %and_ln42_116" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'or' 'or_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_49)   --->   "%xor_ln42_66 = xor i1 %or_ln42_75, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'xor' 'xor_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_49)   --->   "%and_ln42_117 = and i1 %tmp_7769, i1 %xor_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'and' 'and_ln42_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_66)   --->   "%select_ln42_65 = select i1 %and_ln42_115, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'select' 'select_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_49 = or i1 %and_ln42_115, i1 %and_ln42_117" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'or' 'or_ln42_49' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_66 = select i1 %or_ln42_49, i13 %select_ln42_65, i13 %add_ln42_15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'select' 'select_ln42_66' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_122)   --->   "%select_ln42_67 = select i1 %and_ln42_119, i1 %icmp_ln42_69, i1 %icmp_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'select' 'select_ln42_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_123)   --->   "%tmp_7780 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_16, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'bitselect' 'tmp_7780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_123)   --->   "%xor_ln42_100 = xor i1 %tmp_7780, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'xor' 'xor_ln42_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_123)   --->   "%and_ln42_120 = and i1 %icmp_ln42_68, i1 %xor_ln42_100" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_123)   --->   "%select_ln42_68 = select i1 %and_ln42_119, i1 %and_ln42_120, i1 %icmp_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'select' 'select_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_52)   --->   "%and_ln42_121 = and i1 %and_ln42_119, i1 %icmp_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'and' 'and_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_122)   --->   "%xor_ln42_68 = xor i1 %select_ln42_67, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'xor' 'xor_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_122)   --->   "%or_ln42_51 = or i1 %tmp_7779, i1 %xor_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'or' 'or_ln42_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_122)   --->   "%xor_ln42_69 = xor i1 %tmp_7775, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'xor' 'xor_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_122 = and i1 %or_ln42_51, i1 %xor_ln42_69" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'and' 'and_ln42_122' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_123 = and i1 %tmp_7779, i1 %select_ln42_68" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'and' 'and_ln42_123' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_52)   --->   "%or_ln42_76 = or i1 %and_ln42_121, i1 %and_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'or' 'or_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_52)   --->   "%xor_ln42_70 = xor i1 %or_ln42_76, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'xor' 'xor_ln42_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_52)   --->   "%and_ln42_124 = and i1 %tmp_7775, i1 %xor_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'and' 'and_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_70)   --->   "%select_ln42_69 = select i1 %and_ln42_122, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'select' 'select_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_52 = or i1 %and_ln42_122, i1 %and_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'or' 'or_ln42_52' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_70 = select i1 %or_ln42_52, i13 %select_ln42_69, i13 %add_ln42_16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'select' 'select_ln42_70' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln73_26 = sext i13 %a_8" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'sext' 'sext_ln73_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln73_27 = sext i13 %weights_30_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'sext' 'sext_ln73_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (1.89ns)   --->   "%mul_ln73_17 = mul i26 %sext_ln73_26, i26 %sext_ln73_27" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'mul' 'mul_ln73_17' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_7781 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_7781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%trunc_ln42_15 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_17, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'partselect' 'trunc_ln42_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%tmp_7782 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'bitselect' 'tmp_7782' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%tmp_7783 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'bitselect' 'tmp_7783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln42_28 = trunc i26 %mul_ln73_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'trunc' 'trunc_ln42_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.70ns)   --->   "%icmp_ln42_71 = icmp_ne  i8 %trunc_ln42_28, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'icmp' 'icmp_ln42_71' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_126)   --->   "%tmp_7784 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'bitselect' 'tmp_7784' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%or_ln42_53 = or i1 %tmp_7782, i1 %icmp_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'or' 'or_ln42_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%and_ln42_125 = and i1 %or_ln42_53, i1 %tmp_7783" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'and' 'and_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_17)   --->   "%zext_ln42_17 = zext i1 %and_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'zext' 'zext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 303 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_17 = add i13 %trunc_ln42_15, i13 %zext_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'add' 'add_ln42_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_7785 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_17, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'bitselect' 'tmp_7785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_126)   --->   "%xor_ln42_71 = xor i1 %tmp_7785, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'xor' 'xor_ln42_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_126 = and i1 %tmp_7784, i1 %xor_ln42_71" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_2948 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_17, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'partselect' 'tmp_2948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.57ns)   --->   "%icmp_ln42_72 = icmp_eq  i3 %tmp_2948, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'icmp' 'icmp_ln42_72' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_2949 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_17, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'partselect' 'tmp_2949' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.70ns)   --->   "%icmp_ln42_73 = icmp_eq  i4 %tmp_2949, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'icmp' 'icmp_ln42_73' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.70ns)   --->   "%icmp_ln42_74 = icmp_eq  i4 %tmp_2949, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'icmp' 'icmp_ln42_74' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_129)   --->   "%select_ln42_71 = select i1 %and_ln42_126, i1 %icmp_ln42_73, i1 %icmp_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'select' 'select_ln42_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_130)   --->   "%tmp_7786 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_17, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'bitselect' 'tmp_7786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_130)   --->   "%xor_ln42_101 = xor i1 %tmp_7786, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'xor' 'xor_ln42_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_130)   --->   "%and_ln42_127 = and i1 %icmp_ln42_72, i1 %xor_ln42_101" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'and' 'and_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_130)   --->   "%select_ln42_72 = select i1 %and_ln42_126, i1 %and_ln42_127, i1 %icmp_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'select' 'select_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_55)   --->   "%and_ln42_128 = and i1 %and_ln42_126, i1 %icmp_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'and' 'and_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_129)   --->   "%xor_ln42_72 = xor i1 %select_ln42_71, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'xor' 'xor_ln42_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_129)   --->   "%or_ln42_54 = or i1 %tmp_7785, i1 %xor_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'or' 'or_ln42_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_129)   --->   "%xor_ln42_73 = xor i1 %tmp_7781, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'xor' 'xor_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_129 = and i1 %or_ln42_54, i1 %xor_ln42_73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'and' 'and_ln42_129' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 322 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_130 = and i1 %tmp_7785, i1 %select_ln42_72" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'and' 'and_ln42_130' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_55)   --->   "%or_ln42_77 = or i1 %and_ln42_128, i1 %and_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'or' 'or_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_55)   --->   "%xor_ln42_74 = xor i1 %or_ln42_77, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'xor' 'xor_ln42_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_55)   --->   "%and_ln42_131 = and i1 %tmp_7781, i1 %xor_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'and' 'and_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_74)   --->   "%select_ln42_73 = select i1 %and_ln42_129, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'select' 'select_ln42_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 327 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_55 = or i1 %and_ln42_129, i1 %and_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'or' 'or_ln42_55' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 328 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_74 = select i1 %or_ln42_55, i13 %select_ln42_73, i13 %add_ln42_17" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'select' 'select_ln42_74' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln73_28 = sext i13 %weights_31_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'sext' 'sext_ln73_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [1/1] (1.89ns)   --->   "%mul_ln73_18 = mul i26 %sext_ln73_26, i26 %sext_ln73_28" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'mul' 'mul_ln73_18' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_7787 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'bitselect' 'tmp_7787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%trunc_ln42_16 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_18, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'partselect' 'trunc_ln42_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%tmp_7788 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'bitselect' 'tmp_7788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%tmp_7789 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'bitselect' 'tmp_7789' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 335 [1/1] (0.00ns)   --->   "%trunc_ln42_29 = trunc i26 %mul_ln73_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'trunc' 'trunc_ln42_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 336 [1/1] (0.70ns)   --->   "%icmp_ln42_75 = icmp_ne  i8 %trunc_ln42_29, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'icmp' 'icmp_ln42_75' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_133)   --->   "%tmp_7790 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'bitselect' 'tmp_7790' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%or_ln42_56 = or i1 %tmp_7788, i1 %icmp_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'or' 'or_ln42_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%and_ln42_132 = and i1 %or_ln42_56, i1 %tmp_7789" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'and' 'and_ln42_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_18)   --->   "%zext_ln42_18 = zext i1 %and_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'zext' 'zext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 341 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_18 = add i13 %trunc_ln42_16, i13 %zext_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'add' 'add_ln42_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 342 [1/1] (0.00ns)   --->   "%tmp_7791 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_18, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'bitselect' 'tmp_7791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_133)   --->   "%xor_ln42_75 = xor i1 %tmp_7791, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'xor' 'xor_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 344 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_133 = and i1 %tmp_7790, i1 %xor_ln42_75" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'and' 'and_ln42_133' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_2950 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_18, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'partselect' 'tmp_2950' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 346 [1/1] (0.57ns)   --->   "%icmp_ln42_76 = icmp_eq  i3 %tmp_2950, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'icmp' 'icmp_ln42_76' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_2951 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_18, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'partselect' 'tmp_2951' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 348 [1/1] (0.70ns)   --->   "%icmp_ln42_77 = icmp_eq  i4 %tmp_2951, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'icmp' 'icmp_ln42_77' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 349 [1/1] (0.70ns)   --->   "%icmp_ln42_78 = icmp_eq  i4 %tmp_2951, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'icmp' 'icmp_ln42_78' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_136)   --->   "%select_ln42_75 = select i1 %and_ln42_133, i1 %icmp_ln42_77, i1 %icmp_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'select' 'select_ln42_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_137)   --->   "%tmp_7792 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_18, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'bitselect' 'tmp_7792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_137)   --->   "%xor_ln42_102 = xor i1 %tmp_7792, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'xor' 'xor_ln42_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_137)   --->   "%and_ln42_134 = and i1 %icmp_ln42_76, i1 %xor_ln42_102" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'and' 'and_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_137)   --->   "%select_ln42_76 = select i1 %and_ln42_133, i1 %and_ln42_134, i1 %icmp_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'select' 'select_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_58)   --->   "%and_ln42_135 = and i1 %and_ln42_133, i1 %icmp_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'and' 'and_ln42_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_136)   --->   "%xor_ln42_76 = xor i1 %select_ln42_75, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'xor' 'xor_ln42_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_136)   --->   "%or_ln42_57 = or i1 %tmp_7791, i1 %xor_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'or' 'or_ln42_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_136)   --->   "%xor_ln42_77 = xor i1 %tmp_7787, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'xor' 'xor_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 359 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_136 = and i1 %or_ln42_57, i1 %xor_ln42_77" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'and' 'and_ln42_136' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 360 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_137 = and i1 %tmp_7791, i1 %select_ln42_76" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'and' 'and_ln42_137' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_58)   --->   "%or_ln42_78 = or i1 %and_ln42_135, i1 %and_ln42_137" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'or' 'or_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_58)   --->   "%xor_ln42_78 = xor i1 %or_ln42_78, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'xor' 'xor_ln42_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_58)   --->   "%and_ln42_138 = and i1 %tmp_7787, i1 %xor_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'and' 'and_ln42_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_78)   --->   "%select_ln42_77 = select i1 %and_ln42_136, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'select' 'select_ln42_77' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 365 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_58 = or i1 %and_ln42_136, i1 %and_ln42_138" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'or' 'or_ln42_58' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 366 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_78 = select i1 %or_ln42_58, i13 %select_ln42_77, i13 %add_ln42_18" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'select' 'select_ln42_78' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln73_29 = sext i13 %a_9" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'sext' 'sext_ln73_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln73_30 = sext i13 %weights_32_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'sext' 'sext_ln73_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 369 [1/1] (1.89ns)   --->   "%mul_ln73_19 = mul i26 %sext_ln73_29, i26 %sext_ln73_30" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'mul' 'mul_ln73_19' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_7793 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'bitselect' 'tmp_7793' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%trunc_ln42_17 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_19, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'partselect' 'trunc_ln42_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%tmp_7794 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'bitselect' 'tmp_7794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%tmp_7795 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'bitselect' 'tmp_7795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln42_30 = trunc i26 %mul_ln73_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'trunc' 'trunc_ln42_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 375 [1/1] (0.70ns)   --->   "%icmp_ln42_79 = icmp_ne  i8 %trunc_ln42_30, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'icmp' 'icmp_ln42_79' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_140)   --->   "%tmp_7796 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'bitselect' 'tmp_7796' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%or_ln42_59 = or i1 %tmp_7794, i1 %icmp_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'or' 'or_ln42_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%and_ln42_139 = and i1 %or_ln42_59, i1 %tmp_7795" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'and' 'and_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_19)   --->   "%zext_ln42_19 = zext i1 %and_ln42_139" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'zext' 'zext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 380 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_19 = add i13 %trunc_ln42_17, i13 %zext_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'add' 'add_ln42_19' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_7797 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_19, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'bitselect' 'tmp_7797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_140)   --->   "%xor_ln42_79 = xor i1 %tmp_7797, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'xor' 'xor_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 383 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_140 = and i1 %tmp_7796, i1 %xor_ln42_79" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_2952 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_19, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'partselect' 'tmp_2952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 385 [1/1] (0.57ns)   --->   "%icmp_ln42_80 = icmp_eq  i3 %tmp_2952, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'icmp' 'icmp_ln42_80' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_2953 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_19, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'partselect' 'tmp_2953' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [1/1] (0.70ns)   --->   "%icmp_ln42_81 = icmp_eq  i4 %tmp_2953, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'icmp' 'icmp_ln42_81' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [1/1] (0.70ns)   --->   "%icmp_ln42_82 = icmp_eq  i4 %tmp_2953, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'icmp' 'icmp_ln42_82' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_143)   --->   "%select_ln42_79 = select i1 %and_ln42_140, i1 %icmp_ln42_81, i1 %icmp_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'select' 'select_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_144)   --->   "%tmp_7798 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_19, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'bitselect' 'tmp_7798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_144)   --->   "%xor_ln42_103 = xor i1 %tmp_7798, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'xor' 'xor_ln42_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_144)   --->   "%and_ln42_141 = and i1 %icmp_ln42_80, i1 %xor_ln42_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'and' 'and_ln42_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_144)   --->   "%select_ln42_80 = select i1 %and_ln42_140, i1 %and_ln42_141, i1 %icmp_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'select' 'select_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_61)   --->   "%and_ln42_142 = and i1 %and_ln42_140, i1 %icmp_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'and' 'and_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_143)   --->   "%xor_ln42_80 = xor i1 %select_ln42_79, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'xor' 'xor_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_143)   --->   "%or_ln42_60 = or i1 %tmp_7797, i1 %xor_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'or' 'or_ln42_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_143)   --->   "%xor_ln42_81 = xor i1 %tmp_7793, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'xor' 'xor_ln42_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 398 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_143 = and i1 %or_ln42_60, i1 %xor_ln42_81" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'and' 'and_ln42_143' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 399 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_144 = and i1 %tmp_7797, i1 %select_ln42_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'and' 'and_ln42_144' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_61)   --->   "%or_ln42_79 = or i1 %and_ln42_142, i1 %and_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'or' 'or_ln42_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_61)   --->   "%xor_ln42_82 = xor i1 %or_ln42_79, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'xor' 'xor_ln42_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_61)   --->   "%and_ln42_145 = and i1 %tmp_7793, i1 %xor_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'and' 'and_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_82)   --->   "%select_ln42_81 = select i1 %and_ln42_143, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'select' 'select_ln42_81' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 404 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_61 = or i1 %and_ln42_143, i1 %and_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'or' 'or_ln42_61' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 405 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_82 = select i1 %or_ln42_61, i13 %select_ln42_81, i13 %add_ln42_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'select' 'select_ln42_82' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln73_31 = sext i13 %weights_33_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'sext' 'sext_ln73_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 407 [1/1] (1.89ns)   --->   "%mul_ln73_20 = mul i26 %sext_ln73_29, i26 %sext_ln73_31" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'mul' 'mul_ln73_20' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 408 [1/1] (0.00ns)   --->   "%tmp_7799 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'bitselect' 'tmp_7799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%trunc_ln42_18 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_20, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'partselect' 'trunc_ln42_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%tmp_7800 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'bitselect' 'tmp_7800' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%tmp_7801 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'bitselect' 'tmp_7801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln42_31 = trunc i26 %mul_ln73_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'trunc' 'trunc_ln42_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 413 [1/1] (0.70ns)   --->   "%icmp_ln42_83 = icmp_ne  i8 %trunc_ln42_31, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'icmp' 'icmp_ln42_83' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 414 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_147)   --->   "%tmp_7802 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'bitselect' 'tmp_7802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%or_ln42_62 = or i1 %tmp_7800, i1 %icmp_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 415 'or' 'or_ln42_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%and_ln42_146 = and i1 %or_ln42_62, i1 %tmp_7801" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'and' 'and_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_20)   --->   "%zext_ln42_20 = zext i1 %and_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'zext' 'zext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 418 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_20 = add i13 %trunc_ln42_18, i13 %zext_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'add' 'add_ln42_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_7803 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_20, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'bitselect' 'tmp_7803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_147)   --->   "%xor_ln42_83 = xor i1 %tmp_7803, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'xor' 'xor_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_147 = and i1 %tmp_7802, i1 %xor_ln42_83" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'and' 'and_ln42_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_2954 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_20, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'partselect' 'tmp_2954' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [1/1] (0.57ns)   --->   "%icmp_ln42_84 = icmp_eq  i3 %tmp_2954, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'icmp' 'icmp_ln42_84' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns)   --->   "%tmp_2955 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_20, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'partselect' 'tmp_2955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/1] (0.70ns)   --->   "%icmp_ln42_85 = icmp_eq  i4 %tmp_2955, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'icmp' 'icmp_ln42_85' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.70ns)   --->   "%icmp_ln42_86 = icmp_eq  i4 %tmp_2955, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'icmp' 'icmp_ln42_86' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_150)   --->   "%select_ln42_83 = select i1 %and_ln42_147, i1 %icmp_ln42_85, i1 %icmp_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'select' 'select_ln42_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_151)   --->   "%tmp_7804 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_20, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'bitselect' 'tmp_7804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_151)   --->   "%xor_ln42_104 = xor i1 %tmp_7804, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'xor' 'xor_ln42_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_151)   --->   "%and_ln42_148 = and i1 %icmp_ln42_84, i1 %xor_ln42_104" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'and' 'and_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_151)   --->   "%select_ln42_84 = select i1 %and_ln42_147, i1 %and_ln42_148, i1 %icmp_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'select' 'select_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_64)   --->   "%and_ln42_149 = and i1 %and_ln42_147, i1 %icmp_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'and' 'and_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_150)   --->   "%xor_ln42_84 = xor i1 %select_ln42_83, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'xor' 'xor_ln42_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_150)   --->   "%or_ln42_63 = or i1 %tmp_7803, i1 %xor_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'or' 'or_ln42_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_150)   --->   "%xor_ln42_85 = xor i1 %tmp_7799, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'xor' 'xor_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 436 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_150 = and i1 %or_ln42_63, i1 %xor_ln42_85" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'and' 'and_ln42_150' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_151 = and i1 %tmp_7803, i1 %select_ln42_84" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'and' 'and_ln42_151' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_64)   --->   "%or_ln42_80 = or i1 %and_ln42_149, i1 %and_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'or' 'or_ln42_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_64)   --->   "%xor_ln42_86 = xor i1 %or_ln42_80, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'xor' 'xor_ln42_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_64)   --->   "%and_ln42_152 = and i1 %tmp_7799, i1 %xor_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'and' 'and_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_86)   --->   "%select_ln42_85 = select i1 %and_ln42_150, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'select' 'select_ln42_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_64 = or i1 %and_ln42_150, i1 %and_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'or' 'or_ln42_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_86 = select i1 %or_ln42_64, i13 %select_ln42_85, i13 %add_ln42_20" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'select' 'select_ln42_86' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.00ns)   --->   "%sext_ln73_32 = sext i13 %a_10" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'sext' 'sext_ln73_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln73_33 = sext i13 %weights_34_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'sext' 'sext_ln73_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 446 [1/1] (1.89ns)   --->   "%mul_ln73_21 = mul i26 %sext_ln73_32, i26 %sext_ln73_33" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'mul' 'mul_ln73_21' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_7805 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'bitselect' 'tmp_7805' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%trunc_ln42_19 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_21, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'partselect' 'trunc_ln42_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%tmp_7806 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'bitselect' 'tmp_7806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%tmp_7807 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'bitselect' 'tmp_7807' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln42_32 = trunc i26 %mul_ln73_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'trunc' 'trunc_ln42_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [1/1] (0.70ns)   --->   "%icmp_ln42_87 = icmp_ne  i8 %trunc_ln42_32, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'icmp' 'icmp_ln42_87' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_154)   --->   "%tmp_7808 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'bitselect' 'tmp_7808' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%or_ln42_65 = or i1 %tmp_7806, i1 %icmp_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'or' 'or_ln42_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%and_ln42_153 = and i1 %or_ln42_65, i1 %tmp_7807" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'and' 'and_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_21)   --->   "%zext_ln42_21 = zext i1 %and_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'zext' 'zext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_21 = add i13 %trunc_ln42_19, i13 %zext_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'add' 'add_ln42_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_7809 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_21, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'bitselect' 'tmp_7809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_154)   --->   "%xor_ln42_87 = xor i1 %tmp_7809, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'xor' 'xor_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_154 = and i1 %tmp_7808, i1 %xor_ln42_87" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'and' 'and_ln42_154' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_2956 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_21, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'partselect' 'tmp_2956' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.57ns)   --->   "%icmp_ln42_88 = icmp_eq  i3 %tmp_2956, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'icmp' 'icmp_ln42_88' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_2957 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_21, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'partselect' 'tmp_2957' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.70ns)   --->   "%icmp_ln42_89 = icmp_eq  i4 %tmp_2957, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'icmp' 'icmp_ln42_89' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.70ns)   --->   "%icmp_ln42_90 = icmp_eq  i4 %tmp_2957, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'icmp' 'icmp_ln42_90' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_157)   --->   "%select_ln42_87 = select i1 %and_ln42_154, i1 %icmp_ln42_89, i1 %icmp_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'select' 'select_ln42_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_158)   --->   "%tmp_7810 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_21, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'bitselect' 'tmp_7810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_158)   --->   "%xor_ln42_105 = xor i1 %tmp_7810, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'xor' 'xor_ln42_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_158)   --->   "%and_ln42_155 = and i1 %icmp_ln42_88, i1 %xor_ln42_105" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'and' 'and_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_158)   --->   "%select_ln42_88 = select i1 %and_ln42_154, i1 %and_ln42_155, i1 %icmp_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'select' 'select_ln42_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_67)   --->   "%and_ln42_156 = and i1 %and_ln42_154, i1 %icmp_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'and' 'and_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_157)   --->   "%xor_ln42_88 = xor i1 %select_ln42_87, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'xor' 'xor_ln42_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_157)   --->   "%or_ln42_66 = or i1 %tmp_7809, i1 %xor_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'or' 'or_ln42_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_157)   --->   "%xor_ln42_89 = xor i1 %tmp_7805, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'xor' 'xor_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_157 = and i1 %or_ln42_66, i1 %xor_ln42_89" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'and' 'and_ln42_157' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_158 = and i1 %tmp_7809, i1 %select_ln42_88" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'and' 'and_ln42_158' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_67)   --->   "%or_ln42_81 = or i1 %and_ln42_156, i1 %and_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'or' 'or_ln42_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_67)   --->   "%xor_ln42_90 = xor i1 %or_ln42_81, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'xor' 'xor_ln42_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_67)   --->   "%and_ln42_159 = and i1 %tmp_7805, i1 %xor_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'and' 'and_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_90)   --->   "%select_ln42_89 = select i1 %and_ln42_157, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'select' 'select_ln42_89' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_67 = or i1 %and_ln42_157, i1 %and_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'or' 'or_ln42_67' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_90 = select i1 %or_ln42_67, i13 %select_ln42_89, i13 %add_ln42_21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'select' 'select_ln42_90' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln73_34 = sext i13 %weights_35_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'sext' 'sext_ln73_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (1.89ns)   --->   "%mul_ln73_22 = mul i26 %sext_ln73_32, i26 %sext_ln73_34" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'mul' 'mul_ln73_22' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_7811 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'bitselect' 'tmp_7811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%trunc_ln42_20 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_22, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'partselect' 'trunc_ln42_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%tmp_7812 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_22, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'bitselect' 'tmp_7812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%tmp_7813 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_22, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'bitselect' 'tmp_7813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.00ns)   --->   "%trunc_ln42_33 = trunc i26 %mul_ln73_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'trunc' 'trunc_ln42_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 490 [1/1] (0.70ns)   --->   "%icmp_ln42_91 = icmp_ne  i8 %trunc_ln42_33, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'icmp' 'icmp_ln42_91' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_161)   --->   "%tmp_7814 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_22, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'bitselect' 'tmp_7814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%or_ln42_68 = or i1 %tmp_7812, i1 %icmp_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'or' 'or_ln42_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%and_ln42_160 = and i1 %or_ln42_68, i1 %tmp_7813" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'and' 'and_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_22)   --->   "%zext_ln42_22 = zext i1 %and_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'zext' 'zext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_22 = add i13 %trunc_ln42_20, i13 %zext_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'add' 'add_ln42_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%tmp_7815 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_22, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'bitselect' 'tmp_7815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_161)   --->   "%xor_ln42_91 = xor i1 %tmp_7815, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'xor' 'xor_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_161 = and i1 %tmp_7814, i1 %xor_ln42_91" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'and' 'and_ln42_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%tmp_2958 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_22, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'partselect' 'tmp_2958' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.57ns)   --->   "%icmp_ln42_92 = icmp_eq  i3 %tmp_2958, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'icmp' 'icmp_ln42_92' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_2959 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_22, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'partselect' 'tmp_2959' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 502 [1/1] (0.70ns)   --->   "%icmp_ln42_93 = icmp_eq  i4 %tmp_2959, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'icmp' 'icmp_ln42_93' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.70ns)   --->   "%icmp_ln42_94 = icmp_eq  i4 %tmp_2959, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'icmp' 'icmp_ln42_94' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_164)   --->   "%select_ln42_91 = select i1 %and_ln42_161, i1 %icmp_ln42_93, i1 %icmp_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'select' 'select_ln42_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_165)   --->   "%tmp_7816 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_22, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'bitselect' 'tmp_7816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_165)   --->   "%xor_ln42_106 = xor i1 %tmp_7816, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'xor' 'xor_ln42_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_165)   --->   "%and_ln42_162 = and i1 %icmp_ln42_92, i1 %xor_ln42_106" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'and' 'and_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_165)   --->   "%select_ln42_92 = select i1 %and_ln42_161, i1 %and_ln42_162, i1 %icmp_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'select' 'select_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_70)   --->   "%and_ln42_163 = and i1 %and_ln42_161, i1 %icmp_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'and' 'and_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_164)   --->   "%xor_ln42_92 = xor i1 %select_ln42_91, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'xor' 'xor_ln42_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_164)   --->   "%or_ln42_69 = or i1 %tmp_7815, i1 %xor_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'or' 'or_ln42_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_164)   --->   "%xor_ln42_93 = xor i1 %tmp_7811, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'xor' 'xor_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_164 = and i1 %or_ln42_69, i1 %xor_ln42_93" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'and' 'and_ln42_164' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_165 = and i1 %tmp_7815, i1 %select_ln42_92" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'and' 'and_ln42_165' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_70)   --->   "%or_ln42_82 = or i1 %and_ln42_163, i1 %and_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'or' 'or_ln42_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_70)   --->   "%xor_ln42_94 = xor i1 %or_ln42_82, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'xor' 'xor_ln42_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_70)   --->   "%and_ln42_166 = and i1 %tmp_7811, i1 %xor_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'and' 'and_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_94)   --->   "%select_ln42_93 = select i1 %and_ln42_164, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'select' 'select_ln42_93' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_70 = or i1 %and_ln42_164, i1 %and_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'or' 'or_ln42_70' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_94 = select i1 %or_ln42_70, i13 %select_ln42_93, i13 %add_ln42_22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'select' 'select_ln42_94' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 521 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln58_20 = sext i13 %select_ln42_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 522 'sext' 'sext_ln58_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 523 [1/1] (0.75ns)   --->   "%add_ln58_20 = add i13 %select_ln42_58, i13 %select_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 523 'add' 'add_ln58_20' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_20, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 524 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns)   --->   "%tmp_7817 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 525 'bitselect' 'tmp_7817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_7818 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_20, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 526 'bitselect' 'tmp_7818' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%xor_ln58 = xor i1 %tmp_7817, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 527 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%and_ln58 = and i1 %tmp_7818, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 528 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_30)   --->   "%xor_ln58_40 = xor i1 %tmp_7818, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 529 'xor' 'xor_ln58_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_30)   --->   "%and_ln58_20 = and i1 %tmp_7817, i1 %xor_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 530 'and' 'and_ln58_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.12ns)   --->   "%xor_ln58_41 = xor i1 %tmp_7817, i1 %tmp_7818" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 531 'xor' 'xor_ln58_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%xor_ln58_42 = xor i1 %xor_ln58_41, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 532 'xor' 'xor_ln58_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 533 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_31)   --->   "%select_ln58 = select i1 %xor_ln58_41, i13 4095, i13 %add_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 534 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_30 = select i1 %and_ln58_20, i13 4096, i13 %add_ln58_20" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 535 'select' 'select_ln58_30' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_31 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 536 'select' 'select_ln58_31' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln58_21 = sext i13 %select_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 537 'sext' 'sext_ln58_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln58_22 = sext i13 %select_ln42_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 538 'sext' 'sext_ln58_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 539 [1/1] (0.75ns)   --->   "%add_ln58_21 = add i13 %select_ln42_62, i13 %select_ln42_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 539 'add' 'add_ln58_21' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.75ns)   --->   "%add_ln58_10 = add i14 %sext_ln58_22, i14 %sext_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 540 'add' 'add_ln58_10' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns)   --->   "%tmp_7819 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_10, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 541 'bitselect' 'tmp_7819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 542 [1/1] (0.00ns)   --->   "%tmp_7820 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_21, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 542 'bitselect' 'tmp_7820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%xor_ln58_43 = xor i1 %tmp_7819, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 543 'xor' 'xor_ln58_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%and_ln58_21 = and i1 %tmp_7820, i1 %xor_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 544 'and' 'and_ln58_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_33)   --->   "%xor_ln58_44 = xor i1 %tmp_7820, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 545 'xor' 'xor_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_33)   --->   "%and_ln58_22 = and i1 %tmp_7819, i1 %xor_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 546 'and' 'and_ln58_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.12ns)   --->   "%xor_ln58_45 = xor i1 %tmp_7819, i1 %tmp_7820" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 547 'xor' 'xor_ln58_45' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%xor_ln58_46 = xor i1 %xor_ln58_45, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 548 'xor' 'xor_ln58_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%or_ln58_10 = or i1 %and_ln58_21, i1 %xor_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 549 'or' 'or_ln58_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_34)   --->   "%select_ln58_32 = select i1 %xor_ln58_45, i13 4095, i13 %add_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 550 'select' 'select_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_33 = select i1 %and_ln58_22, i13 4096, i13 %add_ln58_21" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 551 'select' 'select_ln58_33' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_34 = select i1 %or_ln58_10, i13 %select_ln58_32, i13 %select_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 552 'select' 'select_ln58_34' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns)   --->   "%sext_ln58_23 = sext i13 %select_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 553 'sext' 'sext_ln58_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 554 [1/1] (0.00ns)   --->   "%sext_ln58_24 = sext i13 %select_ln42_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 554 'sext' 'sext_ln58_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.75ns)   --->   "%add_ln58_22 = add i13 %select_ln42_66, i13 %select_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 555 'add' 'add_ln58_22' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.75ns)   --->   "%add_ln58_11 = add i14 %sext_ln58_24, i14 %sext_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 556 'add' 'add_ln58_11' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_7821 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_11, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 557 'bitselect' 'tmp_7821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 558 [1/1] (0.00ns)   --->   "%tmp_7822 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_22, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 558 'bitselect' 'tmp_7822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_37)   --->   "%xor_ln58_47 = xor i1 %tmp_7821, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 559 'xor' 'xor_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_37)   --->   "%and_ln58_23 = and i1 %tmp_7822, i1 %xor_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 560 'and' 'and_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_36)   --->   "%xor_ln58_48 = xor i1 %tmp_7822, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 561 'xor' 'xor_ln58_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_36)   --->   "%and_ln58_24 = and i1 %tmp_7821, i1 %xor_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 562 'and' 'and_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.12ns)   --->   "%xor_ln58_49 = xor i1 %tmp_7821, i1 %tmp_7822" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 563 'xor' 'xor_ln58_49' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_37)   --->   "%xor_ln58_50 = xor i1 %xor_ln58_49, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 564 'xor' 'xor_ln58_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_37)   --->   "%or_ln58_11 = or i1 %and_ln58_23, i1 %xor_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 565 'or' 'or_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_37)   --->   "%select_ln58_35 = select i1 %xor_ln58_49, i13 4095, i13 %add_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 566 'select' 'select_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_36 = select i1 %and_ln58_24, i13 4096, i13 %add_ln58_22" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 567 'select' 'select_ln58_36' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_37 = select i1 %or_ln58_11, i13 %select_ln58_35, i13 %select_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 568 'select' 'select_ln58_37' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln58_25 = sext i13 %select_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 569 'sext' 'sext_ln58_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln58_26 = sext i13 %select_ln42_70" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 570 'sext' 'sext_ln58_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 571 [1/1] (0.75ns)   --->   "%add_ln58_23 = add i13 %select_ln42_70, i13 %select_ln58_34" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 571 'add' 'add_ln58_23' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.75ns)   --->   "%add_ln58_12 = add i14 %sext_ln58_26, i14 %sext_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 572 'add' 'add_ln58_12' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_7823 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_12, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 573 'bitselect' 'tmp_7823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 574 [1/1] (0.00ns)   --->   "%tmp_7824 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_23, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 574 'bitselect' 'tmp_7824' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_40)   --->   "%xor_ln58_51 = xor i1 %tmp_7823, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 575 'xor' 'xor_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_40)   --->   "%and_ln58_25 = and i1 %tmp_7824, i1 %xor_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 576 'and' 'and_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_39)   --->   "%xor_ln58_52 = xor i1 %tmp_7824, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 577 'xor' 'xor_ln58_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_39)   --->   "%and_ln58_26 = and i1 %tmp_7823, i1 %xor_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 578 'and' 'and_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.12ns)   --->   "%xor_ln58_53 = xor i1 %tmp_7823, i1 %tmp_7824" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 579 'xor' 'xor_ln58_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_40)   --->   "%xor_ln58_54 = xor i1 %xor_ln58_53, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 580 'xor' 'xor_ln58_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_40)   --->   "%or_ln58_12 = or i1 %and_ln58_25, i1 %xor_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 581 'or' 'or_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_40)   --->   "%select_ln58_38 = select i1 %xor_ln58_53, i13 4095, i13 %add_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 582 'select' 'select_ln58_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_39 = select i1 %and_ln58_26, i13 4096, i13 %add_ln58_23" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 583 'select' 'select_ln58_39' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_40 = select i1 %or_ln58_12, i13 %select_ln58_38, i13 %select_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 584 'select' 'select_ln58_40' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.18>
ST_3 : Operation 585 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 585 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 586 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 12, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 586 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 587 [1/1] (0.00ns)   --->   "%sext_ln58_27 = sext i13 %select_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 587 'sext' 'sext_ln58_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 588 [1/1] (0.00ns)   --->   "%sext_ln58_28 = sext i13 %select_ln42_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 588 'sext' 'sext_ln58_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 589 [1/1] (0.75ns)   --->   "%add_ln58_24 = add i13 %select_ln42_74, i13 %select_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 589 'add' 'add_ln58_24' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 590 [1/1] (0.75ns)   --->   "%add_ln58_13 = add i14 %sext_ln58_28, i14 %sext_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 590 'add' 'add_ln58_13' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 591 [1/1] (0.00ns)   --->   "%tmp_7825 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_13, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 591 'bitselect' 'tmp_7825' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_7826 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_24, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 592 'bitselect' 'tmp_7826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_43)   --->   "%xor_ln58_55 = xor i1 %tmp_7825, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 593 'xor' 'xor_ln58_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_43)   --->   "%and_ln58_27 = and i1 %tmp_7826, i1 %xor_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 594 'and' 'and_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_42)   --->   "%xor_ln58_56 = xor i1 %tmp_7826, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 595 'xor' 'xor_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_42)   --->   "%and_ln58_28 = and i1 %tmp_7825, i1 %xor_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 596 'and' 'and_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 597 [1/1] (0.12ns)   --->   "%xor_ln58_57 = xor i1 %tmp_7825, i1 %tmp_7826" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 597 'xor' 'xor_ln58_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_43)   --->   "%xor_ln58_58 = xor i1 %xor_ln58_57, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 598 'xor' 'xor_ln58_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_43)   --->   "%or_ln58_13 = or i1 %and_ln58_27, i1 %xor_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 599 'or' 'or_ln58_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_43)   --->   "%select_ln58_41 = select i1 %xor_ln58_57, i13 4095, i13 %add_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 600 'select' 'select_ln58_41' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 601 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_42 = select i1 %and_ln58_28, i13 4096, i13 %add_ln58_24" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 601 'select' 'select_ln58_42' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 602 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_43 = select i1 %or_ln58_13, i13 %select_ln58_41, i13 %select_ln58_42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 602 'select' 'select_ln58_43' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln58_29 = sext i13 %select_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 603 'sext' 'sext_ln58_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln58_30 = sext i13 %select_ln42_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 604 'sext' 'sext_ln58_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 605 [1/1] (0.75ns)   --->   "%add_ln58_25 = add i13 %select_ln42_78, i13 %select_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 605 'add' 'add_ln58_25' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 606 [1/1] (0.75ns)   --->   "%add_ln58_14 = add i14 %sext_ln58_30, i14 %sext_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 606 'add' 'add_ln58_14' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_7827 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_14, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 607 'bitselect' 'tmp_7827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 608 [1/1] (0.00ns)   --->   "%tmp_7828 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_25, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 608 'bitselect' 'tmp_7828' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_46)   --->   "%xor_ln58_59 = xor i1 %tmp_7827, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 609 'xor' 'xor_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_46)   --->   "%and_ln58_29 = and i1 %tmp_7828, i1 %xor_ln58_59" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 610 'and' 'and_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_45)   --->   "%xor_ln58_60 = xor i1 %tmp_7828, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 611 'xor' 'xor_ln58_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_45)   --->   "%and_ln58_30 = and i1 %tmp_7827, i1 %xor_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 612 'and' 'and_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 613 [1/1] (0.12ns)   --->   "%xor_ln58_61 = xor i1 %tmp_7827, i1 %tmp_7828" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 613 'xor' 'xor_ln58_61' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_46)   --->   "%xor_ln58_62 = xor i1 %xor_ln58_61, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 614 'xor' 'xor_ln58_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_46)   --->   "%or_ln58_14 = or i1 %and_ln58_29, i1 %xor_ln58_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 615 'or' 'or_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_46)   --->   "%select_ln58_44 = select i1 %xor_ln58_61, i13 4095, i13 %add_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 616 'select' 'select_ln58_44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 617 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_45 = select i1 %and_ln58_30, i13 4096, i13 %add_ln58_25" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 617 'select' 'select_ln58_45' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 618 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_46 = select i1 %or_ln58_14, i13 %select_ln58_44, i13 %select_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 618 'select' 'select_ln58_46' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln58_31 = sext i13 %select_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 619 'sext' 'sext_ln58_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 620 [1/1] (0.00ns)   --->   "%sext_ln58_32 = sext i13 %select_ln42_82" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 620 'sext' 'sext_ln58_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 621 [1/1] (0.75ns)   --->   "%add_ln58_26 = add i13 %select_ln42_82, i13 %select_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 621 'add' 'add_ln58_26' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 622 [1/1] (0.75ns)   --->   "%add_ln58_15 = add i14 %sext_ln58_32, i14 %sext_ln58_31" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 622 'add' 'add_ln58_15' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 623 [1/1] (0.00ns)   --->   "%tmp_7829 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_15, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 623 'bitselect' 'tmp_7829' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 624 [1/1] (0.00ns)   --->   "%tmp_7830 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_26, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 624 'bitselect' 'tmp_7830' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_49)   --->   "%xor_ln58_63 = xor i1 %tmp_7829, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 625 'xor' 'xor_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_49)   --->   "%and_ln58_31 = and i1 %tmp_7830, i1 %xor_ln58_63" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 626 'and' 'and_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_48)   --->   "%xor_ln58_64 = xor i1 %tmp_7830, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 627 'xor' 'xor_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_48)   --->   "%and_ln58_32 = and i1 %tmp_7829, i1 %xor_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 628 'and' 'and_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 629 [1/1] (0.12ns)   --->   "%xor_ln58_65 = xor i1 %tmp_7829, i1 %tmp_7830" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 629 'xor' 'xor_ln58_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_49)   --->   "%xor_ln58_66 = xor i1 %xor_ln58_65, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 630 'xor' 'xor_ln58_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_49)   --->   "%or_ln58_15 = or i1 %and_ln58_31, i1 %xor_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 631 'or' 'or_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_49)   --->   "%select_ln58_47 = select i1 %xor_ln58_65, i13 4095, i13 %add_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 632 'select' 'select_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 633 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_48 = select i1 %and_ln58_32, i13 4096, i13 %add_ln58_26" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 633 'select' 'select_ln58_48' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 634 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_49 = select i1 %or_ln58_15, i13 %select_ln58_47, i13 %select_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 634 'select' 'select_ln58_49' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 635 [1/1] (0.00ns)   --->   "%sext_ln58_33 = sext i13 %select_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 635 'sext' 'sext_ln58_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 636 [1/1] (0.00ns)   --->   "%sext_ln58_34 = sext i13 %select_ln42_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 636 'sext' 'sext_ln58_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 637 [1/1] (0.75ns)   --->   "%add_ln58_27 = add i13 %select_ln42_86, i13 %select_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 637 'add' 'add_ln58_27' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 638 [1/1] (0.75ns)   --->   "%add_ln58_16 = add i14 %sext_ln58_34, i14 %sext_ln58_33" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 638 'add' 'add_ln58_16' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%tmp_7831 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_16, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 639 'bitselect' 'tmp_7831' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_7832 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_27, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 640 'bitselect' 'tmp_7832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_52)   --->   "%xor_ln58_67 = xor i1 %tmp_7831, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 641 'xor' 'xor_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_52)   --->   "%and_ln58_33 = and i1 %tmp_7832, i1 %xor_ln58_67" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 642 'and' 'and_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_51)   --->   "%xor_ln58_68 = xor i1 %tmp_7832, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 643 'xor' 'xor_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_51)   --->   "%and_ln58_34 = and i1 %tmp_7831, i1 %xor_ln58_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 644 'and' 'and_ln58_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 645 [1/1] (0.12ns)   --->   "%xor_ln58_69 = xor i1 %tmp_7831, i1 %tmp_7832" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 645 'xor' 'xor_ln58_69' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_52)   --->   "%xor_ln58_70 = xor i1 %xor_ln58_69, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 646 'xor' 'xor_ln58_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_52)   --->   "%or_ln58_16 = or i1 %and_ln58_33, i1 %xor_ln58_70" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 647 'or' 'or_ln58_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_52)   --->   "%select_ln58_50 = select i1 %xor_ln58_69, i13 4095, i13 %add_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 648 'select' 'select_ln58_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 649 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_51 = select i1 %and_ln58_34, i13 4096, i13 %add_ln58_27" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 649 'select' 'select_ln58_51' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 650 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_52 = select i1 %or_ln58_16, i13 %select_ln58_50, i13 %select_ln58_51" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 650 'select' 'select_ln58_52' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln58_35 = sext i13 %select_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 651 'sext' 'sext_ln58_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln58_36 = sext i13 %select_ln42_90" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 652 'sext' 'sext_ln58_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 653 [1/1] (0.75ns)   --->   "%add_ln58_28 = add i13 %select_ln42_90, i13 %select_ln58_49" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'add' 'add_ln58_28' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 654 [1/1] (0.75ns)   --->   "%add_ln58_17 = add i14 %sext_ln58_36, i14 %sext_ln58_35" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'add' 'add_ln58_17' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_7833 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_17, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 655 'bitselect' 'tmp_7833' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_7834 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_28, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 656 'bitselect' 'tmp_7834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%xor_ln58_71 = xor i1 %tmp_7833, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 657 'xor' 'xor_ln58_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%and_ln58_35 = and i1 %tmp_7834, i1 %xor_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'and' 'and_ln58_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_54)   --->   "%xor_ln58_72 = xor i1 %tmp_7834, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'xor' 'xor_ln58_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_54)   --->   "%and_ln58_36 = and i1 %tmp_7833, i1 %xor_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'and' 'and_ln58_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 661 [1/1] (0.12ns)   --->   "%xor_ln58_73 = xor i1 %tmp_7833, i1 %tmp_7834" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'xor' 'xor_ln58_73' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%xor_ln58_74 = xor i1 %xor_ln58_73, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'xor' 'xor_ln58_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%or_ln58_17 = or i1 %and_ln58_35, i1 %xor_ln58_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'or' 'or_ln58_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_55)   --->   "%select_ln58_53 = select i1 %xor_ln58_73, i13 4095, i13 %add_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'select' 'select_ln58_53' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 665 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_54 = select i1 %and_ln58_36, i13 4096, i13 %add_ln58_28" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'select' 'select_ln58_54' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 666 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_55 = select i1 %or_ln58_17, i13 %select_ln58_53, i13 %select_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'select' 'select_ln58_55' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 667 [1/1] (0.00ns)   --->   "%sext_ln58_37 = sext i13 %select_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'sext' 'sext_ln58_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 668 [1/1] (0.00ns)   --->   "%sext_ln58_38 = sext i13 %select_ln42_94" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'sext' 'sext_ln58_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 669 [1/1] (0.75ns)   --->   "%add_ln58_29 = add i13 %select_ln42_94, i13 %select_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'add' 'add_ln58_29' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 670 [1/1] (0.75ns)   --->   "%add_ln58_18 = add i14 %sext_ln58_38, i14 %sext_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'add' 'add_ln58_18' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 671 [1/1] (0.00ns)   --->   "%tmp_7835 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_18, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'bitselect' 'tmp_7835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 672 [1/1] (0.00ns)   --->   "%tmp_7836 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_29, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'bitselect' 'tmp_7836' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%xor_ln58_75 = xor i1 %tmp_7835, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'xor' 'xor_ln58_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%and_ln58_37 = and i1 %tmp_7836, i1 %xor_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'and' 'and_ln58_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_57)   --->   "%xor_ln58_76 = xor i1 %tmp_7836, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'xor' 'xor_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_57)   --->   "%and_ln58_38 = and i1 %tmp_7835, i1 %xor_ln58_76" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'and' 'and_ln58_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 677 [1/1] (0.12ns)   --->   "%xor_ln58_77 = xor i1 %tmp_7835, i1 %tmp_7836" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'xor' 'xor_ln58_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%xor_ln58_78 = xor i1 %xor_ln58_77, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'xor' 'xor_ln58_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%or_ln58_18 = or i1 %and_ln58_37, i1 %xor_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'or' 'or_ln58_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_58)   --->   "%select_ln58_56 = select i1 %xor_ln58_77, i13 4095, i13 %add_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'select' 'select_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 681 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_57 = select i1 %and_ln58_38, i13 4096, i13 %add_ln58_29" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'select' 'select_ln58_57' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 682 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_58 = select i1 %or_ln58_18, i13 %select_ln58_56, i13 %select_ln58_57" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'select' 'select_ln58_58' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 683 [1/1] (0.00ns)   --->   "%mrv = insertvalue i26 <undef>, i13 %select_ln58_55" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 683 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 684 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i26 %mrv, i13 %select_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 684 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 685 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i26 %mrv_1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 685 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.116ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [52]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [101]  (0.642 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [104]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [110]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [112]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [113]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [115]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [117]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_84', firmware/nnet_utils/nnet_dense_latency.h:42) [118]  (0.122 ns)

 <State 2>: 4.194ns
The critical path consists of the following:
	'mul' operation 26 bit ('mul_ln73_17', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [338]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42_71', firmware/nnet_utils/nnet_dense_latency.h:42) [344]  (0.705 ns)
	'or' operation 1 bit ('or_ln42_53', firmware/nnet_utils/nnet_dense_latency.h:42) [346]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_125', firmware/nnet_utils/nnet_dense_latency.h:42) [347]  (0.000 ns)
	'add' operation 13 bit ('add_ln42_17', firmware/nnet_utils/nnet_dense_latency.h:42) [349]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42_71', firmware/nnet_utils/nnet_dense_latency.h:42) [351]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_126', firmware/nnet_utils/nnet_dense_latency.h:42) [352]  (0.122 ns)
	'select' operation 1 bit ('select_ln42_71', firmware/nnet_utils/nnet_dense_latency.h:42) [358]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_72', firmware/nnet_utils/nnet_dense_latency.h:42) [364]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_54', firmware/nnet_utils/nnet_dense_latency.h:42) [365]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_129', firmware/nnet_utils/nnet_dense_latency.h:42) [367]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_55', firmware/nnet_utils/nnet_dense_latency.h:42) [373]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_74', firmware/nnet_utils/nnet_dense_latency.h:42) [374]  (0.321 ns)

 <State 3>: 4.188ns
The critical path consists of the following:
	'add' operation 14 bit ('add_ln58_13', firmware/nnet_utils/nnet_dense_latency.h:58) [636]  (0.755 ns)
	'and' operation 1 bit ('and_ln58_28', firmware/nnet_utils/nnet_dense_latency.h:58) [642]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_42', firmware/nnet_utils/nnet_dense_latency.h:58) [647]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_43', firmware/nnet_utils/nnet_dense_latency.h:58) [648]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_26', firmware/nnet_utils/nnet_dense_latency.h:58) [667]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_48', firmware/nnet_utils/nnet_dense_latency.h:58) [679]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_49', firmware/nnet_utils/nnet_dense_latency.h:58) [680]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_28', firmware/nnet_utils/nnet_dense_latency.h:58) [699]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_54', firmware/nnet_utils/nnet_dense_latency.h:58) [711]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_55', firmware/nnet_utils/nnet_dense_latency.h:58) [712]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
