static const ARMCPRegInfo cache_block_ops_cp_reginfo[] = {<BR>&nbsp;&nbsp;&nbsp; /* We never have a a block transfer operation in progress */<BR>&nbsp;&nbsp;&nbsp; { .name = "BXSR", .cp = 15, .crn = 7, .crm = 12, .opc1 = 0, .opc2 = 4,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL0_R, .type = ARM_CP_CONST | ARM_CP_NO_RAW,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .resetvalue = 0 },<BR>&nbsp;&nbsp;&nbsp; /* The cache ops themselves: these all NOP for QEMU */<BR>&nbsp;&nbsp;&nbsp; { .name = "IICR", .cp = 15, .crm = 5, .opc1 = 0,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_W, .type = ARM_CP_NOP|ARM_CP_64BIT },<BR>&nbsp;&nbsp;&nbsp; { .name = "IDCR", .cp = 15, .crm = 6, .opc1 = 0,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_W, .type = ARM_CP_NOP|ARM_CP_64BIT },<BR>&nbsp;&nbsp;&nbsp; { .name = "CDCR", .cp = 15, .crm = 12, .opc1 = 0,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL0_W, .type = ARM_CP_NOP|ARM_CP_64BIT },<BR>&nbsp;&nbsp;&nbsp; { .name = "PIR", .cp = 15, .crm = 12, .opc1 = 1,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL0_W, .type = ARM_CP_NOP|ARM_CP_64BIT },<BR>&nbsp;&nbsp;&nbsp; { .name = "PDR", .cp = 15, .crm = 12, .opc1 = 2,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL0_W, .type = ARM_CP_NOP|ARM_CP_64BIT },<BR>&nbsp;&nbsp;&nbsp; { .name = "CIDCR", .cp = 15, .crm = 14, .opc1 = 0,<BR>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; .access = PL1_W, .type = ARM_CP_NOP|ARM_CP_64BIT },<BR>&nbsp;&nbsp;&nbsp; REGINFO_SENTINEL<BR>};