version 3
Z:/Lab1/list14.vhf
list14
VHDL
VHDL
Z:/Lab1/test14.xwv
Clocked
-
-
1000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
A1
100000000
100000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
A2
A1
B1
A1
B2
A1
S1
A1
S2
A1
S3
A1
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
S1_DIFF
S2_DIFF
S3_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
A1
A2
B1
B2
S1
S2
S3
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
