# 2-to-4 Decoder

This is the VHDL code for the design of a 2-to-4 binary decoder that takes 2 binary inputs and decodes them into one of 4 outputs.

![decoder_rtlviewer](https://user-images.githubusercontent.com/45922320/74584009-72ce6e80-4ff3-11ea-8cdf-2ae072543b5d.png)

### Dependencies

[Quartus](https://www.intel.com/content/www/us/en/programmable/downloads/download-center.html)

[Optional] [Model-Sim](https://www.intel.com/content/www/us/en/programmable/downloads/download-center.html) is needed, if you want to test your logic through testbench and tracefile.
