Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Mon Jul 14 15:58:25 2025
| Host              : UOS4CD717A76674 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.090        0.000                      0               341671        0.010        0.000                      0               341671        3.656        0.000                       0                121605  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.156}      10.312          96.974          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            2.090        0.000                      0               341671        0.010        0.000                      0               341671        3.656        0.000                       0                121605  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.656ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_0/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.764ns  (logic 0.513ns (6.608%)  route 7.251ns (93.392%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.015ns = ( 12.327 - 10.312 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.467ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.423ns, distribution 1.410ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.924     2.150    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_clk
    SLICE_X87Y103        FDSE                                         r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.226 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/Q
                         net (fo=104, routed)         2.062     4.288    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/and_ln305_reg_527_pp0_iter8_reg_reg[0][0]
    SLICE_X29Y107        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.435 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5/O
                         net (fo=1, routed)           0.086     4.521    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5_n_7
    SLICE_X29Y107        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.556 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2/O
                         net (fo=3, routed)           1.753     6.310    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ack_in_t_reg
    SLICE_X87Y103        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     6.378 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1/O
                         net (fo=127, routed)         1.091     7.469    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/ap_enable_reg_pp0_iter10
    SLICE_X65Y97         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     7.518 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/ap_ce_reg_i_1/O
                         net (fo=27, routed)          0.878     8.396    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_fu_425_ce
    SLICE_X87Y102        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     8.433 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ram_reg_bram_1_i_2__1/O
                         net (fo=9, routed)           0.573     9.006    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/mac_muladd_8s_7ns_7ns_14_4_1_U14/CAMC_mac_muladd_8s_7ns_7ns_14_4_1_DSP48_0_U/ram_reg_bram_0_0
    SLICE_X107Y96        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     9.107 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/mac_muladd_8s_7ns_7ns_14_4_1_U14/CAMC_mac_muladd_8s_7ns_7ns_14_4_1_DSP48_0_U/ram_reg_bram_0_i_1__2/O
                         net (fo=1, routed)           0.806     9.914    design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_0_1
    RAMB36_X11Y17        RAMB36E2                                     r  design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.833    12.327    design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ap_clk
    RAMB36_X11Y17        RAMB36E2                                     r  design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.178    12.505    
                         clock uncertainty           -0.159    12.346    
    RAMB36_X11Y17        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    12.004    design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         12.004    
                         arrival time                          -9.914    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_1/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.658ns  (logic 0.512ns (6.686%)  route 7.146ns (93.314%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.007ns = ( 12.319 - 10.312 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.467ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.825ns (routing 0.423ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.924     2.150    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_clk
    SLICE_X87Y103        FDSE                                         r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.226 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/Q
                         net (fo=104, routed)         2.062     4.288    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/and_ln305_reg_527_pp0_iter8_reg_reg[0][0]
    SLICE_X29Y107        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.435 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5/O
                         net (fo=1, routed)           0.086     4.521    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5_n_7
    SLICE_X29Y107        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.556 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2/O
                         net (fo=3, routed)           1.753     6.310    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ack_in_t_reg
    SLICE_X87Y103        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     6.378 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1/O
                         net (fo=127, routed)         1.091     7.469    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/ap_enable_reg_pp0_iter10
    SLICE_X65Y97         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     7.518 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/ap_ce_reg_i_1/O
                         net (fo=27, routed)          0.878     8.396    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_fu_425_ce
    SLICE_X87Y102        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     8.433 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ram_reg_bram_1_i_2__1/O
                         net (fo=9, routed)           0.570     9.003    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/mac_muladd_8s_7ns_7ns_14_4_1_U14/CAMC_mac_muladd_8s_7ns_7ns_14_4_1_DSP48_0_U/ram_reg_bram_0_0
    SLICE_X107Y96        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.100     9.103 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/mac_muladd_8s_7ns_7ns_14_4_1_U14/CAMC_mac_muladd_8s_7ns_7ns_14_4_1_DSP48_0_U/ram_reg_bram_1_i_3__1/O
                         net (fo=1, routed)           0.705     9.808    design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_1_1
    RAMB36_X11Y18        RAMB36E2                                     r  design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.825    12.319    design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ap_clk
    RAMB36_X11Y18        RAMB36E2                                     r  design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_1/CLKARDCLK
                         clock pessimism              0.178    12.497    
                         clock uncertainty           -0.159    12.338    
    RAMB36_X11Y18        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    11.996    design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_1
  -------------------------------------------------------------------
                         required time                         11.996    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_2/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.653ns  (logic 0.513ns (6.704%)  route 7.140ns (93.296%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns = ( 12.325 - 10.312 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.467ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.423ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.924     2.150    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_clk
    SLICE_X87Y103        FDSE                                         r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.226 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/Q
                         net (fo=104, routed)         2.062     4.288    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/and_ln305_reg_527_pp0_iter8_reg_reg[0][0]
    SLICE_X29Y107        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.435 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5/O
                         net (fo=1, routed)           0.086     4.521    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5_n_7
    SLICE_X29Y107        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.556 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2/O
                         net (fo=3, routed)           1.753     6.310    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ack_in_t_reg
    SLICE_X87Y103        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     6.378 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1/O
                         net (fo=127, routed)         1.091     7.469    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/ap_enable_reg_pp0_iter10
    SLICE_X65Y97         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     7.518 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/ap_ce_reg_i_1/O
                         net (fo=27, routed)          0.878     8.396    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_fu_425_ce
    SLICE_X87Y102        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     8.433 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ram_reg_bram_1_i_2__1/O
                         net (fo=9, routed)           0.613     9.046    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/mac_muladd_8s_7ns_7ns_14_4_1_U14/CAMC_mac_muladd_8s_7ns_7ns_14_4_1_DSP48_0_U/ram_reg_bram_0_0
    SLICE_X107Y97        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     9.147 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/mac_muladd_8s_7ns_7ns_14_4_1_U14/CAMC_mac_muladd_8s_7ns_7ns_14_4_1_DSP48_0_U/ram_reg_bram_2_i_2__1/O
                         net (fo=1, routed)           0.656     9.803    design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_2_1
    RAMB36_X11Y19        RAMB36E2                                     r  design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.831    12.325    design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ap_clk
    RAMB36_X11Y19        RAMB36E2                                     r  design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_2/CLKARDCLK
                         clock pessimism              0.178    12.503    
                         clock uncertainty           -0.159    12.344    
    RAMB36_X11Y19        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    12.002    design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_2
  -------------------------------------------------------------------
                         required time                         12.002    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.514ns  (required time - arrival time)
  Source:                 design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_3/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.298ns  (logic 0.501ns (6.864%)  route 6.797ns (93.135%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.973ns = ( 12.285 - 10.312 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.467ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.423ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.924     2.150    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_clk
    SLICE_X87Y103        FDSE                                         r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.226 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/Q
                         net (fo=104, routed)         2.062     4.288    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/and_ln305_reg_527_pp0_iter8_reg_reg[0][0]
    SLICE_X29Y107        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.435 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5/O
                         net (fo=1, routed)           0.086     4.521    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5_n_7
    SLICE_X29Y107        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.556 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2/O
                         net (fo=3, routed)           1.753     6.310    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ack_in_t_reg
    SLICE_X87Y103        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     6.378 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1/O
                         net (fo=127, routed)         1.091     7.469    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/ap_enable_reg_pp0_iter10
    SLICE_X65Y97         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     7.518 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/ap_ce_reg_i_1/O
                         net (fo=27, routed)          0.878     8.396    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_fu_425_ce
    SLICE_X87Y102        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     8.433 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ram_reg_bram_1_i_2__1/O
                         net (fo=9, routed)           0.567     9.000    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/mac_muladd_8s_7ns_7ns_14_4_1_U14/CAMC_mac_muladd_8s_7ns_7ns_14_4_1_DSP48_0_U/ram_reg_bram_0_0
    SLICE_X106Y97        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     9.089 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/mac_muladd_8s_7ns_7ns_14_4_1_U14/CAMC_mac_muladd_8s_7ns_7ns_14_4_1_DSP48_0_U/ram_reg_bram_3_i_1__0/O
                         net (fo=1, routed)           0.359     9.448    design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_3_2
    RAMB36_X10Y18        RAMB36E2                                     r  design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.791    12.285    design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ap_clk
    RAMB36_X10Y18        RAMB36E2                                     r  design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_3/CLKARDCLK
                         clock pessimism              0.178    12.463    
                         clock uncertainty           -0.159    12.304    
    RAMB36_X10Y18        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    11.962    design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_3
  -------------------------------------------------------------------
                         required time                         11.962    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  2.514    

Slack (MET) :             2.599ns  (required time - arrival time)
  Source:                 design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_4/ENARDEN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.219ns  (logic 0.508ns (7.037%)  route 6.711ns (92.963%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.979ns = ( 12.291 - 10.312 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.467ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.797ns (routing 0.423ns, distribution 1.374ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.924     2.150    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_clk
    SLICE_X87Y103        FDSE                                         r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.226 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/Q
                         net (fo=104, routed)         2.062     4.288    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/and_ln305_reg_527_pp0_iter8_reg_reg[0][0]
    SLICE_X29Y107        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.435 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5/O
                         net (fo=1, routed)           0.086     4.521    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5_n_7
    SLICE_X29Y107        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.556 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2/O
                         net (fo=3, routed)           1.753     6.310    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ack_in_t_reg
    SLICE_X87Y103        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     6.378 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1/O
                         net (fo=127, routed)         1.091     7.469    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/ap_enable_reg_pp0_iter10
    SLICE_X65Y97         LUT2 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     7.518 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/ap_ce_reg_i_1/O
                         net (fo=27, routed)          0.878     8.396    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_fu_425_ce
    SLICE_X87Y102        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.037     8.433 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ram_reg_bram_1_i_2__1/O
                         net (fo=9, routed)           0.567     9.000    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/mac_muladd_8s_7ns_7ns_14_4_1_U14/CAMC_mac_muladd_8s_7ns_7ns_14_4_1_DSP48_0_U/ram_reg_bram_0_0
    SLICE_X106Y97        LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.096     9.096 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/mac_muladd_8s_7ns_7ns_14_4_1_U14/CAMC_mac_muladd_8s_7ns_7ns_14_4_1_DSP48_0_U/ram_reg_bram_4_i_2/O
                         net (fo=1, routed)           0.273     9.369    design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_4_1
    RAMB36_X10Y19        RAMB36E2                                     r  design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.797    12.291    design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ap_clk
    RAMB36_X10Y19        RAMB36E2                                     r  design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_4/CLKARDCLK
                         clock pessimism              0.178    12.469    
                         clock uncertainty           -0.159    12.310    
    RAMB36_X10Y19        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
                                                     -0.342    11.968    design_1_i/OnePort2/CAMC_1/inst/weights_test_U/ram_reg_bram_4
  -------------------------------------------------------------------
                         required time                         11.968    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 0.412ns (5.765%)  route 6.734ns (94.235%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 12.040 - 10.312 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.467ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.423ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.924     2.150    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_clk
    SLICE_X87Y103        FDSE                                         r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.226 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/Q
                         net (fo=104, routed)         2.062     4.288    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/and_ln305_reg_527_pp0_iter8_reg_reg[0][0]
    SLICE_X29Y107        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.435 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5/O
                         net (fo=1, routed)           0.086     4.521    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5_n_7
    SLICE_X29Y107        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.556 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2/O
                         net (fo=3, routed)           1.753     6.310    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ack_in_t_reg
    SLICE_X87Y103        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     6.378 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1/O
                         net (fo=127, routed)         1.912     8.290    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_enable_reg_pp0_iter10
    SLICE_X29Y107        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     8.325 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ack_in_t_i_2/O
                         net (fo=20, routed)          0.447     8.772    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/input_X_TREADY_int_regslice
    SLICE_X25Y98         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     8.823 r  design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1[31]_i_1/O
                         net (fo=32, routed)          0.473     9.296    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/load_p1
    SLICE_X28Y93         FDRE                                         r  design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.546    12.040    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/ap_clk
    SLICE_X28Y93         FDRE                                         r  design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[23]/C
                         clock pessimism              0.161    12.201    
                         clock uncertainty           -0.159    12.042    
    SLICE_X28Y93         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.981    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[23]
  -------------------------------------------------------------------
                         required time                         11.981    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 0.412ns (5.765%)  route 6.734ns (94.235%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 12.040 - 10.312 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.467ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.423ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.924     2.150    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_clk
    SLICE_X87Y103        FDSE                                         r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.226 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/Q
                         net (fo=104, routed)         2.062     4.288    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/and_ln305_reg_527_pp0_iter8_reg_reg[0][0]
    SLICE_X29Y107        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.435 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5/O
                         net (fo=1, routed)           0.086     4.521    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5_n_7
    SLICE_X29Y107        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.556 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2/O
                         net (fo=3, routed)           1.753     6.310    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ack_in_t_reg
    SLICE_X87Y103        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     6.378 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1/O
                         net (fo=127, routed)         1.912     8.290    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_enable_reg_pp0_iter10
    SLICE_X29Y107        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     8.325 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ack_in_t_i_2/O
                         net (fo=20, routed)          0.447     8.772    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/input_X_TREADY_int_regslice
    SLICE_X25Y98         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     8.823 r  design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1[31]_i_1/O
                         net (fo=32, routed)          0.473     9.296    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/load_p1
    SLICE_X28Y93         FDRE                                         r  design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.546    12.040    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/ap_clk
    SLICE_X28Y93         FDRE                                         r  design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[26]/C
                         clock pessimism              0.161    12.201    
                         clock uncertainty           -0.159    12.042    
    SLICE_X28Y93         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    11.981    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[26]
  -------------------------------------------------------------------
                         required time                         11.981    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.146ns  (logic 0.412ns (5.765%)  route 6.734ns (94.235%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.728ns = ( 12.040 - 10.312 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.467ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.546ns (routing 0.423ns, distribution 1.123ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.924     2.150    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_clk
    SLICE_X87Y103        FDSE                                         r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.226 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/Q
                         net (fo=104, routed)         2.062     4.288    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/and_ln305_reg_527_pp0_iter8_reg_reg[0][0]
    SLICE_X29Y107        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.435 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5/O
                         net (fo=1, routed)           0.086     4.521    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5_n_7
    SLICE_X29Y107        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.556 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2/O
                         net (fo=3, routed)           1.753     6.310    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ack_in_t_reg
    SLICE_X87Y103        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     6.378 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1/O
                         net (fo=127, routed)         1.912     8.290    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_enable_reg_pp0_iter10
    SLICE_X29Y107        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     8.325 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ack_in_t_i_2/O
                         net (fo=20, routed)          0.447     8.772    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/input_X_TREADY_int_regslice
    SLICE_X25Y98         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     8.823 r  design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1[31]_i_1/O
                         net (fo=32, routed)          0.473     9.296    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/load_p1
    SLICE_X28Y93         FDRE                                         r  design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.546    12.040    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/ap_clk
    SLICE_X28Y93         FDRE                                         r  design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[28]/C
                         clock pessimism              0.161    12.201    
                         clock uncertainty           -0.159    12.042    
    SLICE_X28Y93         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    11.981    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[28]
  -------------------------------------------------------------------
                         required time                         11.981    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 0.412ns (5.769%)  route 6.729ns (94.231%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 12.036 - 10.312 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.467ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.423ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.924     2.150    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_clk
    SLICE_X87Y103        FDSE                                         r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.226 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/Q
                         net (fo=104, routed)         2.062     4.288    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/and_ln305_reg_527_pp0_iter8_reg_reg[0][0]
    SLICE_X29Y107        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.435 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5/O
                         net (fo=1, routed)           0.086     4.521    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5_n_7
    SLICE_X29Y107        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.556 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2/O
                         net (fo=3, routed)           1.753     6.310    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ack_in_t_reg
    SLICE_X87Y103        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     6.378 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1/O
                         net (fo=127, routed)         1.912     8.290    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_enable_reg_pp0_iter10
    SLICE_X29Y107        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     8.325 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ack_in_t_i_2/O
                         net (fo=20, routed)          0.447     8.772    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/input_X_TREADY_int_regslice
    SLICE_X25Y98         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     8.823 r  design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1[31]_i_1/O
                         net (fo=32, routed)          0.468     9.291    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/load_p1
    SLICE_X29Y93         FDRE                                         r  design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.542    12.036    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/ap_clk
    SLICE_X29Y93         FDRE                                         r  design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[0]/C
                         clock pessimism              0.161    12.197    
                         clock uncertainty           -0.159    12.038    
    SLICE_X29Y93         FDRE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    11.978    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.978    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.312ns  (clk_pl_0 rise@10.312ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.141ns  (logic 0.412ns (5.769%)  route 6.729ns (94.231%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.724ns = ( 12.036 - 10.312 ) 
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.924ns (routing 0.467ns, distribution 1.457ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.423ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.924     2.150    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_clk
    SLICE_X87Y103        FDSE                                         r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y103        FDSE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.226 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_CS_fsm_reg[0]/Q
                         net (fo=104, routed)         2.062     4.288    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/and_ln305_reg_527_pp0_iter8_reg_reg[0][0]
    SLICE_X29Y107        LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     4.435 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5/O
                         net (fo=1, routed)           0.086     4.521    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_5_n_7
    SLICE_X29Y107        LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     4.556 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[1]_i_2/O
                         net (fo=3, routed)           1.753     6.310    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ack_in_t_reg
    SLICE_X87Y103        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.068     6.378 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/flow_control_loop_pipe_sequential_init_U/ap_loop_exit_ready_pp0_iter1_reg_i_1/O
                         net (fo=127, routed)         1.912     8.290    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ap_enable_reg_pp0_iter10
    SLICE_X29Y107        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     8.325 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/ack_in_t_i_2/O
                         net (fo=20, routed)          0.447     8.772    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/input_X_TREADY_int_regslice
    SLICE_X25Y98         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     8.823 r  design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1[31]_i_1/O
                         net (fo=32, routed)          0.468     9.291    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/load_p1
    SLICE_X29Y93         FDRE                                         r  design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.312    10.312 r  
    PS8_X0Y0             PS8                          0.000    10.312 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.469    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.494 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.542    12.036    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/ap_clk
    SLICE_X29Y93         FDRE                                         r  design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[2]/C
                         clock pessimism              0.161    12.197    
                         clock uncertainty           -0.159    12.038    
    SLICE_X29Y93         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.978    design_1_i/OnePort2/CAMC_1/inst/regslice_both_input_X_V_data_V_U/data_p1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.978    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  2.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/OnePort3/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort3/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.061ns (36.500%)  route 0.106ns (63.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.458ns (routing 0.423ns, distribution 1.035ns)
  Clock Net Delay (Destination): 1.658ns (routing 0.467ns, distribution 1.191ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.458     1.640    design_1_i/OnePort3/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y161        FDRE                                         r  design_1_i/OnePort3/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y161        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.701 r  design_1_i/OnePort3/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2_reg[7]/Q
                         net (fo=3, routed)           0.106     1.807    design_1_i/OnePort3/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[7]
    SLICE_X49Y160        FDRE                                         r  design_1_i/OnePort3/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.658     1.884    design_1_i/OnePort3/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y160        FDRE                                         r  design_1_i/OnePort3/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]/C
                         clock pessimism             -0.149     1.735    
    SLICE_X49Y160        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.797    design_1_i/OnePort3/axi_dma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.060ns (26.526%)  route 0.166ns (73.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.542ns (routing 0.423ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.467ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.542     1.724    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X33Y63         FDRE                                         r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.784 r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.166     1.950    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH0
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.794     2.020    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA/CLK
                         clock pessimism             -0.165     1.854    
    SLICE_X34Y62         RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.939    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.060ns (26.526%)  route 0.166ns (73.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.542ns (routing 0.423ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.467ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.542     1.724    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X33Y63         FDRE                                         r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.784 r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.166     1.950    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH0
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.794     2.020    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA_D1/CLK
                         clock pessimism             -0.165     1.854    
    SLICE_X34Y62         RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.939    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.060ns (26.526%)  route 0.166ns (73.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.542ns (routing 0.423ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.467ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.542     1.724    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X33Y63         FDRE                                         r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.784 r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.166     1.950    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH0
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.794     2.020    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB/CLK
                         clock pessimism             -0.165     1.854    
    SLICE_X34Y62         RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.939    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.060ns (26.526%)  route 0.166ns (73.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.542ns (routing 0.423ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.467ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.542     1.724    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X33Y63         FDRE                                         r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.784 r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.166     1.950    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH0
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.794     2.020    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB_D1/CLK
                         clock pessimism             -0.165     1.854    
    SLICE_X34Y62         RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.939    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.060ns (26.526%)  route 0.166ns (73.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.542ns (routing 0.423ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.467ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.542     1.724    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X33Y63         FDRE                                         r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.784 r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.166     1.950    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH0
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.794     2.020    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC/CLK
                         clock pessimism             -0.165     1.854    
    SLICE_X34Y62         RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.939    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.060ns (26.526%)  route 0.166ns (73.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.542ns (routing 0.423ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.467ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.542     1.724    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X33Y63         FDRE                                         r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.784 r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.166     1.950    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH0
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.794     2.020    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC_D1/CLK
                         clock pessimism             -0.165     1.854    
    SLICE_X34Y62         RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.939    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMD/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.060ns (26.526%)  route 0.166ns (73.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.542ns (routing 0.423ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.467ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.542     1.724    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X33Y63         FDRE                                         r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.784 r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.166     1.950    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH0
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.794     2.020    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMD/CLK
                         clock pessimism             -0.165     1.854    
    SLICE_X34Y62         RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.939    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMD
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMD_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.060ns (26.526%)  route 0.166ns (73.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.542ns (routing 0.423ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.467ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.542     1.724    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X33Y63         FDRE                                         r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.784 r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.166     1.950    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH0
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMD_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.794     2.020    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMD_D1/CLK
                         clock pessimism             -0.165     1.854    
    SLICE_X34Y62         RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.939    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAME/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.060ns (26.526%)  route 0.166ns (73.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Net Delay (Source):      1.542ns (routing 0.423ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.794ns (routing 0.467ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.542     1.724    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X33Y63         FDRE                                         r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.784 r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.166     1.950    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/ADDRH0
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAME/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.794     2.020    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/WCLK
    SLICE_X34Y62         RAMD32                                       r  design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAME/CLK
                         clock pessimism             -0.165     1.854    
    SLICE_X34Y62         RAMD32 (Hold_E5LUT_SLICEM_CLK_WADR0)
                                                      0.085     1.939    design_1_i/OnePort1/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_8/RAME
  -------------------------------------------------------------------
                         required time                         -1.939    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.156 }
Period(ns):         10.312
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP0RCLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     PS8/SAXIGP1RCLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Min Period        n/a     PS8/SAXIGP1WCLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
Min Period        n/a     PS8/SAXIGP2RCLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     PS8/SAXIGP4RCLK  n/a            3.000         10.312      7.312      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP4RCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/SAXIGP1RCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Low Pulse Width   Fast    PS8/SAXIGP1RCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
Low Pulse Width   Slow    PS8/SAXIGP1WCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
Low Pulse Width   Fast    PS8/SAXIGP1WCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    PS8/SAXIGP1RCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Fast    PS8/SAXIGP1RCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1RCLK
High Pulse Width  Slow    PS8/SAXIGP1WCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK
High Pulse Width  Fast    PS8/SAXIGP1WCLK  n/a            1.500         5.156       3.656      PS8_X0Y0  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP1WCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.699ns  (logic 0.051ns (3.002%)  route 1.648ns (96.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.562ns (routing 0.423ns, distribution 1.139ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.472     1.472    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X63Y221        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     1.523 r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.176     1.699    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X63Y221        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.562     1.744    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X63Y221        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.022ns (2.778%)  route 0.770ns (97.222%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.089ns (routing 0.282ns, distribution 0.807ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.711     0.711    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X63Y221        LUT1 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.022     0.733 r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.059     0.792    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X63Y221        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.089     1.236    design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X63Y221        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay          1115 Endpoints
Min Delay          1115 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort2/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.560ns  (logic 0.079ns (1.421%)  route 5.481ns (98.579%))
  Logic Levels:           0  
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.467ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.423ns, distribution 1.061ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.787     2.013    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.092 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       5.481     7.573    design_1_i/OnePort2/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X53Y65         FDRE                                         r  design_1_i/OnePort2/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.484     1.666    design_1_i/OnePort2/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X53Y65         FDRE                                         r  design_1_i/OnePort2/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.539ns  (logic 0.079ns (1.426%)  route 5.460ns (98.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.467ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.423ns, distribution 1.068ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.787     2.013    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.092 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       5.460     7.552    design_1_i/OnePort/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X52Y58         FDRE                                         r  design_1_i/OnePort/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.491     1.673    design_1_i/OnePort/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X52Y58         FDRE                                         r  design_1_i/OnePort/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort1/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.308ns  (logic 0.079ns (1.488%)  route 5.229ns (98.512%))
  Logic Levels:           0  
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.669ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.467ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.487ns (routing 0.423ns, distribution 1.064ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.787     2.013    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.092 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       5.229     7.321    design_1_i/OnePort1/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X48Y62         FDRE                                         r  design_1_i/OnePort1/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.487     1.669    design_1_i/OnePort1/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X48Y62         FDRE                                         r  design_1_i/OnePort1/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort1/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.174ns  (logic 0.079ns (1.527%)  route 5.095ns (98.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.467ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.423ns, distribution 1.069ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.787     2.013    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.092 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       5.095     7.187    design_1_i/OnePort1/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X48Y48         FDRE                                         r  design_1_i/OnePort1/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.492     1.674    design_1_i/OnePort1/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X48Y48         FDRE                                         r  design_1_i/OnePort1/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.725ns  (logic 0.079ns (1.672%)  route 4.646ns (98.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.467ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.598ns (routing 0.423ns, distribution 1.175ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.787     2.013    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.092 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       4.646     6.738    design_1_i/OnePort/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X71Y50         FDRE                                         r  design_1_i/OnePort/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.598     1.780    design_1_i/OnePort/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X71Y50         FDRE                                         r  design_1_i/OnePort/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.495ns  (logic 0.079ns (2.260%)  route 3.416ns (97.740%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.792ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.467ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.610ns (routing 0.423ns, distribution 1.187ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.787     2.013    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.092 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       3.416     5.508    design_1_i/OnePort/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X80Y26         FDRE                                         r  design_1_i/OnePort/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.610     1.792    design_1_i/OnePort/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X80Y26         FDRE                                         r  design_1_i/OnePort/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.393ns  (logic 0.079ns (2.329%)  route 3.314ns (97.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.914ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.467ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.732ns (routing 0.423ns, distribution 1.309ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.787     2.013    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.092 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       3.314     5.406    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X4Y226         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.732     1.914    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X4Y226         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.292ns  (logic 0.079ns (2.399%)  route 3.213ns (97.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.467ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.588ns (routing 0.423ns, distribution 1.165ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.787     2.013    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.092 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       3.213     5.305    design_1_i/OnePort/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X74Y27         FDRE                                         r  design_1_i/OnePort/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.588     1.770    design_1_i/OnePort/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X74Y27         FDRE                                         r  design_1_i/OnePort/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.147ns  (logic 0.202ns (6.418%)  route 2.945ns (93.582%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.467ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.672ns (routing 0.423ns, distribution 1.249ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.787     2.013    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.092 f  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       2.788     4.880    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X82Y87         LUT1 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     5.003 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.157     5.160    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X82Y87         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.672     1.854    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X82Y87         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort1/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.142ns  (logic 0.079ns (2.514%)  route 3.063ns (97.486%))
  Logic Levels:           0  
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    2.013ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.787ns (routing 0.467ns, distribution 1.320ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.423ns, distribution 1.062ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.787     2.013    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.092 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       3.063     5.155    design_1_i/OnePort1/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X43Y32         FDRE                                         r  design_1_i/OnePort1/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.485     1.667    design_1_i/OnePort1/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X43Y32         FDRE                                         r  design_1_i/OnePort1/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort4/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.385ns  (logic 0.039ns (10.125%)  route 0.346ns (89.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.252ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.040ns (routing 0.282ns, distribution 0.758ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      0.980     1.100    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       0.346     1.485    design_1_i/OnePort4/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X53Y217        FDRE                                         r  design_1_i/OnePort4/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.040     1.187    design_1_i/OnePort4/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X53Y217        FDRE                                         r  design_1_i/OnePort4/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort4/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.039ns (6.402%)  route 0.570ns (93.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.252ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.282ns, distribution 0.772ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      0.980     1.100    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       0.570     1.709    design_1_i/OnePort4/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X55Y236        FDRE                                         r  design_1_i/OnePort4/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.054     1.201    design_1_i/OnePort4/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X55Y236        FDRE                                         r  design_1_i/OnePort4/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort4/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.618ns  (logic 0.039ns (6.309%)  route 0.579ns (93.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.252ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.282ns, distribution 0.776ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      0.980     1.100    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       0.579     1.718    design_1_i/OnePort4/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X54Y230        FDRE                                         r  design_1_i/OnePort4/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.058     1.205    design_1_i/OnePort4/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X54Y230        FDRE                                         r  design_1_i/OnePort4/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort3/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.039ns (6.048%)  route 0.606ns (93.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.252ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.012ns (routing 0.282ns, distribution 0.730ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      0.980     1.100    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       0.606     1.744    design_1_i/OnePort3/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X60Y155        FDRE                                         r  design_1_i/OnePort3/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.012     1.159    design_1_i/OnePort3/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X60Y155        FDRE                                         r  design_1_i/OnePort3/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort3/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.039ns (5.744%)  route 0.640ns (94.256%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.252ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.282ns, distribution 0.749ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      0.980     1.100    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       0.640     1.778    design_1_i/OnePort3/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X58Y125        FDRE                                         r  design_1_i/OnePort3/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.031     1.178    design_1_i/OnePort3/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X58Y125        FDRE                                         r  design_1_i/OnePort3/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort3/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.039ns (5.313%)  route 0.695ns (94.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.252ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.031ns (routing 0.282ns, distribution 0.749ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      0.980     1.100    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       0.695     1.834    design_1_i/OnePort3/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X42Y177        FDRE                                         r  design_1_i/OnePort3/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.031     1.178    design_1_i/OnePort3/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X42Y177        FDRE                                         r  design_1_i/OnePort3/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort4/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.747ns  (logic 0.039ns (5.220%)  route 0.708ns (94.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.252ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.282ns, distribution 0.769ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      0.980     1.100    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       0.708     1.847    design_1_i/OnePort4/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X50Y199        FDRE                                         r  design_1_i/OnePort4/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.051     1.198    design_1_i/OnePort4/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X50Y199        FDRE                                         r  design_1_i/OnePort4/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort2/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.039ns (5.020%)  route 0.738ns (94.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.252ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.034ns (routing 0.282ns, distribution 0.752ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      0.980     1.100    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       0.738     1.876    design_1_i/OnePort2/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X54Y120        FDRE                                         r  design_1_i/OnePort2/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.034     1.181    design_1_i/OnePort2/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X54Y120        FDRE                                         r  design_1_i/OnePort2/axi_dma_3/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort5/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.039ns (4.965%)  route 0.747ns (95.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.252ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.282ns, distribution 0.774ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      0.980     1.100    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       0.747     1.885    design_1_i/OnePort5/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X45Y259        FDRE                                         r  design_1_i/OnePort5/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.056     1.203    design_1_i/OnePort5/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X45Y259        FDRE                                         r  design_1_i/OnePort5/axi_dma_2/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Destination:            design_1_i/OnePort5/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.039ns (4.718%)  route 0.788ns (95.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.159ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.980ns (routing 0.252ns, distribution 0.728ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.282ns, distribution 0.786ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      0.980     1.100    design_1_i/rst_ps8_0_96M/U0/slowest_sync_clk
    SLICE_X68Y226        FDRE                                         r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y226        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.139 r  design_1_i/rst_ps8_0_96M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=10221, routed)       0.788     1.926    design_1_i/OnePort5/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X50Y244        FDRE                                         r  design_1_i/OnePort5/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.068     1.215    design_1_i/OnePort5/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X50Y244        FDRE                                         r  design_1_i/OnePort5/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay           996 Endpoints
Min Delay           996 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.776ns  (logic 2.452ns (88.329%)  route 0.324ns (11.671%))
  Logic Levels:           8  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.515ns (routing 0.423ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y73       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X10Y73       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X10Y73       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X10Y73       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X10Y73       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y73       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X10Y74       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 r  design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y74       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.368 r  design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=1, routed)           0.214     2.582    design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/PATTERNDETECT
    SLICE_X60Y189        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.704 r  design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/opt_has_pipe.first_q[0]_i_1__3/O
                         net (fo=1, routed)           0.072     2.776    design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/zd2_p4
    SLICE_X60Y189        FDRE                                         r  design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.515     1.697    design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/aclk
    SLICE_X60Y189        FDRE                                         r  design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.747ns  (logic 2.431ns (88.497%)  route 0.316ns (11.503%))
  Logic Levels:           8  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.473ns (routing 0.423ns, distribution 1.050ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X7Y65        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X7Y65        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X7Y65        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X7Y65        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X7Y65        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y65        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X7Y66        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 r  design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y66        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.368 r  design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=1, routed)           0.220     2.588    design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/PATTERNDETECT
    SLICE_X42Y166        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     2.689 r  design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/opt_has_pipe.first_q[0]_i_1__3/O
                         net (fo=1, routed)           0.058     2.747    design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/zd2_p4
    SLICE_X42Y166        FDRE                                         r  design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.473     1.655    design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/aclk
    SLICE_X42Y166        FDRE                                         r  design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.738ns  (logic 2.076ns (75.822%)  route 0.662ns (24.178%))
  Logic Levels:           7  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.482ns (routing 0.423ns, distribution 1.059ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y30       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X10Y30       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X10Y30       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X10Y30       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X10Y30       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y30       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X10Y31       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.546     1.981 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     1.981    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<13>
    DSP48E2_X10Y31       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     2.090 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.648     2.738    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/D[4]
    SLICE_X60Y77         FDRE                                         r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.482     1.664    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/aclk
    SLICE_X60Y77         FDRE                                         r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.727ns  (logic 2.452ns (89.916%)  route 0.275ns (10.084%))
  Logic Levels:           8  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.574ns (routing 0.423ns, distribution 1.151ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y27       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X12Y27       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X12Y27       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X12Y27       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X12Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X12Y28       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 r  design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X12Y28       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.368 r  design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=1, routed)           0.165     2.533    design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/PATTERNDETECT
    SLICE_X69Y72         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     2.655 r  design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/opt_has_pipe.first_q[0]_i_1__3/O
                         net (fo=1, routed)           0.072     2.727    design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/zd2_p4
    SLICE_X69Y72         FDRE                                         r  design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.574     1.756    design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/aclk
    SLICE_X69Y72         FDRE                                         r  design_1_i/OnePort2/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.722ns  (logic 2.420ns (88.905%)  route 0.302ns (11.095%))
  Logic Levels:           8  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.509ns (routing 0.423ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y89       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X10Y89       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X10Y89       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X10Y89       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X10Y89       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y89       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X10Y90       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 r  design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y90       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.368 r  design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=1, routed)           0.206     2.574    design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/PATTERNDETECT
    SLICE_X60Y226        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.664 r  design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/opt_has_pipe.first_q[0]_i_1__3/O
                         net (fo=1, routed)           0.058     2.722    design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/zd2_p4
    SLICE_X60Y226        FDRE                                         r  design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.509     1.691    design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/aclk
    SLICE_X60Y226        FDRE                                         r  design_1_i/OnePort5/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.717ns  (logic 2.381ns (87.633%)  route 0.336ns (12.367%))
  Logic Levels:           8  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.719ns (routing 0.423ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y4        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X16Y4        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X16Y4        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X16Y4        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X16Y4        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y4        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.435    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X16Y5        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     1.981 r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.981    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X16Y5        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.344 r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=1, routed)           0.250     2.594    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/PATTERNDETECT
    SLICE_X86Y14         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     2.645 r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/opt_has_pipe.first_q[0]_i_1__3/O
                         net (fo=1, routed)           0.072     2.717    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/zd2_p4
    SLICE_X86Y14         FDRE                                         r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.719     1.901    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/aclk
    SLICE_X86Y14         FDRE                                         r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.706ns  (logic 2.431ns (89.837%)  route 0.275ns (10.163%))
  Logic Levels:           8  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.561ns (routing 0.423ns, distribution 1.138ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y21       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X10Y21       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X10Y21       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X10Y21       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X10Y21       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y21       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X10Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 r  design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.368 r  design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=1, routed)           0.179     2.547    design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/PATTERNDETECT
    SLICE_X61Y57         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     2.648 r  design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/opt_has_pipe.first_q[0]_i_1__3/O
                         net (fo=1, routed)           0.058     2.706    design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/zd2_p4
    SLICE_X61Y57         FDRE                                         r  design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.561     1.743    design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/aclk
    SLICE_X61Y57         FDRE                                         r  design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.706ns  (logic 2.431ns (89.837%)  route 0.275ns (10.163%))
  Logic Levels:           8  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.522ns (routing 0.423ns, distribution 1.099ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y73        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X9Y73        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X9Y73        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X9Y73        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X9Y73        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y73        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X9Y74        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y74        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.368 r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=1, routed)           0.179     2.547    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/PATTERNDETECT
    SLICE_X54Y187        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     2.648 r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/opt_has_pipe.first_q[0]_i_1__3/O
                         net (fo=1, routed)           0.058     2.706    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/zd2_p4
    SLICE_X54Y187        FDRE                                         r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.522     1.704    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/aclk
    SLICE_X54Y187        FDRE                                         r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.696ns  (logic 2.076ns (77.003%)  route 0.620ns (22.997%))
  Logic Levels:           7  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.481ns (routing 0.423ns, distribution 1.058ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y45       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X10Y45       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X10Y45       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X10Y45       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X10Y45       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X10Y45       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X10Y46       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[13])
                                                      0.546     2.005 f  design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     2.005    design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<13>
    DSP48E2_X10Y46       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.109     2.114 r  design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/P[13]
                         net (fo=1, routed)           0.582     2.696    design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/D[4]
    SLICE_X60Y119        FDRE                                         r  design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.481     1.663    design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/aclk
    SLICE_X60Y119        FDRE                                         r  design_1_i/OnePort3/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/R_DEL/i_pipe/opt_has_pipe.first_q_reg[13]/C

Slack:                    inf
  Source:                 design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.695ns  (logic 2.381ns (88.349%)  route 0.314ns (11.651%))
  Logic Levels:           8  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.521ns (routing 0.423ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y99        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X9Y99        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.073     0.073 r  design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.073    design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X9Y99        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_V[43])
                                                      0.609     0.682 f  design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER_INST/V[43]
                         net (fo=1, routed)           0.000     0.682    design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_MULTIPLIER.V<43>
    DSP48E2_X9Y99        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[43]_V_DATA[43])
                                                      0.046     0.728 r  design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA_INST/V_DATA[43]
                         net (fo=1, routed)           0.000     0.728    design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_M_DATA.V_DATA<43>
    DSP48E2_X9Y99        DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[43]_ALU_OUT[47])
                                                      0.571     1.299 f  design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.299    design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y99        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     1.421 r  design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.459    design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/PCIN[47]
    DSP48E2_X9Y100       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.546     2.005 r  design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.005    design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X9Y100       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     2.368 r  design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=1, routed)           0.204     2.572    design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/PATTERNDETECT
    SLICE_X53Y251        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     2.623 r  design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/DSP0/opt_has_pipe.first_q[0]_i_1__3/O
                         net (fo=1, routed)           0.072     2.695    design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/zd2_p4
    SLICE_X53Y251        FDRE                                         r  design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.521     1.703    design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/aclk
    SLICE_X53Y251        FDRE                                         r  design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E2_SPD_DBL_VARIANT.FIX_MULT/ZD2_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.212ns  (logic 0.142ns (66.981%)  route 0.070ns (33.019%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.052ns (routing 0.282ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y79        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X9Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[30])
                                                      0.112     0.112 f  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     0.112    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X9Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.030     0.142 r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=1, routed)           0.070     0.212    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[29]
    SLICE_X53Y198        FDRE                                         r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.052     1.199    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y198        FDRE                                         r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[15]
                            (internal pin)
  Destination:            design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.142ns (66.047%)  route 0.073ns (33.953%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.030ns (routing 0.282ns, distribution 0.748ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y36       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[15]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<15>
    DSP48E2_X10Y36       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[15]_ALU_OUT[15])
                                                      0.112     0.112 f  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.112    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<15>
    DSP48E2_X10Y36       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.030     0.142 r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.073     0.215    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[14]
    SLICE_X60Y91         FDRE                                         r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.030     1.177    design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X60Y91         FDRE                                         r  design_1_i/OnePort2/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[15]
                            (internal pin)
  Destination:            design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.142ns (65.741%)  route 0.074ns (34.259%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.058ns (routing 0.282ns, distribution 0.776ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y105       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[15]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<15>
    DSP48E2_X9Y105       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[15]_ALU_OUT[15])
                                                      0.112     0.112 f  design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.112    design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y105       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.030     0.142 r  design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.074     0.216    design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[14]
    SLICE_X53Y261        FDRE                                         r  design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.058     1.205    design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y261        FDRE                                         r  design_1_i/OnePort5/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[9]
                            (internal pin)
  Destination:            design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.217ns  (logic 0.142ns (65.438%)  route 0.075ns (34.562%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.056ns (routing 0.282ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y79       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[9]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<9>
    DSP48E2_X10Y79       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[9]_ALU_OUT[9])
                                                      0.112     0.112 f  design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[9]
                         net (fo=1, routed)           0.000     0.112    design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<9>
    DSP48E2_X10Y79       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[9]_P[9])
                                                      0.030     0.142 r  design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[9]
                         net (fo=1, routed)           0.075     0.217    design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[8]
    SLICE_X60Y196        FDRE                                         r  design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.056     1.203    design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X60Y196        FDRE                                         r  design_1_i/OnePort4/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.142ns (65.138%)  route 0.076ns (34.862%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.198ns (routing 0.282ns, distribution 0.916ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y10       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X16Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[45])
                                                      0.112     0.112 f  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[45]
                         net (fo=1, routed)           0.000     0.112    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<45>
    DSP48E2_X16Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[45]_P[45])
                                                      0.030     0.142 r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[45]
                         net (fo=1, routed)           0.076     0.218    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[44]
    SLICE_X86Y26         FDRE                                         r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.198     1.345    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X86Y26         FDRE                                         r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[44]/C

Slack:                    inf
  Source:                 design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[7]
                            (internal pin)
  Destination:            design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.142ns (65.138%)  route 0.076ns (34.862%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.189ns (routing 0.282ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y10       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[7]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<7>
    DSP48E2_X16Y10       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[7]_ALU_OUT[7])
                                                      0.112     0.112 f  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[7]
                         net (fo=1, routed)           0.000     0.112    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<7>
    DSP48E2_X16Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[7]_P[7])
                                                      0.030     0.142 r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.076     0.218    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[6]
    SLICE_X85Y25         FDRE                                         r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.189     1.336    design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X85Y25         FDRE                                         r  design_1_i/OnePort/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/OnePort1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            design_1_i/OnePort1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.142ns (65.138%)  route 0.076ns (34.862%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.201ns (routing 0.282ns, distribution 0.919ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X16Y22       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X16Y22       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[38])
                                                      0.112     0.112 f  design_1_i/OnePort1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[38]
                         net (fo=1, routed)           0.000     0.112    design_1_i/OnePort1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<38>
    DSP48E2_X16Y22       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[38]_P[38])
                                                      0.030     0.142 r  design_1_i/OnePort1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[38]
                         net (fo=1, routed)           0.076     0.218    design_1_i/OnePort1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[37]
    SLICE_X85Y59         FDRE                                         r  design_1_i/OnePort1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.201     1.348    design_1_i/OnePort1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X85Y59         FDRE                                         r  design_1_i/OnePort1/CAMC_0/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[37]/C

Slack:                    inf
  Source:                 design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.142ns (65.138%)  route 0.076ns (34.862%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.043ns (routing 0.282ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X10Y27       DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X10Y27       DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[37])
                                                      0.112     0.112 f  design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[37]
                         net (fo=1, routed)           0.000     0.112    design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<37>
    DSP48E2_X10Y27       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[37]_P[37])
                                                      0.030     0.142 r  design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[37]
                         net (fo=1, routed)           0.076     0.218    design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[36]
    SLICE_X60Y69         FDRE                                         r  design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.043     1.190    design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X60Y69         FDRE                                         r  design_1_i/OnePort1/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[36]/C

Slack:                    inf
  Source:                 design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.142ns (65.138%)  route 0.076ns (34.862%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.052ns (routing 0.282ns, distribution 0.770ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y79        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X9Y79        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[29])
                                                      0.112     0.112 f  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[29]
                         net (fo=1, routed)           0.000     0.112    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<29>
    DSP48E2_X9Y79        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[29]_P[29])
                                                      0.030     0.142 r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[29]
                         net (fo=1, routed)           0.076     0.218    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[28]
    SLICE_X53Y198        FDRE                                         r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.052     1.199    design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X53Y198        FDRE                                         r  design_1_i/OnePort4/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                            (internal pin)
  Destination:            design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.156ns period=10.312ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.142ns (64.840%)  route 0.077ns (35.160%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.157ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.310ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.018ns (routing 0.282ns, distribution 0.736ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y69        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B_ALU[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B_ALU<17>
    DSP48E2_X8Y69        DSP_ALU (Prop_DSP_ALU_DSP48E2_B_ALU[17]_ALU_OUT[24])
                                                      0.112     0.112 f  design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[24]
                         net (fo=1, routed)           0.000     0.112    design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<24>
    DSP48E2_X8Y69        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[24]_P[24])
                                                      0.030     0.142 r  design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[24]
                         net (fo=1, routed)           0.077     0.219    design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/P[23]
    SLICE_X46Y173        FDRE                                         r  design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y58        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=123357, routed)      1.018     1.165    design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X46Y173        FDRE                                         r  design_1_i/OnePort3/CAMC_1/inst/grp_CAMC_Pipeline_VITIS_LOOP_446_1_fu_362/grp_Axis_Initialisation_fu_281/dmul_64ns_64ns_64_5_max_dsp_0_U1/CAMC_dmul_64ns_64ns_64_5_max_dsp_0_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[23]/C





