# Write-CPU-by-yourself
A pipelined CPU based on the MIPS architecture has been implemented with 52 basic instructions, 5 privileged instructions, and an exception handling mechanism. Additionally, a fast divider, AXI interface, and instruction cache have been added to enhance the performance of the CPU.

**Architecture of MIPS SOC CPU:**
<div align=center>
<img src="https://github.com/ShiYue-HelloWorld/Write-CPU-by-yourself/blob/master/Architecture.png?raw=true"/>
</div>


**Instructions of the CPU:**
<div align=center>
<img src="https://github.com/ShiYue-HelloWorld/Write-CPU-by-yourself/blob/master/Instruction.png?raw=true"/>
</div>
