   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "system_XMC4700.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .global SystemCoreClock
  20              	 .section .no_init,"aw",%progbits
  21              	 .align 2
  24              	SystemCoreClock:
  25 0000 00000000 	 .space 4
  26              	 .global g_chipid
  27              	 .align 2
  30              	g_chipid:
  31 0004 00000000 	 .space 16
  31      00000000 
  31      00000000 
  31      00000000 
  32              	 .section .text.delay,"ax",%progbits
  33              	 .align 2
  34              	 .thumb
  35              	 .thumb_func
  37              	delay:
  38              	.LFB130:
  39              	 .file 1 "../Startup/system_XMC4700.c"
   1:../Startup/system_XMC4700.c **** /**************************************************************************************************
   2:../Startup/system_XMC4700.c ****  * @file     system_XMC4700.c
   3:../Startup/system_XMC4700.c ****  * @brief    CMSIS Cortex-M4 Device Peripheral Access Layer Header File for the Infineon XMC4700 De
   4:../Startup/system_XMC4700.c ****  * @version  V1.0.5
   5:../Startup/system_XMC4700.c ****  * @date     26. sep 2017
   6:../Startup/system_XMC4700.c ****  *
   7:../Startup/system_XMC4700.c ****  * @cond
   8:../Startup/system_XMC4700.c ****  **************************************************************************************************
   9:../Startup/system_XMC4700.c ****  * Copyright (c) 2015-2017, Infineon Technologies AG
  10:../Startup/system_XMC4700.c ****  * All rights reserved.
  11:../Startup/system_XMC4700.c ****  *
  12:../Startup/system_XMC4700.c ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  13:../Startup/system_XMC4700.c ****  * following conditions are met:
  14:../Startup/system_XMC4700.c ****  *
  15:../Startup/system_XMC4700.c ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  16:../Startup/system_XMC4700.c ****  * disclaimer.
  17:../Startup/system_XMC4700.c ****  *
  18:../Startup/system_XMC4700.c ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  19:../Startup/system_XMC4700.c ****  * disclaimer in the documentation and/or other materials provided with the distribution.
  20:../Startup/system_XMC4700.c ****  *
  21:../Startup/system_XMC4700.c ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  22:../Startup/system_XMC4700.c ****  * products derived from this software without specific prior written permission.
  23:../Startup/system_XMC4700.c ****  *
  24:../Startup/system_XMC4700.c ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  25:../Startup/system_XMC4700.c ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  26:../Startup/system_XMC4700.c ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  27:../Startup/system_XMC4700.c ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  28:../Startup/system_XMC4700.c ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  29:../Startup/system_XMC4700.c ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  30:../Startup/system_XMC4700.c ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31:../Startup/system_XMC4700.c ****  *
  32:../Startup/system_XMC4700.c ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  33:../Startup/system_XMC4700.c ****  * Infineon Technologies AG dave@infineon.com).
  34:../Startup/system_XMC4700.c ****  **************************************************************************************************
  35:../Startup/system_XMC4700.c ****  *
  36:../Startup/system_XMC4700.c ****  ********************** Version History ***************************************
  37:../Startup/system_XMC4700.c ****  * V1.0.0, 03. Sep 2015, Initial version
  38:../Startup/system_XMC4700.c ****  * V1.0.1, 26. Jan 2016, Disable trap generation from clock unit
  39:../Startup/system_XMC4700.c ****  * V1.0.2, 01. Jun 2016, Fix masking of OSCHPCTRL value
  40:../Startup/system_XMC4700.c ****  * V1.0.3, 09. Feb 2017, Fix activation of USBPLL when SDMMC clock is enabled 
  41:../Startup/system_XMC4700.c ****  * V1.0.4, 19. Jun 2017, Rely on cmsis_compiler.h instead of defining __WEAK 
  42:../Startup/system_XMC4700.c ****  *                       Added support for ARM Compiler 6 (armclang) 
  43:../Startup/system_XMC4700.c ****  * V1.0.5, 26. Sep 2017, Disable FPU if FPU_USED is zero    
  44:../Startup/system_XMC4700.c ****  ******************************************************************************
  45:../Startup/system_XMC4700.c ****  * @endcond
  46:../Startup/system_XMC4700.c ****  */
  47:../Startup/system_XMC4700.c **** 
  48:../Startup/system_XMC4700.c **** /*******************************************************************************
  49:../Startup/system_XMC4700.c ****  * Default clock initialization
  50:../Startup/system_XMC4700.c ****  * fPLL = 288MHz => fSYS = 144MHz => fCPU = 144MHz
  51:../Startup/system_XMC4700.c ****  *                                => fPB  = 144MHz
  52:../Startup/system_XMC4700.c ****  *                                => fCCU = 144MHz
  53:../Startup/system_XMC4700.c ****  *                                => fETH = 72MHz
  54:../Startup/system_XMC4700.c ****  *               => fUSB = 48MHz
  55:../Startup/system_XMC4700.c ****  *               => fEBU = 72MHz
  56:../Startup/system_XMC4700.c ****  *
  57:../Startup/system_XMC4700.c ****  * fUSBPLL Disabled, only enabled if SCU_CLK_USBCLKCR_USBSEL_USBPLL is selected
  58:../Startup/system_XMC4700.c ****  *
  59:../Startup/system_XMC4700.c ****  * fOFI = 24MHz => fWDT = 24MHz
  60:../Startup/system_XMC4700.c ****  *******************************************************************************/
  61:../Startup/system_XMC4700.c **** 
  62:../Startup/system_XMC4700.c **** /*******************************************************************************
  63:../Startup/system_XMC4700.c ****  * HEADER FILES
  64:../Startup/system_XMC4700.c ****  *******************************************************************************/
  65:../Startup/system_XMC4700.c **** #include <string.h>
  66:../Startup/system_XMC4700.c **** 
  67:../Startup/system_XMC4700.c **** #include <XMC4700.h>
  68:../Startup/system_XMC4700.c **** #include "system_XMC4700.h"
  69:../Startup/system_XMC4700.c **** 
  70:../Startup/system_XMC4700.c **** /*******************************************************************************
  71:../Startup/system_XMC4700.c ****  * MACROS
  72:../Startup/system_XMC4700.c ****  *******************************************************************************/
  73:../Startup/system_XMC4700.c **** #define CHIPID_LOC ((uint8_t *)0x20000000UL)
  74:../Startup/system_XMC4700.c **** 
  75:../Startup/system_XMC4700.c **** #define PMU_FLASH_WS          (0x4U)
  76:../Startup/system_XMC4700.c **** 
  77:../Startup/system_XMC4700.c **** #define FOSCREF               (2500000U)
  78:../Startup/system_XMC4700.c **** 
  79:../Startup/system_XMC4700.c **** #define DELAY_CNT_50US_50MHZ  (2500UL)
  80:../Startup/system_XMC4700.c **** #define DELAY_CNT_150US_50MHZ (7500UL)
  81:../Startup/system_XMC4700.c **** #define DELAY_CNT_50US_48MHZ  (2400UL)
  82:../Startup/system_XMC4700.c **** #define DELAY_CNT_50US_72MHZ  (3600UL)
  83:../Startup/system_XMC4700.c **** #define DELAY_CNT_50US_96MHZ  (4800UL)
  84:../Startup/system_XMC4700.c **** #define DELAY_CNT_50US_120MHZ (6000UL)
  85:../Startup/system_XMC4700.c **** #define DELAY_CNT_50US_144MHZ (7200UL)
  86:../Startup/system_XMC4700.c **** 
  87:../Startup/system_XMC4700.c **** #define SCU_PLL_PLLSTAT_OSC_USABLE  (SCU_PLL_PLLSTAT_PLLHV_Msk | \
  88:../Startup/system_XMC4700.c ****                                      SCU_PLL_PLLSTAT_PLLLV_Msk | \
  89:../Startup/system_XMC4700.c ****                                      SCU_PLL_PLLSTAT_PLLSP_Msk)
  90:../Startup/system_XMC4700.c **** 
  91:../Startup/system_XMC4700.c **** /*
  92:../Startup/system_XMC4700.c **** //-------- <<< Use Configuration Wizard in Context Menu >>> ------------------
  93:../Startup/system_XMC4700.c **** */
  94:../Startup/system_XMC4700.c **** 
  95:../Startup/system_XMC4700.c **** /*
  96:../Startup/system_XMC4700.c **** // <h> Clock configuration
  97:../Startup/system_XMC4700.c **** */
  98:../Startup/system_XMC4700.c **** 
  99:../Startup/system_XMC4700.c **** /*
 100:../Startup/system_XMC4700.c **** //    <o> External crystal frequency [Hz]
 101:../Startup/system_XMC4700.c **** //       <8000000=> 8MHz
 102:../Startup/system_XMC4700.c **** //       <12000000=> 12MHz
 103:../Startup/system_XMC4700.c **** //       <16000000=> 16MHz
 104:../Startup/system_XMC4700.c **** //    <i> Defines external crystal frequency
 105:../Startup/system_XMC4700.c **** //    <i> Default: 8MHz
 106:../Startup/system_XMC4700.c **** */
 107:../Startup/system_XMC4700.c **** #define OSCHP_FREQUENCY (12000000U)
 108:../Startup/system_XMC4700.c **** 
 109:../Startup/system_XMC4700.c **** /* USB PLL settings, fUSBPLL = 48MHz and fUSBPLLVCO = 384 MHz */
 110:../Startup/system_XMC4700.c **** /* Note: Implicit divider of 2 and fUSBPLLVCO >= 260 MHz and fUSBPLLVCO <= 520 MHz*/
 111:../Startup/system_XMC4700.c **** #if OSCHP_FREQUENCY == 8000000U
 112:../Startup/system_XMC4700.c **** #define USB_PDIV (1U)
 113:../Startup/system_XMC4700.c **** #define USB_NDIV (95U)
 114:../Startup/system_XMC4700.c **** 
 115:../Startup/system_XMC4700.c **** #elif OSCHP_FREQUENCY == 12000000U
 116:../Startup/system_XMC4700.c **** #define USB_PDIV (1U)
 117:../Startup/system_XMC4700.c **** #define USB_NDIV (63U)
 118:../Startup/system_XMC4700.c **** 
 119:../Startup/system_XMC4700.c **** #elif OSCHP_FREQUENCY == 16000000U
 120:../Startup/system_XMC4700.c **** #define USB_PDIV (1U)
 121:../Startup/system_XMC4700.c **** #define USB_NDIV (47U)
 122:../Startup/system_XMC4700.c **** 
 123:../Startup/system_XMC4700.c **** #else
 124:../Startup/system_XMC4700.c **** #error "External crystal frequency not supported"
 125:../Startup/system_XMC4700.c **** 
 126:../Startup/system_XMC4700.c **** #endif
 127:../Startup/system_XMC4700.c **** 
 128:../Startup/system_XMC4700.c **** /*
 129:../Startup/system_XMC4700.c **** //    <o> Backup clock calibration mode
 130:../Startup/system_XMC4700.c **** //       <0=> Factory calibration
 131:../Startup/system_XMC4700.c **** //       <1=> Automatic calibration
 132:../Startup/system_XMC4700.c **** //    <i> Default: Automatic calibration
 133:../Startup/system_XMC4700.c **** */
 134:../Startup/system_XMC4700.c **** #define FOFI_CALIBRATION_MODE 1
 135:../Startup/system_XMC4700.c **** #define FOFI_CALIBRATION_MODE_FACTORY 0
 136:../Startup/system_XMC4700.c **** #define FOFI_CALIBRATION_MODE_AUTOMATIC 1
 137:../Startup/system_XMC4700.c **** 
 138:../Startup/system_XMC4700.c **** /*
 139:../Startup/system_XMC4700.c **** //    <o> Standby clock (fSTDBY) source selection
 140:../Startup/system_XMC4700.c **** //       <0=> Internal slow oscillator (32768Hz)
 141:../Startup/system_XMC4700.c **** //       <1=> External crystal (32768Hz)
 142:../Startup/system_XMC4700.c **** //    <i> Default: Internal slow oscillator (32768Hz)
 143:../Startup/system_XMC4700.c **** */
 144:../Startup/system_XMC4700.c **** #define STDBY_CLOCK_SRC 0
 145:../Startup/system_XMC4700.c **** #define STDBY_CLOCK_SRC_OSI 0
 146:../Startup/system_XMC4700.c **** #define STDBY_CLOCK_SRC_OSCULP 1
 147:../Startup/system_XMC4700.c **** 
 148:../Startup/system_XMC4700.c **** /*
 149:../Startup/system_XMC4700.c **** //    <o> PLL clock source selection
 150:../Startup/system_XMC4700.c **** //       <0=> External crystal
 151:../Startup/system_XMC4700.c **** //       <1=> Internal fast oscillator
 152:../Startup/system_XMC4700.c **** //    <i> Default: External crystal
 153:../Startup/system_XMC4700.c **** */
 154:../Startup/system_XMC4700.c **** #define PLL_CLOCK_SRC 0
 155:../Startup/system_XMC4700.c **** #define PLL_CLOCK_SRC_EXT_XTAL 0
 156:../Startup/system_XMC4700.c **** #define PLL_CLOCK_SRC_OFI 1
 157:../Startup/system_XMC4700.c **** 
 158:../Startup/system_XMC4700.c **** /* PLL settings, fPLL = 288MHz */
 159:../Startup/system_XMC4700.c **** #if PLL_CLOCK_SRC == PLL_CLOCK_SRC_EXT_XTAL
 160:../Startup/system_XMC4700.c **** #if OSCHP_FREQUENCY == 8000000U
 161:../Startup/system_XMC4700.c **** #define PLL_PDIV (1U)
 162:../Startup/system_XMC4700.c **** #define PLL_NDIV (71U)
 163:../Startup/system_XMC4700.c **** #define PLL_K2DIV (0U)
 164:../Startup/system_XMC4700.c **** 
 165:../Startup/system_XMC4700.c **** #elif OSCHP_FREQUENCY == 12000000U
 166:../Startup/system_XMC4700.c **** #define PLL_PDIV (1U)
 167:../Startup/system_XMC4700.c **** #define PLL_NDIV (47U)
 168:../Startup/system_XMC4700.c **** #define PLL_K2DIV (0U)
 169:../Startup/system_XMC4700.c **** 
 170:../Startup/system_XMC4700.c **** #elif OSCHP_FREQUENCY == 16000000U
 171:../Startup/system_XMC4700.c **** #define PLL_PDIV (1U)
 172:../Startup/system_XMC4700.c **** #define PLL_NDIV (35U)
 173:../Startup/system_XMC4700.c **** #define PLL_K2DIV (0U)
 174:../Startup/system_XMC4700.c **** 
 175:../Startup/system_XMC4700.c **** #else
 176:../Startup/system_XMC4700.c **** #error "External crystal frequency not supported"
 177:../Startup/system_XMC4700.c **** 
 178:../Startup/system_XMC4700.c **** #endif
 179:../Startup/system_XMC4700.c **** 
 180:../Startup/system_XMC4700.c **** #define VCO ((OSCHP_FREQUENCY / (PLL_PDIV + 1UL)) * (PLL_NDIV + 1UL))
 181:../Startup/system_XMC4700.c **** 
 182:../Startup/system_XMC4700.c **** #else /* PLL_CLOCK_SRC == PLL_CLOCK_SRC_EXT_XTAL */
 183:../Startup/system_XMC4700.c **** #define PLL_PDIV (1U)
 184:../Startup/system_XMC4700.c **** #define PLL_NDIV (23U)
 185:../Startup/system_XMC4700.c **** #define PLL_K2DIV (0U)
 186:../Startup/system_XMC4700.c **** 
 187:../Startup/system_XMC4700.c **** #define VCO ((OFI_FREQUENCY / (PLL_PDIV + 1UL)) * (PLL_NDIV + 1UL))
 188:../Startup/system_XMC4700.c **** 
 189:../Startup/system_XMC4700.c **** #endif /* PLL_CLOCK_SRC == PLL_CLOCK_SRC_OFI */
 190:../Startup/system_XMC4700.c **** 
 191:../Startup/system_XMC4700.c **** #define PLL_K2DIV_24MHZ  ((VCO / OFI_FREQUENCY) - 1UL)
 192:../Startup/system_XMC4700.c **** #define PLL_K2DIV_48MHZ  ((VCO / 48000000U) - 1UL)
 193:../Startup/system_XMC4700.c **** #define PLL_K2DIV_72MHZ  ((VCO / 72000000U) - 1UL)
 194:../Startup/system_XMC4700.c **** #define PLL_K2DIV_96MHZ  ((VCO / 96000000U) - 1UL)
 195:../Startup/system_XMC4700.c **** #define PLL_K2DIV_120MHZ ((VCO / 120000000U) - 1UL)
 196:../Startup/system_XMC4700.c **** 
 197:../Startup/system_XMC4700.c **** #define SCU_CLK_CLKCLR_ENABLE_USBCLK SCU_CLK_CLKCLR_USBCDI_Msk
 198:../Startup/system_XMC4700.c **** #define SCU_CLK_CLKCLR_ENABLE_MMCCLK SCU_CLK_CLKCLR_MMCCDI_Msk
 199:../Startup/system_XMC4700.c **** #define SCU_CLK_CLKCLR_ENABLE_ETHCLK SCU_CLK_CLKCLR_ETH0CDI_Msk
 200:../Startup/system_XMC4700.c **** #define SCU_CLK_CLKCLR_ENABLE_EBUCLK SCU_CLK_CLKCLR_EBUCDI_Msk
 201:../Startup/system_XMC4700.c **** #define SCU_CLK_CLKCLR_ENABLE_CCUCLK SCU_CLK_CLKCLR_CCUCDI_Msk
 202:../Startup/system_XMC4700.c **** #define SCU_CLK_CLKCLR_ENABLE_WDTCLK SCU_CLK_CLKCLR_WDTCDI_Msk
 203:../Startup/system_XMC4700.c **** 
 204:../Startup/system_XMC4700.c **** #define SCU_CLK_SYSCLKCR_SYSSEL_OFI      (0U << SCU_CLK_SYSCLKCR_SYSSEL_Pos)
 205:../Startup/system_XMC4700.c **** #define SCU_CLK_SYSCLKCR_SYSSEL_PLL      (1U << SCU_CLK_SYSCLKCR_SYSSEL_Pos)
 206:../Startup/system_XMC4700.c **** 
 207:../Startup/system_XMC4700.c **** #define SCU_CLK_USBCLKCR_USBSEL_USBPLL   (0U << SCU_CLK_USBCLKCR_USBSEL_Pos)
 208:../Startup/system_XMC4700.c **** #define SCU_CLK_USBCLKCR_USBSEL_PLL      (1U << SCU_CLK_USBCLKCR_USBSEL_Pos)
 209:../Startup/system_XMC4700.c **** 
 210:../Startup/system_XMC4700.c **** #define SCU_CLK_WDTCLKCR_WDTSEL_OFI      (0U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
 211:../Startup/system_XMC4700.c **** #define SCU_CLK_WDTCLKCR_WDTSEL_STANDBY  (1U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
 212:../Startup/system_XMC4700.c **** #define SCU_CLK_WDTCLKCR_WDTSEL_PLL      (2U << SCU_CLK_WDTCLKCR_WDTSEL_Pos)
 213:../Startup/system_XMC4700.c **** 
 214:../Startup/system_XMC4700.c **** #define SCU_CLK_EXTCLKCR_ECKSEL_SYS      (0U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
 215:../Startup/system_XMC4700.c **** #define SCU_CLK_EXTCLKCR_ECKSEL_USBPLL   (2U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
 216:../Startup/system_XMC4700.c **** #define SCU_CLK_EXTCLKCR_ECKSEL_PLL      (3U << SCU_CLK_EXTCLKCR_ECKSEL_Pos)
 217:../Startup/system_XMC4700.c **** 
 218:../Startup/system_XMC4700.c **** #define EXTCLK_PIN_P0_8  (1)
 219:../Startup/system_XMC4700.c **** #define EXTCLK_PIN_P1_15 (2)
 220:../Startup/system_XMC4700.c **** 
 221:../Startup/system_XMC4700.c **** /*
 222:../Startup/system_XMC4700.c **** //    <h> Clock tree
 223:../Startup/system_XMC4700.c **** //        <o1.16> System clock source selection
 224:../Startup/system_XMC4700.c **** //                      <0=> fOFI
 225:../Startup/system_XMC4700.c **** //                      <1=> fPLL
 226:../Startup/system_XMC4700.c **** //                      <i> Default: fPLL
 227:../Startup/system_XMC4700.c **** //        <o1.0..7> System clock divider <1-256><#-1>
 228:../Startup/system_XMC4700.c **** //                      <i> Default: 2
 229:../Startup/system_XMC4700.c **** //        <o2.0> CPU clock divider
 230:../Startup/system_XMC4700.c **** //                      <0=> fCPU = fSYS
 231:../Startup/system_XMC4700.c **** //                      <1=> fCPU = fSYS / 2
 232:../Startup/system_XMC4700.c **** //                      <i> Default: fCPU = fSYS
 233:../Startup/system_XMC4700.c **** //        <o3.0>  Peripheral clock divider
 234:../Startup/system_XMC4700.c **** //                      <0=> fPB = fCPU
 235:../Startup/system_XMC4700.c **** //                      <1=> fPB = fCPU / 2
 236:../Startup/system_XMC4700.c **** //                      <i> Default: fPB = fCPU
 237:../Startup/system_XMC4700.c **** //        <o4.0>  CCU clock divider
 238:../Startup/system_XMC4700.c **** //                      <0=> fCCU = fCPU
 239:../Startup/system_XMC4700.c **** //                      <1=> fCCU = fCPU / 2
 240:../Startup/system_XMC4700.c **** //                      <i> Default: fCCU = fCPU
 241:../Startup/system_XMC4700.c **** //        <e.5> Enable WDT clock
 242:../Startup/system_XMC4700.c **** //             <o5.16..17> WDT clock source <0=> fOFI
 243:../Startup/system_XMC4700.c **** //                                          <1=> fSTDBY
 244:../Startup/system_XMC4700.c **** //                                          <2=> fPLL
 245:../Startup/system_XMC4700.c **** //                      <i> Default: fOFI
 246:../Startup/system_XMC4700.c **** //             <o5.0..7> WDT clock divider <1-256><#-1>
 247:../Startup/system_XMC4700.c **** //                      <i> Default: 1
 248:../Startup/system_XMC4700.c **** //        </e>
 249:../Startup/system_XMC4700.c **** //        <e.3> Enable EBU clock
 250:../Startup/system_XMC4700.c **** //             <o6.0..5>  EBU clock divider  <1-64><#-1>
 251:../Startup/system_XMC4700.c **** //             <i> Default: 4
 252:../Startup/system_XMC4700.c **** //        </e>
 253:../Startup/system_XMC4700.c **** //        <e.2> Enable ETH clock
 254:../Startup/system_XMC4700.c **** //        </e>
 255:../Startup/system_XMC4700.c **** //        <e.1> Enable MMC clock
 256:../Startup/system_XMC4700.c **** //        </e>
 257:../Startup/system_XMC4700.c **** //        <e.0> Enable USB clock
 258:../Startup/system_XMC4700.c **** //             <o7.16> USB clock source <0=> fUSBPLL
 259:../Startup/system_XMC4700.c **** //                                      <1=> fPLL
 260:../Startup/system_XMC4700.c **** //             <i> Default: fPLL
 261:../Startup/system_XMC4700.c **** //        </e>
 262:../Startup/system_XMC4700.c **** //        <e8> Enable external clock
 263:../Startup/system_XMC4700.c **** //             <o8.0..1> External Clock Source Selection
 264:../Startup/system_XMC4700.c **** //                  <0=> fSYS
 265:../Startup/system_XMC4700.c **** //                  <2=> fUSB
 266:../Startup/system_XMC4700.c **** //                  <3=> fPLL
 267:../Startup/system_XMC4700.c **** //                  <i> Default: fPLL
 268:../Startup/system_XMC4700.c **** //             <o8.16..24> External Clock divider <1-512><#-1>
 269:../Startup/system_XMC4700.c **** //                  <i> Default: 288
 270:../Startup/system_XMC4700.c **** //                  <i> Only valid for USB PLL and PLL clocks
 271:../Startup/system_XMC4700.c **** //             <o9.0> External Clock Pin Selection
 272:../Startup/system_XMC4700.c **** //                  <0=> Disabled
 273:../Startup/system_XMC4700.c **** //                  <1=> P0.8
 274:../Startup/system_XMC4700.c **** //                  <2=> P1.15
 275:../Startup/system_XMC4700.c **** //                  <i> Default: Disabled
 276:../Startup/system_XMC4700.c **** //        </e>
 277:../Startup/system_XMC4700.c **** //    </h>
 278:../Startup/system_XMC4700.c **** */
 279:../Startup/system_XMC4700.c **** #define __CLKSET    (0x00000000UL)
 280:../Startup/system_XMC4700.c **** #define __SYSCLKCR  (0x00010001UL)
 281:../Startup/system_XMC4700.c **** #define __CPUCLKCR  (0x00000000UL)
 282:../Startup/system_XMC4700.c **** #define __PBCLKCR   (0x00000000UL)
 283:../Startup/system_XMC4700.c **** #define __CCUCLKCR  (0x00000000UL)
 284:../Startup/system_XMC4700.c **** #define __WDTCLKCR  (0x00000000UL)
 285:../Startup/system_XMC4700.c **** #define __EBUCLKCR  (0x00000003UL)
 286:../Startup/system_XMC4700.c **** #define __USBCLKCR  (0x00010000UL)
 287:../Startup/system_XMC4700.c **** 
 288:../Startup/system_XMC4700.c **** #define __EXTCLKCR (0x01200003UL)
 289:../Startup/system_XMC4700.c **** #define __EXTCLKPIN (0U)
 290:../Startup/system_XMC4700.c **** 
 291:../Startup/system_XMC4700.c **** /*
 292:../Startup/system_XMC4700.c **** // </h>
 293:../Startup/system_XMC4700.c **** */
 294:../Startup/system_XMC4700.c **** 
 295:../Startup/system_XMC4700.c **** /*
 296:../Startup/system_XMC4700.c **** //-------- <<< end of configuration section >>> ------------------
 297:../Startup/system_XMC4700.c **** */
 298:../Startup/system_XMC4700.c **** 
 299:../Startup/system_XMC4700.c **** #define ENABLE_PLL \
 300:../Startup/system_XMC4700.c ****     (((__SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk) == SCU_CLK_SYSCLKCR_SYSSEL_PLL) || \
 301:../Startup/system_XMC4700.c ****      ((__CLKSET & SCU_CLK_CLKSET_EBUCEN_Msk) != 0) || \
 302:../Startup/system_XMC4700.c ****      (((__CLKSET & SCU_CLK_CLKSET_USBCEN_Msk) != 0) && ((__USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk) 
 303:../Startup/system_XMC4700.c ****      (((__CLKSET & SCU_CLK_CLKSET_WDTCEN_Msk) != 0) && ((__WDTCLKCR & SCU_CLK_WDTCLKCR_WDTSEL_Msk) 
 304:../Startup/system_XMC4700.c **** 
 305:../Startup/system_XMC4700.c **** #define ENABLE_USBPLL \
 306:../Startup/system_XMC4700.c ****      ((((__CLKSET & SCU_CLK_CLKSET_USBCEN_Msk) != 0) && ((__USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk)
 307:../Startup/system_XMC4700.c ****       (((__CLKSET & SCU_CLK_CLKSET_MMCCEN_Msk) != 0) && ((__USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk)
 308:../Startup/system_XMC4700.c ****                      
 309:../Startup/system_XMC4700.c **** #if ((__USBCLKCR & SCU_CLK_USBCLKCR_USBSEL_Msk) == SCU_CLK_USBCLKCR_USBSEL_USBPLL)
 310:../Startup/system_XMC4700.c **** #define USB_DIV (3U)
 311:../Startup/system_XMC4700.c **** #else
 312:../Startup/system_XMC4700.c **** #define USB_DIV (5U)
 313:../Startup/system_XMC4700.c **** #endif
 314:../Startup/system_XMC4700.c ****     
 315:../Startup/system_XMC4700.c **** /*******************************************************************************
 316:../Startup/system_XMC4700.c ****  * GLOBAL VARIABLES
 317:../Startup/system_XMC4700.c ****  *******************************************************************************/
 318:../Startup/system_XMC4700.c **** #if defined ( __CC_ARM )
 319:../Startup/system_XMC4700.c **** #if defined(XMC4700_E196x2048) || defined(XMC4700_F144x2048) || defined(XMC4700_F100x2048)
 320:../Startup/system_XMC4700.c **** uint32_t SystemCoreClock __attribute__((at(0x2003FFC0)));
 321:../Startup/system_XMC4700.c **** uint8_t g_chipid[16] __attribute__((at(0x2003FFC4)));
 322:../Startup/system_XMC4700.c **** #elif defined(XMC4700_E196x1536) || defined(XMC4700_F144x1536) || defined(XMC4700_F100x1536)
 323:../Startup/system_XMC4700.c **** uint32_t SystemCoreClock __attribute__((at(0x2002CFC0)));
 324:../Startup/system_XMC4700.c **** uint8_t g_chipid[16] __attribute__((at(0x2002CFC4)));
 325:../Startup/system_XMC4700.c **** #else
 326:../Startup/system_XMC4700.c **** #error "system_XMC4700.c: device not supported" 
 327:../Startup/system_XMC4700.c **** #endif
 328:../Startup/system_XMC4700.c **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 329:../Startup/system_XMC4700.c **** #if defined(XMC4700_E196x2048) || defined(XMC4700_F144x2048) || defined(XMC4700_F100x2048)
 330:../Startup/system_XMC4700.c **** uint32_t SystemCoreClock __attribute__((section(".ARM.__at_0x2003FFC0")));
 331:../Startup/system_XMC4700.c **** uint8_t g_chipid[16] __attribute__((section(".ARM.__at_0x2003FFC4")));
 332:../Startup/system_XMC4700.c **** #elif defined(XMC4700_E196x1536) || defined(XMC4700_F144x1536) || defined(XMC4700_F100x1536)
 333:../Startup/system_XMC4700.c **** uint32_t SystemCoreClock __attribute__((section(".ARM.__at_0x2002CFC0")));
 334:../Startup/system_XMC4700.c **** uint8_t g_chipid[16] __attribute__((section(".ARM.__at_0x2002CFC4")));
 335:../Startup/system_XMC4700.c **** #else
 336:../Startup/system_XMC4700.c **** #error "system_XMC4700.c: device not supported" 
 337:../Startup/system_XMC4700.c **** #endif   
 338:../Startup/system_XMC4700.c **** #elif defined ( __ICCARM__ )
 339:../Startup/system_XMC4700.c **** #if defined(XMC4700_E196x2048) || defined(XMC4700_F144x2048) || defined(XMC4700_F100x2048) || \
 340:../Startup/system_XMC4700.c ****     defined(XMC4700_E196x1536) || defined(XMC4700_F144x1536) || defined(XMC4700_F100x1536)
 341:../Startup/system_XMC4700.c **** __no_init uint32_t SystemCoreClock;
 342:../Startup/system_XMC4700.c **** __no_init uint8_t g_chipid[16];
 343:../Startup/system_XMC4700.c **** #else
 344:../Startup/system_XMC4700.c **** #error "system_XMC4700.c: device not supported" 
 345:../Startup/system_XMC4700.c **** #endif    
 346:../Startup/system_XMC4700.c **** #elif defined ( __GNUC__ )
 347:../Startup/system_XMC4700.c **** #if defined(XMC4700_E196x2048) || defined(XMC4700_F144x2048) || defined(XMC4700_F100x2048) || \
 348:../Startup/system_XMC4700.c ****     defined(XMC4700_E196x1536) || defined(XMC4700_F144x1536) || defined(XMC4700_F100x1536)
 349:../Startup/system_XMC4700.c **** uint32_t SystemCoreClock __attribute__((section(".no_init")));
 350:../Startup/system_XMC4700.c **** uint8_t g_chipid[16] __attribute__((section(".no_init")));
 351:../Startup/system_XMC4700.c **** #else
 352:../Startup/system_XMC4700.c **** #error "system_XMC4700.c: device not supported" 
 353:../Startup/system_XMC4700.c **** #endif    
 354:../Startup/system_XMC4700.c **** #elif defined ( __TASKING__ )
 355:../Startup/system_XMC4700.c **** #if defined(XMC4700_E196x2048) || defined(XMC4700_F144x2048) || defined(XMC4700_F100x2048)
 356:../Startup/system_XMC4700.c **** uint32_t SystemCoreClock __at( 0x2003FFC0 );
 357:../Startup/system_XMC4700.c **** uint8_t g_chipid[16] __at( 0x2003FFC4 );
 358:../Startup/system_XMC4700.c **** #elif defined(XMC4700_E196x1536) || defined(XMC4700_F144x1536) || defined(XMC4700_F100x1536)
 359:../Startup/system_XMC4700.c **** uint32_t SystemCoreClock __at( 0x2002CFC0 );
 360:../Startup/system_XMC4700.c **** uint8_t g_chipid[16] __at( 0x2002CFC4 );
 361:../Startup/system_XMC4700.c **** #else
 362:../Startup/system_XMC4700.c **** #error "system_XMC4700.c: device not supported" 
 363:../Startup/system_XMC4700.c **** #endif    
 364:../Startup/system_XMC4700.c **** #else
 365:../Startup/system_XMC4700.c **** #error "system_XMC4700.c: compiler not supported" 
 366:../Startup/system_XMC4700.c **** #endif    
 367:../Startup/system_XMC4700.c **** 
 368:../Startup/system_XMC4700.c **** extern uint32_t __Vectors;
 369:../Startup/system_XMC4700.c **** 
 370:../Startup/system_XMC4700.c **** /*******************************************************************************
 371:../Startup/system_XMC4700.c ****  * LOCAL FUNCTIONS
 372:../Startup/system_XMC4700.c ****  *******************************************************************************/
 373:../Startup/system_XMC4700.c **** static void delay(uint32_t cycles)
 374:../Startup/system_XMC4700.c **** {
  40              	 .loc 1 374 0
  41              	 .cfi_startproc
  42              	 
  43              	 
  44              	 
  45 0000 80B4     	 push {r7}
  46              	.LCFI0:
  47              	 .cfi_def_cfa_offset 4
  48              	 .cfi_offset 7,-4
  49 0002 85B0     	 sub sp,sp,#20
  50              	.LCFI1:
  51              	 .cfi_def_cfa_offset 24
  52 0004 00AF     	 add r7,sp,#0
  53              	.LCFI2:
  54              	 .cfi_def_cfa_register 7
  55 0006 7860     	 str r0,[r7,#4]
 375:../Startup/system_XMC4700.c ****   volatile uint32_t i;
 376:../Startup/system_XMC4700.c **** 
 377:../Startup/system_XMC4700.c ****   for(i = 0UL; i < cycles ;++i)
  56              	 .loc 1 377 0
  57 0008 0023     	 movs r3,#0
  58 000a FB60     	 str r3,[r7,#12]
  59 000c 03E0     	 b .L2
  60              	.L3:
 378:../Startup/system_XMC4700.c ****   {
 379:../Startup/system_XMC4700.c ****     __NOP();
  61              	 .loc 1 379 0 discriminator 3
  62              	
  63 000e 00BF     	 nop
  64              	
 377:../Startup/system_XMC4700.c ****   {
  65              	 .loc 1 377 0 discriminator 3
  66              	 .thumb
  67 0010 FB68     	 ldr r3,[r7,#12]
  68 0012 0133     	 adds r3,r3,#1
  69 0014 FB60     	 str r3,[r7,#12]
  70              	.L2:
 377:../Startup/system_XMC4700.c ****   {
  71              	 .loc 1 377 0 is_stmt 0 discriminator 1
  72 0016 FA68     	 ldr r2,[r7,#12]
  73 0018 7B68     	 ldr r3,[r7,#4]
  74 001a 9A42     	 cmp r2,r3
  75 001c F7D3     	 bcc .L3
 380:../Startup/system_XMC4700.c ****   }
 381:../Startup/system_XMC4700.c **** }
  76              	 .loc 1 381 0 is_stmt 1
  77 001e 1437     	 adds r7,r7,#20
  78              	.LCFI3:
  79              	 .cfi_def_cfa_offset 4
  80 0020 BD46     	 mov sp,r7
  81              	.LCFI4:
  82              	 .cfi_def_cfa_register 13
  83              	 
  84 0022 5DF8047B 	 ldr r7,[sp],#4
  85              	.LCFI5:
  86              	 .cfi_restore 7
  87              	 .cfi_def_cfa_offset 0
  88 0026 7047     	 bx lr
  89              	 .cfi_endproc
  90              	.LFE130:
  92              	 .section .text.SystemInit,"ax",%progbits
  93              	 .align 2
  94              	 .weak SystemInit
  95              	 .thumb
  96              	 .thumb_func
  98              	SystemInit:
  99              	.LFB131:
 382:../Startup/system_XMC4700.c **** 
 383:../Startup/system_XMC4700.c **** /*******************************************************************************
 384:../Startup/system_XMC4700.c ****  * API IMPLEMENTATION
 385:../Startup/system_XMC4700.c ****  *******************************************************************************/
 386:../Startup/system_XMC4700.c **** 
 387:../Startup/system_XMC4700.c **** __WEAK void SystemInit(void)
 388:../Startup/system_XMC4700.c **** {
 100              	 .loc 1 388 0
 101              	 .cfi_startproc
 102              	 
 103              	 
 104 0000 98B5     	 push {r3,r4,r7,lr}
 105              	.LCFI6:
 106              	 .cfi_def_cfa_offset 16
 107              	 .cfi_offset 3,-16
 108              	 .cfi_offset 4,-12
 109              	 .cfi_offset 7,-8
 110              	 .cfi_offset 14,-4
 111 0002 00AF     	 add r7,sp,#0
 112              	.LCFI7:
 113              	 .cfi_def_cfa_register 7
 389:../Startup/system_XMC4700.c ****   memcpy(g_chipid, CHIPID_LOC, 16);
 114              	 .loc 1 389 0
 115 0004 054A     	 ldr r2,.L5
 116 0006 4FF00053 	 mov r3,#536870912
 117 000a 1446     	 mov r4,r2
 118 000c 0FCB     	 ldmia r3,{r0,r1,r2,r3}
 119 000e 84E80F00 	 stmia r4,{r0,r1,r2,r3}
 390:../Startup/system_XMC4700.c ****   
 391:../Startup/system_XMC4700.c ****   SystemCoreSetup();
 120              	 .loc 1 391 0
 121 0012 FFF7FEFF 	 bl SystemCoreSetup
 392:../Startup/system_XMC4700.c ****   SystemCoreClockSetup(); 
 122              	 .loc 1 392 0
 123 0016 FFF7FEFF 	 bl SystemCoreClockSetup
 393:../Startup/system_XMC4700.c **** }
 124              	 .loc 1 393 0
 125 001a 98BD     	 pop {r3,r4,r7,pc}
 126              	.L6:
 127              	 .align 2
 128              	.L5:
 129 001c 00000000 	 .word g_chipid
 130              	 .cfi_endproc
 131              	.LFE131:
 133              	 .section .text.SystemCoreSetup,"ax",%progbits
 134              	 .align 2
 135              	 .weak SystemCoreSetup
 136              	 .thumb
 137              	 .thumb_func
 139              	SystemCoreSetup:
 140              	.LFB132:
 394:../Startup/system_XMC4700.c **** 
 395:../Startup/system_XMC4700.c **** __WEAK void SystemCoreSetup(void)
 396:../Startup/system_XMC4700.c **** {
 141              	 .loc 1 396 0
 142              	 .cfi_startproc
 143              	 
 144              	 
 145              	 
 146 0000 80B4     	 push {r7}
 147              	.LCFI8:
 148              	 .cfi_def_cfa_offset 4
 149              	 .cfi_offset 7,-4
 150 0002 83B0     	 sub sp,sp,#12
 151              	.LCFI9:
 152              	 .cfi_def_cfa_offset 16
 153 0004 00AF     	 add r7,sp,#0
 154              	.LCFI10:
 155              	 .cfi_def_cfa_register 7
 156              	.LBB8:
 157              	.LBB9:
 158              	 .file 2 "D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include/cmsis_gcc.h"
   1:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @version  V5.0.4
   5:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * @date     09. April 2018
   6:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /*
   8:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  10:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  12:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  16:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  *
  18:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * limitations under the License.
  23:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
  24:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  25:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  28:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  34:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef __has_builtin
  36:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  38:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
  39:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ASM
  41:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ASM                                  __asm
  42:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  43:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __INLINE
  44:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __INLINE                               inline
  45:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  46:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  49:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif                                           
  52:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  55:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __USED
  56:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  58:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __WEAK
  59:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  61:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED
  62:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  64:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  67:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  70:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  78:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  86:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
  94:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 102:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 110:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
 111:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 113:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #ifndef   __RESTRICT
 114:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 116:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 117:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 118:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 122:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 123:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 124:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 125:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 129:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 131:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 133:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 134:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 135:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 136:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 140:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 142:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 159              	 .loc 2 142 0
 160              	
 161 0006 72B6     	 cpsid i
 162              	
 163              	 .thumb
 164              	.LBE9:
 165              	.LBE8:
 397:../Startup/system_XMC4700.c ****   uint32_t temp;
 398:../Startup/system_XMC4700.c **** 	
 399:../Startup/system_XMC4700.c ****   /* relocate vector table */
 400:../Startup/system_XMC4700.c ****   __disable_irq();
 401:../Startup/system_XMC4700.c ****   SCB->VTOR = (uint32_t)(&__Vectors);
 166              	 .loc 1 401 0
 167 0008 164B     	 ldr r3,.L8
 168 000a 174A     	 ldr r2,.L8+4
 169 000c 9A60     	 str r2,[r3,#8]
 170              	.LBB10:
 171              	.LBB11:
 143:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 144:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 145:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 146:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 147:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register
 148:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Control Register value
 150:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 151:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 153:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 154:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 155:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 157:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 158:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 159:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 160:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 162:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 165:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 166:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 168:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 169:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 170:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 172:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 173:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 174:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 175:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 176:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 177:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register
 178:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 181:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 183:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 185:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 186:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 187:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 189:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 193:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 195:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 197:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 198:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 199:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 200:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 201:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
 202:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               IPSR Register value
 204:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 205:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 207:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 208:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 209:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 211:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 212:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 213:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 214:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 215:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 216:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               APSR Register value
 218:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 219:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 221:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 222:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 223:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 225:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 226:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 227:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 228:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 229:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 230:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               xPSR Register value
 232:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 233:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 235:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 236:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 237:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 239:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 240:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 241:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 242:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 243:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 246:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 247:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 249:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 250:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 251:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 253:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 254:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 255:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 256:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 258:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSP Register value
 261:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 262:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 264:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 265:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 266:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 268:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 269:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 270:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 271:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 272:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 273:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 277:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 279:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 281:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 282:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 283:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 285:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 289:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 291:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 293:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 294:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 295:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 296:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 297:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 300:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 301:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 303:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 304:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 305:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 307:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 308:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 309:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 310:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 312:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSP Register value
 315:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 316:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 318:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 319:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 320:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 322:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 323:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 324:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 325:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 326:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 327:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 331:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 333:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 335:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 336:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 337:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 339:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 343:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 345:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 347:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 348:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 349:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 350:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 352:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               SP Register value
 355:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 356:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 358:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 359:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 360:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 362:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 363:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 364:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 365:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 366:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 370:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 372:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 374:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 375:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 376:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 377:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 378:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 379:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 381:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 382:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 384:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 385:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 386:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 388:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 389:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 390:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 391:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 393:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Priority Mask value
 396:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 397:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 399:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 400:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 401:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 403:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 404:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 405:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 406:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 407:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 408:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 409:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 412:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 414:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 416:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 417:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 418:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 420:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 424:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 426:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 428:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 429:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 430:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 431:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 435:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 436:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 439:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 441:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 443:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 444:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 445:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 446:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 447:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 450:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 452:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 454:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 455:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 456:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 457:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 458:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 460:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 461:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 463:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 464:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 465:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 467:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 468:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 469:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 470:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 472:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Base Priority register value
 475:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 476:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 478:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 479:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 480:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 482:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 483:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 484:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 485:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 486:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 487:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 488:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 491:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 493:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 495:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 496:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 497:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 499:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 503:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 505:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 507:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 508:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 509:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 510:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 511:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 516:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 518:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 520:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 521:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 522:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 523:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 524:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 526:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 527:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 529:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 530:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 531:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 533:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 534:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 535:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 536:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 538:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 541:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 542:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 544:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 545:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 546:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 548:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 549:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 550:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 551:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 552:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 553:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 554:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 557:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 559:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 561:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 562:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 563:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 565:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 569:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 571:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 573:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 574:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 575:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 579:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 580:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 583:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 584:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 588:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 589:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 591:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 592:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 594:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 598:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 599:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 600:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 602:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 603:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 604:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 605:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 607:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 611:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 613:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 614:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 616:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 619:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 620:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 621:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 623:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 624:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 625:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 626:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 627:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 628:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 629:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 633:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   
 634:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 637:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 639:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 644:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 646:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 647:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 648:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 649:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 651:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 655:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 658:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 660:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 664:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 666:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 667:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 668:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 669:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 670:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 671:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 675:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 676:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 678:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 679:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 681:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 685:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 686:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 687:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 689:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 690:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 691:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 692:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 693:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 695:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 699:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 701:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 702:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 704:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return 0U;
 707:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 708:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 709:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return result;
 711:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 712:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 713:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 714:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 715:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 716:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 717:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   mode.
 721:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 722:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 725:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 727:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 732:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 734:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 735:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 736:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 737:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 739:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 743:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 746:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 748:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 752:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 754:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 755:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 756:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 757:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 760:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 761:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 762:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 763:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 766:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 768:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 776:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   uint32_t result;
 777:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 778:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(result);
 780:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 781:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 782:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   return(0U);
 783:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 784:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 785:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 786:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 787:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 788:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 789:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 792:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 794:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 802:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 804:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 805:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   (void)fpscr;
 806:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 807:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 808:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 809:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 810:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 812:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 813:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   Access to dedicated instructions
 816:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   @{
 817:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** */
 818:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 819:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #else
 827:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #endif
 831:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 832:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 833:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   No Operation
 834:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 836:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 838:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 839:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 842:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 844:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 845:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 846:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Wait For Event
 847:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 850:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 852:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 853:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 854:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Send Event
 855:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 857:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 859:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 860:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 861:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****            after the instruction has been completed.
 865:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 866:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 868:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 870:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 871:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** 
 872:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** /**
 873:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****  */
 877:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** {
 879:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 172              	 .loc 2 879 0
 173              	
 174 000e BFF34F8F 	 dsb 0xF
 175              	
 176              	 .thumb
 177              	.LBE11:
 178              	.LBE10:
 179              	.LBB12:
 180              	.LBB13:
 131:D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include\cmsis_gcc.h **** }
 181              	 .loc 2 131 0
 182              	
 183 0012 62B6     	 cpsie i
 184              	
 185              	 .thumb
 186              	.LBE13:
 187              	.LBE12:
 402:../Startup/system_XMC4700.c ****   __DSB();
 403:../Startup/system_XMC4700.c ****   __enable_irq();
 404:../Startup/system_XMC4700.c ****     
 405:../Startup/system_XMC4700.c ****   /* __FPU_PRESENT = 1 defined in device header file */
 406:../Startup/system_XMC4700.c ****   /* __FPU_USED value depends on compiler/linker options. */
 407:../Startup/system_XMC4700.c ****   /* __FPU_USED = 0 if -mfloat-abi=soft is selected */
 408:../Startup/system_XMC4700.c ****   /* __FPU_USED = 1 if -mfloat-abi=softfp or –mfloat-abi=hard */
 409:../Startup/system_XMC4700.c **** 
 410:../Startup/system_XMC4700.c **** #if ((__FPU_PRESENT == 1) && (__FPU_USED == 1))
 411:../Startup/system_XMC4700.c ****   SCB->CPACR |= ((3UL << 10*2) |                 /* set CP10 Full Access */
 188              	 .loc 1 411 0
 189 0014 134A     	 ldr r2,.L8
 190 0016 134B     	 ldr r3,.L8
 191 0018 D3F88830 	 ldr r3,[r3,#136]
 192 001c 43F47003 	 orr r3,r3,#15728640
 193 0020 C2F88830 	 str r3,[r2,#136]
 412:../Startup/system_XMC4700.c ****                  (3UL << 11*2)  );               /* set CP11 Full Access */
 413:../Startup/system_XMC4700.c **** #else
 414:../Startup/system_XMC4700.c ****   SCB->CPACR = 0;
 415:../Startup/system_XMC4700.c **** #endif
 416:../Startup/system_XMC4700.c **** 
 417:../Startup/system_XMC4700.c ****   /* Enable unaligned memory access - SCB_CCR.UNALIGN_TRP = 0 */
 418:../Startup/system_XMC4700.c ****   SCB->CCR &= ~(SCB_CCR_UNALIGN_TRP_Msk);
 194              	 .loc 1 418 0
 195 0024 0F4A     	 ldr r2,.L8
 196 0026 0F4B     	 ldr r3,.L8
 197 0028 5B69     	 ldr r3,[r3,#20]
 198 002a 23F00803 	 bic r3,r3,#8
 199 002e 5361     	 str r3,[r2,#20]
 419:../Startup/system_XMC4700.c **** 
 420:../Startup/system_XMC4700.c ****   temp = FLASH0->FCON;
 200              	 .loc 1 420 0
 201 0030 0E4B     	 ldr r3,.L8+8
 202 0032 03F58053 	 add r3,r3,#4096
 203 0036 1433     	 adds r3,r3,#20
 204 0038 1B68     	 ldr r3,[r3]
 205 003a 7B60     	 str r3,[r7,#4]
 421:../Startup/system_XMC4700.c ****   temp &= ~FLASH_FCON_WSPFLASH_Msk;
 206              	 .loc 1 421 0
 207 003c 7B68     	 ldr r3,[r7,#4]
 208 003e 23F00F03 	 bic r3,r3,#15
 209 0042 7B60     	 str r3,[r7,#4]
 422:../Startup/system_XMC4700.c ****   temp |= PMU_FLASH_WS;
 210              	 .loc 1 422 0
 211 0044 7B68     	 ldr r3,[r7,#4]
 212 0046 43F00403 	 orr r3,r3,#4
 213 004a 7B60     	 str r3,[r7,#4]
 423:../Startup/system_XMC4700.c ****   FLASH0->FCON = temp;
 214              	 .loc 1 423 0
 215 004c 074B     	 ldr r3,.L8+8
 216 004e 03F58053 	 add r3,r3,#4096
 217 0052 1433     	 adds r3,r3,#20
 218 0054 7A68     	 ldr r2,[r7,#4]
 219 0056 1A60     	 str r2,[r3]
 424:../Startup/system_XMC4700.c **** }
 220              	 .loc 1 424 0
 221 0058 0C37     	 adds r7,r7,#12
 222              	.LCFI11:
 223              	 .cfi_def_cfa_offset 4
 224 005a BD46     	 mov sp,r7
 225              	.LCFI12:
 226              	 .cfi_def_cfa_register 13
 227              	 
 228 005c 5DF8047B 	 ldr r7,[sp],#4
 229              	.LCFI13:
 230              	 .cfi_restore 7
 231              	 .cfi_def_cfa_offset 0
 232 0060 7047     	 bx lr
 233              	.L9:
 234 0062 00BF     	 .align 2
 235              	.L8:
 236 0064 00ED00E0 	 .word -536810240
 237 0068 00000000 	 .word __Vectors
 238 006c 00100058 	 .word 1476399104
 239              	 .cfi_endproc
 240              	.LFE132:
 242              	 .section .text.SystemCoreClockSetup,"ax",%progbits
 243              	 .align 2
 244              	 .weak SystemCoreClockSetup
 245              	 .thumb
 246              	 .thumb_func
 248              	SystemCoreClockSetup:
 249              	.LFB133:
 425:../Startup/system_XMC4700.c **** 
 426:../Startup/system_XMC4700.c **** __WEAK void SystemCoreClockSetup(void)
 427:../Startup/system_XMC4700.c **** {
 250              	 .loc 1 427 0
 251              	 .cfi_startproc
 252              	 
 253              	 
 254 0000 80B5     	 push {r7,lr}
 255              	.LCFI14:
 256              	 .cfi_def_cfa_offset 8
 257              	 .cfi_offset 7,-8
 258              	 .cfi_offset 14,-4
 259 0002 00AF     	 add r7,sp,#0
 260              	.LCFI15:
 261              	 .cfi_def_cfa_register 7
 428:../Startup/system_XMC4700.c **** #if FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_FACTORY
 429:../Startup/system_XMC4700.c ****   /* Enable factory calibration */
 430:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FOTR_Msk;
 431:../Startup/system_XMC4700.c **** #else
 432:../Startup/system_XMC4700.c ****   /* Automatic calibration uses the fSTDBY */
 433:../Startup/system_XMC4700.c **** 
 434:../Startup/system_XMC4700.c ****   /* Enable HIB domain */
 435:../Startup/system_XMC4700.c ****   /* Power up HIB domain if and only if it is currently powered down */
 436:../Startup/system_XMC4700.c ****   if((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 262              	 .loc 1 436 0
 263 0004 704B     	 ldr r3,.L18
 264 0006 1B68     	 ldr r3,[r3]
 265 0008 03F00103 	 and r3,r3,#1
 266 000c 002B     	 cmp r3,#0
 267 000e 0CD1     	 bne .L11
 437:../Startup/system_XMC4700.c ****   {
 438:../Startup/system_XMC4700.c ****     SCU_POWER->PWRSET |= SCU_POWER_PWRSET_HIB_Msk;
 268              	 .loc 1 438 0
 269 0010 6D4A     	 ldr r2,.L18
 270 0012 6D4B     	 ldr r3,.L18
 271 0014 5B68     	 ldr r3,[r3,#4]
 272 0016 43F00103 	 orr r3,r3,#1
 273 001a 5360     	 str r3,[r2,#4]
 439:../Startup/system_XMC4700.c **** 
 440:../Startup/system_XMC4700.c ****     while((SCU_POWER->PWRSTAT & SCU_POWER_PWRSTAT_HIBEN_Msk) == 0)
 274              	 .loc 1 440 0
 275 001c 00BF     	 nop
 276              	.L12:
 277              	 .loc 1 440 0 is_stmt 0 discriminator 1
 278 001e 6A4B     	 ldr r3,.L18
 279 0020 1B68     	 ldr r3,[r3]
 280 0022 03F00103 	 and r3,r3,#1
 281 0026 002B     	 cmp r3,#0
 282 0028 F9D0     	 beq .L12
 283              	.L11:
 441:../Startup/system_XMC4700.c ****     {
 442:../Startup/system_XMC4700.c ****       /* wait until HIB domain is enabled */
 443:../Startup/system_XMC4700.c ****     }
 444:../Startup/system_XMC4700.c ****   }
 445:../Startup/system_XMC4700.c **** 
 446:../Startup/system_XMC4700.c ****   /* Remove the reset only if HIB domain were in a state of reset */
 447:../Startup/system_XMC4700.c ****   if((SCU_RESET->RSTSTAT) & SCU_RESET_RSTSTAT_HIBRS_Msk)
 284              	 .loc 1 447 0 is_stmt 1
 285 002a 684B     	 ldr r3,.L18+4
 286 002c 1B68     	 ldr r3,[r3]
 287 002e 03F40073 	 and r3,r3,#512
 288 0032 002B     	 cmp r3,#0
 289 0034 09D0     	 beq .L13
 448:../Startup/system_XMC4700.c ****   {
 449:../Startup/system_XMC4700.c ****     SCU_RESET->RSTCLR |= SCU_RESET_RSTCLR_HIBRS_Msk;
 290              	 .loc 1 449 0
 291 0036 654A     	 ldr r2,.L18+4
 292 0038 644B     	 ldr r3,.L18+4
 293 003a 9B68     	 ldr r3,[r3,#8]
 294 003c 43F40073 	 orr r3,r3,#512
 295 0040 9360     	 str r3,[r2,#8]
 450:../Startup/system_XMC4700.c ****     delay(DELAY_CNT_150US_50MHZ);
 296              	 .loc 1 450 0
 297 0042 41F64C50 	 movw r0,#7500
 298 0046 FFF7FEFF 	 bl delay
 299              	.L13:
 451:../Startup/system_XMC4700.c ****   }
 452:../Startup/system_XMC4700.c ****   
 453:../Startup/system_XMC4700.c **** #if STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP
 454:../Startup/system_XMC4700.c ****   /* Enable OSC_ULP */
 455:../Startup/system_XMC4700.c ****   if ((SCU_HIBERNATE->OSCULCTRL & SCU_HIBERNATE_OSCULCTRL_MODE_Msk) != 0UL)
 456:../Startup/system_XMC4700.c ****   {
 457:../Startup/system_XMC4700.c ****     /*enable OSC_ULP*/
 458:../Startup/system_XMC4700.c ****     while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_OSCULCTRL_Msk)
 459:../Startup/system_XMC4700.c ****     {
 460:../Startup/system_XMC4700.c ****       /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 461:../Startup/system_XMC4700.c ****     }
 462:../Startup/system_XMC4700.c ****     SCU_HIBERNATE->OSCULCTRL &= ~SCU_HIBERNATE_OSCULCTRL_MODE_Msk;
 463:../Startup/system_XMC4700.c **** 
 464:../Startup/system_XMC4700.c ****     /* Check if the clock is OK using OSCULP Oscillator Watchdog*/
 465:../Startup/system_XMC4700.c ****     while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 466:../Startup/system_XMC4700.c ****     {
 467:../Startup/system_XMC4700.c ****       /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 468:../Startup/system_XMC4700.c ****     }
 469:../Startup/system_XMC4700.c ****     SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_ULPWDGEN_Msk;
 470:../Startup/system_XMC4700.c **** 
 471:../Startup/system_XMC4700.c ****     /* wait till clock is stable */
 472:../Startup/system_XMC4700.c ****     do
 473:../Startup/system_XMC4700.c ****     {
 474:../Startup/system_XMC4700.c ****       while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCLR_Msk)
 475:../Startup/system_XMC4700.c ****       {
 476:../Startup/system_XMC4700.c ****         /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 477:../Startup/system_XMC4700.c ****       }
 478:../Startup/system_XMC4700.c ****       SCU_HIBERNATE->HDCLR |= SCU_HIBERNATE_HDCLR_ULPWDG_Msk;
 479:../Startup/system_XMC4700.c **** 
 480:../Startup/system_XMC4700.c ****       delay(DELAY_CNT_50US_50MHZ);
 481:../Startup/system_XMC4700.c **** 
 482:../Startup/system_XMC4700.c ****     } while ((SCU_HIBERNATE->HDSTAT & SCU_HIBERNATE_HDSTAT_ULPWDG_Msk) != 0UL);
 483:../Startup/system_XMC4700.c **** 
 484:../Startup/system_XMC4700.c ****   }
 485:../Startup/system_XMC4700.c **** 
 486:../Startup/system_XMC4700.c ****   /* now OSC_ULP is running and can be used*/
 487:../Startup/system_XMC4700.c ****   /* Select OSC_ULP as the clock source for RTC and STDBY*/
 488:../Startup/system_XMC4700.c ****   while (SCU_GENERAL->MIRRSTS & SCU_GENERAL_MIRRSTS_HDCR_Msk)
 489:../Startup/system_XMC4700.c ****   {
 490:../Startup/system_XMC4700.c ****     /* check SCU_MIRRSTS to ensure that no transfer over serial interface is pending */
 491:../Startup/system_XMC4700.c ****   }
 492:../Startup/system_XMC4700.c ****   SCU_HIBERNATE->HDCR |= SCU_HIBERNATE_HDCR_RCS_Msk | SCU_HIBERNATE_HDCR_STDBYSEL_Msk;
 493:../Startup/system_XMC4700.c **** #endif /* STDBY_CLOCK_SRC == STDBY_CLOCK_SRC_OSCULP */
 494:../Startup/system_XMC4700.c **** 
 495:../Startup/system_XMC4700.c ****   /* Enable automatic calibration of internal fast oscillator */
 496:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_AOTREN_Msk;
 300              	 .loc 1 496 0
 301 004a 614A     	 ldr r2,.L18+8
 302 004c 604B     	 ldr r3,.L18+8
 303 004e 5B68     	 ldr r3,[r3,#4]
 304 0050 43F40023 	 orr r3,r3,#524288
 305 0054 5360     	 str r3,[r2,#4]
 497:../Startup/system_XMC4700.c **** #endif /* FOFI_CALIBRATION_MODE == FOFI_CALIBRATION_MODE_AUTOMATIC */
 498:../Startup/system_XMC4700.c **** 
 499:../Startup/system_XMC4700.c ****   delay(DELAY_CNT_50US_50MHZ);
 306              	 .loc 1 499 0
 307 0056 40F6C410 	 movw r0,#2500
 308 005a FFF7FEFF 	 bl delay
 500:../Startup/system_XMC4700.c **** 
 501:../Startup/system_XMC4700.c **** #if ENABLE_PLL
 502:../Startup/system_XMC4700.c **** 
 503:../Startup/system_XMC4700.c ****   /* enable PLL */
 504:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 309              	 .loc 1 504 0
 310 005e 5C4A     	 ldr r2,.L18+8
 311 0060 5B4B     	 ldr r3,.L18+8
 312 0062 5B68     	 ldr r3,[r3,#4]
 313 0064 23F48033 	 bic r3,r3,#65536
 314 0068 23F00203 	 bic r3,r3,#2
 315 006c 5360     	 str r3,[r2,#4]
 505:../Startup/system_XMC4700.c **** 
 506:../Startup/system_XMC4700.c **** #if PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI
 507:../Startup/system_XMC4700.c ****   /* enable OSC_HP */
 508:../Startup/system_XMC4700.c ****   if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 316              	 .loc 1 508 0
 317 006e 594B     	 ldr r3,.L18+12
 318 0070 5B68     	 ldr r3,[r3,#4]
 319 0072 03F03003 	 and r3,r3,#48
 320 0076 002B     	 cmp r3,#0
 321 0078 29D0     	 beq .L14
 509:../Startup/system_XMC4700.c ****   {
 510:../Startup/system_XMC4700.c ****     SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 322              	 .loc 1 510 0
 323 007a 564A     	 ldr r2,.L18+12
 324 007c 554B     	 ldr r3,.L18+12
 325 007e 5B68     	 ldr r3,[r3,#4]
 326 0080 23F47023 	 bic r3,r3,#983040
 327 0084 23F03003 	 bic r3,r3,#48
 328 0088 5360     	 str r3,[r2,#4]
 511:../Startup/system_XMC4700.c ****     SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 329              	 .loc 1 511 0
 330 008a FFF7FEFF 	 bl OSCHP_GetFrequency
 331 008e 0246     	 mov r2,r0
 332 0090 514B     	 ldr r3,.L18+16
 333 0092 A3FB0223 	 umull r2,r3,r3,r2
 334 0096 1B0D     	 lsrs r3,r3,#20
 335 0098 013B     	 subs r3,r3,#1
 336 009a 1B04     	 lsls r3,r3,#16
 337 009c 4D49     	 ldr r1,.L18+12
 338 009e 4D4A     	 ldr r2,.L18+12
 339 00a0 5268     	 ldr r2,[r2,#4]
 340 00a2 1343     	 orrs r3,r3,r2
 341 00a4 4B60     	 str r3,[r1,#4]
 512:../Startup/system_XMC4700.c **** 
 513:../Startup/system_XMC4700.c ****     /* select OSC_HP clock as PLL input */
 514:../Startup/system_XMC4700.c ****     SCU_PLL->PLLCON2 &= ~SCU_PLL_PLLCON2_PINSEL_Msk;
 342              	 .loc 1 514 0
 343 00a6 4A4A     	 ldr r2,.L18+8
 344 00a8 494B     	 ldr r3,.L18+8
 345 00aa DB68     	 ldr r3,[r3,#12]
 346 00ac 23F00103 	 bic r3,r3,#1
 347 00b0 D360     	 str r3,[r2,#12]
 515:../Startup/system_XMC4700.c **** 
 516:../Startup/system_XMC4700.c ****     /* restart OSC Watchdog */
 517:../Startup/system_XMC4700.c ****     SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 348              	 .loc 1 517 0
 349 00b2 474A     	 ldr r2,.L18+8
 350 00b4 464B     	 ldr r3,.L18+8
 351 00b6 5B68     	 ldr r3,[r3,#4]
 352 00b8 23F40033 	 bic r3,r3,#131072
 353 00bc 5360     	 str r3,[r2,#4]
 518:../Startup/system_XMC4700.c **** 
 519:../Startup/system_XMC4700.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 354              	 .loc 1 519 0
 355 00be 00BF     	 nop
 356              	.L15:
 357              	 .loc 1 519 0 is_stmt 0 discriminator 1
 358 00c0 434B     	 ldr r3,.L18+8
 359 00c2 1B68     	 ldr r3,[r3]
 360 00c4 03F46073 	 and r3,r3,#896
 361 00c8 B3F5607F 	 cmp r3,#896
 362 00cc F8D1     	 bne .L15
 363              	.L14:
 520:../Startup/system_XMC4700.c ****     {
 521:../Startup/system_XMC4700.c ****       /* wait till OSC_HP output frequency is usable */
 522:../Startup/system_XMC4700.c ****     }   
 523:../Startup/system_XMC4700.c ****   }
 524:../Startup/system_XMC4700.c **** #else /* PLL_CLOCK_SRC != PLL_CLOCK_SRC_OFI */
 525:../Startup/system_XMC4700.c **** 
 526:../Startup/system_XMC4700.c ****   /* select backup clock as PLL input */
 527:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON2 |= SCU_PLL_PLLCON2_PINSEL_Msk;
 528:../Startup/system_XMC4700.c **** #endif
 529:../Startup/system_XMC4700.c **** 
 530:../Startup/system_XMC4700.c ****   /* Go to bypass the Main PLL */
 531:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_VCOBYP_Msk;
 364              	 .loc 1 531 0 is_stmt 1
 365 00ce 404A     	 ldr r2,.L18+8
 366 00d0 3F4B     	 ldr r3,.L18+8
 367 00d2 5B68     	 ldr r3,[r3,#4]
 368 00d4 43F00103 	 orr r3,r3,#1
 369 00d8 5360     	 str r3,[r2,#4]
 532:../Startup/system_XMC4700.c **** 
 533:../Startup/system_XMC4700.c ****   /* disconnect Oscillator from PLL */
 534:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_FINDIS_Msk;
 370              	 .loc 1 534 0
 371 00da 3D4A     	 ldr r2,.L18+8
 372 00dc 3C4B     	 ldr r3,.L18+8
 373 00de 5B68     	 ldr r3,[r3,#4]
 374 00e0 43F01003 	 orr r3,r3,#16
 375 00e4 5360     	 str r3,[r2,#4]
 535:../Startup/system_XMC4700.c **** 
 536:../Startup/system_XMC4700.c ****   /* Setup divider settings for main PLL */
 537:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 376              	 .loc 1 537 0
 377 00e6 3A4B     	 ldr r3,.L18+8
 378 00e8 3C4A     	 ldr r2,.L18+20
 379 00ea 9A60     	 str r2,[r3,#8]
 538:../Startup/system_XMC4700.c ****                       (PLL_K2DIV_24MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
 539:../Startup/system_XMC4700.c ****                       (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 540:../Startup/system_XMC4700.c **** 
 541:../Startup/system_XMC4700.c ****   /* Set OSCDISCDIS */
 542:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 380              	 .loc 1 542 0
 381 00ec 384A     	 ldr r2,.L18+8
 382 00ee 384B     	 ldr r3,.L18+8
 383 00f0 5B68     	 ldr r3,[r3,#4]
 384 00f2 43F04003 	 orr r3,r3,#64
 385 00f6 5360     	 str r3,[r2,#4]
 543:../Startup/system_XMC4700.c **** 
 544:../Startup/system_XMC4700.c ****   /* connect Oscillator to PLL */
 545:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_FINDIS_Msk;
 386              	 .loc 1 545 0
 387 00f8 354A     	 ldr r2,.L18+8
 388 00fa 354B     	 ldr r3,.L18+8
 389 00fc 5B68     	 ldr r3,[r3,#4]
 390 00fe 23F01003 	 bic r3,r3,#16
 391 0102 5360     	 str r3,[r2,#4]
 546:../Startup/system_XMC4700.c **** 
 547:../Startup/system_XMC4700.c ****   /* restart PLL Lock detection */
 548:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON0 |= SCU_PLL_PLLCON0_RESLD_Msk;
 392              	 .loc 1 548 0
 393 0104 324A     	 ldr r2,.L18+8
 394 0106 324B     	 ldr r3,.L18+8
 395 0108 5B68     	 ldr r3,[r3,#4]
 396 010a 43F48023 	 orr r3,r3,#262144
 397 010e 5360     	 str r3,[r2,#4]
 549:../Startup/system_XMC4700.c **** 
 550:../Startup/system_XMC4700.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk) == 0U)
 398              	 .loc 1 550 0
 399 0110 00BF     	 nop
 400              	.L16:
 401              	 .loc 1 550 0 is_stmt 0 discriminator 1
 402 0112 2F4B     	 ldr r3,.L18+8
 403 0114 1B68     	 ldr r3,[r3]
 404 0116 03F00403 	 and r3,r3,#4
 405 011a 002B     	 cmp r3,#0
 406 011c F9D0     	 beq .L16
 551:../Startup/system_XMC4700.c ****   {
 552:../Startup/system_XMC4700.c ****     /* wait for PLL Lock at 24MHz*/
 553:../Startup/system_XMC4700.c ****   }
 554:../Startup/system_XMC4700.c **** 
 555:../Startup/system_XMC4700.c ****   /* Disable bypass- put PLL clock back */
 556:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_VCOBYP_Msk;
 407              	 .loc 1 556 0 is_stmt 1
 408 011e 2C4A     	 ldr r2,.L18+8
 409 0120 2B4B     	 ldr r3,.L18+8
 410 0122 5B68     	 ldr r3,[r3,#4]
 411 0124 23F00103 	 bic r3,r3,#1
 412 0128 5360     	 str r3,[r2,#4]
 557:../Startup/system_XMC4700.c ****   while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOBYST_Msk) != 0U)
 413              	 .loc 1 557 0
 414 012a 00BF     	 nop
 415              	.L17:
 416              	 .loc 1 557 0 is_stmt 0 discriminator 1
 417 012c 284B     	 ldr r3,.L18+8
 418 012e 1B68     	 ldr r3,[r3]
 419 0130 03F00103 	 and r3,r3,#1
 420 0134 002B     	 cmp r3,#0
 421 0136 F9D1     	 bne .L17
 558:../Startup/system_XMC4700.c ****   {
 559:../Startup/system_XMC4700.c ****     /* wait for normal mode */
 560:../Startup/system_XMC4700.c ****   } 
 561:../Startup/system_XMC4700.c **** #endif /* ENABLE_PLL */
 562:../Startup/system_XMC4700.c **** 
 563:../Startup/system_XMC4700.c ****   /* Before scaling to final frequency we need to setup the clock dividers */
 564:../Startup/system_XMC4700.c ****   SCU_CLK->SYSCLKCR = __SYSCLKCR;
 422              	 .loc 1 564 0 is_stmt 1
 423 0138 294B     	 ldr r3,.L18+24
 424 013a 4FF00112 	 mov r2,#65537
 425 013e DA60     	 str r2,[r3,#12]
 565:../Startup/system_XMC4700.c ****   SCU_CLK->PBCLKCR = __PBCLKCR;
 426              	 .loc 1 565 0
 427 0140 274B     	 ldr r3,.L18+24
 428 0142 0022     	 movs r2,#0
 429 0144 5A61     	 str r2,[r3,#20]
 566:../Startup/system_XMC4700.c ****   SCU_CLK->CPUCLKCR = __CPUCLKCR;
 430              	 .loc 1 566 0
 431 0146 264B     	 ldr r3,.L18+24
 432 0148 0022     	 movs r2,#0
 433 014a 1A61     	 str r2,[r3,#16]
 567:../Startup/system_XMC4700.c ****   SCU_CLK->CCUCLKCR = __CCUCLKCR;
 434              	 .loc 1 567 0
 435 014c 244B     	 ldr r3,.L18+24
 436 014e 0022     	 movs r2,#0
 437 0150 1A62     	 str r2,[r3,#32]
 568:../Startup/system_XMC4700.c ****   SCU_CLK->WDTCLKCR = __WDTCLKCR;
 438              	 .loc 1 568 0
 439 0152 234B     	 ldr r3,.L18+24
 440 0154 0022     	 movs r2,#0
 441 0156 5A62     	 str r2,[r3,#36]
 569:../Startup/system_XMC4700.c ****   SCU_CLK->EBUCLKCR = __EBUCLKCR;
 442              	 .loc 1 569 0
 443 0158 214B     	 ldr r3,.L18+24
 444 015a 0322     	 movs r2,#3
 445 015c DA61     	 str r2,[r3,#28]
 570:../Startup/system_XMC4700.c ****   SCU_CLK->USBCLKCR = __USBCLKCR | USB_DIV;
 446              	 .loc 1 570 0
 447 015e 204B     	 ldr r3,.L18+24
 448 0160 204A     	 ldr r2,.L18+28
 449 0162 9A61     	 str r2,[r3,#24]
 571:../Startup/system_XMC4700.c ****   SCU_CLK->EXTCLKCR = __EXTCLKCR;
 450              	 .loc 1 571 0
 451 0164 1E4B     	 ldr r3,.L18+24
 452 0166 204A     	 ldr r2,.L18+32
 453 0168 9A62     	 str r2,[r3,#40]
 572:../Startup/system_XMC4700.c **** 
 573:../Startup/system_XMC4700.c **** #if ENABLE_PLL
 574:../Startup/system_XMC4700.c ****   /* PLL frequency stepping...*/
 575:../Startup/system_XMC4700.c ****   /* Reset OSCDISCDIS */
 576:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCDISCDIS_Msk;
 454              	 .loc 1 576 0
 455 016a 194A     	 ldr r2,.L18+8
 456 016c 184B     	 ldr r3,.L18+8
 457 016e 5B68     	 ldr r3,[r3,#4]
 458 0170 23F04003 	 bic r3,r3,#64
 459 0174 5360     	 str r3,[r2,#4]
 577:../Startup/system_XMC4700.c ****   
 578:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 460              	 .loc 1 578 0
 461 0176 164B     	 ldr r3,.L18+8
 462 0178 1C4A     	 ldr r2,.L18+36
 463 017a 9A60     	 str r2,[r3,#8]
 579:../Startup/system_XMC4700.c **** 	                  (PLL_K2DIV_48MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
 580:../Startup/system_XMC4700.c **** 	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 581:../Startup/system_XMC4700.c **** 
 582:../Startup/system_XMC4700.c ****   delay(DELAY_CNT_50US_48MHZ);
 464              	 .loc 1 582 0
 465 017c 4FF41660 	 mov r0,#2400
 466 0180 FFF7FEFF 	 bl delay
 583:../Startup/system_XMC4700.c **** 
 584:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 467              	 .loc 1 584 0
 468 0184 124B     	 ldr r3,.L18+8
 469 0186 1A4A     	 ldr r2,.L18+40
 470 0188 9A60     	 str r2,[r3,#8]
 585:../Startup/system_XMC4700.c **** 	                  (PLL_K2DIV_72MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
 586:../Startup/system_XMC4700.c **** 	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 587:../Startup/system_XMC4700.c **** 
 588:../Startup/system_XMC4700.c ****   delay(DELAY_CNT_50US_72MHZ);
 471              	 .loc 1 588 0
 472 018a 4FF46160 	 mov r0,#3600
 473 018e FFF7FEFF 	 bl delay
 589:../Startup/system_XMC4700.c **** 
 590:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 474              	 .loc 1 590 0
 475 0192 0F4B     	 ldr r3,.L18+8
 476 0194 174A     	 ldr r2,.L18+44
 477 0196 9A60     	 str r2,[r3,#8]
 591:../Startup/system_XMC4700.c **** 	                  (PLL_K2DIV_96MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
 592:../Startup/system_XMC4700.c **** 	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 593:../Startup/system_XMC4700.c **** 
 594:../Startup/system_XMC4700.c ****   delay(DELAY_CNT_50US_96MHZ);
 478              	 .loc 1 594 0
 479 0198 4FF49650 	 mov r0,#4800
 480 019c FFF7FEFF 	 bl delay
 595:../Startup/system_XMC4700.c **** 
 596:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 481              	 .loc 1 596 0
 482 01a0 0B4B     	 ldr r3,.L18+8
 483 01a2 154A     	 ldr r2,.L18+48
 484 01a4 9A60     	 str r2,[r3,#8]
 597:../Startup/system_XMC4700.c **** 	                  (PLL_K2DIV_120MHZ << SCU_PLL_PLLCON1_K2DIV_Pos) |
 598:../Startup/system_XMC4700.c **** 	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 599:../Startup/system_XMC4700.c **** 
 600:../Startup/system_XMC4700.c ****   delay(DELAY_CNT_50US_120MHZ);
 485              	 .loc 1 600 0
 486 01a6 41F27070 	 movw r0,#6000
 487 01aa FFF7FEFF 	 bl delay
 601:../Startup/system_XMC4700.c **** 
 602:../Startup/system_XMC4700.c ****   SCU_PLL->PLLCON1 = ((PLL_NDIV << SCU_PLL_PLLCON1_NDIV_Pos) |
 488              	 .loc 1 602 0
 489 01ae 084B     	 ldr r3,.L18+8
 490 01b0 124A     	 ldr r2,.L18+52
 491 01b2 9A60     	 str r2,[r3,#8]
 603:../Startup/system_XMC4700.c **** 	                  (PLL_K2DIV << SCU_PLL_PLLCON1_K2DIV_Pos) |
 604:../Startup/system_XMC4700.c **** 	                  (PLL_PDIV << SCU_PLL_PLLCON1_PDIV_Pos));
 605:../Startup/system_XMC4700.c **** 
 606:../Startup/system_XMC4700.c ****   delay(DELAY_CNT_50US_144MHZ);
 492              	 .loc 1 606 0
 493 01b4 4FF4E150 	 mov r0,#7200
 494 01b8 FFF7FEFF 	 bl delay
 607:../Startup/system_XMC4700.c ****   
 608:../Startup/system_XMC4700.c **** #endif /* ENABLE_PLL */
 609:../Startup/system_XMC4700.c **** 
 610:../Startup/system_XMC4700.c **** #if ENABLE_USBPLL
 611:../Startup/system_XMC4700.c ****   /* enable USB PLL first */
 612:../Startup/system_XMC4700.c ****   SCU_PLL->USBPLLCON &= ~(SCU_PLL_USBPLLCON_VCOPWD_Msk | SCU_PLL_USBPLLCON_PLLPWD_Msk);
 613:../Startup/system_XMC4700.c **** 
 614:../Startup/system_XMC4700.c ****   /* USB PLL uses as clock input the OSC_HP */
 615:../Startup/system_XMC4700.c ****   /* check and if not already running enable OSC_HP */
 616:../Startup/system_XMC4700.c ****   if ((SCU_OSC->OSCHPCTRL & SCU_OSC_OSCHPCTRL_MODE_Msk) != 0U)
 617:../Startup/system_XMC4700.c ****   {
 618:../Startup/system_XMC4700.c ****     /* check if Main PLL is switched on for OSC WDG*/
 619:../Startup/system_XMC4700.c ****     if ((SCU_PLL->PLLCON0 &(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk)) != 0UL)
 620:../Startup/system_XMC4700.c ****     {
 621:../Startup/system_XMC4700.c ****       /* enable PLL first */
 622:../Startup/system_XMC4700.c ****       SCU_PLL->PLLCON0 &= ~(SCU_PLL_PLLCON0_VCOPWD_Msk | SCU_PLL_PLLCON0_PLLPWD_Msk);
 623:../Startup/system_XMC4700.c ****     }
 624:../Startup/system_XMC4700.c **** 
 625:../Startup/system_XMC4700.c ****     SCU_OSC->OSCHPCTRL &= ~(SCU_OSC_OSCHPCTRL_MODE_Msk | SCU_OSC_OSCHPCTRL_OSCVAL_Msk);
 626:../Startup/system_XMC4700.c ****     SCU_OSC->OSCHPCTRL |= ((OSCHP_GetFrequency() / FOSCREF) - 1UL) << SCU_OSC_OSCHPCTRL_OSCVAL_Pos;
 627:../Startup/system_XMC4700.c **** 
 628:../Startup/system_XMC4700.c ****     /* restart OSC Watchdog */
 629:../Startup/system_XMC4700.c ****     SCU_PLL->PLLCON0 &= ~SCU_PLL_PLLCON0_OSCRES_Msk;
 630:../Startup/system_XMC4700.c **** 
 631:../Startup/system_XMC4700.c ****     while ((SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_OSC_USABLE) != SCU_PLL_PLLSTAT_OSC_USABLE)
 632:../Startup/system_XMC4700.c ****     {
 633:../Startup/system_XMC4700.c ****       /* wait till OSC_HP output frequency is usable */
 634:../Startup/system_XMC4700.c ****     }
 635:../Startup/system_XMC4700.c ****   }
 636:../Startup/system_XMC4700.c **** 
 637:../Startup/system_XMC4700.c **** 
 638:../Startup/system_XMC4700.c ****   /* Setup USB PLL */
 639:../Startup/system_XMC4700.c ****   /* Go to bypass the USB PLL */
 640:../Startup/system_XMC4700.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_VCOBYP_Msk;
 641:../Startup/system_XMC4700.c **** 
 642:../Startup/system_XMC4700.c ****   /* disconnect Oscillator from USB PLL */
 643:../Startup/system_XMC4700.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_FINDIS_Msk;
 644:../Startup/system_XMC4700.c **** 
 645:../Startup/system_XMC4700.c ****   /* Setup Divider settings for USB PLL */
 646:../Startup/system_XMC4700.c ****   SCU_PLL->USBPLLCON = ((USB_NDIV << SCU_PLL_USBPLLCON_NDIV_Pos) |
 647:../Startup/system_XMC4700.c ****                         (USB_PDIV << SCU_PLL_USBPLLCON_PDIV_Pos));
 648:../Startup/system_XMC4700.c **** 
 649:../Startup/system_XMC4700.c ****   /* Set OSCDISCDIS */
 650:../Startup/system_XMC4700.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_OSCDISCDIS_Msk;
 651:../Startup/system_XMC4700.c **** 
 652:../Startup/system_XMC4700.c ****   /* connect Oscillator to USB PLL */
 653:../Startup/system_XMC4700.c ****   SCU_PLL->USBPLLCON &= ~SCU_PLL_USBPLLCON_FINDIS_Msk;
 654:../Startup/system_XMC4700.c **** 
 655:../Startup/system_XMC4700.c ****   /* restart PLL Lock detection */
 656:../Startup/system_XMC4700.c ****   SCU_PLL->USBPLLCON |= SCU_PLL_USBPLLCON_RESLD_Msk;
 657:../Startup/system_XMC4700.c **** 
 658:../Startup/system_XMC4700.c ****   while ((SCU_PLL->USBPLLSTAT & SCU_PLL_USBPLLSTAT_VCOLOCK_Msk) == 0U)
 659:../Startup/system_XMC4700.c ****   {
 660:../Startup/system_XMC4700.c ****     /* wait for PLL Lock */
 661:../Startup/system_XMC4700.c ****   }  
 662:../Startup/system_XMC4700.c **** #endif
 663:../Startup/system_XMC4700.c **** 
 664:../Startup/system_XMC4700.c **** 
 665:../Startup/system_XMC4700.c ****   /* Enable selected clocks */
 666:../Startup/system_XMC4700.c ****   SCU_CLK->CLKSET = __CLKSET;
 495              	 .loc 1 666 0
 496 01bc 084B     	 ldr r3,.L18+24
 497 01be 0022     	 movs r2,#0
 498 01c0 5A60     	 str r2,[r3,#4]
 667:../Startup/system_XMC4700.c **** 
 668:../Startup/system_XMC4700.c **** #if __EXTCLKPIN != 0
 669:../Startup/system_XMC4700.c **** #if __EXTCLKPIN == EXTCLK_PIN_P1_15
 670:../Startup/system_XMC4700.c ****   /* P1.15 */
 671:../Startup/system_XMC4700.c ****   PORT1->PDR1 &= ~PORT1_PDR1_PD15_Msk;
 672:../Startup/system_XMC4700.c ****   PORT1->IOCR12 = (PORT1->IOCR12 & ~PORT0_IOCR12_PC15_Msk) | (0x11U << PORT0_IOCR12_PC15_Pos);
 673:../Startup/system_XMC4700.c **** #else
 674:../Startup/system_XMC4700.c ****   /* P0.8 */
 675:../Startup/system_XMC4700.c ****   PORT0->HWSEL &= ~PORT0_HWSEL_HW8_Msk;
 676:../Startup/system_XMC4700.c ****   PORT0->PDR1 &= ~PORT0_PDR1_PD8_Msk;
 677:../Startup/system_XMC4700.c ****   PORT0->IOCR8 = (PORT0->IOCR8 & ~PORT0_IOCR8_PC8_Msk) | (0x11U << PORT0_IOCR8_PC8_Pos);
 678:../Startup/system_XMC4700.c **** #endif
 679:../Startup/system_XMC4700.c **** #endif  /* ENABLE_EXTCLK == 1  */
 680:../Startup/system_XMC4700.c **** 
 681:../Startup/system_XMC4700.c ****   SystemCoreClockUpdate();
 499              	 .loc 1 681 0
 500 01c2 FFF7FEFF 	 bl SystemCoreClockUpdate
 682:../Startup/system_XMC4700.c **** }
 501              	 .loc 1 682 0
 502 01c6 80BD     	 pop {r7,pc}
 503              	.L19:
 504              	 .align 2
 505              	.L18:
 506 01c8 00420050 	 .word 1342194176
 507 01cc 00440050 	 .word 1342194688
 508 01d0 10470050 	 .word 1342195472
 509 01d4 00470050 	 .word 1342195456
 510 01d8 6BCA5F6B 	 .word 1801439851
 511 01dc 002F0B01 	 .word 17510144
 512 01e0 00460050 	 .word 1342195200
 513 01e4 05000100 	 .word 65541
 514 01e8 03002001 	 .word 18874371
 515 01ec 002F0501 	 .word 17116928
 516 01f0 002F0301 	 .word 16985856
 517 01f4 002F0201 	 .word 16920320
 518 01f8 002F0101 	 .word 16854784
 519 01fc 002F0001 	 .word 16789248
 520              	 .cfi_endproc
 521              	.LFE133:
 523              	 .section .text.SystemCoreClockUpdate,"ax",%progbits
 524              	 .align 2
 525              	 .weak SystemCoreClockUpdate
 526              	 .thumb
 527              	 .thumb_func
 529              	SystemCoreClockUpdate:
 530              	.LFB134:
 683:../Startup/system_XMC4700.c **** 
 684:../Startup/system_XMC4700.c **** __WEAK void SystemCoreClockUpdate(void)
 685:../Startup/system_XMC4700.c **** {
 531              	 .loc 1 685 0
 532              	 .cfi_startproc
 533              	 
 534              	 
 535 0000 80B5     	 push {r7,lr}
 536              	.LCFI16:
 537              	 .cfi_def_cfa_offset 8
 538              	 .cfi_offset 7,-8
 539              	 .cfi_offset 14,-4
 540 0002 84B0     	 sub sp,sp,#16
 541              	.LCFI17:
 542              	 .cfi_def_cfa_offset 24
 543 0004 00AF     	 add r7,sp,#0
 544              	.LCFI18:
 545              	 .cfi_def_cfa_register 7
 686:../Startup/system_XMC4700.c ****   uint32_t pdiv;
 687:../Startup/system_XMC4700.c ****   uint32_t ndiv;
 688:../Startup/system_XMC4700.c ****   uint32_t kdiv;
 689:../Startup/system_XMC4700.c ****   uint32_t temp;
 690:../Startup/system_XMC4700.c **** 
 691:../Startup/system_XMC4700.c ****   if (SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSSEL_Msk)
 546              	 .loc 1 691 0
 547 0006 2F4B     	 ldr r3,.L27
 548 0008 DB68     	 ldr r3,[r3,#12]
 549 000a 03F48033 	 and r3,r3,#65536
 550 000e 002B     	 cmp r3,#0
 551 0010 3ED0     	 beq .L21
 692:../Startup/system_XMC4700.c ****   {
 693:../Startup/system_XMC4700.c ****     /* fPLL is clock source for fSYS */
 694:../Startup/system_XMC4700.c ****     if(SCU_PLL->PLLCON2 & SCU_PLL_PLLCON2_PINSEL_Msk)
 552              	 .loc 1 694 0
 553 0012 2D4B     	 ldr r3,.L27+4
 554 0014 DB68     	 ldr r3,[r3,#12]
 555 0016 03F00103 	 and r3,r3,#1
 556 001a 002B     	 cmp r3,#0
 557 001c 02D0     	 beq .L22
 695:../Startup/system_XMC4700.c ****     {
 696:../Startup/system_XMC4700.c ****       /* PLL input clock is the backup clock (fOFI) */
 697:../Startup/system_XMC4700.c ****       temp = OFI_FREQUENCY;
 558              	 .loc 1 697 0
 559 001e 2B4B     	 ldr r3,.L27+8
 560 0020 FB60     	 str r3,[r7,#12]
 561 0022 02E0     	 b .L23
 562              	.L22:
 698:../Startup/system_XMC4700.c ****     }
 699:../Startup/system_XMC4700.c ****     else
 700:../Startup/system_XMC4700.c ****     {
 701:../Startup/system_XMC4700.c ****       /* PLL input clock is the high performance osicllator (fOSCHP) */
 702:../Startup/system_XMC4700.c ****       temp = OSCHP_GetFrequency();
 563              	 .loc 1 702 0
 564 0024 FFF7FEFF 	 bl OSCHP_GetFrequency
 565 0028 F860     	 str r0,[r7,#12]
 566              	.L23:
 703:../Startup/system_XMC4700.c ****     }
 704:../Startup/system_XMC4700.c **** 
 705:../Startup/system_XMC4700.c ****     /* check if PLL is locked */
 706:../Startup/system_XMC4700.c ****     if (SCU_PLL->PLLSTAT & SCU_PLL_PLLSTAT_VCOLOCK_Msk)
 567              	 .loc 1 706 0
 568 002a 274B     	 ldr r3,.L27+4
 569 002c 1B68     	 ldr r3,[r3]
 570 002e 03F00403 	 and r3,r3,#4
 571 0032 002B     	 cmp r3,#0
 572 0034 20D0     	 beq .L24
 707:../Startup/system_XMC4700.c ****     {
 708:../Startup/system_XMC4700.c ****       /* PLL normal mode */
 709:../Startup/system_XMC4700.c ****       /* read back divider settings */
 710:../Startup/system_XMC4700.c ****       pdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_PDIV_Msk) >> SCU_PLL_PLLCON1_PDIV_Pos) + 1;
 573              	 .loc 1 710 0
 574 0036 244B     	 ldr r3,.L27+4
 575 0038 9B68     	 ldr r3,[r3,#8]
 576 003a 03F07063 	 and r3,r3,#251658240
 577 003e 1B0E     	 lsrs r3,r3,#24
 578 0040 0133     	 adds r3,r3,#1
 579 0042 BB60     	 str r3,[r7,#8]
 711:../Startup/system_XMC4700.c ****       ndiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_NDIV_Msk) >> SCU_PLL_PLLCON1_NDIV_Pos) + 1;
 580              	 .loc 1 711 0
 581 0044 204B     	 ldr r3,.L27+4
 582 0046 9B68     	 ldr r3,[r3,#8]
 583 0048 03F4FE43 	 and r3,r3,#32512
 584 004c 1B0A     	 lsrs r3,r3,#8
 585 004e 0133     	 adds r3,r3,#1
 586 0050 7B60     	 str r3,[r7,#4]
 712:../Startup/system_XMC4700.c ****       kdiv = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K2DIV_Msk) >> SCU_PLL_PLLCON1_K2DIV_Pos) + 1;
 587              	 .loc 1 712 0
 588 0052 1D4B     	 ldr r3,.L27+4
 589 0054 9B68     	 ldr r3,[r3,#8]
 590 0056 03F4FE03 	 and r3,r3,#8323072
 591 005a 1B0C     	 lsrs r3,r3,#16
 592 005c 0133     	 adds r3,r3,#1
 593 005e 3B60     	 str r3,[r7]
 713:../Startup/system_XMC4700.c **** 
 714:../Startup/system_XMC4700.c ****       temp = (temp / (pdiv * kdiv)) * ndiv;
 594              	 .loc 1 714 0
 595 0060 BB68     	 ldr r3,[r7,#8]
 596 0062 3A68     	 ldr r2,[r7]
 597 0064 02FB03F3 	 mul r3,r2,r3
 598 0068 FA68     	 ldr r2,[r7,#12]
 599 006a B2FBF3F3 	 udiv r3,r2,r3
 600 006e 7A68     	 ldr r2,[r7,#4]
 601 0070 02FB03F3 	 mul r3,r2,r3
 602 0074 FB60     	 str r3,[r7,#12]
 603 0076 0DE0     	 b .L26
 604              	.L24:
 715:../Startup/system_XMC4700.c ****     }
 716:../Startup/system_XMC4700.c ****     else
 717:../Startup/system_XMC4700.c ****     {
 718:../Startup/system_XMC4700.c ****       /* PLL prescalar mode */
 719:../Startup/system_XMC4700.c ****       /* read back divider settings */
 720:../Startup/system_XMC4700.c ****       kdiv  = ((SCU_PLL->PLLCON1 & SCU_PLL_PLLCON1_K1DIV_Msk) >> SCU_PLL_PLLCON1_K1DIV_Pos) + 1;
 605              	 .loc 1 720 0
 606 0078 134B     	 ldr r3,.L27+4
 607 007a 9B68     	 ldr r3,[r3,#8]
 608 007c 03F07F03 	 and r3,r3,#127
 609 0080 0133     	 adds r3,r3,#1
 610 0082 3B60     	 str r3,[r7]
 721:../Startup/system_XMC4700.c ****       
 722:../Startup/system_XMC4700.c ****       temp = (temp / kdiv);
 611              	 .loc 1 722 0
 612 0084 FA68     	 ldr r2,[r7,#12]
 613 0086 3B68     	 ldr r3,[r7]
 614 0088 B2FBF3F3 	 udiv r3,r2,r3
 615 008c FB60     	 str r3,[r7,#12]
 616 008e 01E0     	 b .L26
 617              	.L21:
 723:../Startup/system_XMC4700.c ****     }
 724:../Startup/system_XMC4700.c ****   }
 725:../Startup/system_XMC4700.c ****   else
 726:../Startup/system_XMC4700.c ****   {
 727:../Startup/system_XMC4700.c ****     /* fOFI is clock source for fSYS */    
 728:../Startup/system_XMC4700.c ****     temp = OFI_FREQUENCY;
 618              	 .loc 1 728 0
 619 0090 0E4B     	 ldr r3,.L27+8
 620 0092 FB60     	 str r3,[r7,#12]
 621              	.L26:
 729:../Startup/system_XMC4700.c ****   }
 730:../Startup/system_XMC4700.c **** 
 731:../Startup/system_XMC4700.c ****   temp = temp / ((SCU_CLK->SYSCLKCR & SCU_CLK_SYSCLKCR_SYSDIV_Msk) + 1);
 622              	 .loc 1 731 0
 623 0094 0B4B     	 ldr r3,.L27
 624 0096 DB68     	 ldr r3,[r3,#12]
 625 0098 DBB2     	 uxtb r3,r3
 626 009a 0133     	 adds r3,r3,#1
 627 009c FA68     	 ldr r2,[r7,#12]
 628 009e B2FBF3F3 	 udiv r3,r2,r3
 629 00a2 FB60     	 str r3,[r7,#12]
 732:../Startup/system_XMC4700.c ****   temp = temp / ((SCU_CLK->CPUCLKCR & SCU_CLK_CPUCLKCR_CPUDIV_Msk) + 1);
 630              	 .loc 1 732 0
 631 00a4 074B     	 ldr r3,.L27
 632 00a6 1B69     	 ldr r3,[r3,#16]
 633 00a8 03F00103 	 and r3,r3,#1
 634 00ac 0133     	 adds r3,r3,#1
 635 00ae FA68     	 ldr r2,[r7,#12]
 636 00b0 B2FBF3F3 	 udiv r3,r2,r3
 637 00b4 FB60     	 str r3,[r7,#12]
 733:../Startup/system_XMC4700.c **** 
 734:../Startup/system_XMC4700.c ****   SystemCoreClock = temp;
 638              	 .loc 1 734 0
 639 00b6 064A     	 ldr r2,.L27+12
 640 00b8 FB68     	 ldr r3,[r7,#12]
 641 00ba 1360     	 str r3,[r2]
 735:../Startup/system_XMC4700.c **** }
 642              	 .loc 1 735 0
 643 00bc 1037     	 adds r7,r7,#16
 644              	.LCFI19:
 645              	 .cfi_def_cfa_offset 8
 646 00be BD46     	 mov sp,r7
 647              	.LCFI20:
 648              	 .cfi_def_cfa_register 13
 649              	 
 650 00c0 80BD     	 pop {r7,pc}
 651              	.L28:
 652 00c2 00BF     	 .align 2
 653              	.L27:
 654 00c4 00460050 	 .word 1342195200
 655 00c8 10470050 	 .word 1342195472
 656 00cc 00366E01 	 .word 24000000
 657 00d0 00000000 	 .word SystemCoreClock
 658              	 .cfi_endproc
 659              	.LFE134:
 661              	 .section .text.OSCHP_GetFrequency,"ax",%progbits
 662              	 .align 2
 663              	 .weak OSCHP_GetFrequency
 664              	 .thumb
 665              	 .thumb_func
 667              	OSCHP_GetFrequency:
 668              	.LFB135:
 736:../Startup/system_XMC4700.c **** 
 737:../Startup/system_XMC4700.c **** __WEAK uint32_t OSCHP_GetFrequency(void)
 738:../Startup/system_XMC4700.c **** {
 669              	 .loc 1 738 0
 670              	 .cfi_startproc
 671              	 
 672              	 
 673              	 
 674 0000 80B4     	 push {r7}
 675              	.LCFI21:
 676              	 .cfi_def_cfa_offset 4
 677              	 .cfi_offset 7,-4
 678 0002 00AF     	 add r7,sp,#0
 679              	.LCFI22:
 680              	 .cfi_def_cfa_register 7
 739:../Startup/system_XMC4700.c ****   return OSCHP_FREQUENCY;
 681              	 .loc 1 739 0
 682 0004 024B     	 ldr r3,.L31
 740:../Startup/system_XMC4700.c **** }
 683              	 .loc 1 740 0
 684 0006 1846     	 mov r0,r3
 685 0008 BD46     	 mov sp,r7
 686              	.LCFI23:
 687              	 .cfi_def_cfa_register 13
 688              	 
 689 000a 5DF8047B 	 ldr r7,[sp],#4
 690              	.LCFI24:
 691              	 .cfi_restore 7
 692              	 .cfi_def_cfa_offset 0
 693 000e 7047     	 bx lr
 694              	.L32:
 695              	 .align 2
 696              	.L31:
 697 0010 001BB700 	 .word 12000000
 698              	 .cfi_endproc
 699              	.LFE135:
 701              	 .text
 702              	.Letext0:
 703              	 .file 3 "c:\\users\\vere\\downloads\\dave_4-4-2_32bit_2018-02-23\\dave-ide-4.4.2-32bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 704              	 .file 4 "c:\\users\\vere\\downloads\\dave_4-4-2_32bit_2018-02-23\\dave-ide-4.4.2-32bit\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 705              	 .file 5 "D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Include/core_cm4.h"
 706              	 .file 6 "D:/ghc/dave_project/4700_motors/Libraries/CMSIS/Infineon/XMC4700_series/Include/XMC4700.h"
DEFINED SYMBOLS
                            *ABS*:00000000 system_XMC4700.c
    {standard input}:24     .no_init:00000000 SystemCoreClock
    {standard input}:21     .no_init:00000000 $d
    {standard input}:30     .no_init:00000004 g_chipid
    {standard input}:33     .text.delay:00000000 $t
    {standard input}:37     .text.delay:00000000 delay
    {standard input}:93     .text.SystemInit:00000000 $t
    {standard input}:98     .text.SystemInit:00000000 SystemInit
    {standard input}:139    .text.SystemCoreSetup:00000000 SystemCoreSetup
    {standard input}:248    .text.SystemCoreClockSetup:00000000 SystemCoreClockSetup
    {standard input}:129    .text.SystemInit:0000001c $d
    {standard input}:134    .text.SystemCoreSetup:00000000 $t
    {standard input}:236    .text.SystemCoreSetup:00000064 $d
    {standard input}:243    .text.SystemCoreClockSetup:00000000 $t
    {standard input}:667    .text.OSCHP_GetFrequency:00000000 OSCHP_GetFrequency
    {standard input}:529    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
    {standard input}:506    .text.SystemCoreClockSetup:000001c8 $d
    {standard input}:524    .text.SystemCoreClockUpdate:00000000 $t
    {standard input}:654    .text.SystemCoreClockUpdate:000000c4 $d
    {standard input}:662    .text.OSCHP_GetFrequency:00000000 $t
    {standard input}:697    .text.OSCHP_GetFrequency:00000010 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
__Vectors
