INFO:encore:314 - Created non-GUI application for batch mode execution.
INFO:sim:172 - Generating IP...
Resolving generics for 'cc_cmplr_v3_0_bc0966a4bf2544fc'...
Applying external generics to 'cc_cmplr_v3_0_bc0966a4bf2544fc'...
Delivering EJava files for 'cc_cmplr_v3_0_bc0966a4bf2544fc'...
Generating implementation netlist for 'cc_cmplr_v3_0_bc0966a4bf2544fc'...
INFO:sim - Pre-processing HDL files for 'cc_cmplr_v3_0_bc0966a4bf2544fc'...
Running synthesis for 'cc_cmplr_v3_0_bc0966a4bf2544fc'
Running ngcbuild...
Writing VHO instantiation template for 'cc_cmplr_v3_0_bc0966a4bf2544fc'...
Writing VHDL behavioral simulation model for 'cc_cmplr_v3_0_bc0966a4bf2544fc'...
Delivered 3 files into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/cff68c6752ee14502/tmp/_cg/cc_cmplr_v3_0_bc09
66a4bf2544fc
Delivered 1 file into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/cff68c6752ee14502/tmp/_cg/cc_cmplr_v3_0_bc09
66a4bf2544fc
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating ISE project file for 'cc_cmplr_v3_0_bc0966a4bf2544fc'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'cmpy_v5_0_02d02e0a23eb9773'...
Applying external generics to 'cmpy_v5_0_02d02e0a23eb9773'...
Delivering associated files for 'cmpy_v5_0_02d02e0a23eb9773'...
Delivering EJava files for 'cmpy_v5_0_02d02e0a23eb9773'...
Generating implementation netlist for 'cmpy_v5_0_02d02e0a23eb9773'...
INFO:sim - Pre-processing HDL files for 'cmpy_v5_0_02d02e0a23eb9773'...
Running synthesis for 'cmpy_v5_0_02d02e0a23eb9773'
Running ngcbuild...
Writing VHO instantiation template for 'cmpy_v5_0_02d02e0a23eb9773'...
Writing VHDL behavioral simulation model for 'cmpy_v5_0_02d02e0a23eb9773'...
Delivered 3 files into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/cff68c6752ee14502/tmp/_cg/cmpy_v5_0_02d02e0a
23eb9773
Delivered 1 file into directory
C:/TEMP/sysgentmp-lucas.russo/cg_wk/cff68c6752ee14502/tmp/_cg/cmpy_v5_0_02d02e0a
23eb9773
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'cmpy_v5_0_02d02e0a23eb9773'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
INFO:sim:172 - Generating IP...
Resolving generics for 'fr_cmplr_v6_3_d69894653572ab3a'...
Applying external generics to 'fr_cmplr_v6_3_d69894653572ab3a'...
Delivering associated files for 'fr_cmplr_v6_3_d69894653572ab3a'...
Delivering EJava files for 'fr_cmplr_v6_3_d69894653572ab3a'...
Generating implementation netlist for 'fr_cmplr_v6_3_d69894653572ab3a'...
INFO:sim - Pre-processing HDL files for 'fr_cmplr_v6_3_d69894653572ab3a'...
Running synthesis for 'fr_cmplr_v6_3_d69894653572ab3a'
Running ngcbuild...
Writing VHO instantiation template for 'fr_cmplr_v6_3_d69894653572ab3a'...
Writing VHDL behavioral simulation model for 'fr_cmplr_v6_3_d69894653572ab3a'...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'fr_cmplr_v6_3_d69894653572ab3a'...
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Saved CGP file for project 'coregen'.
