<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Configuration Report for MSS, SERDES(s), Fabric DDR and Fabric CCC(s)</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)</p>
        <p>Date: Thu Aug 29 22:23:38 2019
</p>
        <h2>FCCC_C0_0/FCCC_C0_0/CCC_INST/INST_CCC_IP</h2>
        <table cellpadding="4">
            <tr>
                <th>Register</th>
                <th>Field</th>
                <th>INIT</th>
                <th>Value</th>
            </tr>
            <tr>
                <td>FCCC_RFDIV_CR</td>
                <td>RFDIV[7:0]</td>
                <td>INIT[7:0]</td>
                <td>8'h4</td>
            </tr>
            <tr>
                <td>FCCC_FBDIV_CR0</td>
                <td>FBDIV[7:0]</td>
                <td>INIT[15:8]</td>
                <td>8'hb</td>
            </tr>
            <tr>
                <td>FCCC_FBDIV_CR1</td>
                <td>FBDIV[13:8]</td>
                <td>INIT[21:16]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[29:22]</td>
                <td>8'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[37:30]</td>
                <td>8'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[45:38]</td>
                <td>8'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_CR</td>
                <td>GPDIV[7:0]</td>
                <td>INIT[53:46]</td>
                <td>8'h1</td>
            </tr>
            <tr>
                <td>FCCC_RFMUX_CR</td>
                <td>SELRF[3:0]</td>
                <td>INIT[57:54]</td>
                <td>4'h0</td>
            </tr>
            <tr>
                <td>FCCC_FBMUX_CR</td>
                <td>SELFB[3:0]</td>
                <td>INIT[61:58]</td>
                <td>4'h7</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>SEL_GPMUX0[4:0]</td>
                <td>INIT[66:62]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>SEL_GPMUX1[4:0]</td>
                <td>INIT[71:67]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>SEL_GPMUX2[4:0]</td>
                <td>INIT[76:72]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>SEL_GPMUX3[4:0]</td>
                <td>INIT[81:77]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR0</td>
                <td>SELGL[4:0]</td>
                <td>INIT[86:82]</td>
                <td>5'h7</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR1</td>
                <td>SELGL[9:5]</td>
                <td>INIT[91:87]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR0</td>
                <td>SELGL[14:10]</td>
                <td>INIT[96:92]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR1</td>
                <td>SELGL[19:15]</td>
                <td>INIT[101:97]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR0</td>
                <td>SELGL[24:20]</td>
                <td>INIT[106:102]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR1</td>
                <td>SELGL[29:25]</td>
                <td>INIT[111:107]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR0</td>
                <td>SELGL[34:30]</td>
                <td>INIT[116:112]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR1</td>
                <td>SELGL[39:35]</td>
                <td>INIT[121:117]</td>
                <td>5'h18</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>RESET_GENEN[0]</td>
                <td>INIT[122:122]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>RESET_GENEN[1]</td>
                <td>INIT[123:123]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>RESET_GENEN[2]</td>
                <td>INIT[124:124]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>RESET_GENEN[3]</td>
                <td>INIT[125:125]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_RFMUX_CR</td>
                <td>INVRF[3:0]</td>
                <td>INIT[131:126]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PDLY_CR</td>
                <td>SEL_PLL_DLINE[5:0]</td>
                <td>INIT[137:132]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PDLY_CR</td>
                <td>RF_DLINE</td>
                <td>INIT[138:138]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR0</td>
                <td>LOCKWIN[2:0]</td>
                <td>INIT[141:139]</td>
                <td>3'h6</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR1</td>
                <td>LOCKCNT[3:0]</td>
                <td>INIT[145:142]</td>
                <td>4'h5</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR7</td>
                <td>DIVQ[2:0]</td>
                <td>INIT[148:146]</td>
                <td>3'h3</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE32K</td>
                <td>INIT[149:149]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE_1V2</td>
                <td>INIT[150:150]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR5</td>
                <td>MODE_3V3</td>
                <td>INIT[151:151]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR6</td>
                <td>FSE</td>
                <td>INIT[152:152]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR4</td>
                <td>SSE</td>
                <td>INIT[153:153]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR3</td>
                <td>SSMD[1:0]</td>
                <td>INIT[155:154]</td>
                <td>2'h1</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR2</td>
                <td>SSMF[4:0]</td>
                <td>INIT[160:156]</td>
                <td>5'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR8</td>
                <td>DIVR[5:0]</td>
                <td>INIT[166:161]</td>
                <td>6'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR9</td>
                <td>DIVF[5:0]</td>
                <td>INIT[174:167]</td>
                <td>8'h0</td>
            </tr>
            <tr>
                <td>FCCC_PLL_CR10</td>
                <td>RANGE</td>
                <td>INIT[178:175]</td>
                <td>4'h5</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>NOPIPE_SYNCRST0</td>
                <td>INIT[179:179]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>NOPIPE_SYNCRST1</td>
                <td>INIT[180:180]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>NOPIPE_SYNCRST2</td>
                <td>INIT[181:181]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>NOPIPE_SYNCRST3</td>
                <td>INIT[182:182]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>SRESET_GENEN[0]</td>
                <td>INIT[183:183]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>SRESET_GENEN[1]</td>
                <td>INIT[184:184]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>SRESET_GENEN[2]</td>
                <td>INIT[185:185]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>SRESET_GENEN[3]</td>
                <td>INIT[186:186]</td>
                <td>1'h1</td>
            </tr>
            <tr>
                <td>FCCC_GPDS_SYNC_CR</td>
                <td>SW_RESYNC_GPD</td>
                <td>INIT[187:187]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX0_CR</td>
                <td>INV_GPMUX0</td>
                <td>INIT[188:188]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX1_CR</td>
                <td>INV_GPMUX1</td>
                <td>INIT[189:189]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX2_CR</td>
                <td>INV_GPMUX2</td>
                <td>INIT[190:190]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPMUX3_CR</td>
                <td>INV_GPMUX3</td>
                <td>INIT[191:191]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_0</td>
                <td>RESERVED[0]</td>
                <td>INIT[192:192]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_0</td>
                <td>RESERVED[1]</td>
                <td>INIT[193:193]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD0_SYNC_CR</td>
                <td>GPD_MODE_N[0]</td>
                <td>INIT[194:194]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD1_SYNC_CR</td>
                <td>GPD_MODE_N[1]</td>
                <td>INIT[195:195]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD2_SYNC_CR</td>
                <td>GPD_MODE_N[2]</td>
                <td>INIT[196:196]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_GPD3_SYNC_CR</td>
                <td>GPD_MODE_N[3]</td>
                <td>INIT[197:197]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX0_CR1</td>
                <td>SELOUT_0</td>
                <td>INIT[198:198]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX1_CR1</td>
                <td>SELOUT_1</td>
                <td>INIT[199:199]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX2_CR1</td>
                <td>SELOUT_2</td>
                <td>INIT[200:200]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>FCCC_NGMUX3_CR1</td>
                <td>SELOUT_3</td>
                <td>INIT[201:201]</td>
                <td>1'h0</td>
            </tr>
            <tr>
                <td>RESERVED_1</td>
                <td>RESERVED[7:0]</td>
                <td>INIT[209:202]</td>
                <td>8'h0</td>
            </tr>
        </table>
    </body>
</html>
