<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>_out_data_valid</thread>
	</reg_ops>
	<thread>
		<name>_out_data_valid</name>
		<resource>
			<latency>0</latency>
			<delay>0.1684</delay>
			<module_name>in_buff_OrReduction_4U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.3857</total_area>
		<comb_area>4.9137</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_out_data</thread>
	</reg_ops>
	<thread>
		<name>_out_data</name>
		<reg_bits>260</reg_bits>
		<reg_count>12</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>260</count>
			<total_area>1422.7200</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1899.4000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>3322.1200</total_area>
		<comb_area>1899.4000</comb_area>
		<seq_area>1422.7200</seq_area>
		<total_bits>260</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_tmp_rd_ptr</thread>
	</reg_ops>
	<thread>
		<name>_tmp_rd_ptr</name>
		<resource>
			<latency>0</latency>
			<delay>0.3071</delay>
			<module_name>in_buff_MuxAdd2i1u5u5u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;5&gt; )
  ((a + 1ULL)) : (sc_uint&lt;5&gt; )
  (b))</label>
			<unit_area>27.0180</unit_area>
			<comb_area>27.0180</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>27.0180</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1075</delay>
			<module_name>in_buff_OrReduction_3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>5</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>5</count>
			<total_area>27.3600</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>14.3084</mux_area>
		<control_area>0.0000</control_area>
		<total_area>70.7384</total_area>
		<comb_area>43.3784</comb_area>
		<seq_area>27.3600</seq_area>
		<total_bits>5</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_w_data</thread>
	</reg_ops>
	<thread>
		<name>_w_data</name>
		<reg_bits>1024</reg_bits>
		<reg_count>32</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1024</count>
			<total_area>5603.3280</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>5603.3280</total_area>
		<comb_area>0.0000</comb_area>
		<seq_area>5603.3280</seq_area>
		<total_bits>1024</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_delay</thread>
	</reg_ops>
	<thread>
		<name>_delay</name>
		<reg_bits>4</reg_bits>
		<reg_count>4</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>4</count>
			<total_area>21.8880</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>11.4468</mux_area>
		<control_area>0.0000</control_area>
		<total_area>33.3348</total_area>
		<comb_area>11.4468</comb_area>
		<seq_area>21.8880</seq_area>
		<total_bits>4</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_rd_ptr</thread>
	</reg_ops>
	<thread>
		<name>_rd_ptr</name>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>0.0000</total_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_rd_en</thread>
	</reg_ops>
	<thread>
		<name>_rd_en</name>
		<resource>
			<latency>0</latency>
			<delay>0.0456</delay>
			<module_name>in_buff_Eqi3u2_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.8920</total_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_read_en</thread>
	</reg_ops>
	<thread>
		<name>_read_en</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>5.4720</total_area>
		<comb_area>0.0000</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_fifo_cnt</thread>
	</reg_ops>
	<thread>
		<name>_fifo_cnt</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>in_buff_N_Mux_3_2_23_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>7.1820</unit_area>
			<comb_area>7.1820</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>14.3640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1950</delay>
			<module_name>in_buff_MuxSubi1u3u3u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;3&gt; )
  (a - 1ULL) : (sc_uint&lt;3&gt; )
  (b))</label>
			<unit_area>14.0220</unit_area>
			<comb_area>14.0220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>14.0220</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1353</delay>
			<module_name>in_buff_Add2i1u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>6.8400</unit_area>
			<comb_area>6.8400</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>6.8400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>in_buff_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1645</delay>
			<module_name>in_buff_AndReduction_4S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>and_reduce</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1075</delay>
			<module_name>in_buff_OrReduction_3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0756</delay>
			<module_name>in_buff_Nei7u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>!=</label>
			<unit_area>1.7100</unit_area>
			<comb_area>1.7100</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.7100</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>3</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>3</count>
			<total_area>16.4160</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>8.5850</mux_area>
		<control_area>0.0000</control_area>
		<total_area>69.1190</total_area>
		<comb_area>52.7030</comb_area>
		<seq_area>16.4160</seq_area>
		<total_bits>3</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_fifo_read</thread>
	</reg_ops>
	<thread>
		<name>_fifo_read</name>
		<resource>
			<latency>0</latency>
			<delay>0.5653</delay>
			<module_name>in_buff_N_MuxB_1024_8_25_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(8)</label>
			<unit_area>10257.6060</unit_area>
			<comb_area>10257.6060</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>10257.6060</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>in_buff_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1075</delay>
			<module_name>in_buff_OrReduction_3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1024</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1024</count>
			<total_area>5603.3280</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>15865.7220</total_area>
		<comb_area>10262.3940</comb_area>
		<seq_area>5603.3280</seq_area>
		<total_bits>1024</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_wr_en</thread>
	</reg_ops>
	<thread>
		<name>_wr_en</name>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>0.0000</total_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_wr_ptr</thread>
	</reg_ops>
	<thread>
		<name>_wr_ptr</name>
		<resource>
			<latency>0</latency>
			<delay>0.2119</delay>
			<module_name>in_buff_MuxAdd2i1u3u3u1_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>(c ? (sc_uint&lt;3&gt; )
  ((a + 1ULL)) : (sc_uint&lt;3&gt; )
  (b))</label>
			<unit_area>14.0220</unit_area>
			<comb_area>14.0220</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>14.0220</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0756</delay>
			<module_name>in_buff_Nei7u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>!=</label>
			<unit_area>1.7100</unit_area>
			<comb_area>1.7100</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.7100</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>in_buff_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>3</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>3</count>
			<total_area>16.4160</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>8.5850</mux_area>
		<control_area>0.0000</control_area>
		<total_area>42.1010</total_area>
		<comb_area>25.6850</comb_area>
		<seq_area>16.4160</seq_area>
		<total_bits>3</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_in_data_concate</thread>
	</reg_ops>
	<thread>
		<name>_in_data_concate</name>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>0.0000</total_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_fifo_write</thread>
	</reg_ops>
	<thread>
		<name>_fifo_write</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>in_buff_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0895</delay>
			<module_name>in_buff_Eqi3u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.7360</unit_area>
			<comb_area>2.7360</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0895</delay>
			<module_name>in_buff_Eqi5u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.7360</unit_area>
			<comb_area>2.7360</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0895</delay>
			<module_name>in_buff_Eqi1u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0895</delay>
			<module_name>in_buff_Eqi2u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0895</delay>
			<module_name>in_buff_Eqi4u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0793</delay>
			<module_name>in_buff_Eqi6u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1118</delay>
			<module_name>in_buff_Eqi7u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1075</delay>
			<module_name>in_buff_OrReduction_3U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>or_reduce</label>
			<unit_area>2.0520</unit_area>
			<comb_area>2.0520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.0520</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0756</delay>
			<module_name>in_buff_Nei7u3_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>!=</label>
			<unit_area>1.7100</unit_area>
			<comb_area>1.7100</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.7100</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0288</delay>
			<module_name>in_buff_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>0.6840</unit_area>
			<comb_area>0.6840</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>0.6840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>8192</reg_bits>
		<reg_count>8</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>8192</count>
			<total_area>44826.6240</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>23442.9600</mux_area>
		<control_area>0.0000</control_area>
		<total_area>68292.4980</total_area>
		<comb_area>23465.8740</comb_area>
		<seq_area>44826.6240</seq_area>
		<total_bits>8192</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<resource>
		<latency>0</latency>
		<delay>0.5653</delay>
		<module_name>in_buff_N_MuxB_1024_8_25_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(8)</label>
		<unit_area>10257.6060</unit_area>
		<comb_area>10257.6060</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>10257.6060</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3071</delay>
		<module_name>in_buff_MuxAdd2i1u5u5u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(c ? (sc_uint&lt;5&gt; )
  ((a + 1ULL)) : (sc_uint&lt;5&gt; )
  (b))</label>
		<unit_area>27.0180</unit_area>
		<comb_area>27.0180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>27.0180</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>in_buff_N_Mux_3_2_23_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>7.1820</unit_area>
		<comb_area>7.1820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>14.3640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2119</delay>
		<module_name>in_buff_MuxAdd2i1u3u3u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(c ? (sc_uint&lt;3&gt; )
  ((a + 1ULL)) : (sc_uint&lt;3&gt; )
  (b))</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>14.0220</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1950</delay>
		<module_name>in_buff_MuxSubi1u3u3u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>(c ? (sc_uint&lt;3&gt; )
  (a - 1ULL) : (sc_uint&lt;3&gt; )
  (b))</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>14.0220</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>in_buff_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>7</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>9.5760</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>in_buff_Eqi3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1075</delay>
		<module_name>in_buff_OrReduction_3U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>in_buff_Add2i1u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>6.8400</unit_area>
		<comb_area>6.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>6.8400</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0756</delay>
		<module_name>in_buff_Nei7u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>!=</label>
		<unit_area>1.7100</unit_area>
		<comb_area>1.7100</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.1300</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>in_buff_Eqi5u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.7360</unit_area>
		<comb_area>2.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>in_buff_Eqi3u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.7360</unit_area>
		<comb_area>2.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1645</delay>
		<module_name>in_buff_AndReduction_4S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>and_reduce</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1684</delay>
		<module_name>in_buff_OrReduction_4U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1118</delay>
		<module_name>in_buff_Eqi7u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0793</delay>
		<module_name>in_buff_Eqi6u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>in_buff_Eqi4u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>in_buff_Eqi2u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0895</delay>
		<module_name>in_buff_Eqi1u3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.0520</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>in_buff_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>0.6840</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>10513</reg_bits>
	<reg_count>58</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>10513</count>
		<total_area>82753.0560</total_area>
		<unit_area>7.8715</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>7.8715</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>3874.2577</mux_area>
	<control_area>23.3465</control_area>
	<total_area>97037.2003</total_area>
	<comb_area>14284.1443</comb_area>
	<seq_area>82753.0560</seq_area>
	<total_bits>10513</total_bits>
	<state_count>28</state_count>
	<netlist>
		<module_name>in_buff</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>572</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rstn</name>
			<datatype W="1">bool</datatype>
			<source_loc>573</source_loc>
		</port>
		<source_loc>
			<id>5150</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4980,5114</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>enable</name>
			<datatype W="1">bool</datatype>
			<source_loc>5150</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_0</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5093</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5092</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_2</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5091</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_3</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5090</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_4</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5089</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_5</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5088</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_6</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5087</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_7</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5086</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_8</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5085</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_9</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5083</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_10</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5082</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_11</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5081</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_12</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5080</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_13</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5079</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_14</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5078</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_15</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5077</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_16</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5076</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_17</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5075</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_18</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5073</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_19</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5072</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_20</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5071</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_21</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5070</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_22</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5069</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_23</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5068</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_24</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5067</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_25</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5066</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_26</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5065</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_27</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5064</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_28</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5063</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_29</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5062</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_30</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5061</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>in_data_31</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>5060</source_loc>
		</port>
		<source_loc>
			<id>3496</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3970,1686</sub_loc>
		</source_loc>
		<source_loc>
			<id>5049</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5021,5034,5115,4893,5020,5056,3496</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>in_data_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>5049</source_loc>
		</port>
		<source_loc>
			<id>4565</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4472,4545,4527,4509,4491</sub_loc>
		</source_loc>
		<source_loc>
			<id>4611</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4565,4612,4613,4614,4615,4617</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>out_data_0</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4611</source_loc>
			<area>262.6560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>262.6560</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>4567</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4473,4547,4529,4511,4494</sub_loc>
		</source_loc>
		<source_loc>
			<id>4618</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4567,4619,4620,4621,4622,4623</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>out_data_1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4618</source_loc>
			<area>262.6560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>262.6560</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>4569</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4474,4550,4531,4513,4496</sub_loc>
		</source_loc>
		<source_loc>
			<id>4624</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4569,4625,4626,4628,4629,4630</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>out_data_2</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4624</source_loc>
			<area>262.6560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>262.6560</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>4572</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4475,4552,4534,4516,4498</sub_loc>
		</source_loc>
		<source_loc>
			<id>4631</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4572,4633,4634,4635,4636,4637</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>out_data_3</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4631</source_loc>
			<area>262.6560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>262.6560</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>4574</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4477,4554,4536,4518,4500</sub_loc>
		</source_loc>
		<source_loc>
			<id>4638</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4574,4639,4640,4641,4642,4643</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>out_data_4</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4638</source_loc>
			<area>262.6560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>262.6560</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>4577</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4478,4556,4538,4521,4502</sub_loc>
		</source_loc>
		<source_loc>
			<id>4645</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4577,4646,4647,4648,4649,4650</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>out_data_5</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4645</source_loc>
			<area>262.6560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>262.6560</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>4579</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4479,4558,4540,4523,4505</sub_loc>
		</source_loc>
		<source_loc>
			<id>4651</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4579,4652,4653,4654,4656,4657</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>out_data_6</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4651</source_loc>
			<area>262.6560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>262.6560</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>4581</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4480,4561,4542,4525,4507</sub_loc>
		</source_loc>
		<source_loc>
			<id>4658</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4581,4659,4661,4662,4663,4664</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>out_data_7</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4658</source_loc>
			<area>262.6560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>262.6560</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</port>
		<source_loc>
			<id>4359</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4349,4356</sub_loc>
		</source_loc>
		<source_loc>
			<id>4360</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4359,4361,4362</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>out_data_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>4360</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<signal>
			<name>in_buff_OrReduction_3U_1U_4_26_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5139</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_Nei7u3_4_24_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5118</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_And_1Ux1U_1U_4_23_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5117</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_Eqi7u3_4_27_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5123</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_Eqi6u3_4_28_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5125</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_Eqi5u3_4_29_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5127</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_Eqi4u3_4_30_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5130</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_Eqi3u3_4_31_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5132</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_Eqi2u3_4_32_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5134</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_Eqi1u3_4_33_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5136</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5095</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5059,5094,5122</sub_loc>
		</source_loc>
		<signal>
			<name>concate_in_data</name>
			<datatype W="1024">sc_biguint</datatype>
			<source_loc>5095</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_And_1Ux1U_1U_4_25_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5119</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_Not_1U_1U_4_34_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5140</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5149</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4988,5113,5124</sub_loc>
		</source_loc>
		<source_loc>
			<id>5174</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5149,5175,5176</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_7</name>
			<datatype W="1024">sc_biguint</datatype>
			<source_loc>5174</source_loc>
			<area>8404.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>8404.9920</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_1024</module_name>
		</signal>
		<source_loc>
			<id>5142</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4997,5105,5141</sub_loc>
		</source_loc>
		<source_loc>
			<id>5151</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5142,5152,5153</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_0</name>
			<datatype W="1024">sc_biguint</datatype>
			<source_loc>5151</source_loc>
			<area>8404.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>8404.9920</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_1024</module_name>
		</signal>
		<source_loc>
			<id>5143</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4995,5106,5137</sub_loc>
		</source_loc>
		<source_loc>
			<id>5154</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5143,5156,5157</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_1</name>
			<datatype W="1024">sc_biguint</datatype>
			<source_loc>5154</source_loc>
			<area>8404.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>8404.9920</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_1024</module_name>
		</signal>
		<source_loc>
			<id>5144</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4994,5107,5135</sub_loc>
		</source_loc>
		<source_loc>
			<id>5158</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5144,5159,5160</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_2</name>
			<datatype W="1024">sc_biguint</datatype>
			<source_loc>5158</source_loc>
			<area>8404.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>8404.9920</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_1024</module_name>
		</signal>
		<source_loc>
			<id>5145</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4993,5108,5133</sub_loc>
		</source_loc>
		<source_loc>
			<id>5161</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5145,5162,5163</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_3</name>
			<datatype W="1024">sc_biguint</datatype>
			<source_loc>5161</source_loc>
			<area>8404.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>8404.9920</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_1024</module_name>
		</signal>
		<source_loc>
			<id>5146</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4992,5109,5131</sub_loc>
		</source_loc>
		<source_loc>
			<id>5164</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5146,5166,5167</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_4</name>
			<datatype W="1024">sc_biguint</datatype>
			<source_loc>5164</source_loc>
			<area>8404.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>8404.9920</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_1024</module_name>
		</signal>
		<source_loc>
			<id>5147</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4991,5110,5129</sub_loc>
		</source_loc>
		<source_loc>
			<id>5168</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5147,5169,5170</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_5</name>
			<datatype W="1024">sc_biguint</datatype>
			<source_loc>5168</source_loc>
			<area>8404.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>8404.9920</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_1024</module_name>
		</signal>
		<source_loc>
			<id>5148</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4989,5112,5126</sub_loc>
		</source_loc>
		<source_loc>
			<id>5171</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5148,5172,5173</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_6</name>
			<datatype W="1024">sc_biguint</datatype>
			<source_loc>5171</source_loc>
			<area>8404.9920</area>
			<comb_area>0.0000</comb_area>
			<seq_area>8404.9920</seq_area>
			<delay>0.1342</delay>
			<setup_time>0.1095</setup_time>
			<module_name>regr_en_ac_1024</module_name>
		</signal>
		<signal>
			<name>in_buff_And_1Ux1U_1U_4_17_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4984</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_OrReduction_3U_1U_4_16_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4983</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_N_MuxB_1024_8_25_4_19_out1</name>
			<datatype W="1024">sc_biguint</datatype>
			<source_loc>4998</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_And_1Ux1U_1U_4_18_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4985</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5004</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4694,4999</sub_loc>
		</source_loc>
		<source_loc>
			<id>5005</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5004,5006</sub_loc>
		</source_loc>
		<signal>
			<name>out_tmp</name>
			<datatype W="1024">sc_biguint</datatype>
			<source_loc>5005</source_loc>
			<area>7704.5760</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7704.5760</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1024</module_name>
		</signal>
		<signal>
			<name>in_buff_N_Mux_3_2_23_4_14_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4920</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_MuxSubi1u3u3u1_4_13_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4919</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_Add2i1u3_4_12_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4918</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_And_1Ux1U_1U_4_11_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4917</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_And_1Ux1U_1U_4_9_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4914</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_AndReduction_4S_1U_4_8_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4910</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_AndReduction_4S_1U_4_8_in1</name>
			<datatype W="4">sc_int</datatype>
			<source_loc>1683</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_Nei7u3_4_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4913</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_OrReduction_3U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4916</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_N_Mux_3_2_23_4_15_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>4921</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3498</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>3971,1698</sub_loc>
		</source_loc>
		<source_loc>
			<id>5239</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3498,4859,4862,4894,4981,4858</sub_loc>
		</source_loc>
		<signal>
			<name>in_buff_Eqi3u2_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5239</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4865</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4832,4863</sub_loc>
		</source_loc>
		<source_loc>
			<id>4866</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4865,4867</sub_loc>
		</source_loc>
		<signal>
			<name>read_en</name>
			<datatype W="1">bool</datatype>
			<source_loc>4866</source_loc>
			<area>5.4720</area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_1</module_name>
		</signal>
		<signal>
			<name>in_buff_And_1Ux1U_1U_4_21_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5037</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_Nei7u3_4_20_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>5036</source_loc>
			<async/>
		</signal>
		<signal>
			<name>in_buff_MuxAdd2i1u3u3u1_4_22_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>5038</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3471</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>771,2893</sub_loc>
		</source_loc>
		<source_loc>
			<id>1757</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>191</line>
			<col>16</col>
		</source_loc>
		<source_loc>
			<id>3469</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>771,1757</sub_loc>
		</source_loc>
		<source_loc>
			<id>5229</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3471,3469,5031,5032,5039,5051,5052,5121</sub_loc>
		</source_loc>
		<signal>
			<name>wr_ptr</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>5229</source_loc>
			<area>18.4680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>18.4680</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_3</module_name>
		</signal>
		<signal>
			<name>in_buff_OrReduction_3U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4679</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3497</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>806,1699</sub_loc>
		</source_loc>
		<source_loc>
			<id>3495</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>806,1687</sub_loc>
		</source_loc>
		<source_loc>
			<id>1685</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>156</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>3499</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>806,1685</sub_loc>
		</source_loc>
		<source_loc>
			<id>3502</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>806,2941</sub_loc>
		</source_loc>
		<source_loc>
			<id>1704</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>161</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>3501</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>806,1704</sub_loc>
		</source_loc>
		<source_loc>
			<id>1694</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>159</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>3500</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>806,1694</sub_loc>
		</source_loc>
		<source_loc>
			<id>5259</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3497,3495,3499,3502,3501,3500,4678,4891,4892,4923,4947,4948,4982,5035,5116</sub_loc>
		</source_loc>
		<signal>
			<name>fifo_cnt</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>5259</source_loc>
			<area>18.4680</area>
			<comb_area>0.0000</comb_area>
			<seq_area>18.4680</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_3</module_name>
		</signal>
		<signal>
			<name>in_buff_MuxAdd2i1u5u5u1_4_3_out1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>4680</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>5003</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4854,4987</sub_loc>
		</source_loc>
		<signal>
			<name>rd_ptr</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>5003</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3459</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>805,2880</sub_loc>
		</source_loc>
		<source_loc>
			<id>1773</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>199</line>
			<col>20</col>
		</source_loc>
		<source_loc>
			<id>3458</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>805,1773</sub_loc>
		</source_loc>
		<source_loc>
			<id>5232</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1736,3459,3458,4675,4676,4681,4687,4689,4853,4857</sub_loc>
		</source_loc>
		<signal>
			<name>tmp_rd_ptr</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>5232</source_loc>
			<area>30.7800</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.7800</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_5</module_name>
		</signal>
		<source_loc>
			<id>4610</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3962,4506,4730</sub_loc>
		</source_loc>
		<source_loc>
			<id>4787</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4610,4788</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_31</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4787</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4601</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3954,4524,4721</sub_loc>
		</source_loc>
		<source_loc>
			<id>4766</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4601,4768</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_23</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4766</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4591</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3946,4541,4712</sub_loc>
		</source_loc>
		<source_loc>
			<id>4747</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4591,4748</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_15</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4747</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4580</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3938,4559,4703</sub_loc>
		</source_loc>
		<source_loc>
			<id>4796</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4580,4797</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_7</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4796</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4609</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3961,4503,4729</sub_loc>
		</source_loc>
		<source_loc>
			<id>4785</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4609,4786</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_30</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4785</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4600</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3953,4522,4720</sub_loc>
		</source_loc>
		<source_loc>
			<id>4764</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4600,4765</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_22</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4764</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4590</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3945,4539,4710</sub_loc>
		</source_loc>
		<source_loc>
			<id>4745</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4590,4746</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_14</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4745</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4578</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3937,4557,4702</sub_loc>
		</source_loc>
		<source_loc>
			<id>4793</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4578,4794</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_6</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4793</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4608</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3960,4501,4727</sub_loc>
		</source_loc>
		<source_loc>
			<id>4780</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4608,4781</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_29</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4780</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4598</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3952,4519,4719</sub_loc>
		</source_loc>
		<source_loc>
			<id>4762</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4598,4763</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_21</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4762</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4589</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3944,4537,4709</sub_loc>
		</source_loc>
		<source_loc>
			<id>4742</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4589,4743</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_13</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4742</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4575</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3936,4555,4701</sub_loc>
		</source_loc>
		<source_loc>
			<id>4791</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4575,4792</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_5</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4791</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4607</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3959,4499,4726</sub_loc>
		</source_loc>
		<source_loc>
			<id>4778</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4607,4779</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_28</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4778</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4597</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3951,4517,4718</sub_loc>
		</source_loc>
		<source_loc>
			<id>4760</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4597,4761</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_20</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4760</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4587</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3943,4535,4708</sub_loc>
		</source_loc>
		<source_loc>
			<id>4740</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4587,4741</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_12</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4740</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4573</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3935,4553,4699</sub_loc>
		</source_loc>
		<source_loc>
			<id>4789</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4573,4790</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_4</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4789</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4606</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3958,4497,4725</sub_loc>
		</source_loc>
		<source_loc>
			<id>4776</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4606,4777</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_27</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4776</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4596</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3950,4514,4717</sub_loc>
		</source_loc>
		<source_loc>
			<id>4755</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4596,4757</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_19</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4755</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4586</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3942,4533,4707</sub_loc>
		</source_loc>
		<source_loc>
			<id>4737</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4586,4738</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_11</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4737</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4570</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3934,4551,4698</sub_loc>
		</source_loc>
		<source_loc>
			<id>4782</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4570,4783</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_3</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4782</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4605</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3957,4495,4724</sub_loc>
		</source_loc>
		<source_loc>
			<id>4774</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4605,4775</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_26</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4774</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4595</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3949,4512,4715</sub_loc>
		</source_loc>
		<source_loc>
			<id>4753</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4595,4754</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_18</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4753</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4585</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3941,4530,4706</sub_loc>
		</source_loc>
		<source_loc>
			<id>4735</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4585,4736</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_10</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4735</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4568</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3933,4549,4697</sub_loc>
		</source_loc>
		<source_loc>
			<id>4758</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4568,4759</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_2</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4758</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4603</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3956,4493,4723</sub_loc>
		</source_loc>
		<source_loc>
			<id>4771</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4603,4773</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_25</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4771</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4594</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3948,4510,4714</sub_loc>
		</source_loc>
		<source_loc>
			<id>4751</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4594,4752</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_17</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4751</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4584</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3940,4528,4705</sub_loc>
		</source_loc>
		<source_loc>
			<id>4801</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4584,4802</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_9</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4801</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4566</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3932,4546,4696</sub_loc>
		</source_loc>
		<source_loc>
			<id>4733</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4566,4734</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4733</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4602</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3955,4490,4722</sub_loc>
		</source_loc>
		<source_loc>
			<id>4769</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4602,4770</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_24</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4769</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4593</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3947,4508,4713</sub_loc>
		</source_loc>
		<source_loc>
			<id>4749</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4593,4750</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_16</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4749</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4583</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3939,4526,4704</sub_loc>
		</source_loc>
		<source_loc>
			<id>4798</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4583,4799</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_8</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4798</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<source_loc>
			<id>4564</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3931,4544,4695</sub_loc>
		</source_loc>
		<source_loc>
			<id>4731</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4564,4732</sub_loc>
		</source_loc>
		<signal>
			<name>w_data_0</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>4731</source_loc>
			<area>175.1040</area>
			<comb_area>0.0000</comb_area>
			<seq_area>175.1040</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.0655</setup_time>
			<module_name>regr_32</module_name>
		</signal>
		<signal>
			<name>in_buff_OrReduction_4U_1U_4_1_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>1905</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4592</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4354,4488,4824,4833</sub_loc>
		</source_loc>
		<source_loc>
			<id>4849</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4592,4850,4851</sub_loc>
		</source_loc>
		<signal>
			<name>read_en_4d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4849</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4837</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4827,4834</sub_loc>
		</source_loc>
		<source_loc>
			<id>4846</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4837,4847,4848</sub_loc>
		</source_loc>
		<signal>
			<name>read_en_3d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4846</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4838</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4826,4835</sub_loc>
		</source_loc>
		<source_loc>
			<id>4843</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4838,4844,4845</sub_loc>
		</source_loc>
		<signal>
			<name>read_en_2d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4843</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4839</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4825,4836</sub_loc>
		</source_loc>
		<source_loc>
			<id>4840</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4839,4841,4842</sub_loc>
		</source_loc>
		<signal>
			<name>read_en_1d</name>
			<datatype W="1">bool</datatype>
			<source_loc>4840</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>in_buff_OrReduction_4U_1U_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>4355</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>1893</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>242</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3348</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>573,1893</sub_loc>
		</source_loc>
		<thread>
			<name>drive_out_data_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>out_data_valid</name>
			</lhs>
			<rhs>
				<name>in_buff_OrReduction_4U_1U_4_1_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3348</source_loc>
			<thread>_out_data_valid</thread>
		</thread>
		<assign>
			<name>drive_in_buff_OrReduction_4U_1U_4_1_in1</name>
			<lhs>
				<name>in_buff_OrReduction_4U_1U_4_1_in1</name>
			</lhs>
			<rhs>
				<name>read_en_4d</name>
				<name>read_en_3d</name>
				<name>read_en_2d</name>
				<name>read_en_1d</name>
			</rhs>
		</assign>
		<thread>
			<name>in_buff_OrReduction_4U_1U_4_1</name>
			<dissolved_from>in_buff_OrReduction_4U_1U_4_1</dissolved_from>
			<async/>
			<rhs>
				<name>in_buff_OrReduction_4U_1U_4_1_in1</name>
			</rhs>
			<lhs>
				<name>in_buff_OrReduction_4U_1U_4_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1905</source_loc>
			<thread>_out_data_valid</thread>
		</thread>
		<source_loc>
			<id>1793</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>210</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3358</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>573,1793</sub_loc>
		</source_loc>
		<thread>
			<name>drive_out_data_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>136.5780</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2430</controller_delay>
			<lhs>
				<name>out_data_0</name>
			</lhs>
			<rhs>
				<name>w_data_0</name>
			</rhs>
			<rhs>
				<name>w_data_8</name>
			</rhs>
			<rhs>
				<name>w_data_16</name>
			</rhs>
			<rhs>
				<name>w_data_24</name>
			</rhs>
			<cond>
				<name>read_en_1d</name>
				<name>read_en_2d</name>
				<name>read_en_3d</name>
				<name>read_en_4d</name>
			</cond>
			<source_loc>3358</source_loc>
			<thread>_out_data</thread>
		</thread>
		<thread>
			<name>drive_out_data_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>136.5780</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2430</controller_delay>
			<lhs>
				<name>out_data_1</name>
			</lhs>
			<rhs>
				<name>w_data_1</name>
			</rhs>
			<rhs>
				<name>w_data_9</name>
			</rhs>
			<rhs>
				<name>w_data_17</name>
			</rhs>
			<rhs>
				<name>w_data_25</name>
			</rhs>
			<cond>
				<name>read_en_1d</name>
				<name>read_en_2d</name>
				<name>read_en_3d</name>
				<name>read_en_4d</name>
			</cond>
			<source_loc>3358</source_loc>
			<thread>_out_data</thread>
		</thread>
		<thread>
			<name>drive_out_data_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>136.5780</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2430</controller_delay>
			<lhs>
				<name>out_data_2</name>
			</lhs>
			<rhs>
				<name>w_data_2</name>
			</rhs>
			<rhs>
				<name>w_data_10</name>
			</rhs>
			<rhs>
				<name>w_data_18</name>
			</rhs>
			<rhs>
				<name>w_data_26</name>
			</rhs>
			<cond>
				<name>read_en_1d</name>
				<name>read_en_2d</name>
				<name>read_en_3d</name>
				<name>read_en_4d</name>
			</cond>
			<source_loc>3358</source_loc>
			<thread>_out_data</thread>
		</thread>
		<thread>
			<name>drive_out_data_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>136.5780</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2430</controller_delay>
			<lhs>
				<name>out_data_3</name>
			</lhs>
			<rhs>
				<name>w_data_3</name>
			</rhs>
			<rhs>
				<name>w_data_11</name>
			</rhs>
			<rhs>
				<name>w_data_19</name>
			</rhs>
			<rhs>
				<name>w_data_27</name>
			</rhs>
			<cond>
				<name>read_en_1d</name>
				<name>read_en_2d</name>
				<name>read_en_3d</name>
				<name>read_en_4d</name>
			</cond>
			<source_loc>3358</source_loc>
			<thread>_out_data</thread>
		</thread>
		<thread>
			<name>drive_out_data_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>136.5780</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2430</controller_delay>
			<lhs>
				<name>out_data_4</name>
			</lhs>
			<rhs>
				<name>w_data_4</name>
			</rhs>
			<rhs>
				<name>w_data_12</name>
			</rhs>
			<rhs>
				<name>w_data_20</name>
			</rhs>
			<rhs>
				<name>w_data_28</name>
			</rhs>
			<cond>
				<name>read_en_1d</name>
				<name>read_en_2d</name>
				<name>read_en_3d</name>
				<name>read_en_4d</name>
			</cond>
			<source_loc>3358</source_loc>
			<thread>_out_data</thread>
		</thread>
		<thread>
			<name>drive_out_data_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>136.5780</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2430</controller_delay>
			<lhs>
				<name>out_data_5</name>
			</lhs>
			<rhs>
				<name>w_data_5</name>
			</rhs>
			<rhs>
				<name>w_data_13</name>
			</rhs>
			<rhs>
				<name>w_data_21</name>
			</rhs>
			<rhs>
				<name>w_data_29</name>
			</rhs>
			<cond>
				<name>read_en_1d</name>
				<name>read_en_2d</name>
				<name>read_en_3d</name>
				<name>read_en_4d</name>
			</cond>
			<source_loc>3358</source_loc>
			<thread>_out_data</thread>
		</thread>
		<thread>
			<name>drive_out_data_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>136.5780</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2430</controller_delay>
			<lhs>
				<name>out_data_6</name>
			</lhs>
			<rhs>
				<name>w_data_6</name>
			</rhs>
			<rhs>
				<name>w_data_14</name>
			</rhs>
			<rhs>
				<name>w_data_22</name>
			</rhs>
			<rhs>
				<name>w_data_30</name>
			</rhs>
			<cond>
				<name>read_en_1d</name>
				<name>read_en_2d</name>
				<name>read_en_3d</name>
				<name>read_en_4d</name>
			</cond>
			<source_loc>3358</source_loc>
			<thread>_out_data</thread>
		</thread>
		<thread>
			<name>drive_out_data_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>136.5780</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2430</controller_delay>
			<lhs>
				<name>out_data_7</name>
			</lhs>
			<rhs>
				<name>w_data_7</name>
			</rhs>
			<rhs>
				<name>w_data_15</name>
			</rhs>
			<rhs>
				<name>w_data_23</name>
			</rhs>
			<rhs>
				<name>w_data_31</name>
			</rhs>
			<cond>
				<name>read_en_1d</name>
				<name>read_en_2d</name>
				<name>read_en_3d</name>
				<name>read_en_4d</name>
			</cond>
			<source_loc>3358</source_loc>
			<thread>_out_data</thread>
		</thread>
		<assign>
			<name>drive_rd_ptr</name>
			<lhs>
				<name>rd_ptr</name>
			</lhs>
			<rhs>
				<name>tmp_rd_ptr</name>
			</rhs>
		</assign>
		<source_loc>
			<id>1766</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>196</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3454</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>573,1766</sub_loc>
		</source_loc>
		<thread>
			<name>drive_tmp_rd_ptr</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>tmp_rd_ptr</name>
			</lhs>
			<rhs>
				<name>in_buff_MuxAdd2i1u5u5u1_4_3_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3454</source_loc>
			<thread>_tmp_rd_ptr</thread>
		</thread>
		<thread>
			<name>in_buff_OrReduction_3U_1U_4_2</name>
			<dissolved_from>in_buff_OrReduction_3U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>in_buff_OrReduction_3U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1771</source_loc>
			<thread>_tmp_rd_ptr</thread>
		</thread>
		<thread>
			<name>in_buff_MuxAdd2i1u5u5u1_4_3</name>
			<dissolved_from>in_buff_MuxAdd2i1u5u5u1_4_3</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>tmp_rd_ptr</name>
			</rhs>
			<lhs>
				<name>in_buff_MuxAdd2i1u5u5u1_4_3_out1</name>
			</lhs>
			<cond>
				<name>in_buff_OrReduction_3U_1U_4_2_out1</name>
			</cond>
			<source_loc>3963</source_loc>
			<thread>_tmp_rd_ptr</thread>
		</thread>
		<source_loc>
			<id>1744</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>188</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3463</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>573,1744</sub_loc>
		</source_loc>
		<thread>
			<name>drive_wr_ptr</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>wr_ptr</name>
			</lhs>
			<rhs>
				<name>in_buff_MuxAdd2i1u3u3u1_4_22_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3463</source_loc>
			<thread>_wr_ptr</thread>
		</thread>
		<thread>
			<name>in_buff_Nei7u3_4_20</name>
			<dissolved_from>in_buff_Nei7u3_4_20</dissolved_from>
			<async/>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>in_buff_Nei7u3_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1754</source_loc>
			<thread>_wr_ptr</thread>
		</thread>
		<thread>
			<name>in_buff_And_1Ux1U_1U_4_21</name>
			<dissolved_from>in_buff_And_1Ux1U_1U_4_21</dissolved_from>
			<async/>
			<rhs>
				<name>in_data_valid</name>
			</rhs>
			<rhs>
				<name>in_buff_Nei7u3_4_20_out1</name>
			</rhs>
			<lhs>
				<name>in_buff_And_1Ux1U_1U_4_21_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1755</source_loc>
			<thread>_wr_ptr</thread>
		</thread>
		<thread>
			<name>in_buff_MuxAdd2i1u3u3u1_4_22</name>
			<dissolved_from>in_buff_MuxAdd2i1u3u3u1_4_22</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>in_buff_MuxAdd2i1u3u3u1_4_22_out1</name>
			</lhs>
			<cond>
				<name>in_buff_And_1Ux1U_1U_4_21_out1</name>
			</cond>
			<source_loc>3964</source_loc>
			<thread>_wr_ptr</thread>
		</thread>
		<thread>
			<name>drive_read_en</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>in_buff_Eqi3u2_1_4_out1</name>
			</rhs>
			<lhs>
				<name>read_en</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4867</source_loc>
			<thread>_read_en</thread>
		</thread>
		<thread>
			<name>in_buff_Eqi3u2_1_4</name>
			<dissolved_from>in_buff_Eqi3u2_1_4</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>tmp_rd_ptr</name>
					</rhs>
					<lsb>0</lsb>
					<msb>1</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>in_buff_Eqi3u2_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1736</source_loc>
			<thread>_rd_en</thread>
		</thread>
		<source_loc>
			<id>1666</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>153</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3484</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>573,1666</sub_loc>
		</source_loc>
		<thread>
			<name>drive_fifo_cnt</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>fifo_cnt</name>
			</lhs>
			<rhs>
				<name>in_buff_N_Mux_3_2_23_4_15_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3484</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>in_buff_OrReduction_3U_1U_4_5</name>
			<dissolved_from>in_buff_OrReduction_3U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>in_buff_OrReduction_3U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1771</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>in_buff_Nei7u3_4_6</name>
			<dissolved_from>in_buff_Nei7u3_4_6</dissolved_from>
			<async/>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>in_buff_Nei7u3_4_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1754</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<assign>
			<name>drive_in_buff_AndReduction_4S_1U_4_8_in1</name>
			<lhs>
				<name>in_buff_AndReduction_4S_1U_4_8_in1</name>
			</lhs>
			<rhs>
				<name>in_buff_OrReduction_3U_1U_4_5_out1</name>
				<name>in_buff_Eqi3u2_1_4_out1</name>
				<name>in_buff_Nei7u3_4_6_out1</name>
				<name>in_data_valid</name>
			</rhs>
		</assign>
		<thread>
			<name>in_buff_AndReduction_4S_1U_4_8</name>
			<dissolved_from>in_buff_AndReduction_4S_1U_4_8</dissolved_from>
			<async/>
			<rhs>
				<name>in_buff_AndReduction_4S_1U_4_8_in1</name>
			</rhs>
			<lhs>
				<name>in_buff_AndReduction_4S_1U_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1683</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>in_buff_And_1Ux1U_1U_4_9</name>
			<dissolved_from>in_buff_And_1Ux1U_1U_4_9</dissolved_from>
			<async/>
			<rhs>
				<name>in_data_valid</name>
			</rhs>
			<rhs>
				<name>in_buff_Nei7u3_4_6_out1</name>
			</rhs>
			<lhs>
				<name>in_buff_And_1Ux1U_1U_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1755</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>in_buff_And_1Ux1U_1U_4_11</name>
			<dissolved_from>in_buff_And_1Ux1U_1U_4_11</dissolved_from>
			<async/>
			<rhs>
				<name>in_buff_Eqi3u2_1_4_out1</name>
			</rhs>
			<rhs>
				<name>in_buff_OrReduction_3U_1U_4_5_out1</name>
			</rhs>
			<lhs>
				<name>in_buff_And_1Ux1U_1U_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1755</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>in_buff_Add2i1u3_4_12</name>
			<dissolved_from>in_buff_Add2i1u3_4_12</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>in_buff_Add2i1u3_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1759</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>in_buff_MuxSubi1u3u3u1_4_13</name>
			<dissolved_from>in_buff_MuxSubi1u3u3u1_4_13</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>in_buff_MuxSubi1u3u3u1_4_13_out1</name>
			</lhs>
			<cond>
				<name>in_buff_And_1Ux1U_1U_4_11_out1</name>
			</cond>
			<source_loc>3967</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>in_buff_N_Mux_3_2_23_4_14</name>
			<dissolved_from>in_buff_N_Mux_3_2_23_4_14</dissolved_from>
			<async/>
			<mux_area>7.1820</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>in_buff_Add2i1u3_4_12_out1</name>
			</rhs>
			<lhs>
				<name>in_buff_N_Mux_3_2_23_4_14_out1</name>
			</lhs>
			<rhs>
				<name>in_buff_MuxSubi1u3u3u1_4_13_out1</name>
			</rhs>
			<cond>
				<name>in_buff_And_1Ux1U_1U_4_9_out1</name>
			</cond>
			<source_loc>3964</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>in_buff_N_Mux_3_2_23_4_15</name>
			<dissolved_from>in_buff_N_Mux_3_2_23_4_15</dissolved_from>
			<async/>
			<mux_area>7.1820</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>in_buff_N_Mux_3_2_23_4_15_out1</name>
			</lhs>
			<rhs>
				<name>in_buff_N_Mux_3_2_23_4_14_out1</name>
			</rhs>
			<cond>
				<name>in_buff_AndReduction_4S_1U_4_8_out1</name>
			</cond>
			<source_loc>3964</source_loc>
			<thread>_fifo_cnt</thread>
		</thread>
		<thread>
			<name>drive_w_data_0</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>0</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4732</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_1</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>32</lsb>
					<msb>63</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4734</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_2</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>64</lsb>
					<msb>95</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_2</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4759</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_3</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>96</lsb>
					<msb>127</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_3</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4783</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_4</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>128</lsb>
					<msb>159</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_4</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4790</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_5</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>160</lsb>
					<msb>191</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_5</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4792</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_6</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>192</lsb>
					<msb>223</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_6</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4794</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_7</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>224</lsb>
					<msb>255</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_7</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4797</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_8</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>256</lsb>
					<msb>287</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_8</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4799</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_9</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>288</lsb>
					<msb>319</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_9</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4802</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_10</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>320</lsb>
					<msb>351</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_10</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4736</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_11</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>352</lsb>
					<msb>383</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_11</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4738</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_12</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>384</lsb>
					<msb>415</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_12</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4741</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_13</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>416</lsb>
					<msb>447</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_13</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4743</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_14</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>448</lsb>
					<msb>479</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_14</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4746</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_15</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>480</lsb>
					<msb>511</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_15</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4748</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_16</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>512</lsb>
					<msb>543</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_16</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4750</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_17</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>544</lsb>
					<msb>575</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_17</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4752</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_18</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>576</lsb>
					<msb>607</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_18</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4754</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_19</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>608</lsb>
					<msb>639</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_19</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4757</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_20</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>640</lsb>
					<msb>671</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_20</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4761</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_21</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>672</lsb>
					<msb>703</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_21</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4763</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_22</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>704</lsb>
					<msb>735</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_22</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4765</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_23</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>736</lsb>
					<msb>767</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_23</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4768</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_24</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>768</lsb>
					<msb>799</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_24</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4770</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_25</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>800</lsb>
					<msb>831</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_25</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4773</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_26</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>832</lsb>
					<msb>863</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_26</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4775</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_27</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>864</lsb>
					<msb>895</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_27</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4777</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_28</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>896</lsb>
					<msb>927</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_28</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4779</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_29</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>928</lsb>
					<msb>959</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_29</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4781</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_30</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>960</lsb>
					<msb>991</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_30</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4786</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_w_data_31</name>
			<clock>clk</clock>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>out_tmp</name>
					</rhs>
					<lsb>992</lsb>
					<msb>1023</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>w_data_31</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>4788</source_loc>
			<thread>_w_data</thread>
		</thread>
		<thread>
			<name>drive_out_tmp</name>
			<clock>clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>in_buff_N_MuxB_1024_8_25_4_19_out1</name>
			</rhs>
			<lhs>
				<name>out_tmp</name>
			</lhs>
			<cond>
				<name>in_buff_And_1Ux1U_1U_4_18_out1</name>
			</cond>
			<source_loc>2974</source_loc>
			<thread>_fifo_read</thread>
		</thread>
		<thread>
			<name>in_buff_OrReduction_3U_1U_4_16</name>
			<dissolved_from>in_buff_OrReduction_3U_1U_4_16</dissolved_from>
			<async/>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>in_buff_OrReduction_3U_1U_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1771</source_loc>
			<thread>_fifo_read</thread>
		</thread>
		<thread>
			<name>in_buff_And_1Ux1U_1U_4_17</name>
			<dissolved_from>in_buff_And_1Ux1U_1U_4_17</dissolved_from>
			<async/>
			<rhs>
				<name>in_buff_Eqi3u2_1_4_out1</name>
			</rhs>
			<rhs>
				<name>enable</name>
			</rhs>
			<lhs>
				<name>in_buff_And_1Ux1U_1U_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1755</source_loc>
			<thread>_fifo_read</thread>
		</thread>
		<thread>
			<name>in_buff_And_1Ux1U_1U_4_18</name>
			<dissolved_from>in_buff_And_1Ux1U_1U_4_18</dissolved_from>
			<async/>
			<rhs>
				<name>in_buff_OrReduction_3U_1U_4_16_out1</name>
			</rhs>
			<rhs>
				<name>in_buff_And_1Ux1U_1U_4_17_out1</name>
			</rhs>
			<lhs>
				<name>in_buff_And_1Ux1U_1U_4_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1755</source_loc>
			<thread>_fifo_read</thread>
		</thread>
		<thread>
			<name>in_buff_N_MuxB_1024_8_25_4_19</name>
			<dissolved_from>in_buff_N_MuxB_1024_8_25_4_19</dissolved_from>
			<async/>
			<mux_area>10257.6060</mux_area>
			<mux_delay>0.2011</mux_delay>
			<control_delay>0.5653</control_delay>
			<rhs>
				<name>fifo_7</name>
			</rhs>
			<lhs>
				<name>in_buff_N_MuxB_1024_8_25_4_19_out1</name>
			</lhs>
			<rhs>
				<name>fifo_0</name>
			</rhs>
			<rhs>
				<name>fifo_1</name>
			</rhs>
			<rhs>
				<name>fifo_2</name>
			</rhs>
			<rhs>
				<name>fifo_3</name>
			</rhs>
			<rhs>
				<name>fifo_4</name>
			</rhs>
			<rhs>
				<name>fifo_5</name>
			</rhs>
			<rhs>
				<name>fifo_6</name>
			</rhs>
			<cond>
				<name>rd_ptr</name>
			</cond>
			<source_loc>1635</source_loc>
			<thread>_fifo_read</thread>
		</thread>
		<source_loc>
			<id>1499</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>73</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3597</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>573,1499</sub_loc>
		</source_loc>
		<thread>
			<name>drive_fifo_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_0</name>
			</lhs>
			<rhs>
				<name>concate_in_data</name>
			</rhs>
			<cond>
				<name>in_buff_Not_1U_1U_4_34_out1</name>
				<name>in_buff_And_1Ux1U_1U_4_25_out1</name>
			</cond>
			<source_loc>3597</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_1</name>
			</lhs>
			<rhs>
				<name>concate_in_data</name>
			</rhs>
			<cond>
				<name>in_buff_Eqi1u3_4_33_out1</name>
				<name>in_buff_And_1Ux1U_1U_4_25_out1</name>
			</cond>
			<source_loc>3597</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_2</name>
			</lhs>
			<rhs>
				<name>concate_in_data</name>
			</rhs>
			<cond>
				<name>in_buff_Eqi2u3_4_32_out1</name>
				<name>in_buff_And_1Ux1U_1U_4_25_out1</name>
			</cond>
			<source_loc>3597</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_3</name>
			</lhs>
			<rhs>
				<name>concate_in_data</name>
			</rhs>
			<cond>
				<name>in_buff_Eqi3u3_4_31_out1</name>
				<name>in_buff_And_1Ux1U_1U_4_25_out1</name>
			</cond>
			<source_loc>3597</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_4</name>
			</lhs>
			<rhs>
				<name>concate_in_data</name>
			</rhs>
			<cond>
				<name>in_buff_Eqi4u3_4_30_out1</name>
				<name>in_buff_And_1Ux1U_1U_4_25_out1</name>
			</cond>
			<source_loc>3597</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_5</name>
			</lhs>
			<rhs>
				<name>concate_in_data</name>
			</rhs>
			<cond>
				<name>in_buff_Eqi5u3_4_29_out1</name>
				<name>in_buff_And_1Ux1U_1U_4_25_out1</name>
			</cond>
			<source_loc>3597</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_6</name>
			</lhs>
			<rhs>
				<name>concate_in_data</name>
			</rhs>
			<cond>
				<name>in_buff_Eqi6u3_4_28_out1</name>
				<name>in_buff_And_1Ux1U_1U_4_25_out1</name>
			</cond>
			<source_loc>3597</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_fifo_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.1002</controller_delay>
			<lhs>
				<name>fifo_7</name>
			</lhs>
			<rhs>
				<name>concate_in_data</name>
			</rhs>
			<cond>
				<name>in_buff_Eqi7u3_4_27_out1</name>
				<name>in_buff_And_1Ux1U_1U_4_25_out1</name>
			</cond>
			<source_loc>3597</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>in_buff_And_1Ux1U_1U_4_23</name>
			<dissolved_from>in_buff_And_1Ux1U_1U_4_23</dissolved_from>
			<async/>
			<rhs>
				<name>in_data_valid</name>
			</rhs>
			<rhs>
				<name>enable</name>
			</rhs>
			<lhs>
				<name>in_buff_And_1Ux1U_1U_4_23_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1755</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>in_buff_Nei7u3_4_24</name>
			<dissolved_from>in_buff_Nei7u3_4_24</dissolved_from>
			<async/>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<name>fifo_cnt</name>
			</rhs>
			<lhs>
				<name>in_buff_Nei7u3_4_24_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1754</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>in_buff_And_1Ux1U_1U_4_25</name>
			<dissolved_from>in_buff_And_1Ux1U_1U_4_25</dissolved_from>
			<async/>
			<rhs>
				<name>in_buff_And_1Ux1U_1U_4_23_out1</name>
			</rhs>
			<rhs>
				<name>in_buff_Nei7u3_4_24_out1</name>
			</rhs>
			<lhs>
				<name>in_buff_And_1Ux1U_1U_4_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1755</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>in_buff_OrReduction_3U_1U_4_26</name>
			<dissolved_from>in_buff_OrReduction_3U_1U_4_26</dissolved_from>
			<async/>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>in_buff_OrReduction_3U_1U_4_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1771</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>in_buff_Eqi7u3_4_27</name>
			<dissolved_from>in_buff_Eqi7u3_4_27</dissolved_from>
			<async/>
			<rhs>
				<value>7</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>in_buff_Eqi7u3_4_27_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1616</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>in_buff_Eqi6u3_4_28</name>
			<dissolved_from>in_buff_Eqi6u3_4_28</dissolved_from>
			<async/>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>in_buff_Eqi6u3_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1616</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>in_buff_Eqi5u3_4_29</name>
			<dissolved_from>in_buff_Eqi5u3_4_29</dissolved_from>
			<async/>
			<rhs>
				<value>5</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>in_buff_Eqi5u3_4_29_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1616</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>in_buff_Eqi4u3_4_30</name>
			<dissolved_from>in_buff_Eqi4u3_4_30</dissolved_from>
			<async/>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>in_buff_Eqi4u3_4_30_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1616</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>in_buff_Eqi3u3_4_31</name>
			<dissolved_from>in_buff_Eqi3u3_4_31</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>in_buff_Eqi3u3_4_31_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1616</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>in_buff_Eqi2u3_4_32</name>
			<dissolved_from>in_buff_Eqi2u3_4_32</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>in_buff_Eqi2u3_4_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1616</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>in_buff_Eqi1u3_4_33</name>
			<dissolved_from>in_buff_Eqi1u3_4_33</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>wr_ptr</name>
			</rhs>
			<lhs>
				<name>in_buff_Eqi1u3_4_33_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1616</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>in_buff_Not_1U_1U_4_34</name>
			<dissolved_from>in_buff_Not_1U_1U_4_34</dissolved_from>
			<async/>
			<rhs>
				<name>in_buff_OrReduction_3U_1U_4_26_out1</name>
			</rhs>
			<lhs>
				<name>in_buff_Not_1U_1U_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>1616</source_loc>
			<thread>_fifo_write</thread>
		</thread>
		<thread>
			<name>drive_concate_in_data</name>
			<async/>
			<module_name>mux_1024bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2781.6337</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>in_data_31</name>
				<name>in_data_30</name>
				<name>in_data_29</name>
				<name>in_data_28</name>
				<name>in_data_27</name>
				<name>in_data_26</name>
				<name>in_data_25</name>
				<name>in_data_24</name>
				<name>in_data_23</name>
				<name>in_data_22</name>
				<name>in_data_21</name>
				<name>in_data_20</name>
				<name>in_data_19</name>
				<name>in_data_18</name>
				<name>in_data_17</name>
				<name>in_data_16</name>
				<name>in_data_15</name>
				<name>in_data_14</name>
				<name>in_data_13</name>
				<name>in_data_12</name>
				<name>in_data_11</name>
				<name>in_data_10</name>
				<name>in_data_9</name>
				<name>in_data_8</name>
				<name>in_data_7</name>
				<name>in_data_6</name>
				<name>in_data_5</name>
				<name>in_data_4</name>
				<name>in_data_3</name>
				<name>in_data_2</name>
				<name>in_data_1</name>
				<name>in_data_0</name>
			</rhs>
			<lhs>
				<name>concate_in_data</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>in_data_valid</name>
			</cond>
			<source_loc>3010</source_loc>
			<thread>_in_data_concate</thread>
		</thread>
		<source_loc>
			<id>1441</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>40</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>3705</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>573,1441</sub_loc>
		</source_loc>
		<thread>
			<name>drive_read_en_4d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>read_en_4d</name>
			</lhs>
			<rhs>
				<name>read_en_3d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3705</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_read_en_3d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>read_en_3d</name>
			</lhs>
			<rhs>
				<name>read_en_2d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3705</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_read_en_2d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>read_en_2d</name>
			</lhs>
			<rhs>
				<name>read_en_1d</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3705</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_read_en_1d</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>read_en_1d</name>
			</lhs>
			<rhs>
				<name>read_en</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>3705</source_loc>
			<thread>_delay</thread>
		</thread>
		<source_loc>
			<id>5203</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5123</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_Eqi7u3_4</module_name>
			<name>in_buff_Eqi7u3_4_27</name>
			<instance_name>in_buff_Eqi7u3_4_27</instance_name>
			<source_loc>5203</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>in_buff_Eqi7u3_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5194</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5130</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_Eqi4u3_4</module_name>
			<name>in_buff_Eqi4u3_4_30</name>
			<instance_name>in_buff_Eqi4u3_4_30</instance_name>
			<source_loc>5194</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>in_buff_Eqi4u3_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5200</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5125</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_Eqi6u3_4</module_name>
			<name>in_buff_Eqi6u3_4_28</name>
			<instance_name>in_buff_Eqi6u3_4_28</instance_name>
			<source_loc>5200</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>in_buff_Eqi6u3_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5197</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5127</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_Eqi5u3_4</module_name>
			<name>in_buff_Eqi5u3_4_29</name>
			<instance_name>in_buff_Eqi5u3_4_29</instance_name>
			<source_loc>5197</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>in_buff_Eqi5u3_4_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5206</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5118</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_Nei7u3_4</module_name>
			<name>in_buff_Nei7u3_4_24</name>
			<instance_name>in_buff_Nei7u3_4_24</instance_name>
			<source_loc>5206</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>in_buff_Nei7u3_4_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5210</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5140</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_Not_1U_1U_4</module_name>
			<name>in_buff_Not_1U_1U_4_34</name>
			<instance_name>in_buff_Not_1U_1U_4_34</instance_name>
			<source_loc>5210</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>in_buff_Not_1U_1U_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5213</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5139</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_OrReduction_3U_1U_4</module_name>
			<name>in_buff_OrReduction_3U_1U_4_26</name>
			<instance_name>in_buff_OrReduction_3U_1U_4_26</instance_name>
			<source_loc>5213</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>in_buff_OrReduction_3U_1U_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4363</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4355</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_OrReduction_4U_1U_4</module_name>
			<name>in_buff_OrReduction_4U_1U_4_1</name>
			<instance_name>in_buff_OrReduction_4U_1U_4_1</instance_name>
			<source_loc>4363</source_loc>
			<thread>_out_data_valid</thread>
			<dissolved_to>in_buff_OrReduction_4U_1U_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4690</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4680</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_MuxAdd2i1u5u5u1_4</module_name>
			<name>in_buff_MuxAdd2i1u5u5u1_4_3</name>
			<instance_name>in_buff_MuxAdd2i1u5u5u1_4_3</instance_name>
			<source_loc>4690</source_loc>
			<thread>_tmp_rd_ptr</thread>
			<dissolved_to>in_buff_MuxAdd2i1u5u5u1_4_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4691</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4679</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_OrReduction_3U_1U_4</module_name>
			<name>in_buff_OrReduction_3U_1U_4_2</name>
			<instance_name>in_buff_OrReduction_3U_1U_4_2</instance_name>
			<source_loc>4691</source_loc>
			<thread>_tmp_rd_ptr</thread>
			<dissolved_to>in_buff_OrReduction_3U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4860</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4858</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_Eqi3u2_1</module_name>
			<name>in_buff_Eqi3u2_1_4</name>
			<instance_name>in_buff_Eqi3u2_1_4</instance_name>
			<source_loc>4860</source_loc>
			<thread>_rd_en</thread>
			<dissolved_to>in_buff_Eqi3u2_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4949</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4918</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_Add2i1u3_4</module_name>
			<name>in_buff_Add2i1u3_4_12</name>
			<instance_name>in_buff_Add2i1u3_4_12</instance_name>
			<source_loc>4949</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>in_buff_Add2i1u3_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5190</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5132</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_Eqi3u3_4</module_name>
			<name>in_buff_Eqi3u3_4_31</name>
			<instance_name>in_buff_Eqi3u3_4_31</instance_name>
			<source_loc>5190</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>in_buff_Eqi3u3_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4952</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4910</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_AndReduction_4S_1U_4</module_name>
			<name>in_buff_AndReduction_4S_1U_4_8</name>
			<instance_name>in_buff_AndReduction_4S_1U_4_8</instance_name>
			<source_loc>4952</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>in_buff_AndReduction_4S_1U_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4953</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4917</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_And_1Ux1U_1U_4</module_name>
			<name>in_buff_And_1Ux1U_1U_4_11</name>
			<instance_name>in_buff_And_1Ux1U_1U_4_11</instance_name>
			<source_loc>4953</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>in_buff_And_1Ux1U_1U_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5184</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5136</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_Eqi1u3_4</module_name>
			<name>in_buff_Eqi1u3_4_33</name>
			<instance_name>in_buff_Eqi1u3_4_33</instance_name>
			<source_loc>5184</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>in_buff_Eqi1u3_4_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5187</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5134</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_Eqi2u3_4</module_name>
			<name>in_buff_Eqi2u3_4_32</name>
			<instance_name>in_buff_Eqi2u3_4_32</instance_name>
			<source_loc>5187</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>in_buff_Eqi2u3_4_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4954</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4914</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_And_1Ux1U_1U_4</module_name>
			<name>in_buff_And_1Ux1U_1U_4_9</name>
			<instance_name>in_buff_And_1Ux1U_1U_4_9</instance_name>
			<source_loc>4954</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>in_buff_And_1Ux1U_1U_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5177</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5117</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_And_1Ux1U_1U_4</module_name>
			<name>in_buff_And_1Ux1U_1U_4_23</name>
			<instance_name>in_buff_And_1Ux1U_1U_4_23</instance_name>
			<source_loc>5177</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>in_buff_And_1Ux1U_1U_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5180</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5119</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_And_1Ux1U_1U_4</module_name>
			<name>in_buff_And_1Ux1U_1U_4_25</name>
			<instance_name>in_buff_And_1Ux1U_1U_4_25</instance_name>
			<source_loc>5180</source_loc>
			<thread>_fifo_write</thread>
			<dissolved_to>in_buff_And_1Ux1U_1U_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4955</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4919</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_MuxSubi1u3u3u1_4</module_name>
			<name>in_buff_MuxSubi1u3u3u1_4_13</name>
			<instance_name>in_buff_MuxSubi1u3u3u1_4_13</instance_name>
			<source_loc>4955</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>in_buff_MuxSubi1u3u3u1_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4959</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4920</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_N_Mux_3_2_23_4</module_name>
			<name>in_buff_N_Mux_3_2_23_4_14</name>
			<instance_name>in_buff_N_Mux_3_2_23_4_14</instance_name>
			<source_loc>4959</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>in_buff_N_Mux_3_2_23_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4960</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4921</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_N_Mux_3_2_23_4</module_name>
			<name>in_buff_N_Mux_3_2_23_4_15</name>
			<instance_name>in_buff_N_Mux_3_2_23_4_15</instance_name>
			<source_loc>4960</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>in_buff_N_Mux_3_2_23_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4961</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4909,4913</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_Nei7u3_4</module_name>
			<name>in_buff_Nei7u3_4_6</name>
			<instance_name>in_buff_Nei7u3_4_6</instance_name>
			<source_loc>4961</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>in_buff_Nei7u3_4_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>4963</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4907,4916</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_OrReduction_3U_1U_4</module_name>
			<name>in_buff_OrReduction_3U_1U_4_5</name>
			<instance_name>in_buff_OrReduction_3U_1U_4_5</instance_name>
			<source_loc>4963</source_loc>
			<thread>_fifo_cnt</thread>
			<dissolved_to>in_buff_OrReduction_3U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5008</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4984</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_And_1Ux1U_1U_4</module_name>
			<name>in_buff_And_1Ux1U_1U_4_17</name>
			<instance_name>in_buff_And_1Ux1U_1U_4_17</instance_name>
			<source_loc>5008</source_loc>
			<thread>_fifo_read</thread>
			<dissolved_to>in_buff_And_1Ux1U_1U_4_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5011</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4985</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_And_1Ux1U_1U_4</module_name>
			<name>in_buff_And_1Ux1U_1U_4_18</name>
			<instance_name>in_buff_And_1Ux1U_1U_4_18</instance_name>
			<source_loc>5011</source_loc>
			<thread>_fifo_read</thread>
			<dissolved_to>in_buff_And_1Ux1U_1U_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5015</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4998</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_N_MuxB_1024_8_25_4</module_name>
			<name>in_buff_N_MuxB_1024_8_25_4_19</name>
			<instance_name>in_buff_N_MuxB_1024_8_25_4_19</instance_name>
			<source_loc>5015</source_loc>
			<thread>_fifo_read</thread>
			<dissolved_to>in_buff_N_MuxB_1024_8_25_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5017</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>4983</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_OrReduction_3U_1U_4</module_name>
			<name>in_buff_OrReduction_3U_1U_4_16</name>
			<instance_name>in_buff_OrReduction_3U_1U_4_16</instance_name>
			<source_loc>5017</source_loc>
			<thread>_fifo_read</thread>
			<dissolved_to>in_buff_OrReduction_3U_1U_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5053</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5037</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_And_1Ux1U_1U_4</module_name>
			<name>in_buff_And_1Ux1U_1U_4_21</name>
			<instance_name>in_buff_And_1Ux1U_1U_4_21</instance_name>
			<source_loc>5053</source_loc>
			<thread>_wr_ptr</thread>
			<dissolved_to>in_buff_And_1Ux1U_1U_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5054</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5038</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_MuxAdd2i1u3u3u1_4</module_name>
			<name>in_buff_MuxAdd2i1u3u3u1_4_22</name>
			<instance_name>in_buff_MuxAdd2i1u3u3u1_4_22</instance_name>
			<source_loc>5054</source_loc>
			<thread>_wr_ptr</thread>
			<dissolved_to>in_buff_MuxAdd2i1u3u3u1_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>5055</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>5036</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>in_buff_Nei7u3_4</module_name>
			<name>in_buff_Nei7u3_4_20</name>
			<instance_name>in_buff_Nei7u3_4_20</instance_name>
			<source_loc>5055</source_loc>
			<thread>_wr_ptr</thread>
			<dissolved_to>in_buff_Nei7u3_4_20</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 0 warnings, area=97037, bits=10513</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1446</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>333</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>28</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>258</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>288</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>160</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>160</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>60</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>50</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>15</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>19</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>15</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>15</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>1117</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>28</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>27</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>220</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>42</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>84</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>64</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>63</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>14</count>
		</message_count>
	</message_counts>
	<end_time>Thu Jan 14 20:51:05 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>4</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>6</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>16</real_time>
			<cpu_time>4</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>16</real_time>
			<cpu_time>8</cpu_time>
		</phase>
	</timers>
	<footprint>557232</footprint>
	<subprocess_footprint>802452</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
