#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Dec  8 06:37:50 2024
# Process ID: 7656
# Current directory: C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.runs/synth_1/top.vds
# Journal file: C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.runs/synth_1\vivado.jou
# Running On        :ZephyrusG14-DB
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :25131 MB
# Swap memory       :17770 MB
# Total Virtual     :42901 MB
# Available Virtual :7855 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 512.633 ; gain = 199.789
Command: read_checkpoint -auto_incremental -incremental C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/utils_1/imports/synth_1/top.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22548
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1366.547 ; gain = 448.953
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/lcd_string.v:28]
INFO: [Synth 8-11241] undeclared symbol 'lcd_avail', assumed default net type 'wire' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:86]
INFO: [Synth 8-11241] undeclared symbol 'note_encode', assumed default net type 'wire' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:161]
INFO: [Synth 8-11241] undeclared symbol 'speaker_enable', assumed default net type 'wire' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:168]
INFO: [Synth 8-11241] undeclared symbol 'seq_timer_pulse', assumed default net type 'wire' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:197]
INFO: [Synth 8-11241] undeclared symbol 'seq_timer_hold', assumed default net type 'wire' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:198]
INFO: [Synth 8-11241] undeclared symbol 'wait_timer_pulse', assumed default net type 'wire' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:219]
WARNING: [Synth 8-8895] 'note_encode' is already implicitly declared on line 161 [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:245]
WARNING: [Synth 8-8895] 'speaker_enable' is already implicitly declared on line 168 [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:246]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'lcd_ctrl' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/lcd_ctrl.v:72]
INFO: [Synth 8-9937] previous definition of design element 'lcd_ctrl' is here [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/lcd_ctrl.v:72]
INFO: [Synth 8-11241] undeclared symbol 'ready', assumed default net type 'wire' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/lcd_string.v:28]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'lcd_string' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/lcd_string.v:162]
INFO: [Synth 8-9937] previous definition of design element 'lcd_string' is here [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/lcd_string.v:162]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'binary_to_BCD' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/lab11code/binary_to_BCD.v:25]
INFO: [Synth 8-9937] previous definition of design element 'binary_to_BCD' is here [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/binary_to_BCD.v:25]
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:2]
INFO: [Synth 8-6157] synthesizing module 'lcd_string' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/lcd_string.v:11]
INFO: [Synth 8-6157] synthesizing module 'lcd_ctrl' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/lcd_ctrl.v:11]
INFO: [Synth 8-6155] done synthesizing module 'lcd_ctrl' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/lcd_ctrl.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/lcd_string.v:41]
INFO: [Synth 8-6155] done synthesizing module 'lcd_string' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/lcd_string.v:11]
WARNING: [Synth 8-7071] port 'lcd_read' of module 'lcd_string' is unconnected for instance 'LCDstringer' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:82]
WARNING: [Synth 8-7023] instance 'LCDstringer' of module 'lcd_string' has 10 connections declared, but only 9 given [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:82]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'button_ctrl' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/new/button_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'button_ctrl' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/new/button_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'led_ctrl' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/new/led_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'led_ctrl' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/new/led_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'PRNG' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/PRNG.v:1]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
INFO: [Synth 8-6157] synthesizing module 'LFSR__parameterized0' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
	Parameter FILL bound to: 16'b0000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'LFSR__parameterized0' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
INFO: [Synth 8-6157] synthesizing module 'LFSR__parameterized1' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
	Parameter FILL bound to: 16'b0000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'LFSR__parameterized1' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
INFO: [Synth 8-6157] synthesizing module 'LFSR__parameterized2' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
	Parameter FILL bound to: 16'b0000000000010001 
INFO: [Synth 8-6155] done synthesizing module 'LFSR__parameterized2' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
INFO: [Synth 8-6157] synthesizing module 'LFSR__parameterized3' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
	Parameter FILL bound to: 16'b0000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'LFSR__parameterized3' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
INFO: [Synth 8-6157] synthesizing module 'LFSR__parameterized4' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
	Parameter FILL bound to: 16'b0000000100000001 
INFO: [Synth 8-6155] done synthesizing module 'LFSR__parameterized4' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
INFO: [Synth 8-6157] synthesizing module 'LFSR__parameterized5' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
	Parameter FILL bound to: 16'b0000000100000000 
INFO: [Synth 8-6155] done synthesizing module 'LFSR__parameterized5' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
INFO: [Synth 8-6157] synthesizing module 'LFSR__parameterized6' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
	Parameter FILL bound to: 16'b0000000100010001 
INFO: [Synth 8-6155] done synthesizing module 'LFSR__parameterized6' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
INFO: [Synth 8-6157] synthesizing module 'LFSR__parameterized7' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
	Parameter FILL bound to: 16'b0000000100010000 
INFO: [Synth 8-6155] done synthesizing module 'LFSR__parameterized7' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
INFO: [Synth 8-6157] synthesizing module 'LFSR__parameterized8' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
	Parameter FILL bound to: 16'b0001000000000001 
INFO: [Synth 8-6155] done synthesizing module 'LFSR__parameterized8' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/LFSR.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PRNG' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/PRNG.v:1]
INFO: [Synth 8-6157] synthesizing module 'scale_decoder' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/scale_decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'scale_decoder' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/scale_decoder.v:1]
INFO: [Synth 8-6157] synthesizing module 'speakerselect' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/speakerselect.v:1]
INFO: [Synth 8-6155] done synthesizing module 'speakerselect' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/speakerselect.v:1]
WARNING: [Synth 8-689] width (18) of port connection 'note' does not match port width (25) of module 'speakerselect' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:167]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/new/counter.v:1]
INFO: [Synth 8-6155] done synthesizing module 'counter' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/new/counter.v:1]
INFO: [Synth 8-6157] synthesizing module 'timer' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/timer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'timer' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/timer.v:1]
INFO: [Synth 8-6157] synthesizing module 'jingle_timer' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/new/jingle_timer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'jingle_timer' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/new/jingle_timer.v:1]
WARNING: [Synth 8-689] width (4) of port connection 'factor' does not match port width (5) of module 'timer' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:223]
INFO: [Synth 8-6157] synthesizing module 'binary_to_BCD' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/lab11code/binary_to_BCD.v:1]
INFO: [Synth 8-6157] synthesizing module 'add3' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/add3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'add3' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/add3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'binary_to_BCD' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/lab11code/binary_to_BCD.v:1]
WARNING: [Synth 8-7071] port 'HUNDREDS' of module 'binary_to_BCD' is unconnected for instance 'converter' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:227]
WARNING: [Synth 8-7023] instance 'converter' of module 'binary_to_BCD' has 4 connections declared, but only 3 given [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:227]
INFO: [Synth 8-6157] synthesizing module 'seg_ctrl' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/seg_ctrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'seven_seg' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/seven_seg.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/seven_seg.v:5]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/seven_seg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'seg_ctrl' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/seg_ctrl.v:3]
WARNING: [Synth 8-689] width (2) of port connection 'D' does not match port width (4) of module 'seg_ctrl' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:239]
WARNING: [Synth 8-689] width (2) of port connection 'C' does not match port width (4) of module 'seg_ctrl' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:240]
WARNING: [Synth 8-689] width (3) of port connection 'B' does not match port width (4) of module 'seg_ctrl' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:241]
WARNING: [Synth 8-689] width (2) of port connection 'A' does not match port width (4) of module 'seg_ctrl' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:242]
INFO: [Synth 8-6157] synthesizing module 'state_machine' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/state_machine.v:1]
WARNING: [Synth 8-7071] port 'held' of module 'debouncer' is unconnected for instance 'deb_hold' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/state_machine.v:73]
WARNING: [Synth 8-7071] port 'released' of module 'debouncer' is unconnected for instance 'deb_hold' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/state_machine.v:73]
WARNING: [Synth 8-7023] instance 'deb_hold' of module 'debouncer' has 6 connections declared, but only 4 given [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/state_machine.v:73]
INFO: [Synth 8-6155] done synthesizing module 'state_machine' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/state_machine.v:1]
WARNING: [Synth 8-689] width (5) of port connection 'n_state' does not match port width (6) of module 'state_machine' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:249]
WARNING: [Synth 8-689] width (5) of port connection 'c_state' does not match port width (6) of module 'state_machine' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:249]
WARNING: [Synth 8-689] width (8) of port connection 'seq_count_int' does not match port width (5) of module 'state_machine' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:266]
WARNING: [Synth 8-689] width (8) of port connection 'rnd_count_int' does not match port width (5) of module 'state_machine' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:266]
WARNING: [Synth 8-689] width (8) of port connection 'usr_count_int' does not match port width (5) of module 'state_machine' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:267]
WARNING: [Synth 8-7071] port 'seq_rand_en' of module 'state_machine' is unconnected for instance 'sm' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:248]
WARNING: [Synth 8-7023] instance 'sm' of module 'state_machine' has 42 connections declared, but only 41 given [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:248]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:2]
WARNING: [Synth 8-7137] Register activate_d_reg in module lcd_ctrl has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/Downloads/lcd_ctrl.v:26]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v-2.0 with 1st driver pin 'sm/n_state[0]' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:2]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v-2.0 with 2nd driver pin 'GND' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:2]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v-2.0 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:2]
WARNING: [Synth 8-3917] design top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[5] driven by constant 0
WARNING: [Synth 8-7129] Port enable in module state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port seq_timer_pulse in module state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port seq_timer_hold in module state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port cheat[0] in module state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port win in module jingle_timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1484.488 ; gain = 566.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1484.488 ; gain = 566.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1484.488 ; gain = 566.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1484.488 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/constraints.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/constraints.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnU'. [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/constraints.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/constraints.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/constraints.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/constraints.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/constraints.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/constraints.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/constraints.xdc:118]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/constraints.xdc:118]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnD'. [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/constraints.xdc:119]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/constraints.xdc:119]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1581.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1581.074 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1581.074 ; gain = 663.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1581.074 ; gain = 663.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1581.074 ; gain = 663.480
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'state_machine'
WARNING: [Synth 8-327] inferring latch for variable 'count_seq_reg' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/new/jingle_timer.v:24]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                    0000000000001 |                           000001
                    RAND |                    0000000000010 |                           000010
                WAIT_SEQ |                    0000000000100 |                           000011
                     SEQ |                    0000000001000 |                           000100
                WAIT_USR |                    0000000010000 |                           001001
                  USR_IN |                    0000000100000 |                           000101
                    HOLD |                    0000001000000 |                           001011
                   CHECK |                    0000010000000 |                           001100
                    PASS |                    0000100000000 |                           000110
              CHECK_COMP |                    0001000000000 |                           001101
               USR_SCORE |                    0010000000000 |                           001010
                SEQ_COMP |                    0100000000000 |                           001000
                    FAIL |                    1000000000000 |                           000111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'one-hot' in module 'state_machine'
WARNING: [Synth 8-327] inferring latch for variable 'win_reg' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/state_machine.v:226]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1581.074 ; gain = 663.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   30 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 5     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 10    
+---Registers : 
	              128 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 21    
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input  128 Bit        Muxes := 2     
	  15 Input  128 Bit        Muxes := 2     
	  13 Input  127 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 2     
	   4 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 12    
	  13 Input   13 Bit        Muxes := 1     
	   2 Input   13 Bit        Muxes := 14    
	   2 Input    8 Bit        Muxes := 3     
	  15 Input    8 Bit        Muxes := 2     
	  13 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   4 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 7     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 24    
	  15 Input    1 Bit        Muxes := 7     
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP counter2, operation Mode is: (A:0xf5e100)*B.
DSP Report: operator counter2 is absorbed into DSP counter2.
DSP Report: operator counter2 is absorbed into DSP counter2.
DSP Report: Generating DSP hold3, operation Mode is: (A:0x7868c0)*B.
DSP Report: operator hold3 is absorbed into DSP hold3.
DSP Report: operator hold3 is absorbed into DSP hold3.
DSP Report: Generating DSP counter2, operation Mode is: (A:0xf5e100)*B.
DSP Report: operator counter2 is absorbed into DSP counter2.
DSP Report: operator counter2 is absorbed into DSP counter2.
DSP Report: Generating DSP hold3, operation Mode is: (A:0x7868c0)*B.
DSP Report: operator hold3 is absorbed into DSP hold3.
DSP Report: operator hold3 is absorbed into DSP hold3.
WARNING: [Synth 8-3917] design top has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[5] driven by constant 0
WARNING: [Synth 8-7129] Port enable in module state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port seq_timer_pulse in module state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port seq_timer_hold in module state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port cheat[0] in module state_machine is either unconnected or has no load
WARNING: [Synth 8-7129] Port win in module jingle_timer is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module top is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (count_seq_reg[11]) is unused and will be removed from module jingle_timer.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin n_state[0] with 1st driver pin 'sm/n_state[0]' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:248]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin n_state[0] with 2nd driver pin 'GND' [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:248]
CRITICAL WARNING: [Synth 8-6858] multi-driven net n_state[0] is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/ENGE220_simon_project/top.v:248]
WARNING: [Synth 8-3332] Sequential element (win_reg) is unused and will be removed from module state_machine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1581.074 ; gain = 663.480
---------------------------------------------------------------------------------
 Sort Area is  counter2_0 : 0 0 : 502 502 : Used 1 time 0
 Sort Area is  counter2_4 : 0 0 : 502 502 : Used 1 time 0
 Sort Area is  hold3_2 : 0 0 : 497 497 : Used 1 time 0
 Sort Area is  hold3_5 : 0 0 : 497 497 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|timer       | (A:0xf5e100)*B | 25     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|timer       | (A:0x7868c0)*B | 24     | 6      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|timer       | (A:0xf5e100)*B | 25     | 6      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|timer       | (A:0x7868c0)*B | 24     | 6      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1581.074 ; gain = 663.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 1581.074 ; gain = 663.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[21] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[21]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[20] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[20]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[19] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[19]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[18] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[18]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[17] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[17]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[16] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[16]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[15] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[15]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[14] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[14]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[13] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[13]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[12] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[12]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[11] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[11]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[10] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[10]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[9] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[9]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[8] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[8]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[7] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[7]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[6] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[6]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[5] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[5]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[4] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[4]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[3] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[3]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[2] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[2]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[1] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[1]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s0/timer_reg[0] ) from module (top) as it has self-loop and (\deb_s0/timer_reg[0]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[21] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[21]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[20] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[20]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[19] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[19]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[18] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[18]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[17] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[17]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[16] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[16]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[15] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[15]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[14] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[14]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[13] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[13]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[12] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[12]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[11] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[11]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[10] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[10]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[9] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[9]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[8] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[8]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[7] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[7]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[6] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[6]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[5] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[5]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[4] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[4]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[3] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[3]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[2] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[2]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[1] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[1]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s1/timer_reg[0] ) from module (top) as it has self-loop and (\deb_s1/timer_reg[0]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[21] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[21]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[20] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[20]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[19] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[19]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[18] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[18]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[17] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[17]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[16] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[16]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[15] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[15]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[14] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[14]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[13] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[13]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[12] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[12]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[11] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[11]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[10] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[10]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[9] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[9]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[8] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[8]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[7] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[7]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[6] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[6]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[5] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[5]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[4] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[4]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[3] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[3]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[2] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[2]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[1] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[1]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s2/timer_reg[0] ) from module (top) as it has self-loop and (\deb_s2/timer_reg[0]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[21] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[21]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[20] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[20]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[19] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[19]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[18] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[18]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[17] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[17]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[16] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[16]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[15] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[15]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[14] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[14]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[13] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[13]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[12] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[12]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[11] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[11]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[10] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[10]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[9] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[9]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[8] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[8]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[7] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[7]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[6] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[6]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[5] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[5]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[4] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[4]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[3] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[3]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[2] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[2]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[1] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[1]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\deb_s3/timer_reg[0] ) from module (top) as it has self-loop and (\deb_s3/timer_reg[0]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\sm/deb_hold/timer_reg[21] ) from module (top) as it has self-loop and (\sm/deb_hold/timer_reg[21]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\sm/deb_hold/timer_reg[20] ) from module (top) as it has self-loop and (\sm/deb_hold/timer_reg[20]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\sm/deb_hold/timer_reg[19] ) from module (top) as it has self-loop and (\sm/deb_hold/timer_reg[19]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\sm/deb_hold/timer_reg[18] ) from module (top) as it has self-loop and (\sm/deb_hold/timer_reg[18]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\sm/deb_hold/timer_reg[17] ) from module (top) as it has self-loop and (\sm/deb_hold/timer_reg[17]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\sm/deb_hold/timer_reg[16] ) from module (top) as it has self-loop and (\sm/deb_hold/timer_reg[16]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\sm/deb_hold/timer_reg[15] ) from module (top) as it has self-loop and (\sm/deb_hold/timer_reg[15]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\sm/deb_hold/timer_reg[14] ) from module (top) as it has self-loop and (\sm/deb_hold/timer_reg[14]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\sm/deb_hold/timer_reg[13] ) from module (top) as it has self-loop and (\sm/deb_hold/timer_reg[13]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\sm/deb_hold/timer_reg[12] ) from module (top) as it has self-loop and (\sm/deb_hold/timer_reg[12]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\sm/deb_hold/timer_reg[11] ) from module (top) as it has self-loop and (\sm/deb_hold/timer_reg[11]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Synth 8-5966] Removing register instance (\sm/deb_hold/timer_reg[10] ) from module (top) as it has self-loop and (\sm/deb_hold/timer_reg[10]__0 ) is actual driver [C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.srcs/sources_1/imports/modules/debounce.v:24]
INFO: [Common 17-14] Message 'Synth 8-5966' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:35 . Memory (MB): peak = 1581.074 ; gain = 663.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1581.074 ; gain = 663.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1581.074 ; gain = 663.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1581.074 ; gain = 663.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1581.074 ; gain = 663.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1581.074 ; gain = 663.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1581.074 ; gain = 663.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|timer       | A*B         | 24     | 4      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|timer       | A*B         | 23     | 4      | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |   104|
|3     |DSP48E1 |     2|
|4     |LUT1    |   154|
|5     |LUT2    |   258|
|6     |LUT3    |   200|
|7     |LUT4    |   100|
|8     |LUT5    |   101|
|9     |LUT6    |   204|
|10    |FDCE    |   250|
|11    |FDRE    |   504|
|12    |FDSE    |   110|
|13    |LD      |    12|
|14    |IBUF    |     9|
|15    |OBUF    |    52|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1581.074 ; gain = 663.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:38 . Memory (MB): peak = 1581.074 ; gain = 566.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 1581.074 ; gain = 663.480
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1581.074 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1581.074 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 12 instances

Synth Design complete | Checksum: d926a089
INFO: [Common 17-83] Releasing license: Synthesis
192 Infos, 52 Warnings, 15 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:56 . Memory (MB): peak = 1581.074 ; gain = 1063.582
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1581.074 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/danie/Documents/lab_9/ENGE220_simon_project/ENGE220_simon_project.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec  8 06:38:58 2024...
