{"vcs1":{"timestamp_begin":1700226142.441707060, "rt":9.43, "ut":8.54, "st":0.60}}
{"vcselab":{"timestamp_begin":1700226151.963338440, "rt":1.23, "ut":0.37, "st":0.20}}
{"link":{"timestamp_begin":1700226153.271739958, "rt":0.44, "ut":0.15, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1700226141.632651416}
{"VCS_COMP_START_TIME": 1700226141.632651416}
{"VCS_COMP_END_TIME": 1700226161.071322753}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 370200}}
{"stitch_vcselab": {"peak_mem": 240024}}
