

================================================================
== Vitis HLS Report for 'HLS_CISR_spmv_accel'
================================================================
* Date:           Fri May  6 10:40:37 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        HLS_CISR_runtime_spmv
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       34|  0.290 us|  0.340 us|   30|   35|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        4|        4|         1|          1|          1|     4|       yes|
        |- VITIS_LOOP_49_1  |        5|        5|         3|          1|          1|     4|       yes|
        |- VITIS_LOOP_68_1  |        4|        4|         2|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    417|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    771|    -|
|Memory           |        0|    -|      64|      4|    -|
|Multiplexer      |        -|    -|       -|    715|    -|
|Register         |        -|    -|     955|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    1367|   1907|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U1  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |mux_42_32_1_1_U3                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U4                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    |mux_42_32_1_1_U5                   |mux_42_32_1_1                   |        0|   0|    0|   20|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  348|  771|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |      Module      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |row_len_slot_arr_U  |row_len_slot_arr  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                  |        0|  64|   4|    0|     8|   32|     1|          256|
    +--------------------+------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln113_1_fu_892_p2    |         +|   0|  0|  39|          32|           2|
    |add_ln113_2_fu_904_p2    |         +|   0|  0|  39|          32|           2|
    |add_ln113_3_fu_916_p2    |         +|   0|  0|  39|          32|           2|
    |add_ln113_fu_880_p2      |         +|   0|  0|  39|          32|           2|
    |add_ln25_fu_420_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln49_fu_560_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln58_fu_656_p2       |         +|   0|  0|  11|           3|           3|
    |add_ln59_fu_661_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln68_fu_695_p2       |         +|   0|  0|  11|           3|           1|
    |add_ln86_fu_771_p2       |         +|   0|  0|  11|           3|           3|
    |add_ln87_fu_782_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln91_fu_844_p2       |         +|   0|  0|  39|          32|           1|
    |sub_ln58_fu_642_p2       |         -|   0|  0|  11|           1|           3|
    |icmp_ln25_fu_426_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln49_fu_566_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln55_fu_620_p2      |      icmp|   0|  0|  18|          32|           2|
    |icmp_ln68_fu_701_p2      |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln80_fu_731_p2      |      icmp|   0|  0|  18|          32|           1|
    |or_ln37_fu_445_p2        |        or|   0|  0|   4|           4|           1|
    |select_ln58_fu_648_p3    |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 417|         324|          48|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                    | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                   |  113|         23|    1|         23|
    |ap_enable_reg_pp1_iter1                     |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                     |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                     |   14|          3|    1|          3|
    |ap_sig_allocacmp_slot_row_counter_0_load_1  |    9|          2|   32|         64|
    |ap_sig_allocacmp_slot_row_counter_1_load_1  |    9|          2|   32|         64|
    |ap_sig_allocacmp_slot_row_counter_2_load_1  |    9|          2|   32|         64|
    |ap_sig_allocacmp_slot_row_counter_3_load_1  |    9|          2|   32|         64|
    |grp_fu_348_p0                               |   25|          5|   32|        160|
    |grp_fu_348_p1                               |   25|          5|   32|        160|
    |grp_fu_352_p0                               |   25|          5|   32|        160|
    |grp_fu_352_p1                               |   25|          5|   32|        160|
    |grp_load_fu_380_p1                          |   14|          3|   32|         96|
    |grp_load_fu_384_p1                          |   14|          3|   32|         96|
    |grp_load_fu_388_p1                          |   14|          3|   32|         96|
    |grp_load_fu_392_p1                          |   14|          3|   32|         96|
    |inp_vec_address0                            |   25|          5|    3|         15|
    |max_row_id                                  |    9|          2|   32|         64|
    |output_vec_address0                         |   25|          5|    3|         15|
    |output_vec_d0                               |   25|          5|   32|        160|
    |row_len_slot_arr_address0                   |   14|          3|    3|          9|
    |row_len_slot_arr_address1                   |   14|          3|    3|          9|
    |row_len_slot_arr_d0                         |   14|          3|   32|         96|
    |slot_counter_0                              |    9|          2|   32|         64|
    |slot_counter_1                              |    9|          2|   32|         64|
    |slot_counter_2                              |    9|          2|   32|         64|
    |slot_counter_3                              |    9|          2|   32|         64|
    |slot_data_arr_address0                      |   25|          5|    2|         10|
    |slot_id1_reg_326                            |    9|          2|    3|          6|
    |slot_id2_reg_337                            |    9|          2|    3|          6|
    |slot_id_reg_315                             |    9|          2|    3|          6|
    |slot_res_arr_0                              |    9|          2|   32|         64|
    |slot_res_arr_1                              |    9|          2|   32|         64|
    |slot_res_arr_2                              |    9|          2|   32|         64|
    |slot_res_arr_3                              |    9|          2|   32|         64|
    |slot_row_counter_0                          |   14|          3|   32|         96|
    |slot_row_counter_1                          |   14|          3|   32|         96|
    |slot_row_counter_2                          |   14|          3|   32|         96|
    |slot_row_counter_3                          |   14|          3|   32|         96|
    |slot_row_id_0                               |    9|          2|    3|          6|
    |slot_row_id_1                               |    9|          2|    3|          6|
    |slot_row_id_2                               |    9|          2|    3|          6|
    |slot_row_id_3                               |    9|          2|    3|          6|
    |slot_row_len_id_0                           |    9|          2|   32|         64|
    |slot_row_len_id_1                           |    9|          2|   32|         64|
    |slot_row_len_id_2                           |    9|          2|   32|         64|
    |slot_row_len_id_3                           |    9|          2|   32|         64|
    +--------------------------------------------+-----+-----------+-----+-----------+
    |Total                                       |  715|        151| 1031|       2882|
    +--------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |add_ln58_reg_1148               |   3|   0|    3|          0|
    |ap_CS_fsm                       |  22|   0|   22|          0|
    |ap_enable_reg_pp1_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1         |   1|   0|    1|          0|
    |icmp_ln55_reg_1144              |   1|   0|    1|          0|
    |icmp_ln80_reg_1166              |   1|   0|    1|          0|
    |max_row_id                      |  32|   0|   32|          0|
    |mul_1_i_reg_1283                |  32|   0|   32|          0|
    |mul_2_i_reg_1291                |  32|   0|   32|          0|
    |mul_3_i_reg_1299                |  32|   0|   32|          0|
    |mul_i_reg_1265                  |  32|   0|   32|          0|
    |reg_406                         |  32|   0|   32|          0|
    |reg_410                         |  32|   0|   32|          0|
    |shl_ln49_reg_1129               |   2|   0|    3|          1|
    |slot_arr_row_len_load_reg_1139  |  32|   0|   32|          0|
    |slot_counter_0                  |  32|   0|   32|          0|
    |slot_counter_1                  |  32|   0|   32|          0|
    |slot_counter_2                  |  32|   0|   32|          0|
    |slot_counter_3                  |  32|   0|   32|          0|
    |slot_id1_reg_326                |   3|   0|    3|          0|
    |slot_id2_reg_337                |   3|   0|    3|          0|
    |slot_id_reg_315                 |   3|   0|    3|          0|
    |slot_res_arr_0                  |  32|   0|   32|          0|
    |slot_res_arr_1                  |  32|   0|   32|          0|
    |slot_res_arr_2                  |  32|   0|   32|          0|
    |slot_res_arr_3                  |  32|   0|   32|          0|
    |slot_row_counter_0              |  32|   0|   32|          0|
    |slot_row_counter_1              |  32|   0|   32|          0|
    |slot_row_counter_2              |  32|   0|   32|          0|
    |slot_row_counter_3              |  32|   0|   32|          0|
    |slot_row_id_0                   |   3|   0|    3|          0|
    |slot_row_id_1                   |   3|   0|    3|          0|
    |slot_row_id_2                   |   3|   0|    3|          0|
    |slot_row_id_3                   |   3|   0|    3|          0|
    |slot_row_len_id_0               |  32|   0|   32|          0|
    |slot_row_len_id_1               |  32|   0|   32|          0|
    |slot_row_len_id_2               |  32|   0|   32|          0|
    |slot_row_len_id_3               |  32|   0|   32|          0|
    |trunc_ln106_1_reg_1195          |  32|   0|   32|          0|
    |trunc_ln106_2_reg_1220          |  32|   0|   32|          0|
    |trunc_ln106_3_reg_1245          |  32|   0|   32|          0|
    |trunc_ln106_reg_1180            |  32|   0|   32|          0|
    |trunc_ln58_reg_1124             |   2|   0|    2|          0|
    |trunc_ln86_reg_1162             |   2|   0|    2|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 955|   0|  956|          1|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+---------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  HLS_CISR_spmv_accel|  return value|
|cmd_start                  |   in|    1|     ap_none|            cmd_start|        scalar|
|inp_vec_address0           |  out|    3|   ap_memory|              inp_vec|         array|
|inp_vec_ce0                |  out|    1|   ap_memory|              inp_vec|         array|
|inp_vec_q0                 |   in|   32|   ap_memory|              inp_vec|         array|
|slot_data_arr_address0     |  out|    2|   ap_memory|        slot_data_arr|         array|
|slot_data_arr_ce0          |  out|    1|   ap_memory|        slot_data_arr|         array|
|slot_data_arr_q0           |   in|   64|   ap_memory|        slot_data_arr|         array|
|slot_arr_row_len_address0  |  out|    2|   ap_memory|     slot_arr_row_len|         array|
|slot_arr_row_len_ce0       |  out|    1|   ap_memory|     slot_arr_row_len|         array|
|slot_arr_row_len_q0        |   in|   32|   ap_memory|     slot_arr_row_len|         array|
|output_vec_address0        |  out|    3|   ap_memory|           output_vec|         array|
|output_vec_ce0             |  out|    1|   ap_memory|           output_vec|         array|
|output_vec_we0             |  out|    1|   ap_memory|           output_vec|         array|
|output_vec_d0              |  out|   32|   ap_memory|           output_vec|         array|
+---------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 3, States = { 4 5 6 }
  Pipeline-2 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 3 2 
2 --> 3 2 
3 --> 4 
4 --> 7 5 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 10 9 
9 --> 8 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty"   --->   Operation 26 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cmd_start"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cmd_start, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inp_vec, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inp_vec"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %slot_data_arr, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %slot_data_arr"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %slot_arr_row_len, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %slot_arr_row_len"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_vec, void @empty_2, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_vec"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cmd_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmd_start" [HLS_CISR_spmv_accel.c:136]   --->   Operation 37 'read' 'cmd_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %cmd_start_read, void %initialize.exit, void" [HLS_CISR_spmv_accel.c:21]   --->   Operation 38 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 0, i32 %max_row_id" [HLS_CISR_spmv_accel.c:23]   --->   Operation 39 'store' 'store_ln23' <Predicate = (cmd_start_read)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%br_ln25 = br void" [HLS_CISR_spmv_accel.c:25]   --->   Operation 40 'br' 'br_ln25' <Predicate = (cmd_start_read)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%slot_id = phi i3 %add_ln25, void %.split61021, i3 0, void" [HLS_CISR_spmv_accel.c:25]   --->   Operation 41 'phi' 'slot_id' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.65ns)   --->   "%add_ln25 = add i3 %slot_id, i3 1" [HLS_CISR_spmv_accel.c:25]   --->   Operation 42 'add' 'add_ln25' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 43 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (1.13ns)   --->   "%icmp_ln25 = icmp_eq  i3 %slot_id, i3 4" [HLS_CISR_spmv_accel.c:25]   --->   Operation 44 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split6, void %initialize.exit.loopexit" [HLS_CISR_spmv_accel.c:25]   --->   Operation 46 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %slot_id, i1 0" [HLS_CISR_spmv_accel.c:37]   --->   Operation 47 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %tmp_2" [HLS_CISR_spmv_accel.c:37]   --->   Operation 48 'zext' 'zext_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_2 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln37" [HLS_CISR_spmv_accel.c:37]   --->   Operation 49 'getelementptr' 'row_len_slot_arr_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%or_ln37 = or i4 %tmp_2, i4 1" [HLS_CISR_spmv_accel.c:37]   --->   Operation 50 'or' 'or_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i60.i4, i60 0, i4 %or_ln37" [HLS_CISR_spmv_accel.c:37]   --->   Operation 51 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_3 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %tmp_3" [HLS_CISR_spmv_accel.c:37]   --->   Operation 52 'getelementptr' 'row_len_slot_arr_addr_3' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [HLS_CISR_spmv_accel.c:25]   --->   Operation 53 'specloopname' 'specloopname_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i3 %slot_id" [HLS_CISR_spmv_accel.c:29]   --->   Operation 54 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.30ns)   --->   "%switch_ln29 = switch i2 %trunc_ln29, void %branch31, i2 0, void %branch28, i2 1, void %branch29, i2 2, void %branch30" [HLS_CISR_spmv_accel.c:29]   --->   Operation 55 'switch' 'switch_ln29' <Predicate = (!icmp_ln25)> <Delay = 1.30>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:29]   --->   Operation 56 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:30]   --->   Operation 57 'store' 'store_ln30' <Predicate = (!icmp_ln25 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:31]   --->   Operation 58 'store' 'store_ln31' <Predicate = (!icmp_ln25 & trunc_ln29 == 2)> <Delay = 1.70>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:32]   --->   Operation 59 'store' 'store_ln32' <Predicate = (!icmp_ln25 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_2" [HLS_CISR_spmv_accel.c:33]   --->   Operation 60 'store' 'store_ln33' <Predicate = (!icmp_ln25 & trunc_ln29 == 2)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split61021"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln25 & trunc_ln29 == 2)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:29]   --->   Operation 62 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:30]   --->   Operation 63 'store' 'store_ln30' <Predicate = (!icmp_ln25 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 64 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:31]   --->   Operation 64 'store' 'store_ln31' <Predicate = (!icmp_ln25 & trunc_ln29 == 1)> <Delay = 1.70>
ST_2 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:32]   --->   Operation 65 'store' 'store_ln32' <Predicate = (!icmp_ln25 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:33]   --->   Operation 66 'store' 'store_ln33' <Predicate = (!icmp_ln25 & trunc_ln29 == 1)> <Delay = 1.58>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split61021"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!icmp_ln25 & trunc_ln29 == 1)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:29]   --->   Operation 68 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:30]   --->   Operation 69 'store' 'store_ln30' <Predicate = (!icmp_ln25 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 70 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:31]   --->   Operation 70 'store' 'store_ln31' <Predicate = (!icmp_ln25 & trunc_ln29 == 0)> <Delay = 1.70>
ST_2 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:32]   --->   Operation 71 'store' 'store_ln32' <Predicate = (!icmp_ln25 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 72 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:33]   --->   Operation 72 'store' 'store_ln33' <Predicate = (!icmp_ln25 & trunc_ln29 == 0)> <Delay = 1.58>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split61021"   --->   Operation 73 'br' 'br_ln0' <Predicate = (!icmp_ln25 & trunc_ln29 == 0)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln29 = store i32 0, i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:29]   --->   Operation 74 'store' 'store_ln29' <Predicate = (!icmp_ln25 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln30 = store i32 0, i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:30]   --->   Operation 75 'store' 'store_ln30' <Predicate = (!icmp_ln25 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 76 [1/1] (1.70ns)   --->   "%store_ln31 = store i32 0, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:31]   --->   Operation 76 'store' 'store_ln31' <Predicate = (!icmp_ln25 & trunc_ln29 == 3)> <Delay = 1.70>
ST_2 : Operation 77 [1/1] (1.58ns)   --->   "%store_ln32 = store i32 0, i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:32]   --->   Operation 77 'store' 'store_ln32' <Predicate = (!icmp_ln25 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln33 = store i3 0, i3 %slot_row_id_3" [HLS_CISR_spmv_accel.c:33]   --->   Operation 78 'store' 'store_ln33' <Predicate = (!icmp_ln25 & trunc_ln29 == 3)> <Delay = 1.58>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split61021"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!icmp_ln25 & trunc_ln29 == 3)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_2" [HLS_CISR_spmv_accel.c:37]   --->   Operation 80 'store' 'store_ln37' <Predicate = (!icmp_ln25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 81 [1/1] (2.32ns)   --->   "%store_ln37 = store i32 0, i3 %row_len_slot_arr_addr_3" [HLS_CISR_spmv_accel.c:37]   --->   Operation 81 'store' 'store_ln37' <Predicate = (!icmp_ln25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 82 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %initialize.exit"   --->   Operation 83 'br' 'br_ln0' <Predicate = (cmd_start_read)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.58ns)   --->   "%br_ln49 = br void" [HLS_CISR_spmv_accel.c:49]   --->   Operation 84 'br' 'br_ln49' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%slot_id1 = phi i3 %add_ln49, void %.split2._crit_edge, i3 0, void %initialize.exit" [HLS_CISR_spmv_accel.c:49]   --->   Operation 85 'phi' 'slot_id1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (1.65ns)   --->   "%add_ln49 = add i3 %slot_id1, i3 1" [HLS_CISR_spmv_accel.c:49]   --->   Operation 86 'add' 'add_ln49' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 87 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (1.13ns)   --->   "%icmp_ln49 = icmp_eq  i3 %slot_id1, i3 4" [HLS_CISR_spmv_accel.c:49]   --->   Operation 88 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%empty_22 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 89 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %.split2, void %store_row_len_arr.exit.preheader" [HLS_CISR_spmv_accel.c:49]   --->   Operation 90 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%slot_id1_cast = zext i3 %slot_id1" [HLS_CISR_spmv_accel.c:49]   --->   Operation 91 'zext' 'slot_id1_cast' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i3 %slot_id1" [HLS_CISR_spmv_accel.c:58]   --->   Operation 92 'trunc' 'trunc_ln58' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln49 = shl i3 %slot_id1, i3 1" [HLS_CISR_spmv_accel.c:49]   --->   Operation 93 'shl' 'shl_ln49' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%slot_arr_row_len_addr = getelementptr i32 %slot_arr_row_len, i64 0, i64 %slot_id1_cast" [HLS_CISR_spmv_accel.c:55]   --->   Operation 94 'getelementptr' 'slot_arr_row_len_addr' <Predicate = (!icmp_ln49)> <Delay = 0.00>
ST_4 : Operation 95 [2/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i2 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:55]   --->   Operation 95 'load' 'slot_arr_row_len_load' <Predicate = (!icmp_ln49)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 96 'br' 'br_ln0' <Predicate = (!icmp_ln49)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 6.38>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln49 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [HLS_CISR_spmv_accel.c:49]   --->   Operation 97 'specloopname' 'specloopname_ln49' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%slot_counter_0_load = load i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:53]   --->   Operation 98 'load' 'slot_counter_0_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%slot_counter_1_load = load i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:53]   --->   Operation 99 'load' 'slot_counter_1_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%slot_counter_2_load = load i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:53]   --->   Operation 100 'load' 'slot_counter_2_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%slot_counter_3_load = load i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:53]   --->   Operation 101 'load' 'slot_counter_3_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (1.82ns)   --->   "%slot_row_count = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_counter_0_load, i32 %slot_counter_1_load, i32 %slot_counter_2_load, i32 %slot_counter_3_load, i2 %trunc_ln58" [HLS_CISR_spmv_accel.c:53]   --->   Operation 102 'mux' 'slot_row_count' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i32 %slot_row_count" [HLS_CISR_spmv_accel.c:53]   --->   Operation 103 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/2] (2.32ns)   --->   "%slot_arr_row_len_load = load i2 %slot_arr_row_len_addr" [HLS_CISR_spmv_accel.c:55]   --->   Operation 104 'load' 'slot_arr_row_len_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4> <RAM>
ST_5 : Operation 105 [1/1] (2.47ns)   --->   "%icmp_ln55 = icmp_eq  i32 %slot_arr_row_len_load, i32 4294967295" [HLS_CISR_spmv_accel.c:55]   --->   Operation 105 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void, void %.split2._crit_edge" [HLS_CISR_spmv_accel.c:55]   --->   Operation 106 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln58)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %slot_row_count, i32 31" [HLS_CISR_spmv_accel.c:58]   --->   Operation 107 'bitselect' 'tmp_4' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%p_and_f_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 0, i1 %trunc_ln53" [HLS_CISR_spmv_accel.c:58]   --->   Operation 108 'bitconcatenate' 'p_and_f_cast' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (1.65ns)   --->   "%sub_ln58 = sub i3 0, i3 %p_and_f_cast" [HLS_CISR_spmv_accel.c:58]   --->   Operation 109 'sub' 'sub_ln58' <Predicate = (!icmp_ln55)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln58)   --->   "%select_ln58 = select i1 %tmp_4, i3 %sub_ln58, i3 %p_and_f_cast" [HLS_CISR_spmv_accel.c:58]   --->   Operation 110 'select' 'select_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (1.65ns) (out node of the LUT)   --->   "%add_ln58 = add i3 %shl_ln49, i3 %select_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 111 'add' 'add_ln58' <Predicate = (!icmp_ln55)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (2.55ns)   --->   "%add_ln59 = add i32 %slot_row_count, i32 1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 112 'add' 'add_ln59' <Predicate = (!icmp_ln55)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (1.30ns)   --->   "%switch_ln59 = switch i2 %trunc_ln58, void %branch35, i2 0, void %branch32, i2 1, void %branch33, i2 2, void %branch34" [HLS_CISR_spmv_accel.c:59]   --->   Operation 113 'switch' 'switch_ln59' <Predicate = (!icmp_ln55)> <Delay = 1.30>
ST_5 : Operation 114 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59, i32 %slot_counter_2" [HLS_CISR_spmv_accel.c:59]   --->   Operation 114 'store' 'store_ln59' <Predicate = (!icmp_ln55 & trunc_ln58 == 2)> <Delay = 1.58>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln59 = br void" [HLS_CISR_spmv_accel.c:59]   --->   Operation 115 'br' 'br_ln59' <Predicate = (!icmp_ln55 & trunc_ln58 == 2)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59, i32 %slot_counter_1" [HLS_CISR_spmv_accel.c:59]   --->   Operation 116 'store' 'store_ln59' <Predicate = (!icmp_ln55 & trunc_ln58 == 1)> <Delay = 1.58>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln59 = br void" [HLS_CISR_spmv_accel.c:59]   --->   Operation 117 'br' 'br_ln59' <Predicate = (!icmp_ln55 & trunc_ln58 == 1)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59, i32 %slot_counter_0" [HLS_CISR_spmv_accel.c:59]   --->   Operation 118 'store' 'store_ln59' <Predicate = (!icmp_ln55 & trunc_ln58 == 0)> <Delay = 1.58>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln59 = br void" [HLS_CISR_spmv_accel.c:59]   --->   Operation 119 'br' 'br_ln59' <Predicate = (!icmp_ln55 & trunc_ln58 == 0)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln59 = store i32 %add_ln59, i32 %slot_counter_3" [HLS_CISR_spmv_accel.c:59]   --->   Operation 120 'store' 'store_ln59' <Predicate = (!icmp_ln55 & trunc_ln58 == 3)> <Delay = 1.58>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln59 = br void" [HLS_CISR_spmv_accel.c:59]   --->   Operation 121 'br' 'br_ln59' <Predicate = (!icmp_ln55 & trunc_ln58 == 3)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln60 = br void %.split2._crit_edge" [HLS_CISR_spmv_accel.c:60]   --->   Operation 122 'br' 'br_ln60' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i3 %add_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 123 'zext' 'zext_ln58' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln58" [HLS_CISR_spmv_accel.c:58]   --->   Operation 124 'getelementptr' 'row_len_slot_arr_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln58 = store i32 %slot_arr_row_len_load, i3 %row_len_slot_arr_addr" [HLS_CISR_spmv_accel.c:58]   --->   Operation 125 'store' 'store_ln58' <Predicate = (!icmp_ln55)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 7 <SV = 4> <Delay = 1.58>
ST_7 : Operation 126 [1/1] (1.58ns)   --->   "%br_ln0 = br void %store_row_len_arr.exit"   --->   Operation 126 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 8 <SV = 5> <Delay = 6.86>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%slot_id2 = phi i3 %add_ln68, void %.split._crit_edge, i3 0, void %store_row_len_arr.exit.preheader" [HLS_CISR_spmv_accel.c:68]   --->   Operation 127 'phi' 'slot_id2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (1.65ns)   --->   "%add_ln68 = add i3 %slot_id2, i3 1" [HLS_CISR_spmv_accel.c:68]   --->   Operation 128 'add' 'add_ln68' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 129 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (1.13ns)   --->   "%icmp_ln68 = icmp_eq  i3 %slot_id2, i3 4" [HLS_CISR_spmv_accel.c:68]   --->   Operation 130 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 131 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 131 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split, void %CISR_decoder.exit" [HLS_CISR_spmv_accel.c:68]   --->   Operation 132 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%trunc_ln86 = trunc i3 %slot_id2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 133 'trunc' 'trunc_ln86' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln68 = shl i3 %slot_id2, i3 1" [HLS_CISR_spmv_accel.c:68]   --->   Operation 134 'shl' 'shl_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [HLS_CISR_spmv_accel.c:68]   --->   Operation 135 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load_1 = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 136 'load' 'slot_row_counter_0_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load_1 = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:80]   --->   Operation 137 'load' 'slot_row_counter_1_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%slot_row_counter_2_load_1 = load i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:80]   --->   Operation 138 'load' 'slot_row_counter_2_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "%slot_row_counter_3_load_1 = load i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:80]   --->   Operation 139 'load' 'slot_row_counter_3_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (1.82ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_counter_0_load_1, i32 %slot_row_counter_1_load_1, i32 %slot_row_counter_2_load_1, i32 %slot_row_counter_3_load_1, i2 %trunc_ln86" [HLS_CISR_spmv_accel.c:80]   --->   Operation 140 'mux' 'tmp' <Predicate = (!icmp_ln68)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (2.47ns)   --->   "%icmp_ln80 = icmp_eq  i32 %tmp, i32 0" [HLS_CISR_spmv_accel.c:80]   --->   Operation 141 'icmp' 'icmp_ln80' <Predicate = (!icmp_ln68)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %.split._crit_edge, void" [HLS_CISR_spmv_accel.c:80]   --->   Operation 142 'br' 'br_ln80' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_8 : Operation 143 [1/1] (1.30ns)   --->   "%switch_ln83 = switch i2 %trunc_ln86, void %branch27, i2 0, void %branch24, i2 1, void %branch25, i2 2, void %branch26" [HLS_CISR_spmv_accel.c:83]   --->   Operation 143 'switch' 'switch_ln83' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.30>
ST_8 : Operation 144 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:83]   --->   Operation 144 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 1.58>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 145 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:83]   --->   Operation 146 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 1.58>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 147 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:83]   --->   Operation 148 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 1.58>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 149 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (1.58ns)   --->   "%store_ln83 = store i32 0, i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:83]   --->   Operation 150 'store' 'store_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 1.58>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln83 = br void" [HLS_CISR_spmv_accel.c:83]   --->   Operation 151 'br' 'br_ln83' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%slot_row_len_id_0_load = load i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:86]   --->   Operation 152 'load' 'slot_row_len_id_0_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns)   --->   "%slot_row_len_id_1_load = load i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 153 'load' 'slot_row_len_id_1_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns)   --->   "%slot_row_len_id_2_load = load i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 154 'load' 'slot_row_len_id_2_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%slot_row_len_id_3_load = load i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:86]   --->   Operation 155 'load' 'slot_row_len_id_3_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (1.82ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %slot_row_len_id_0_load, i32 %slot_row_len_id_1_load, i32 %slot_row_len_id_2_load, i32 %slot_row_len_id_3_load, i2 %trunc_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 156 'mux' 'tmp_1' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln86_1 = trunc i32 %tmp_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 157 'trunc' 'trunc_ln86_1' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (1.65ns)   --->   "%add_ln86 = add i3 %shl_ln68, i3 %trunc_ln86_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 158 'add' 'add_ln86' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln86 = zext i3 %add_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 159 'zext' 'zext_ln86' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 160 [1/1] (0.00ns)   --->   "%row_len_slot_arr_addr_1 = getelementptr i32 %row_len_slot_arr, i64 0, i64 %zext_ln86" [HLS_CISR_spmv_accel.c:86]   --->   Operation 160 'getelementptr' 'row_len_slot_arr_addr_1' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 161 [2/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 161 'load' 'row_len_slot_arr_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_8 : Operation 162 [1/1] (1.30ns)   --->   "%switch_ln86 = switch i2 %trunc_ln86, void %branch19, i2 0, void %branch16, i2 1, void %branch17, i2 2, void %branch18" [HLS_CISR_spmv_accel.c:86]   --->   Operation 162 'switch' 'switch_ln86' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.30>
ST_8 : Operation 163 [1/1] (2.55ns)   --->   "%add_ln87 = add i32 %tmp_1, i32 1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 163 'add' 'add_ln87' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (1.30ns)   --->   "%switch_ln87 = switch i2 %trunc_ln86, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2" [HLS_CISR_spmv_accel.c:87]   --->   Operation 164 'switch' 'switch_ln87' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.30>
ST_8 : Operation 165 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_2" [HLS_CISR_spmv_accel.c:87]   --->   Operation 165 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 1.58>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 166 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_1" [HLS_CISR_spmv_accel.c:87]   --->   Operation 167 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 1.58>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 168 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_0" [HLS_CISR_spmv_accel.c:87]   --->   Operation 169 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 1.58>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 170 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %add_ln87, i32 %slot_row_len_id_3" [HLS_CISR_spmv_accel.c:87]   --->   Operation 171 'store' 'store_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 1.58>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln87 = br void" [HLS_CISR_spmv_accel.c:87]   --->   Operation 172 'br' 'br_ln87' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%max_row_id_load = load i32 %max_row_id" [HLS_CISR_spmv_accel.c:90]   --->   Operation 173 'load' 'max_row_id_load' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i32 %max_row_id_load" [HLS_CISR_spmv_accel.c:90]   --->   Operation 174 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (1.30ns)   --->   "%switch_ln90 = switch i2 %trunc_ln86, void %branch11, i2 0, void %branch8, i2 1, void %branch9, i2 2, void %branch10" [HLS_CISR_spmv_accel.c:90]   --->   Operation 175 'switch' 'switch_ln90' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.30>
ST_8 : Operation 176 [1/1] (1.58ns)   --->   "%store_ln90 = store i3 %trunc_ln90, i3 %slot_row_id_2" [HLS_CISR_spmv_accel.c:90]   --->   Operation 176 'store' 'store_ln90' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 1.58>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln90 = br void" [HLS_CISR_spmv_accel.c:90]   --->   Operation 177 'br' 'br_ln90' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 2)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (1.58ns)   --->   "%store_ln90 = store i3 %trunc_ln90, i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:90]   --->   Operation 178 'store' 'store_ln90' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 1.58>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln90 = br void" [HLS_CISR_spmv_accel.c:90]   --->   Operation 179 'br' 'br_ln90' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 1)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (1.58ns)   --->   "%store_ln90 = store i3 %trunc_ln90, i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:90]   --->   Operation 180 'store' 'store_ln90' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 1.58>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln90 = br void" [HLS_CISR_spmv_accel.c:90]   --->   Operation 181 'br' 'br_ln90' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 0)> <Delay = 0.00>
ST_8 : Operation 182 [1/1] (1.58ns)   --->   "%store_ln90 = store i3 %trunc_ln90, i3 %slot_row_id_3" [HLS_CISR_spmv_accel.c:90]   --->   Operation 182 'store' 'store_ln90' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 1.58>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln90 = br void" [HLS_CISR_spmv_accel.c:90]   --->   Operation 183 'br' 'br_ln90' <Predicate = (!icmp_ln68 & icmp_ln80 & trunc_ln86 == 3)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (2.55ns)   --->   "%add_ln91 = add i32 %max_row_id_load, i32 1" [HLS_CISR_spmv_accel.c:91]   --->   Operation 184 'add' 'add_ln91' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 185 [1/1] (1.58ns)   --->   "%store_ln91 = store i32 %add_ln91, i32 %max_row_id" [HLS_CISR_spmv_accel.c:91]   --->   Operation 185 'store' 'store_ln91' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 1.58>
ST_8 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln93 = br void %.split._crit_edge" [HLS_CISR_spmv_accel.c:93]   --->   Operation 186 'br' 'br_ln93' <Predicate = (!icmp_ln68 & icmp_ln80)> <Delay = 0.00>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %store_row_len_arr.exit"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 9 <SV = 6> <Delay = 4.02>
ST_9 : Operation 188 [1/2] (2.32ns)   --->   "%row_len_slot_arr_load = load i3 %row_len_slot_arr_addr_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 188 'load' 'row_len_slot_arr_load' <Predicate = (icmp_ln80)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_9 : Operation 189 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:86]   --->   Operation 189 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 2)> <Delay = 1.70>
ST_9 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 190 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 2)> <Delay = 0.00>
ST_9 : Operation 191 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:86]   --->   Operation 191 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 1)> <Delay = 1.70>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 192 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 1)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:86]   --->   Operation 193 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 0)> <Delay = 1.70>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 194 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 0)> <Delay = 0.00>
ST_9 : Operation 195 [1/1] (1.70ns)   --->   "%store_ln86 = store i32 %row_len_slot_arr_load, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:86]   --->   Operation 195 'store' 'store_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 3)> <Delay = 1.70>
ST_9 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln86 = br void" [HLS_CISR_spmv_accel.c:86]   --->   Operation 196 'br' 'br_ln86' <Predicate = (icmp_ln80 & trunc_ln86 == 3)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 4.25>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%slot_data_arr_addr = getelementptr i64 %slot_data_arr, i64 0, i64 0" [HLS_CISR_spmv_accel.c:106]   --->   Operation 197 'getelementptr' 'slot_data_arr_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [2/2] (2.32ns)   --->   "%slot_data_arr_load = load i2 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:106]   --->   Operation 198 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%slot_row_counter_0_load = load i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:113]   --->   Operation 199 'load' 'slot_row_counter_0_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (2.55ns)   --->   "%add_ln113 = add i32 %slot_row_counter_0_load, i32 4294967295" [HLS_CISR_spmv_accel.c:113]   --->   Operation 200 'add' 'add_ln113' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 201 [1/1] (1.70ns)   --->   "%store_ln113 = store i32 %add_ln113, i32 %slot_row_counter_0" [HLS_CISR_spmv_accel.c:113]   --->   Operation 201 'store' 'store_ln113' <Predicate = true> <Delay = 1.70>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%slot_row_counter_1_load = load i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:113]   --->   Operation 202 'load' 'slot_row_counter_1_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (2.55ns)   --->   "%add_ln113_1 = add i32 %slot_row_counter_1_load, i32 4294967295" [HLS_CISR_spmv_accel.c:113]   --->   Operation 203 'add' 'add_ln113_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 204 [1/1] (1.70ns)   --->   "%store_ln113 = store i32 %add_ln113_1, i32 %slot_row_counter_1" [HLS_CISR_spmv_accel.c:113]   --->   Operation 204 'store' 'store_ln113' <Predicate = true> <Delay = 1.70>
ST_10 : Operation 205 [1/1] (0.00ns)   --->   "%slot_row_counter_2_load = load i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:113]   --->   Operation 205 'load' 'slot_row_counter_2_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 206 [1/1] (2.55ns)   --->   "%add_ln113_2 = add i32 %slot_row_counter_2_load, i32 4294967295" [HLS_CISR_spmv_accel.c:113]   --->   Operation 206 'add' 'add_ln113_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [1/1] (1.70ns)   --->   "%store_ln113 = store i32 %add_ln113_2, i32 %slot_row_counter_2" [HLS_CISR_spmv_accel.c:113]   --->   Operation 207 'store' 'store_ln113' <Predicate = true> <Delay = 1.70>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%slot_row_counter_3_load = load i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:113]   --->   Operation 208 'load' 'slot_row_counter_3_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (2.55ns)   --->   "%add_ln113_3 = add i32 %slot_row_counter_3_load, i32 4294967295" [HLS_CISR_spmv_accel.c:113]   --->   Operation 209 'add' 'add_ln113_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [1/1] (1.70ns)   --->   "%store_ln113 = store i32 %add_ln113_3, i32 %slot_row_counter_3" [HLS_CISR_spmv_accel.c:113]   --->   Operation 210 'store' 'store_ln113' <Predicate = true> <Delay = 1.70>

State 11 <SV = 7> <Delay = 4.64>
ST_11 : Operation 211 [1/2] (2.32ns)   --->   "%slot_data_arr_load = load i2 %slot_data_arr_addr" [HLS_CISR_spmv_accel.c:106]   --->   Operation 211 'load' 'slot_data_arr_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %slot_data_arr_load" [HLS_CISR_spmv_accel.c:106]   --->   Operation 212 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load, i32 32, i32 34" [HLS_CISR_spmv_accel.c:110]   --->   Operation 213 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i3 %trunc_ln3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 214 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%inp_vec_addr = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln110" [HLS_CISR_spmv_accel.c:110]   --->   Operation 215 'getelementptr' 'inp_vec_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 216 [2/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:110]   --->   Operation 216 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_1 = getelementptr i64 %slot_data_arr, i64 0, i64 1" [HLS_CISR_spmv_accel.c:106]   --->   Operation 217 'getelementptr' 'slot_data_arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 218 [2/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i2 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:106]   --->   Operation 218 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 12 <SV = 8> <Delay = 4.64>
ST_12 : Operation 219 [1/2] (2.32ns)   --->   "%inp_vec_load = load i3 %inp_vec_addr" [HLS_CISR_spmv_accel.c:110]   --->   Operation 219 'load' 'inp_vec_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 220 [1/2] (2.32ns)   --->   "%slot_data_arr_load_1 = load i2 %slot_data_arr_addr_1" [HLS_CISR_spmv_accel.c:106]   --->   Operation 220 'load' 'slot_data_arr_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_12 : Operation 221 [1/1] (0.00ns)   --->   "%trunc_ln106_1 = trunc i64 %slot_data_arr_load_1" [HLS_CISR_spmv_accel.c:106]   --->   Operation 221 'trunc' 'trunc_ln106_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln110_1 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_1, i32 32, i32 34" [HLS_CISR_spmv_accel.c:110]   --->   Operation 222 'partselect' 'trunc_ln110_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i3 %trunc_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 223 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%inp_vec_addr_1 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 224 'getelementptr' 'inp_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 225 [2/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 225 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_2 = getelementptr i64 %slot_data_arr, i64 0, i64 2" [HLS_CISR_spmv_accel.c:106]   --->   Operation 226 'getelementptr' 'slot_data_arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 227 [2/2] (2.32ns)   --->   "%slot_data_arr_load_2 = load i2 %slot_data_arr_addr_2" [HLS_CISR_spmv_accel.c:106]   --->   Operation 227 'load' 'slot_data_arr_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 13 <SV = 9> <Delay = 5.70>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%matrix_val = bitcast i32 %trunc_ln106" [HLS_CISR_spmv_accel.c:106]   --->   Operation 228 'bitcast' 'matrix_val' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%bitcast_ln110 = bitcast i32 %inp_vec_load" [HLS_CISR_spmv_accel.c:110]   --->   Operation 229 'bitcast' 'bitcast_ln110' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 230 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln110" [HLS_CISR_spmv_accel.c:110]   --->   Operation 230 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 231 [1/2] (2.32ns)   --->   "%inp_vec_load_1 = load i3 %inp_vec_addr_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 231 'load' 'inp_vec_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 232 [1/2] (2.32ns)   --->   "%slot_data_arr_load_2 = load i2 %slot_data_arr_addr_2" [HLS_CISR_spmv_accel.c:106]   --->   Operation 232 'load' 'slot_data_arr_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln106_2 = trunc i64 %slot_data_arr_load_2" [HLS_CISR_spmv_accel.c:106]   --->   Operation 233 'trunc' 'trunc_ln106_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln110_2 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_2, i32 32, i32 34" [HLS_CISR_spmv_accel.c:110]   --->   Operation 234 'partselect' 'trunc_ln110_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln110_2 = zext i3 %trunc_ln110_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 235 'zext' 'zext_ln110_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%inp_vec_addr_2 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln110_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 236 'getelementptr' 'inp_vec_addr_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 237 [2/2] (2.32ns)   --->   "%inp_vec_load_2 = load i3 %inp_vec_addr_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 237 'load' 'inp_vec_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_13 : Operation 238 [1/1] (0.00ns)   --->   "%slot_data_arr_addr_3 = getelementptr i64 %slot_data_arr, i64 0, i64 3" [HLS_CISR_spmv_accel.c:106]   --->   Operation 238 'getelementptr' 'slot_data_arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 239 [2/2] (2.32ns)   --->   "%slot_data_arr_load_3 = load i2 %slot_data_arr_addr_3" [HLS_CISR_spmv_accel.c:106]   --->   Operation 239 'load' 'slot_data_arr_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>

State 14 <SV = 10> <Delay = 5.70>
ST_14 : Operation 240 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln110" [HLS_CISR_spmv_accel.c:110]   --->   Operation 240 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%matrix_val_1 = bitcast i32 %trunc_ln106_1" [HLS_CISR_spmv_accel.c:106]   --->   Operation 241 'bitcast' 'matrix_val_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 242 [1/1] (0.00ns)   --->   "%bitcast_ln110_1 = bitcast i32 %inp_vec_load_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 242 'bitcast' 'bitcast_ln110_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 243 [4/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 243 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 244 [1/2] (2.32ns)   --->   "%inp_vec_load_2 = load i3 %inp_vec_addr_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 244 'load' 'inp_vec_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_14 : Operation 245 [1/2] (2.32ns)   --->   "%slot_data_arr_load_3 = load i2 %slot_data_arr_addr_3" [HLS_CISR_spmv_accel.c:106]   --->   Operation 245 'load' 'slot_data_arr_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln106_3 = trunc i64 %slot_data_arr_load_3" [HLS_CISR_spmv_accel.c:106]   --->   Operation 246 'trunc' 'trunc_ln106_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln110_3 = partselect i3 @_ssdm_op_PartSelect.i3.i64.i32.i32, i64 %slot_data_arr_load_3, i32 32, i32 34" [HLS_CISR_spmv_accel.c:110]   --->   Operation 247 'partselect' 'trunc_ln110_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln110_3 = zext i3 %trunc_ln110_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 248 'zext' 'zext_ln110_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%inp_vec_addr_3 = getelementptr i32 %inp_vec, i64 0, i64 %zext_ln110_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 249 'getelementptr' 'inp_vec_addr_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [2/2] (2.32ns)   --->   "%inp_vec_load_3 = load i3 %inp_vec_addr_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 250 'load' 'inp_vec_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 15 <SV = 11> <Delay = 5.70>
ST_15 : Operation 251 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln110" [HLS_CISR_spmv_accel.c:110]   --->   Operation 251 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 252 [3/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 252 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 253 [1/1] (0.00ns)   --->   "%matrix_val_2 = bitcast i32 %trunc_ln106_2" [HLS_CISR_spmv_accel.c:106]   --->   Operation 253 'bitcast' 'matrix_val_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 254 [1/1] (0.00ns)   --->   "%bitcast_ln110_2 = bitcast i32 %inp_vec_load_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 254 'bitcast' 'bitcast_ln110_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 255 [4/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln110_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 255 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 256 [1/2] (2.32ns)   --->   "%inp_vec_load_3 = load i3 %inp_vec_addr_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 256 'load' 'inp_vec_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 16 <SV = 12> <Delay = 5.70>
ST_16 : Operation 257 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %matrix_val, i32 %bitcast_ln110" [HLS_CISR_spmv_accel.c:110]   --->   Operation 257 'fmul' 'mul_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 258 [2/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 258 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 259 [3/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln110_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 259 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 260 [1/1] (0.00ns)   --->   "%matrix_val_3 = bitcast i32 %trunc_ln106_3" [HLS_CISR_spmv_accel.c:106]   --->   Operation 260 'bitcast' 'matrix_val_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln110_3 = bitcast i32 %inp_vec_load_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 261 'bitcast' 'bitcast_ln110_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 262 [4/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln110_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 262 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 7.25>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%slot_res_arr_0_load = load i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:110]   --->   Operation 263 'load' 'slot_res_arr_0_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 264 [5/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 264 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 265 [1/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %matrix_val_1, i32 %bitcast_ln110_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 265 'fmul' 'mul_1_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 266 [2/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln110_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 266 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 267 [3/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln110_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 267 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 7.25>
ST_18 : Operation 268 [4/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 268 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 269 [1/1] (0.00ns)   --->   "%slot_res_arr_1_load = load i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 269 'load' 'slot_res_arr_1_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 270 [5/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 270 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 271 [1/4] (5.70ns)   --->   "%mul_2_i = fmul i32 %matrix_val_2, i32 %bitcast_ln110_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 271 'fmul' 'mul_2_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 272 [2/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln110_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 272 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 7.25>
ST_19 : Operation 273 [3/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 273 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 274 [4/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 274 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 275 [1/1] (0.00ns)   --->   "%slot_res_arr_2_load = load i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 275 'load' 'slot_res_arr_2_load' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 276 [5/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 276 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 277 [1/4] (5.70ns)   --->   "%mul_3_i = fmul i32 %matrix_val_3, i32 %bitcast_ln110_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 277 'fmul' 'mul_3_i' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 7.25>
ST_20 : Operation 278 [2/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 278 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [3/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 279 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 280 [4/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 280 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (0.00ns)   --->   "%slot_res_arr_3_load = load i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 281 'load' 'slot_res_arr_3_load' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 282 [5/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 282 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 7.25>
ST_21 : Operation 283 [1/5] (7.25ns)   --->   "%add_i = fadd i32 %slot_res_arr_0_load, i32 %mul_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 283 'fadd' 'add_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 284 [2/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 284 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 285 [3/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 285 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 286 [4/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 286 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 7.25>
ST_22 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln110 = store i32 %add_i, i32 %slot_res_arr_0" [HLS_CISR_spmv_accel.c:110]   --->   Operation 287 'store' 'store_ln110' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 288 [1/5] (7.25ns)   --->   "%add_1_i = fadd i32 %slot_res_arr_1_load, i32 %mul_1_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 288 'fadd' 'add_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 289 [2/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 289 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 290 [3/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 290 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 291 [1/1] (0.00ns)   --->   "%row_index = load i3 %slot_row_id_0" [HLS_CISR_spmv_accel.c:126]   --->   Operation 291 'load' 'row_index' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i3 %row_index" [HLS_CISR_spmv_accel.c:127]   --->   Operation 292 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 293 [1/1] (0.00ns)   --->   "%bitcast_ln127 = bitcast i32 %add_i" [HLS_CISR_spmv_accel.c:127]   --->   Operation 293 'bitcast' 'bitcast_ln127' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 294 [1/1] (0.00ns)   --->   "%output_vec_addr = getelementptr i32 %output_vec, i64 0, i64 %zext_ln127" [HLS_CISR_spmv_accel.c:127]   --->   Operation 294 'getelementptr' 'output_vec_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 295 [1/1] (2.32ns)   --->   "%store_ln127 = store i32 %bitcast_ln127, i3 %output_vec_addr" [HLS_CISR_spmv_accel.c:127]   --->   Operation 295 'store' 'store_ln127' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 23 <SV = 19> <Delay = 7.25>
ST_23 : Operation 296 [1/1] (1.58ns)   --->   "%store_ln110 = store i32 %add_1_i, i32 %slot_res_arr_1" [HLS_CISR_spmv_accel.c:110]   --->   Operation 296 'store' 'store_ln110' <Predicate = true> <Delay = 1.58>
ST_23 : Operation 297 [1/5] (7.25ns)   --->   "%add_2_i = fadd i32 %slot_res_arr_2_load, i32 %mul_2_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 297 'fadd' 'add_2_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 298 [2/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 298 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 299 [1/1] (0.00ns)   --->   "%row_index_1 = load i3 %slot_row_id_1" [HLS_CISR_spmv_accel.c:126]   --->   Operation 299 'load' 'row_index_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i3 %row_index_1" [HLS_CISR_spmv_accel.c:127]   --->   Operation 300 'zext' 'zext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 301 [1/1] (0.00ns)   --->   "%bitcast_ln127_1 = bitcast i32 %add_1_i" [HLS_CISR_spmv_accel.c:127]   --->   Operation 301 'bitcast' 'bitcast_ln127_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 302 [1/1] (0.00ns)   --->   "%output_vec_addr_1 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln127_1" [HLS_CISR_spmv_accel.c:127]   --->   Operation 302 'getelementptr' 'output_vec_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 303 [1/1] (2.32ns)   --->   "%store_ln127 = store i32 %bitcast_ln127_1, i3 %output_vec_addr_1" [HLS_CISR_spmv_accel.c:127]   --->   Operation 303 'store' 'store_ln127' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 24 <SV = 20> <Delay = 7.25>
ST_24 : Operation 304 [1/1] (1.58ns)   --->   "%store_ln110 = store i32 %add_2_i, i32 %slot_res_arr_2" [HLS_CISR_spmv_accel.c:110]   --->   Operation 304 'store' 'store_ln110' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 305 [1/5] (7.25ns)   --->   "%add_3_i = fadd i32 %slot_res_arr_3_load, i32 %mul_3_i" [HLS_CISR_spmv_accel.c:110]   --->   Operation 305 'fadd' 'add_3_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 306 [1/1] (0.00ns)   --->   "%row_index_2 = load i3 %slot_row_id_2" [HLS_CISR_spmv_accel.c:126]   --->   Operation 306 'load' 'row_index_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln127_2 = zext i3 %row_index_2" [HLS_CISR_spmv_accel.c:127]   --->   Operation 307 'zext' 'zext_ln127_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 308 [1/1] (0.00ns)   --->   "%bitcast_ln127_2 = bitcast i32 %add_2_i" [HLS_CISR_spmv_accel.c:127]   --->   Operation 308 'bitcast' 'bitcast_ln127_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "%output_vec_addr_2 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln127_2" [HLS_CISR_spmv_accel.c:127]   --->   Operation 309 'getelementptr' 'output_vec_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 310 [1/1] (2.32ns)   --->   "%store_ln127 = store i32 %bitcast_ln127_2, i3 %output_vec_addr_2" [HLS_CISR_spmv_accel.c:127]   --->   Operation 310 'store' 'store_ln127' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 25 <SV = 21> <Delay = 2.32>
ST_25 : Operation 311 [1/1] (1.58ns)   --->   "%store_ln110 = store i32 %add_3_i, i32 %slot_res_arr_3" [HLS_CISR_spmv_accel.c:110]   --->   Operation 311 'store' 'store_ln110' <Predicate = true> <Delay = 1.58>
ST_25 : Operation 312 [1/1] (0.00ns)   --->   "%row_index_3 = load i3 %slot_row_id_3" [HLS_CISR_spmv_accel.c:126]   --->   Operation 312 'load' 'row_index_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln127_3 = zext i3 %row_index_3" [HLS_CISR_spmv_accel.c:127]   --->   Operation 313 'zext' 'zext_ln127_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 314 [1/1] (0.00ns)   --->   "%bitcast_ln127_3 = bitcast i32 %add_3_i" [HLS_CISR_spmv_accel.c:127]   --->   Operation 314 'bitcast' 'bitcast_ln127_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 315 [1/1] (0.00ns)   --->   "%output_vec_addr_3 = getelementptr i32 %output_vec, i64 0, i64 %zext_ln127_3" [HLS_CISR_spmv_accel.c:127]   --->   Operation 315 'getelementptr' 'output_vec_addr_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 316 [1/1] (2.32ns)   --->   "%store_ln127 = store i32 %bitcast_ln127_3, i3 %output_vec_addr_3" [HLS_CISR_spmv_accel.c:127]   --->   Operation 316 'store' 'store_ln127' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_25 : Operation 317 [1/1] (0.00ns)   --->   "%ret_ln197 = ret" [HLS_CISR_spmv_accel.c:197]   --->   Operation 317 'ret' 'ret_ln197' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cmd_start]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inp_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ slot_data_arr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ slot_arr_row_len]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_vec]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ max_row_id]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ row_len_slot_arr]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[02]; IO mode=ap_memory:ce=0
Port [ slot_counter_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_counter_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_counter_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_counter_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_counter_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_len_id_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_res_arr_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_res_arr_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_res_arr_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_res_arr_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_id_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_id_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_id_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ slot_row_id_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0         (spectopmodule    ) [ 00000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000000000000000000000]
specinterface_ln0         (specinterface    ) [ 00000000000000000000000000]
specbitsmap_ln0           (specbitsmap      ) [ 00000000000000000000000000]
cmd_start_read            (read             ) [ 01110000000000000000000000]
br_ln21                   (br               ) [ 00000000000000000000000000]
store_ln23                (store            ) [ 00000000000000000000000000]
br_ln25                   (br               ) [ 01100000000000000000000000]
slot_id                   (phi              ) [ 00100000000000000000000000]
add_ln25                  (add              ) [ 01100000000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 00000000000000000000000000]
icmp_ln25                 (icmp             ) [ 00100000000000000000000000]
empty                     (speclooptripcount) [ 00000000000000000000000000]
br_ln25                   (br               ) [ 00000000000000000000000000]
tmp_2                     (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln37                 (zext             ) [ 00000000000000000000000000]
row_len_slot_arr_addr_2   (getelementptr    ) [ 00000000000000000000000000]
or_ln37                   (or               ) [ 00000000000000000000000000]
tmp_3                     (bitconcatenate   ) [ 00000000000000000000000000]
row_len_slot_arr_addr_3   (getelementptr    ) [ 00000000000000000000000000]
specloopname_ln25         (specloopname     ) [ 00000000000000000000000000]
trunc_ln29                (trunc            ) [ 00100000000000000000000000]
switch_ln29               (switch           ) [ 00000000000000000000000000]
store_ln29                (store            ) [ 00000000000000000000000000]
store_ln30                (store            ) [ 00000000000000000000000000]
store_ln31                (store            ) [ 00000000000000000000000000]
store_ln32                (store            ) [ 00000000000000000000000000]
store_ln33                (store            ) [ 00000000000000000000000000]
br_ln0                    (br               ) [ 00000000000000000000000000]
store_ln29                (store            ) [ 00000000000000000000000000]
store_ln30                (store            ) [ 00000000000000000000000000]
store_ln31                (store            ) [ 00000000000000000000000000]
store_ln32                (store            ) [ 00000000000000000000000000]
store_ln33                (store            ) [ 00000000000000000000000000]
br_ln0                    (br               ) [ 00000000000000000000000000]
store_ln29                (store            ) [ 00000000000000000000000000]
store_ln30                (store            ) [ 00000000000000000000000000]
store_ln31                (store            ) [ 00000000000000000000000000]
store_ln32                (store            ) [ 00000000000000000000000000]
store_ln33                (store            ) [ 00000000000000000000000000]
br_ln0                    (br               ) [ 00000000000000000000000000]
store_ln29                (store            ) [ 00000000000000000000000000]
store_ln30                (store            ) [ 00000000000000000000000000]
store_ln31                (store            ) [ 00000000000000000000000000]
store_ln32                (store            ) [ 00000000000000000000000000]
store_ln33                (store            ) [ 00000000000000000000000000]
br_ln0                    (br               ) [ 00000000000000000000000000]
store_ln37                (store            ) [ 00000000000000000000000000]
store_ln37                (store            ) [ 00000000000000000000000000]
br_ln0                    (br               ) [ 01100000000000000000000000]
br_ln0                    (br               ) [ 00000000000000000000000000]
br_ln49                   (br               ) [ 00011110000000000000000000]
slot_id1                  (phi              ) [ 00001110000000000000000000]
add_ln49                  (add              ) [ 00011110000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 00000000000000000000000000]
icmp_ln49                 (icmp             ) [ 00001110000000000000000000]
empty_22                  (speclooptripcount) [ 00000000000000000000000000]
br_ln49                   (br               ) [ 00000000000000000000000000]
slot_id1_cast             (zext             ) [ 00000000000000000000000000]
trunc_ln58                (trunc            ) [ 00001100000000000000000000]
shl_ln49                  (shl              ) [ 00001100000000000000000000]
slot_arr_row_len_addr     (getelementptr    ) [ 00001100000000000000000000]
br_ln0                    (br               ) [ 00011110000000000000000000]
specloopname_ln49         (specloopname     ) [ 00000000000000000000000000]
slot_counter_0_load       (load             ) [ 00000000000000000000000000]
slot_counter_1_load       (load             ) [ 00000000000000000000000000]
slot_counter_2_load       (load             ) [ 00000000000000000000000000]
slot_counter_3_load       (load             ) [ 00000000000000000000000000]
slot_row_count            (mux              ) [ 00000000000000000000000000]
trunc_ln53                (trunc            ) [ 00000000000000000000000000]
slot_arr_row_len_load     (load             ) [ 00001010000000000000000000]
icmp_ln55                 (icmp             ) [ 00001110000000000000000000]
br_ln55                   (br               ) [ 00000000000000000000000000]
tmp_4                     (bitselect        ) [ 00000000000000000000000000]
p_and_f_cast              (bitconcatenate   ) [ 00000000000000000000000000]
sub_ln58                  (sub              ) [ 00000000000000000000000000]
select_ln58               (select           ) [ 00000000000000000000000000]
add_ln58                  (add              ) [ 00001010000000000000000000]
add_ln59                  (add              ) [ 00000000000000000000000000]
switch_ln59               (switch           ) [ 00000000000000000000000000]
store_ln59                (store            ) [ 00000000000000000000000000]
br_ln59                   (br               ) [ 00000000000000000000000000]
store_ln59                (store            ) [ 00000000000000000000000000]
br_ln59                   (br               ) [ 00000000000000000000000000]
store_ln59                (store            ) [ 00000000000000000000000000]
br_ln59                   (br               ) [ 00000000000000000000000000]
store_ln59                (store            ) [ 00000000000000000000000000]
br_ln59                   (br               ) [ 00000000000000000000000000]
br_ln60                   (br               ) [ 00000000000000000000000000]
zext_ln58                 (zext             ) [ 00000000000000000000000000]
row_len_slot_arr_addr     (getelementptr    ) [ 00000000000000000000000000]
store_ln58                (store            ) [ 00000000000000000000000000]
br_ln0                    (br               ) [ 00000001110000000000000000]
slot_id2                  (phi              ) [ 00000000110000000000000000]
add_ln68                  (add              ) [ 00000001110000000000000000]
specpipeline_ln0          (specpipeline     ) [ 00000000000000000000000000]
icmp_ln68                 (icmp             ) [ 00000000110000000000000000]
empty_23                  (speclooptripcount) [ 00000000000000000000000000]
br_ln68                   (br               ) [ 00000000000000000000000000]
trunc_ln86                (trunc            ) [ 00000000110000000000000000]
shl_ln68                  (shl              ) [ 00000000000000000000000000]
specloopname_ln68         (specloopname     ) [ 00000000000000000000000000]
slot_row_counter_0_load_1 (load             ) [ 00000000000000000000000000]
slot_row_counter_1_load_1 (load             ) [ 00000000000000000000000000]
slot_row_counter_2_load_1 (load             ) [ 00000000000000000000000000]
slot_row_counter_3_load_1 (load             ) [ 00000000000000000000000000]
tmp                       (mux              ) [ 00000000000000000000000000]
icmp_ln80                 (icmp             ) [ 00000000110000000000000000]
br_ln80                   (br               ) [ 00000000000000000000000000]
switch_ln83               (switch           ) [ 00000000000000000000000000]
store_ln83                (store            ) [ 00000000000000000000000000]
br_ln83                   (br               ) [ 00000000000000000000000000]
store_ln83                (store            ) [ 00000000000000000000000000]
br_ln83                   (br               ) [ 00000000000000000000000000]
store_ln83                (store            ) [ 00000000000000000000000000]
br_ln83                   (br               ) [ 00000000000000000000000000]
store_ln83                (store            ) [ 00000000000000000000000000]
br_ln83                   (br               ) [ 00000000000000000000000000]
slot_row_len_id_0_load    (load             ) [ 00000000000000000000000000]
slot_row_len_id_1_load    (load             ) [ 00000000000000000000000000]
slot_row_len_id_2_load    (load             ) [ 00000000000000000000000000]
slot_row_len_id_3_load    (load             ) [ 00000000000000000000000000]
tmp_1                     (mux              ) [ 00000000000000000000000000]
trunc_ln86_1              (trunc            ) [ 00000000000000000000000000]
add_ln86                  (add              ) [ 00000000000000000000000000]
zext_ln86                 (zext             ) [ 00000000000000000000000000]
row_len_slot_arr_addr_1   (getelementptr    ) [ 00000000110000000000000000]
switch_ln86               (switch           ) [ 00000000000000000000000000]
add_ln87                  (add              ) [ 00000000000000000000000000]
switch_ln87               (switch           ) [ 00000000000000000000000000]
store_ln87                (store            ) [ 00000000000000000000000000]
br_ln87                   (br               ) [ 00000000000000000000000000]
store_ln87                (store            ) [ 00000000000000000000000000]
br_ln87                   (br               ) [ 00000000000000000000000000]
store_ln87                (store            ) [ 00000000000000000000000000]
br_ln87                   (br               ) [ 00000000000000000000000000]
store_ln87                (store            ) [ 00000000000000000000000000]
br_ln87                   (br               ) [ 00000000000000000000000000]
max_row_id_load           (load             ) [ 00000000000000000000000000]
trunc_ln90                (trunc            ) [ 00000000000000000000000000]
switch_ln90               (switch           ) [ 00000000000000000000000000]
store_ln90                (store            ) [ 00000000000000000000000000]
br_ln90                   (br               ) [ 00000000000000000000000000]
store_ln90                (store            ) [ 00000000000000000000000000]
br_ln90                   (br               ) [ 00000000000000000000000000]
store_ln90                (store            ) [ 00000000000000000000000000]
br_ln90                   (br               ) [ 00000000000000000000000000]
store_ln90                (store            ) [ 00000000000000000000000000]
br_ln90                   (br               ) [ 00000000000000000000000000]
add_ln91                  (add              ) [ 00000000000000000000000000]
store_ln91                (store            ) [ 00000000000000000000000000]
br_ln93                   (br               ) [ 00000000000000000000000000]
br_ln0                    (br               ) [ 00000001110000000000000000]
row_len_slot_arr_load     (load             ) [ 00000000000000000000000000]
store_ln86                (store            ) [ 00000000000000000000000000]
br_ln86                   (br               ) [ 00000000000000000000000000]
store_ln86                (store            ) [ 00000000000000000000000000]
br_ln86                   (br               ) [ 00000000000000000000000000]
store_ln86                (store            ) [ 00000000000000000000000000]
br_ln86                   (br               ) [ 00000000000000000000000000]
store_ln86                (store            ) [ 00000000000000000000000000]
br_ln86                   (br               ) [ 00000000000000000000000000]
slot_data_arr_addr        (getelementptr    ) [ 00000000000100000000000000]
slot_row_counter_0_load   (load             ) [ 00000000000000000000000000]
add_ln113                 (add              ) [ 00000000000000000000000000]
store_ln113               (store            ) [ 00000000000000000000000000]
slot_row_counter_1_load   (load             ) [ 00000000000000000000000000]
add_ln113_1               (add              ) [ 00000000000000000000000000]
store_ln113               (store            ) [ 00000000000000000000000000]
slot_row_counter_2_load   (load             ) [ 00000000000000000000000000]
add_ln113_2               (add              ) [ 00000000000000000000000000]
store_ln113               (store            ) [ 00000000000000000000000000]
slot_row_counter_3_load   (load             ) [ 00000000000000000000000000]
add_ln113_3               (add              ) [ 00000000000000000000000000]
store_ln113               (store            ) [ 00000000000000000000000000]
slot_data_arr_load        (load             ) [ 00000000000000000000000000]
trunc_ln106               (trunc            ) [ 00000000000011000000000000]
trunc_ln3                 (partselect       ) [ 00000000000000000000000000]
zext_ln110                (zext             ) [ 00000000000000000000000000]
inp_vec_addr              (getelementptr    ) [ 00000000000010000000000000]
slot_data_arr_addr_1      (getelementptr    ) [ 00000000000010000000000000]
inp_vec_load              (load             ) [ 00000000000001000000000000]
slot_data_arr_load_1      (load             ) [ 00000000000000000000000000]
trunc_ln106_1             (trunc            ) [ 00000000000001100000000000]
trunc_ln110_1             (partselect       ) [ 00000000000000000000000000]
zext_ln110_1              (zext             ) [ 00000000000000000000000000]
inp_vec_addr_1            (getelementptr    ) [ 00000000000001000000000000]
slot_data_arr_addr_2      (getelementptr    ) [ 00000000000001000000000000]
matrix_val                (bitcast          ) [ 00000000000000111000000000]
bitcast_ln110             (bitcast          ) [ 00000000000000111000000000]
inp_vec_load_1            (load             ) [ 00000000000000100000000000]
slot_data_arr_load_2      (load             ) [ 00000000000000000000000000]
trunc_ln106_2             (trunc            ) [ 00000000000000110000000000]
trunc_ln110_2             (partselect       ) [ 00000000000000000000000000]
zext_ln110_2              (zext             ) [ 00000000000000000000000000]
inp_vec_addr_2            (getelementptr    ) [ 00000000000000100000000000]
slot_data_arr_addr_3      (getelementptr    ) [ 00000000000000100000000000]
matrix_val_1              (bitcast          ) [ 00000000000000011100000000]
bitcast_ln110_1           (bitcast          ) [ 00000000000000011100000000]
inp_vec_load_2            (load             ) [ 00000000000000010000000000]
slot_data_arr_load_3      (load             ) [ 00000000000000000000000000]
trunc_ln106_3             (trunc            ) [ 00000000000000011000000000]
trunc_ln110_3             (partselect       ) [ 00000000000000000000000000]
zext_ln110_3              (zext             ) [ 00000000000000000000000000]
inp_vec_addr_3            (getelementptr    ) [ 00000000000000010000000000]
matrix_val_2              (bitcast          ) [ 00000000000000001110000000]
bitcast_ln110_2           (bitcast          ) [ 00000000000000001110000000]
inp_vec_load_3            (load             ) [ 00000000000000001000000000]
mul_i                     (fmul             ) [ 00000000000000000111110000]
matrix_val_3              (bitcast          ) [ 00000000000000000111000000]
bitcast_ln110_3           (bitcast          ) [ 00000000000000000111000000]
slot_res_arr_0_load       (load             ) [ 00000000000000000011110000]
mul_1_i                   (fmul             ) [ 00000000000000000011111000]
slot_res_arr_1_load       (load             ) [ 00000000000000000001111000]
mul_2_i                   (fmul             ) [ 00000000000000000001111100]
slot_res_arr_2_load       (load             ) [ 00000000000000000000111100]
mul_3_i                   (fmul             ) [ 00000000000000000000111110]
slot_res_arr_3_load       (load             ) [ 00000000000000000000011110]
add_i                     (fadd             ) [ 00000000000000000000001000]
store_ln110               (store            ) [ 00000000000000000000000000]
add_1_i                   (fadd             ) [ 00000000000000000000000100]
row_index                 (load             ) [ 00000000000000000000000000]
zext_ln127                (zext             ) [ 00000000000000000000000000]
bitcast_ln127             (bitcast          ) [ 00000000000000000000000000]
output_vec_addr           (getelementptr    ) [ 00000000000000000000000000]
store_ln127               (store            ) [ 00000000000000000000000000]
store_ln110               (store            ) [ 00000000000000000000000000]
add_2_i                   (fadd             ) [ 00000000000000000000000010]
row_index_1               (load             ) [ 00000000000000000000000000]
zext_ln127_1              (zext             ) [ 00000000000000000000000000]
bitcast_ln127_1           (bitcast          ) [ 00000000000000000000000000]
output_vec_addr_1         (getelementptr    ) [ 00000000000000000000000000]
store_ln127               (store            ) [ 00000000000000000000000000]
store_ln110               (store            ) [ 00000000000000000000000000]
add_3_i                   (fadd             ) [ 00000000000000000000000001]
row_index_2               (load             ) [ 00000000000000000000000000]
zext_ln127_2              (zext             ) [ 00000000000000000000000000]
bitcast_ln127_2           (bitcast          ) [ 00000000000000000000000000]
output_vec_addr_2         (getelementptr    ) [ 00000000000000000000000000]
store_ln127               (store            ) [ 00000000000000000000000000]
store_ln110               (store            ) [ 00000000000000000000000000]
row_index_3               (load             ) [ 00000000000000000000000000]
zext_ln127_3              (zext             ) [ 00000000000000000000000000]
bitcast_ln127_3           (bitcast          ) [ 00000000000000000000000000]
output_vec_addr_3         (getelementptr    ) [ 00000000000000000000000000]
store_ln127               (store            ) [ 00000000000000000000000000]
ret_ln197                 (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cmd_start">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmd_start"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inp_vec">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inp_vec"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="slot_data_arr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_data_arr"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="slot_arr_row_len">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_arr_row_len"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_vec">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_vec"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="max_row_id">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_row_id"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="row_len_slot_arr">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_len_slot_arr"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="slot_counter_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="slot_counter_1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="slot_counter_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="slot_counter_3">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_counter_3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="slot_row_counter_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="slot_row_counter_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="slot_row_counter_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="slot_row_counter_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_counter_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="slot_row_len_id_0">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="slot_row_len_id_1">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="slot_row_len_id_2">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="slot_row_len_id_3">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_len_id_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="slot_res_arr_0">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_res_arr_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="slot_res_arr_1">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_res_arr_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="slot_res_arr_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_res_arr_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="slot_res_arr_3">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_res_arr_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="slot_row_id_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_id_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="slot_row_id_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_id_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="slot_row_id_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_id_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="slot_row_id_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="slot_row_id_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i60.i4"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="cmd_start_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmd_start_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="row_len_slot_arr_addr_2_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_2/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="row_len_slot_arr_addr_3_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="64" slack="0"/>
<pin id="155" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_3/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="0" index="2" bw="0" slack="0"/>
<pin id="163" dir="0" index="4" bw="3" slack="0"/>
<pin id="164" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="165" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="166" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln37/2 store_ln37/2 store_ln58/6 row_len_slot_arr_load/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="slot_arr_row_len_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="3" slack="0"/>
<pin id="175" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_arr_row_len_addr/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_access_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_arr_row_len_load/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="row_len_slot_arr_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="3" slack="0"/>
<pin id="188" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="row_len_slot_arr_addr_1_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="3" slack="0"/>
<pin id="196" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_len_slot_arr_addr_1/8 "/>
</bind>
</comp>

<comp id="200" class="1004" name="slot_data_arr_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_data_arr_addr/10 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="0"/>
<pin id="210" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_data_arr_load/10 slot_data_arr_load_1/11 slot_data_arr_load_2/12 slot_data_arr_load_3/13 "/>
</bind>
</comp>

<comp id="214" class="1004" name="inp_vec_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_vec_addr/11 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="3" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_vec_load/11 inp_vec_load_1/12 inp_vec_load_2/13 inp_vec_load_3/14 "/>
</bind>
</comp>

<comp id="227" class="1004" name="slot_data_arr_addr_1_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="64" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="1" slack="0"/>
<pin id="231" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_data_arr_addr_1/11 "/>
</bind>
</comp>

<comp id="236" class="1004" name="inp_vec_addr_1_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="3" slack="0"/>
<pin id="240" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_vec_addr_1/12 "/>
</bind>
</comp>

<comp id="244" class="1004" name="slot_data_arr_addr_2_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="3" slack="0"/>
<pin id="248" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_data_arr_addr_2/12 "/>
</bind>
</comp>

<comp id="253" class="1004" name="inp_vec_addr_2_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="3" slack="0"/>
<pin id="257" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_vec_addr_2/13 "/>
</bind>
</comp>

<comp id="261" class="1004" name="slot_data_arr_addr_3_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="3" slack="0"/>
<pin id="265" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="slot_data_arr_addr_3/13 "/>
</bind>
</comp>

<comp id="270" class="1004" name="inp_vec_addr_3_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inp_vec_addr_3/14 "/>
</bind>
</comp>

<comp id="278" class="1004" name="output_vec_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="3" slack="0"/>
<pin id="282" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_vec_addr/22 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_access_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="3" slack="0"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="289" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/22 store_ln127/23 store_ln127/24 store_ln127/25 "/>
</bind>
</comp>

<comp id="291" class="1004" name="output_vec_addr_1_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="3" slack="0"/>
<pin id="295" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_vec_addr_1/23 "/>
</bind>
</comp>

<comp id="299" class="1004" name="output_vec_addr_2_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="3" slack="0"/>
<pin id="303" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_vec_addr_2/24 "/>
</bind>
</comp>

<comp id="307" class="1004" name="output_vec_addr_3_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="3" slack="0"/>
<pin id="311" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_vec_addr_3/25 "/>
</bind>
</comp>

<comp id="315" class="1005" name="slot_id_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="1"/>
<pin id="317" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="slot_id (phireg) "/>
</bind>
</comp>

<comp id="319" class="1004" name="slot_id_phi_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="3" slack="0"/>
<pin id="321" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="1" slack="1"/>
<pin id="323" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="324" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="slot_id/2 "/>
</bind>
</comp>

<comp id="326" class="1005" name="slot_id1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="1"/>
<pin id="328" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="slot_id1 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="slot_id1_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="1" slack="1"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="slot_id1/4 "/>
</bind>
</comp>

<comp id="337" class="1005" name="slot_id2_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="3" slack="1"/>
<pin id="339" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="slot_id2 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="slot_id2_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="3" slack="0"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="1" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="slot_id2/8 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i/17 add_1_i/18 add_2_i/19 add_3_i/20 "/>
</bind>
</comp>

<comp id="352" class="1004" name="grp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/13 mul_1_i/14 mul_2_i/15 mul_3_i/16 "/>
</bind>
</comp>

<comp id="356" class="1004" name="grp_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 store_ln83/8 "/>
</bind>
</comp>

<comp id="362" class="1004" name="grp_store_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 store_ln83/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 store_ln83/8 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 store_ln83/8 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_0_load_1/8 slot_row_counter_0_load/10 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_1_load_1/8 slot_row_counter_1_load/10 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_load_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_2_load_1/8 slot_row_counter_2_load/10 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_counter_3_load_1/8 slot_row_counter_3_load/10 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="0"/>
<pin id="398" dir="0" index="1" bw="64" slack="0"/>
<pin id="399" dir="0" index="2" bw="7" slack="0"/>
<pin id="400" dir="0" index="3" bw="7" slack="0"/>
<pin id="401" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/11 trunc_ln110_1/12 trunc_ln110_2/13 trunc_ln110_3/14 "/>
</bind>
</comp>

<comp id="406" class="1005" name="reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="1"/>
<pin id="408" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_load inp_vec_load_1 inp_vec_load_2 inp_vec_load_3 "/>
</bind>
</comp>

<comp id="410" class="1005" name="reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_i add_1_i add_2_i add_3_i "/>
</bind>
</comp>

<comp id="414" class="1004" name="store_ln23_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="0"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="add_ln25_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="3" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln25_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="3" slack="0"/>
<pin id="428" dir="0" index="1" bw="3" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="0"/>
<pin id="434" dir="0" index="1" bw="3" slack="0"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln37_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="or_ln37_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="4" slack="0"/>
<pin id="447" dir="0" index="1" bw="4" slack="0"/>
<pin id="448" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_3_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="64" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="4" slack="0"/>
<pin id="455" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln29_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="3" slack="0"/>
<pin id="462" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="store_ln30_store_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="32" slack="0"/>
<pin id="467" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="store_ln31_store_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln32_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="store_ln33_store_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="3" slack="0"/>
<pin id="485" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="store_ln30_store_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="1" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln31_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="0"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="store_ln32_store_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln33_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="3" slack="0"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="512" class="1004" name="store_ln30_store_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="store_ln31_store_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="32" slack="0"/>
<pin id="521" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="524" class="1004" name="store_ln32_store_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="530" class="1004" name="store_ln33_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="3" slack="0"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln30_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln31_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln32_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln33_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="3" slack="0"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln49_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="3" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="icmp_ln49_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="3" slack="0"/>
<pin id="568" dir="0" index="1" bw="3" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="slot_id1_cast_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="3" slack="0"/>
<pin id="574" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="slot_id1_cast/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="trunc_ln58_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="3" slack="0"/>
<pin id="579" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/4 "/>
</bind>
</comp>

<comp id="581" class="1004" name="shl_ln49_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="3" slack="0"/>
<pin id="583" dir="0" index="1" bw="1" slack="0"/>
<pin id="584" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln49/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="slot_counter_0_load_load_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_counter_0_load/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="slot_counter_1_load_load_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_counter_1_load/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="slot_counter_2_load_load_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_counter_2_load/5 "/>
</bind>
</comp>

<comp id="599" class="1004" name="slot_counter_3_load_load_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_counter_3_load/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="slot_row_count_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="0"/>
<pin id="605" dir="0" index="1" bw="32" slack="0"/>
<pin id="606" dir="0" index="2" bw="32" slack="0"/>
<pin id="607" dir="0" index="3" bw="32" slack="0"/>
<pin id="608" dir="0" index="4" bw="32" slack="0"/>
<pin id="609" dir="0" index="5" bw="2" slack="1"/>
<pin id="610" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="slot_row_count/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="trunc_ln53_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln53/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln55_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_4_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="32" slack="0"/>
<pin id="629" dir="0" index="2" bw="6" slack="0"/>
<pin id="630" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="634" class="1004" name="p_and_f_cast_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="3" slack="0"/>
<pin id="636" dir="0" index="1" bw="1" slack="0"/>
<pin id="637" dir="0" index="2" bw="1" slack="0"/>
<pin id="638" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_and_f_cast/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="sub_ln58_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="0"/>
<pin id="644" dir="0" index="1" bw="3" slack="0"/>
<pin id="645" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln58/5 "/>
</bind>
</comp>

<comp id="648" class="1004" name="select_ln58_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="0" index="1" bw="3" slack="0"/>
<pin id="651" dir="0" index="2" bw="3" slack="0"/>
<pin id="652" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln58/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln58_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="3" slack="1"/>
<pin id="658" dir="0" index="1" bw="3" slack="0"/>
<pin id="659" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln58/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="add_ln59_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="0" index="1" bw="1" slack="0"/>
<pin id="664" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln59/5 "/>
</bind>
</comp>

<comp id="667" class="1004" name="store_ln59_store_fu_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="32" slack="0"/>
<pin id="669" dir="0" index="1" bw="32" slack="0"/>
<pin id="670" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/5 "/>
</bind>
</comp>

<comp id="673" class="1004" name="store_ln59_store_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="store_ln59_store_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="0" index="1" bw="32" slack="0"/>
<pin id="682" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/5 "/>
</bind>
</comp>

<comp id="685" class="1004" name="store_ln59_store_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/5 "/>
</bind>
</comp>

<comp id="691" class="1004" name="zext_ln58_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="3" slack="1"/>
<pin id="693" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln58/6 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln68_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="3" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/8 "/>
</bind>
</comp>

<comp id="701" class="1004" name="icmp_ln68_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="3" slack="0"/>
<pin id="703" dir="0" index="1" bw="3" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/8 "/>
</bind>
</comp>

<comp id="707" class="1004" name="trunc_ln86_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="3" slack="0"/>
<pin id="709" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86/8 "/>
</bind>
</comp>

<comp id="711" class="1004" name="shl_ln68_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="3" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68/8 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="0"/>
<pin id="719" dir="0" index="1" bw="32" slack="0"/>
<pin id="720" dir="0" index="2" bw="32" slack="0"/>
<pin id="721" dir="0" index="3" bw="32" slack="0"/>
<pin id="722" dir="0" index="4" bw="32" slack="0"/>
<pin id="723" dir="0" index="5" bw="2" slack="0"/>
<pin id="724" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/8 "/>
</bind>
</comp>

<comp id="731" class="1004" name="icmp_ln80_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/8 "/>
</bind>
</comp>

<comp id="737" class="1004" name="slot_row_len_id_0_load_load_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_0_load/8 "/>
</bind>
</comp>

<comp id="741" class="1004" name="slot_row_len_id_1_load_load_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_1_load/8 "/>
</bind>
</comp>

<comp id="745" class="1004" name="slot_row_len_id_2_load_load_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="0"/>
<pin id="747" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_2_load/8 "/>
</bind>
</comp>

<comp id="749" class="1004" name="slot_row_len_id_3_load_load_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_row_len_id_3_load/8 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_1_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="0"/>
<pin id="756" dir="0" index="2" bw="32" slack="0"/>
<pin id="757" dir="0" index="3" bw="32" slack="0"/>
<pin id="758" dir="0" index="4" bw="32" slack="0"/>
<pin id="759" dir="0" index="5" bw="2" slack="0"/>
<pin id="760" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="767" class="1004" name="trunc_ln86_1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln86_1/8 "/>
</bind>
</comp>

<comp id="771" class="1004" name="add_ln86_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="3" slack="0"/>
<pin id="773" dir="0" index="1" bw="3" slack="0"/>
<pin id="774" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln86/8 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln86_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="3" slack="0"/>
<pin id="779" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln86/8 "/>
</bind>
</comp>

<comp id="782" class="1004" name="add_ln87_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="32" slack="0"/>
<pin id="784" dir="0" index="1" bw="1" slack="0"/>
<pin id="785" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/8 "/>
</bind>
</comp>

<comp id="788" class="1004" name="store_ln87_store_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="0" index="1" bw="32" slack="0"/>
<pin id="791" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/8 "/>
</bind>
</comp>

<comp id="794" class="1004" name="store_ln87_store_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/8 "/>
</bind>
</comp>

<comp id="800" class="1004" name="store_ln87_store_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/8 "/>
</bind>
</comp>

<comp id="806" class="1004" name="store_ln87_store_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln87/8 "/>
</bind>
</comp>

<comp id="812" class="1004" name="max_row_id_load_load_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="32" slack="0"/>
<pin id="814" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_row_id_load/8 "/>
</bind>
</comp>

<comp id="816" class="1004" name="trunc_ln90_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/8 "/>
</bind>
</comp>

<comp id="820" class="1004" name="store_ln90_store_fu_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="3" slack="0"/>
<pin id="822" dir="0" index="1" bw="3" slack="0"/>
<pin id="823" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/8 "/>
</bind>
</comp>

<comp id="826" class="1004" name="store_ln90_store_fu_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="3" slack="0"/>
<pin id="828" dir="0" index="1" bw="3" slack="0"/>
<pin id="829" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/8 "/>
</bind>
</comp>

<comp id="832" class="1004" name="store_ln90_store_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="3" slack="0"/>
<pin id="834" dir="0" index="1" bw="3" slack="0"/>
<pin id="835" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/8 "/>
</bind>
</comp>

<comp id="838" class="1004" name="store_ln90_store_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="3" slack="0"/>
<pin id="840" dir="0" index="1" bw="3" slack="0"/>
<pin id="841" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/8 "/>
</bind>
</comp>

<comp id="844" class="1004" name="add_ln91_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="0"/>
<pin id="846" dir="0" index="1" bw="1" slack="0"/>
<pin id="847" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/8 "/>
</bind>
</comp>

<comp id="850" class="1004" name="store_ln91_store_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="0"/>
<pin id="852" dir="0" index="1" bw="32" slack="0"/>
<pin id="853" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln91/8 "/>
</bind>
</comp>

<comp id="856" class="1004" name="store_ln86_store_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="32" slack="0"/>
<pin id="858" dir="0" index="1" bw="32" slack="0"/>
<pin id="859" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/9 "/>
</bind>
</comp>

<comp id="862" class="1004" name="store_ln86_store_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="32" slack="0"/>
<pin id="864" dir="0" index="1" bw="32" slack="0"/>
<pin id="865" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/9 "/>
</bind>
</comp>

<comp id="868" class="1004" name="store_ln86_store_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="32" slack="0"/>
<pin id="870" dir="0" index="1" bw="32" slack="0"/>
<pin id="871" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/9 "/>
</bind>
</comp>

<comp id="874" class="1004" name="store_ln86_store_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="0"/>
<pin id="876" dir="0" index="1" bw="32" slack="0"/>
<pin id="877" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/9 "/>
</bind>
</comp>

<comp id="880" class="1004" name="add_ln113_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="32" slack="0"/>
<pin id="882" dir="0" index="1" bw="1" slack="0"/>
<pin id="883" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/10 "/>
</bind>
</comp>

<comp id="886" class="1004" name="store_ln113_store_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="32" slack="0"/>
<pin id="888" dir="0" index="1" bw="32" slack="0"/>
<pin id="889" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/10 "/>
</bind>
</comp>

<comp id="892" class="1004" name="add_ln113_1_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="32" slack="0"/>
<pin id="894" dir="0" index="1" bw="1" slack="0"/>
<pin id="895" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113_1/10 "/>
</bind>
</comp>

<comp id="898" class="1004" name="store_ln113_store_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="0"/>
<pin id="900" dir="0" index="1" bw="32" slack="0"/>
<pin id="901" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/10 "/>
</bind>
</comp>

<comp id="904" class="1004" name="add_ln113_2_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="0"/>
<pin id="906" dir="0" index="1" bw="1" slack="0"/>
<pin id="907" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113_2/10 "/>
</bind>
</comp>

<comp id="910" class="1004" name="store_ln113_store_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="0"/>
<pin id="912" dir="0" index="1" bw="32" slack="0"/>
<pin id="913" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/10 "/>
</bind>
</comp>

<comp id="916" class="1004" name="add_ln113_3_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="32" slack="0"/>
<pin id="918" dir="0" index="1" bw="1" slack="0"/>
<pin id="919" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113_3/10 "/>
</bind>
</comp>

<comp id="922" class="1004" name="store_ln113_store_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="0"/>
<pin id="924" dir="0" index="1" bw="32" slack="0"/>
<pin id="925" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/10 "/>
</bind>
</comp>

<comp id="928" class="1004" name="trunc_ln106_fu_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="64" slack="0"/>
<pin id="930" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106/11 "/>
</bind>
</comp>

<comp id="932" class="1004" name="zext_ln110_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="3" slack="0"/>
<pin id="934" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/11 "/>
</bind>
</comp>

<comp id="937" class="1004" name="trunc_ln106_1_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="64" slack="0"/>
<pin id="939" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_1/12 "/>
</bind>
</comp>

<comp id="941" class="1004" name="zext_ln110_1_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="3" slack="0"/>
<pin id="943" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1/12 "/>
</bind>
</comp>

<comp id="946" class="1004" name="matrix_val_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="2"/>
<pin id="948" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="matrix_val/13 "/>
</bind>
</comp>

<comp id="950" class="1004" name="bitcast_ln110_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="32" slack="1"/>
<pin id="952" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110/13 "/>
</bind>
</comp>

<comp id="955" class="1004" name="trunc_ln106_2_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="64" slack="0"/>
<pin id="957" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_2/13 "/>
</bind>
</comp>

<comp id="959" class="1004" name="zext_ln110_2_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="3" slack="0"/>
<pin id="961" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_2/13 "/>
</bind>
</comp>

<comp id="964" class="1004" name="matrix_val_1_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="2"/>
<pin id="966" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="matrix_val_1/14 "/>
</bind>
</comp>

<comp id="968" class="1004" name="bitcast_ln110_1_fu_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="32" slack="1"/>
<pin id="970" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_1/14 "/>
</bind>
</comp>

<comp id="973" class="1004" name="trunc_ln106_3_fu_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="64" slack="0"/>
<pin id="975" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln106_3/14 "/>
</bind>
</comp>

<comp id="977" class="1004" name="zext_ln110_3_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="3" slack="0"/>
<pin id="979" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_3/14 "/>
</bind>
</comp>

<comp id="982" class="1004" name="matrix_val_2_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="32" slack="2"/>
<pin id="984" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="matrix_val_2/15 "/>
</bind>
</comp>

<comp id="986" class="1004" name="bitcast_ln110_2_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="32" slack="1"/>
<pin id="988" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_2/15 "/>
</bind>
</comp>

<comp id="991" class="1004" name="matrix_val_3_fu_991">
<pin_list>
<pin id="992" dir="0" index="0" bw="32" slack="2"/>
<pin id="993" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="matrix_val_3/16 "/>
</bind>
</comp>

<comp id="995" class="1004" name="bitcast_ln110_3_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="1"/>
<pin id="997" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln110_3/16 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="slot_res_arr_0_load_load_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="0"/>
<pin id="1002" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_res_arr_0_load/17 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="slot_res_arr_1_load_load_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="0"/>
<pin id="1007" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_res_arr_1_load/18 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="slot_res_arr_2_load_load_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="32" slack="0"/>
<pin id="1012" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_res_arr_2_load/19 "/>
</bind>
</comp>

<comp id="1015" class="1004" name="slot_res_arr_3_load_load_fu_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="32" slack="0"/>
<pin id="1017" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="slot_res_arr_3_load/20 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="store_ln110_store_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="32" slack="1"/>
<pin id="1022" dir="0" index="1" bw="32" slack="0"/>
<pin id="1023" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/22 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="row_index_load_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="3" slack="0"/>
<pin id="1028" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_index/22 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="zext_ln127_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="3" slack="0"/>
<pin id="1032" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127/22 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="bitcast_ln127_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="32" slack="1"/>
<pin id="1037" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127/22 "/>
</bind>
</comp>

<comp id="1040" class="1004" name="store_ln110_store_fu_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="1"/>
<pin id="1042" dir="0" index="1" bw="32" slack="0"/>
<pin id="1043" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/23 "/>
</bind>
</comp>

<comp id="1046" class="1004" name="row_index_1_load_fu_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="3" slack="0"/>
<pin id="1048" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_index_1/23 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="zext_ln127_1_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="3" slack="0"/>
<pin id="1052" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_1/23 "/>
</bind>
</comp>

<comp id="1055" class="1004" name="bitcast_ln127_1_fu_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_1/23 "/>
</bind>
</comp>

<comp id="1060" class="1004" name="store_ln110_store_fu_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="1"/>
<pin id="1062" dir="0" index="1" bw="32" slack="0"/>
<pin id="1063" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/24 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="row_index_2_load_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="3" slack="0"/>
<pin id="1068" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_index_2/24 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="zext_ln127_2_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="3" slack="0"/>
<pin id="1072" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_2/24 "/>
</bind>
</comp>

<comp id="1075" class="1004" name="bitcast_ln127_2_fu_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="32" slack="1"/>
<pin id="1077" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_2/24 "/>
</bind>
</comp>

<comp id="1080" class="1004" name="store_ln110_store_fu_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="1"/>
<pin id="1082" dir="0" index="1" bw="32" slack="0"/>
<pin id="1083" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/25 "/>
</bind>
</comp>

<comp id="1086" class="1004" name="row_index_3_load_fu_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="3" slack="0"/>
<pin id="1088" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="row_index_3/25 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="zext_ln127_3_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="3" slack="0"/>
<pin id="1092" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln127_3/25 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="bitcast_ln127_3_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="32" slack="1"/>
<pin id="1097" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln127_3/25 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="cmd_start_read_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="1" slack="1"/>
<pin id="1102" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmd_start_read "/>
</bind>
</comp>

<comp id="1104" class="1005" name="add_ln25_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="3" slack="0"/>
<pin id="1106" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="add_ln49_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="3" slack="0"/>
<pin id="1117" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln49 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="icmp_ln49_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="1" slack="1"/>
<pin id="1122" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="1124" class="1005" name="trunc_ln58_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="2" slack="1"/>
<pin id="1126" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln58 "/>
</bind>
</comp>

<comp id="1129" class="1005" name="shl_ln49_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="3" slack="1"/>
<pin id="1131" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln49 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="slot_arr_row_len_addr_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="2" slack="1"/>
<pin id="1136" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_arr_row_len_addr "/>
</bind>
</comp>

<comp id="1139" class="1005" name="slot_arr_row_len_load_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="1"/>
<pin id="1141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="slot_arr_row_len_load "/>
</bind>
</comp>

<comp id="1144" class="1005" name="icmp_ln55_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="1" slack="1"/>
<pin id="1146" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="add_ln58_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="3" slack="1"/>
<pin id="1150" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln58 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="add_ln68_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="3" slack="0"/>
<pin id="1155" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="1158" class="1005" name="icmp_ln68_reg_1158">
<pin_list>
<pin id="1159" dir="0" index="0" bw="1" slack="1"/>
<pin id="1160" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln68 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="trunc_ln86_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="2" slack="1"/>
<pin id="1164" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln86 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="icmp_ln80_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="1" slack="1"/>
<pin id="1168" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="row_len_slot_arr_addr_1_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="3" slack="1"/>
<pin id="1172" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="row_len_slot_arr_addr_1 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="slot_data_arr_addr_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="2" slack="1"/>
<pin id="1177" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_data_arr_addr "/>
</bind>
</comp>

<comp id="1180" class="1005" name="trunc_ln106_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="2"/>
<pin id="1182" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="inp_vec_addr_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="3" slack="1"/>
<pin id="1187" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_addr "/>
</bind>
</comp>

<comp id="1190" class="1005" name="slot_data_arr_addr_1_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="2" slack="1"/>
<pin id="1192" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_data_arr_addr_1 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="trunc_ln106_1_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="32" slack="2"/>
<pin id="1197" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_1 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="inp_vec_addr_1_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="3" slack="1"/>
<pin id="1202" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_addr_1 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="slot_data_arr_addr_2_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="2" slack="1"/>
<pin id="1207" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_data_arr_addr_2 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="matrix_val_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="1"/>
<pin id="1212" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_val "/>
</bind>
</comp>

<comp id="1215" class="1005" name="bitcast_ln110_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="32" slack="1"/>
<pin id="1217" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="trunc_ln106_2_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="2"/>
<pin id="1222" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_2 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="inp_vec_addr_2_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="3" slack="1"/>
<pin id="1227" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_addr_2 "/>
</bind>
</comp>

<comp id="1230" class="1005" name="slot_data_arr_addr_3_reg_1230">
<pin_list>
<pin id="1231" dir="0" index="0" bw="2" slack="1"/>
<pin id="1232" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="slot_data_arr_addr_3 "/>
</bind>
</comp>

<comp id="1235" class="1005" name="matrix_val_1_reg_1235">
<pin_list>
<pin id="1236" dir="0" index="0" bw="32" slack="1"/>
<pin id="1237" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_val_1 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="bitcast_ln110_1_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="1"/>
<pin id="1242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110_1 "/>
</bind>
</comp>

<comp id="1245" class="1005" name="trunc_ln106_3_reg_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="32" slack="2"/>
<pin id="1247" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln106_3 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="inp_vec_addr_3_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="3" slack="1"/>
<pin id="1252" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inp_vec_addr_3 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="matrix_val_2_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="32" slack="1"/>
<pin id="1257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_val_2 "/>
</bind>
</comp>

<comp id="1260" class="1005" name="bitcast_ln110_2_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="32" slack="1"/>
<pin id="1262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110_2 "/>
</bind>
</comp>

<comp id="1265" class="1005" name="mul_i_reg_1265">
<pin_list>
<pin id="1266" dir="0" index="0" bw="32" slack="1"/>
<pin id="1267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="1270" class="1005" name="matrix_val_3_reg_1270">
<pin_list>
<pin id="1271" dir="0" index="0" bw="32" slack="1"/>
<pin id="1272" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_val_3 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="bitcast_ln110_3_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="32" slack="1"/>
<pin id="1277" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln110_3 "/>
</bind>
</comp>

<comp id="1283" class="1005" name="mul_1_i_reg_1283">
<pin_list>
<pin id="1284" dir="0" index="0" bw="32" slack="1"/>
<pin id="1285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_i "/>
</bind>
</comp>

<comp id="1291" class="1005" name="mul_2_i_reg_1291">
<pin_list>
<pin id="1292" dir="0" index="0" bw="32" slack="1"/>
<pin id="1293" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2_i "/>
</bind>
</comp>

<comp id="1299" class="1005" name="mul_3_i_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="32" slack="1"/>
<pin id="1301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_3_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="142"><net_src comp="72" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="94" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="94" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="167"><net_src comp="64" pin="0"/><net_sink comp="158" pin=4"/></net>

<net id="168"><net_src comp="144" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="64" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="176"><net_src comp="6" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="94" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="189"><net_src comp="12" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="94" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="94" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="158" pin=2"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="94" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="94" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="2" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="94" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="4" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="94" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="132" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="227" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="241"><net_src comp="2" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="94" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="94" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="134" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="252"><net_src comp="244" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="258"><net_src comp="2" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="94" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="266"><net_src comp="4" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="94" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="136" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="269"><net_src comp="261" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="275"><net_src comp="2" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="94" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="277"><net_src comp="270" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="283"><net_src comp="8" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="94" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="290"><net_src comp="278" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="8" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="94" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="291" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="304"><net_src comp="8" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="94" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="299" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="312"><net_src comp="8" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="94" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="307" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="318"><net_src comp="74" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="325"><net_src comp="315" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="329"><net_src comp="74" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="74" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="360"><net_src comp="112" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="42" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="112" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="40" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="112" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="38" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="112" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="22" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="24" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="26" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="28" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="402"><net_src comp="126" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="208" pin="3"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="128" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="130" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="409"><net_src comp="221" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="348" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="64" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="10" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="319" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="76" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="319" pin="4"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="84" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="90" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="319" pin="4"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="92" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="443"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="449"><net_src comp="432" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="96" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="456"><net_src comp="98" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="100" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="445" pin="2"/><net_sink comp="451" pin=2"/></net>

<net id="459"><net_src comp="451" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="463"><net_src comp="319" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="468"><net_src comp="64" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="18" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="64" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="26" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="64" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="34" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="74" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="50" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="492"><net_src comp="64" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="16" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="498"><net_src comp="64" pin="0"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="24" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="504"><net_src comp="64" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="32" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="74" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="48" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="64" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="14" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="64" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="22" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="64" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="30" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="74" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="46" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="64" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="20" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="64" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="28" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="64" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="36" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="74" pin="0"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="52" pin="0"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="330" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="76" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="330" pin="4"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="84" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="330" pin="4"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="580"><net_src comp="330" pin="4"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="330" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="76" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="14" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="16" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="18" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="20" pin="0"/><net_sink comp="599" pin=0"/></net>

<net id="611"><net_src comp="116" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="612"><net_src comp="587" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="591" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="614"><net_src comp="595" pin="1"/><net_sink comp="603" pin=3"/></net>

<net id="615"><net_src comp="599" pin="1"/><net_sink comp="603" pin=4"/></net>

<net id="619"><net_src comp="603" pin="6"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="178" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="70" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="631"><net_src comp="118" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="632"><net_src comp="603" pin="6"/><net_sink comp="626" pin=1"/></net>

<net id="633"><net_src comp="120" pin="0"/><net_sink comp="626" pin=2"/></net>

<net id="639"><net_src comp="122" pin="0"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="106" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="641"><net_src comp="616" pin="1"/><net_sink comp="634" pin=2"/></net>

<net id="646"><net_src comp="74" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="647"><net_src comp="634" pin="3"/><net_sink comp="642" pin=1"/></net>

<net id="653"><net_src comp="626" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="654"><net_src comp="642" pin="2"/><net_sink comp="648" pin=1"/></net>

<net id="655"><net_src comp="634" pin="3"/><net_sink comp="648" pin=2"/></net>

<net id="660"><net_src comp="648" pin="3"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="603" pin="6"/><net_sink comp="661" pin=0"/></net>

<net id="666"><net_src comp="80" pin="0"/><net_sink comp="661" pin=1"/></net>

<net id="671"><net_src comp="661" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="672"><net_src comp="18" pin="0"/><net_sink comp="667" pin=1"/></net>

<net id="677"><net_src comp="661" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="678"><net_src comp="16" pin="0"/><net_sink comp="673" pin=1"/></net>

<net id="683"><net_src comp="661" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="14" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="661" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="20" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="694"><net_src comp="691" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="699"><net_src comp="341" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="76" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="341" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="84" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="341" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="715"><net_src comp="341" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="76" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="725"><net_src comp="116" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="726"><net_src comp="380" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="727"><net_src comp="384" pin="1"/><net_sink comp="717" pin=2"/></net>

<net id="728"><net_src comp="388" pin="1"/><net_sink comp="717" pin=3"/></net>

<net id="729"><net_src comp="392" pin="1"/><net_sink comp="717" pin=4"/></net>

<net id="730"><net_src comp="707" pin="1"/><net_sink comp="717" pin=5"/></net>

<net id="735"><net_src comp="717" pin="6"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="64" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="740"><net_src comp="30" pin="0"/><net_sink comp="737" pin=0"/></net>

<net id="744"><net_src comp="32" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="34" pin="0"/><net_sink comp="745" pin=0"/></net>

<net id="752"><net_src comp="36" pin="0"/><net_sink comp="749" pin=0"/></net>

<net id="761"><net_src comp="116" pin="0"/><net_sink comp="753" pin=0"/></net>

<net id="762"><net_src comp="737" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="741" pin="1"/><net_sink comp="753" pin=2"/></net>

<net id="764"><net_src comp="745" pin="1"/><net_sink comp="753" pin=3"/></net>

<net id="765"><net_src comp="749" pin="1"/><net_sink comp="753" pin=4"/></net>

<net id="766"><net_src comp="707" pin="1"/><net_sink comp="753" pin=5"/></net>

<net id="770"><net_src comp="753" pin="6"/><net_sink comp="767" pin=0"/></net>

<net id="775"><net_src comp="711" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="767" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="780"><net_src comp="771" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="786"><net_src comp="753" pin="6"/><net_sink comp="782" pin=0"/></net>

<net id="787"><net_src comp="80" pin="0"/><net_sink comp="782" pin=1"/></net>

<net id="792"><net_src comp="782" pin="2"/><net_sink comp="788" pin=0"/></net>

<net id="793"><net_src comp="34" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="798"><net_src comp="782" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="32" pin="0"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="782" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="30" pin="0"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="782" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="36" pin="0"/><net_sink comp="806" pin=1"/></net>

<net id="815"><net_src comp="10" pin="0"/><net_sink comp="812" pin=0"/></net>

<net id="819"><net_src comp="812" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="824"><net_src comp="816" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="825"><net_src comp="50" pin="0"/><net_sink comp="820" pin=1"/></net>

<net id="830"><net_src comp="816" pin="1"/><net_sink comp="826" pin=0"/></net>

<net id="831"><net_src comp="48" pin="0"/><net_sink comp="826" pin=1"/></net>

<net id="836"><net_src comp="816" pin="1"/><net_sink comp="832" pin=0"/></net>

<net id="837"><net_src comp="46" pin="0"/><net_sink comp="832" pin=1"/></net>

<net id="842"><net_src comp="816" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="843"><net_src comp="52" pin="0"/><net_sink comp="838" pin=1"/></net>

<net id="848"><net_src comp="812" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="849"><net_src comp="80" pin="0"/><net_sink comp="844" pin=1"/></net>

<net id="854"><net_src comp="844" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="10" pin="0"/><net_sink comp="850" pin=1"/></net>

<net id="860"><net_src comp="158" pin="7"/><net_sink comp="856" pin=0"/></net>

<net id="861"><net_src comp="26" pin="0"/><net_sink comp="856" pin=1"/></net>

<net id="866"><net_src comp="158" pin="7"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="24" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="872"><net_src comp="158" pin="7"/><net_sink comp="868" pin=0"/></net>

<net id="873"><net_src comp="22" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="878"><net_src comp="158" pin="7"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="28" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="380" pin="1"/><net_sink comp="880" pin=0"/></net>

<net id="885"><net_src comp="70" pin="0"/><net_sink comp="880" pin=1"/></net>

<net id="890"><net_src comp="880" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="891"><net_src comp="22" pin="0"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="384" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="897"><net_src comp="70" pin="0"/><net_sink comp="892" pin=1"/></net>

<net id="902"><net_src comp="892" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="903"><net_src comp="24" pin="0"/><net_sink comp="898" pin=1"/></net>

<net id="908"><net_src comp="388" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="909"><net_src comp="70" pin="0"/><net_sink comp="904" pin=1"/></net>

<net id="914"><net_src comp="904" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="26" pin="0"/><net_sink comp="910" pin=1"/></net>

<net id="920"><net_src comp="392" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="70" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="916" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="927"><net_src comp="28" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="931"><net_src comp="208" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="935"><net_src comp="396" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="940"><net_src comp="208" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="396" pin="4"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="949"><net_src comp="946" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="953"><net_src comp="406" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="958"><net_src comp="208" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="962"><net_src comp="396" pin="4"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="967"><net_src comp="964" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="971"><net_src comp="406" pin="1"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="976"><net_src comp="208" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="980"><net_src comp="396" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="985"><net_src comp="982" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="989"><net_src comp="406" pin="1"/><net_sink comp="986" pin=0"/></net>

<net id="990"><net_src comp="986" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="994"><net_src comp="991" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="998"><net_src comp="406" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1003"><net_src comp="38" pin="0"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1008"><net_src comp="40" pin="0"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1013"><net_src comp="42" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1018"><net_src comp="44" pin="0"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1024"><net_src comp="410" pin="1"/><net_sink comp="1020" pin=0"/></net>

<net id="1025"><net_src comp="38" pin="0"/><net_sink comp="1020" pin=1"/></net>

<net id="1029"><net_src comp="46" pin="0"/><net_sink comp="1026" pin=0"/></net>

<net id="1033"><net_src comp="1026" pin="1"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1038"><net_src comp="410" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1044"><net_src comp="410" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1045"><net_src comp="40" pin="0"/><net_sink comp="1040" pin=1"/></net>

<net id="1049"><net_src comp="48" pin="0"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="1046" pin="1"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="1058"><net_src comp="410" pin="1"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1064"><net_src comp="410" pin="1"/><net_sink comp="1060" pin=0"/></net>

<net id="1065"><net_src comp="42" pin="0"/><net_sink comp="1060" pin=1"/></net>

<net id="1069"><net_src comp="50" pin="0"/><net_sink comp="1066" pin=0"/></net>

<net id="1073"><net_src comp="1066" pin="1"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="1078"><net_src comp="410" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1084"><net_src comp="410" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1085"><net_src comp="44" pin="0"/><net_sink comp="1080" pin=1"/></net>

<net id="1089"><net_src comp="52" pin="0"/><net_sink comp="1086" pin=0"/></net>

<net id="1093"><net_src comp="1086" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="1098"><net_src comp="410" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1103"><net_src comp="138" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1107"><net_src comp="420" pin="2"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="1118"><net_src comp="560" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1123"><net_src comp="566" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1127"><net_src comp="577" pin="1"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="603" pin=5"/></net>

<net id="1132"><net_src comp="581" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="1137"><net_src comp="171" pin="3"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="1142"><net_src comp="178" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="1147"><net_src comp="620" pin="2"/><net_sink comp="1144" pin=0"/></net>

<net id="1151"><net_src comp="656" pin="2"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="1156"><net_src comp="695" pin="2"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1161"><net_src comp="701" pin="2"/><net_sink comp="1158" pin=0"/></net>

<net id="1165"><net_src comp="707" pin="1"/><net_sink comp="1162" pin=0"/></net>

<net id="1169"><net_src comp="731" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1173"><net_src comp="192" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="1178"><net_src comp="200" pin="3"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1183"><net_src comp="928" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="946" pin=0"/></net>

<net id="1188"><net_src comp="214" pin="3"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1193"><net_src comp="227" pin="3"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1198"><net_src comp="937" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="964" pin=0"/></net>

<net id="1203"><net_src comp="236" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1208"><net_src comp="244" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1213"><net_src comp="946" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1218"><net_src comp="950" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1223"><net_src comp="955" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="1228"><net_src comp="253" pin="3"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1233"><net_src comp="261" pin="3"/><net_sink comp="1230" pin=0"/></net>

<net id="1234"><net_src comp="1230" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="1238"><net_src comp="964" pin="1"/><net_sink comp="1235" pin=0"/></net>

<net id="1239"><net_src comp="1235" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1243"><net_src comp="968" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1248"><net_src comp="973" pin="1"/><net_sink comp="1245" pin=0"/></net>

<net id="1249"><net_src comp="1245" pin="1"/><net_sink comp="991" pin=0"/></net>

<net id="1253"><net_src comp="270" pin="3"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="1258"><net_src comp="982" pin="1"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1263"><net_src comp="986" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1268"><net_src comp="352" pin="2"/><net_sink comp="1265" pin=0"/></net>

<net id="1269"><net_src comp="1265" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1273"><net_src comp="991" pin="1"/><net_sink comp="1270" pin=0"/></net>

<net id="1274"><net_src comp="1270" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="1278"><net_src comp="995" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="1286"><net_src comp="352" pin="2"/><net_sink comp="1283" pin=0"/></net>

<net id="1287"><net_src comp="1283" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1294"><net_src comp="352" pin="2"/><net_sink comp="1291" pin=0"/></net>

<net id="1295"><net_src comp="1291" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="1302"><net_src comp="352" pin="2"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="348" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_vec | {22 23 24 25 }
	Port: max_row_id | {1 8 }
	Port: row_len_slot_arr | {2 6 }
	Port: slot_counter_0 | {2 5 }
	Port: slot_counter_1 | {2 5 }
	Port: slot_counter_2 | {2 5 }
	Port: slot_counter_3 | {2 5 }
	Port: slot_row_counter_0 | {2 9 10 }
	Port: slot_row_counter_1 | {2 9 10 }
	Port: slot_row_counter_2 | {2 9 10 }
	Port: slot_row_counter_3 | {2 9 10 }
	Port: slot_row_len_id_0 | {2 8 }
	Port: slot_row_len_id_1 | {2 8 }
	Port: slot_row_len_id_2 | {2 8 }
	Port: slot_row_len_id_3 | {2 8 }
	Port: slot_res_arr_0 | {2 8 22 }
	Port: slot_res_arr_1 | {2 8 23 }
	Port: slot_res_arr_2 | {2 8 24 }
	Port: slot_res_arr_3 | {2 8 25 }
	Port: slot_row_id_0 | {2 8 }
	Port: slot_row_id_1 | {2 8 }
	Port: slot_row_id_2 | {2 8 }
	Port: slot_row_id_3 | {2 8 }
 - Input state : 
	Port: HLS_CISR_spmv_accel : cmd_start | {1 }
	Port: HLS_CISR_spmv_accel : inp_vec | {11 12 13 14 15 }
	Port: HLS_CISR_spmv_accel : slot_data_arr | {10 11 12 13 14 }
	Port: HLS_CISR_spmv_accel : slot_arr_row_len | {4 5 }
	Port: HLS_CISR_spmv_accel : max_row_id | {8 }
	Port: HLS_CISR_spmv_accel : row_len_slot_arr | {8 9 }
	Port: HLS_CISR_spmv_accel : slot_counter_0 | {5 }
	Port: HLS_CISR_spmv_accel : slot_counter_1 | {5 }
	Port: HLS_CISR_spmv_accel : slot_counter_2 | {5 }
	Port: HLS_CISR_spmv_accel : slot_counter_3 | {5 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_0 | {8 10 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_1 | {8 10 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_2 | {8 10 }
	Port: HLS_CISR_spmv_accel : slot_row_counter_3 | {8 10 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_0 | {8 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_1 | {8 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_2 | {8 }
	Port: HLS_CISR_spmv_accel : slot_row_len_id_3 | {8 }
	Port: HLS_CISR_spmv_accel : slot_res_arr_0 | {17 }
	Port: HLS_CISR_spmv_accel : slot_res_arr_1 | {18 }
	Port: HLS_CISR_spmv_accel : slot_res_arr_2 | {19 }
	Port: HLS_CISR_spmv_accel : slot_res_arr_3 | {20 }
	Port: HLS_CISR_spmv_accel : slot_row_id_0 | {22 }
	Port: HLS_CISR_spmv_accel : slot_row_id_1 | {23 }
	Port: HLS_CISR_spmv_accel : slot_row_id_2 | {24 }
	Port: HLS_CISR_spmv_accel : slot_row_id_3 | {25 }
  - Chain level:
	State 1
	State 2
		add_ln25 : 1
		icmp_ln25 : 1
		br_ln25 : 2
		tmp_2 : 1
		zext_ln37 : 2
		row_len_slot_arr_addr_2 : 3
		or_ln37 : 2
		tmp_3 : 2
		row_len_slot_arr_addr_3 : 3
		trunc_ln29 : 1
		switch_ln29 : 2
		store_ln37 : 4
		store_ln37 : 4
	State 3
	State 4
		add_ln49 : 1
		icmp_ln49 : 1
		br_ln49 : 2
		slot_id1_cast : 1
		trunc_ln58 : 1
		shl_ln49 : 1
		slot_arr_row_len_addr : 2
		slot_arr_row_len_load : 3
	State 5
		slot_row_count : 1
		trunc_ln53 : 2
		icmp_ln55 : 1
		br_ln55 : 2
		tmp_4 : 2
		p_and_f_cast : 3
		sub_ln58 : 4
		select_ln58 : 5
		add_ln58 : 6
		add_ln59 : 2
		store_ln59 : 3
		store_ln59 : 3
		store_ln59 : 3
		store_ln59 : 3
	State 6
		row_len_slot_arr_addr : 1
		store_ln58 : 2
	State 7
	State 8
		add_ln68 : 1
		icmp_ln68 : 1
		br_ln68 : 2
		trunc_ln86 : 1
		shl_ln68 : 1
		tmp : 2
		icmp_ln80 : 3
		br_ln80 : 4
		switch_ln83 : 2
		tmp_1 : 2
		trunc_ln86_1 : 3
		add_ln86 : 4
		zext_ln86 : 5
		row_len_slot_arr_addr_1 : 6
		row_len_slot_arr_load : 7
		switch_ln86 : 2
		add_ln87 : 3
		switch_ln87 : 2
		store_ln87 : 4
		store_ln87 : 4
		store_ln87 : 4
		store_ln87 : 4
		trunc_ln90 : 1
		switch_ln90 : 2
		store_ln90 : 2
		store_ln90 : 2
		store_ln90 : 2
		store_ln90 : 2
		add_ln91 : 1
		store_ln91 : 2
	State 9
		store_ln86 : 1
		store_ln86 : 1
		store_ln86 : 1
		store_ln86 : 1
	State 10
		slot_data_arr_load : 1
		add_ln113 : 1
		store_ln113 : 2
		add_ln113_1 : 1
		store_ln113 : 2
		add_ln113_2 : 1
		store_ln113 : 2
		add_ln113_3 : 1
		store_ln113 : 2
	State 11
		trunc_ln106 : 1
		trunc_ln3 : 1
		zext_ln110 : 2
		inp_vec_addr : 3
		inp_vec_load : 4
		slot_data_arr_load_1 : 1
	State 12
		trunc_ln106_1 : 1
		trunc_ln110_1 : 1
		zext_ln110_1 : 2
		inp_vec_addr_1 : 3
		inp_vec_load_1 : 4
		slot_data_arr_load_2 : 1
	State 13
		mul_i : 1
		trunc_ln106_2 : 1
		trunc_ln110_2 : 1
		zext_ln110_2 : 2
		inp_vec_addr_2 : 3
		inp_vec_load_2 : 4
		slot_data_arr_load_3 : 1
	State 14
		mul_1_i : 1
		trunc_ln106_3 : 1
		trunc_ln110_3 : 1
		zext_ln110_3 : 2
		inp_vec_addr_3 : 3
		inp_vec_load_3 : 4
	State 15
		mul_2_i : 1
	State 16
		mul_3_i : 1
	State 17
		add_i : 1
	State 18
		add_1_i : 1
	State 19
		add_2_i : 1
	State 20
		add_3_i : 1
	State 21
	State 22
		zext_ln127 : 1
		output_vec_addr : 2
		store_ln127 : 3
	State 23
		zext_ln127_1 : 1
		output_vec_addr_1 : 2
		store_ln127 : 3
	State 24
		zext_ln127_2 : 1
		output_vec_addr_2 : 2
		store_ln127 : 3
	State 25
		zext_ln127_3 : 1
		output_vec_addr_3 : 2
		store_ln127 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   fadd   |         grp_fu_348         |    2    |   205   |   390   |
|----------|----------------------------|---------|---------|---------|
|   fmul   |         grp_fu_352         |    3    |   143   |   321   |
|----------|----------------------------|---------|---------|---------|
|          |       add_ln25_fu_420      |    0    |    0    |    11   |
|          |       add_ln49_fu_560      |    0    |    0    |    11   |
|          |       add_ln58_fu_656      |    0    |    0    |    11   |
|          |       add_ln59_fu_661      |    0    |    0    |    39   |
|          |       add_ln68_fu_695      |    0    |    0    |    11   |
|    add   |       add_ln86_fu_771      |    0    |    0    |    11   |
|          |       add_ln87_fu_782      |    0    |    0    |    39   |
|          |       add_ln91_fu_844      |    0    |    0    |    39   |
|          |      add_ln113_fu_880      |    0    |    0    |    39   |
|          |     add_ln113_1_fu_892     |    0    |    0    |    39   |
|          |     add_ln113_2_fu_904     |    0    |    0    |    39   |
|          |     add_ln113_3_fu_916     |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln25_fu_426      |    0    |    0    |    8    |
|          |      icmp_ln49_fu_566      |    0    |    0    |    8    |
|   icmp   |      icmp_ln55_fu_620      |    0    |    0    |    18   |
|          |      icmp_ln68_fu_701      |    0    |    0    |    8    |
|          |      icmp_ln80_fu_731      |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          |    slot_row_count_fu_603   |    0    |    0    |    20   |
|    mux   |         tmp_fu_717         |    0    |    0    |    20   |
|          |        tmp_1_fu_753        |    0    |    0    |    20   |
|----------|----------------------------|---------|---------|---------|
|    sub   |       sub_ln58_fu_642      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln58_fu_648     |    0    |    0    |    3    |
|----------|----------------------------|---------|---------|---------|
|   read   | cmd_start_read_read_fu_138 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|         grp_fu_396         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_2_fu_432        |    0    |    0    |    0    |
|bitconcatenate|        tmp_3_fu_451        |    0    |    0    |    0    |
|          |     p_and_f_cast_fu_634    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      zext_ln37_fu_440      |    0    |    0    |    0    |
|          |    slot_id1_cast_fu_572    |    0    |    0    |    0    |
|          |      zext_ln58_fu_691      |    0    |    0    |    0    |
|          |      zext_ln86_fu_777      |    0    |    0    |    0    |
|          |      zext_ln110_fu_932     |    0    |    0    |    0    |
|   zext   |     zext_ln110_1_fu_941    |    0    |    0    |    0    |
|          |     zext_ln110_2_fu_959    |    0    |    0    |    0    |
|          |     zext_ln110_3_fu_977    |    0    |    0    |    0    |
|          |     zext_ln127_fu_1030     |    0    |    0    |    0    |
|          |    zext_ln127_1_fu_1050    |    0    |    0    |    0    |
|          |    zext_ln127_2_fu_1070    |    0    |    0    |    0    |
|          |    zext_ln127_3_fu_1090    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    or    |       or_ln37_fu_445       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      trunc_ln29_fu_460     |    0    |    0    |    0    |
|          |      trunc_ln58_fu_577     |    0    |    0    |    0    |
|          |      trunc_ln53_fu_616     |    0    |    0    |    0    |
|          |      trunc_ln86_fu_707     |    0    |    0    |    0    |
|   trunc  |     trunc_ln86_1_fu_767    |    0    |    0    |    0    |
|          |      trunc_ln90_fu_816     |    0    |    0    |    0    |
|          |     trunc_ln106_fu_928     |    0    |    0    |    0    |
|          |    trunc_ln106_1_fu_937    |    0    |    0    |    0    |
|          |    trunc_ln106_2_fu_955    |    0    |    0    |    0    |
|          |    trunc_ln106_3_fu_973    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    shl   |       shl_ln49_fu_581      |    0    |    0    |    0    |
|          |       shl_ln68_fu_711      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| bitselect|        tmp_4_fu_626        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    5    |   348   |   1173  |
|----------|----------------------------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|row_len_slot_arr|    0   |   64   |    4   |
+----------------+--------+--------+--------+
|      Total     |    0   |   64   |    4   |
+----------------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|        add_ln25_reg_1104       |    3   |
|        add_ln49_reg_1115       |    3   |
|        add_ln58_reg_1148       |    3   |
|        add_ln68_reg_1153       |    3   |
|    bitcast_ln110_1_reg_1240    |   32   |
|    bitcast_ln110_2_reg_1260    |   32   |
|    bitcast_ln110_3_reg_1275    |   32   |
|     bitcast_ln110_reg_1215     |   32   |
|     cmd_start_read_reg_1100    |    1   |
|       icmp_ln49_reg_1120       |    1   |
|       icmp_ln55_reg_1144       |    1   |
|       icmp_ln68_reg_1158       |    1   |
|       icmp_ln80_reg_1166       |    1   |
|     inp_vec_addr_1_reg_1200    |    3   |
|     inp_vec_addr_2_reg_1225    |    3   |
|     inp_vec_addr_3_reg_1250    |    3   |
|      inp_vec_addr_reg_1185     |    3   |
|      matrix_val_1_reg_1235     |   32   |
|      matrix_val_2_reg_1255     |   32   |
|      matrix_val_3_reg_1270     |   32   |
|       matrix_val_reg_1210      |   32   |
|        mul_1_i_reg_1283        |   32   |
|        mul_2_i_reg_1291        |   32   |
|        mul_3_i_reg_1299        |   32   |
|         mul_i_reg_1265         |   32   |
|             reg_406            |   32   |
|             reg_410            |   32   |
|row_len_slot_arr_addr_1_reg_1170|    3   |
|        shl_ln49_reg_1129       |    3   |
| slot_arr_row_len_addr_reg_1134 |    2   |
| slot_arr_row_len_load_reg_1139 |   32   |
|  slot_data_arr_addr_1_reg_1190 |    2   |
|  slot_data_arr_addr_2_reg_1205 |    2   |
|  slot_data_arr_addr_3_reg_1230 |    2   |
|   slot_data_arr_addr_reg_1175  |    2   |
|        slot_id1_reg_326        |    3   |
|        slot_id2_reg_337        |    3   |
|         slot_id_reg_315        |    3   |
|     trunc_ln106_1_reg_1195     |   32   |
|     trunc_ln106_2_reg_1220     |   32   |
|     trunc_ln106_3_reg_1245     |   32   |
|      trunc_ln106_reg_1180      |   32   |
|       trunc_ln58_reg_1124      |    2   |
|       trunc_ln86_reg_1162      |    2   |
+--------------------------------+--------+
|              Total             |   666  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_158 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_158 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_158 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_178 |  p0  |   2  |   2  |    4   ||    9    |
| grp_access_fu_208 |  p0  |   8  |   2  |   16   ||    42   |
| grp_access_fu_221 |  p0  |   8  |   3  |   24   ||    42   |
| grp_access_fu_285 |  p0  |   4  |   3  |   12   ||    20   |
| grp_access_fu_285 |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_348    |  p0  |   4  |  32  |   128  ||    20   |
|     grp_fu_348    |  p1  |   4  |  32  |   128  ||    20   |
|     grp_fu_352    |  p0  |   8  |  32  |   256  ||    42   |
|     grp_fu_352    |  p1  |   8  |  32  |   256  ||    42   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1022  || 22.9929 ||   289   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   348  |  1173  |
|   Memory  |    0   |    -   |    -   |   64   |    4   |
|Multiplexer|    -   |    -   |   22   |    -   |   289  |
|  Register |    -   |    -   |    -   |   666  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   22   |  1078  |  1466  |
+-----------+--------+--------+--------+--------+--------+
