Hello, everyone. This is a repository for Active Control Gate Theory.

2021/9/21:
Upload the v1.0 of the Verilog code.
It realize the ADDA process and finally output the disered waveform.
2021/9/22:
Upload the v1.1 of the Verilog code.
It will shrink the three voltage level duration.