<stg><name>run_Pipeline_VITIS_LOOP_64_1</name>


<trans_list>

<trans id="42" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %score = alloca i32 1

]]></Node>
<StgValue><ssdm name="score"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %sext_ln64_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln64

]]></Node>
<StgValue><ssdm name="sext_ln64_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="16">
<![CDATA[
newFuncRoot:4 %sext_ln64_cast = sext i16 %sext_ln64_read

]]></Node>
<StgValue><ssdm name="sext_ln64_cast"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i32 4294967295, i32 %idx

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i32 -1, i32 %score

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %VITIS_LOOP_69_2.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_2.i:0 %i_1 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_69_2.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_69_2.i:2 %icmp_ln1073 = icmp_eq  i32 %i_1, i32 %sext_ln64_cast

]]></Node>
<StgValue><ssdm name="icmp_ln1073"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_69_2.i:3 %add_ln64 = add i32 %i_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln64"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_69_2.i:4 %br_ln64 = br i1 %icmp_ln1073, void %VITIS_LOOP_69_2.i.split, void %_Z11find_regioniPf.exit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_2.i.split:0 %score_load = load i32 %score

]]></Node>
<StgValue><ssdm name="score_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_69_2.i.split:10 %tmp_1 = fcmp_olt  i32 %score_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_69_2.i.split:15 %store_ln64 = store i32 %add_ln64, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_Z11find_regioniPf.exit.loopexit.exitStub:0 %idx_load_1 = load i32 %idx

]]></Node>
<StgValue><ssdm name="idx_load_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
_Z11find_regioniPf.exit.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %idx_out, i32 %idx_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1073" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
_Z11find_regioniPf.exit.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_2.i.split:1 %idx_load = load i32 %idx

]]></Node>
<StgValue><ssdm name="idx_load"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_69_2.i.split:2 %specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln64"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_69_2.i.split:3 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %idx_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
VITIS_LOOP_69_2.i.split:4 %bitcast_ln85 = bitcast i32 %score_load

]]></Node>
<StgValue><ssdm name="bitcast_ln85"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_69_2.i.split:5 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln85, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="23" op_0_bw="32">
<![CDATA[
VITIS_LOOP_69_2.i.split:6 %trunc_ln85 = trunc i32 %bitcast_ln85

]]></Node>
<StgValue><ssdm name="trunc_ln85"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_69_2.i.split:7 %icmp_ln85 = icmp_ne  i8 %tmp, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
VITIS_LOOP_69_2.i.split:8 %icmp_ln85_1 = icmp_eq  i23 %trunc_ln85, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln85_1"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_69_2.i.split:9 %or_ln85_1 = or i1 %icmp_ln85_1, i1 %icmp_ln85

]]></Node>
<StgValue><ssdm name="or_ln85_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_69_2.i.split:10 %tmp_1 = fcmp_olt  i32 %score_load, i32 inf

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_69_2.i.split:11 %and_ln85 = and i1 %or_ln85_1, i1 %tmp_1

]]></Node>
<StgValue><ssdm name="and_ln85"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
VITIS_LOOP_69_2.i.split:12 %or_ln85 = or i1 %tmp_2, i1 %and_ln85

]]></Node>
<StgValue><ssdm name="or_ln85"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_69_2.i.split:13 %score_1 = select i1 %or_ln85, i32 inf, i32 %score_load

]]></Node>
<StgValue><ssdm name="score_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
VITIS_LOOP_69_2.i.split:14 %idx_1 = select i1 %or_ln85, i32 %i_1, i32 %idx_load

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_69_2.i.split:16 %store_ln64 = store i32 %idx_1, i32 %idx

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_69_2.i.split:17 %store_ln64 = store i32 %score_1, i32 %score

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_69_2.i.split:18 %br_ln64 = br void %VITIS_LOOP_69_2.i

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="52" name="sext_ln64" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln64"/></StgValue>
</port>
<port id="53" name="idx_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="idx_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="StgValue_54" to="score" fromId="54" toId="5">
</dataflow>
<dataflow id="56" from="StgValue_54" to="idx" fromId="54" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_54" to="i" fromId="54" toId="7">
</dataflow>
<dataflow id="59" from="_ssdm_op_Read.ap_auto.i16" to="sext_ln64_read" fromId="58" toId="8">
</dataflow>
<dataflow id="60" from="sext_ln64" to="sext_ln64_read" fromId="52" toId="8">
</dataflow>
<dataflow id="61" from="sext_ln64_read" to="sext_ln64_cast" fromId="8" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_62" to="store_ln0" fromId="62" toId="10">
</dataflow>
<dataflow id="64" from="i" to="store_ln0" fromId="7" toId="10">
</dataflow>
<dataflow id="66" from="StgValue_65" to="store_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="67" from="idx" to="store_ln0" fromId="6" toId="11">
</dataflow>
<dataflow id="69" from="StgValue_68" to="store_ln0" fromId="68" toId="12">
</dataflow>
<dataflow id="70" from="score" to="store_ln0" fromId="5" toId="12">
</dataflow>
<dataflow id="71" from="i" to="i_1" fromId="7" toId="14">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="72" toId="15">
</dataflow>
<dataflow id="74" from="StgValue_65" to="specpipeline_ln0" fromId="65" toId="15">
</dataflow>
<dataflow id="75" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="15">
</dataflow>
<dataflow id="76" from="StgValue_54" to="specpipeline_ln0" fromId="54" toId="15">
</dataflow>
<dataflow id="77" from="StgValue_62" to="specpipeline_ln0" fromId="62" toId="15">
</dataflow>
<dataflow id="79" from="p_str" to="specpipeline_ln0" fromId="78" toId="15">
</dataflow>
<dataflow id="80" from="i_1" to="icmp_ln1073" fromId="14" toId="16">
</dataflow>
<dataflow id="81" from="sext_ln64_cast" to="icmp_ln1073" fromId="9" toId="16">
</dataflow>
<dataflow id="82" from="i_1" to="add_ln64" fromId="14" toId="17">
</dataflow>
<dataflow id="83" from="StgValue_54" to="add_ln64" fromId="54" toId="17">
</dataflow>
<dataflow id="84" from="icmp_ln1073" to="br_ln64" fromId="16" toId="18">
</dataflow>
<dataflow id="85" from="score" to="score_load" fromId="5" toId="19">
</dataflow>
<dataflow id="86" from="score_load" to="tmp_1" fromId="19" toId="20">
</dataflow>
<dataflow id="88" from="StgValue_87" to="tmp_1" fromId="87" toId="20">
</dataflow>
<dataflow id="89" from="add_ln64" to="store_ln64" fromId="17" toId="21">
</dataflow>
<dataflow id="90" from="i" to="store_ln64" fromId="7" toId="21">
</dataflow>
<dataflow id="91" from="idx" to="idx_load" fromId="6" toId="22">
</dataflow>
<dataflow id="93" from="_ssdm_op_SpecLoopName" to="specloopname_ln64" fromId="92" toId="23">
</dataflow>
<dataflow id="95" from="empty_14" to="specloopname_ln64" fromId="94" toId="23">
</dataflow>
<dataflow id="97" from="_ssdm_op_BitSelect.i1.i32.i32" to="tmp_2" fromId="96" toId="24">
</dataflow>
<dataflow id="98" from="idx_load" to="tmp_2" fromId="22" toId="24">
</dataflow>
<dataflow id="100" from="StgValue_99" to="tmp_2" fromId="99" toId="24">
</dataflow>
<dataflow id="101" from="score_load" to="bitcast_ln85" fromId="19" toId="25">
</dataflow>
<dataflow id="103" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp" fromId="102" toId="26">
</dataflow>
<dataflow id="104" from="bitcast_ln85" to="tmp" fromId="25" toId="26">
</dataflow>
<dataflow id="106" from="StgValue_105" to="tmp" fromId="105" toId="26">
</dataflow>
<dataflow id="108" from="StgValue_107" to="tmp" fromId="107" toId="26">
</dataflow>
<dataflow id="109" from="bitcast_ln85" to="trunc_ln85" fromId="25" toId="27">
</dataflow>
<dataflow id="110" from="tmp" to="icmp_ln85" fromId="26" toId="28">
</dataflow>
<dataflow id="112" from="StgValue_111" to="icmp_ln85" fromId="111" toId="28">
</dataflow>
<dataflow id="113" from="trunc_ln85" to="icmp_ln85_1" fromId="27" toId="29">
</dataflow>
<dataflow id="115" from="StgValue_114" to="icmp_ln85_1" fromId="114" toId="29">
</dataflow>
<dataflow id="116" from="icmp_ln85_1" to="or_ln85_1" fromId="29" toId="30">
</dataflow>
<dataflow id="117" from="icmp_ln85" to="or_ln85_1" fromId="28" toId="30">
</dataflow>
<dataflow id="118" from="score_load" to="tmp_1" fromId="19" toId="31">
</dataflow>
<dataflow id="119" from="StgValue_87" to="tmp_1" fromId="87" toId="31">
</dataflow>
<dataflow id="120" from="or_ln85_1" to="and_ln85" fromId="30" toId="32">
</dataflow>
<dataflow id="121" from="tmp_1" to="and_ln85" fromId="31" toId="32">
</dataflow>
<dataflow id="122" from="tmp_2" to="or_ln85" fromId="24" toId="33">
</dataflow>
<dataflow id="123" from="and_ln85" to="or_ln85" fromId="32" toId="33">
</dataflow>
<dataflow id="124" from="or_ln85" to="score_1" fromId="33" toId="34">
</dataflow>
<dataflow id="125" from="StgValue_87" to="score_1" fromId="87" toId="34">
</dataflow>
<dataflow id="126" from="score_load" to="score_1" fromId="19" toId="34">
</dataflow>
<dataflow id="127" from="or_ln85" to="idx_1" fromId="33" toId="35">
</dataflow>
<dataflow id="128" from="i_1" to="idx_1" fromId="14" toId="35">
</dataflow>
<dataflow id="129" from="idx_load" to="idx_1" fromId="22" toId="35">
</dataflow>
<dataflow id="130" from="idx_1" to="store_ln64" fromId="35" toId="36">
</dataflow>
<dataflow id="131" from="idx" to="store_ln64" fromId="6" toId="36">
</dataflow>
<dataflow id="132" from="score_1" to="store_ln64" fromId="34" toId="37">
</dataflow>
<dataflow id="133" from="score" to="store_ln64" fromId="5" toId="37">
</dataflow>
<dataflow id="134" from="idx" to="idx_load_1" fromId="6" toId="39">
</dataflow>
<dataflow id="136" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="135" toId="40">
</dataflow>
<dataflow id="137" from="idx_out" to="write_ln0" fromId="53" toId="40">
</dataflow>
<dataflow id="138" from="idx_load_1" to="write_ln0" fromId="39" toId="40">
</dataflow>
<dataflow id="139" from="icmp_ln1073" to="StgValue_2" fromId="16" toId="2">
</dataflow>
</dataflows>


</stg>
