{:input (genetic.crossover/dumb-crossover 1379515965 (genetic.representation/genetic-representation "examples/57913.FED53366.blif") (genetic.representation/genetic-representation "examples/57913.FED53366.blif")), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_:missing , \\wire23_:missing_32 , \\wire24_:missing , \\wire25_:missing_32 , wire26_41);\n  wire \\:missing_edge ;\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  wire wire11_12;\n  wire \\wire13_14_:missing_0 ;\n  wire \\wire13_14_:missing_15 ;\n  wire wire13_18;\n  wire wire19_15;\n  wire wire19_22;\n  wire wire19_33;\n  wire \\wire19_37_:missing ;\n  wire wire19_38;\n  wire wire19_40;\n  wire \\wire19_9_:missing ;\n  wire \\wire19_9_:missing_10 ;\n  wire \\wire19_:missing_10 ;\n  wire \\wire19_:missing_20 ;\n  wire \\wire1_16_:missing ;\n  wire wire2;\n  input \\wire23_:missing_32 ;\n  wire \\wire23_:missing_32 ;\n  input \\wire24_:missing ;\n  wire \\wire24_:missing ;\n  input \\wire25_:missing_32 ;\n  wire \\wire25_:missing_32 ;\n  output wire26_41;\n  wire wire26_41;\n  wire \\wire27_:missing_42_43 ;\n  wire wire28;\n  wire wire29_33;\n  wire wire29_35;\n  wire wire30_35;\n  wire \\wire30_:missing ;\n  wire \\wire31_35_:missing ;\n  wire wire34_39;\n  wire \\wire34_:missing_35_0 ;\n  wire \\wire34_:missing_35_36 ;\n  wire wire3_11;\n  wire wire3_35;\n  wire wire41_35;\n  wire wire43;\n  wire wire4_11;\n  wire wire5_12_22;\n  wire \\wire5_:missing ;\n  wire wire6_17;\n  wire wire6_19;\n  wire \\wire7_:missing ;\n  wire wire8_21;\n  wire \\wire8_35_:missing ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_33_44 ;\n  wire \\wire:missing_35 ;\n  wire \\wire:missing_38 ;\n  wire \\wire:missing_39 ;\n  wire \\wire:missing_40 ;\n  wire \\wire:missing_44 ;\n  wire \\wire:missing_edge ;\n  assign wire3_11 = 2'h1 >> wire3_35;\n  assign wire5_12_22 = 4'h8 >> { \\wire:missing_edge , wire11_12 };\n  assign wire13_18 = 4'h6 >> { \\wire13_14_:missing_0 , \\wire13_14_:missing_15  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire13_14_:missing_0 , \\wire13_14_:missing_15  };\n  assign wire4_11 = 2'h1 >> \\wire:missing_edge ;\n  assign wire29_33 = 2'h1 >> wire29_35;\n  assign \\wire30_:missing  = 2'h1 >> wire30_35;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire31_35_:missing ;\n  assign \\wire:missing_32  = 4'h8 >> { \\wire25_:missing_32 , \\wire23_:missing_32  };\n  assign \\wire:missing_33_44  = 4'h8 >> { wire29_33, wire19_33 };\n  assign wire34_39 = 4'h6 >> { \\wire34_:missing_35_0 , \\wire34_:missing_35_36  };\n  assign \\wire:missing_35  = 4'h8 >> { \\wire34_:missing_35_0 , \\wire34_:missing_35_36  };\n  assign \\wire5_:missing  = 2'h1 >> wire5_12_22;\n  assign wire6_17 = 2'h1 >> wire6_19;\n  assign \\wire7_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire8_21 = 2'h1 >> \\wire8_35_:missing ;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire19_9_:missing , \\wire19_9_:missing_10  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire19_:missing_10 , \\wire19_9_:missing_10  };\n  assign wire11_12 = 4'h8 >> { wire4_11, wire3_11 };\n  assign \\wire1_16_:missing  = 1'h0;\n  assign wire2 = 1'h0;\n  assign \\wire27_:missing_42_43  = 1'h1;\n  assign wire28 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_44  = \\wire:missing_33_44 ;\n  assign wire43 = \\wire27_:missing_42_43 ;\n  assign \\wire:missing_edge  = \\wire27_:missing_42_43 ;\n  assign wire26_41 = wire41_35;\n  assign \\wire:missing_40  = wire19_40;\n  assign \\wire:missing_39  = wire34_39;\n  assign \\wire:missing_38  = wire19_38;\n  assign \\wire:missing_edge  = \\wire19_37_:missing ;\n  assign \\wire34_:missing_35_36  = \\wire:missing_edge ;\n  assign wire19_22 = wire5_12_22;\n  assign \\wire:missing_edge  = wire8_21;\n  assign \\wire:missing_edge  = \\wire19_:missing_20 ;\n  assign \\wire19_:missing_10  = wire19_22;\n  assign \\wire:missing_18  = wire13_18;\n  assign \\wire:missing_17  = wire6_17;\n  assign \\wire:missing_edge  = \\wire1_16_:missing ;\n  assign \\wire13_14_:missing_15  = wire19_15;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:3.1-104.10\" *)\nmodule postsynth(\\wire0_:missing , \\wire23_:missing_32 , \\wire24_:missing , \\wire25_:missing_32 , wire26_41);\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:5.9-5.24\" *)\n  input \\wire0_:missing ;\n  wire \\wire0_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:14.8-14.27\" *)\n  wire \\wire19_37_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:20.8-20.27\" *)\n  wire \\wire19_:missing_20 ;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:21.8-21.26\" *)\n  wire \\wire1_16_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:22.8-22.13\" *)\n  wire wire2;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:23.9-23.28\" *)\n  input \\wire23_:missing_32 ;\n  wire \\wire23_:missing_32 ;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:25.9-25.25\" *)\n  input \\wire24_:missing ;\n  wire \\wire24_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:27.9-27.28\" *)\n  input \\wire25_:missing_32 ;\n  wire \\wire25_:missing_32 ;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:29.10-29.19\" *)\n  output wire26_41;\n  wire wire26_41;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:31.8-31.30\" *)\n  wire \\wire27_:missing_42_43 ;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:32.8-32.14\" *)\n  wire wire28;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:40.8-40.30\" *)\n  wire \\wire34_:missing_35_36 ;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:43.8-43.17\" *)\n  wire wire41_35;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:44.8-44.14\" *)\n  wire wire43;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:45.8-45.16\" *)\n  wire wire4_11;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:50.8-50.23\" *)\n  wire \\wire7_:missing ;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:51.8-51.16\" *)\n  wire wire8_21;\n  (* src = \"/tmp/fuzzmount6020635C/38D9FA75.v:62.8-62.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire19_37_:missing  = 1'h1;\n  assign \\wire19_:missing_20  = 1'h1;\n  assign \\wire1_16_:missing  = 1'h0;\n  assign wire2 = 1'h0;\n  assign wire26_41 = 1'hx;\n  assign \\wire27_:missing_42_43  = 1'h1;\n  assign wire28 = 1'h0;\n  assign \\wire34_:missing_35_36  = 1'h1;\n  assign wire41_35 = 1'hx;\n  assign wire43 = 1'h1;\n  assign wire4_11 = 1'h0;\n  assign \\wire7_:missing  = 1'h0;\n  assign wire8_21 = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY 12:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0/src/top.v'.\nSBY 12:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] Copy '/tmp/fuzzmount6020635C/38D9FA75.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0/src/38D9FA75.v'.\nSBY 12:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] Copy '/tmp/fuzzmount6020635C/38D9FA75.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0/src/38D9FA75.post.v'.\nSBY 12:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] engine_0: abc pdr\nSBY 12:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] base: /tmp/fuzzmount6020635C/top.v:10: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] base: Warning: Wire presynth.\\wire26_41 is used but has no driver.\nSBY 12:53:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] base: finished (returncode=0)\nSBY 12:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] aig: Warning: Wire presynth.\\wire26_41 is used but has no driver.\nSBY 12:53:41 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:53:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] aig: finished (returncode=0)\nSBY 12:53:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 12:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 12:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] engine_0: Warning: The network has no constraints.\nSBY 12:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 12:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] engine_0: finished (returncode=0)\nSBY 12:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] engine_0: Status returned by engine: FAIL\nSBY 12:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:01 (1)\nSBY 12:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] summary: engine_0 (abc pdr) returned FAIL\nSBY 12:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0'.\nSBY 12:53:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp4c2srnb0] DONE (FAIL, rc=2)\n", :err ""}}}