// Seed: 3817218532
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3, id_4, id_5;
endmodule
module module_1 (
    output wire id_0
);
  assign id_0 = id_2 !== 1'b0 - 1;
  assign id_2.id_2 = id_2;
  supply1 id_3, id_4;
  supply1 id_5;
  assign id_0 = id_4;
  wire id_6;
  id_7 :
  assert property (@(1'b0) 1) id_5 = 1 !== id_7 ? id_2 : id_3;
  wire id_8;
  initial id_5 = 1'b0;
  assign id_4 = id_7;
  module_0(
      id_8, id_6
  );
endmodule
