verilog xil_defaultlib  \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATAem.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATBew.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATbkb.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATCeG.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATcud.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATdEe.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATDeQ.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATEe0.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATeOg.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATFfa.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATfYi.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATg8j.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATGfk.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMAThbi.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATHfu.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATibs.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATIfE.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATjbC.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATJfO.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATkbM.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATKfY.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATlbW.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATLf8.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATmb6.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATMgi.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATncg.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATNgs.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATocq.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATOgC.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATpcA.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATPgM.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATqcK.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATQgW.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATrcU.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATRg6.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATsc4.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATShg.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATtde.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATThq.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATudo.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATUhA.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATvdy.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATVhK.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATwdI.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATWhU.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATxdS.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATyd2.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_DECMATzec.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_F_tbl.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure_mux_42Xh4.v" \
"../../../../LabHLS_RS2016_4.srcs/sources_1/bd/design_2/ipshared/a036/hdl/verilog/rs_erasure.v" \
"../../../bd/design_2/ip/design_2_rs_erasure_0_0/sim/design_2_rs_erasure_0_0.v" \
"../../../bd/design_2/hdl/design_2.v" \
"../../../bd/design_2/sim/design_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
