// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _doConv_HH_
#define _doConv_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "doConv_mac_muladdeOg.h"
#include "doConv_mac_muladdfYi.h"
#include "doConv_lineBuff_vbkb.h"
#include "doConv_CTRL_BUS_s_axi.h"
#include "doConv_KERNEL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CTRL_BUS_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CTRL_BUS_DATA_WIDTH = 32,
         unsigned int C_S_AXI_KERNEL_BUS_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_KERNEL_BUS_DATA_WIDTH = 32>
struct doConv : public sc_module {
    // Port declarations 44
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<14> > input_image_address0;
    sc_out< sc_logic > input_image_ce0;
    sc_in< sc_lv<8> > input_image_q0;
    sc_out< sc_lv<14> > output_image_address0;
    sc_out< sc_logic > output_image_ce0;
    sc_out< sc_logic > output_image_we0;
    sc_out< sc_lv<8> > output_image_d0;
    sc_in< sc_logic > s_axi_CTRL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CTRL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_ADDR_WIDTH> > s_axi_CTRL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CTRL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CTRL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH> > s_axi_CTRL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH/8> > s_axi_CTRL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CTRL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CTRL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_BUS_ADDR_WIDTH> > s_axi_CTRL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CTRL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CTRL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_BUS_DATA_WIDTH> > s_axi_CTRL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CTRL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CTRL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CTRL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CTRL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_in< sc_logic > s_axi_KERNEL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_KERNEL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_KERNEL_BUS_ADDR_WIDTH> > s_axi_KERNEL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_KERNEL_BUS_WVALID;
    sc_out< sc_logic > s_axi_KERNEL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_KERNEL_BUS_DATA_WIDTH> > s_axi_KERNEL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_KERNEL_BUS_DATA_WIDTH/8> > s_axi_KERNEL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_KERNEL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_KERNEL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_KERNEL_BUS_ADDR_WIDTH> > s_axi_KERNEL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_KERNEL_BUS_RVALID;
    sc_in< sc_logic > s_axi_KERNEL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_KERNEL_BUS_DATA_WIDTH> > s_axi_KERNEL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_KERNEL_BUS_RRESP;
    sc_out< sc_logic > s_axi_KERNEL_BUS_BVALID;
    sc_in< sc_logic > s_axi_KERNEL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_KERNEL_BUS_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    doConv(sc_module_name name);
    SC_HAS_PROCESS(doConv);

    ~doConv();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    doConv_CTRL_BUS_s_axi<C_S_AXI_CTRL_BUS_ADDR_WIDTH,C_S_AXI_CTRL_BUS_DATA_WIDTH>* doConv_CTRL_BUS_s_axi_U;
    doConv_KERNEL_BUS_s_axi<C_S_AXI_KERNEL_BUS_ADDR_WIDTH,C_S_AXI_KERNEL_BUS_DATA_WIDTH>* doConv_KERNEL_BUS_s_axi_U;
    doConv_lineBuff_vbkb* lineBuff_val_0_U;
    doConv_lineBuff_vbkb* lineBuff_val_1_U;
    doConv_lineBuff_vbkb* lineBuff_val_2_U;
    doConv_mac_muladdeOg<1,1,8,8,16,16>* doConv_mac_muladdeOg_U1;
    doConv_mac_muladdeOg<1,1,8,8,16,16>* doConv_mac_muladdeOg_U2;
    doConv_mac_muladdeOg<1,1,8,8,16,16>* doConv_mac_muladdeOg_U3;
    doConv_mac_muladdeOg<1,1,8,8,16,16>* doConv_mac_muladdeOg_U4;
    doConv_mac_muladdfYi<1,1,8,8,16,16>* doConv_mac_muladdfYi_U5;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<16> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<4> > kernel_address0;
    sc_signal< sc_logic > kernel_ce0;
    sc_signal< sc_lv<8> > kernel_q0;
    sc_signal< sc_lv<15> > idxpixel_reg_333;
    sc_signal< sc_lv<16> > valOutput_reg_344;
    sc_signal< sc_lv<32> > pixConvolved_reg_356;
    sc_signal< sc_lv<32> > idxRow_reg_368;
    sc_signal< sc_lv<32> > col_assign_reg_379;
    sc_signal< sc_lv<8> > lineBuff_val_0_q1;
    sc_signal< sc_lv<8> > reg_412;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond4_reg_961;
    sc_signal< sc_lv<1> > or_cond6_reg_990;
    sc_signal< sc_lv<8> > lineBuff_val_0_q0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state12_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state15_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state18_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > exitcond4_reg_961_pp0_iter1_reg;
    sc_signal< sc_lv<1> > or_cond6_reg_990_pp0_iter1_reg;
    sc_signal< sc_lv<8> > kernel_load_reg_836;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<8> > kernel_load_1_reg_846;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<8> > kernel_load_2_reg_856;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<8> > kernel_load_3_reg_866;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<8> > kernel_load_4_reg_876;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<8> > kernel_load_5_reg_886;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<8> > kernel_load_6_reg_896;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<8> > kernel_load_7_reg_906;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<16> > tmp_2_fu_417_p1;
    sc_signal< sc_lv<16> > tmp_2_reg_916;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_lv<16> > tmp_24_0_1_fu_420_p1;
    sc_signal< sc_lv<16> > tmp_24_0_1_reg_921;
    sc_signal< sc_lv<16> > tmp_24_0_2_fu_423_p1;
    sc_signal< sc_lv<16> > tmp_24_0_2_reg_926;
    sc_signal< sc_lv<16> > tmp_24_1_fu_426_p1;
    sc_signal< sc_lv<16> > tmp_24_1_reg_931;
    sc_signal< sc_lv<16> > tmp_24_1_1_fu_429_p1;
    sc_signal< sc_lv<16> > tmp_24_1_1_reg_936;
    sc_signal< sc_lv<16> > tmp_24_1_2_fu_432_p1;
    sc_signal< sc_lv<16> > tmp_24_1_2_reg_941;
    sc_signal< sc_lv<16> > tmp_24_2_fu_435_p1;
    sc_signal< sc_lv<16> > tmp_24_2_reg_946;
    sc_signal< sc_lv<16> > tmp_24_2_1_fu_438_p1;
    sc_signal< sc_lv<16> > tmp_24_2_1_reg_951;
    sc_signal< sc_lv<16> > tmp_24_2_2_fu_441_p1;
    sc_signal< sc_lv<16> > tmp_24_2_2_reg_956;
    sc_signal< sc_lv<1> > exitcond4_fu_445_p2;
    sc_signal< sc_lv<1> > exitcond4_reg_961_pp0_iter2_reg;
    sc_signal< sc_lv<15> > idxpixel_1_fu_451_p2;
    sc_signal< sc_lv<15> > idxpixel_1_reg_965;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<64> > tmp_8_fu_457_p1;
    sc_signal< sc_lv<64> > tmp_8_reg_970;
    sc_signal< sc_lv<7> > lineBuff_val_1_addr_reg_980;
    sc_signal< sc_lv<7> > lineBuff_val_2_addr_reg_985;
    sc_signal< sc_lv<1> > or_cond6_fu_546_p2;
    sc_signal< sc_lv<1> > or_cond6_reg_990_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_3_fu_552_p2;
    sc_signal< sc_lv<1> > tmp_3_reg_995;
    sc_signal< sc_lv<32> > idxCol_fu_558_p2;
    sc_signal< sc_lv<32> > idxCol_reg_1001;
    sc_signal< sc_lv<32> > idxRow_1_fu_570_p3;
    sc_signal< sc_lv<32> > idxRow_1_reg_1006;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state13_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state16_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<32> > col_assign_1_0_2_fu_598_p2;
    sc_signal< sc_lv<32> > col_assign_1_0_2_reg_1021;
    sc_signal< sc_lv<32> > pixConvolved_1_fu_604_p3;
    sc_signal< sc_lv<32> > pixConvolved_1_reg_1046;
    sc_signal< sc_lv<32> > idxCol_1_fu_611_p3;
    sc_signal< sc_lv<32> > idxCol_1_reg_1051;
    sc_signal< sc_lv<16> > window_val_0_0_fu_621_p2;
    sc_signal< sc_lv<16> > window_val_0_0_reg_1056;
    sc_signal< sc_lv<8> > lineBuff_val_1_q1;
    sc_signal< sc_lv<8> > lineBuff_val_1_load_1_reg_1066;
    sc_signal< sc_lv<16> > window_val_1_1_fu_636_p2;
    sc_signal< sc_lv<16> > window_val_1_1_reg_1071;
    sc_signal< sc_lv<8> > lineBuff_val_2_q1;
    sc_signal< sc_lv<8> > lineBuff_val_2_load_1_reg_1081;
    sc_signal< sc_lv<8> > lineBuff_val_2_q0;
    sc_signal< sc_lv<8> > lineBuff_val_2_load_2_reg_1086;
    sc_signal< sc_lv<8> > lineBuff_val_1_load_3_reg_1096;
    sc_signal< sc_lv<16> > window_val_2_2_fu_660_p2;
    sc_signal< sc_lv<16> > window_val_2_2_reg_1101;
    sc_signal< sc_lv<16> > grp_fu_802_p3;
    sc_signal< sc_lv<16> > tmp3_reg_1106;
    sc_signal< sc_lv<15> > tmp_13_fu_665_p1;
    sc_signal< sc_lv<15> > tmp_13_reg_1111;
    sc_signal< sc_lv<16> > grp_fu_795_p3;
    sc_signal< sc_lv<16> > tmp13_reg_1116;
    sc_signal< sc_lv<15> > tmp_17_fu_668_p1;
    sc_signal< sc_lv<15> > tmp_17_reg_1121;
    sc_signal< sc_lv<15> > tmp_12_fu_678_p1;
    sc_signal< sc_lv<15> > tmp_12_reg_1126;
    sc_signal< sc_lv<16> > tmp9_fu_681_p2;
    sc_signal< sc_lv<16> > tmp9_reg_1131;
    sc_signal< sc_lv<16> > grp_fu_810_p3;
    sc_signal< sc_lv<16> > tmp15_reg_1136;
    sc_signal< sc_lv<16> > grp_fu_824_p3;
    sc_signal< sc_lv<16> > tmp14_reg_1141;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<15> > tmp_15_fu_691_p2;
    sc_signal< sc_lv<15> > tmp_15_reg_1146;
    sc_signal< sc_lv<16> > valOutput_2_fu_734_p3;
    sc_signal< sc_lv<8> > tmp_fu_741_p1;
    sc_signal< sc_lv<8> > tmp_reg_1156;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<8> > row_1_fu_751_p2;
    sc_signal< sc_lv<8> > row_1_reg_1164;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<16> > tmp_21_cast_fu_765_p1;
    sc_signal< sc_lv<16> > tmp_21_cast_reg_1169;
    sc_signal< sc_lv<1> > exitcond1_fu_745_p2;
    sc_signal< sc_lv<8> > col_1_fu_775_p2;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state11;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<7> > lineBuff_val_0_address0;
    sc_signal< sc_logic > lineBuff_val_0_ce0;
    sc_signal< sc_logic > lineBuff_val_0_we0;
    sc_signal< sc_lv<7> > lineBuff_val_0_address1;
    sc_signal< sc_logic > lineBuff_val_0_ce1;
    sc_signal< sc_lv<7> > lineBuff_val_1_address0;
    sc_signal< sc_logic > lineBuff_val_1_ce0;
    sc_signal< sc_logic > lineBuff_val_1_we0;
    sc_signal< sc_lv<8> > lineBuff_val_1_q0;
    sc_signal< sc_lv<7> > lineBuff_val_1_address1;
    sc_signal< sc_logic > lineBuff_val_1_ce1;
    sc_signal< sc_lv<7> > lineBuff_val_2_address0;
    sc_signal< sc_logic > lineBuff_val_2_ce0;
    sc_signal< sc_logic > lineBuff_val_2_we0;
    sc_signal< sc_lv<7> > lineBuff_val_2_address1;
    sc_signal< sc_logic > lineBuff_val_2_ce1;
    sc_signal< sc_lv<15> > ap_phi_mux_idxpixel_phi_fu_337_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > ap_phi_mux_pixConvolved_phi_fu_360_p4;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< sc_lv<32> > ap_phi_mux_idxRow_phi_fu_372_p4;
    sc_signal< sc_lv<32> > ap_phi_mux_col_assign_phi_fu_383_p4;
    sc_signal< sc_lv<8> > row_reg_390;
    sc_signal< sc_lv<1> > exitcond_fu_769_p2;
    sc_signal< sc_lv<8> > col_reg_401;
    sc_signal< sc_lv<64> > tmp_15_cast_fu_485_p1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<64> > tmp_11_fu_578_p1;
    sc_signal< sc_lv<64> > tmp_20_0_1_fu_591_p1;
    sc_signal< sc_lv<64> > tmp_20_0_2_fu_626_p1;
    sc_signal< sc_lv<64> > tmp_22_cast_fu_790_p1;
    sc_signal< sc_lv<9> > tmp_5_fu_467_p1;
    sc_signal< sc_lv<16> > tmp_11_cast_fu_471_p3;
    sc_signal< sc_lv<16> > tmp_4_fu_463_p1;
    sc_signal< sc_lv<16> > tmp_s_fu_479_p2;
    sc_signal< sc_lv<31> > tmp_9_fu_490_p4;
    sc_signal< sc_lv<31> > tmp_10_fu_506_p4;
    sc_signal< sc_lv<1> > icmp_fu_500_p2;
    sc_signal< sc_lv<1> > icmp3_fu_516_p2;
    sc_signal< sc_lv<1> > tmp_6_fu_522_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_528_p2;
    sc_signal< sc_lv<1> > tmp2_fu_540_p2;
    sc_signal< sc_lv<1> > tmp1_fu_534_p2;
    sc_signal< sc_lv<32> > idxRow_2_fu_564_p2;
    sc_signal< sc_lv<32> > pixConvolved_2_fu_585_p2;
    sc_signal< sc_lv<8> > window_val_0_0_fu_621_p0;
    sc_signal< sc_lv<8> > window_val_0_0_fu_621_p1;
    sc_signal< sc_lv<8> > window_val_1_1_fu_636_p0;
    sc_signal< sc_lv<8> > window_val_1_1_fu_636_p1;
    sc_signal< sc_lv<8> > window_val_2_1_fu_651_p0;
    sc_signal< sc_lv<8> > window_val_2_1_fu_651_p1;
    sc_signal< sc_lv<8> > window_val_2_2_fu_660_p0;
    sc_signal< sc_lv<8> > window_val_2_2_fu_660_p1;
    sc_signal< sc_lv<16> > grp_fu_816_p3;
    sc_signal< sc_lv<15> > tmp_16_fu_688_p1;
    sc_signal< sc_lv<16> > tmp12_fu_696_p2;
    sc_signal< sc_lv<15> > tmp_14_fu_700_p2;
    sc_signal< sc_lv<16> > valOutput_1_fu_704_p2;
    sc_signal< sc_lv<1> > tmp_18_fu_714_p3;
    sc_signal< sc_lv<15> > valOutput_1_cast_fu_709_p2;
    sc_signal< sc_lv<15> > p_s_fu_722_p3;
    sc_signal< sc_lv<16> > p_cast_fu_730_p1;
    sc_signal< sc_lv<15> > tmp_19_fu_757_p3;
    sc_signal< sc_lv<16> > tmp_10_cast_fu_781_p1;
    sc_signal< sc_lv<16> > tmp_20_fu_785_p2;
    sc_signal< sc_lv<8> > grp_fu_795_p0;
    sc_signal< sc_lv<8> > grp_fu_795_p1;
    sc_signal< sc_lv<8> > grp_fu_802_p0;
    sc_signal< sc_lv<8> > grp_fu_802_p1;
    sc_signal< sc_lv<16> > grp_fu_802_p2;
    sc_signal< sc_lv<8> > grp_fu_810_p0;
    sc_signal< sc_lv<8> > grp_fu_810_p1;
    sc_signal< sc_lv<8> > grp_fu_816_p0;
    sc_signal< sc_lv<8> > grp_fu_816_p1;
    sc_signal< sc_lv<8> > grp_fu_824_p0;
    sc_signal< sc_lv<8> > grp_fu_824_p1;
    sc_signal< sc_lv<16> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<16> > grp_fu_795_p10;
    sc_signal< sc_lv<16> > grp_fu_802_p10;
    sc_signal< sc_lv<16> > grp_fu_810_p10;
    sc_signal< sc_lv<16> > grp_fu_816_p10;
    sc_signal< sc_lv<16> > grp_fu_824_p10;
    sc_signal< sc_lv<16> > window_val_0_0_fu_621_p10;
    sc_signal< sc_lv<16> > window_val_1_1_fu_636_p10;
    sc_signal< sc_lv<16> > window_val_2_1_fu_651_p10;
    sc_signal< sc_lv<16> > window_val_2_2_fu_660_p10;
    sc_signal< bool > ap_condition_334;
    sc_signal< bool > ap_condition_353;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<16> ap_ST_fsm_state1;
    static const sc_lv<16> ap_ST_fsm_state2;
    static const sc_lv<16> ap_ST_fsm_state3;
    static const sc_lv<16> ap_ST_fsm_state4;
    static const sc_lv<16> ap_ST_fsm_state5;
    static const sc_lv<16> ap_ST_fsm_state6;
    static const sc_lv<16> ap_ST_fsm_state7;
    static const sc_lv<16> ap_ST_fsm_state8;
    static const sc_lv<16> ap_ST_fsm_state9;
    static const sc_lv<16> ap_ST_fsm_state10;
    static const sc_lv<16> ap_ST_fsm_pp0_stage0;
    static const sc_lv<16> ap_ST_fsm_pp0_stage1;
    static const sc_lv<16> ap_ST_fsm_pp0_stage2;
    static const sc_lv<16> ap_ST_fsm_state19;
    static const sc_lv<16> ap_ST_fsm_state20;
    static const sc_lv<16> ap_ST_fsm_state21;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_A;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<15> ap_const_lv15_4000;
    static const sc_lv<15> ap_const_lv15_1;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<32> ap_const_lv32_7E;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<8> ap_const_lv8_80;
    static const sc_lv<8> ap_const_lv8_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_state11_pp0_stage0_iter0();
    void thread_ap_block_state12_pp0_stage1_iter0();
    void thread_ap_block_state13_pp0_stage2_iter0();
    void thread_ap_block_state14_pp0_stage0_iter1();
    void thread_ap_block_state15_pp0_stage1_iter1();
    void thread_ap_block_state16_pp0_stage2_iter1();
    void thread_ap_block_state17_pp0_stage0_iter2();
    void thread_ap_block_state18_pp0_stage1_iter2();
    void thread_ap_condition_334();
    void thread_ap_condition_353();
    void thread_ap_condition_pp0_exit_iter0_state11();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_col_assign_phi_fu_383_p4();
    void thread_ap_phi_mux_idxRow_phi_fu_372_p4();
    void thread_ap_phi_mux_idxpixel_phi_fu_337_p4();
    void thread_ap_phi_mux_pixConvolved_phi_fu_360_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_col_1_fu_775_p2();
    void thread_col_assign_1_0_2_fu_598_p2();
    void thread_exitcond1_fu_745_p2();
    void thread_exitcond4_fu_445_p2();
    void thread_exitcond_fu_769_p2();
    void thread_grp_fu_795_p0();
    void thread_grp_fu_795_p1();
    void thread_grp_fu_795_p10();
    void thread_grp_fu_802_p0();
    void thread_grp_fu_802_p1();
    void thread_grp_fu_802_p10();
    void thread_grp_fu_802_p2();
    void thread_grp_fu_810_p0();
    void thread_grp_fu_810_p1();
    void thread_grp_fu_810_p10();
    void thread_grp_fu_816_p0();
    void thread_grp_fu_816_p1();
    void thread_grp_fu_816_p10();
    void thread_grp_fu_824_p0();
    void thread_grp_fu_824_p1();
    void thread_grp_fu_824_p10();
    void thread_icmp3_fu_516_p2();
    void thread_icmp_fu_500_p2();
    void thread_idxCol_1_fu_611_p3();
    void thread_idxCol_fu_558_p2();
    void thread_idxRow_1_fu_570_p3();
    void thread_idxRow_2_fu_564_p2();
    void thread_idxpixel_1_fu_451_p2();
    void thread_input_image_address0();
    void thread_input_image_ce0();
    void thread_kernel_address0();
    void thread_kernel_ce0();
    void thread_lineBuff_val_0_address0();
    void thread_lineBuff_val_0_address1();
    void thread_lineBuff_val_0_ce0();
    void thread_lineBuff_val_0_ce1();
    void thread_lineBuff_val_0_we0();
    void thread_lineBuff_val_1_address0();
    void thread_lineBuff_val_1_address1();
    void thread_lineBuff_val_1_ce0();
    void thread_lineBuff_val_1_ce1();
    void thread_lineBuff_val_1_we0();
    void thread_lineBuff_val_2_address0();
    void thread_lineBuff_val_2_address1();
    void thread_lineBuff_val_2_ce0();
    void thread_lineBuff_val_2_ce1();
    void thread_lineBuff_val_2_we0();
    void thread_or_cond6_fu_546_p2();
    void thread_output_image_address0();
    void thread_output_image_ce0();
    void thread_output_image_d0();
    void thread_output_image_we0();
    void thread_p_cast_fu_730_p1();
    void thread_p_s_fu_722_p3();
    void thread_pixConvolved_1_fu_604_p3();
    void thread_pixConvolved_2_fu_585_p2();
    void thread_row_1_fu_751_p2();
    void thread_tmp12_fu_696_p2();
    void thread_tmp1_fu_534_p2();
    void thread_tmp2_fu_540_p2();
    void thread_tmp9_fu_681_p2();
    void thread_tmp_10_cast_fu_781_p1();
    void thread_tmp_10_fu_506_p4();
    void thread_tmp_11_cast_fu_471_p3();
    void thread_tmp_11_fu_578_p1();
    void thread_tmp_12_fu_678_p1();
    void thread_tmp_13_fu_665_p1();
    void thread_tmp_14_fu_700_p2();
    void thread_tmp_15_cast_fu_485_p1();
    void thread_tmp_15_fu_691_p2();
    void thread_tmp_16_fu_688_p1();
    void thread_tmp_17_fu_668_p1();
    void thread_tmp_18_fu_714_p3();
    void thread_tmp_19_fu_757_p3();
    void thread_tmp_20_0_1_fu_591_p1();
    void thread_tmp_20_0_2_fu_626_p1();
    void thread_tmp_20_fu_785_p2();
    void thread_tmp_21_cast_fu_765_p1();
    void thread_tmp_22_cast_fu_790_p1();
    void thread_tmp_24_0_1_fu_420_p1();
    void thread_tmp_24_0_2_fu_423_p1();
    void thread_tmp_24_1_1_fu_429_p1();
    void thread_tmp_24_1_2_fu_432_p1();
    void thread_tmp_24_1_fu_426_p1();
    void thread_tmp_24_2_1_fu_438_p1();
    void thread_tmp_24_2_2_fu_441_p1();
    void thread_tmp_24_2_fu_435_p1();
    void thread_tmp_2_fu_417_p1();
    void thread_tmp_3_fu_552_p2();
    void thread_tmp_4_fu_463_p1();
    void thread_tmp_5_fu_467_p1();
    void thread_tmp_6_fu_522_p2();
    void thread_tmp_7_fu_528_p2();
    void thread_tmp_8_fu_457_p1();
    void thread_tmp_9_fu_490_p4();
    void thread_tmp_fu_741_p1();
    void thread_tmp_s_fu_479_p2();
    void thread_valOutput_1_cast_fu_709_p2();
    void thread_valOutput_1_fu_704_p2();
    void thread_valOutput_2_fu_734_p3();
    void thread_window_val_0_0_fu_621_p0();
    void thread_window_val_0_0_fu_621_p1();
    void thread_window_val_0_0_fu_621_p10();
    void thread_window_val_0_0_fu_621_p2();
    void thread_window_val_1_1_fu_636_p0();
    void thread_window_val_1_1_fu_636_p1();
    void thread_window_val_1_1_fu_636_p10();
    void thread_window_val_1_1_fu_636_p2();
    void thread_window_val_2_1_fu_651_p0();
    void thread_window_val_2_1_fu_651_p1();
    void thread_window_val_2_1_fu_651_p10();
    void thread_window_val_2_2_fu_660_p0();
    void thread_window_val_2_2_fu_660_p1();
    void thread_window_val_2_2_fu_660_p10();
    void thread_window_val_2_2_fu_660_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
