#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Sep 23 10:03:55 2017
# Process ID: 8092
# Current directory: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11684
# Log file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 C:/hdl_projects/P217_spi/project_1 -part xc7z020clg400-1
set_property board_part digilentinc.com:arty-z7-20:part0:1.0 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_SPI0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
set_property location {438 -96} [get_bd_intf_ports DDR]
set_property location {439 -70} [get_bd_intf_ports FIXED_IO]
set_property location {438 -95} [get_bd_intf_ports DDR]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
apply_board_connection -board_interface "spi" -ip_intf "axi_quad_spi_0/SPI_0" -diagram "design_1" 
endgroup
delete_bd_objs [get_bd_intf_nets axi_quad_spi_0_SPI_0] [get_bd_cells axi_quad_spi_0]
delete_bd_objs [get_bd_intf_ports spi]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
apply_board_connection -board_interface "spi" -ip_intf "axi_quad_spi_0/SPI_0" -diagram "design_1" 
endgroup
delete_bd_objs [get_bd_intf_nets axi_quad_spi_0_SPI_0] [get_bd_cells axi_quad_spi_0]
delete_bd_objs [get_bd_intf_ports spi]
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/SPI0_MOSI_O]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/SPI0_MISO_I]
endgroup
set_property location {444 95} [get_bd_ports SPI0_MISO_I]
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/SPI0_SS_O]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/SPI0_SCLK_O]
endgroup
set_property location {467 -30} [get_bd_ports SPI0_SCLK_O]
set_property location {472 -14} [get_bd_ports SPI0_MOSI_O]
set_property location {474 16} [get_bd_ports SPI0_MISO_I]
set_property location {475 6} [get_bd_ports SPI0_MISO_I]
set_property location {473 33} [get_bd_ports SPI0_SS_O]
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {0} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
set_property location {471 43} [get_bd_ports SPI0_SS_O]
set_property location {471 20} [get_bd_ports SPI0_MISO_I]
set_property location {469 4} [get_bd_ports SPI0_MOSI_O]
set_property location {467 -13} [get_bd_ports SPI0_SCLK_O]
set_property location {466 -9} [get_bd_ports SPI0_MOSI_O]
set_property location {467 -1} [get_bd_ports SPI0_MOSI_O]
set_property location {467 -16} [get_bd_ports SPI0_SCLK_O]
set_property location {468 -53} [get_bd_intf_ports FIXED_IO]
set_property location {469 -65} [get_bd_intf_ports FIXED_IO]
set_property location {469 -83} [get_bd_intf_ports DDR]
file mkdir C:/hdl_projects/P217_spi/project_1/project_1.srcs/constrs_1
file mkdir C:/hdl_projects/P217_spi/project_1/project_1.srcs/constrs_1/new
close [ open C:/hdl_projects/P217_spi/project_1/project_1.srcs/constrs_1/new/const.xdc w ]
add_files -fileset constrs_1 C:/hdl_projects/P217_spi/project_1/project_1.srcs/constrs_1/new/const.xdc
generate_target all [get_files  C:/hdl_projects/P217_spi/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/hdl_projects/P217_spi/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/hdl_projects/P217_spi/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_processing_system7_0_0_synth_1
export_simulation -of_objects [get_files C:/hdl_projects/P217_spi/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/hdl_projects/P217_spi/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/hdl_projects/P217_spi/project_1/project_1.ip_user_files -ipstatic_source_dir C:/hdl_projects/P217_spi/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/hdl_projects/P217_spi/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/hdl_projects/P217_spi/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/hdl_projects/P217_spi/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/hdl_projects/P217_spi/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/hdl_projects/P217_spi/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse C:/hdl_projects/P217_spi/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file mkdir C:/hdl_projects/P217_spi/project_1/project_1.sdk
file copy -force C:/hdl_projects/P217_spi/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/hdl_projects/P217_spi/project_1/project_1.sdk/design_1_wrapper.hdf

close_design
launch_sdk -workspace C:/hdl_projects/P217_spi/project_1/project_1.sdk -hwspec C:/hdl_projects/P217_spi/project_1/project_1.sdk/design_1_wrapper.hdf
open_bd_design {C:/hdl_projects/P217_spi/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
launch_sdk -workspace C:/hdl_projects/P217_spi/project_1/project_1.sdk -hwspec C:/hdl_projects/P217_spi/project_1/project_1.sdk/design_1_wrapper.hdf
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
set_property location {0.5 -59 -205} [get_bd_cells axi_quad_spi_0]
delete_bd_objs [get_bd_cells axi_quad_spi_0]
save_bd_design
close_project
open_project C:/hdl_projects/arty_inscopix/Project_1_2017_2/project_1.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace C:/hdl_projects/arty_inscopix/Project_1_2017_2/project_1.sdk -hwspec C:/hdl_projects/arty_inscopix/Project_1_2017_2/project_1.sdk/design_1_wrapper.hdf
open_project C:/hdl_projects/P217_spi/project_1/project_1.xpr
update_compile_order -fileset sources_1
current_project project_1
close_project
open_bd_design {C:/hdl_projects/P217_spi/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_quad_spi:3.2 axi_quad_spi_0
endgroup
set_property location {2 415 260} [get_bd_cells axi_quad_spi_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_M_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" intc_ip "New AXI Interconnect" Clk_xbar "Auto" Clk_master "Auto" Clk_slave "Auto" }  [get_bd_intf_pins axi_quad_spi_0/AXI_LITE]
connect_bd_net [get_bd_pins axi_quad_spi_0/ext_spi_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property -dict [list CONFIG.C_NUM_TRANSFER_BITS {16} CONFIG.Master_mode {0} CONFIG.C_USE_STARTUP {0} CONFIG.C_USE_STARTUP_INT {0}] [get_bd_cells axi_quad_spi_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_0/io0_i]
endgroup
set_property location {485 251} [get_bd_ports io0_i]
set_property location {498 250} [get_bd_ports io0_i]
set_property location {503 222} [get_bd_ports io0_i]
set_property location {508 279} [get_bd_ports io0_i]
set_property location {482 591} [get_bd_ports io0_i]
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_0/io1_o]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_0/spisel]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins axi_quad_spi_0/sck_i]
endgroup
regenerate_bd_layout
set_property location {-39 550} [get_bd_ports io0_i]
set_property location {-9 518} [get_bd_ports sck_i]
save_bd_design
reset_target all [get_files  C:/hdl_projects/P217_spi/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects  [get_files  C:/hdl_projects/P217_spi/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/hdl_projects/P217_spi/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/hdl_projects/P217_spi/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_quad_spi_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_100M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/hdl_projects/P217_spi/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/hdl_projects/P217_spi/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 {design_1_processing_system7_0_0_synth_1 design_1_axi_quad_spi_0_0_synth_1 design_1_rst_ps7_0_100M_0_synth_1 design_1_auto_pc_0_synth_1}
export_simulation -of_objects [get_files C:/hdl_projects/P217_spi/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/hdl_projects/P217_spi/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/hdl_projects/P217_spi/project_1/project_1.ip_user_files -ipstatic_source_dir C:/hdl_projects/P217_spi/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/hdl_projects/P217_spi/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/hdl_projects/P217_spi/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/hdl_projects/P217_spi/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/hdl_projects/P217_spi/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file copy -force C:/hdl_projects/P217_spi/project_1/project_1.runs/impl_1/design_1_wrapper.sysdef C:/hdl_projects/P217_spi/project_1/project_1.sdk/design_1_wrapper.hdf

close_design
archive_project C:/hdl_projects/P217_spi/project_1.xpr.zip -temp_dir C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-8092-DESKTOP-HQKVQ13 -force
