{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 28 11:00:23 2020 " "Info: Processing started: Thu May 28 11:00:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level_KSY -c top_level_KSY " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_level_KSY -c top_level_KSY" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ctl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu_ctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_ctl " "Info: Found entity 1: alu_ctl" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_single.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control_single.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_single " "Info: Found entity 1: control_single" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_gen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Info: Found entity 1: imm_gen" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mem32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem32 " "Info: Found entity 1: mem32" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/PC.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Info: Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/reg_file.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_KSY.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_level_KSY.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_KSY " "Info: Found entity 1: top_level_KSY" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file add_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_4 " "Info: Found entity 1: add_4" {  } { { "add_4.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/add_4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "branch_adder.v(14) " "Warning (10268): Verilog HDL information at branch_adder.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "branch_adder.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/branch_adder.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_adder.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file branch_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 branch_adder " "Info: Found entity 1: branch_adder" {  } { { "branch_adder.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/branch_adder.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_left_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shift_left_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_left_1 " "Info: Found entity 1: shift_left_1" {  } { { "shift_left_1.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/shift_left_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file and_.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_ " "Info: Found entity 1: and_" {  } { { "and_.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/and_.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_KSY " "Info: Elaborating entity \"top_level_KSY\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst22 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst22\"" {  } { { "top_level_KSY.bdf" "inst22" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -240 712 872 -144 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(49) " "Warning (10235): Verilog HDL Always Construct warning at alu.v(49): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result alu.v(52) " "Warning (10235): Verilog HDL Always Construct warning at alu.v(52): variable \"result\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 52 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(16) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(16): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(16) " "Info (10041): Inferred latch for \"result\[0\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(16) " "Info (10041): Inferred latch for \"result\[1\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(16) " "Info (10041): Inferred latch for \"result\[2\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(16) " "Info (10041): Inferred latch for \"result\[3\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(16) " "Info (10041): Inferred latch for \"result\[4\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(16) " "Info (10041): Inferred latch for \"result\[5\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(16) " "Info (10041): Inferred latch for \"result\[6\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(16) " "Info (10041): Inferred latch for \"result\[7\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(16) " "Info (10041): Inferred latch for \"result\[8\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(16) " "Info (10041): Inferred latch for \"result\[9\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(16) " "Info (10041): Inferred latch for \"result\[10\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(16) " "Info (10041): Inferred latch for \"result\[11\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(16) " "Info (10041): Inferred latch for \"result\[12\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(16) " "Info (10041): Inferred latch for \"result\[13\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(16) " "Info (10041): Inferred latch for \"result\[14\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(16) " "Info (10041): Inferred latch for \"result\[15\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(16) " "Info (10041): Inferred latch for \"result\[16\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(16) " "Info (10041): Inferred latch for \"result\[17\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(16) " "Info (10041): Inferred latch for \"result\[18\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(16) " "Info (10041): Inferred latch for \"result\[19\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(16) " "Info (10041): Inferred latch for \"result\[20\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(16) " "Info (10041): Inferred latch for \"result\[21\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(16) " "Info (10041): Inferred latch for \"result\[22\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(16) " "Info (10041): Inferred latch for \"result\[23\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(16) " "Info (10041): Inferred latch for \"result\[24\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(16) " "Info (10041): Inferred latch for \"result\[25\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(16) " "Info (10041): Inferred latch for \"result\[26\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(16) " "Info (10041): Inferred latch for \"result\[27\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(16) " "Info (10041): Inferred latch for \"result\[28\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(16) " "Info (10041): Inferred latch for \"result\[29\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(16) " "Info (10041): Inferred latch for \"result\[30\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(16) " "Info (10041): Inferred latch for \"result\[31\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[32\] alu.v(16) " "Info (10041): Inferred latch for \"result\[32\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[33\] alu.v(16) " "Info (10041): Inferred latch for \"result\[33\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[34\] alu.v(16) " "Info (10041): Inferred latch for \"result\[34\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[35\] alu.v(16) " "Info (10041): Inferred latch for \"result\[35\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[36\] alu.v(16) " "Info (10041): Inferred latch for \"result\[36\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[37\] alu.v(16) " "Info (10041): Inferred latch for \"result\[37\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[38\] alu.v(16) " "Info (10041): Inferred latch for \"result\[38\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[39\] alu.v(16) " "Info (10041): Inferred latch for \"result\[39\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[40\] alu.v(16) " "Info (10041): Inferred latch for \"result\[40\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[41\] alu.v(16) " "Info (10041): Inferred latch for \"result\[41\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[42\] alu.v(16) " "Info (10041): Inferred latch for \"result\[42\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[43\] alu.v(16) " "Info (10041): Inferred latch for \"result\[43\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[44\] alu.v(16) " "Info (10041): Inferred latch for \"result\[44\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[45\] alu.v(16) " "Info (10041): Inferred latch for \"result\[45\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[46\] alu.v(16) " "Info (10041): Inferred latch for \"result\[46\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[47\] alu.v(16) " "Info (10041): Inferred latch for \"result\[47\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[48\] alu.v(16) " "Info (10041): Inferred latch for \"result\[48\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[49\] alu.v(16) " "Info (10041): Inferred latch for \"result\[49\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[50\] alu.v(16) " "Info (10041): Inferred latch for \"result\[50\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[51\] alu.v(16) " "Info (10041): Inferred latch for \"result\[51\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[52\] alu.v(16) " "Info (10041): Inferred latch for \"result\[52\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[53\] alu.v(16) " "Info (10041): Inferred latch for \"result\[53\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[54\] alu.v(16) " "Info (10041): Inferred latch for \"result\[54\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[55\] alu.v(16) " "Info (10041): Inferred latch for \"result\[55\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[56\] alu.v(16) " "Info (10041): Inferred latch for \"result\[56\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[57\] alu.v(16) " "Info (10041): Inferred latch for \"result\[57\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[58\] alu.v(16) " "Info (10041): Inferred latch for \"result\[58\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[59\] alu.v(16) " "Info (10041): Inferred latch for \"result\[59\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[60\] alu.v(16) " "Info (10041): Inferred latch for \"result\[60\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[61\] alu.v(16) " "Info (10041): Inferred latch for \"result\[61\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[62\] alu.v(16) " "Info (10041): Inferred latch for \"result\[62\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[63\] alu.v(16) " "Info (10041): Inferred latch for \"result\[63\]\" at alu.v(16)" {  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctl alu_ctl:inst5 " "Info: Elaborating entity \"alu_ctl\" for hierarchy \"alu_ctl:inst5\"" {  } { { "top_level_KSY.bdf" "inst5" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -384 616 824 -288 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_ctl.v(27) " "Warning (10270): Verilog HDL Case Statement warning at alu_ctl.v(27): incomplete case statement has no default case item" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOperation alu_ctl.v(25) " "Warning (10240): Verilog HDL Always Construct warning at alu_ctl.v(25): inferring latch(es) for variable \"ALUOperation\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOperation\[0\] alu_ctl.v(25) " "Info (10041): Inferred latch for \"ALUOperation\[0\]\" at alu_ctl.v(25)" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOperation\[1\] alu_ctl.v(25) " "Info (10041): Inferred latch for \"ALUOperation\[1\]\" at alu_ctl.v(25)" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOperation\[2\] alu_ctl.v(25) " "Info (10041): Inferred latch for \"ALUOperation\[2\]\" at alu_ctl.v(25)" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOperation\[3\] alu_ctl.v(25) " "Info (10041): Inferred latch for \"ALUOperation\[3\]\" at alu_ctl.v(25)" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_single control_single:inst " "Info: Elaborating entity \"control_single\" for hierarchy \"control_single:inst\"" {  } { { "top_level_KSY.bdf" "inst" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -504 200 376 -344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_single.v(16) " "Warning (10270): Verilog HDL Case Statement warning at control_single.v(16): incomplete case statement has no default case item" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc control_single.v(14) " "Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg control_single.v(14) " "Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite control_single.v(14) " "Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemRead control_single.v(14) " "Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable \"MemRead\", which holds its previous value in one or more paths through the always construct" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite control_single.v(14) " "Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Branch control_single.v(14) " "Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable \"Branch\", which holds its previous value in one or more paths through the always construct" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp control_single.v(14) " "Warning (10240): Verilog HDL Always Construct warning at control_single.v(14): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] control_single.v(14) " "Info (10041): Inferred latch for \"ALUOp\[0\]\" at control_single.v(14)" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] control_single.v(14) " "Info (10041): Inferred latch for \"ALUOp\[1\]\" at control_single.v(14)" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Branch control_single.v(14) " "Info (10041): Inferred latch for \"Branch\" at control_single.v(14)" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite control_single.v(14) " "Info (10041): Inferred latch for \"MemWrite\" at control_single.v(14)" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemRead control_single.v(14) " "Info (10041): Inferred latch for \"MemRead\" at control_single.v(14)" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite control_single.v(14) " "Info (10041): Inferred latch for \"RegWrite\" at control_single.v(14)" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg control_single.v(14) " "Info (10041): Inferred latch for \"MemtoReg\" at control_single.v(14)" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc control_single.v(14) " "Info (10041): Inferred latch for \"ALUSrc\" at control_single.v(14)" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:inst13 " "Info: Elaborating entity \"reg_file\" for hierarchy \"reg_file:inst13\"" {  } { { "top_level_KSY.bdf" "inst13" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -264 216 376 -104 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst3 " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst3\"" {  } { { "top_level_KSY.bdf" "inst3" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { 0 64 176 88 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst3 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst3\"" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { 0 64 176 88 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst3 " "Info: Instantiated megafunction \"BUSMUX:inst3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 64 " "Info: Parameter \"WIDTH\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { 0 64 176 88 "inst3" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst3\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst3\|lpm_mux:\$00000\"" {  } { { "BUSMUX.tdf" "\$00000" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst3\|lpm_mux:\$00000 BUSMUX:inst3 " "Info: Elaborated megafunction instantiation \"BUSMUX:inst3\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst3\"" {  } { { "BUSMUX.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/BUSMUX.tdf" 43 13 0 } } { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { 0 64 176 88 "inst3" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_thc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_thc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_thc " "Info: Found entity 1: mux_thc" {  } { { "db/mux_thc.tdf" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/db/mux_thc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_thc BUSMUX:inst3\|lpm_mux:\$00000\|mux_thc:auto_generated " "Info: Elaborating entity \"mux_thc\" for hierarchy \"BUSMUX:inst3\|lpm_mux:\$00000\|mux_thc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem32 mem32:inst15 " "Info: Elaborating entity \"mem32\" for hierarchy \"mem32:inst15\"" {  } { { "top_level_KSY.bdf" "inst15" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -272 984 1184 -144 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "address mem32.v(21) " "Warning (10235): Verilog HDL Always Construct warning at mem32.v(21): variable \"address\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mem32.v(22) " "Warning (10175): Verilog HDL warning at mem32.v(22): ignoring unsupported system task" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 22 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mem32.v(24) " "Warning (10175): Verilog HDL warning at mem32.v(24): ignoring unsupported system task" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 24 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "mem32.v(35) " "Warning (10175): Verilog HDL warning at mem32.v(35): ignoring unsupported system task" {  } { { "mem32.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 35 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:inst14 " "Info: Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:inst14\"" {  } { { "top_level_KSY.bdf" "inst14" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -88 200 408 8 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "imm_gen.v(18) " "Warning (10270): Verilog HDL Case Statement warning at imm_gen.v(18): incomplete case statement has no default case item" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_64 imm_gen.v(15) " "Warning (10240): Verilog HDL Always Construct warning at imm_gen.v(15): inferring latch(es) for variable \"output_64\", which holds its previous value in one or more paths through the always construct" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[0\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[0\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[1\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[1\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[2\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[2\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[3\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[3\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[4\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[4\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[5\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[5\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[6\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[6\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[7\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[7\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[8\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[8\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[9\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[9\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[10\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[10\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[11\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[11\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[12\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[12\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[13\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[13\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[14\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[14\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[15\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[15\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[16\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[16\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[17\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[17\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[18\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[18\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[19\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[19\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[20\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[20\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[21\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[21\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[22\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[22\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[23\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[23\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[24\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[24\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[25\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[25\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[26\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[26\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[27\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[27\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[28\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[28\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[29\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[29\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[30\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[30\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[31\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[31\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[32\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[32\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[33\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[33\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[34\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[34\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[35\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[35\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[36\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[36\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[37\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[37\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[38\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[38\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[39\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[39\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[40\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[40\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[41\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[41\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[42\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[42\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[43\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[43\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[44\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[44\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[45\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[45\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[46\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[46\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[47\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[47\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[48\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[48\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[49\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[49\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[50\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[50\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[51\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[51\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[52\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[52\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[53\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[53\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[54\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[54\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[55\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[55\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[56\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[56\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[57\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[57\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[58\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[58\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[59\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[59\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[60\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[60\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[61\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[61\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[62\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[62\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_64\[63\] imm_gen.v(15) " "Info (10041): Inferred latch for \"output_64\[63\]\" at imm_gen.v(15)" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:inst21 " "Info: Elaborating entity \"PC\" for hierarchy \"PC:inst21\"" {  } { { "top_level_KSY.bdf" "inst21" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -640 168 376 -544 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_ and_:inst6 " "Info: Elaborating entity \"and_\" for hierarchy \"and_:inst6\"" {  } { { "top_level_KSY.bdf" "inst6" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -576 1008 1144 -480 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_4 add_4:inst1 " "Info: Elaborating entity \"add_4\" for hierarchy \"add_4:inst1\"" {  } { { "top_level_KSY.bdf" "inst1" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -712 504 704 -616 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_adder branch_adder:inst4 " "Info: Elaborating entity \"branch_adder\" for hierarchy \"branch_adder:inst4\"" {  } { { "top_level_KSY.bdf" "inst4" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -640 736 952 -544 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "branch_adder.v(16) " "Warning (10175): Verilog HDL warning at branch_adder.v(16): ignoring unsupported system task" {  } { { "branch_adder.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/branch_adder.v" 16 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "branch_adder.v(17) " "Warning (10175): Verilog HDL warning at branch_adder.v(17): ignoring unsupported system task" {  } { { "branch_adder.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/branch_adder.v" 17 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC_value branch_adder.v(18) " "Warning (10235): Verilog HDL Always Construct warning at branch_adder.v(18): variable \"PC_value\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "branch_adder.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/branch_adder.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp_sum branch_adder.v(19) " "Warning (10235): Verilog HDL Always Construct warning at branch_adder.v(19): variable \"temp_sum\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "branch_adder.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/branch_adder.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_left_1 shift_left_1:inst2 " "Info: Elaborating entity \"shift_left_1\" for hierarchy \"shift_left_1:inst2\"" {  } { { "top_level_KSY.bdf" "inst2" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -600 504 680 -504 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "reg_file:inst13\|ARRAY~0 " "Warning: Inferred dual-clock RAM node \"reg_file:inst13\|ARRAY~0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "reg_file.v" "ARRAY~0" { Text "C:/altera/90sp2/quartus/Project2 (2)/reg_file.v" 10 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "reg_file:inst13\|ARRAY~1 " "Warning: Inferred dual-clock RAM node \"reg_file:inst13\|ARRAY~1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "reg_file.v" "ARRAY~1" { Text "C:/altera/90sp2/quartus/Project2 (2)/reg_file.v" 10 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "mem32:inst15\|mem_array " "Info: RAM logic \"mem32:inst15\|mem_array\" is uninferred due to asynchronous read logic" {  } { { "mem32.v" "mem_array" { Text "C:/altera/90sp2/quartus/Project2 (2)/mem32.v" 10 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "top_level_KSY.ram0_mem32_70ac2f9.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"top_level_KSY.ram0_mem32_70ac2f9.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "reg_file:inst13\|ARRAY~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"reg_file:inst13\|ARRAY~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Info: Parameter WIDTH_A set to 64" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Info: Parameter WIDTHAD_A set to 6" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Info: Parameter NUMWORDS_A set to 64" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Info: Parameter WIDTH_B set to 64" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Info: Parameter WIDTHAD_B set to 6" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Info: Parameter NUMWORDS_B set to 64" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "reg_file.v" "ARRAY~0" { Text "C:/altera/90sp2/quartus/Project2 (2)/reg_file.v" 10 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "reg_file:inst13\|ARRAY~1 " "Info: Inferred altsyncram megafunction from the following design logic: \"reg_file:inst13\|ARRAY~1\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Info: Parameter WIDTH_A set to 64" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Info: Parameter WIDTHAD_A set to 6" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Info: Parameter NUMWORDS_A set to 64" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Info: Parameter WIDTH_B set to 64" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Info: Parameter WIDTHAD_B set to 6" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Info: Parameter NUMWORDS_B set to 64" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "reg_file.v" "ARRAY~1" { Text "C:/altera/90sp2/quartus/Project2 (2)/reg_file.v" 10 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "reg_file:inst13\|altsyncram:ARRAY_rtl_0 " "Info: Elaborated megafunction instantiation \"reg_file:inst13\|altsyncram:ARRAY_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg_file:inst13\|altsyncram:ARRAY_rtl_0 " "Info: Instantiated megafunction \"reg_file:inst13\|altsyncram:ARRAY_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Info: Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Info: Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Info: Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Info: Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Info: Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Info: Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cme1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_cme1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cme1 " "Info: Found entity 1: altsyncram_cme1" {  } { { "db/altsyncram_cme1.tdf" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/db/altsyncram_cme1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[62\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[62\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[61\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[61\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[60\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[60\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[59\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[59\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[58\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[58\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[57\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[57\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[56\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[56\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[55\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[55\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[54\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[54\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[53\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[53\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[52\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[52\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[51\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[51\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[50\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[50\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[49\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[49\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[48\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[48\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[47\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[47\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[46\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[46\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[45\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[45\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[44\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[44\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[43\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[43\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[42\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[42\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[41\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[41\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[40\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[40\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[39\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[39\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[38\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[38\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[37\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[37\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[36\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[36\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[35\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[35\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[34\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[34\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[33\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[33\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[32\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[32\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[31\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[31\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[30\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[30\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[29\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[29\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[28\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[28\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[27\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[27\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[26\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[26\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[25\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[25\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[24\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[24\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[23\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[23\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[22\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[22\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[21\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[21\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[20\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[20\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[19\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[19\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[18\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[18\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[17\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[17\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[16\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[16\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[15\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[15\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[14\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[14\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[13\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[13\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[12\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[12\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "imm_gen:inst14\|output_64\[11\] imm_gen:inst14\|output_64\[63\] " "Info: Duplicate LATCH primitive \"imm_gen:inst14\|output_64\[11\]\" merged with LATCH primitive \"imm_gen:inst14\|output_64\[63\]\"" {  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_MLS_DUP_LATCH_INFO" "control_single:inst\|Branch control_single:inst\|ALUOp\[0\] " "Info: Duplicate LATCH primitive \"control_single:inst\|Branch\" merged with LATCH primitive \"control_single:inst\|ALUOp\[0\]\"" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 3 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[63\] " "Warning: Latch alu:inst22\|result\[63\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[62\] " "Warning: Latch alu:inst22\|result\[62\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[61\] " "Warning: Latch alu:inst22\|result\[61\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[60\] " "Warning: Latch alu:inst22\|result\[60\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[59\] " "Warning: Latch alu:inst22\|result\[59\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[58\] " "Warning: Latch alu:inst22\|result\[58\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[57\] " "Warning: Latch alu:inst22\|result\[57\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[56\] " "Warning: Latch alu:inst22\|result\[56\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[55\] " "Warning: Latch alu:inst22\|result\[55\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[54\] " "Warning: Latch alu:inst22\|result\[54\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[53\] " "Warning: Latch alu:inst22\|result\[53\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[52\] " "Warning: Latch alu:inst22\|result\[52\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[51\] " "Warning: Latch alu:inst22\|result\[51\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[50\] " "Warning: Latch alu:inst22\|result\[50\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[49\] " "Warning: Latch alu:inst22\|result\[49\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[48\] " "Warning: Latch alu:inst22\|result\[48\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[47\] " "Warning: Latch alu:inst22\|result\[47\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[46\] " "Warning: Latch alu:inst22\|result\[46\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[45\] " "Warning: Latch alu:inst22\|result\[45\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[44\] " "Warning: Latch alu:inst22\|result\[44\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[43\] " "Warning: Latch alu:inst22\|result\[43\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[42\] " "Warning: Latch alu:inst22\|result\[42\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[41\] " "Warning: Latch alu:inst22\|result\[41\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[40\] " "Warning: Latch alu:inst22\|result\[40\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[39\] " "Warning: Latch alu:inst22\|result\[39\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[38\] " "Warning: Latch alu:inst22\|result\[38\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[37\] " "Warning: Latch alu:inst22\|result\[37\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[36\] " "Warning: Latch alu:inst22\|result\[36\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[35\] " "Warning: Latch alu:inst22\|result\[35\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[34\] " "Warning: Latch alu:inst22\|result\[34\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[33\] " "Warning: Latch alu:inst22\|result\[33\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[32\] " "Warning: Latch alu:inst22\|result\[32\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[31\] " "Warning: Latch alu:inst22\|result\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[30\] " "Warning: Latch alu:inst22\|result\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[29\] " "Warning: Latch alu:inst22\|result\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[28\] " "Warning: Latch alu:inst22\|result\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[27\] " "Warning: Latch alu:inst22\|result\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[26\] " "Warning: Latch alu:inst22\|result\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[25\] " "Warning: Latch alu:inst22\|result\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[24\] " "Warning: Latch alu:inst22\|result\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[23\] " "Warning: Latch alu:inst22\|result\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[22\] " "Warning: Latch alu:inst22\|result\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[21\] " "Warning: Latch alu:inst22\|result\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[20\] " "Warning: Latch alu:inst22\|result\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[19\] " "Warning: Latch alu:inst22\|result\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[18\] " "Warning: Latch alu:inst22\|result\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[17\] " "Warning: Latch alu:inst22\|result\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[16\] " "Warning: Latch alu:inst22\|result\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[15\] " "Warning: Latch alu:inst22\|result\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[14\] " "Warning: Latch alu:inst22\|result\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[13\] " "Warning: Latch alu:inst22\|result\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[12\] " "Warning: Latch alu:inst22\|result\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[11\] " "Warning: Latch alu:inst22\|result\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[10\] " "Warning: Latch alu:inst22\|result\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[9\] " "Warning: Latch alu:inst22\|result\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[8\] " "Warning: Latch alu:inst22\|result\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[7\] " "Warning: Latch alu:inst22\|result\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[6\] " "Warning: Latch alu:inst22\|result\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[5\] " "Warning: Latch alu:inst22\|result\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[4\] " "Warning: Latch alu:inst22\|result\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[3\] " "Warning: Latch alu:inst22\|result\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[2\] " "Warning: Latch alu:inst22\|result\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[1\] " "Warning: Latch alu:inst22\|result\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst22\|result\[0\] " "Warning: Latch alu:inst22\|result\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal alu_ctl:inst5\|ALUOperation\[0\]" {  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu.v" 16 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_single:inst\|MemtoReg " "Warning: Latch control_single:inst\|MemtoReg has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[0\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 3 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_single:inst\|ALUSrc " "Warning: Latch control_single:inst\|ALUSrc has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[0\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 3 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_ctl:inst5\|ALUOperation\[2\] " "Warning: Latch alu_ctl:inst5\|ALUOperation\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_single:inst\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal control_single:inst\|ALUOp\[0\]" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[10\] " "Warning: Latch imm_gen:inst14\|output_64\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[0\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[9\] " "Warning: Latch imm_gen:inst14\|output_64\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[0\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[8\] " "Warning: Latch imm_gen:inst14\|output_64\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[0\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[7\] " "Warning: Latch imm_gen:inst14\|output_64\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[0\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[6\] " "Warning: Latch imm_gen:inst14\|output_64\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[0\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[5\] " "Warning: Latch imm_gen:inst14\|output_64\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[0\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[4\] " "Warning: Latch imm_gen:inst14\|output_64\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[2\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[3\] " "Warning: Latch imm_gen:inst14\|output_64\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[2\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[2\] " "Warning: Latch imm_gen:inst14\|output_64\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[2\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[1\] " "Warning: Latch imm_gen:inst14\|output_64\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[2\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "imm_gen:inst14\|output_64\[0\] " "Warning: Latch imm_gen:inst14\|output_64\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[2\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "imm_gen.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/imm_gen.v" 15 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_ctl:inst5\|ALUOperation\[1\] " "Warning: Latch alu_ctl:inst5\|ALUOperation\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_single:inst\|ALUOp\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal control_single:inst\|ALUOp\[0\]" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu_ctl:inst5\|ALUOperation\[0\] " "Warning: Latch alu_ctl:inst5\|ALUOperation\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA control_single:inst\|ALUOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal control_single:inst\|ALUOp\[1\]" {  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "alu_ctl.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/alu_ctl.v" 25 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_single:inst\|RegWrite " "Warning: Latch control_single:inst\|RegWrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[2\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 3 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_single:inst\|MemWrite " "Warning: Latch control_single:inst\|MemWrite has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[0\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 3 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_single:inst\|ALUOp\[0\] " "Warning: Latch control_single:inst\|ALUOp\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[2\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "control_single:inst\|ALUOp\[1\] " "Warning: Latch control_single:inst\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA INSTRUCTION\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal INSTRUCTION\[0\]" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -344 -280 -88 -328 "INSTRUCTION\[31..0\]" "" } { -488 -56 200 -472 "INSTRUCTION\[6..0\]" "" } { -352 -56 616 -336 "INSTRUCTION\[30\]" "" } { -336 -56 616 -320 "INSTRUCTION\[14..12\]" "" } { -216 -56 216 -200 "INSTRUCTION\[19..15\]" "" } { -200 -56 216 -184 "INSTRUCTION\[24..20\]" "" } { -184 -56 216 -168 "INSTRUCTION\[11..7\]" "" } { -72 -56 200 -56 "INSTRUCTION\[31..0\]" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "control_single.v" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/control_single.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "CURRENT_PC\[0\] GND " "Warning (13410): Pin \"CURRENT_PC\[0\]\" is stuck at GND" {  } { { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { 64 1128 1330 80 "CURRENT_PC\[63..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "reg_file:inst13\|altsyncram:ARRAY_rtl_1\|altsyncram_cme1:auto_generated\|ALTSYNCRAM 1 " "Info: Removed 1 MSB VCC or GND address nodes from RAM block \"reg_file:inst13\|altsyncram:ARRAY_rtl_1\|altsyncram_cme1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_cme1.tdf" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/db/altsyncram_cme1.tdf" 1865 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -264 216 376 -104 "inst13" "" } } } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "reg_file:inst13\|altsyncram:ARRAY_rtl_0\|altsyncram_cme1:auto_generated\|ALTSYNCRAM 1 " "Info: Removed 1 MSB VCC or GND address nodes from RAM block \"reg_file:inst13\|altsyncram:ARRAY_rtl_0\|altsyncram_cme1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_cme1.tdf" "" { Text "C:/altera/90sp2/quartus/Project2 (2)/db/altsyncram_cme1.tdf" 1865 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "top_level_KSY.bdf" "" { Schematic "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.bdf" { { -264 216 376 -104 "inst13" "" } } } }  } 0 0 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.map.smsg " "Info: Generated suppressed messages file C:/altera/90sp2/quartus/Project2 (2)/top_level_KSY.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6650 " "Info: Implemented 6650 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "98 " "Info: Implemented 98 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "320 " "Info: Implemented 320 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "6104 " "Info: Implemented 6104 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Info: Implemented 128 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 196 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 196 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 28 11:00:41 2020 " "Info: Processing ended: Thu May 28 11:00:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Info: Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
