verilog xil_defaultlib --include "../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/b65a" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/e7e6/hdl/verilog/HTA512_theta_addrhbi.v" \
"../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/e7e6/hdl/verilog/HTA512_theta_addribs.v" \
"../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/e7e6/hdl/verilog/HTA512_theta_buddfYi.v" \
"../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/e7e6/hdl/verilog/HTA512_theta_buddg8j.v" \
"../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/e7e6/hdl/verilog/HTA512_theta_groubkb.v" \
"../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/e7e6/hdl/verilog/HTA512_theta_groudEe.v" \
"../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/e7e6/hdl/verilog/HTA512_theta_markjbC.v" \
"../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/e7e6/hdl/verilog/HTA512_theta_mux_kbM.v" \
"../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/e7e6/hdl/verilog/HTA512_theta_shifeOg.v" \
"../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/e7e6/hdl/verilog/log_2_64bit.v" \
"../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/e7e6/hdl/verilog/HTA512_theta.v" \
"../../../bd/design_1/ip/design_1_HTA512_theta_0_0/sim/design_1_HTA512_theta_0_0.v" \
"../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/b71e/hdl/verilog/acc512_512_mau_rebkb.v" \
"../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/b71e/hdl/verilog/acc512_512_mau_recud.v" \
"../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/b71e/hdl/verilog/HLS_free_1_s.v" \
"../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/b71e/hdl/verilog/HLS_malloc_1_s.v" \
"../../../../test512mau512.srcs/sources_1/bd/design_1/ipshared/b71e/hdl/verilog/acc512_512_mau.v" \
"../../../bd/design_1/ip/design_1_acc512_512_mau_0_0/sim/design_1_acc512_512_mau_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
