Start time: 10:46:29 on Jan 27,2025
qverilog counter_tb.v 
-- Compiling module counter
-- Compiling module tb

Top level modules:
	tb
# vsim tb -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim-64
# //  Version 10.6b linux_x86_64 May 25 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb(fast)
# run -all
# Time = 0 | clk = 0, reset = 1, q = xxxx
# Time = 10 | clk = 1, reset = 1, q = 0000
# Time = 20 | clk = 0, reset = 1, q = 0000
# Time = 30 | clk = 1, reset = 0, q = 0001
# Time = 40 | clk = 0, reset = 0, q = 0001
# Time = 50 | clk = 1, reset = 0, q = 0010
# Time = 60 | clk = 0, reset = 0, q = 0010
# Time = 70 | clk = 1, reset = 0, q = 0011
# Time = 80 | clk = 0, reset = 0, q = 0011
# Time = 90 | clk = 1, reset = 0, q = 0100
# Time = 100 | clk = 0, reset = 0, q = 0100
# Time = 110 | clk = 1, reset = 0, q = 0101
# Time = 120 | clk = 0, reset = 0, q = 0101
# Time = 130 | clk = 1, reset = 1, q = 0000
# Time = 140 | clk = 0, reset = 0, q = 0000
# Time = 150 | clk = 1, reset = 0, q = 0001
# Time = 160 | clk = 0, reset = 0, q = 0001
# Time = 170 | clk = 1, reset = 0, q = 0010
# Time = 180 | clk = 0, reset = 0, q = 0010
# Time = 190 | clk = 1, reset = 0, q = 0011
# Time = 200 | clk = 0, reset = 0, q = 0011
# Time = 210 | clk = 1, reset = 0, q = 0100
# Time = 220 | clk = 0, reset = 0, q = 0100
# Time = 230 | clk = 1, reset = 0, q = 0101
# Time = 240 | clk = 0, reset = 0, q = 0101
# Time = 250 | clk = 1, reset = 0, q = 0110
# Time = 260 | clk = 0, reset = 0, q = 0110
# Time = 270 | clk = 1, reset = 0, q = 0111
# Time = 280 | clk = 0, reset = 0, q = 0111
# Time = 290 | clk = 1, reset = 0, q = 1000
# Time = 300 | clk = 0, reset = 0, q = 1000
# Time = 310 | clk = 1, reset = 0, q = 1001
# Time = 320 | clk = 0, reset = 0, q = 1001
# Time = 330 | clk = 1, reset = 0, q = 1010
# ** Note: $finish    : counter_tb.v(24)
#    Time: 340 ns  Iteration: 0  Instance: /tb
# End time: 10:46:35 on Jan 27,2025, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
