* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Jun 9 2022 11:23:29

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : POWERLED.g0_2_1
T_1_13_wire_logic_cluster/lc_0/out
T_1_14_lc_trk_g1_0
T_1_14_input_2_5
T_1_14_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un79_clk_100khz
T_2_13_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g3_6
T_1_13_wire_logic_cluster/lc_0/in_3

T_2_13_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g0_6
T_1_14_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.un79_clk_100khzlto15_5
T_4_15_wire_logic_cluster/lc_6/out
T_4_13_sp4_v_t_41
T_0_13_span4_horz_10
T_2_13_lc_trk_g3_2
T_2_13_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.countZ0Z_15
T_4_16_wire_logic_cluster/lc_5/out
T_4_15_lc_trk_g0_5
T_4_15_wire_logic_cluster/lc_6/in_3

T_4_16_wire_logic_cluster/lc_5/out
T_3_16_sp4_h_l_2
T_6_12_sp4_v_t_45
T_5_14_lc_trk_g0_3
T_5_14_wire_logic_cluster/lc_6/in_1

T_4_16_wire_logic_cluster/lc_5/out
T_3_16_sp4_h_l_2
T_6_12_sp4_v_t_45
T_6_13_lc_trk_g3_5
T_6_13_wire_logic_cluster/lc_7/in_1

T_4_16_wire_logic_cluster/lc_5/out
T_4_12_sp4_v_t_47
T_4_8_sp4_v_t_36
T_4_10_lc_trk_g2_1
T_4_10_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.un1_count_cry_14
T_5_14_wire_logic_cluster/lc_5/cout
T_5_14_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.un1_count_cry_14_c_RNIDQ1DZ0
T_5_14_wire_logic_cluster/lc_6/out
T_5_13_sp4_v_t_44
T_4_16_lc_trk_g3_4
T_4_16_input_2_5
T_4_16_wire_logic_cluster/lc_5/in_2

T_5_14_wire_logic_cluster/lc_6/out
T_4_15_lc_trk_g1_6
T_4_15_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.countZ0Z_14
T_4_15_wire_logic_cluster/lc_5/out
T_5_14_lc_trk_g2_5
T_5_14_input_2_5
T_5_14_wire_logic_cluster/lc_5/in_2

T_4_15_wire_logic_cluster/lc_5/out
T_3_15_sp4_h_l_2
T_6_11_sp4_v_t_39
T_6_13_lc_trk_g2_2
T_6_13_wire_logic_cluster/lc_7/in_3

T_4_15_wire_logic_cluster/lc_5/out
T_4_8_sp12_v_t_22
T_4_10_lc_trk_g3_5
T_4_10_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.count_1_14
T_5_14_wire_logic_cluster/lc_5/out
T_4_15_lc_trk_g1_5
T_4_15_wire_logic_cluster/lc_5/in_3

T_5_14_wire_logic_cluster/lc_5/out
T_4_15_lc_trk_g1_5
T_4_15_input_2_0
T_4_15_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.un1_count_cry_13
T_5_14_wire_logic_cluster/lc_4/cout
T_5_14_wire_logic_cluster/lc_5/in_3

Net : POWERLED.countZ0Z_13
T_6_13_wire_logic_cluster/lc_4/out
T_5_14_lc_trk_g0_4
T_5_14_input_2_4
T_5_14_wire_logic_cluster/lc_4/in_2

T_6_13_wire_logic_cluster/lc_4/out
T_5_13_sp4_h_l_0
T_4_9_sp4_v_t_40
T_4_10_lc_trk_g3_0
T_4_10_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.count_1_13
T_5_14_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g3_4
T_6_13_wire_logic_cluster/lc_4/in_3

T_5_14_wire_logic_cluster/lc_4/out
T_6_13_lc_trk_g3_4
T_6_13_input_2_3
T_6_13_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.un1_count_cry_12
T_5_14_wire_logic_cluster/lc_3/cout
T_5_14_wire_logic_cluster/lc_4/in_3

Net : POWERLED.un1_count_axb_12
T_5_14_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g0_7
T_5_14_input_2_3
T_5_14_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.count_1_12
T_5_14_wire_logic_cluster/lc_3/out
T_5_14_lc_trk_g1_3
T_5_14_wire_logic_cluster/lc_7/in_3

T_5_14_wire_logic_cluster/lc_3/out
T_6_13_lc_trk_g3_3
T_6_13_wire_logic_cluster/lc_5/in_3

T_5_14_wire_logic_cluster/lc_3/out
T_6_13_lc_trk_g3_3
T_6_13_input_2_2
T_6_13_wire_logic_cluster/lc_2/in_2

T_5_14_wire_logic_cluster/lc_3/out
T_6_13_lc_trk_g3_3
T_6_13_input_2_0
T_6_13_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.un1_count_cry_11
T_5_14_wire_logic_cluster/lc_2/cout
T_5_14_wire_logic_cluster/lc_3/in_3

Net : POWERLED.countZ0Z_11
T_4_15_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g3_1
T_5_14_input_2_2
T_5_14_wire_logic_cluster/lc_2/in_2

T_4_15_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g3_1
T_4_15_wire_logic_cluster/lc_6/in_0

T_4_15_wire_logic_cluster/lc_1/out
T_4_4_sp12_v_t_22
T_4_10_lc_trk_g2_5
T_4_10_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.count_1_11
T_5_14_wire_logic_cluster/lc_2/out
T_4_15_lc_trk_g0_2
T_4_15_wire_logic_cluster/lc_1/in_3

T_5_14_wire_logic_cluster/lc_2/out
T_4_15_lc_trk_g0_2
T_4_15_input_2_2
T_4_15_wire_logic_cluster/lc_2/in_2

T_5_14_wire_logic_cluster/lc_2/out
T_5_13_sp4_v_t_36
T_4_16_lc_trk_g2_4
T_4_16_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.countZ0Z_10
T_4_15_wire_logic_cluster/lc_7/out
T_5_14_lc_trk_g2_7
T_5_14_input_2_1
T_5_14_wire_logic_cluster/lc_1/in_2

T_4_15_wire_logic_cluster/lc_7/out
T_4_15_lc_trk_g2_7
T_4_15_wire_logic_cluster/lc_6/in_1

T_4_15_wire_logic_cluster/lc_7/out
T_4_13_sp4_v_t_43
T_4_9_sp4_v_t_39
T_4_10_lc_trk_g2_7
T_4_10_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.un1_count_cry_10
T_5_14_wire_logic_cluster/lc_1/cout
T_5_14_wire_logic_cluster/lc_2/in_3

Net : POWERLED.count_1_10
T_5_14_wire_logic_cluster/lc_1/out
T_4_15_lc_trk_g1_1
T_4_15_wire_logic_cluster/lc_7/in_3

T_5_14_wire_logic_cluster/lc_1/out
T_5_15_lc_trk_g1_1
T_5_15_wire_logic_cluster/lc_3/in_3

T_5_14_wire_logic_cluster/lc_1/out
T_5_12_sp4_v_t_47
T_4_16_lc_trk_g2_2
T_4_16_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.countZ0Z_9
T_5_15_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g1_1
T_5_14_input_2_0
T_5_14_wire_logic_cluster/lc_0/in_2

T_5_15_wire_logic_cluster/lc_1/out
T_6_12_sp4_v_t_43
T_6_13_lc_trk_g2_3
T_6_13_wire_logic_cluster/lc_6/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_4_16_lc_trk_g0_1
T_4_16_input_2_3
T_4_16_wire_logic_cluster/lc_3/in_2

T_5_15_wire_logic_cluster/lc_1/out
T_5_13_sp4_v_t_47
T_5_9_sp4_v_t_43
T_4_10_lc_trk_g3_3
T_4_10_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.un1_count_cry_9
T_5_14_wire_logic_cluster/lc_0/cout
T_5_14_wire_logic_cluster/lc_1/in_3

Net : POWERLED.count_1_9
T_5_14_wire_logic_cluster/lc_0/out
T_5_15_lc_trk_g1_0
T_5_15_input_2_1
T_5_15_wire_logic_cluster/lc_1/in_2

T_5_14_wire_logic_cluster/lc_0/out
T_5_15_lc_trk_g1_0
T_5_15_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_5_14_0_
T_5_14_wire_logic_cluster/carry_in_mux/cout
T_5_14_wire_logic_cluster/lc_0/in_3

Net : POWERLED.un1_count_cry_7
T_5_13_wire_logic_cluster/lc_6/cout
T_5_13_wire_logic_cluster/lc_7/in_3

Net : POWERLED.countZ0Z_8
T_5_15_wire_logic_cluster/lc_7/out
T_5_12_sp4_v_t_38
T_5_13_lc_trk_g3_6
T_5_13_input_2_7
T_5_13_wire_logic_cluster/lc_7/in_2

T_5_15_wire_logic_cluster/lc_7/out
T_6_12_sp4_v_t_39
T_6_13_lc_trk_g3_7
T_6_13_wire_logic_cluster/lc_6/in_0

T_5_15_wire_logic_cluster/lc_7/out
T_5_12_sp4_v_t_38
T_5_8_sp4_v_t_43
T_4_10_lc_trk_g0_6
T_4_10_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.countZ0Z_7
T_6_14_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g2_0
T_5_13_input_2_6
T_5_13_wire_logic_cluster/lc_6/in_2

T_6_14_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g1_0
T_6_13_wire_logic_cluster/lc_6/in_3

T_6_14_wire_logic_cluster/lc_0/out
T_6_13_lc_trk_g1_0
T_6_13_input_2_7
T_6_13_wire_logic_cluster/lc_7/in_2

T_6_14_wire_logic_cluster/lc_0/out
T_6_14_sp4_h_l_5
T_5_10_sp4_v_t_40
T_5_6_sp4_v_t_36
T_4_9_lc_trk_g2_4
T_4_9_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.count_1_8
T_5_13_wire_logic_cluster/lc_7/out
T_5_12_sp4_v_t_46
T_5_15_lc_trk_g0_6
T_5_15_wire_logic_cluster/lc_7/in_3

T_5_13_wire_logic_cluster/lc_7/out
T_5_12_sp4_v_t_46
T_5_16_lc_trk_g0_3
T_5_16_wire_logic_cluster/lc_0/in_3

T_5_13_wire_logic_cluster/lc_7/out
T_3_13_sp4_h_l_11
T_2_13_sp4_v_t_40
T_1_14_lc_trk_g3_0
T_1_14_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.un1_count_cry_4
T_5_13_wire_logic_cluster/lc_3/cout
T_5_13_wire_logic_cluster/lc_4/in_3

Net : POWERLED.count_1_7
T_5_13_wire_logic_cluster/lc_6/out
T_6_14_lc_trk_g3_6
T_6_14_wire_logic_cluster/lc_0/in_3

T_5_13_wire_logic_cluster/lc_6/out
T_6_14_lc_trk_g3_6
T_6_14_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.un1_count_cry_4_c_RNIEZ0Z839
T_5_13_wire_logic_cluster/lc_4/out
T_3_13_sp4_h_l_5
T_2_13_lc_trk_g0_5
T_2_13_wire_logic_cluster/lc_0/in_3

T_5_13_wire_logic_cluster/lc_4/out
T_3_13_sp4_h_l_5
T_2_13_lc_trk_g0_5
T_2_13_wire_logic_cluster/lc_4/in_3

T_5_13_wire_logic_cluster/lc_4/out
T_0_13_span12_horz_7
T_1_13_lc_trk_g1_0
T_1_13_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.un1_count_axb_4
T_4_13_wire_logic_cluster/lc_6/out
T_5_13_lc_trk_g1_6
T_5_13_input_2_3
T_5_13_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.un1_count_cry_6
T_5_13_wire_logic_cluster/lc_5/cout
T_5_13_wire_logic_cluster/lc_6/in_3

Net : POWERLED.count_1_5_cascade_
T_2_13_wire_logic_cluster/lc_0/ltout
T_2_13_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.un1_count_cry_5
T_5_13_wire_logic_cluster/lc_4/cout
T_5_13_wire_logic_cluster/lc_5/in_3

Net : POWERLED.countZ0Z_6
T_5_15_wire_logic_cluster/lc_4/out
T_5_11_sp4_v_t_45
T_5_13_lc_trk_g3_0
T_5_13_input_2_5
T_5_13_wire_logic_cluster/lc_5/in_2

T_5_15_wire_logic_cluster/lc_4/out
T_5_13_sp4_v_t_37
T_2_13_sp4_h_l_6
T_2_13_lc_trk_g1_3
T_2_13_wire_logic_cluster/lc_5/in_3

T_5_15_wire_logic_cluster/lc_4/out
T_5_11_sp4_v_t_45
T_5_7_sp4_v_t_46
T_4_9_lc_trk_g0_0
T_4_9_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.count_1_6
T_5_13_wire_logic_cluster/lc_5/out
T_5_12_sp4_v_t_42
T_5_15_lc_trk_g1_2
T_5_15_wire_logic_cluster/lc_4/in_3

T_5_13_wire_logic_cluster/lc_5/out
T_5_12_sp4_v_t_42
T_5_15_lc_trk_g1_2
T_5_15_wire_logic_cluster/lc_5/in_0

T_5_13_wire_logic_cluster/lc_5/out
T_0_13_span12_horz_9
T_1_13_lc_trk_g1_2
T_1_13_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.count_1_4
T_5_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g2_3
T_4_13_wire_logic_cluster/lc_6/in_3

T_5_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g2_3
T_4_13_wire_logic_cluster/lc_4/in_3

T_5_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g2_3
T_4_13_wire_logic_cluster/lc_5/in_0

T_5_13_wire_logic_cluster/lc_3/out
T_4_13_lc_trk_g2_3
T_4_13_input_2_7
T_4_13_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.un1_count_axb_5
T_2_13_wire_logic_cluster/lc_1/out
T_3_13_sp4_h_l_2
T_5_13_lc_trk_g3_7
T_5_13_input_2_4
T_5_13_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.un1_count_cry_3
T_5_13_wire_logic_cluster/lc_2/cout
T_5_13_wire_logic_cluster/lc_3/in_3

Net : POWERLED.countZ0Z_3
T_4_12_wire_logic_cluster/lc_4/out
T_5_13_lc_trk_g2_4
T_5_13_input_2_2
T_5_13_wire_logic_cluster/lc_2/in_2

T_4_12_wire_logic_cluster/lc_4/out
T_4_13_lc_trk_g0_4
T_4_13_wire_logic_cluster/lc_3/in_3

T_4_12_wire_logic_cluster/lc_4/out
T_4_8_sp4_v_t_45
T_4_9_lc_trk_g3_5
T_4_9_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.un1_count_cry_2_c_RNICZ0Z419
T_5_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g3_2
T_4_12_wire_logic_cluster/lc_4/in_3

T_5_13_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g3_2
T_4_12_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.un1_count_cry_2
T_5_13_wire_logic_cluster/lc_1/cout
T_5_13_wire_logic_cluster/lc_2/in_3

Net : POWERLED.un1_count_axb_2
T_4_13_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g0_1
T_5_13_input_2_1
T_5_13_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.count_1_2
T_5_13_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g3_1
T_4_13_wire_logic_cluster/lc_1/in_3

T_5_13_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g3_1
T_4_13_wire_logic_cluster/lc_3/in_1

T_5_13_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g3_1
T_4_13_wire_logic_cluster/lc_2/in_0

T_5_13_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g3_1
T_4_13_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.un1_count_cry_1
T_5_13_wire_logic_cluster/lc_0/cout
T_5_13_wire_logic_cluster/lc_1/in_3

Net : bfn_4_11_0_
T_4_11_wire_logic_cluster/carry_in_mux/cout
T_4_11_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.un1_count_axb_1
T_4_14_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g3_5
T_5_13_input_2_0
T_5_13_wire_logic_cluster/lc_0/in_2

T_4_14_wire_logic_cluster/lc_5/out
T_4_14_lc_trk_g0_5
T_4_14_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.count_1_1_cascade_
T_4_14_wire_logic_cluster/lc_4/ltout
T_4_14_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un85_clk_100khz_cry_15_cZ0_THRU_CO
T_4_11_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g1_0
T_4_12_wire_logic_cluster/lc_0/in_3

T_4_11_wire_logic_cluster/lc_0/out
T_3_11_sp4_h_l_8
T_0_11_span4_horz_35
T_2_11_sp4_v_t_41
T_1_14_lc_trk_g3_1
T_1_14_wire_logic_cluster/lc_5/in_3

T_4_11_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g1_0
T_4_12_wire_logic_cluster/lc_2/in_1

T_4_11_wire_logic_cluster/lc_0/out
T_3_11_sp4_h_l_8
T_0_11_span4_horz_35
T_2_11_sp4_v_t_41
T_1_14_lc_trk_g3_1
T_1_14_input_2_0
T_1_14_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.mult1_un75_sum_i_8
T_6_10_wire_logic_cluster/lc_7/out
T_5_10_sp4_h_l_6
T_4_10_lc_trk_g1_6
T_4_10_input_2_5
T_4_10_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.count_1_0_cascade_
T_4_14_wire_logic_cluster/lc_2/ltout
T_4_14_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.N_437_cascade_
T_4_12_wire_logic_cluster/lc_0/ltout
T_4_12_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.N_660
T_1_14_wire_logic_cluster/lc_7/out
T_0_14_span12_horz_5
T_4_14_lc_trk_g1_5
T_4_14_wire_logic_cluster/lc_1/in_3

T_1_14_wire_logic_cluster/lc_7/out
T_1_12_sp4_v_t_43
T_2_12_sp4_h_l_11
T_4_12_lc_trk_g3_6
T_4_12_wire_logic_cluster/lc_4/in_1

T_1_14_wire_logic_cluster/lc_7/out
T_1_12_sp4_v_t_43
T_2_12_sp4_h_l_11
T_4_12_lc_trk_g3_6
T_4_12_input_2_3
T_4_12_wire_logic_cluster/lc_3/in_2

T_1_14_wire_logic_cluster/lc_7/out
T_1_12_sp4_v_t_43
T_2_12_sp4_h_l_11
T_4_12_lc_trk_g3_6
T_4_12_wire_logic_cluster/lc_2/in_3

T_1_14_wire_logic_cluster/lc_7/out
T_1_12_sp4_v_t_43
T_2_12_sp4_h_l_11
T_4_12_lc_trk_g3_6
T_4_12_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.count_0_sqmuxa_cascade_
T_4_14_wire_logic_cluster/lc_1/ltout
T_4_14_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.N_2360_i_cascade_
T_1_14_wire_logic_cluster/lc_6/ltout
T_1_14_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.countZ0Z_0_cascade_
T_4_14_wire_logic_cluster/lc_3/ltout
T_4_14_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.curr_stateZ0Z_0
T_4_12_wire_logic_cluster/lc_1/out
T_4_10_sp4_v_t_47
T_0_14_span4_horz_10
T_1_14_lc_trk_g0_7
T_1_14_wire_logic_cluster/lc_6/in_3

T_4_12_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g1_1
T_4_12_wire_logic_cluster/lc_0/in_0

End 

Net : COUNTER.counterZ0Z_0
T_5_6_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g0_7
T_5_5_wire_logic_cluster/lc_0/in_3

T_5_6_wire_logic_cluster/lc_7/out
T_5_4_sp4_v_t_43
T_4_5_lc_trk_g3_3
T_4_5_input_2_0
T_4_5_wire_logic_cluster/lc_0/in_2

T_5_6_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g0_7
T_5_5_wire_logic_cluster/lc_3/in_0

T_5_6_wire_logic_cluster/lc_7/out
T_5_4_sp4_v_t_43
T_5_6_lc_trk_g2_6
T_5_6_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.mult1_un75_sum_cry_7
T_6_10_wire_logic_cluster/lc_5/cout
T_6_10_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un75_sum_s_8_cascade_
T_6_10_wire_logic_cluster/lc_6/ltout
T_6_10_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.mult1_un68_sum_s_8
T_6_11_wire_logic_cluster/lc_6/out
T_6_8_sp4_v_t_36
T_6_9_lc_trk_g3_4
T_6_9_wire_logic_cluster/lc_6/in_3

T_6_11_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g3_6
T_6_11_wire_logic_cluster/lc_5/in_0

T_6_11_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g0_6
T_6_10_wire_logic_cluster/lc_3/in_1

T_6_11_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g0_6
T_6_10_input_2_4
T_6_10_wire_logic_cluster/lc_4/in_2

T_6_11_wire_logic_cluster/lc_6/out
T_5_10_lc_trk_g3_6
T_5_10_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.mult1_un68_sum_i_0_8
T_6_9_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g1_6
T_6_10_input_2_1
T_6_10_wire_logic_cluster/lc_1/in_2

T_6_9_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g1_6
T_6_10_wire_logic_cluster/lc_2/in_1

T_6_9_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g1_6
T_6_10_input_2_5
T_6_10_wire_logic_cluster/lc_5/in_2

End 

Net : COUNTER.un4_counter_0_and
T_5_5_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g0_0
T_6_5_input_2_0
T_6_5_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.mult1_un68_sum_cry_7
T_6_11_wire_logic_cluster/lc_5/cout
T_6_11_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un61_sum_cry_7
T_6_12_wire_logic_cluster/lc_5/cout
T_6_12_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un61_sum_i_0_8
T_6_12_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g0_7
T_6_11_input_2_1
T_6_11_wire_logic_cluster/lc_1/in_2

T_6_12_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g0_7
T_6_11_wire_logic_cluster/lc_2/in_1

T_6_12_wire_logic_cluster/lc_7/out
T_6_11_lc_trk_g0_7
T_6_11_input_2_5
T_6_11_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un61_sum_s_8_cascade_
T_6_12_wire_logic_cluster/lc_6/ltout
T_6_12_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.mult1_un54_sum_i_8
T_7_13_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g2_5
T_6_12_input_2_1
T_6_12_wire_logic_cluster/lc_1/in_2

T_7_13_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g2_5
T_6_12_wire_logic_cluster/lc_2/in_1

T_7_13_wire_logic_cluster/lc_5/out
T_6_12_lc_trk_g2_5
T_6_12_input_2_5
T_6_12_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un54_sum_s_8
T_7_15_wire_logic_cluster/lc_5/out
T_7_11_sp4_v_t_47
T_7_13_lc_trk_g2_2
T_7_13_wire_logic_cluster/lc_5/in_3

T_7_15_wire_logic_cluster/lc_5/out
T_6_15_lc_trk_g2_5
T_6_15_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_5/out
T_7_11_sp4_v_t_47
T_6_12_lc_trk_g3_7
T_6_12_wire_logic_cluster/lc_3/in_1

T_7_15_wire_logic_cluster/lc_5/out
T_7_11_sp4_v_t_47
T_6_12_lc_trk_g3_7
T_6_12_input_2_4
T_6_12_wire_logic_cluster/lc_4/in_2

End 

Net : COUNTER_un4_counter_7_THRU_CO
T_6_6_wire_logic_cluster/lc_0/out
T_7_4_sp4_v_t_44
T_7_8_lc_trk_g1_1
T_7_8_wire_logic_cluster/lc_1/in_3

T_6_6_wire_logic_cluster/lc_0/out
T_5_6_sp4_h_l_8
T_8_2_sp4_v_t_39
T_8_5_lc_trk_g0_7
T_8_5_wire_logic_cluster/lc_6/in_3

T_6_6_wire_logic_cluster/lc_0/out
T_5_6_sp4_h_l_8
T_8_2_sp4_v_t_39
T_9_2_sp4_h_l_7
T_9_2_lc_trk_g0_2
T_9_2_wire_logic_cluster/lc_7/in_3

T_6_6_wire_logic_cluster/lc_0/out
T_6_3_sp4_v_t_40
T_7_3_sp4_h_l_5
T_9_3_lc_trk_g3_0
T_9_3_wire_logic_cluster/lc_4/in_3

T_6_6_wire_logic_cluster/lc_0/out
T_7_4_sp4_v_t_44
T_7_8_lc_trk_g1_1
T_7_8_wire_logic_cluster/lc_3/in_3

T_6_6_wire_logic_cluster/lc_0/out
T_6_3_sp4_v_t_40
T_6_7_sp4_v_t_40
T_5_9_lc_trk_g1_5
T_5_9_wire_logic_cluster/lc_1/in_3

T_6_6_wire_logic_cluster/lc_0/out
T_5_6_sp4_h_l_8
T_8_2_sp4_v_t_39
T_8_5_lc_trk_g0_7
T_8_5_input_2_7
T_8_5_wire_logic_cluster/lc_7/in_2

T_6_6_wire_logic_cluster/lc_0/out
T_7_4_sp4_v_t_44
T_7_8_lc_trk_g1_1
T_7_8_input_2_6
T_7_8_wire_logic_cluster/lc_6/in_2

T_6_6_wire_logic_cluster/lc_0/out
T_6_3_sp4_v_t_40
T_6_7_sp4_v_t_40
T_5_9_lc_trk_g1_5
T_5_9_wire_logic_cluster/lc_7/in_3

T_6_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g2_0
T_5_5_wire_logic_cluster/lc_1/in_1

T_6_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g2_0
T_5_5_wire_logic_cluster/lc_5/in_1

T_6_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g2_0
T_5_5_wire_logic_cluster/lc_7/in_1

T_6_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g3_0
T_5_5_wire_logic_cluster/lc_4/in_3

T_6_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g3_0
T_5_5_wire_logic_cluster/lc_2/in_3

T_6_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g2_0
T_5_5_wire_logic_cluster/lc_3/in_3

T_6_6_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g3_0
T_5_6_wire_logic_cluster/lc_7/in_0

T_6_6_wire_logic_cluster/lc_0/out
T_5_6_sp4_h_l_8
T_9_6_sp4_h_l_8
T_12_6_sp4_v_t_45
T_12_8_lc_trk_g3_0
T_12_8_input_2_5
T_12_8_wire_logic_cluster/lc_5/in_2

T_6_6_wire_logic_cluster/lc_0/out
T_5_6_sp4_h_l_8
T_9_6_sp4_h_l_8
T_12_6_sp4_v_t_45
T_12_8_lc_trk_g3_0
T_12_8_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un54_sum_cry_7
T_6_15_wire_logic_cluster/lc_5/cout
T_6_15_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.dutycycleZ0Z_3
T_8_11_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g3_5
T_9_10_input_2_0
T_9_10_wire_logic_cluster/lc_0/in_2

T_8_11_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_47
T_8_8_lc_trk_g3_7
T_8_8_wire_logic_cluster/lc_7/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_43
T_10_10_sp4_h_l_6
T_12_10_lc_trk_g3_3
T_12_10_wire_logic_cluster/lc_1/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_43
T_10_10_sp4_h_l_6
T_12_10_lc_trk_g3_3
T_12_10_wire_logic_cluster/lc_3/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_43
T_10_10_sp4_h_l_6
T_12_10_lc_trk_g3_3
T_12_10_wire_logic_cluster/lc_7/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_43
T_9_13_lc_trk_g0_3
T_9_13_wire_logic_cluster/lc_6/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_38
T_10_9_sp4_h_l_3
T_12_9_lc_trk_g3_6
T_12_9_wire_logic_cluster/lc_2/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_8_11_lc_trk_g2_5
T_8_11_wire_logic_cluster/lc_4/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g0_5
T_9_11_wire_logic_cluster/lc_5/in_0

T_8_11_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_43
T_9_13_lc_trk_g0_3
T_9_13_wire_logic_cluster/lc_0/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_1/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_47
T_8_8_lc_trk_g3_7
T_8_8_input_2_4
T_8_8_wire_logic_cluster/lc_4/in_2

T_8_11_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g2_5
T_9_12_wire_logic_cluster/lc_2/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_6/in_0

T_8_11_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g3_5
T_7_10_input_2_0
T_7_10_wire_logic_cluster/lc_0/in_2

T_8_11_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_7/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g1_5
T_8_10_wire_logic_cluster/lc_3/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g3_5
T_7_10_wire_logic_cluster/lc_1/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g1_5
T_8_12_input_2_0
T_8_12_wire_logic_cluster/lc_0/in_2

T_8_11_wire_logic_cluster/lc_5/out
T_9_10_sp4_v_t_43
T_8_13_lc_trk_g3_3
T_8_13_wire_logic_cluster/lc_5/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_6/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g3_5
T_7_10_wire_logic_cluster/lc_2/in_0

T_8_11_wire_logic_cluster/lc_5/out
T_7_10_lc_trk_g2_5
T_7_10_input_2_3
T_7_10_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycle_RNIT70K5Z0Z_8
T_8_9_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_46
T_8_11_lc_trk_g0_6
T_8_11_wire_logic_cluster/lc_5/in_3

T_8_9_wire_logic_cluster/lc_7/out
T_8_8_sp4_v_t_46
T_8_11_lc_trk_g0_6
T_8_11_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.mult1_un47_sum_cry_6_s
T_7_15_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g3_4
T_6_15_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g2_4
T_6_15_wire_logic_cluster/lc_7/in_1

T_7_15_wire_logic_cluster/lc_4/out
T_6_15_lc_trk_g2_4
T_6_15_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un47_sum_cry_5
T_7_15_wire_logic_cluster/lc_3/cout
T_7_15_wire_logic_cluster/lc_4/in_3

Net : POWERLED.mult1_un47_sum_l_fx_6
T_6_15_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g2_7
T_6_15_input_2_5
T_6_15_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_7_c_RNIAOZ0Z51
T_9_10_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g1_0
T_8_11_input_2_5
T_8_11_wire_logic_cluster/lc_5/in_2

T_9_10_wire_logic_cluster/lc_0/out
T_8_11_lc_trk_g1_0
T_8_11_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.mult1_un54_sum_cry_7_THRU_CO
T_6_15_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g1_6
T_7_15_input_2_5
T_7_15_wire_logic_cluster/lc_5/in_2

End 

Net : N_9_0
T_12_7_wire_logic_cluster/lc_6/out
T_10_7_sp4_h_l_9
T_9_7_lc_trk_g0_1
T_9_7_wire_logic_cluster/lc_6/in_1

T_12_7_wire_logic_cluster/lc_6/out
T_10_7_sp4_h_l_9
T_9_7_lc_trk_g1_1
T_9_7_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.func_state_RNIBVNSZ0Z_0_cascade_
T_12_5_wire_logic_cluster/lc_5/ltout
T_12_5_wire_logic_cluster/lc_6/in_2

End 

Net : G_141
T_7_8_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_46
T_9_10_sp4_h_l_5
T_13_10_span4_horz_5
T_12_10_lc_trk_g0_5
T_12_10_wire_logic_cluster/lc_0/in_3

T_7_8_wire_logic_cluster/lc_1/out
T_7_0_span12_vert_17
T_7_4_lc_trk_g3_2
T_7_4_input_2_1
T_7_4_wire_logic_cluster/lc_1/in_2

T_7_8_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_46
T_9_6_sp4_h_l_4
T_9_6_lc_trk_g1_1
T_9_6_wire_logic_cluster/lc_3/in_3

T_7_8_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_46
T_8_10_sp4_v_t_39
T_8_14_lc_trk_g0_2
T_8_14_input_2_2
T_8_14_wire_logic_cluster/lc_2/in_2

T_7_8_wire_logic_cluster/lc_1/out
T_7_4_sp4_v_t_39
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_0/in_0

T_7_8_wire_logic_cluster/lc_1/out
T_7_4_sp4_v_t_39
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_4/in_0

T_7_8_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_46
T_9_6_sp4_h_l_4
T_12_2_sp4_v_t_47
T_12_5_lc_trk_g1_7
T_12_5_wire_logic_cluster/lc_3/in_3

T_7_8_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g3_1
T_8_9_wire_logic_cluster/lc_7/in_3

T_7_8_wire_logic_cluster/lc_1/out
T_7_0_span12_vert_17
T_8_9_sp12_h_l_1
T_11_9_lc_trk_g0_1
T_11_9_wire_logic_cluster/lc_5/in_0

T_7_8_wire_logic_cluster/lc_1/out
T_7_5_sp4_v_t_42
T_7_9_sp4_v_t_47
T_8_13_sp4_h_l_10
T_9_13_lc_trk_g3_2
T_9_13_wire_logic_cluster/lc_5/in_0

T_7_8_wire_logic_cluster/lc_1/out
T_7_0_span12_vert_17
T_8_9_sp12_h_l_1
T_11_9_lc_trk_g1_1
T_11_9_input_2_0
T_11_9_wire_logic_cluster/lc_0/in_2

T_7_8_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_46
T_8_10_lc_trk_g1_3
T_8_10_wire_logic_cluster/lc_4/in_0

T_7_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_10
T_9_8_sp4_v_t_47
T_9_11_lc_trk_g1_7
T_9_11_wire_logic_cluster/lc_4/in_0

T_7_8_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_46
T_9_10_sp4_h_l_5
T_12_10_sp4_v_t_47
T_11_13_lc_trk_g3_7
T_11_13_wire_logic_cluster/lc_2/in_0

T_7_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_10
T_9_8_sp4_v_t_47
T_9_12_lc_trk_g1_2
T_9_12_wire_logic_cluster/lc_4/in_3

T_7_8_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g3_1
T_8_9_wire_logic_cluster/lc_4/in_0

T_7_8_wire_logic_cluster/lc_1/out
T_7_5_sp12_v_t_22
T_7_17_lc_trk_g0_1
T_7_17_wire_gbuf/in

T_7_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_10
T_5_4_sp4_v_t_38
T_5_7_lc_trk_g1_6
T_5_7_wire_logic_cluster/lc_2/in_1

T_7_8_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_46
T_9_10_sp4_h_l_5
T_12_10_sp4_v_t_47
T_12_11_lc_trk_g3_7
T_12_11_wire_logic_cluster/lc_3/in_3

T_7_8_wire_logic_cluster/lc_1/out
T_7_4_sp4_v_t_39
T_7_5_lc_trk_g3_7
T_7_5_wire_logic_cluster/lc_2/in_0

T_7_8_wire_logic_cluster/lc_1/out
T_7_4_sp4_v_t_39
T_7_5_lc_trk_g2_7
T_7_5_wire_logic_cluster/lc_6/in_3

T_7_8_wire_logic_cluster/lc_1/out
T_7_0_span12_vert_17
T_7_4_lc_trk_g3_2
T_7_4_wire_logic_cluster/lc_0/in_3

T_7_8_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_46
T_9_6_sp4_h_l_4
T_9_6_lc_trk_g1_1
T_9_6_wire_logic_cluster/lc_7/in_3

T_7_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_10
T_9_8_sp4_v_t_47
T_9_11_lc_trk_g1_7
T_9_11_wire_logic_cluster/lc_1/in_1

T_7_8_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_46
T_8_10_lc_trk_g1_3
T_8_10_input_2_0
T_8_10_wire_logic_cluster/lc_0/in_2

T_7_8_wire_logic_cluster/lc_1/out
T_8_6_sp4_v_t_46
T_9_10_sp4_h_l_5
T_13_10_span4_horz_5
T_12_10_lc_trk_g1_5
T_12_10_input_2_2
T_12_10_wire_logic_cluster/lc_2/in_2

T_7_8_wire_logic_cluster/lc_1/out
T_6_8_sp4_h_l_10
T_9_8_sp4_v_t_47
T_9_12_lc_trk_g0_2
T_9_12_wire_logic_cluster/lc_7/in_1

T_7_8_wire_logic_cluster/lc_1/out
T_7_0_span12_vert_17
T_8_9_sp12_h_l_1
T_11_9_lc_trk_g1_1
T_11_9_wire_logic_cluster/lc_2/in_0

T_7_8_wire_logic_cluster/lc_1/out
T_7_5_sp4_v_t_42
T_7_9_sp4_v_t_47
T_8_13_sp4_h_l_10
T_9_13_lc_trk_g3_2
T_9_13_wire_logic_cluster/lc_2/in_3

T_7_8_wire_logic_cluster/lc_1/out
T_7_0_span12_vert_17
T_8_9_sp12_h_l_1
T_11_9_lc_trk_g0_1
T_11_9_input_2_3
T_11_9_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycleZ0Z_8
T_12_10_wire_logic_cluster/lc_0/out
T_12_6_sp4_v_t_37
T_13_6_span4_horz_5
T_12_6_lc_trk_g1_5
T_12_6_wire_logic_cluster/lc_1/in_3

T_12_10_wire_logic_cluster/lc_0/out
T_11_10_sp4_h_l_8
T_10_6_sp4_v_t_36
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_3/in_1

T_12_10_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_45
T_9_8_sp4_h_l_2
T_8_8_lc_trk_g1_2
T_8_8_input_2_7
T_8_8_wire_logic_cluster/lc_7/in_2

T_12_10_wire_logic_cluster/lc_0/out
T_12_6_sp4_v_t_37
T_9_6_sp4_h_l_0
T_8_2_sp4_v_t_37
T_7_4_lc_trk_g1_0
T_7_4_wire_logic_cluster/lc_2/in_3

T_12_10_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_45
T_11_12_lc_trk_g2_0
T_11_12_wire_logic_cluster/lc_2/in_0

T_12_10_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_6/in_3

T_12_10_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_45
T_12_12_lc_trk_g1_0
T_12_12_wire_logic_cluster/lc_0/in_1

T_12_10_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g0_0
T_12_10_wire_logic_cluster/lc_3/in_1

T_12_10_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g1_0
T_12_10_input_2_7
T_12_10_wire_logic_cluster/lc_7/in_2

T_12_10_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_45
T_9_8_sp4_h_l_2
T_5_8_sp4_h_l_10
T_7_8_lc_trk_g2_7
T_7_8_wire_logic_cluster/lc_2/in_3

T_12_10_wire_logic_cluster/lc_0/out
T_12_6_sp4_v_t_37
T_12_9_lc_trk_g0_5
T_12_9_wire_logic_cluster/lc_1/in_0

T_12_10_wire_logic_cluster/lc_0/out
T_12_10_sp4_h_l_5
T_8_10_sp4_h_l_1
T_7_6_sp4_v_t_43
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_2/in_0

T_12_10_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_45
T_9_8_sp4_h_l_2
T_8_8_lc_trk_g0_2
T_8_8_wire_logic_cluster/lc_4/in_0

T_12_10_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_45
T_9_12_sp4_h_l_1
T_8_12_lc_trk_g1_1
T_8_12_wire_logic_cluster/lc_7/in_1

T_12_10_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_45
T_9_12_sp4_h_l_1
T_8_8_sp4_v_t_43
T_8_12_lc_trk_g1_6
T_8_12_wire_logic_cluster/lc_0/in_3

T_12_10_wire_logic_cluster/lc_0/out
T_12_10_sp4_h_l_5
T_8_10_sp4_h_l_1
T_7_10_sp4_v_t_42
T_7_11_lc_trk_g3_2
T_7_11_wire_logic_cluster/lc_0/in_1

T_12_10_wire_logic_cluster/lc_0/out
T_12_6_sp4_v_t_37
T_12_9_lc_trk_g0_5
T_12_9_input_2_7
T_12_9_wire_logic_cluster/lc_7/in_2

T_12_10_wire_logic_cluster/lc_0/out
T_12_8_sp4_v_t_45
T_12_12_lc_trk_g1_0
T_12_12_wire_logic_cluster/lc_4/in_3

T_12_10_wire_logic_cluster/lc_0/out
T_12_6_sp4_v_t_37
T_11_8_lc_trk_g1_0
T_11_8_input_2_5
T_11_8_wire_logic_cluster/lc_5/in_2

T_12_10_wire_logic_cluster/lc_0/out
T_12_6_sp4_v_t_37
T_11_8_lc_trk_g1_0
T_11_8_wire_logic_cluster/lc_0/in_3

T_12_10_wire_logic_cluster/lc_0/out
T_12_10_sp4_h_l_5
T_8_10_sp4_h_l_1
T_7_6_sp4_v_t_43
T_7_9_lc_trk_g1_3
T_7_9_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.g1_0_1_cascade_
T_9_7_wire_logic_cluster/lc_6/ltout
T_9_7_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.func_state_RNI_0Z0Z_0
T_9_3_wire_logic_cluster/lc_7/out
T_10_1_sp4_v_t_42
T_11_5_sp4_h_l_1
T_12_5_lc_trk_g3_1
T_12_5_wire_logic_cluster/lc_5/in_3

T_9_3_wire_logic_cluster/lc_7/out
T_9_2_lc_trk_g1_7
T_9_2_wire_logic_cluster/lc_5/in_3

T_9_3_wire_logic_cluster/lc_7/out
T_10_1_sp4_v_t_42
T_11_5_sp4_h_l_1
T_12_5_lc_trk_g3_1
T_12_5_wire_logic_cluster/lc_3/in_1

T_9_3_wire_logic_cluster/lc_7/out
T_7_3_sp12_h_l_1
T_6_3_sp12_v_t_22
T_6_9_lc_trk_g2_5
T_6_9_wire_logic_cluster/lc_2/in_3

T_9_3_wire_logic_cluster/lc_7/out
T_10_1_sp4_v_t_42
T_11_5_sp4_h_l_1
T_13_5_span4_horz_1
T_12_5_sp4_v_t_42
T_11_8_lc_trk_g3_2
T_11_8_wire_logic_cluster/lc_2/in_3

End 

Net : bfn_6_6_0_
T_6_6_wire_logic_cluster/carry_in_mux/cout
T_6_6_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.un1_dutycycle_53_cry_14
T_7_12_wire_logic_cluster/lc_6/cout
T_7_12_wire_logic_cluster/lc_7/in_3

Net : POWERLED.count_offZ0Z_14
T_11_2_wire_logic_cluster/lc_7/out
T_11_1_sp4_v_t_46
T_11_4_lc_trk_g1_6
T_11_4_input_2_5
T_11_4_wire_logic_cluster/lc_5/in_2

T_11_2_wire_logic_cluster/lc_7/out
T_12_1_sp4_v_t_47
T_12_4_lc_trk_g0_7
T_12_4_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.un1_dutycycle_53_cry_14_c_RNIJZ0Z644
T_7_12_wire_logic_cluster/lc_7/out
T_7_11_sp4_v_t_46
T_7_15_lc_trk_g0_3
T_7_15_wire_logic_cluster/lc_6/in_3

T_7_12_wire_logic_cluster/lc_7/out
T_7_11_sp4_v_t_46
T_7_14_lc_trk_g0_6
T_7_14_wire_logic_cluster/lc_7/in_3

T_7_12_wire_logic_cluster/lc_7/out
T_7_11_sp4_v_t_46
T_7_14_lc_trk_g0_6
T_7_14_input_2_6
T_7_14_wire_logic_cluster/lc_6/in_2

T_7_12_wire_logic_cluster/lc_7/out
T_7_11_sp4_v_t_46
T_7_14_lc_trk_g0_6
T_7_14_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.un1_dutycycle_53_i_29
T_7_15_wire_logic_cluster/lc_6/out
T_7_15_lc_trk_g3_6
T_7_15_input_2_1
T_7_15_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.un3_count_off_1_cry_14_c_RNIN405GZ0
T_11_4_wire_logic_cluster/lc_6/out
T_11_0_span12_vert_19
T_11_10_sp12_v_t_23
T_11_13_lc_trk_g3_3
T_11_13_wire_logic_cluster/lc_7/in_3

T_11_4_wire_logic_cluster/lc_6/out
T_11_0_span12_vert_19
T_11_10_sp12_v_t_23
T_11_14_lc_trk_g3_0
T_11_14_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.un3_count_off_1_cry_14
T_11_4_wire_logic_cluster/lc_5/cout
T_11_4_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.dutycycle_RNI_2Z0Z_8
T_8_11_wire_logic_cluster/lc_6/out
T_7_11_sp12_h_l_0
T_12_11_lc_trk_g1_4
T_12_11_wire_logic_cluster/lc_6/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g0_6
T_9_11_wire_logic_cluster/lc_3/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g3_6
T_8_11_wire_logic_cluster/lc_4/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g3_6
T_9_12_wire_logic_cluster/lc_6/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g3_6
T_9_12_input_2_1
T_9_12_wire_logic_cluster/lc_1/in_2

T_8_11_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g0_6
T_9_11_wire_logic_cluster/lc_6/in_0

T_8_11_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g3_6
T_8_11_input_2_3
T_8_11_wire_logic_cluster/lc_3/in_2

T_8_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_36
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_0/in_0

T_8_11_wire_logic_cluster/lc_6/out
T_7_11_sp12_h_l_0
T_6_11_sp12_v_t_23
T_6_14_lc_trk_g3_3
T_6_14_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.un34_clk_100khz_10
T_12_4_wire_logic_cluster/lc_2/out
T_12_3_sp4_v_t_36
T_11_6_lc_trk_g2_4
T_11_6_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.N_13_0_0_0
T_7_6_wire_logic_cluster/lc_0/out
T_7_3_sp4_v_t_40
T_8_3_sp4_h_l_10
T_9_3_lc_trk_g2_2
T_9_3_wire_logic_cluster/lc_5/in_3

T_7_6_wire_logic_cluster/lc_0/out
T_7_3_sp4_v_t_40
T_8_3_sp4_h_l_10
T_9_3_lc_trk_g2_2
T_9_3_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.un1_clk_100khz_32_and_i_0
T_12_9_wire_logic_cluster/lc_4/out
T_5_9_sp12_h_l_0
T_8_9_lc_trk_g1_0
T_8_9_input_2_7
T_8_9_wire_logic_cluster/lc_7/in_2

T_12_9_wire_logic_cluster/lc_4/out
T_5_9_sp12_h_l_0
T_8_9_lc_trk_g1_0
T_8_9_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.dutycycleZ0Z_3_cascade_
T_8_11_wire_logic_cluster/lc_5/ltout
T_8_11_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.N_676
T_8_6_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_45
T_10_9_sp4_h_l_2
T_12_9_lc_trk_g3_7
T_12_9_wire_logic_cluster/lc_3/in_3

T_8_6_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_45
T_10_9_sp4_h_l_2
T_12_9_lc_trk_g3_7
T_12_9_wire_logic_cluster/lc_4/in_0

T_8_6_wire_logic_cluster/lc_6/out
T_9_5_sp4_v_t_45
T_10_9_sp4_h_l_2
T_12_9_lc_trk_g3_7
T_12_9_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.func_stateZ0Z_0
T_9_3_wire_logic_cluster/lc_5/out
T_9_2_sp4_v_t_42
T_8_6_lc_trk_g1_7
T_8_6_wire_logic_cluster/lc_6/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_10_1_sp4_v_t_38
T_7_5_sp4_h_l_8
T_7_5_lc_trk_g0_5
T_7_5_input_2_3
T_7_5_wire_logic_cluster/lc_3/in_2

T_9_3_wire_logic_cluster/lc_5/out
T_10_1_sp4_v_t_38
T_7_5_sp4_h_l_8
T_7_5_lc_trk_g1_5
T_7_5_wire_logic_cluster/lc_1/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_9_3_lc_trk_g2_5
T_9_3_wire_logic_cluster/lc_7/in_0

T_9_3_wire_logic_cluster/lc_5/out
T_10_1_sp4_v_t_38
T_11_5_sp4_h_l_3
T_11_5_lc_trk_g1_6
T_11_5_wire_logic_cluster/lc_4/in_3

T_9_3_wire_logic_cluster/lc_5/out
T_8_3_sp4_h_l_2
T_11_3_sp4_v_t_42
T_11_7_lc_trk_g1_7
T_11_7_input_2_6
T_11_7_wire_logic_cluster/lc_6/in_2

T_9_3_wire_logic_cluster/lc_5/out
T_8_3_sp4_h_l_2
T_11_3_sp4_v_t_39
T_11_7_lc_trk_g1_2
T_11_7_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.un1_clk_100khz_32_and_i_0cf0_cascade_
T_12_9_wire_logic_cluster/lc_3/ltout
T_12_9_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.count_off_RNI_0Z0Z_10
T_11_6_wire_logic_cluster/lc_5/out
T_3_6_sp12_h_l_1
T_7_6_lc_trk_g1_2
T_7_6_wire_logic_cluster/lc_0/in_3

T_11_6_wire_logic_cluster/lc_5/out
T_11_2_sp4_v_t_47
T_8_2_sp4_h_l_10
T_9_2_lc_trk_g2_2
T_9_2_wire_logic_cluster/lc_1/in_3

T_11_6_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_42
T_8_5_sp4_h_l_1
T_9_5_lc_trk_g2_1
T_9_5_wire_logic_cluster/lc_0/in_3

T_11_6_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_42
T_11_9_sp4_v_t_47
T_11_10_lc_trk_g3_7
T_11_10_wire_logic_cluster/lc_1/in_1

T_11_6_wire_logic_cluster/lc_5/out
T_11_7_lc_trk_g0_5
T_11_7_wire_logic_cluster/lc_0/in_1

T_11_6_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g1_5
T_11_5_wire_logic_cluster/lc_5/in_1

T_11_6_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g1_5
T_11_5_input_2_4
T_11_5_wire_logic_cluster/lc_4/in_2

T_11_6_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g3_5
T_12_5_wire_logic_cluster/lc_6/in_0

T_11_6_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g3_5
T_12_5_wire_logic_cluster/lc_1/in_3

T_11_6_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_42
T_11_9_sp4_v_t_47
T_11_11_lc_trk_g2_2
T_11_11_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.dutycycle_RNI_2Z0Z_4
T_12_10_wire_logic_cluster/lc_5/out
T_12_9_sp4_v_t_42
T_9_13_sp4_h_l_7
T_9_13_lc_trk_g1_2
T_9_13_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.g0_i_0_0_0
T_12_11_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g0_6
T_12_10_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.count_offZ0Z_15
T_11_13_wire_logic_cluster/lc_7/out
T_12_11_sp4_v_t_42
T_12_7_sp4_v_t_38
T_12_3_sp4_v_t_46
T_12_4_lc_trk_g3_6
T_12_4_wire_logic_cluster/lc_2/in_3

T_11_13_wire_logic_cluster/lc_7/out
T_12_11_sp4_v_t_42
T_12_7_sp4_v_t_47
T_12_3_sp4_v_t_47
T_11_4_lc_trk_g3_7
T_11_4_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.dutycycle_RNI_5Z0Z_0
T_8_8_wire_logic_cluster/lc_2/out
T_9_4_sp4_v_t_40
T_9_0_span4_vert_36
T_9_3_lc_trk_g0_4
T_9_3_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_2/out
T_9_4_sp4_v_t_40
T_8_6_lc_trk_g0_5
T_8_6_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_2/out
T_9_4_sp4_v_t_40
T_8_6_lc_trk_g0_5
T_8_6_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.func_state_RNI31IBHZ0Z_0
T_12_5_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g1_3
T_12_4_wire_logic_cluster/lc_7/in_3

T_12_5_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g1_3
T_12_4_wire_logic_cluster/lc_5/in_3

T_12_5_wire_logic_cluster/lc_3/out
T_12_1_sp4_v_t_43
T_12_3_lc_trk_g3_6
T_12_3_input_2_1
T_12_3_wire_logic_cluster/lc_1/in_2

T_12_5_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g1_3
T_11_6_wire_logic_cluster/lc_3/in_1

T_12_5_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g1_3
T_11_6_input_2_2
T_11_6_wire_logic_cluster/lc_2/in_2

T_12_5_wire_logic_cluster/lc_3/out
T_12_1_sp4_v_t_43
T_12_3_lc_trk_g3_6
T_12_3_wire_logic_cluster/lc_3/in_0

T_12_5_wire_logic_cluster/lc_3/out
T_12_1_sp4_v_t_43
T_12_3_lc_trk_g3_6
T_12_3_wire_logic_cluster/lc_5/in_0

T_12_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_38
T_12_8_sp4_v_t_46
T_9_12_sp4_h_l_4
T_8_12_sp4_v_t_41
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_3/in_1

T_12_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_38
T_12_8_sp4_v_t_46
T_9_12_sp4_h_l_4
T_8_12_sp4_v_t_41
T_7_14_lc_trk_g0_4
T_7_14_wire_logic_cluster/lc_4/in_0

T_12_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_38
T_12_0_span4_vert_43
T_11_2_lc_trk_g1_6
T_11_2_wire_logic_cluster/lc_1/in_0

T_12_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_38
T_12_0_span4_vert_43
T_11_2_lc_trk_g1_6
T_11_2_wire_logic_cluster/lc_3/in_0

T_12_5_wire_logic_cluster/lc_3/out
T_12_1_sp4_v_t_43
T_12_3_lc_trk_g3_6
T_12_3_input_2_7
T_12_3_wire_logic_cluster/lc_7/in_2

T_12_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_38
T_12_0_span4_vert_43
T_11_2_lc_trk_g1_6
T_11_2_wire_logic_cluster/lc_5/in_0

T_12_5_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g0_3
T_12_4_wire_logic_cluster/lc_1/in_0

T_12_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_38
T_12_0_span4_vert_43
T_11_2_lc_trk_g1_6
T_11_2_input_2_7
T_11_2_wire_logic_cluster/lc_7/in_2

T_12_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_38
T_12_8_sp4_v_t_46
T_12_12_sp4_v_t_42
T_11_13_lc_trk_g3_2
T_11_13_wire_logic_cluster/lc_7/in_0

T_12_5_wire_logic_cluster/lc_3/out
T_12_1_sp4_v_t_43
T_12_2_lc_trk_g3_3
T_12_2_wire_logic_cluster/lc_0/cen

T_12_5_wire_logic_cluster/lc_3/out
T_12_1_sp4_v_t_43
T_12_2_lc_trk_g3_3
T_12_2_wire_logic_cluster/lc_0/cen

T_12_5_wire_logic_cluster/lc_3/out
T_12_1_sp4_v_t_43
T_12_2_lc_trk_g3_3
T_12_2_wire_logic_cluster/lc_0/cen

T_12_5_wire_logic_cluster/lc_3/out
T_12_1_sp4_v_t_43
T_12_2_lc_trk_g3_3
T_12_2_wire_logic_cluster/lc_0/cen

T_12_5_wire_logic_cluster/lc_3/out
T_12_1_sp4_v_t_43
T_12_2_lc_trk_g3_3
T_12_2_wire_logic_cluster/lc_0/cen

T_12_5_wire_logic_cluster/lc_3/out
T_12_1_sp4_v_t_43
T_11_2_lc_trk_g3_3
T_11_2_wire_logic_cluster/lc_7/cen

T_12_5_wire_logic_cluster/lc_3/out
T_12_1_sp4_v_t_43
T_11_2_lc_trk_g3_3
T_11_2_wire_logic_cluster/lc_7/cen

T_12_5_wire_logic_cluster/lc_3/out
T_12_1_sp4_v_t_43
T_11_2_lc_trk_g3_3
T_11_2_wire_logic_cluster/lc_7/cen

T_12_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_38
T_12_0_span4_vert_43
T_12_3_lc_trk_g1_3
T_12_3_wire_logic_cluster/lc_1/cen

T_12_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_38
T_12_0_span4_vert_43
T_12_3_lc_trk_g1_3
T_12_3_wire_logic_cluster/lc_1/cen

T_12_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_38
T_12_0_span4_vert_43
T_12_3_lc_trk_g1_3
T_12_3_wire_logic_cluster/lc_1/cen

T_12_5_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g1_3
T_12_4_wire_logic_cluster/lc_2/cen

T_12_5_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g1_3
T_12_4_wire_logic_cluster/lc_2/cen

T_12_5_wire_logic_cluster/lc_3/out
T_12_4_sp4_v_t_38
T_12_8_sp4_v_t_46
T_12_12_sp4_v_t_39
T_11_14_lc_trk_g0_2
T_11_14_wire_logic_cluster/lc_3/cen

T_12_5_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g1_3
T_11_6_wire_logic_cluster/lc_1/cen

T_12_5_wire_logic_cluster/lc_3/out
T_11_6_lc_trk_g1_3
T_11_6_wire_logic_cluster/lc_1/cen

End 

Net : dutycycle_RNII6848_0_1
T_7_5_wire_logic_cluster/lc_4/out
T_8_6_lc_trk_g3_4
T_8_6_wire_logic_cluster/lc_4/in_3

T_7_5_wire_logic_cluster/lc_4/out
T_6_5_sp4_h_l_0
T_9_5_sp4_v_t_40
T_9_9_lc_trk_g1_5
T_9_9_wire_logic_cluster/lc_1/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_7_4_lc_trk_g0_4
T_7_4_input_2_6
T_7_4_wire_logic_cluster/lc_6/in_2

T_7_5_wire_logic_cluster/lc_4/out
T_7_4_lc_trk_g0_4
T_7_4_wire_logic_cluster/lc_3/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_41
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_4/in_3

T_7_5_wire_logic_cluster/lc_4/out
T_7_4_lc_trk_g0_4
T_7_4_wire_logic_cluster/lc_5/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g1_4
T_7_6_wire_logic_cluster/lc_3/in_0

T_7_5_wire_logic_cluster/lc_4/out
T_7_4_sp4_v_t_40
T_7_7_lc_trk_g1_0
T_7_7_wire_logic_cluster/lc_0/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g1_4
T_6_6_wire_logic_cluster/lc_2/in_3

T_7_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_41
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_7/in_0

T_7_5_wire_logic_cluster/lc_4/out
T_6_5_sp4_h_l_0
T_9_5_sp4_v_t_40
T_8_7_lc_trk_g1_5
T_8_7_wire_logic_cluster/lc_5/in_3

T_7_5_wire_logic_cluster/lc_4/out
T_6_5_sp4_h_l_0
T_9_5_sp4_v_t_40
T_8_7_lc_trk_g1_5
T_8_7_wire_logic_cluster/lc_7/in_1

T_7_5_wire_logic_cluster/lc_4/out
T_6_5_sp4_h_l_0
T_9_5_sp4_v_t_40
T_9_7_lc_trk_g2_5
T_9_7_wire_logic_cluster/lc_2/in_3

T_7_5_wire_logic_cluster/lc_4/out
T_6_5_sp4_h_l_0
T_9_5_sp4_v_t_40
T_9_7_lc_trk_g3_5
T_9_7_input_2_0
T_9_7_wire_logic_cluster/lc_0/in_2

T_7_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_41
T_8_8_lc_trk_g0_4
T_8_8_wire_logic_cluster/lc_3/in_3

T_7_5_wire_logic_cluster/lc_4/out
T_8_4_sp4_v_t_41
T_8_8_lc_trk_g1_4
T_8_8_wire_logic_cluster/lc_2/in_3

End 

Net : dutycycle_RNII6848_0_1_cascade_
T_7_5_wire_logic_cluster/lc_4/ltout
T_7_5_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.dutycycle_eena_0
T_7_5_wire_logic_cluster/lc_5/out
T_7_5_lc_trk_g2_5
T_7_5_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.un1_func_state25_6_0_0_0_2_cascade_
T_12_5_wire_logic_cluster/lc_2/ltout
T_12_5_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.g2_1
T_9_7_wire_logic_cluster/lc_7/out
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.count_offZ0Z_1
T_12_4_wire_logic_cluster/lc_7/out
T_12_3_lc_trk_g0_7
T_12_3_wire_logic_cluster/lc_6/in_3

T_12_4_wire_logic_cluster/lc_7/out
T_12_1_sp4_v_t_38
T_11_3_lc_trk_g0_3
T_11_3_wire_logic_cluster/lc_0/in_1

T_12_4_wire_logic_cluster/lc_7/out
T_12_4_lc_trk_g2_7
T_12_4_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.un34_clk_100khz_9
T_12_3_wire_logic_cluster/lc_6/out
T_12_2_sp4_v_t_44
T_11_6_lc_trk_g2_1
T_11_6_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.count_off_RNI8AQHZ0Z_10
T_11_6_wire_logic_cluster/lc_6/out
T_11_7_lc_trk_g0_6
T_11_7_wire_logic_cluster/lc_1/in_3

T_11_6_wire_logic_cluster/lc_6/out
T_11_3_sp4_v_t_36
T_11_7_sp4_v_t_41
T_11_11_sp4_v_t_41
T_11_15_lc_trk_g0_4
T_11_15_input_2_4
T_11_15_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.func_stateZ0Z_0_cascade_
T_9_3_wire_logic_cluster/lc_5/ltout
T_9_3_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.un1_func_state25_6_0_o_N_5_cascade_
T_12_5_wire_logic_cluster/lc_1/ltout
T_12_5_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un1_count_off_0_sqmuxa_4_i_0_a2_1_cascade_
T_11_7_wire_logic_cluster/lc_1/ltout
T_11_7_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.count_off_RNI_0Z0Z_10_cascade_
T_11_6_wire_logic_cluster/lc_5/ltout
T_11_6_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycle
T_7_5_wire_logic_cluster/lc_0/out
T_7_5_sp4_h_l_5
T_10_5_sp4_v_t_47
T_9_9_lc_trk_g2_2
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

T_7_5_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g2_0
T_8_6_wire_logic_cluster/lc_4/in_0

T_7_5_wire_logic_cluster/lc_0/out
T_7_1_sp12_v_t_23
T_7_11_lc_trk_g2_4
T_7_11_input_2_0
T_7_11_wire_logic_cluster/lc_0/in_2

T_7_5_wire_logic_cluster/lc_0/out
T_7_1_sp12_v_t_23
T_7_11_lc_trk_g2_4
T_7_11_wire_logic_cluster/lc_1/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_7_5_sp4_h_l_5
T_8_5_lc_trk_g2_5
T_8_5_wire_logic_cluster/lc_3/in_0

T_7_5_wire_logic_cluster/lc_0/out
T_7_6_lc_trk_g1_0
T_7_6_input_2_3
T_7_6_wire_logic_cluster/lc_3/in_2

T_7_5_wire_logic_cluster/lc_0/out
T_7_1_sp12_v_t_23
T_7_8_lc_trk_g3_3
T_7_8_wire_logic_cluster/lc_4/in_0

T_7_5_wire_logic_cluster/lc_0/out
T_7_1_sp12_v_t_23
T_7_8_lc_trk_g3_3
T_7_8_wire_logic_cluster/lc_7/in_3

T_7_5_wire_logic_cluster/lc_0/out
T_7_1_sp12_v_t_23
T_7_5_sp4_v_t_41
T_6_7_lc_trk_g1_4
T_6_7_wire_logic_cluster/lc_0/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_9_5_sp4_v_t_36
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_6/in_0

T_7_5_wire_logic_cluster/lc_0/out
T_7_5_sp4_h_l_5
T_10_5_sp4_v_t_47
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_0/in_0

T_7_5_wire_logic_cluster/lc_0/out
T_6_5_sp4_h_l_8
T_9_5_sp4_v_t_36
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_3/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_8_3_sp4_v_t_44
T_8_7_sp4_v_t_40
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_2/in_1

T_7_5_wire_logic_cluster/lc_0/out
T_8_3_sp4_v_t_44
T_9_3_sp4_h_l_2
T_12_3_sp4_v_t_42
T_12_7_lc_trk_g0_7
T_12_7_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.g0_0_0
T_9_2_wire_logic_cluster/lc_0/out
T_9_2_lc_trk_g1_0
T_9_2_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.dutycycle_eena
T_8_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g2_3
T_7_5_wire_logic_cluster/lc_0/in_3

T_8_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g2_3
T_7_5_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.N_413_N_cascade_
T_8_5_wire_logic_cluster/lc_2/ltout
T_8_5_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycle_1_0_0
T_7_5_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g3_1
T_7_5_input_2_0
T_7_5_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.dutycycle_cascade_
T_7_5_wire_logic_cluster/lc_0/ltout
T_7_5_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.g0_0_2_cascade_
T_9_2_wire_logic_cluster/lc_6/ltout
T_9_2_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.g0_0_5
T_9_2_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g0_7
T_9_3_wire_logic_cluster/lc_5/in_0

T_9_2_wire_logic_cluster/lc_7/out
T_10_0_span4_vert_26
T_11_3_sp4_h_l_2
T_7_3_sp4_h_l_10
T_9_3_lc_trk_g3_7
T_9_3_input_2_2
T_9_3_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_0_c_RNI3AUZ0
T_9_9_wire_logic_cluster/lc_1/out
T_9_5_sp4_v_t_39
T_6_5_sp4_h_l_2
T_7_5_lc_trk_g2_2
T_7_5_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.dutycycle_RNI_6Z0Z_0
T_8_6_wire_logic_cluster/lc_4/out
T_9_2_sp4_v_t_44
T_9_4_lc_trk_g3_1
T_9_4_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.N_74
T_9_3_wire_logic_cluster/lc_1/out
T_9_2_lc_trk_g1_1
T_9_2_input_2_0
T_9_2_wire_logic_cluster/lc_0/in_2

T_9_3_wire_logic_cluster/lc_1/out
T_9_1_sp4_v_t_47
T_9_5_sp4_v_t_47
T_6_9_sp4_h_l_10
T_7_9_lc_trk_g3_2
T_7_9_wire_logic_cluster/lc_6/in_3

T_9_3_wire_logic_cluster/lc_1/out
T_9_1_sp4_v_t_47
T_10_5_sp4_h_l_10
T_11_5_lc_trk_g2_2
T_11_5_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.dutycycle_1_0_1_cascade_
T_7_5_wire_logic_cluster/lc_3/ltout
T_7_5_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.count_off_1_14
T_11_4_wire_logic_cluster/lc_5/out
T_11_0_span4_vert_47
T_11_2_lc_trk_g2_2
T_11_2_wire_logic_cluster/lc_7/in_3

T_11_4_wire_logic_cluster/lc_5/out
T_9_4_sp4_h_l_7
T_12_0_span4_vert_36
T_12_2_lc_trk_g2_1
T_12_2_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.func_state_1_m2s2_i_0_0
T_9_4_wire_logic_cluster/lc_7/out
T_9_3_lc_trk_g1_7
T_9_3_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.dutycycle_RNI_0Z0Z_13
T_9_13_wire_logic_cluster/lc_4/out
T_9_12_sp4_v_t_40
T_6_12_sp4_h_l_5
T_7_12_lc_trk_g3_5
T_7_12_input_2_2
T_7_12_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.N_123
T_11_7_wire_logic_cluster/lc_2/out
T_12_3_sp4_v_t_40
T_12_4_lc_trk_g3_0
T_12_4_wire_logic_cluster/lc_4/in_3

T_11_7_wire_logic_cluster/lc_2/out
T_11_0_span12_vert_16
T_11_3_lc_trk_g3_4
T_11_3_wire_logic_cluster/lc_1/in_0

T_11_7_wire_logic_cluster/lc_2/out
T_11_6_lc_trk_g1_2
T_11_6_input_2_3
T_11_6_wire_logic_cluster/lc_3/in_2

T_11_7_wire_logic_cluster/lc_2/out
T_11_6_lc_trk_g1_2
T_11_6_wire_logic_cluster/lc_2/in_1

T_11_7_wire_logic_cluster/lc_2/out
T_11_0_span12_vert_16
T_11_3_lc_trk_g2_4
T_11_3_wire_logic_cluster/lc_4/in_0

T_11_7_wire_logic_cluster/lc_2/out
T_11_0_span12_vert_16
T_11_3_lc_trk_g3_4
T_11_3_wire_logic_cluster/lc_5/in_0

T_11_7_wire_logic_cluster/lc_2/out
T_11_0_span12_vert_16
T_11_3_lc_trk_g2_4
T_11_3_wire_logic_cluster/lc_6/in_0

T_11_7_wire_logic_cluster/lc_2/out
T_11_0_span12_vert_16
T_11_3_lc_trk_g3_4
T_11_3_wire_logic_cluster/lc_7/in_0

T_11_7_wire_logic_cluster/lc_2/out
T_11_0_span12_vert_16
T_11_4_lc_trk_g3_3
T_11_4_wire_logic_cluster/lc_0/in_0

T_11_7_wire_logic_cluster/lc_2/out
T_12_3_sp4_v_t_40
T_11_4_lc_trk_g3_0
T_11_4_wire_logic_cluster/lc_1/in_0

T_11_7_wire_logic_cluster/lc_2/out
T_11_0_span12_vert_16
T_11_4_lc_trk_g3_3
T_11_4_wire_logic_cluster/lc_2/in_0

T_11_7_wire_logic_cluster/lc_2/out
T_12_3_sp4_v_t_40
T_11_4_lc_trk_g3_0
T_11_4_wire_logic_cluster/lc_3/in_0

T_11_7_wire_logic_cluster/lc_2/out
T_11_0_span12_vert_16
T_11_4_lc_trk_g3_3
T_11_4_wire_logic_cluster/lc_4/in_0

T_11_7_wire_logic_cluster/lc_2/out
T_12_3_sp4_v_t_40
T_11_4_lc_trk_g3_0
T_11_4_wire_logic_cluster/lc_5/in_0

T_11_7_wire_logic_cluster/lc_2/out
T_12_3_sp4_v_t_40
T_11_4_lc_trk_g3_0
T_11_4_wire_logic_cluster/lc_6/in_1

T_11_7_wire_logic_cluster/lc_2/out
T_12_3_sp4_v_t_40
T_12_4_lc_trk_g3_0
T_12_4_wire_logic_cluster/lc_3/in_0

T_11_7_wire_logic_cluster/lc_2/out
T_12_3_sp4_v_t_40
T_12_4_lc_trk_g3_0
T_12_4_wire_logic_cluster/lc_0/in_3

T_11_7_wire_logic_cluster/lc_2/out
T_11_6_lc_trk_g1_2
T_11_6_wire_logic_cluster/lc_1/in_0

T_11_7_wire_logic_cluster/lc_2/out
T_11_6_lc_trk_g1_2
T_11_6_wire_logic_cluster/lc_0/in_3

T_11_7_wire_logic_cluster/lc_2/out
T_12_3_sp4_v_t_40
T_12_4_lc_trk_g3_0
T_12_4_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.un1_count_off_1_sqmuxa_8_m2_cascade_
T_8_5_wire_logic_cluster/lc_1/ltout
T_8_5_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.func_state_RNI_6Z0Z_1
T_12_7_wire_logic_cluster/lc_1/out
T_12_5_sp4_v_t_47
T_9_5_sp4_h_l_10
T_8_5_lc_trk_g0_2
T_8_5_wire_logic_cluster/lc_1/in_3

T_12_7_wire_logic_cluster/lc_1/out
T_8_7_sp12_h_l_1
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_5/in_3

T_12_7_wire_logic_cluster/lc_1/out
T_8_7_sp12_h_l_1
T_8_7_lc_trk_g0_2
T_8_7_input_2_4
T_8_7_wire_logic_cluster/lc_4/in_2

T_12_7_wire_logic_cluster/lc_1/out
T_8_7_sp12_h_l_1
T_8_7_lc_trk_g0_2
T_8_7_input_2_0
T_8_7_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_0_cZ0
T_9_9_wire_logic_cluster/lc_0/cout
T_9_9_wire_logic_cluster/lc_1/in_3

Net : POWERLED.N_2291_i
T_9_3_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_40
T_11_5_sp4_h_l_5
T_12_5_lc_trk_g2_5
T_12_5_wire_logic_cluster/lc_0/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_9_4_lc_trk_g1_6
T_9_4_wire_logic_cluster/lc_2/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g1_6
T_9_2_input_2_1
T_9_2_wire_logic_cluster/lc_1/in_2

T_9_3_wire_logic_cluster/lc_6/out
T_9_4_lc_trk_g1_6
T_9_4_wire_logic_cluster/lc_6/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_40
T_10_5_sp4_v_t_45
T_11_9_sp4_h_l_8
T_12_9_lc_trk_g3_0
T_12_9_input_2_3
T_12_9_wire_logic_cluster/lc_3/in_2

T_9_3_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_40
T_10_5_sp4_v_t_45
T_11_9_sp4_h_l_8
T_12_9_lc_trk_g3_0
T_12_9_input_2_5
T_12_9_wire_logic_cluster/lc_5/in_2

T_9_3_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_40
T_9_5_lc_trk_g1_5
T_9_5_wire_logic_cluster/lc_5/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_10_2_sp4_v_t_45
T_10_6_sp4_v_t_46
T_11_10_sp4_h_l_11
T_11_10_lc_trk_g0_6
T_11_10_wire_logic_cluster/lc_1/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_8_3_sp4_h_l_4
T_11_3_sp4_v_t_41
T_11_7_lc_trk_g1_4
T_11_7_wire_logic_cluster/lc_0/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_40
T_9_5_lc_trk_g1_5
T_9_5_wire_logic_cluster/lc_7/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_8_3_sp4_h_l_4
T_11_3_sp4_v_t_41
T_11_7_lc_trk_g1_4
T_11_7_wire_logic_cluster/lc_3/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_10_1_sp4_v_t_40
T_9_5_lc_trk_g1_5
T_9_5_wire_logic_cluster/lc_4/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_8_3_sp4_h_l_4
T_11_3_sp4_v_t_41
T_11_5_lc_trk_g2_4
T_11_5_wire_logic_cluster/lc_5/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_8_4_lc_trk_g1_6
T_8_4_wire_logic_cluster/lc_0/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_lc_trk_g3_6
T_9_3_wire_logic_cluster/lc_0/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_9_2_lc_trk_g0_6
T_9_2_wire_logic_cluster/lc_4/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_9_0_span12_vert_16
T_9_5_lc_trk_g3_0
T_9_5_input_2_1
T_9_5_wire_logic_cluster/lc_1/in_2

T_9_3_wire_logic_cluster/lc_6/out
T_10_2_sp4_v_t_45
T_7_6_sp4_h_l_8
T_8_6_lc_trk_g3_0
T_8_6_wire_logic_cluster/lc_5/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_10_2_sp4_v_t_45
T_7_6_sp4_h_l_8
T_8_6_lc_trk_g3_0
T_8_6_input_2_1
T_8_6_wire_logic_cluster/lc_1/in_2

T_9_3_wire_logic_cluster/lc_6/out
T_10_2_sp4_v_t_45
T_7_6_sp4_h_l_8
T_7_6_lc_trk_g1_5
T_7_6_wire_logic_cluster/lc_6/in_0

T_9_3_wire_logic_cluster/lc_6/out
T_10_2_sp4_v_t_45
T_7_6_sp4_h_l_8
T_7_6_lc_trk_g1_5
T_7_6_wire_logic_cluster/lc_1/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_8_3_sp4_h_l_4
T_11_3_sp4_v_t_41
T_11_7_lc_trk_g1_4
T_11_7_input_2_7
T_11_7_wire_logic_cluster/lc_7/in_2

T_9_3_wire_logic_cluster/lc_6/out
T_8_3_sp4_h_l_4
T_11_3_sp4_v_t_41
T_11_7_lc_trk_g1_4
T_11_7_input_2_5
T_11_7_wire_logic_cluster/lc_5/in_2

T_9_3_wire_logic_cluster/lc_6/out
T_8_3_sp4_h_l_4
T_11_3_sp4_v_t_41
T_11_7_lc_trk_g1_4
T_11_7_wire_logic_cluster/lc_6/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_8_3_sp4_h_l_4
T_11_3_sp4_v_t_41
T_11_7_sp4_v_t_37
T_11_8_lc_trk_g3_5
T_11_8_wire_logic_cluster/lc_1/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_12_3_sp4_v_t_43
T_12_7_sp4_v_t_43
T_12_8_lc_trk_g3_3
T_12_8_wire_logic_cluster/lc_1/in_3

T_9_3_wire_logic_cluster/lc_6/out
T_9_3_sp4_h_l_1
T_12_3_sp4_v_t_43
T_12_7_sp4_v_t_43
T_12_9_lc_trk_g2_6
T_12_9_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.un1_func_state25_6_0_0_a6_1_0_cascade_
T_12_5_wire_logic_cluster/lc_0/ltout
T_12_5_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.count_offZ0Z_0
T_12_4_wire_logic_cluster/lc_5/out
T_11_3_lc_trk_g3_5
T_11_3_input_2_0
T_11_3_wire_logic_cluster/lc_0/in_2

T_12_4_wire_logic_cluster/lc_5/out
T_12_4_lc_trk_g1_5
T_12_4_wire_logic_cluster/lc_2/in_0

T_12_4_wire_logic_cluster/lc_5/out
T_12_4_lc_trk_g1_5
T_12_4_wire_logic_cluster/lc_3/in_3

T_12_4_wire_logic_cluster/lc_5/out
T_12_4_lc_trk_g1_5
T_12_4_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.count_clk_RNINSEUC_0Z0Z_10
T_9_15_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_4/in_3

T_9_15_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g1_2
T_9_14_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.un3_count_off_1_cry_1
T_11_3_wire_logic_cluster/lc_0/cout
T_11_3_wire_logic_cluster/lc_1/in_3

Net : POWERLED.count_clkZ0Z_1
T_11_16_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_44
T_8_15_sp4_h_l_9
T_9_15_lc_trk_g2_1
T_9_15_wire_logic_cluster/lc_2/in_3

T_11_16_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_44
T_8_15_sp4_h_l_9
T_8_15_lc_trk_g1_4
T_8_15_wire_logic_cluster/lc_0/in_1

T_11_16_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_5/in_1

T_11_16_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_44
T_8_15_sp4_h_l_9
T_9_15_lc_trk_g2_1
T_9_15_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.count_offZ0Z_2
T_12_3_wire_logic_cluster/lc_1/out
T_11_3_lc_trk_g2_1
T_11_3_input_2_1
T_11_3_wire_logic_cluster/lc_1/in_2

T_12_3_wire_logic_cluster/lc_1/out
T_12_3_lc_trk_g2_1
T_12_3_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.count_off_1_13
T_11_4_wire_logic_cluster/lc_4/out
T_12_4_lc_trk_g0_4
T_12_4_wire_logic_cluster/lc_1/in_3

T_11_4_wire_logic_cluster/lc_4/out
T_12_0_span4_vert_44
T_12_2_lc_trk_g3_1
T_12_2_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.count_off_1_12
T_11_4_wire_logic_cluster/lc_3/out
T_11_0_span4_vert_43
T_11_2_lc_trk_g2_6
T_11_2_wire_logic_cluster/lc_5/in_3

T_11_4_wire_logic_cluster/lc_3/out
T_11_0_span4_vert_43
T_11_2_lc_trk_g2_6
T_11_2_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.count_off_1_11
T_11_4_wire_logic_cluster/lc_2/out
T_12_3_lc_trk_g2_2
T_12_3_wire_logic_cluster/lc_7/in_3

T_11_4_wire_logic_cluster/lc_2/out
T_12_1_sp4_v_t_45
T_12_2_lc_trk_g2_5
T_12_2_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.un3_count_off_1_cry_2_c_RNIO91FZ0
T_11_3_wire_logic_cluster/lc_2/out
T_11_2_sp4_v_t_36
T_11_6_lc_trk_g1_1
T_11_6_wire_logic_cluster/lc_3/in_3

T_11_3_wire_logic_cluster/lc_2/out
T_11_2_sp4_v_t_36
T_11_6_lc_trk_g1_1
T_11_6_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.un3_count_off_1_cry_2
T_11_3_wire_logic_cluster/lc_1/cout
T_11_3_wire_logic_cluster/lc_2/in_3

Net : POWERLED.count_offZ0Z_5
T_12_3_wire_logic_cluster/lc_3/out
T_11_3_lc_trk_g3_3
T_11_3_input_2_4
T_11_3_wire_logic_cluster/lc_4/in_2

T_12_3_wire_logic_cluster/lc_3/out
T_12_3_lc_trk_g3_3
T_12_3_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.count_off_1_2
T_11_3_wire_logic_cluster/lc_1/out
T_12_3_lc_trk_g1_1
T_12_3_wire_logic_cluster/lc_1/in_3

T_11_3_wire_logic_cluster/lc_1/out
T_12_3_lc_trk_g1_1
T_12_3_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.count_off_1_8
T_11_3_wire_logic_cluster/lc_7/out
T_11_2_sp4_v_t_46
T_11_6_sp4_v_t_42
T_11_10_sp4_v_t_42
T_8_14_sp4_h_l_7
T_7_14_lc_trk_g0_7
T_7_14_wire_logic_cluster/lc_4/in_3

T_11_3_wire_logic_cluster/lc_7/out
T_12_2_lc_trk_g2_7
T_12_2_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_11_4_0_
T_11_4_wire_logic_cluster/carry_in_mux/cout
T_11_4_wire_logic_cluster/lc_0/in_3

Net : POWERLED.count_off_1_7
T_11_3_wire_logic_cluster/lc_6/out
T_11_2_sp4_v_t_44
T_11_6_sp4_v_t_40
T_11_10_sp4_v_t_40
T_8_14_sp4_h_l_10
T_7_14_lc_trk_g0_2
T_7_14_wire_logic_cluster/lc_3/in_3

T_11_3_wire_logic_cluster/lc_6/out
T_12_2_lc_trk_g2_6
T_12_2_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.count_offZ0Z_3
T_11_6_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_43
T_11_3_lc_trk_g2_3
T_11_3_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.un3_count_off_1_cry_5
T_11_3_wire_logic_cluster/lc_4/cout
T_11_3_wire_logic_cluster/lc_5/in_3

Net : POWERLED.count_offZ0Z_9
T_11_2_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_46
T_11_4_lc_trk_g2_3
T_11_4_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.count_off_1_9
T_11_4_wire_logic_cluster/lc_0/out
T_11_1_sp4_v_t_40
T_11_2_lc_trk_g2_0
T_11_2_wire_logic_cluster/lc_1/in_3

T_11_4_wire_logic_cluster/lc_0/out
T_11_1_sp4_v_t_40
T_11_2_lc_trk_g2_0
T_11_2_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.count_offZ0Z_8
T_7_14_wire_logic_cluster/lc_4/out
T_0_14_span12_horz_3
T_11_2_sp12_v_t_23
T_11_3_lc_trk_g2_7
T_11_3_input_2_7
T_11_3_wire_logic_cluster/lc_7/in_2

T_7_14_wire_logic_cluster/lc_4/out
T_7_6_sp12_v_t_23
T_8_6_sp12_h_l_0
T_11_6_lc_trk_g1_0
T_11_6_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.count_off_1_6
T_11_3_wire_logic_cluster/lc_5/out
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_5/in_3

T_11_3_wire_logic_cluster/lc_5/out
T_12_3_lc_trk_g1_5
T_12_3_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.un3_count_off_1_cry_4
T_11_3_wire_logic_cluster/lc_3/cout
T_11_3_wire_logic_cluster/lc_4/in_3

Net : POWERLED.count_offZ0Z_7
T_7_14_wire_logic_cluster/lc_3/out
T_7_10_sp4_v_t_43
T_7_6_sp4_v_t_39
T_8_6_sp4_h_l_7
T_11_2_sp4_v_t_42
T_11_3_lc_trk_g2_2
T_11_3_input_2_6
T_11_3_wire_logic_cluster/lc_6/in_2

T_7_14_wire_logic_cluster/lc_3/out
T_7_10_sp4_v_t_43
T_7_6_sp4_v_t_39
T_8_6_sp4_h_l_7
T_12_6_sp4_h_l_7
T_11_6_lc_trk_g0_7
T_11_6_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.un3_count_off_1_cry_6
T_11_3_wire_logic_cluster/lc_5/cout
T_11_3_wire_logic_cluster/lc_6/in_3

Net : POWERLED.un3_count_off_1_cry_7
T_11_3_wire_logic_cluster/lc_6/cout
T_11_3_wire_logic_cluster/lc_7/in_3

Net : POWERLED.N_625_cascade_
T_9_14_wire_logic_cluster/lc_6/ltout
T_9_14_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.count_offZ0Z_6
T_12_3_wire_logic_cluster/lc_5/out
T_11_3_lc_trk_g2_5
T_11_3_input_2_5
T_11_3_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.count_off_1_5
T_11_3_wire_logic_cluster/lc_4/out
T_12_3_lc_trk_g0_4
T_12_3_wire_logic_cluster/lc_3/in_3

T_11_3_wire_logic_cluster/lc_4/out
T_12_3_lc_trk_g0_4
T_12_3_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.un3_count_off_1_cry_3
T_11_3_wire_logic_cluster/lc_2/cout
T_11_3_wire_logic_cluster/lc_3/in_3

Net : POWERLED.un3_count_off_1_cry_13
T_11_4_wire_logic_cluster/lc_4/cout
T_11_4_wire_logic_cluster/lc_5/in_3

Net : POWERLED.count_offZ0Z_4
T_11_6_wire_logic_cluster/lc_2/out
T_12_2_sp4_v_t_40
T_11_3_lc_trk_g3_0
T_11_3_input_2_3
T_11_3_wire_logic_cluster/lc_3/in_2

T_11_6_wire_logic_cluster/lc_2/out
T_11_6_lc_trk_g0_2
T_11_6_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.un3_count_off_1_cry_12
T_11_4_wire_logic_cluster/lc_3/cout
T_11_4_wire_logic_cluster/lc_4/in_3

Net : POWERLED.un3_count_off_1_cry_11
T_11_4_wire_logic_cluster/lc_2/cout
T_11_4_wire_logic_cluster/lc_3/in_3

Net : POWERLED.un3_count_off_1_cry_10
T_11_4_wire_logic_cluster/lc_1/cout
T_11_4_wire_logic_cluster/lc_2/in_3

Net : POWERLED.un3_count_off_1_cry_9
T_11_4_wire_logic_cluster/lc_0/cout
T_11_4_wire_logic_cluster/lc_1/in_3

Net : POWERLED.count_off_1_10
T_11_4_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_38
T_11_2_lc_trk_g1_3
T_11_2_wire_logic_cluster/lc_3/in_3

T_11_4_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_38
T_11_2_lc_trk_g1_3
T_11_2_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.count_offZ0Z_10
T_11_2_wire_logic_cluster/lc_3/out
T_12_1_sp4_v_t_39
T_11_4_lc_trk_g2_7
T_11_4_input_2_1
T_11_4_wire_logic_cluster/lc_1/in_2

T_11_2_wire_logic_cluster/lc_3/out
T_11_2_lc_trk_g0_3
T_11_2_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.count_offZ0Z_11
T_12_3_wire_logic_cluster/lc_7/out
T_11_4_lc_trk_g1_7
T_11_4_input_2_2
T_11_4_wire_logic_cluster/lc_2/in_2

T_12_3_wire_logic_cluster/lc_7/out
T_11_2_lc_trk_g2_7
T_11_2_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.count_offZ0Z_12
T_11_2_wire_logic_cluster/lc_5/out
T_11_1_sp4_v_t_42
T_11_4_lc_trk_g1_2
T_11_4_input_2_3
T_11_4_wire_logic_cluster/lc_3/in_2

T_11_2_wire_logic_cluster/lc_5/out
T_11_2_lc_trk_g1_5
T_11_2_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.count_offZ0Z_13
T_12_4_wire_logic_cluster/lc_1/out
T_11_4_lc_trk_g3_1
T_11_4_input_2_4
T_11_4_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.un3_count_off_1_cry_3_c_RNIPB2FZ0
T_11_3_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_38
T_11_6_lc_trk_g0_3
T_11_6_wire_logic_cluster/lc_2/in_3

T_11_3_wire_logic_cluster/lc_3/out
T_11_2_sp4_v_t_38
T_11_6_lc_trk_g0_3
T_11_6_input_2_1
T_11_6_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.count_off_1_0_cascade_
T_12_4_wire_logic_cluster/lc_4/ltout
T_12_4_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.g2_3
T_9_7_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_1/in_3

T_9_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_47
T_7_8_sp4_h_l_10
T_8_8_lc_trk_g2_2
T_8_8_input_2_0
T_8_8_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.func_state_1_m0_1_1
T_12_5_wire_logic_cluster/lc_6/out
T_11_6_lc_trk_g0_6
T_11_6_wire_logic_cluster/lc_7/in_3

End 

Net : N_28
T_9_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g2_4
T_8_7_wire_logic_cluster/lc_3/in_3

End 

Net : N_6_0
T_12_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_3
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_4/in_3

T_12_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_3
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.G_11_i_o10_1_0
T_12_6_wire_logic_cluster/lc_1/out
T_12_7_lc_trk_g1_1
T_12_7_input_2_6
T_12_7_wire_logic_cluster/lc_6/in_2

End 

Net : count_clk_RNINSEUC_0_6
T_9_14_wire_logic_cluster/lc_4/out
T_10_12_sp4_v_t_36
T_11_12_sp4_h_l_1
T_12_12_lc_trk_g3_1
T_12_12_wire_logic_cluster/lc_7/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_6_sp12_v_t_23
T_9_4_sp4_v_t_47
T_8_6_lc_trk_g2_2
T_8_6_input_2_0
T_8_6_wire_logic_cluster/lc_0/in_2

T_9_14_wire_logic_cluster/lc_4/out
T_9_6_sp12_v_t_23
T_9_7_lc_trk_g3_7
T_9_7_wire_logic_cluster/lc_1/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_6_sp12_v_t_23
T_9_4_sp4_v_t_47
T_8_7_lc_trk_g3_7
T_8_7_wire_logic_cluster/lc_1/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_9_6_sp12_v_t_23
T_9_4_sp4_v_t_47
T_8_7_lc_trk_g3_7
T_8_7_wire_logic_cluster/lc_4/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_9_6_sp12_v_t_23
T_9_4_sp4_v_t_47
T_8_7_lc_trk_g3_7
T_8_7_wire_logic_cluster/lc_0/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_9_6_sp12_v_t_23
T_9_4_sp4_v_t_47
T_8_7_lc_trk_g3_7
T_8_7_wire_logic_cluster/lc_6/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_9_6_sp12_v_t_23
T_9_4_sp4_v_t_47
T_8_7_lc_trk_g3_7
T_8_7_wire_logic_cluster/lc_7/in_3

T_9_14_wire_logic_cluster/lc_4/out
T_8_14_sp4_h_l_0
T_7_10_sp4_v_t_40
T_7_6_sp4_v_t_40
T_7_7_lc_trk_g3_0
T_7_7_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.N_412_i
T_12_12_wire_logic_cluster/lc_7/out
T_12_7_sp12_v_t_22
T_12_8_lc_trk_g2_6
T_12_8_wire_logic_cluster/lc_3/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_12_9_sp4_v_t_38
T_11_10_lc_trk_g2_6
T_11_10_wire_logic_cluster/lc_5/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_11_11_lc_trk_g2_7
T_11_11_wire_logic_cluster/lc_6/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_12_9_sp4_v_t_38
T_12_5_sp4_v_t_38
T_12_7_lc_trk_g2_3
T_12_7_wire_logic_cluster/lc_0/in_3

T_12_12_wire_logic_cluster/lc_7/out
T_11_11_lc_trk_g2_7
T_11_11_input_2_5
T_11_11_wire_logic_cluster/lc_5/in_2

T_12_12_wire_logic_cluster/lc_7/out
T_12_9_sp4_v_t_38
T_12_5_sp4_v_t_38
T_11_8_lc_trk_g2_6
T_11_8_input_2_0
T_11_8_wire_logic_cluster/lc_0/in_2

T_12_12_wire_logic_cluster/lc_7/out
T_12_9_sp4_v_t_38
T_12_5_sp4_v_t_38
T_12_6_lc_trk_g2_6
T_12_6_wire_logic_cluster/lc_1/in_1

T_12_12_wire_logic_cluster/lc_7/out
T_12_12_sp4_h_l_3
T_11_8_sp4_v_t_38
T_8_8_sp4_h_l_3
T_7_8_lc_trk_g0_3
T_7_8_input_2_7
T_7_8_wire_logic_cluster/lc_7/in_2

T_12_12_wire_logic_cluster/lc_7/out
T_12_12_sp4_h_l_3
T_11_8_sp4_v_t_38
T_8_8_sp4_h_l_3
T_7_4_sp4_v_t_38
T_7_6_lc_trk_g2_3
T_7_6_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.func_state_RNI_4Z0Z_1
T_12_8_wire_logic_cluster/lc_3/out
T_12_7_lc_trk_g1_3
T_12_7_wire_logic_cluster/lc_1/in_3

T_12_8_wire_logic_cluster/lc_3/out
T_10_8_sp4_h_l_3
T_9_4_sp4_v_t_45
T_8_6_lc_trk_g0_3
T_8_6_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.N_426_i
T_11_5_wire_logic_cluster/lc_3/out
T_9_5_sp4_h_l_3
T_8_5_lc_trk_g1_3
T_8_5_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.un1_count_clk_1_sqmuxa_0_0_5
T_11_11_wire_logic_cluster/lc_2/out
T_11_9_sp12_v_t_23
T_11_15_lc_trk_g3_4
T_11_15_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.N_492
T_8_6_wire_logic_cluster/lc_7/out
T_8_1_sp12_v_t_22
T_8_13_sp12_v_t_22
T_8_14_lc_trk_g3_6
T_8_14_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.N_676_cascade_
T_8_6_wire_logic_cluster/lc_6/ltout
T_8_6_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.N_668
T_9_14_wire_logic_cluster/lc_7/out
T_10_11_sp4_v_t_39
T_11_11_sp4_h_l_7
T_11_11_lc_trk_g1_2
T_11_11_wire_logic_cluster/lc_4/in_3

T_9_14_wire_logic_cluster/lc_7/out
T_10_11_sp4_v_t_39
T_10_7_sp4_v_t_47
T_11_7_sp4_h_l_3
T_11_7_lc_trk_g1_6
T_11_7_input_2_1
T_11_7_wire_logic_cluster/lc_1/in_2

T_9_14_wire_logic_cluster/lc_7/out
T_10_11_sp4_v_t_39
T_11_11_sp4_h_l_7
T_13_11_span4_horz_7
T_12_7_sp4_v_t_37
T_12_3_sp4_v_t_45
T_11_5_lc_trk_g2_0
T_11_5_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.count_clkZ0Z_2
T_8_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g0_3
T_9_14_wire_logic_cluster/lc_6/in_3

T_8_14_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g1_3
T_8_15_wire_logic_cluster/lc_1/in_1

T_8_14_wire_logic_cluster/lc_3/out
T_9_14_lc_trk_g0_3
T_9_14_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.func_state_RNIUQMRH_0_1
T_11_15_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_5/in_3

T_11_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_5
T_8_15_lc_trk_g1_5
T_8_15_wire_logic_cluster/lc_2/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_5
T_8_15_lc_trk_g0_5
T_8_15_wire_logic_cluster/lc_3/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_5
T_8_15_lc_trk_g1_5
T_8_15_wire_logic_cluster/lc_4/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_5
T_8_15_lc_trk_g0_5
T_8_15_wire_logic_cluster/lc_5/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_5
T_8_15_lc_trk_g1_5
T_8_15_wire_logic_cluster/lc_6/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_5
T_8_15_lc_trk_g0_5
T_8_15_wire_logic_cluster/lc_7/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_5
T_8_15_sp4_v_t_40
T_8_16_lc_trk_g2_0
T_8_16_wire_logic_cluster/lc_0/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_5
T_8_15_sp4_v_t_40
T_8_16_lc_trk_g3_0
T_8_16_wire_logic_cluster/lc_1/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_0/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_5
T_8_15_sp4_v_t_40
T_8_16_lc_trk_g3_0
T_8_16_wire_logic_cluster/lc_3/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_5
T_8_15_sp4_v_t_40
T_8_16_lc_trk_g2_0
T_8_16_wire_logic_cluster/lc_4/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_5
T_8_15_sp4_v_t_40
T_8_16_lc_trk_g3_0
T_8_16_wire_logic_cluster/lc_5/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_5
T_8_15_sp4_v_t_40
T_8_16_lc_trk_g3_0
T_8_16_wire_logic_cluster/lc_6/in_1

T_11_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_5
T_8_15_lc_trk_g0_5
T_8_15_wire_logic_cluster/lc_1/in_0

T_11_15_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g2_4
T_12_14_wire_logic_cluster/lc_1/in_3

T_11_15_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_1/in_3

T_11_15_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_7/in_3

T_11_15_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g0_4
T_11_16_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.count_clk_en_cascade_
T_8_14_wire_logic_cluster/lc_2/ltout
T_8_14_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycleZ1Z_5_cascade_
T_8_8_wire_logic_cluster/lc_1/ltout
T_8_8_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.dutycycle_eena_1
T_8_5_wire_logic_cluster/lc_5/out
T_7_4_lc_trk_g3_5
T_7_4_wire_logic_cluster/lc_1/in_3

T_8_5_wire_logic_cluster/lc_5/out
T_7_4_lc_trk_g3_5
T_7_4_input_2_0
T_7_4_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.dutycycleZ0Z_0
T_7_4_wire_logic_cluster/lc_1/out
T_8_2_sp4_v_t_46
T_9_6_sp4_h_l_5
T_12_6_sp4_v_t_40
T_12_7_lc_trk_g2_0
T_12_7_wire_logic_cluster/lc_7/in_3

T_7_4_wire_logic_cluster/lc_1/out
T_7_3_lc_trk_g0_1
T_7_3_wire_logic_cluster/lc_0/in_1

T_7_4_wire_logic_cluster/lc_1/out
T_7_1_sp4_v_t_42
T_7_5_sp4_v_t_38
T_8_9_sp4_h_l_9
T_9_9_lc_trk_g3_1
T_9_9_input_2_2
T_9_9_wire_logic_cluster/lc_2/in_2

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g2_1
T_7_4_wire_logic_cluster/lc_4/in_3

T_7_4_wire_logic_cluster/lc_1/out
T_7_1_sp4_v_t_42
T_7_5_sp4_v_t_38
T_7_9_sp4_v_t_38
T_7_11_lc_trk_g2_3
T_7_11_input_2_3
T_7_11_wire_logic_cluster/lc_3/in_2

T_7_4_wire_logic_cluster/lc_1/out
T_7_1_sp12_v_t_22
T_7_11_lc_trk_g3_5
T_7_11_input_2_2
T_7_11_wire_logic_cluster/lc_2/in_2

T_7_4_wire_logic_cluster/lc_1/out
T_7_4_lc_trk_g2_1
T_7_4_input_2_5
T_7_4_wire_logic_cluster/lc_5/in_2

T_7_4_wire_logic_cluster/lc_1/out
T_7_1_sp4_v_t_42
T_7_5_sp4_v_t_38
T_7_6_lc_trk_g3_6
T_7_6_input_2_1
T_7_6_wire_logic_cluster/lc_1/in_2

T_7_4_wire_logic_cluster/lc_1/out
T_7_1_sp4_v_t_42
T_7_5_sp4_v_t_38
T_7_7_lc_trk_g3_3
T_7_7_wire_logic_cluster/lc_7/in_3

T_7_4_wire_logic_cluster/lc_1/out
T_8_2_sp4_v_t_46
T_9_6_sp4_h_l_5
T_12_2_sp4_v_t_46
T_11_5_lc_trk_g3_6
T_11_5_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.count_clk_RNIZ0Z_0_cascade_
T_11_16_wire_logic_cluster/lc_5/ltout
T_11_16_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycle_RNI_6Z0Z_0_cascade_
T_8_6_wire_logic_cluster/lc_4/ltout
T_8_6_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un1_count_clk_1_sqmuxa_0_0_2
T_11_11_wire_logic_cluster/lc_4/out
T_11_11_lc_trk_g1_4
T_11_11_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.dutycycleZ0Z_6
T_9_6_wire_logic_cluster/lc_3/out
T_8_6_lc_trk_g3_3
T_8_6_input_2_4
T_8_6_wire_logic_cluster/lc_4/in_2

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_11
T_12_6_sp4_v_t_46
T_12_10_sp4_v_t_46
T_11_12_lc_trk_g0_0
T_11_12_input_2_2
T_11_12_wire_logic_cluster/lc_2/in_2

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_11
T_13_6_span4_horz_2
T_12_6_sp4_v_t_39
T_11_9_lc_trk_g2_7
T_11_9_wire_logic_cluster/lc_7/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_11
T_12_6_sp4_v_t_46
T_12_10_sp4_v_t_46
T_12_11_lc_trk_g2_6
T_12_11_wire_logic_cluster/lc_6/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_38
T_8_8_lc_trk_g2_6
T_8_8_wire_logic_cluster/lc_7/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_38
T_9_9_sp4_v_t_46
T_8_11_lc_trk_g0_0
T_8_11_wire_logic_cluster/lc_7/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_11
T_8_2_sp4_v_t_41
T_7_4_lc_trk_g1_4
T_7_4_wire_logic_cluster/lc_2/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_11
T_12_6_sp4_v_t_46
T_12_10_lc_trk_g0_3
T_12_10_wire_logic_cluster/lc_4/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_11
T_8_6_sp4_v_t_40
T_7_10_lc_trk_g1_5
T_7_10_wire_logic_cluster/lc_5/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_38
T_9_9_sp4_v_t_46
T_8_11_lc_trk_g0_0
T_8_11_wire_logic_cluster/lc_4/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_11
T_8_6_sp4_v_t_40
T_7_8_lc_trk_g0_5
T_7_8_wire_logic_cluster/lc_2/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_sp12_v_t_22
T_9_12_lc_trk_g2_2
T_9_12_wire_logic_cluster/lc_1/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_11
T_8_6_sp4_v_t_40
T_5_10_sp4_h_l_10
T_7_10_lc_trk_g2_7
T_7_10_wire_logic_cluster/lc_1/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_38
T_9_9_sp4_v_t_46
T_8_11_lc_trk_g2_3
T_8_11_wire_logic_cluster/lc_3/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_38
T_9_9_sp4_v_t_46
T_8_12_lc_trk_g3_6
T_8_12_wire_logic_cluster/lc_4/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_38
T_9_9_sp4_v_t_43
T_8_12_lc_trk_g3_3
T_8_12_wire_logic_cluster/lc_0/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_38
T_8_8_lc_trk_g2_6
T_8_8_wire_logic_cluster/lc_5/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_38
T_9_9_sp4_v_t_43
T_8_12_lc_trk_g3_3
T_8_12_wire_logic_cluster/lc_5/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_11
T_13_6_span4_horz_2
T_12_6_sp4_v_t_39
T_11_8_lc_trk_g1_2
T_11_8_wire_logic_cluster/lc_4/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_38
T_9_9_lc_trk_g0_3
T_9_9_wire_logic_cluster/lc_6/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g1_3
T_9_6_wire_logic_cluster/lc_1/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_lc_trk_g1_3
T_9_6_wire_logic_cluster/lc_0/in_0

T_9_6_wire_logic_cluster/lc_3/out
T_7_6_sp4_h_l_3
T_7_6_lc_trk_g0_6
T_7_6_wire_logic_cluster/lc_3/in_3

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_11
T_8_6_sp4_v_t_40
T_8_8_lc_trk_g2_5
T_8_8_wire_logic_cluster/lc_6/in_1

T_9_6_wire_logic_cluster/lc_3/out
T_9_6_sp4_h_l_11
T_8_6_sp4_v_t_40
T_8_8_lc_trk_g2_5
T_8_8_input_2_3
T_8_8_wire_logic_cluster/lc_3/in_2

T_9_6_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_38
T_8_8_lc_trk_g2_6
T_8_8_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.g0_i_o4_2
T_8_7_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g0_3
T_8_8_input_2_1
T_8_8_wire_logic_cluster/lc_1/in_2

T_8_7_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g0_3
T_8_8_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.func_state_1_m2_ns_1_1
T_11_6_wire_logic_cluster/lc_7/out
T_11_5_lc_trk_g1_7
T_11_5_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.func_state_cascade_
T_11_5_wire_logic_cluster/lc_2/ltout
T_11_5_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycleZ1Z_5
T_8_8_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g2_1
T_9_9_input_2_5
T_9_9_wire_logic_cluster/lc_5/in_2

T_8_8_wire_logic_cluster/lc_1/out
T_8_5_sp4_v_t_42
T_8_6_lc_trk_g3_2
T_8_6_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_8_5_sp4_v_t_42
T_8_1_sp4_v_t_38
T_7_4_lc_trk_g2_6
T_7_4_wire_logic_cluster/lc_6/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_8_5_sp4_v_t_42
T_8_1_sp4_v_t_38
T_7_4_lc_trk_g2_6
T_7_4_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_8_5_sp4_v_t_42
T_8_1_sp4_v_t_38
T_7_4_lc_trk_g2_6
T_7_4_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_8_5_sp4_v_t_42
T_8_9_sp4_v_t_38
T_7_11_lc_trk_g1_3
T_7_11_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_8_5_sp4_v_t_42
T_8_9_sp4_v_t_38
T_7_11_lc_trk_g0_3
T_7_11_wire_logic_cluster/lc_6/in_1

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g0_1
T_8_8_wire_logic_cluster/lc_5/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_4_8_sp12_h_l_1
T_11_8_lc_trk_g0_1
T_11_8_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_8_5_sp4_v_t_42
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_8_5_sp4_v_t_42
T_7_6_lc_trk_g3_2
T_7_6_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_4_8_sp12_h_l_1
T_12_8_lc_trk_g0_2
T_12_8_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_4_8_sp12_h_l_1
T_12_8_lc_trk_g0_2
T_12_8_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_7
T_11_4_sp4_v_t_42
T_11_7_lc_trk_g0_2
T_11_7_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_8_5_sp4_v_t_42
T_8_9_sp4_v_t_38
T_9_9_sp4_h_l_8
T_13_9_span4_horz_4
T_12_9_lc_trk_g1_4
T_12_9_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_1/out
T_8_5_sp4_v_t_42
T_8_9_sp4_v_t_38
T_9_9_sp4_h_l_8
T_12_5_sp4_v_t_39
T_12_7_lc_trk_g3_2
T_12_7_wire_logic_cluster/lc_3/in_0

T_8_8_wire_logic_cluster/lc_1/out
T_8_5_sp4_v_t_42
T_8_9_sp4_v_t_38
T_9_9_sp4_h_l_8
T_13_9_span4_horz_4
T_12_9_lc_trk_g1_4
T_12_9_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.N_612
T_7_9_wire_logic_cluster/lc_1/out
T_7_0_span12_vert_18
T_7_3_lc_trk_g3_6
T_7_3_wire_logic_cluster/lc_0/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g2_1
T_8_8_wire_logic_cluster/lc_6/in_3

T_7_9_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g2_1
T_8_8_wire_logic_cluster/lc_3/in_0

T_7_9_wire_logic_cluster/lc_1/out
T_7_0_span12_vert_18
T_7_6_lc_trk_g3_1
T_7_6_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.func_state_1_m2_1_cascade_
T_11_5_wire_logic_cluster/lc_1/ltout
T_11_5_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.N_488
T_12_7_wire_logic_cluster/lc_7/out
T_12_7_lc_trk_g1_7
T_12_7_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.N_613
T_7_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_8
T_9_3_sp4_v_t_36
T_9_6_lc_trk_g1_4
T_9_6_wire_logic_cluster/lc_0/in_3

T_7_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_8
T_10_3_sp4_h_l_8
T_9_3_sp4_v_t_39
T_8_6_lc_trk_g2_7
T_8_6_wire_logic_cluster/lc_6/in_1

T_7_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_8
T_9_3_sp4_v_t_36
T_8_6_lc_trk_g2_4
T_8_6_wire_logic_cluster/lc_0/in_0

T_7_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_8
T_9_3_sp4_v_t_36
T_9_4_lc_trk_g2_4
T_9_4_wire_logic_cluster/lc_7/in_1

T_7_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_8
T_10_3_sp4_h_l_11
T_9_3_lc_trk_g1_3
T_9_3_wire_logic_cluster/lc_7/in_1

T_7_3_wire_logic_cluster/lc_0/out
T_6_3_sp4_h_l_8
T_9_3_sp4_v_t_36
T_8_6_lc_trk_g2_4
T_8_6_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.un2_count_clk_17_0_0_a2_0_3
T_7_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g1_7
T_7_9_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.dutycycle_RNI_10Z0Z_0_cascade_
T_8_6_wire_logic_cluster/lc_5/ltout
T_8_6_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycle_eena_13_1_cascade_
T_9_6_wire_logic_cluster/lc_1/ltout
T_9_6_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un1_clk_100khz_51_and_i_3_1_cascade_
T_9_6_wire_logic_cluster/lc_0/ltout
T_9_6_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.N_2341_i
T_12_11_wire_logic_cluster/lc_1/out
T_12_11_sp4_h_l_7
T_8_11_sp4_h_l_10
T_7_7_sp4_v_t_47
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_7/in_3

T_12_11_wire_logic_cluster/lc_1/out
T_12_11_sp4_h_l_7
T_12_11_lc_trk_g1_2
T_12_11_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.dutycycle_eena_13_cascade_
T_9_6_wire_logic_cluster/lc_2/ltout
T_9_6_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_14
T_9_10_wire_logic_cluster/lc_6/cout
T_9_10_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.dutycycleZ0Z_14
T_8_11_wire_logic_cluster/lc_0/out
T_9_11_sp4_h_l_0
T_13_11_span4_horz_3
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_1/in_3

T_8_11_wire_logic_cluster/lc_0/out
T_9_11_sp4_h_l_0
T_8_11_sp4_v_t_37
T_7_12_lc_trk_g2_5
T_7_12_wire_logic_cluster/lc_4/in_1

T_8_11_wire_logic_cluster/lc_0/out
T_9_11_sp4_h_l_0
T_8_11_sp4_v_t_37
T_7_13_lc_trk_g1_0
T_7_13_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g0_0
T_7_12_wire_logic_cluster/lc_7/in_1

T_8_11_wire_logic_cluster/lc_0/out
T_9_11_sp4_h_l_0
T_13_11_span4_horz_3
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_0/in_0

T_8_11_wire_logic_cluster/lc_0/out
T_8_12_lc_trk_g0_0
T_8_12_wire_logic_cluster/lc_3/in_1

T_8_11_wire_logic_cluster/lc_0/out
T_9_11_sp4_h_l_0
T_8_11_sp4_v_t_37
T_8_13_lc_trk_g3_0
T_8_13_wire_logic_cluster/lc_7/in_0

T_8_11_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_41
T_9_10_lc_trk_g3_4
T_9_10_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.un1_dutycycle_94_cry_14_c_RNIONTEZ0
T_9_10_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g0_7
T_8_11_wire_logic_cluster/lc_0/in_3

T_9_10_wire_logic_cluster/lc_7/out
T_8_11_lc_trk_g0_7
T_8_11_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.count_0_sqmuxa
T_4_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g2_1
T_4_14_wire_logic_cluster/lc_4/in_3

T_4_14_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g2_1
T_5_13_wire_logic_cluster/lc_1/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g2_1
T_5_13_wire_logic_cluster/lc_3/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_sp4_h_l_7
T_3_10_sp4_v_t_37
T_2_13_lc_trk_g2_5
T_2_13_wire_logic_cluster/lc_0/in_1

T_4_14_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g2_1
T_5_13_wire_logic_cluster/lc_5/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g3_1
T_5_13_wire_logic_cluster/lc_6/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_5_13_lc_trk_g2_1
T_5_13_wire_logic_cluster/lc_7/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_sp4_h_l_7
T_5_14_lc_trk_g3_7
T_5_14_wire_logic_cluster/lc_0/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g0_1
T_5_14_wire_logic_cluster/lc_1/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_sp4_h_l_7
T_5_14_lc_trk_g3_7
T_5_14_wire_logic_cluster/lc_2/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g0_1
T_5_14_wire_logic_cluster/lc_3/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_sp4_h_l_7
T_5_14_lc_trk_g3_7
T_5_14_wire_logic_cluster/lc_4/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_5_14_lc_trk_g0_1
T_5_14_wire_logic_cluster/lc_5/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_sp4_h_l_7
T_5_14_lc_trk_g3_7
T_5_14_wire_logic_cluster/lc_6/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_sp4_h_l_7
T_3_10_sp4_v_t_37
T_2_13_lc_trk_g2_5
T_2_13_wire_logic_cluster/lc_4/in_1

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g2_1
T_4_14_wire_logic_cluster/lc_7/in_0

T_4_14_wire_logic_cluster/lc_1/out
T_4_14_lc_trk_g2_1
T_4_14_wire_logic_cluster/lc_6/in_3

T_4_14_wire_logic_cluster/lc_1/out
T_3_14_sp4_h_l_10
T_2_10_sp4_v_t_47
T_1_13_lc_trk_g3_7
T_1_13_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un47_sum_axb_4
T_7_14_wire_logic_cluster/lc_7/out
T_7_15_lc_trk_g1_7
T_7_15_input_2_2
T_7_15_wire_logic_cluster/lc_2/in_2

End 

Net : COUNTER.counterZ0Z_3
T_5_5_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_0/in_0

T_5_5_wire_logic_cluster/lc_1/out
T_4_5_lc_trk_g2_1
T_4_5_wire_logic_cluster/lc_2/in_1

T_5_5_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g0_1
T_5_5_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.pwm_out_1_sqmuxa
T_2_13_wire_logic_cluster/lc_7/out
T_2_10_sp4_v_t_38
T_0_14_span4_horz_32
T_1_14_lc_trk_g3_5
T_1_14_wire_logic_cluster/lc_5/s_r

End 

Net : POWERLED.un79_clk_100khz_cascade_
T_2_13_wire_logic_cluster/lc_6/ltout
T_2_13_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_7_13_0_
T_7_13_wire_logic_cluster/carry_in_mux/cout
T_7_13_wire_logic_cluster/lc_0/in_3

Net : POWERLED.un1_dutycycle_53_cry_15_c_RNIKZ0Z854
T_7_13_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g1_0
T_7_14_input_2_7
T_7_14_wire_logic_cluster/lc_7/in_2

T_7_13_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g1_0
T_7_14_input_2_5
T_7_14_wire_logic_cluster/lc_5/in_2

T_7_13_wire_logic_cluster/lc_0/out
T_7_14_lc_trk_g1_0
T_7_14_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.CO2
T_7_13_wire_logic_cluster/lc_0/cout
T_7_13_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.CO2_THRU_CO
T_7_13_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g1_1
T_7_14_wire_logic_cluster/lc_5/in_1

T_7_13_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g1_1
T_7_14_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un40_sum_i_l_ofx_4
T_7_14_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g0_5
T_7_15_input_2_3
T_7_15_wire_logic_cluster/lc_3/in_2

End 

Net : COUNTER.counterZ0Z_4
T_5_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_0/in_1

T_5_5_wire_logic_cluster/lc_5/out
T_4_5_lc_trk_g3_5
T_4_5_wire_logic_cluster/lc_3/in_1

T_5_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g2_5
T_5_5_input_2_5
T_5_5_wire_logic_cluster/lc_5/in_2

End 

Net : COUNTER.counterZ0Z_2
T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g2_4
T_5_5_input_2_0
T_5_5_wire_logic_cluster/lc_0/in_2

T_5_5_wire_logic_cluster/lc_4/out
T_4_5_lc_trk_g2_4
T_4_5_wire_logic_cluster/lc_1/in_1

T_5_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g2_4
T_5_5_input_2_4
T_5_5_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un47_sum_cry_3_s
T_7_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g2_1
T_7_15_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_1/out
T_7_15_lc_trk_g3_1
T_7_15_wire_logic_cluster/lc_7/in_1

T_7_15_wire_logic_cluster/lc_1/out
T_6_15_lc_trk_g2_1
T_6_15_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un47_sum_l_fx_3
T_7_15_wire_logic_cluster/lc_7/out
T_6_15_lc_trk_g3_7
T_6_15_input_2_2
T_6_15_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un40_sum_i_l_ofx_5
T_7_14_wire_logic_cluster/lc_6/out
T_7_12_sp4_v_t_41
T_7_15_lc_trk_g0_1
T_7_15_wire_logic_cluster/lc_4/in_1

End 

Net : COUNTER.counterZ0Z_1
T_5_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g2_3
T_5_5_wire_logic_cluster/lc_6/in_1

T_5_5_wire_logic_cluster/lc_3/out
T_4_5_lc_trk_g2_3
T_4_5_wire_logic_cluster/lc_0/in_1

T_5_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g2_3
T_5_5_input_2_3
T_5_5_wire_logic_cluster/lc_3/in_2

End 

Net : COUNTER.un4_counter_1_and
T_5_5_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g1_6
T_6_5_input_2_1
T_6_5_wire_logic_cluster/lc_1/in_2

End 

Net : COUNTER.un4_counter_7_and
T_4_8_wire_logic_cluster/lc_7/out
T_4_5_sp4_v_t_38
T_5_5_sp4_h_l_3
T_6_5_lc_trk_g2_3
T_6_5_input_2_7
T_6_5_wire_logic_cluster/lc_7/in_2

End 

Net : COUNTER.counterZ0Z_30
T_4_8_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g0_5
T_4_8_wire_logic_cluster/lc_7/in_0

T_4_8_wire_logic_cluster/lc_5/out
T_4_8_lc_trk_g0_5
T_4_8_input_2_5
T_4_8_wire_logic_cluster/lc_5/in_2

End 

Net : COUNTER.counterZ0Z_6
T_5_5_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g1_7
T_5_5_input_2_6
T_5_5_wire_logic_cluster/lc_6/in_2

T_5_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g3_7
T_4_5_wire_logic_cluster/lc_5/in_1

T_5_5_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g2_7
T_5_5_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.mult1_un61_sum_s_8
T_6_12_wire_logic_cluster/lc_6/out
T_6_12_lc_trk_g1_6
T_6_12_wire_logic_cluster/lc_5/in_0

T_6_12_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g1_6
T_6_11_input_2_3
T_6_11_wire_logic_cluster/lc_3/in_2

T_6_12_wire_logic_cluster/lc_6/out
T_6_11_lc_trk_g1_6
T_6_11_wire_logic_cluster/lc_4/in_1

T_6_12_wire_logic_cluster/lc_6/out
T_6_9_sp4_v_t_36
T_5_10_lc_trk_g2_4
T_5_10_input_2_2
T_5_10_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un68_sum_axb_8
T_6_12_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g1_5
T_6_11_input_2_6
T_6_11_wire_logic_cluster/lc_6/in_2

End 

Net : COUNTER.counterZ0Z_31
T_4_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_wire_logic_cluster/lc_7/in_1

T_4_8_wire_logic_cluster/lc_6/out
T_4_8_lc_trk_g2_6
T_4_8_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.g2_0
T_9_2_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g1_1
T_9_3_wire_logic_cluster/lc_5/in_1

T_9_2_wire_logic_cluster/lc_1/out
T_9_3_lc_trk_g0_1
T_9_3_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.counterZ0Z_29
T_4_8_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g3_4
T_4_8_input_2_7
T_4_8_wire_logic_cluster/lc_7/in_2

T_4_8_wire_logic_cluster/lc_4/out
T_4_8_lc_trk_g3_4
T_4_8_wire_logic_cluster/lc_4/in_1

End 

Net : COUNTER.counterZ0Z_5
T_5_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g3_2
T_5_5_wire_logic_cluster/lc_6/in_3

T_5_5_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g3_2
T_4_5_wire_logic_cluster/lc_4/in_1

T_5_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g3_2
T_5_5_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.counterZ0Z_11
T_4_6_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g1_2
T_5_6_wire_logic_cluster/lc_0/in_1

T_4_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g1_2
T_4_6_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.un4_counter_2_and
T_5_6_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g2_0
T_6_5_input_2_2
T_6_5_wire_logic_cluster/lc_2/in_2

End 

Net : COUNTER.counterZ0Z_10
T_4_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g1_1
T_5_6_input_2_0
T_5_6_wire_logic_cluster/lc_0/in_2

T_4_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g3_1
T_4_6_wire_logic_cluster/lc_1/in_1

End 

Net : COUNTER.counterZ0Z_28
T_4_8_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_7/in_3

T_4_8_wire_logic_cluster/lc_3/out
T_4_8_lc_trk_g1_3
T_4_8_wire_logic_cluster/lc_3/in_1

End 

Net : COUNTER.un4_counter_6_and
T_5_7_wire_logic_cluster/lc_3/out
T_6_4_sp4_v_t_47
T_6_5_lc_trk_g3_7
T_6_5_input_2_6
T_6_5_wire_logic_cluster/lc_6/in_2

End 

Net : COUNTER.counterZ0Z_27
T_4_8_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g3_2
T_5_7_wire_logic_cluster/lc_3/in_0

T_4_8_wire_logic_cluster/lc_2/out
T_4_8_lc_trk_g1_2
T_4_8_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.counterZ0Z_12
T_4_6_wire_logic_cluster/lc_3/out
T_5_6_lc_trk_g0_3
T_5_6_wire_logic_cluster/lc_1/in_0

T_4_6_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g1_3
T_4_6_wire_logic_cluster/lc_3/in_1

End 

Net : COUNTER.un4_counter_3_and
T_5_6_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g2_1
T_6_5_input_2_3
T_6_5_wire_logic_cluster/lc_3/in_2

End 

Net : COUNTER.counterZ0Z_9
T_4_6_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_0/in_3

T_4_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g3_0
T_4_6_wire_logic_cluster/lc_0/in_1

End 

Net : COUNTER.counterZ0Z_26
T_4_8_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g3_1
T_5_7_wire_logic_cluster/lc_3/in_1

T_4_8_wire_logic_cluster/lc_1/out
T_4_8_lc_trk_g1_1
T_4_8_wire_logic_cluster/lc_1/in_1

End 

Net : COUNTER.counterZ0Z_15
T_4_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g0_6
T_5_6_wire_logic_cluster/lc_1/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g1_6
T_4_6_wire_logic_cluster/lc_6/in_1

End 

Net : COUNTER.counterZ0Z_7
T_4_5_wire_logic_cluster/lc_6/out
T_5_5_lc_trk_g0_6
T_5_5_wire_logic_cluster/lc_6/in_0

T_4_5_wire_logic_cluster/lc_6/out
T_4_5_lc_trk_g1_6
T_4_5_wire_logic_cluster/lc_6/in_1

End 

Net : COUNTER.counterZ0Z_13
T_4_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g1_4
T_5_6_input_2_1
T_5_6_wire_logic_cluster/lc_1/in_2

T_4_6_wire_logic_cluster/lc_4/out
T_4_6_lc_trk_g3_4
T_4_6_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.countZ0Z_0
T_4_14_wire_logic_cluster/lc_3/out
T_5_13_lc_trk_g2_3
T_5_13_wire_logic_cluster/lc_0/in_1

T_4_14_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g1_3
T_4_14_wire_logic_cluster/lc_6/in_0

T_4_14_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g1_3
T_4_14_wire_logic_cluster/lc_7/in_3

T_4_14_wire_logic_cluster/lc_3/out
T_4_14_lc_trk_g1_3
T_4_14_wire_logic_cluster/lc_2/in_0

T_4_14_wire_logic_cluster/lc_3/out
T_4_5_sp12_v_t_22
T_4_9_lc_trk_g2_1
T_4_9_wire_logic_cluster/lc_0/in_3

End 

Net : COUNTER.un4_counter_4_and
T_5_6_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g3_5
T_6_5_input_2_4
T_6_5_wire_logic_cluster/lc_4/in_2

End 

Net : COUNTER.counterZ0Z_16
T_4_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g0_7
T_5_6_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g3_7
T_4_6_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.counterZ0Z_25
T_4_8_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g2_0
T_5_7_wire_logic_cluster/lc_3/in_3

T_4_8_wire_logic_cluster/lc_0/out
T_4_8_lc_trk_g3_0
T_4_8_wire_logic_cluster/lc_0/in_1

End 

Net : COUNTER.counterZ0Z_14
T_4_6_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g1_5
T_5_6_wire_logic_cluster/lc_1/in_3

T_4_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g1_5
T_4_6_wire_logic_cluster/lc_5/in_1

End 

Net : COUNTER.counterZ0Z_8
T_4_5_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g3_7
T_5_6_wire_logic_cluster/lc_0/in_0

T_4_5_wire_logic_cluster/lc_7/out
T_4_5_lc_trk_g1_7
T_4_5_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.un4_counter_5_and
T_5_7_wire_logic_cluster/lc_7/out
T_6_4_sp4_v_t_39
T_6_5_lc_trk_g2_7
T_6_5_input_2_5
T_6_5_wire_logic_cluster/lc_5/in_2

End 

Net : COUNTER.counterZ0Z_22
T_4_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g0_5
T_5_7_wire_logic_cluster/lc_7/in_0

T_4_7_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_5/in_1

End 

Net : COUNTER.counterZ0Z_20
T_4_7_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g1_3
T_5_7_wire_logic_cluster/lc_7/in_1

T_4_7_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_3/in_1

End 

Net : COUNTER.counterZ0Z_21
T_4_7_wire_logic_cluster/lc_4/out
T_5_7_lc_trk_g1_4
T_5_7_input_2_7
T_5_7_wire_logic_cluster/lc_7/in_2

T_4_7_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g3_4
T_4_7_wire_logic_cluster/lc_4/in_1

End 

Net : COUNTER.counterZ0Z_23
T_4_7_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g0_6
T_5_7_wire_logic_cluster/lc_7/in_3

T_4_7_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g1_6
T_4_7_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.dutycycle_RNIZ0Z_14
T_9_12_wire_logic_cluster/lc_0/out
T_8_12_sp4_h_l_8
T_7_12_lc_trk_g1_0
T_7_12_input_2_3
T_7_12_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.G_7_i_0
T_9_13_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g1_7
T_9_12_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.N_8_2
T_8_11_wire_logic_cluster/lc_7/out
T_9_10_sp4_v_t_47
T_9_13_lc_trk_g1_7
T_9_13_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.dutycycle_RNI_1Z0Z_9
T_9_12_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g2_3
T_9_12_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.dutycycle_RNI_2Z0Z_8_cascade_
T_8_11_wire_logic_cluster/lc_6/ltout
T_8_11_wire_logic_cluster/lc_7/in_2

End 

Net : COUNTER.counterZ0Z_24
T_4_7_wire_logic_cluster/lc_7/out
T_5_7_lc_trk_g0_7
T_5_7_input_2_3
T_5_7_wire_logic_cluster/lc_3/in_2

T_4_7_wire_logic_cluster/lc_7/out
T_4_7_lc_trk_g3_7
T_4_7_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.mult1_un61_sum_axb_8
T_6_15_wire_logic_cluster/lc_5/out
T_6_11_sp4_v_t_47
T_6_12_lc_trk_g2_7
T_6_12_wire_logic_cluster/lc_6/in_1

End 

Net : COUNTER.counterZ0Z_18
T_4_7_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g3_1
T_5_6_wire_logic_cluster/lc_5/in_1

T_4_7_wire_logic_cluster/lc_1/out
T_4_7_lc_trk_g3_1
T_4_7_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.dutycycle_RNI_2Z0Z_13
T_8_13_wire_logic_cluster/lc_4/out
T_8_13_lc_trk_g0_4
T_8_13_wire_logic_cluster/lc_7/in_3

T_8_13_wire_logic_cluster/lc_4/out
T_7_13_lc_trk_g3_4
T_7_13_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.dutycycle_RNI_1Z0Z_15
T_8_13_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g2_7
T_7_12_input_2_7
T_7_12_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.un1_dutycycle_53_2_1
T_9_11_wire_logic_cluster/lc_0/out
T_9_9_sp4_v_t_45
T_8_13_lc_trk_g2_0
T_8_13_wire_logic_cluster/lc_4/in_0

T_9_11_wire_logic_cluster/lc_0/out
T_9_9_sp4_v_t_45
T_8_13_lc_trk_g2_0
T_8_13_input_2_0
T_8_13_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.un1_dutycycle_53_59_a0_0
T_9_11_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.mult1_un47_sum_cry_4_s
T_7_15_wire_logic_cluster/lc_2/out
T_6_15_lc_trk_g3_2
T_6_15_input_2_3
T_6_15_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un47_sum_cry_5_s
T_7_15_wire_logic_cluster/lc_3/out
T_6_15_lc_trk_g3_3
T_6_15_input_2_4
T_6_15_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un47_sum_cry_4
T_7_15_wire_logic_cluster/lc_2/cout
T_7_15_wire_logic_cluster/lc_3/in_3

Net : POWERLED.mult1_un47_sum_cry_3
T_7_15_wire_logic_cluster/lc_1/cout
T_7_15_wire_logic_cluster/lc_2/in_3

Net : POWERLED.mult1_un47_sum_cry_2
T_7_15_wire_logic_cluster/lc_0/cout
T_7_15_wire_logic_cluster/lc_1/in_3

Net : POWERLED.un1_dutycycle_53_cry_13
T_7_12_wire_logic_cluster/lc_5/cout
T_7_12_wire_logic_cluster/lc_6/in_3

Net : POWERLED.un1_dutycycle_53_cry_13_c_RNIIZ0Z434
T_7_12_wire_logic_cluster/lc_6/out
T_7_11_sp4_v_t_44
T_7_15_lc_trk_g1_1
T_7_15_input_2_0
T_7_15_wire_logic_cluster/lc_0/in_2

T_7_12_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g1_6
T_7_13_wire_logic_cluster/lc_2/in_3

End 

Net : COUNTER.counterZ0Z_19
T_4_7_wire_logic_cluster/lc_2/out
T_5_6_lc_trk_g3_2
T_5_6_input_2_5
T_5_6_wire_logic_cluster/lc_5/in_2

T_4_7_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g1_2
T_4_7_wire_logic_cluster/lc_2/in_1

End 

Net : COUNTER.counterZ0Z_17
T_4_7_wire_logic_cluster/lc_0/out
T_5_6_lc_trk_g2_0
T_5_6_wire_logic_cluster/lc_5/in_3

T_4_7_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g3_0
T_4_7_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un61_sum_cry_5
T_6_12_wire_logic_cluster/lc_3/cout
T_6_12_wire_logic_cluster/lc_4/in_3

Net : POWERLED.mult1_un61_sum_cry_3
T_6_12_wire_logic_cluster/lc_1/cout
T_6_12_wire_logic_cluster/lc_2/in_3

Net : POWERLED.mult1_un61_sum_cry_4_s
T_6_12_wire_logic_cluster/lc_2/out
T_6_11_lc_trk_g0_2
T_6_11_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.mult1_un61_sum_cry_6_s
T_6_12_wire_logic_cluster/lc_4/out
T_6_11_lc_trk_g0_4
T_6_11_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un61_sum_cry_5_s
T_6_12_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g1_3
T_6_11_input_2_4
T_6_11_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un61_sum_cry_4
T_6_12_wire_logic_cluster/lc_2/cout
T_6_12_wire_logic_cluster/lc_3/in_3

Net : POWERLED.un1_dutycycle_94_cry_6_c_RNI9MZ0Z41
T_9_9_wire_logic_cluster/lc_7/out
T_9_9_sp4_h_l_3
T_11_9_lc_trk_g3_6
T_11_9_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.dutycycle_e_1_7_cascade_
T_11_9_wire_logic_cluster/lc_4/ltout
T_11_9_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.dutycycleZ1Z_6_cascade_
T_11_9_wire_logic_cluster/lc_5/ltout
T_11_9_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycleZ1Z_6
T_11_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_7
T_9_9_lc_trk_g1_2
T_9_9_input_2_7
T_9_9_wire_logic_cluster/lc_7/in_2

T_11_9_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_43
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_2/in_3

T_11_9_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_43
T_12_11_lc_trk_g0_3
T_12_11_wire_logic_cluster/lc_6/in_1

T_11_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_7
T_12_9_sp4_v_t_37
T_9_13_sp4_h_l_0
T_9_13_lc_trk_g0_5
T_9_13_wire_logic_cluster/lc_6/in_1

T_11_9_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_43
T_12_12_lc_trk_g1_6
T_12_12_wire_logic_cluster/lc_0/in_3

T_11_9_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g3_5
T_12_10_wire_logic_cluster/lc_1/in_1

T_11_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_7
T_12_9_sp4_v_t_37
T_9_13_sp4_h_l_0
T_9_13_lc_trk_g0_5
T_9_13_wire_logic_cluster/lc_7/in_0

T_11_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_7
T_8_9_sp4_v_t_36
T_7_10_lc_trk_g2_4
T_7_10_wire_logic_cluster/lc_5/in_3

T_11_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_7
T_12_9_sp4_v_t_37
T_9_13_sp4_h_l_0
T_9_13_lc_trk_g0_5
T_9_13_wire_logic_cluster/lc_0/in_1

T_11_9_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g3_5
T_12_10_wire_logic_cluster/lc_7/in_1

T_11_9_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g3_5
T_12_10_wire_logic_cluster/lc_4/in_0

T_11_9_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_43
T_9_12_sp4_h_l_11
T_9_12_lc_trk_g1_6
T_9_12_wire_logic_cluster/lc_6/in_1

T_11_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_7
T_8_9_sp4_v_t_36
T_8_10_lc_trk_g3_4
T_8_10_input_2_1
T_8_10_wire_logic_cluster/lc_1/in_2

T_11_9_wire_logic_cluster/lc_5/out
T_12_9_lc_trk_g1_5
T_12_9_wire_logic_cluster/lc_1/in_3

T_11_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_7
T_5_9_sp4_h_l_10
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_2/in_3

T_11_9_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_43
T_9_8_sp4_h_l_6
T_8_8_lc_trk_g1_6
T_8_8_wire_logic_cluster/lc_4/in_3

T_11_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_7
T_8_9_sp4_v_t_36
T_8_10_lc_trk_g3_4
T_8_10_wire_logic_cluster/lc_6/in_3

T_11_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_7
T_8_9_sp4_v_t_36
T_8_10_lc_trk_g3_4
T_8_10_wire_logic_cluster/lc_3/in_0

T_11_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_7
T_8_9_sp4_v_t_36
T_7_10_lc_trk_g2_4
T_7_10_wire_logic_cluster/lc_1/in_3

T_11_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_7
T_8_9_sp4_v_t_36
T_7_10_lc_trk_g2_4
T_7_10_wire_logic_cluster/lc_6/in_0

T_11_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_7
T_8_9_sp4_v_t_36
T_8_13_lc_trk_g0_1
T_8_13_input_2_3
T_8_13_wire_logic_cluster/lc_3/in_2

T_11_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_7
T_8_9_sp4_v_t_36
T_8_12_lc_trk_g0_4
T_8_12_wire_logic_cluster/lc_5/in_3

T_11_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_7
T_8_9_sp4_v_t_36
T_8_13_lc_trk_g0_1
T_8_13_input_2_5
T_8_13_wire_logic_cluster/lc_5/in_2

T_11_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_7
T_8_9_sp4_v_t_36
T_8_12_lc_trk_g0_4
T_8_12_wire_logic_cluster/lc_1/in_3

T_11_9_wire_logic_cluster/lc_5/out
T_11_10_lc_trk_g1_5
T_11_10_wire_logic_cluster/lc_0/in_0

T_11_9_wire_logic_cluster/lc_5/out
T_11_10_lc_trk_g1_5
T_11_10_input_2_2
T_11_10_wire_logic_cluster/lc_2/in_2

T_11_9_wire_logic_cluster/lc_5/out
T_9_9_sp4_h_l_7
T_5_9_sp4_h_l_10
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.dutycycle_RNIZ0Z_13
T_7_9_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_38
T_7_12_lc_trk_g0_3
T_7_12_input_2_5
T_7_12_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.func_state_RNILP0FZ0Z_1
T_12_9_wire_logic_cluster/lc_5/out
T_11_8_lc_trk_g2_5
T_11_8_wire_logic_cluster/lc_6/in_3

T_12_9_wire_logic_cluster/lc_5/out
T_12_7_sp4_v_t_39
T_12_11_sp4_v_t_40
T_11_13_lc_trk_g0_5
T_11_13_wire_logic_cluster/lc_6/in_3

T_12_9_wire_logic_cluster/lc_5/out
T_11_9_sp4_h_l_2
T_10_9_sp4_v_t_45
T_9_13_lc_trk_g2_0
T_9_13_wire_logic_cluster/lc_1/in_3

T_12_9_wire_logic_cluster/lc_5/out
T_12_7_sp4_v_t_39
T_12_11_sp4_v_t_40
T_11_12_lc_trk_g3_0
T_11_12_wire_logic_cluster/lc_4/in_3

T_12_9_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_42
T_9_12_sp4_h_l_7
T_8_12_lc_trk_g0_7
T_8_12_wire_logic_cluster/lc_6/in_3

T_12_9_wire_logic_cluster/lc_5/out
T_12_7_sp4_v_t_39
T_12_11_sp4_v_t_40
T_11_13_lc_trk_g0_5
T_11_13_wire_logic_cluster/lc_0/in_3

T_12_9_wire_logic_cluster/lc_5/out
T_12_8_sp4_v_t_42
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_4/in_0

T_12_9_wire_logic_cluster/lc_5/out
T_11_8_lc_trk_g2_5
T_11_8_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.func_state_RNI9S7D5Z0Z_1
T_11_8_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g0_6
T_11_9_wire_logic_cluster/lc_5/in_3

T_11_8_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g0_6
T_11_9_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.un1_dutycycle_53_25_0_tz_1_1_cascade_
T_11_9_wire_logic_cluster/lc_6/ltout
T_11_9_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.dutycycle_RNI_7Z0Z_8
T_8_10_wire_logic_cluster/lc_7/out
T_7_9_lc_trk_g3_7
T_7_9_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.dutycycle_RNI_6Z0Z_8
T_8_10_wire_logic_cluster/lc_1/out
T_8_10_lc_trk_g3_1
T_8_10_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.dutycycle_RNI_0Z0Z_4
T_11_9_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_38
T_8_10_sp4_h_l_3
T_8_10_lc_trk_g0_6
T_8_10_wire_logic_cluster/lc_1/in_3

T_11_9_wire_logic_cluster/lc_7/out
T_11_6_sp4_v_t_38
T_8_10_sp4_h_l_3
T_8_10_lc_trk_g1_6
T_8_10_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.dutycycle_RNI_0Z0Z_14
T_7_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g2_6
T_7_13_input_2_0
T_7_13_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.mult1_un75_sum_axb_8
T_6_11_wire_logic_cluster/lc_5/out
T_6_10_lc_trk_g1_5
T_6_10_input_2_6
T_6_10_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.N_11_1
T_8_11_wire_logic_cluster/lc_4/out
T_9_12_lc_trk_g3_4
T_9_12_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.mult1_un61_sum_cry_3_s
T_6_12_wire_logic_cluster/lc_1/out
T_6_11_lc_trk_g1_1
T_6_11_input_2_2
T_6_11_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.dutycycleZ0Z_7
T_8_10_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g0_4
T_9_10_input_2_4
T_9_10_wire_logic_cluster/lc_4/in_2

T_8_10_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g2_4
T_9_11_wire_logic_cluster/lc_7/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g2_4
T_9_11_wire_logic_cluster/lc_5/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g2_4
T_9_11_input_2_0
T_9_11_wire_logic_cluster/lc_0/in_2

T_8_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g1_4
T_8_10_wire_logic_cluster/lc_2/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_41
T_8_12_lc_trk_g3_1
T_8_12_wire_logic_cluster/lc_3/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_40
T_7_12_lc_trk_g3_0
T_7_12_input_2_1
T_7_12_wire_logic_cluster/lc_1/in_2

T_8_10_wire_logic_cluster/lc_4/out
T_9_10_sp12_h_l_0
T_0_10_span12_horz_8
T_7_10_lc_trk_g0_7
T_7_10_wire_logic_cluster/lc_2/in_1

T_8_10_wire_logic_cluster/lc_4/out
T_7_9_lc_trk_g3_4
T_7_9_wire_logic_cluster/lc_0/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_40
T_9_13_sp4_h_l_11
T_11_13_lc_trk_g3_6
T_11_13_wire_logic_cluster/lc_4/in_3

T_8_10_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_40
T_9_13_sp4_h_l_11
T_11_13_lc_trk_g3_6
T_11_13_wire_logic_cluster/lc_3/in_0

T_8_10_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_40
T_9_13_sp4_h_l_11
T_11_13_lc_trk_g3_6
T_11_13_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.un1_dutycycle_94_cry_11_c_RNILHQEZ0
T_9_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g2_4
T_8_10_input_2_4
T_8_10_wire_logic_cluster/lc_4/in_2

T_9_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g2_4
T_8_10_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.dutycycle_RNIPK9V4Z0Z_12
T_11_13_wire_logic_cluster/lc_6/out
T_11_10_sp4_v_t_36
T_8_10_sp4_h_l_7
T_8_10_lc_trk_g1_2
T_8_10_wire_logic_cluster/lc_4/in_3

T_11_13_wire_logic_cluster/lc_6/out
T_11_10_sp4_v_t_36
T_8_10_sp4_h_l_7
T_8_10_lc_trk_g1_2
T_8_10_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.dutycycleZ0Z_7_cascade_
T_8_10_wire_logic_cluster/lc_4/ltout
T_8_10_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un1_dutycycle_53_56_a1_2
T_8_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g2_5
T_8_10_wire_logic_cluster/lc_1/in_0

T_8_10_wire_logic_cluster/lc_5/out
T_9_11_lc_trk_g2_5
T_9_11_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un61_sum_cry_6
T_6_12_wire_logic_cluster/lc_4/cout
T_6_12_wire_logic_cluster/lc_5/in_3

Net : POWERLED.g0_9_1_1_0
T_9_12_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g2_6
T_9_12_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.g0_9_1
T_9_12_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g2_5
T_8_12_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.dutycycle_RNI_15Z0Z_3_cascade_
T_8_12_wire_logic_cluster/lc_2/ltout
T_8_12_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycle_RNIZ0Z_15
T_8_12_wire_logic_cluster/lc_3/out
T_7_12_lc_trk_g3_3
T_7_12_input_2_4
T_7_12_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.dutycycle_RNI_3Z0Z_8_cascade_
T_8_10_wire_logic_cluster/lc_6/ltout
T_8_10_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.G_7_i_a5_1_1_cascade_
T_9_12_wire_logic_cluster/lc_1/ltout
T_9_12_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.N_16_1_cascade_
T_9_12_wire_logic_cluster/lc_2/ltout
T_9_12_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycle_RNI_1Z0Z_13
T_8_13_wire_logic_cluster/lc_0/out
T_7_12_lc_trk_g2_0
T_7_12_input_2_6
T_7_12_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycleZ0Z_4
T_9_13_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_47
T_9_10_lc_trk_g2_7
T_9_10_input_2_1
T_9_10_wire_logic_cluster/lc_1/in_2

T_9_13_wire_logic_cluster/lc_5/out
T_0_13_span12_horz_1
T_12_1_sp12_v_t_22
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_1/in_0

T_9_13_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_47
T_10_9_sp4_h_l_10
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_7/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_10_11_sp4_v_t_38
T_11_11_sp4_h_l_3
T_12_11_lc_trk_g3_3
T_12_11_input_2_6
T_12_11_wire_logic_cluster/lc_6/in_2

T_9_13_wire_logic_cluster/lc_5/out
T_0_13_span12_horz_1
T_12_1_sp12_v_t_22
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_4/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_47
T_8_10_lc_trk_g3_7
T_8_10_wire_logic_cluster/lc_5/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_8_13_sp4_h_l_2
T_7_9_sp4_v_t_42
T_7_10_lc_trk_g3_2
T_7_10_input_2_5
T_7_10_wire_logic_cluster/lc_5/in_2

T_9_13_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_47
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_3/in_1

T_9_13_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_47
T_9_11_lc_trk_g2_2
T_9_11_input_2_2
T_9_11_wire_logic_cluster/lc_2/in_2

T_9_13_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_47
T_9_11_lc_trk_g2_2
T_9_11_wire_logic_cluster/lc_5/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_7/in_1

T_9_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g1_5
T_9_12_input_2_6
T_9_12_wire_logic_cluster/lc_6/in_2

T_9_13_wire_logic_cluster/lc_5/out
T_8_13_sp4_h_l_2
T_7_9_sp4_v_t_42
T_7_10_lc_trk_g3_2
T_7_10_wire_logic_cluster/lc_0/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_1/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_47
T_9_5_sp4_v_t_43
T_8_8_lc_trk_g3_3
T_8_8_wire_logic_cluster/lc_5/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_9_9_sp4_v_t_47
T_8_10_lc_trk_g3_7
T_8_10_input_2_2
T_8_10_wire_logic_cluster/lc_2/in_2

T_9_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g1_5
T_9_13_input_2_0
T_9_13_wire_logic_cluster/lc_0/in_2

T_9_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_3/in_1

T_9_13_wire_logic_cluster/lc_5/out
T_8_13_sp4_h_l_2
T_7_9_sp4_v_t_42
T_7_10_lc_trk_g3_2
T_7_10_wire_logic_cluster/lc_2/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_9_13_lc_trk_g1_5
T_9_13_wire_logic_cluster/lc_3/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_9_12_lc_trk_g1_5
T_9_12_wire_logic_cluster/lc_5/in_1

T_9_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g3_5
T_8_12_input_2_4
T_8_12_wire_logic_cluster/lc_4/in_2

T_9_13_wire_logic_cluster/lc_5/out
T_8_12_lc_trk_g3_5
T_8_12_wire_logic_cluster/lc_1/in_1

T_9_13_wire_logic_cluster/lc_5/out
T_9_6_sp12_v_t_22
T_9_0_span12_vert_10
T_9_4_lc_trk_g3_5
T_9_4_wire_logic_cluster/lc_3/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_9_6_sp12_v_t_22
T_9_0_span12_vert_10
T_9_4_lc_trk_g3_5
T_9_4_wire_logic_cluster/lc_4/in_0

T_9_13_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_43
T_11_12_sp4_h_l_11
T_12_12_lc_trk_g2_3
T_12_12_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.un1_dutycycle_94_cry_8_c_RNIBQZ0Z61
T_9_10_wire_logic_cluster/lc_1/out
T_9_7_sp12_v_t_22
T_9_13_lc_trk_g2_5
T_9_13_input_2_5
T_9_13_wire_logic_cluster/lc_5/in_2

T_9_10_wire_logic_cluster/lc_1/out
T_9_7_sp12_v_t_22
T_9_13_lc_trk_g2_5
T_9_13_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.dutycycleZ0Z_4_cascade_
T_9_13_wire_logic_cluster/lc_5/ltout
T_9_13_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycle_RNIHDMC5Z0Z_9
T_9_13_wire_logic_cluster/lc_1/out
T_9_13_lc_trk_g1_1
T_9_13_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.N_17_cascade_
T_9_13_wire_logic_cluster/lc_6/ltout
T_9_13_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.un1_dutycycle_53_8_2
T_9_11_wire_logic_cluster/lc_6/out
T_10_9_sp4_v_t_40
T_7_9_sp4_h_l_5
T_7_9_lc_trk_g1_0
T_7_9_input_2_3
T_7_9_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycle_RNI_0Z0Z_6
T_7_10_wire_logic_cluster/lc_5/out
T_8_10_sp4_h_l_10
T_8_10_lc_trk_g1_7
T_8_10_wire_logic_cluster/lc_3/in_1

T_7_10_wire_logic_cluster/lc_5/out
T_8_10_sp4_h_l_10
T_8_10_lc_trk_g1_7
T_8_10_wire_logic_cluster/lc_7/in_1

T_7_10_wire_logic_cluster/lc_5/out
T_8_9_sp4_v_t_43
T_8_13_lc_trk_g1_6
T_8_13_wire_logic_cluster/lc_5/in_0

T_7_10_wire_logic_cluster/lc_5/out
T_8_9_sp4_v_t_43
T_8_13_lc_trk_g1_6
T_8_13_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.dutycycle_RNI_1Z0Z_8
T_8_10_wire_logic_cluster/lc_3/out
T_7_9_lc_trk_g3_3
T_7_9_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.g0_0_1
T_8_8_wire_logic_cluster/lc_7/out
T_8_7_sp4_v_t_46
T_7_10_lc_trk_g3_6
T_7_10_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.un1_dutycycle_53_i_28
T_7_13_wire_logic_cluster/lc_2/out
T_7_13_sp4_h_l_9
T_6_13_sp4_v_t_38
T_6_15_lc_trk_g2_3
T_6_15_input_2_1
T_6_15_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.N_12_2
T_12_10_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un68_sum_cry_5
T_6_11_wire_logic_cluster/lc_3/cout
T_6_11_wire_logic_cluster/lc_4/in_3

Net : POWERLED.mult1_un68_sum_cry_6_s
T_6_11_wire_logic_cluster/lc_4/out
T_6_10_lc_trk_g0_4
T_6_10_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un68_sum_cry_4
T_6_11_wire_logic_cluster/lc_2/cout
T_6_11_wire_logic_cluster/lc_3/in_3

Net : POWERLED.mult1_un68_sum_cry_5_s
T_6_11_wire_logic_cluster/lc_3/out
T_6_10_lc_trk_g0_3
T_6_10_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un68_sum_cry_3
T_6_11_wire_logic_cluster/lc_1/cout
T_6_11_wire_logic_cluster/lc_2/in_3

Net : POWERLED.mult1_un68_sum_cry_4_s
T_6_11_wire_logic_cluster/lc_2/out
T_6_10_lc_trk_g1_2
T_6_10_input_2_3
T_6_10_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.N_5_0_cascade_
T_12_10_wire_logic_cluster/lc_3/ltout
T_12_10_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.g0_7_1_cascade_
T_12_10_wire_logic_cluster/lc_4/ltout
T_12_10_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.dutycycle_RNI_5Z0Z_8
T_8_13_wire_logic_cluster/lc_5/out
T_8_13_lc_trk_g2_5
T_8_13_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.mult1_un68_sum_cry_3_s
T_6_11_wire_logic_cluster/lc_1/out
T_6_10_lc_trk_g1_1
T_6_10_input_2_2
T_6_10_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.g0_9_1_0
T_8_11_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g0_3
T_8_12_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.dutycycleZ0Z_9
T_9_11_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_45
T_8_10_lc_trk_g3_5
T_8_10_wire_logic_cluster/lc_5/in_1

T_9_11_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g1_4
T_9_10_input_2_3
T_9_10_wire_logic_cluster/lc_3/in_2

T_9_11_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g3_4
T_9_11_input_2_7
T_9_11_wire_logic_cluster/lc_7/in_2

T_9_11_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g3_4
T_9_11_input_2_3
T_9_11_wire_logic_cluster/lc_3/in_2

T_9_11_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_2/in_3

T_9_11_wire_logic_cluster/lc_4/out
T_9_7_sp4_v_t_45
T_8_10_lc_trk_g3_5
T_8_10_wire_logic_cluster/lc_2/in_0

T_9_11_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g3_4
T_9_11_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_4/out
T_9_12_lc_trk_g1_4
T_9_12_wire_logic_cluster/lc_5/in_0

T_9_11_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_1/in_0

T_9_11_wire_logic_cluster/lc_4/out
T_9_12_lc_trk_g1_4
T_9_12_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_4/out
T_8_11_sp4_h_l_0
T_7_11_sp4_v_t_43
T_7_12_lc_trk_g2_3
T_7_12_wire_logic_cluster/lc_0/in_1

T_9_11_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_3/in_0

T_9_11_wire_logic_cluster/lc_4/out
T_8_11_sp4_h_l_0
T_11_11_sp4_v_t_37
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_7/in_3

T_9_11_wire_logic_cluster/lc_4/out
T_8_11_sp4_h_l_0
T_11_11_sp4_v_t_37
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_6/in_1

T_9_11_wire_logic_cluster/lc_4/out
T_8_11_sp4_h_l_0
T_11_11_sp4_v_t_37
T_11_12_lc_trk_g2_5
T_11_12_wire_logic_cluster/lc_3/in_0

T_9_11_wire_logic_cluster/lc_4/out
T_8_11_sp4_h_l_0
T_7_7_sp4_v_t_37
T_7_10_lc_trk_g0_5
T_7_10_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.dutycycle_RNIHDMC5Z0Z_11
T_11_12_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_40
T_8_11_sp4_h_l_11
T_9_11_lc_trk_g2_3
T_9_11_wire_logic_cluster/lc_4/in_3

T_11_12_wire_logic_cluster/lc_4/out
T_11_11_sp4_v_t_40
T_8_11_sp4_h_l_11
T_9_11_lc_trk_g2_3
T_9_11_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.un1_dutycycle_94_cry_10_c_RNIKFPEZ0
T_9_10_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_input_2_4
T_9_11_wire_logic_cluster/lc_4/in_2

T_9_10_wire_logic_cluster/lc_3/out
T_9_11_lc_trk_g1_3
T_9_11_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.dutycycleZ0Z_9_cascade_
T_9_11_wire_logic_cluster/lc_4/ltout
T_9_11_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.dutycycle_RNI_2Z0Z_12_cascade_
T_9_11_wire_logic_cluster/lc_5/ltout
T_9_11_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.mult1_un68_sum_cry_6
T_6_11_wire_logic_cluster/lc_4/cout
T_6_11_wire_logic_cluster/lc_5/in_3

Net : POWERLED.i2_mux
T_12_10_wire_logic_cluster/lc_7/out
T_10_10_sp4_h_l_11
T_9_10_sp4_v_t_46
T_8_12_lc_trk_g2_3
T_8_12_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.dutycycle_RNI_0Z0Z_10
T_8_12_wire_logic_cluster/lc_5/out
T_7_11_lc_trk_g2_5
T_7_11_input_2_7
T_7_11_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.dutycycle_RNI_1Z0Z_6_cascade_
T_8_12_wire_logic_cluster/lc_4/ltout
T_8_12_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un1_dutycycle_53_56_a1_2_cascade_
T_8_10_wire_logic_cluster/lc_5/ltout
T_8_10_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.un1_count_off_1_sqmuxa_8_m0
T_8_6_wire_logic_cluster/lc_0/out
T_8_5_lc_trk_g1_0
T_8_5_input_2_1
T_8_5_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un54_sum_cry_5_s
T_6_15_wire_logic_cluster/lc_3/out
T_6_11_sp4_v_t_43
T_6_12_lc_trk_g2_3
T_6_12_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un54_sum_cry_6_s
T_6_15_wire_logic_cluster/lc_4/out
T_6_11_sp4_v_t_45
T_6_12_lc_trk_g3_5
T_6_12_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un54_sum_cry_4
T_6_15_wire_logic_cluster/lc_2/cout
T_6_15_wire_logic_cluster/lc_3/in_3

Net : POWERLED.mult1_un54_sum_cry_5
T_6_15_wire_logic_cluster/lc_3/cout
T_6_15_wire_logic_cluster/lc_4/in_3

Net : POWERLED.un1_dutycycle_53_8_0
T_9_11_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g2_7
T_9_11_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.mult1_un68_sum_i_8
T_5_10_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g2_0
T_4_10_input_2_6
T_4_10_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.mult1_un47_sum_cry_6
T_7_15_wire_logic_cluster/lc_4/cout
T_7_15_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.countZ0Z_14_cascade_
T_4_15_wire_logic_cluster/lc_5/ltout
T_4_15_wire_logic_cluster/lc_6/in_2

End 

Net : SUSWARN_N_fast
T_8_5_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g2_7
T_8_5_wire_logic_cluster/lc_4/in_3

T_8_5_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g2_7
T_8_5_wire_logic_cluster/lc_0/in_3

T_8_5_wire_logic_cluster/lc_7/out
T_8_5_lc_trk_g2_7
T_8_5_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.N_430
T_8_5_wire_logic_cluster/lc_4/out
T_9_5_sp4_h_l_8
T_12_5_sp4_v_t_45
T_12_9_lc_trk_g1_0
T_12_9_wire_logic_cluster/lc_6/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_9_5_sp4_h_l_8
T_13_5_span4_horz_11
T_12_5_lc_trk_g0_3
T_12_5_wire_logic_cluster/lc_6/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g3_4
T_9_6_wire_logic_cluster/lc_2/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g2_4
T_8_5_wire_logic_cluster/lc_3/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_7_5_lc_trk_g2_4
T_7_5_wire_logic_cluster/lc_5/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_9_1_sp4_v_t_44
T_9_3_lc_trk_g3_1
T_9_3_wire_logic_cluster/lc_1/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_9_5_sp4_h_l_8
T_8_5_sp4_v_t_39
T_8_9_lc_trk_g0_2
T_8_9_wire_logic_cluster/lc_7/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_41
T_10_8_sp4_h_l_4
T_11_8_lc_trk_g3_4
T_11_8_wire_logic_cluster/lc_6/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_9_5_sp4_h_l_8
T_8_5_sp4_v_t_39
T_8_9_sp4_v_t_39
T_9_13_sp4_h_l_2
T_11_13_lc_trk_g2_7
T_11_13_wire_logic_cluster/lc_6/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_41
T_9_8_sp4_v_t_37
T_9_12_sp4_v_t_37
T_9_13_lc_trk_g3_5
T_9_13_wire_logic_cluster/lc_1/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_41
T_9_8_sp4_v_t_37
T_10_12_sp4_h_l_6
T_11_12_lc_trk_g2_6
T_11_12_wire_logic_cluster/lc_4/in_0

T_8_5_wire_logic_cluster/lc_4/out
T_9_5_sp4_h_l_8
T_8_5_sp4_v_t_39
T_8_9_sp4_v_t_39
T_8_12_lc_trk_g1_7
T_8_12_wire_logic_cluster/lc_6/in_0

T_8_5_wire_logic_cluster/lc_4/out
T_9_5_sp4_h_l_8
T_8_5_sp4_v_t_39
T_8_9_sp4_v_t_39
T_9_13_sp4_h_l_2
T_11_13_lc_trk_g2_7
T_11_13_wire_logic_cluster/lc_2/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_9_5_sp4_h_l_8
T_8_5_sp4_v_t_39
T_8_9_lc_trk_g1_2
T_8_9_wire_logic_cluster/lc_4/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_9_5_sp4_h_l_8
T_12_5_sp4_v_t_45
T_12_9_sp4_v_t_45
T_12_11_lc_trk_g2_0
T_12_11_wire_logic_cluster/lc_3/in_1

T_8_5_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g3_4
T_9_6_wire_logic_cluster/lc_4/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_9_6_lc_trk_g3_4
T_9_6_wire_logic_cluster/lc_6/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_41
T_10_8_sp4_h_l_4
T_11_8_lc_trk_g2_4
T_11_8_wire_logic_cluster/lc_7/in_3

T_8_5_wire_logic_cluster/lc_4/out
T_9_5_sp4_h_l_8
T_12_5_sp4_v_t_45
T_12_8_lc_trk_g1_5
T_12_8_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.dutycycle_RNIHDMC5Z0Z_3
T_12_9_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g1_6
T_12_10_wire_logic_cluster/lc_0/in_1

T_12_9_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g1_6
T_12_10_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un54_sum_cry_4_s
T_6_15_wire_logic_cluster/lc_2/out
T_6_11_sp4_v_t_41
T_6_12_lc_trk_g2_1
T_6_12_input_2_3
T_6_12_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycle_RNIZ0Z_11
T_7_10_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_40
T_7_12_lc_trk_g1_5
T_7_12_input_2_0
T_7_12_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.dutycycle_RNI_0Z0Z_6_cascade_
T_7_10_wire_logic_cluster/lc_5/ltout
T_7_10_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.mult1_un54_sum
T_7_12_wire_logic_cluster/lc_5/out
T_7_11_sp4_v_t_42
T_6_15_lc_trk_g1_7
T_6_15_input_2_0
T_6_15_wire_logic_cluster/lc_0/in_2

T_7_12_wire_logic_cluster/lc_5/out
T_6_11_lc_trk_g3_5
T_6_11_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.mult1_un54_sum_cry_6
T_6_15_wire_logic_cluster/lc_4/cout
T_6_15_wire_logic_cluster/lc_5/in_3

Net : POWERLED.un1_dutycycle_53_cry_12
T_7_12_wire_logic_cluster/lc_4/cout
T_7_12_wire_logic_cluster/lc_5/in_3

Net : RSMRSTn_rep2
T_8_4_wire_logic_cluster/lc_6/out
T_8_4_sp4_h_l_1
T_11_4_sp4_v_t_36
T_11_8_lc_trk_g1_1
T_11_8_wire_logic_cluster/lc_5/in_3

T_8_4_wire_logic_cluster/lc_6/out
T_9_3_sp4_v_t_45
T_10_7_sp4_h_l_2
T_12_7_lc_trk_g3_7
T_12_7_wire_logic_cluster/lc_7/in_1

T_8_4_wire_logic_cluster/lc_6/out
T_9_3_sp4_v_t_45
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_1/in_1

T_8_4_wire_logic_cluster/lc_6/out
T_9_1_sp4_v_t_37
T_9_2_lc_trk_g2_5
T_9_2_wire_logic_cluster/lc_6/in_1

T_8_4_wire_logic_cluster/lc_6/out
T_9_4_lc_trk_g0_6
T_9_4_wire_logic_cluster/lc_5/in_3

T_8_4_wire_logic_cluster/lc_6/out
T_7_4_sp12_h_l_0
T_6_4_sp12_v_t_23
T_6_14_lc_trk_g3_4
T_6_14_wire_logic_cluster/lc_4/in_3

T_8_4_wire_logic_cluster/lc_6/out
T_9_5_lc_trk_g3_6
T_9_5_wire_logic_cluster/lc_2/in_3

T_8_4_wire_logic_cluster/lc_6/out
T_9_3_sp4_v_t_45
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_5/in_3

T_8_4_wire_logic_cluster/lc_6/out
T_8_4_sp4_h_l_1
T_9_4_lc_trk_g2_1
T_9_4_wire_logic_cluster/lc_4/in_3

T_8_4_wire_logic_cluster/lc_6/out
T_8_4_sp4_h_l_1
T_11_4_sp4_v_t_36
T_11_8_sp4_v_t_41
T_11_12_lc_trk_g0_4
T_11_12_input_2_0
T_11_12_wire_logic_cluster/lc_0/in_2

T_8_4_wire_logic_cluster/lc_6/out
T_8_4_sp4_h_l_1
T_11_4_sp4_v_t_36
T_11_8_sp4_v_t_41
T_11_12_lc_trk_g0_4
T_11_12_wire_logic_cluster/lc_6/in_0

T_8_4_wire_logic_cluster/lc_6/out
T_7_4_sp12_h_l_0
T_6_4_sp12_v_t_23
T_6_14_lc_trk_g3_4
T_6_14_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.dutycycle_RNI6SKJ1Z0Z_3
T_11_8_wire_logic_cluster/lc_5/out
T_12_9_lc_trk_g2_5
T_12_9_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.un1_dutycycle_94_cry_9_c_RNICSZ0Z71
T_9_10_wire_logic_cluster/lc_2/out
T_9_9_sp4_v_t_36
T_9_12_lc_trk_g0_4
T_9_12_wire_logic_cluster/lc_4/in_0

T_9_10_wire_logic_cluster/lc_2/out
T_9_9_sp4_v_t_36
T_9_12_lc_trk_g0_4
T_9_12_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.dutycycleZ0Z_2_cascade_
T_9_12_wire_logic_cluster/lc_4/ltout
T_9_12_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.dutycycleZ0Z_2
T_9_12_wire_logic_cluster/lc_4/out
T_9_8_sp4_v_t_45
T_9_10_lc_trk_g2_0
T_9_10_input_2_2
T_9_10_wire_logic_cluster/lc_2/in_2

T_9_12_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_7/in_1

T_9_12_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_6/in_0

T_9_12_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g2_4
T_8_11_input_2_4
T_8_11_wire_logic_cluster/lc_4/in_2

T_9_12_wire_logic_cluster/lc_4/out
T_9_11_lc_trk_g0_4
T_9_11_wire_logic_cluster/lc_0/in_0

T_9_12_wire_logic_cluster/lc_4/out
T_9_12_lc_trk_g2_4
T_9_12_wire_logic_cluster/lc_2/in_0

T_9_12_wire_logic_cluster/lc_4/out
T_9_13_lc_trk_g0_4
T_9_13_wire_logic_cluster/lc_3/in_1

T_9_12_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g2_4
T_8_11_wire_logic_cluster/lc_3/in_3

T_9_12_wire_logic_cluster/lc_4/out
T_9_11_sp4_v_t_40
T_6_11_sp4_h_l_11
T_7_11_lc_trk_g3_3
T_7_11_wire_logic_cluster/lc_7/in_1

T_9_12_wire_logic_cluster/lc_4/out
T_9_12_lc_trk_g2_4
T_9_12_wire_logic_cluster/lc_0/in_0

T_9_12_wire_logic_cluster/lc_4/out
T_8_12_lc_trk_g3_4
T_8_12_wire_logic_cluster/lc_5/in_0

T_9_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_11_12_lc_trk_g1_4
T_11_12_wire_logic_cluster/lc_1/in_0

T_9_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_11_12_lc_trk_g1_4
T_11_12_wire_logic_cluster/lc_0/in_3

T_9_12_wire_logic_cluster/lc_4/out
T_10_12_sp12_h_l_0
T_11_12_lc_trk_g1_4
T_11_12_wire_logic_cluster/lc_5/in_0

T_9_12_wire_logic_cluster/lc_4/out
T_8_12_sp4_h_l_0
T_7_8_sp4_v_t_37
T_7_10_lc_trk_g3_0
T_7_10_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.dutycycle_RNIHDMC5Z0Z_10
T_8_12_wire_logic_cluster/lc_6/out
T_9_12_lc_trk_g0_6
T_9_12_input_2_4
T_9_12_wire_logic_cluster/lc_4/in_2

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_1
T_9_12_lc_trk_g2_1
T_9_12_wire_logic_cluster/lc_7/in_0

End 

Net : RSMRSTn_rep1
T_8_4_wire_logic_cluster/lc_5/out
T_8_5_lc_trk_g1_5
T_8_5_input_2_4
T_8_5_wire_logic_cluster/lc_4/in_2

T_8_4_wire_logic_cluster/lc_5/out
T_8_5_lc_trk_g1_5
T_8_5_input_2_0
T_8_5_wire_logic_cluster/lc_0/in_2

T_8_4_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_42
T_8_7_sp4_v_t_38
T_7_10_lc_trk_g2_6
T_7_10_input_2_4
T_7_10_wire_logic_cluster/lc_4/in_2

T_8_4_wire_logic_cluster/lc_5/out
T_9_0_span4_vert_46
T_9_2_lc_trk_g2_3
T_9_2_wire_logic_cluster/lc_2/in_3

T_8_4_wire_logic_cluster/lc_5/out
T_9_4_lc_trk_g1_5
T_9_4_wire_logic_cluster/lc_1/in_3

T_8_4_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_42
T_8_7_sp4_v_t_38
T_9_11_sp4_h_l_3
T_11_11_lc_trk_g3_6
T_11_11_wire_logic_cluster/lc_6/in_1

T_8_4_wire_logic_cluster/lc_5/out
T_9_0_span4_vert_46
T_9_2_lc_trk_g2_3
T_9_2_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.dutycycle_RNI_0Z0Z_5
T_12_9_wire_logic_cluster/lc_2/out
T_12_9_sp4_h_l_9
T_8_9_sp4_h_l_0
T_7_9_sp4_v_t_43
T_7_11_lc_trk_g3_6
T_7_11_input_2_5
T_7_11_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un1_dutycycle_53_7_0
T_9_13_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g1_0
T_9_13_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.g0_i_0_1
T_11_12_wire_logic_cluster/lc_2/out
T_11_9_sp4_v_t_44
T_8_13_sp4_h_l_9
T_9_13_lc_trk_g3_1
T_9_13_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.un1_dutycycle_94_cry_13_c_RNINLSEZ0
T_9_10_wire_logic_cluster/lc_6/out
T_9_9_sp4_v_t_44
T_8_13_lc_trk_g2_1
T_8_13_wire_logic_cluster/lc_6/in_3

T_9_10_wire_logic_cluster/lc_6/out
T_9_9_sp4_v_t_44
T_8_13_lc_trk_g2_1
T_8_13_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.dutycycleZ0Z_10_cascade_
T_8_13_wire_logic_cluster/lc_6/ltout
T_8_13_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.dutycycle_en_11
T_11_13_wire_logic_cluster/lc_2/out
T_9_13_sp4_h_l_1
T_8_13_lc_trk_g1_1
T_8_13_input_2_6
T_8_13_wire_logic_cluster/lc_6/in_2

T_11_13_wire_logic_cluster/lc_2/out
T_9_13_sp4_h_l_1
T_8_13_lc_trk_g1_1
T_8_13_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.dutycycleZ0Z_10
T_8_13_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_37
T_10_10_sp4_h_l_5
T_9_10_lc_trk_g1_5
T_9_10_input_2_6
T_9_10_wire_logic_cluster/lc_6/in_2

T_8_13_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g2_6
T_7_12_wire_logic_cluster/lc_3/in_1

T_8_13_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g3_6
T_7_13_wire_logic_cluster/lc_6/in_1

T_8_13_wire_logic_cluster/lc_6/out
T_7_12_lc_trk_g3_6
T_7_12_wire_logic_cluster/lc_6/in_1

T_8_13_wire_logic_cluster/lc_6/out
T_8_13_lc_trk_g2_6
T_8_13_wire_logic_cluster/lc_0/in_0

T_8_13_wire_logic_cluster/lc_6/out
T_9_10_sp4_v_t_37
T_9_12_lc_trk_g2_0
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

T_8_13_wire_logic_cluster/lc_6/out
T_7_13_sp12_h_l_0
T_11_13_lc_trk_g1_3
T_11_13_input_2_0
T_11_13_wire_logic_cluster/lc_0/in_2

T_8_13_wire_logic_cluster/lc_6/out
T_7_13_sp12_h_l_0
T_11_13_lc_trk_g0_3
T_11_13_wire_logic_cluster/lc_1/in_0

T_8_13_wire_logic_cluster/lc_6/out
T_7_13_sp12_h_l_0
T_12_13_lc_trk_g0_4
T_12_13_wire_logic_cluster/lc_1/in_3

T_8_13_wire_logic_cluster/lc_6/out
T_8_11_sp4_v_t_41
T_8_7_sp4_v_t_41
T_7_9_lc_trk_g1_4
T_7_9_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.un1_clk_100khz_47_and_i_1
T_11_13_wire_logic_cluster/lc_0/out
T_11_13_lc_trk_g1_0
T_11_13_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.dutycycle_RNI_1Z0Z_11
T_9_11_wire_logic_cluster/lc_2/out
T_9_10_sp4_v_t_36
T_8_13_lc_trk_g2_4
T_8_13_wire_logic_cluster/lc_3/in_3

T_9_11_wire_logic_cluster/lc_2/out
T_9_10_sp4_v_t_36
T_8_13_lc_trk_g2_4
T_8_13_wire_logic_cluster/lc_5/in_1

T_9_11_wire_logic_cluster/lc_2/out
T_9_11_sp4_h_l_9
T_8_7_sp4_v_t_44
T_7_9_lc_trk_g0_2
T_7_9_input_2_0
T_7_9_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.un1_dutycycle_53_12_1_0_cascade_
T_8_13_wire_logic_cluster/lc_3/ltout
T_8_13_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.G_7_i_o5_0
T_12_12_wire_logic_cluster/lc_0/out
T_9_12_sp12_h_l_0
T_9_12_lc_trk_g0_3
T_9_12_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.un1_m2_e_1_cascade_
T_8_10_wire_logic_cluster/lc_2/ltout
T_8_10_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycle_RNIZ0Z_5
T_8_8_wire_logic_cluster/lc_5/out
T_8_7_sp4_v_t_42
T_7_11_lc_trk_g1_7
T_7_11_input_2_6
T_7_11_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycle_RNI_0Z0Z_3_cascade_
T_8_8_wire_logic_cluster/lc_4/ltout
T_8_8_wire_logic_cluster/lc_5/in_2

End 

Net : SUSWARN_N_rep1
T_7_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g1_6
T_7_8_input_2_1
T_7_8_wire_logic_cluster/lc_1/in_2

T_7_8_wire_logic_cluster/lc_6/out
T_0_8_span12_horz_7
T_9_0_span12_vert_15
T_9_4_lc_trk_g2_0
T_9_4_wire_logic_cluster/lc_5/in_1

T_7_8_wire_logic_cluster/lc_6/out
T_0_8_span12_horz_7
T_9_0_span12_vert_15
T_9_2_lc_trk_g2_4
T_9_2_wire_logic_cluster/lc_6/in_0

T_7_8_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_41
T_8_6_sp4_h_l_9
T_12_6_sp4_h_l_9
T_12_6_lc_trk_g0_4
T_12_6_wire_logic_cluster/lc_7/in_3

T_7_8_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g1_6
T_7_9_wire_logic_cluster/lc_6/in_1

T_7_8_wire_logic_cluster/lc_6/out
T_7_6_sp4_v_t_41
T_8_6_sp4_h_l_9
T_11_6_sp4_v_t_44
T_11_7_lc_trk_g3_4
T_11_7_wire_logic_cluster/lc_4/in_3

T_7_8_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g1_6
T_7_8_wire_logic_cluster/lc_6/in_3

T_7_8_wire_logic_cluster/lc_6/out
T_6_8_sp12_h_l_0
T_12_8_lc_trk_g1_7
T_12_8_wire_logic_cluster/lc_5/in_1

T_7_8_wire_logic_cluster/lc_6/out
T_6_8_sp12_h_l_0
T_12_8_lc_trk_g1_7
T_12_8_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.dutycycle_RNIZ0Z_12
T_7_10_wire_logic_cluster/lc_2/out
T_7_9_sp4_v_t_36
T_7_12_lc_trk_g0_4
T_7_12_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.N_9_i_1_cascade_
T_7_10_wire_logic_cluster/lc_0/ltout
T_7_10_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.dutycycle_RNIZ0Z_8_cascade_
T_7_10_wire_logic_cluster/lc_1/ltout
T_7_10_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un54_sum_cry_3
T_6_15_wire_logic_cluster/lc_1/cout
T_6_15_wire_logic_cluster/lc_2/in_3

Net : POWERLED.N_4_0
T_8_12_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g3_7
T_8_12_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.dutycycle_RNI_3Z0Z_3_cascade_
T_12_9_wire_logic_cluster/lc_1/ltout
T_12_9_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un54_sum_cry_3_s
T_6_15_wire_logic_cluster/lc_1/out
T_7_11_sp4_v_t_38
T_6_12_lc_trk_g2_6
T_6_12_input_2_2
T_6_12_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.dutycycleZ1Z_3
T_12_10_wire_logic_cluster/lc_2/out
T_12_10_lc_trk_g0_2
T_12_10_input_2_0
T_12_10_wire_logic_cluster/lc_0/in_2

T_12_10_wire_logic_cluster/lc_2/out
T_12_10_lc_trk_g0_2
T_12_10_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.N_6_3_cascade_
T_8_12_wire_logic_cluster/lc_0/ltout
T_8_12_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.N_9_1_cascade_
T_8_12_wire_logic_cluster/lc_1/ltout
T_8_12_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.dutycycle_RNI_6Z0Z_3
T_7_9_wire_logic_cluster/lc_2/out
T_7_8_sp4_v_t_36
T_7_11_lc_trk_g0_4
T_7_11_input_2_4
T_7_11_wire_logic_cluster/lc_4/in_2

T_7_9_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g0_2
T_7_8_input_2_2
T_7_8_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un61_sum_i_8
T_5_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g3_2
T_4_10_input_2_7
T_4_10_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.countZ0Z_13_cascade_
T_6_13_wire_logic_cluster/lc_4/ltout
T_6_13_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un79_clk_100khzlto15_3_cascade_
T_6_13_wire_logic_cluster/lc_5/ltout
T_6_13_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.un79_clk_100khzlto15_6
T_6_13_wire_logic_cluster/lc_6/out
T_0_13_span12_horz_8
T_2_13_lc_trk_g0_4
T_2_13_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.un1_dutycycle_53_41_0_cascade_
T_9_13_wire_logic_cluster/lc_3/ltout
T_9_13_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un54_sum_cry_2
T_6_15_wire_logic_cluster/lc_0/cout
T_6_15_wire_logic_cluster/lc_1/in_3

Net : POWERLED.dutycycleZ0Z_11
T_8_9_wire_logic_cluster/lc_5/out
T_8_2_sp12_v_t_22
T_8_13_lc_trk_g3_2
T_8_13_wire_logic_cluster/lc_4/in_1

T_8_9_wire_logic_cluster/lc_5/out
T_8_2_sp12_v_t_22
T_8_13_lc_trk_g3_2
T_8_13_wire_logic_cluster/lc_0/in_1

T_8_9_wire_logic_cluster/lc_5/out
T_8_8_sp4_v_t_42
T_5_12_sp4_h_l_7
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_2/in_1

T_8_9_wire_logic_cluster/lc_5/out
T_8_8_sp4_v_t_42
T_7_12_lc_trk_g1_7
T_7_12_wire_logic_cluster/lc_5/in_1

T_8_9_wire_logic_cluster/lc_5/out
T_9_10_lc_trk_g2_5
T_9_10_input_2_5
T_9_10_wire_logic_cluster/lc_5/in_2

T_8_9_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g1_5
T_8_9_wire_logic_cluster/lc_3/in_3

T_8_9_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g2_5
T_7_9_wire_logic_cluster/lc_3/in_0

T_8_9_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_43
T_9_12_sp4_v_t_39
T_9_13_lc_trk_g3_7
T_9_13_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.dutycycle_RNI5FJ65Z0Z_13_cascade_
T_8_9_wire_logic_cluster/lc_4/ltout
T_8_9_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un54_sum_i
T_6_11_wire_logic_cluster/lc_7/out
T_6_12_lc_trk_g1_7
T_6_12_wire_logic_cluster/lc_1/in_1

End 

Net : v5s_enn
T_8_4_wire_logic_cluster/lc_1/out
T_8_2_sp4_v_t_47
T_8_6_lc_trk_g0_2
T_8_6_wire_logic_cluster/lc_3/in_3

T_8_4_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g1_1
T_8_5_wire_logic_cluster/lc_5/in_1

T_8_4_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g1_1
T_8_5_wire_logic_cluster/lc_2/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_8_5_lc_trk_g1_1
T_8_5_wire_logic_cluster/lc_3/in_3

T_8_4_wire_logic_cluster/lc_1/out
T_7_5_lc_trk_g1_1
T_7_5_wire_logic_cluster/lc_5/in_1

T_8_4_wire_logic_cluster/lc_1/out
T_9_1_sp4_v_t_43
T_9_2_lc_trk_g3_3
T_9_2_wire_logic_cluster/lc_1/in_1

T_8_4_wire_logic_cluster/lc_1/out
T_8_2_sp4_v_t_47
T_9_6_sp4_h_l_10
T_12_6_sp4_v_t_38
T_12_9_lc_trk_g0_6
T_12_9_wire_logic_cluster/lc_5/in_1

T_8_4_wire_logic_cluster/lc_1/out
T_8_2_sp4_v_t_47
T_9_6_sp4_h_l_10
T_12_6_sp4_v_t_38
T_12_10_sp4_v_t_43
T_11_11_lc_trk_g3_3
T_11_11_wire_logic_cluster/lc_0/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_sp4_h_l_7
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_44
T_2_8_lc_trk_g2_1
T_2_8_wire_logic_cluster/lc_4/in_3

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_sp4_h_l_7
T_4_4_sp4_h_l_3
T_3_4_sp4_v_t_44
T_2_8_lc_trk_g2_1
T_2_8_input_2_1
T_2_8_wire_logic_cluster/lc_1/in_2

T_8_4_wire_logic_cluster/lc_1/out
T_9_1_sp4_v_t_43
T_10_5_sp4_h_l_0
T_9_5_lc_trk_g1_0
T_9_5_input_2_7
T_9_5_wire_logic_cluster/lc_7/in_2

T_8_4_wire_logic_cluster/lc_1/out
T_8_2_sp4_v_t_47
T_9_6_sp4_h_l_10
T_12_6_sp4_v_t_38
T_11_8_lc_trk_g0_3
T_11_8_wire_logic_cluster/lc_3/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_9_1_sp4_v_t_43
T_10_5_sp4_h_l_0
T_11_5_lc_trk_g3_0
T_11_5_input_2_5
T_11_5_wire_logic_cluster/lc_5/in_2

T_8_4_wire_logic_cluster/lc_1/out
T_9_1_sp4_v_t_43
T_6_1_sp4_h_l_0
T_2_1_sp4_h_l_3
T_1_1_lc_trk_g0_3
T_1_1_wire_logic_cluster/lc_0/in_3

T_8_4_wire_logic_cluster/lc_1/out
T_8_2_sp4_v_t_47
T_9_6_sp4_h_l_10
T_12_2_sp4_v_t_41
T_12_6_lc_trk_g1_4
T_12_6_wire_logic_cluster/lc_3/in_0

T_8_4_wire_logic_cluster/lc_1/out
T_8_2_sp4_v_t_47
T_9_6_sp4_h_l_10
T_12_6_sp4_v_t_38
T_12_8_lc_trk_g2_3
T_12_8_wire_logic_cluster/lc_6/in_1

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_sp4_h_l_7
T_4_4_sp4_h_l_3
T_0_4_span4_horz_19
T_0_4_span4_vert_t_15
T_0_8_span4_vert_t_15
T_0_11_lc_trk_g0_7
T_0_11_wire_io_cluster/io_1/D_OUT_0

T_8_4_wire_logic_cluster/lc_1/out
T_8_4_sp4_h_l_7
T_4_4_sp4_h_l_3
T_0_4_span4_horz_19
T_0_4_span4_vert_t_15
T_0_8_span4_vert_t_15
T_0_12_lc_trk_g1_3
T_0_12_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_43
T_8_6_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g3_3
T_9_7_wire_logic_cluster/lc_7/in_3

T_8_6_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g3_3
T_9_7_wire_logic_cluster/lc_4/in_0

T_8_6_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g1_3
T_8_7_wire_logic_cluster/lc_2/in_0

T_8_6_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g1_3
T_8_7_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_3/out
T_7_6_lc_trk_g3_3
T_7_6_wire_logic_cluster/lc_7/in_3

T_8_6_wire_logic_cluster/lc_3/out
T_9_7_lc_trk_g2_3
T_9_7_wire_logic_cluster/lc_2/in_1

End 

Net : RSMRSTn_fast
T_8_4_wire_logic_cluster/lc_4/out
T_8_4_lc_trk_g0_4
T_8_4_wire_logic_cluster/lc_1/in_3

T_8_4_wire_logic_cluster/lc_4/out
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_6/in_3

T_8_4_wire_logic_cluster/lc_4/out
T_8_3_sp4_v_t_40
T_8_7_sp4_v_t_36
T_7_9_lc_trk_g1_1
T_7_9_wire_logic_cluster/lc_6/in_0

T_8_4_wire_logic_cluster/lc_4/out
T_8_3_sp4_v_t_40
T_9_7_sp4_h_l_11
T_12_7_sp4_v_t_41
T_12_9_lc_trk_g3_4
T_12_9_wire_logic_cluster/lc_4/in_3

T_8_4_wire_logic_cluster/lc_4/out
T_8_3_sp4_v_t_40
T_9_7_sp4_h_l_11
T_12_7_sp4_v_t_41
T_11_10_lc_trk_g3_1
T_11_10_wire_logic_cluster/lc_5/in_1

T_8_4_wire_logic_cluster/lc_4/out
T_8_3_sp4_v_t_40
T_9_7_sp4_h_l_5
T_13_7_span4_horz_5
T_12_7_lc_trk_g1_5
T_12_7_input_2_0
T_12_7_wire_logic_cluster/lc_0/in_2

T_8_4_wire_logic_cluster/lc_4/out
T_8_3_sp4_v_t_40
T_9_7_sp4_h_l_11
T_12_7_sp4_v_t_46
T_12_8_lc_trk_g3_6
T_12_8_wire_logic_cluster/lc_2/in_3

T_8_4_wire_logic_cluster/lc_4/out
T_8_3_sp4_v_t_40
T_9_7_sp4_h_l_11
T_12_7_sp4_v_t_46
T_11_10_lc_trk_g3_6
T_11_10_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.count_offZ0Z_13_cascade_
T_12_4_wire_logic_cluster/lc_1/ltout
T_12_4_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un1_dutycycle_53_cry_11
T_7_12_wire_logic_cluster/lc_3/cout
T_7_12_wire_logic_cluster/lc_4/in_3

Net : POWERLED.mult1_un61_sum
T_7_12_wire_logic_cluster/lc_4/out
T_6_12_lc_trk_g3_4
T_6_12_wire_logic_cluster/lc_0/in_1

T_7_12_wire_logic_cluster/lc_4/out
T_7_8_sp4_v_t_45
T_6_9_lc_trk_g3_5
T_6_9_wire_logic_cluster/lc_5/in_3

End 

Net : COUNTER.tmp_0_fast_RNI0RLUZ0Z1
T_8_5_wire_logic_cluster/lc_0/out
T_8_6_lc_trk_g1_0
T_8_6_input_2_3
T_8_6_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.func_state_RNI2MQDZ0Z_1
T_11_10_wire_logic_cluster/lc_3/out
T_5_10_sp12_h_l_1
T_7_10_lc_trk_g1_6
T_7_10_wire_logic_cluster/lc_4/in_1

T_11_10_wire_logic_cluster/lc_3/out
T_12_6_sp4_v_t_42
T_9_6_sp4_h_l_1
T_8_6_lc_trk_g1_1
T_8_6_wire_logic_cluster/lc_7/in_3

T_11_10_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g1_3
T_11_9_wire_logic_cluster/lc_1/in_3

T_11_10_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g1_3
T_11_9_wire_logic_cluster/lc_4/in_0

T_11_10_wire_logic_cluster/lc_3/out
T_12_6_sp4_v_t_42
T_9_6_sp4_h_l_1
T_8_6_sp4_v_t_36
T_8_9_lc_trk_g0_4
T_8_9_wire_logic_cluster/lc_3/in_1

T_11_10_wire_logic_cluster/lc_3/out
T_12_6_sp4_v_t_42
T_11_8_lc_trk_g0_7
T_11_8_input_2_1
T_11_8_wire_logic_cluster/lc_1/in_2

T_11_10_wire_logic_cluster/lc_3/out
T_11_7_sp4_v_t_46
T_12_7_sp4_h_l_4
T_11_7_lc_trk_g0_4
T_11_7_wire_logic_cluster/lc_5/in_1

T_11_10_wire_logic_cluster/lc_3/out
T_5_10_sp12_h_l_1
T_7_10_lc_trk_g1_6
T_7_10_wire_logic_cluster/lc_3/in_0

T_11_10_wire_logic_cluster/lc_3/out
T_12_6_sp4_v_t_42
T_9_6_sp4_h_l_1
T_8_6_lc_trk_g1_1
T_8_6_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.N_421
T_7_10_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g3_4
T_8_11_wire_logic_cluster/lc_0/in_1

T_7_10_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_44
T_9_6_sp4_h_l_9
T_12_2_sp4_v_t_38
T_12_5_lc_trk_g1_6
T_12_5_wire_logic_cluster/lc_3/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g3_4
T_8_11_wire_logic_cluster/lc_5/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_7_9_sp4_v_t_40
T_8_9_sp4_h_l_5
T_9_9_lc_trk_g2_5
T_9_9_wire_logic_cluster/lc_3/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_44
T_9_10_sp4_h_l_3
T_9_10_lc_trk_g0_6
T_9_10_wire_logic_cluster/lc_4/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_44
T_9_10_sp4_h_l_3
T_9_10_lc_trk_g1_6
T_9_10_wire_logic_cluster/lc_1/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_44
T_9_10_sp4_h_l_3
T_9_10_lc_trk_g1_6
T_9_10_wire_logic_cluster/lc_3/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_8_6_sp4_v_t_44
T_9_10_sp4_h_l_3
T_9_10_lc_trk_g0_6
T_9_10_wire_logic_cluster/lc_2/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_41
T_8_13_lc_trk_g1_4
T_8_13_wire_logic_cluster/lc_6/in_1

T_7_10_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g2_4
T_8_9_wire_logic_cluster/lc_5/in_3

T_7_10_wire_logic_cluster/lc_4/out
T_8_9_sp4_v_t_41
T_8_13_lc_trk_g1_4
T_8_13_input_2_1
T_8_13_wire_logic_cluster/lc_1/in_2

T_7_10_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g2_4
T_8_9_wire_logic_cluster/lc_1/in_3

T_7_10_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g3_4
T_8_11_wire_logic_cluster/lc_2/in_1

T_7_10_wire_logic_cluster/lc_4/out
T_8_11_lc_trk_g3_4
T_8_11_input_2_1
T_8_11_wire_logic_cluster/lc_1/in_2

T_7_10_wire_logic_cluster/lc_4/out
T_7_2_sp12_v_t_23
T_7_6_lc_trk_g3_0
T_7_6_wire_logic_cluster/lc_2/in_3

T_7_10_wire_logic_cluster/lc_4/out
T_7_2_sp12_v_t_23
T_7_6_lc_trk_g2_0
T_7_6_input_2_6
T_7_6_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.func_state
T_11_5_wire_logic_cluster/lc_2/out
T_11_3_sp12_v_t_23
T_11_10_lc_trk_g3_3
T_11_10_wire_logic_cluster/lc_3/in_3

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_10_5_sp4_v_t_38
T_9_6_lc_trk_g2_6
T_9_6_input_2_0
T_9_6_wire_logic_cluster/lc_0/in_2

T_11_5_wire_logic_cluster/lc_2/out
T_11_3_sp12_v_t_23
T_11_11_lc_trk_g3_0
T_11_11_wire_logic_cluster/lc_4/in_1

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_7_5_sp4_h_l_9
T_7_5_lc_trk_g0_4
T_7_5_wire_logic_cluster/lc_1/in_1

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_7_5_sp4_h_l_9
T_7_5_lc_trk_g0_4
T_7_5_wire_logic_cluster/lc_3/in_1

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_10_1_sp4_v_t_39
T_9_3_lc_trk_g0_2
T_9_3_wire_logic_cluster/lc_3/in_3

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_10_1_sp4_v_t_39
T_9_4_lc_trk_g2_7
T_9_4_wire_logic_cluster/lc_7/in_0

T_11_5_wire_logic_cluster/lc_2/out
T_12_5_lc_trk_g0_2
T_12_5_wire_logic_cluster/lc_1/in_1

T_11_5_wire_logic_cluster/lc_2/out
T_11_3_sp12_v_t_23
T_11_7_lc_trk_g2_0
T_11_7_wire_logic_cluster/lc_2/in_0

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_10_1_sp4_v_t_39
T_9_4_lc_trk_g2_7
T_9_4_wire_logic_cluster/lc_2/in_1

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_10_1_sp4_v_t_39
T_9_4_lc_trk_g2_7
T_9_4_wire_logic_cluster/lc_6/in_1

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_10_5_sp4_v_t_38
T_11_9_sp4_h_l_9
T_12_9_lc_trk_g3_1
T_12_9_wire_logic_cluster/lc_3/in_1

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_10_5_sp4_v_t_38
T_11_9_sp4_h_l_9
T_12_9_lc_trk_g2_1
T_12_9_wire_logic_cluster/lc_5/in_0

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_7_5_sp4_h_l_9
T_9_5_lc_trk_g2_4
T_9_5_wire_logic_cluster/lc_5/in_1

T_11_5_wire_logic_cluster/lc_2/out
T_11_3_sp12_v_t_23
T_11_13_lc_trk_g2_4
T_11_13_wire_logic_cluster/lc_0/in_0

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_7_5_sp4_h_l_9
T_9_5_lc_trk_g2_4
T_9_5_wire_logic_cluster/lc_0/in_0

T_11_5_wire_logic_cluster/lc_2/out
T_11_3_sp12_v_t_23
T_11_10_lc_trk_g2_3
T_11_10_wire_logic_cluster/lc_1/in_0

T_11_5_wire_logic_cluster/lc_2/out
T_11_3_sp12_v_t_23
T_11_7_lc_trk_g2_0
T_11_7_wire_logic_cluster/lc_0/in_0

T_11_5_wire_logic_cluster/lc_2/out
T_11_3_sp12_v_t_23
T_11_8_lc_trk_g2_7
T_11_8_wire_logic_cluster/lc_4/in_1

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_7_5_sp4_h_l_9
T_9_5_lc_trk_g2_4
T_9_5_wire_logic_cluster/lc_7/in_1

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_10_5_sp4_v_t_38
T_9_6_lc_trk_g2_6
T_9_6_wire_logic_cluster/lc_5/in_1

T_11_5_wire_logic_cluster/lc_2/out
T_12_4_sp4_v_t_37
T_12_8_sp4_v_t_37
T_12_11_lc_trk_g0_5
T_12_11_wire_logic_cluster/lc_4/in_1

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_10_1_sp4_v_t_39
T_9_4_lc_trk_g2_7
T_9_4_wire_logic_cluster/lc_4/in_1

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_lc_trk_g1_2
T_11_5_wire_logic_cluster/lc_0/in_3

T_11_5_wire_logic_cluster/lc_2/out
T_12_4_sp4_v_t_37
T_12_7_lc_trk_g0_5
T_12_7_wire_logic_cluster/lc_4/in_3

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_lc_trk_g1_2
T_11_5_wire_logic_cluster/lc_4/in_1

T_11_5_wire_logic_cluster/lc_2/out
T_11_3_sp12_v_t_23
T_11_7_lc_trk_g2_0
T_11_7_wire_logic_cluster/lc_6/in_0

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_7_5_sp4_h_l_9
T_9_5_lc_trk_g2_4
T_9_5_wire_logic_cluster/lc_1/in_3

T_11_5_wire_logic_cluster/lc_2/out
T_11_3_sp12_v_t_23
T_11_8_lc_trk_g2_7
T_11_8_wire_logic_cluster/lc_5/in_0

T_11_5_wire_logic_cluster/lc_2/out
T_11_3_sp12_v_t_23
T_11_10_lc_trk_g2_3
T_11_10_wire_logic_cluster/lc_0/in_3

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_10_5_sp4_v_t_38
T_11_9_sp4_h_l_9
T_12_9_lc_trk_g3_1
T_12_9_input_2_0
T_12_9_wire_logic_cluster/lc_0/in_2

T_11_5_wire_logic_cluster/lc_2/out
T_11_5_sp4_h_l_9
T_10_1_sp4_v_t_39
T_9_2_lc_trk_g2_7
T_9_2_wire_logic_cluster/lc_4/in_3

T_11_5_wire_logic_cluster/lc_2/out
T_11_3_sp12_v_t_23
T_11_11_lc_trk_g3_0
T_11_11_wire_logic_cluster/lc_5/in_0

T_11_5_wire_logic_cluster/lc_2/out
T_11_3_sp12_v_t_23
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_1/in_3

T_11_5_wire_logic_cluster/lc_2/out
T_11_3_sp12_v_t_23
T_11_12_lc_trk_g3_7
T_11_12_wire_logic_cluster/lc_7/in_1

T_11_5_wire_logic_cluster/lc_2/out
T_11_3_sp12_v_t_23
T_11_13_lc_trk_g2_4
T_11_13_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.mult1_un61_sum_i
T_6_9_wire_logic_cluster/lc_5/out
T_6_2_sp12_v_t_22
T_6_11_lc_trk_g2_6
T_6_11_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.mult1_un61_sum_cry_2
T_6_12_wire_logic_cluster/lc_0/cout
T_6_12_wire_logic_cluster/lc_1/in_3

Net : POWERLED.un34_clk_100khz_11
T_11_2_wire_logic_cluster/lc_2/out
T_12_2_sp4_h_l_4
T_11_2_sp4_v_t_41
T_11_6_lc_trk_g0_4
T_11_6_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un68_sum
T_7_12_wire_logic_cluster/lc_3/out
T_6_11_lc_trk_g2_3
T_6_11_wire_logic_cluster/lc_0/in_1

T_7_12_wire_logic_cluster/lc_3/out
T_7_8_sp4_v_t_43
T_6_9_lc_trk_g3_3
T_6_9_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.un1_dutycycle_53_cry_10
T_7_12_wire_logic_cluster/lc_2/cout
T_7_12_wire_logic_cluster/lc_3/in_3

Net : POWERLED.dutycycle_0_5
T_8_8_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g0_0
T_8_8_wire_logic_cluster/lc_1/in_1

T_8_8_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g0_0
T_8_8_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.func_state_enZ0
T_8_5_wire_logic_cluster/lc_6/out
T_7_5_sp12_h_l_0
T_11_5_lc_trk_g0_3
T_11_5_wire_logic_cluster/lc_2/in_3

T_8_5_wire_logic_cluster/lc_6/out
T_7_5_sp12_h_l_0
T_11_5_lc_trk_g1_3
T_11_5_input_2_6
T_11_5_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.mult1_un68_sum_i
T_6_9_wire_logic_cluster/lc_7/out
T_6_10_lc_trk_g1_7
T_6_10_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.mult1_un68_sum_cry_2
T_6_11_wire_logic_cluster/lc_0/cout
T_6_11_wire_logic_cluster/lc_1/in_3

Net : POWERLED.mult1_un75_sum
T_7_12_wire_logic_cluster/lc_2/out
T_7_8_sp4_v_t_41
T_6_10_lc_trk_g1_4
T_6_10_wire_logic_cluster/lc_0/in_1

T_7_12_wire_logic_cluster/lc_2/out
T_7_12_sp4_h_l_9
T_6_8_sp4_v_t_39
T_5_10_lc_trk_g0_2
T_5_10_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.N_600
T_6_9_wire_logic_cluster/lc_0/out
T_6_5_sp4_v_t_37
T_7_5_sp4_h_l_0
T_8_5_lc_trk_g3_0
T_8_5_wire_logic_cluster/lc_6/in_1

T_6_9_wire_logic_cluster/lc_0/out
T_7_7_sp4_v_t_44
T_8_11_sp4_h_l_9
T_12_11_sp4_h_l_0
T_11_11_lc_trk_g1_0
T_11_11_wire_logic_cluster/lc_0/in_3

T_6_9_wire_logic_cluster/lc_0/out
T_6_5_sp4_v_t_37
T_7_5_sp4_h_l_0
T_9_5_lc_trk_g2_5
T_9_5_wire_logic_cluster/lc_4/in_3

T_6_9_wire_logic_cluster/lc_0/out
T_6_5_sp4_v_t_37
T_7_5_sp4_h_l_0
T_10_1_sp4_v_t_43
T_9_3_lc_trk_g0_6
T_9_3_input_2_0
T_9_3_wire_logic_cluster/lc_0/in_2

End 

Net : rsmrstn
T_9_1_wire_logic_cluster/lc_4/out
T_8_1_sp4_h_l_0
T_7_1_sp4_v_t_43
T_7_5_sp4_v_t_39
T_6_9_lc_trk_g1_2
T_6_9_wire_logic_cluster/lc_0/in_3

T_9_1_wire_logic_cluster/lc_4/out
T_8_1_sp4_h_l_0
T_11_1_sp4_v_t_37
T_12_5_sp4_h_l_0
T_12_5_lc_trk_g0_5
T_12_5_input_2_5
T_12_5_wire_logic_cluster/lc_5/in_2

T_9_1_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_24
T_9_3_sp4_v_t_38
T_8_6_lc_trk_g2_6
T_8_6_wire_logic_cluster/lc_7/in_1

T_9_1_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_24
T_9_3_sp4_v_t_38
T_9_7_sp4_v_t_43
T_10_11_sp4_h_l_0
T_11_11_lc_trk_g2_0
T_11_11_wire_logic_cluster/lc_1/in_3

T_9_1_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_24
T_9_3_lc_trk_g0_0
T_9_3_wire_logic_cluster/lc_3/in_1

T_9_1_wire_logic_cluster/lc_4/out
T_8_1_sp4_h_l_0
T_11_1_sp4_v_t_37
T_12_5_sp4_h_l_6
T_12_5_lc_trk_g1_3
T_12_5_wire_logic_cluster/lc_7/in_3

T_9_1_wire_logic_cluster/lc_4/out
T_8_1_sp4_h_l_0
T_11_1_sp4_v_t_37
T_11_5_sp4_v_t_38
T_11_7_lc_trk_g3_3
T_11_7_wire_logic_cluster/lc_1/in_1

T_9_1_wire_logic_cluster/lc_4/out
T_8_1_sp4_h_l_0
T_11_1_sp4_v_t_37
T_11_5_sp4_v_t_37
T_11_9_lc_trk_g0_0
T_11_9_wire_logic_cluster/lc_1/in_1

T_9_1_wire_logic_cluster/lc_4/out
T_8_1_sp4_h_l_0
T_11_1_sp4_v_t_37
T_11_5_sp4_v_t_37
T_11_9_lc_trk_g1_0
T_11_9_wire_logic_cluster/lc_4/in_1

T_9_1_wire_logic_cluster/lc_4/out
T_8_1_sp4_h_l_0
T_7_1_sp4_v_t_43
T_7_5_sp4_v_t_39
T_8_5_sp4_h_l_2
T_9_5_lc_trk_g3_2
T_9_5_input_2_3
T_9_5_wire_logic_cluster/lc_3/in_2

T_9_1_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_24
T_9_3_sp4_v_t_38
T_9_7_sp4_v_t_43
T_10_11_sp4_h_l_0
T_12_11_lc_trk_g2_5
T_12_11_wire_logic_cluster/lc_0/in_3

T_9_1_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_40
T_9_4_lc_trk_g0_5
T_9_4_wire_logic_cluster/lc_0/in_3

T_9_1_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_24
T_9_3_sp4_v_t_38
T_9_7_sp4_v_t_43
T_8_9_lc_trk_g1_6
T_8_9_wire_logic_cluster/lc_2/in_3

T_9_1_wire_logic_cluster/lc_4/out
T_9_0_span4_vert_40
T_9_4_sp4_v_t_36
T_10_8_sp4_h_l_7
T_12_8_lc_trk_g2_2
T_12_8_wire_logic_cluster/lc_1/in_1

T_9_1_wire_logic_cluster/lc_4/out
T_8_1_sp4_h_l_0
T_7_1_sp4_v_t_43
T_7_5_sp4_v_t_39
T_4_9_sp4_h_l_2
T_5_9_lc_trk_g3_2
T_5_9_wire_logic_cluster/lc_0/in_3

T_9_1_wire_logic_cluster/lc_4/out
T_8_1_sp4_h_l_0
T_11_1_sp4_v_t_37
T_11_5_sp4_v_t_38
T_11_9_sp4_v_t_43
T_11_13_lc_trk_g1_6
T_11_13_input_2_3
T_11_13_wire_logic_cluster/lc_3/in_2

T_9_1_wire_logic_cluster/lc_4/out
T_8_1_sp4_h_l_0
T_11_1_sp4_v_t_37
T_11_5_sp4_v_t_38
T_11_9_sp4_v_t_43
T_12_13_sp4_h_l_6
T_12_13_lc_trk_g0_3
T_12_13_input_2_1
T_12_13_wire_logic_cluster/lc_1/in_2

T_9_1_wire_logic_cluster/lc_4/out
T_8_1_sp4_h_l_0
T_7_1_sp4_v_t_43
T_7_5_sp4_v_t_39
T_4_9_sp4_h_l_2
T_3_9_sp4_v_t_39
T_3_13_sp4_v_t_40
T_3_17_lc_trk_g0_5
T_3_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : suswarn_n
T_5_9_wire_logic_cluster/lc_7/out
T_4_9_sp4_h_l_6
T_7_5_sp4_v_t_37
T_8_5_sp4_h_l_5
T_8_5_lc_trk_g0_0
T_8_5_wire_logic_cluster/lc_6/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_42
T_6_3_sp4_v_t_42
T_7_3_sp4_h_l_7
T_9_3_lc_trk_g3_2
T_9_3_wire_logic_cluster/lc_3/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_4_12_lc_trk_g2_3
T_4_12_wire_logic_cluster/lc_1/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_1/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_3/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_4_14_lc_trk_g0_2
T_4_14_wire_logic_cluster/lc_5/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_1/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_2_12_sp4_h_l_2
T_4_12_lc_trk_g3_7
T_4_12_wire_logic_cluster/lc_4/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_6/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_4_9_sp4_h_l_6
T_7_5_sp4_v_t_37
T_7_1_sp4_v_t_38
T_7_0_span4_vert_3
T_7_1_lc_trk_g0_3
T_7_1_wire_logic_cluster/lc_4/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_4_9_sp4_h_l_6
T_3_9_sp4_v_t_43
T_2_13_lc_trk_g1_6
T_2_13_wire_logic_cluster/lc_1/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_4_9_sp4_h_l_6
T_7_5_sp4_v_t_37
T_7_1_sp4_v_t_38
T_7_0_span4_vert_3
T_7_1_lc_trk_g0_3
T_7_1_wire_logic_cluster/lc_1/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_5_15_lc_trk_g0_7
T_5_15_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_42
T_6_11_sp4_v_t_42
T_6_14_lc_trk_g1_2
T_6_14_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_5_15_lc_trk_g0_7
T_5_15_wire_logic_cluster/lc_7/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_5_15_lc_trk_g0_7
T_5_15_wire_logic_cluster/lc_1/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_42
T_6_11_sp4_v_t_42
T_3_15_sp4_h_l_7
T_4_15_lc_trk_g3_7
T_4_15_wire_logic_cluster/lc_7/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_42
T_6_11_sp4_v_t_42
T_3_15_sp4_h_l_7
T_4_15_lc_trk_g3_7
T_4_15_wire_logic_cluster/lc_1/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_3_9_sp12_h_l_1
T_2_0_span12_vert_17
T_2_5_lc_trk_g2_1
T_2_5_wire_logic_cluster/lc_0/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_5_14_lc_trk_g2_2
T_5_14_wire_logic_cluster/lc_7/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_42
T_6_11_sp4_v_t_42
T_6_13_lc_trk_g2_7
T_6_13_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_2_8_sp4_h_l_5
T_2_8_lc_trk_g1_0
T_2_8_wire_logic_cluster/lc_6/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_42
T_6_11_sp4_v_t_42
T_3_15_sp4_h_l_7
T_4_15_lc_trk_g3_7
T_4_15_wire_logic_cluster/lc_5/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_4_9_sp4_h_l_6
T_3_5_sp4_v_t_43
T_2_7_lc_trk_g1_6
T_2_7_wire_logic_cluster/lc_0/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g1_7
T_5_9_wire_logic_cluster/lc_1/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_42
T_6_3_sp4_v_t_42
T_6_4_lc_trk_g3_2
T_6_4_wire_logic_cluster/lc_4/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_4_9_sp4_h_l_6
T_7_5_sp4_v_t_37
T_7_1_sp4_v_t_45
T_7_2_lc_trk_g2_5
T_7_2_wire_logic_cluster/lc_0/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_4_16_lc_trk_g1_2
T_4_16_wire_logic_cluster/lc_5/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_42
T_6_3_sp4_v_t_42
T_7_3_sp4_h_l_7
T_10_3_sp4_v_t_37
T_9_4_lc_trk_g2_5
T_9_4_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_42
T_6_11_sp4_v_t_42
T_6_13_lc_trk_g2_7
T_6_13_wire_logic_cluster/lc_5/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_4_13_lc_trk_g2_7
T_4_13_input_2_3
T_4_13_wire_logic_cluster/lc_3/in_2

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_4/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_4_9_sp4_h_l_6
T_3_9_sp4_v_t_43
T_2_13_lc_trk_g1_6
T_2_13_input_2_5
T_2_13_wire_logic_cluster/lc_5/in_2

T_5_9_wire_logic_cluster/lc_7/out
T_4_9_sp4_h_l_6
T_3_9_sp4_v_t_43
T_2_13_lc_trk_g1_6
T_2_13_wire_logic_cluster/lc_7/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_4_9_sp4_h_l_6
T_3_9_sp4_v_t_43
T_0_13_span4_horz_22
T_1_13_lc_trk_g3_3
T_1_13_input_2_0
T_1_13_wire_logic_cluster/lc_0/in_2

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_2_12_sp4_h_l_2
T_4_12_lc_trk_g3_7
T_4_12_wire_logic_cluster/lc_3/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_5_9_lc_trk_g1_7
T_5_9_wire_logic_cluster/lc_7/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_0/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_6_7_sp4_v_t_42
T_6_11_sp4_v_t_42
T_6_13_lc_trk_g2_7
T_6_13_wire_logic_cluster/lc_0/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_4_13_lc_trk_g2_7
T_4_13_wire_logic_cluster/lc_7/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_4_14_lc_trk_g0_2
T_4_14_input_2_0
T_4_14_wire_logic_cluster/lc_0/in_2

T_5_9_wire_logic_cluster/lc_7/out
T_4_9_sp4_h_l_6
T_3_9_sp4_v_t_43
T_2_13_lc_trk_g1_6
T_2_13_wire_logic_cluster/lc_2/in_3

T_5_9_wire_logic_cluster/lc_7/out
T_5_8_sp4_v_t_46
T_5_12_sp4_v_t_39
T_4_16_lc_trk_g1_2
T_4_16_wire_logic_cluster/lc_3/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_4_9_sp4_h_l_6
T_3_5_sp4_v_t_43
T_0_5_span4_horz_19
T_0_1_span4_vert_t_15
T_0_3_lc_trk_g1_3
T_0_3_wire_io_cluster/io_0/D_OUT_0

End 

Net : POWERLED.un1_dutycycle_53_cry_9
T_7_12_wire_logic_cluster/lc_1/cout
T_7_12_wire_logic_cluster/lc_2/in_3

Net : VCCST_EN_i_1
T_9_5_wire_logic_cluster/lc_6/out
T_9_5_sp4_h_l_1
T_11_5_lc_trk_g3_4
T_11_5_wire_logic_cluster/lc_2/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_10_2_sp4_v_t_37
T_10_0_span4_vert_14
T_9_2_lc_trk_g1_3
T_9_2_wire_logic_cluster/lc_7/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_sp4_h_l_1
T_13_5_span4_horz_9
T_12_5_lc_trk_g0_1
T_12_5_wire_logic_cluster/lc_1/in_0

T_9_5_wire_logic_cluster/lc_6/out
T_8_5_sp4_h_l_4
T_4_5_sp4_h_l_7
T_3_5_sp4_v_t_42
T_2_9_lc_trk_g1_7
T_2_9_wire_logic_cluster/lc_3/in_3

T_9_5_wire_logic_cluster/lc_6/out
T_9_0_span12_vert_20
T_10_11_sp12_h_l_0
T_12_11_lc_trk_g0_7
T_12_11_wire_logic_cluster/lc_2/in_3

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_sp4_h_l_1
T_12_5_sp4_v_t_36
T_12_9_sp4_v_t_36
T_12_12_lc_trk_g1_4
T_12_12_wire_logic_cluster/lc_6/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_sp4_h_l_1
T_11_5_lc_trk_g3_4
T_11_5_wire_logic_cluster/lc_6/in_1

T_9_5_wire_logic_cluster/lc_6/out
T_8_6_lc_trk_g1_6
T_8_6_wire_logic_cluster/lc_2/in_3

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_sp4_h_l_1
T_12_5_sp4_v_t_36
T_11_7_lc_trk_g0_1
T_11_7_wire_logic_cluster/lc_5/in_0

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_sp4_h_l_1
T_12_5_sp4_v_t_36
T_12_9_lc_trk_g0_1
T_12_9_wire_logic_cluster/lc_7/in_0

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_sp4_h_l_1
T_12_5_sp4_v_t_36
T_12_9_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_input_2_5
T_11_12_wire_logic_cluster/lc_5/in_2

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_sp4_h_l_1
T_12_5_sp4_v_t_36
T_12_9_sp4_v_t_44
T_11_12_lc_trk_g3_4
T_11_12_input_2_3
T_11_12_wire_logic_cluster/lc_3/in_2

T_9_5_wire_logic_cluster/lc_6/out
T_9_0_span12_vert_20
T_10_11_sp12_h_l_0
T_12_11_lc_trk_g0_7
T_12_11_wire_logic_cluster/lc_7/in_0

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_sp4_h_l_1
T_12_5_sp4_v_t_36
T_12_9_sp4_v_t_36
T_11_13_lc_trk_g1_1
T_11_13_wire_logic_cluster/lc_5/in_3

T_9_5_wire_logic_cluster/lc_6/out
T_9_5_sp4_h_l_1
T_12_5_sp4_v_t_36
T_12_9_sp4_v_t_36
T_11_13_lc_trk_g1_1
T_11_13_wire_logic_cluster/lc_1/in_3

T_9_5_wire_logic_cluster/lc_6/out
T_9_0_span12_vert_20
T_0_11_span12_horz_7
T_3_11_sp4_h_l_7
T_2_11_sp4_v_t_36
T_2_15_sp4_v_t_36
T_1_16_lc_trk_g2_4
T_1_16_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.func_stateZ0Z_1
T_11_5_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g2_6
T_11_5_wire_logic_cluster/lc_2/in_0

T_11_5_wire_logic_cluster/lc_6/out
T_11_5_lc_trk_g2_6
T_11_5_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.count_offZ0Z_9_cascade_
T_11_2_wire_logic_cluster/lc_1/ltout
T_11_2_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.N_430_cascade_
T_8_5_wire_logic_cluster/lc_4/ltout
T_8_5_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.dutycycleZ1Z_2
T_7_4_wire_logic_cluster/lc_0/out
T_7_4_lc_trk_g0_0
T_7_4_wire_logic_cluster/lc_1/in_1

T_7_4_wire_logic_cluster/lc_0/out
T_7_4_lc_trk_g0_0
T_7_4_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.un34_clk_100khz_8_cascade_
T_11_6_wire_logic_cluster/lc_4/ltout
T_11_6_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.un79_clk_100khzlto6_0_cascade_
T_2_13_wire_logic_cluster/lc_5/ltout
T_2_13_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.count_1_5
T_2_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g0_0
T_2_13_wire_logic_cluster/lc_5/in_1

T_2_13_wire_logic_cluster/lc_0/out
T_2_13_lc_trk_g0_0
T_2_13_input_2_2
T_2_13_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.dutycycleZ0Z_15
T_8_11_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g3_1
T_8_11_wire_logic_cluster/lc_0/in_0

T_8_11_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g3_1
T_8_11_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.un79_clk_100khzlt6
T_4_13_wire_logic_cluster/lc_4/out
T_3_13_sp4_h_l_0
T_2_13_lc_trk_g1_0
T_2_13_wire_logic_cluster/lc_6/in_1

T_4_13_wire_logic_cluster/lc_4/out
T_2_13_sp4_h_l_5
T_1_13_lc_trk_g1_5
T_1_13_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.un79_clk_100khzlto4_0_cascade_
T_4_13_wire_logic_cluster/lc_3/ltout
T_4_13_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.un1_count_clk_2_cry_14
T_8_16_wire_logic_cluster/lc_5/cout
T_8_16_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.func_state_RNI_0Z0Z_1
T_9_5_wire_logic_cluster/lc_0/out
T_10_2_sp4_v_t_41
T_10_6_sp4_v_t_41
T_11_10_sp4_h_l_4
T_11_10_lc_trk_g0_1
T_11_10_input_2_1
T_11_10_wire_logic_cluster/lc_1/in_2

T_9_5_wire_logic_cluster/lc_0/out
T_10_2_sp4_v_t_41
T_10_6_sp4_v_t_41
T_9_8_lc_trk_g0_4
T_9_8_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.count_clk_en_0
T_11_11_wire_logic_cluster/lc_0/out
T_10_11_sp4_h_l_8
T_9_11_sp4_v_t_39
T_8_14_lc_trk_g2_7
T_8_14_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.count_clk_1_15
T_8_16_wire_logic_cluster/lc_6/out
T_8_13_sp4_v_t_36
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_5/in_3

T_8_16_wire_logic_cluster/lc_6/out
T_8_13_sp4_v_t_36
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.N_2075_tz_tz
T_11_10_wire_logic_cluster/lc_1/out
T_11_11_lc_trk_g0_1
T_11_11_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.un1_count_clk_2_axb_14
T_8_16_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g3_7
T_8_16_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.count_clk_en
T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_11_14_sp4_v_t_44
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_4/in_3

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_9_14_lc_trk_g2_1
T_9_14_wire_logic_cluster/lc_2/in_1

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_4_14_sp4_h_l_0
T_6_14_lc_trk_g3_5
T_6_14_wire_logic_cluster/lc_5/in_1

T_8_14_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_4/in_1

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_4_14_sp4_h_l_0
T_6_14_lc_trk_g3_5
T_6_14_wire_logic_cluster/lc_7/in_1

T_8_14_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_5/in_0

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_7_14_lc_trk_g0_1
T_7_14_wire_logic_cluster/lc_0/in_1

T_8_14_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_1/in_0

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_4_14_sp4_h_l_0
T_6_14_lc_trk_g3_5
T_6_14_wire_logic_cluster/lc_6/in_0

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_11_14_sp4_v_t_44
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_0/in_3

T_8_14_wire_logic_cluster/lc_2/out
T_9_13_sp4_v_t_37
T_9_16_lc_trk_g1_5
T_9_16_wire_logic_cluster/lc_5/in_1

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_8_14_lc_trk_g1_4
T_8_14_wire_logic_cluster/lc_0/in_1

T_8_14_wire_logic_cluster/lc_2/out
T_9_13_sp4_v_t_37
T_8_16_lc_trk_g2_5
T_8_16_wire_logic_cluster/lc_7/in_0

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_7_10_sp4_v_t_39
T_7_6_sp4_v_t_47
T_6_8_lc_trk_g2_2
T_6_8_wire_logic_cluster/lc_2/cen

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_7_14_sp4_v_t_38
T_7_16_lc_trk_g3_3
T_7_16_wire_logic_cluster/lc_5/cen

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_11_14_sp4_v_t_39
T_12_14_sp4_h_l_7
T_12_14_lc_trk_g0_2
T_12_14_wire_logic_cluster/lc_4/cen

T_8_14_wire_logic_cluster/lc_2/out
T_9_10_sp4_v_t_40
T_10_14_sp4_h_l_11
T_9_14_sp4_v_t_46
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_0/cen

T_8_14_wire_logic_cluster/lc_2/out
T_9_10_sp4_v_t_40
T_10_14_sp4_h_l_11
T_9_14_sp4_v_t_46
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_0/cen

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_11_14_sp4_v_t_44
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_6/in_3

T_8_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g2_2
T_7_14_wire_logic_cluster/lc_0/cen

T_8_14_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_1/cen

T_8_14_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_1/cen

T_8_14_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g2_2
T_9_15_wire_logic_cluster/lc_1/cen

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g2_2
T_8_14_wire_logic_cluster/lc_4/cen

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g2_2
T_8_14_wire_logic_cluster/lc_4/cen

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g2_2
T_8_14_wire_logic_cluster/lc_4/cen

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_lc_trk_g2_2
T_8_14_wire_logic_cluster/lc_4/cen

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_11_14_sp4_v_t_39
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_0/cen

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_11_14_sp4_v_t_39
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_0/cen

T_8_14_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g0_2
T_9_14_wire_logic_cluster/lc_3/cen

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_8_14_lc_trk_g1_4
T_8_14_wire_logic_cluster/lc_6/in_3

T_8_14_wire_logic_cluster/lc_2/out
T_8_14_sp4_h_l_9
T_9_14_lc_trk_g2_1
T_9_14_input_2_5
T_9_14_wire_logic_cluster/lc_5/in_2

T_8_14_wire_logic_cluster/lc_2/out
T_9_13_sp4_v_t_37
T_9_16_lc_trk_g1_5
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

T_8_14_wire_logic_cluster/lc_2/out
T_9_13_sp4_v_t_37
T_9_16_lc_trk_g1_5
T_9_16_input_2_2
T_9_16_wire_logic_cluster/lc_2/in_2

T_8_14_wire_logic_cluster/lc_2/out
T_9_13_sp4_v_t_37
T_9_16_lc_trk_g1_5
T_9_16_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.un1_count_clk_2_cry_2
T_8_15_wire_logic_cluster/lc_1/cout
T_8_15_wire_logic_cluster/lc_2/in_3

Net : POWERLED.un1_count_clk_2_cry_2_c_RNIMDIZ0Z2
T_8_15_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_2/in_3

T_8_15_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_1/in_0

T_8_15_wire_logic_cluster/lc_2/out
T_9_14_lc_trk_g3_2
T_9_14_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.count_clk_1_14
T_8_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g1_5
T_8_16_wire_logic_cluster/lc_7/in_3

T_8_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g0_5
T_9_16_wire_logic_cluster/lc_6/in_3

T_8_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g0_5
T_9_16_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.count_clkZ0Z_0
T_11_16_wire_logic_cluster/lc_4/out
T_11_15_sp4_v_t_40
T_8_15_sp4_h_l_5
T_8_15_lc_trk_g0_0
T_8_15_input_2_0
T_8_15_wire_logic_cluster/lc_0/in_2

T_11_16_wire_logic_cluster/lc_4/out
T_12_12_sp4_v_t_44
T_12_14_lc_trk_g3_1
T_12_14_wire_logic_cluster/lc_1/in_1

T_11_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g2_4
T_11_16_wire_logic_cluster/lc_7/in_1

T_11_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g2_4
T_11_16_wire_logic_cluster/lc_3/in_1

T_11_16_wire_logic_cluster/lc_4/out
T_10_16_sp4_h_l_0
T_9_16_lc_trk_g0_0
T_9_16_input_2_4
T_9_16_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.un1_count_clk_2_cry_3_c_RNINFJZ0Z2
T_8_15_wire_logic_cluster/lc_3/out
T_8_14_sp4_v_t_38
T_5_14_sp4_h_l_9
T_6_14_lc_trk_g3_1
T_6_14_wire_logic_cluster/lc_5/in_3

T_8_15_wire_logic_cluster/lc_3/out
T_8_14_lc_trk_g1_3
T_8_14_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.count_clkZ0Z_3
T_9_14_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g1_2
T_8_15_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.un1_count_clk_2_cry_3
T_8_15_wire_logic_cluster/lc_2/cout
T_8_15_wire_logic_cluster/lc_3/in_3

Net : POWERLED.count_clkZ0Z_4
T_6_14_wire_logic_cluster/lc_5/out
T_5_14_sp4_h_l_2
T_8_14_sp4_v_t_42
T_8_15_lc_trk_g2_2
T_8_15_wire_logic_cluster/lc_3/in_1

T_6_14_wire_logic_cluster/lc_5/out
T_7_14_sp4_h_l_10
T_9_14_lc_trk_g2_7
T_9_14_wire_logic_cluster/lc_6/in_1

T_6_14_wire_logic_cluster/lc_5/out
T_7_14_sp4_h_l_10
T_9_14_lc_trk_g3_7
T_9_14_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.un1_count_clk_2_cry_4
T_8_15_wire_logic_cluster/lc_3/cout
T_8_15_wire_logic_cluster/lc_4/in_3

Net : POWERLED.un1_count_clk_2_cry_4_c_RNIOHKZ0Z2
T_8_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g1_4
T_9_15_wire_logic_cluster/lc_4/in_3

T_8_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g1_4
T_9_15_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.un1_count_clk_2_cry_13
T_8_16_wire_logic_cluster/lc_4/cout
T_8_16_wire_logic_cluster/lc_5/in_3

Net : POWERLED.un1_count_clk_2_cry_5
T_8_15_wire_logic_cluster/lc_4/cout
T_8_15_wire_logic_cluster/lc_5/in_3

Net : POWERLED.un1_count_clk_2_cry_5_c_RNIPJLZ0Z2
T_8_15_wire_logic_cluster/lc_5/out
T_9_14_sp4_v_t_43
T_6_14_sp4_h_l_6
T_6_14_lc_trk_g1_3
T_6_14_wire_logic_cluster/lc_7/in_3

T_8_15_wire_logic_cluster/lc_5/out
T_8_8_sp12_v_t_22
T_0_8_span12_horz_9
T_6_8_lc_trk_g1_5
T_6_8_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.un1_count_clk_2_cry_6
T_8_15_wire_logic_cluster/lc_5/cout
T_8_15_wire_logic_cluster/lc_6/in_3

Net : POWERLED.un1_count_clk_2_cry_6_c_RNIQLMZ0Z2
T_8_15_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g0_6
T_9_15_wire_logic_cluster/lc_5/in_3

T_8_15_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g0_6
T_9_15_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.count_clkZ0Z_5
T_9_15_wire_logic_cluster/lc_4/out
T_8_15_lc_trk_g3_4
T_8_15_wire_logic_cluster/lc_4/in_1

T_9_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_2/in_0

T_9_15_wire_logic_cluster/lc_4/out
T_9_15_lc_trk_g0_4
T_9_15_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.count_clkZ0Z_6
T_6_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_3
T_9_14_sp4_v_t_38
T_8_15_lc_trk_g2_6
T_8_15_wire_logic_cluster/lc_5/in_1

T_6_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_3
T_10_14_sp4_h_l_3
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_6/in_0

T_6_14_wire_logic_cluster/lc_7/out
T_6_14_sp4_h_l_3
T_10_14_sp4_h_l_3
T_9_14_lc_trk_g1_3
T_9_14_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.un1_count_clk_2_cry_7_cZ0
T_8_15_wire_logic_cluster/lc_6/cout
T_8_15_wire_logic_cluster/lc_7/in_3

Net : POWERLED.count_clkZ0Z_11
T_11_16_wire_logic_cluster/lc_0/out
T_8_16_sp12_h_l_0
T_8_16_lc_trk_g0_3
T_8_16_wire_logic_cluster/lc_2/in_1

T_11_16_wire_logic_cluster/lc_0/out
T_8_16_sp12_h_l_0
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.count_clk_1_13
T_8_16_wire_logic_cluster/lc_4/out
T_9_12_sp4_v_t_44
T_8_14_lc_trk_g2_1
T_8_14_wire_logic_cluster/lc_0/in_3

T_8_16_wire_logic_cluster/lc_4/out
T_9_12_sp4_v_t_44
T_8_14_lc_trk_g2_1
T_8_14_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.un1_count_clk_2_cry_11
T_8_16_wire_logic_cluster/lc_2/cout
T_8_16_wire_logic_cluster/lc_3/in_3

Net : bfn_8_16_0_
T_8_16_wire_logic_cluster/carry_in_mux/cout
T_8_16_wire_logic_cluster/lc_0/in_3

Net : POWERLED.count_clkZ0Z_8
T_7_14_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g2_0
T_8_15_wire_logic_cluster/lc_7/in_1

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_5
T_9_14_lc_trk_g2_0
T_9_14_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.count_clkZ0Z_7
T_9_15_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g2_5
T_8_15_wire_logic_cluster/lc_6/in_1

T_9_15_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_4/in_1

T_9_15_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.un1_count_clk_2_cry_10_c_RNI50BZ0Z2
T_8_16_wire_logic_cluster/lc_2/out
T_3_16_sp12_h_l_0
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_0/in_1

T_8_16_wire_logic_cluster/lc_2/out
T_3_16_sp12_h_l_0
T_11_16_lc_trk_g0_3
T_11_16_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.un1_count_clk_2_cry_7_c_RNIRNNZ0Z2
T_8_15_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g2_7
T_7_14_wire_logic_cluster/lc_0/in_3

T_8_15_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g2_7
T_7_14_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.un1_count_clk_2_cry_8_c_RNISPOZ0Z2
T_8_16_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g2_0
T_9_15_wire_logic_cluster/lc_1/in_3

T_8_16_wire_logic_cluster/lc_0/out
T_9_15_lc_trk_g2_0
T_9_15_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.count_clk_1_12
T_8_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_5/in_3

T_8_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_1/in_3

T_8_16_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.count_clkZ0Z_13
T_8_14_wire_logic_cluster/lc_0/out
T_8_12_sp4_v_t_45
T_8_16_lc_trk_g1_0
T_8_16_wire_logic_cluster/lc_4/in_1

T_8_14_wire_logic_cluster/lc_0/out
T_8_12_sp4_v_t_45
T_9_16_sp4_h_l_2
T_9_16_lc_trk_g0_7
T_9_16_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.un1_count_clk_2_axb_10
T_6_14_wire_logic_cluster/lc_6/out
T_6_14_sp4_h_l_1
T_9_14_sp4_v_t_36
T_8_16_lc_trk_g1_1
T_8_16_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.un1_count_clk_2_cry_10
T_8_16_wire_logic_cluster/lc_1/cout
T_8_16_wire_logic_cluster/lc_2/in_3

Net : POWERLED.un1_count_clk_2_axb_12
T_9_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g3_5
T_8_16_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.count_clkZ0Z_9
T_9_15_wire_logic_cluster/lc_1/out
T_8_16_lc_trk_g0_1
T_8_16_wire_logic_cluster/lc_0/in_1

T_9_15_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g0_1
T_9_15_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.count_clk_1_10
T_8_16_wire_logic_cluster/lc_1/out
T_8_14_sp4_v_t_47
T_5_14_sp4_h_l_10
T_6_14_lc_trk_g3_2
T_6_14_wire_logic_cluster/lc_6/in_3

T_8_16_wire_logic_cluster/lc_1/out
T_7_16_lc_trk_g3_1
T_7_16_wire_logic_cluster/lc_1/in_3

T_8_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g1_1
T_9_16_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.un1_count_clk_2_cry_9_cZ0
T_8_16_wire_logic_cluster/lc_0/cout
T_8_16_wire_logic_cluster/lc_1/in_3

Net : POWERLED.un1_count_clk_2_cry_12_cZ0
T_8_16_wire_logic_cluster/lc_3/cout
T_8_16_wire_logic_cluster/lc_4/in_3

Net : POWERLED.dutycycle_0_6
T_9_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g1_7
T_9_6_wire_logic_cluster/lc_3/in_1

T_9_6_wire_logic_cluster/lc_7/out
T_9_6_lc_trk_g1_7
T_9_6_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.N_494
T_11_7_wire_logic_cluster/lc_0/out
T_10_7_sp4_h_l_8
T_9_7_sp4_v_t_39
T_9_11_sp4_v_t_47
T_8_14_lc_trk_g3_7
T_8_14_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.un1_count_axb_1_cascade_
T_4_14_wire_logic_cluster/lc_5/ltout
T_4_14_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.count_offZ0Z_3_cascade_
T_11_6_wire_logic_cluster/lc_3/ltout
T_11_6_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.N_2360_i
T_1_14_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g2_6
T_2_13_wire_logic_cluster/lc_7/in_3

T_1_14_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g0_6
T_1_13_wire_logic_cluster/lc_0/in_0

T_1_14_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g2_6
T_1_14_wire_logic_cluster/lc_5/in_1

T_1_14_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g2_6
T_1_14_wire_logic_cluster/lc_2/in_0

T_1_14_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g2_6
T_1_14_wire_logic_cluster/lc_4/in_0

T_1_14_wire_logic_cluster/lc_6/out
T_1_14_lc_trk_g2_6
T_1_14_wire_logic_cluster/lc_0/in_0

T_1_14_wire_logic_cluster/lc_6/out
T_1_13_lc_trk_g0_6
T_1_13_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.count_clk_0_2
T_8_14_wire_logic_cluster/lc_4/out
T_8_14_lc_trk_g0_4
T_8_14_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.curr_stateZ0Z_0_cascade_
T_4_12_wire_logic_cluster/lc_1/ltout
T_4_12_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.N_443_cascade_
T_11_11_wire_logic_cluster/lc_1/ltout
T_11_11_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.count_clk_0_1
T_11_16_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g2_7
T_11_16_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.N_542
T_9_3_wire_logic_cluster/lc_3/out
T_9_3_lc_trk_g0_3
T_9_3_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.N_16_2
T_9_4_wire_logic_cluster/lc_2/out
T_9_4_sp4_h_l_9
T_8_4_sp4_v_t_38
T_7_6_lc_trk_g0_3
T_7_6_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.dutycycle_1_0_iv_0_0_o2Z0Z_0
T_9_2_wire_logic_cluster/lc_2/out
T_9_2_sp4_h_l_9
T_8_2_sp4_v_t_44
T_8_6_lc_trk_g0_1
T_8_6_wire_logic_cluster/lc_0/in_1

T_9_2_wire_logic_cluster/lc_2/out
T_9_2_sp4_h_l_9
T_8_2_sp4_v_t_44
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_1/in_0

T_9_2_wire_logic_cluster/lc_2/out
T_9_2_sp4_h_l_9
T_8_2_sp4_v_t_44
T_7_5_lc_trk_g3_4
T_7_5_wire_logic_cluster/lc_3/in_0

T_9_2_wire_logic_cluster/lc_2/out
T_9_1_sp4_v_t_36
T_9_4_lc_trk_g0_4
T_9_4_wire_logic_cluster/lc_2/in_0

T_9_2_wire_logic_cluster/lc_2/out
T_9_2_sp4_h_l_9
T_12_2_sp4_v_t_39
T_12_6_sp4_v_t_47
T_11_7_lc_trk_g3_7
T_11_7_input_2_0
T_11_7_wire_logic_cluster/lc_0/in_2

T_9_2_wire_logic_cluster/lc_2/out
T_9_1_sp4_v_t_36
T_10_5_sp4_h_l_7
T_9_5_lc_trk_g0_7
T_9_5_wire_logic_cluster/lc_4/in_1

T_9_2_wire_logic_cluster/lc_2/out
T_9_2_lc_trk_g3_2
T_9_2_wire_logic_cluster/lc_4/in_1

T_9_2_wire_logic_cluster/lc_2/out
T_9_3_lc_trk_g1_2
T_9_3_wire_logic_cluster/lc_0/in_1

T_9_2_wire_logic_cluster/lc_2/out
T_9_1_sp4_v_t_36
T_10_5_sp4_h_l_7
T_9_5_lc_trk_g0_7
T_9_5_wire_logic_cluster/lc_1/in_0

T_9_2_wire_logic_cluster/lc_2/out
T_9_2_sp4_h_l_9
T_8_2_sp4_v_t_44
T_7_6_lc_trk_g2_1
T_7_6_wire_logic_cluster/lc_2/in_1

T_9_2_wire_logic_cluster/lc_2/out
T_9_2_sp4_h_l_9
T_12_2_sp4_v_t_39
T_12_6_sp4_v_t_47
T_11_7_lc_trk_g3_7
T_11_7_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.g1_cascade_
T_9_2_wire_logic_cluster/lc_5/ltout
T_9_2_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.g0_7_a2_2
T_7_8_wire_logic_cluster/lc_3/out
T_8_5_sp4_v_t_47
T_7_6_lc_trk_g3_7
T_7_6_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.func_state_RNI1O2V5Z0Z_1
T_7_9_wire_logic_cluster/lc_6/out
T_7_8_lc_trk_g0_6
T_7_8_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.dutycycle_e_1_4
T_11_9_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g2_1
T_11_9_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.un1_dutycycle_94_cry_3_cZ0
T_9_9_wire_logic_cluster/lc_3/cout
T_9_9_wire_logic_cluster/lc_4/in_3

Net : POWERLED.N_435
T_9_4_wire_logic_cluster/lc_6/out
T_9_0_span12_vert_19
T_9_8_lc_trk_g3_4
T_9_8_wire_logic_cluster/lc_6/in_3

T_9_4_wire_logic_cluster/lc_6/out
T_8_5_lc_trk_g0_6
T_8_5_wire_logic_cluster/lc_1/in_1

T_9_4_wire_logic_cluster/lc_6/out
T_9_3_sp4_v_t_44
T_8_7_lc_trk_g2_1
T_8_7_wire_logic_cluster/lc_4/in_3

T_9_4_wire_logic_cluster/lc_6/out
T_9_3_sp4_v_t_44
T_8_7_lc_trk_g2_1
T_8_7_wire_logic_cluster/lc_0/in_3

T_9_4_wire_logic_cluster/lc_6/out
T_9_3_sp4_v_t_44
T_8_7_lc_trk_g2_1
T_8_7_wire_logic_cluster/lc_6/in_3

T_9_4_wire_logic_cluster/lc_6/out
T_9_3_sp4_v_t_44
T_9_7_sp4_v_t_40
T_9_10_lc_trk_g0_0
T_9_10_wire_logic_cluster/lc_7/in_1

T_9_4_wire_logic_cluster/lc_6/out
T_10_3_sp4_v_t_45
T_11_7_sp4_h_l_2
T_12_7_lc_trk_g2_2
T_12_7_wire_logic_cluster/lc_6/in_0

T_9_4_wire_logic_cluster/lc_6/out
T_9_4_sp4_h_l_1
T_12_4_sp4_v_t_43
T_11_8_lc_trk_g1_6
T_11_8_wire_logic_cluster/lc_0/in_1

T_9_4_wire_logic_cluster/lc_6/out
T_9_4_sp4_h_l_1
T_12_4_sp4_v_t_43
T_12_8_lc_trk_g0_6
T_12_8_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.N_435_i
T_9_8_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g1_6
T_9_9_input_2_1
T_9_9_wire_logic_cluster/lc_1/in_2

T_9_8_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g1_6
T_9_9_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g1_6
T_9_9_input_2_3
T_9_9_wire_logic_cluster/lc_3/in_2

T_9_8_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g1_6
T_9_9_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_2_sp12_v_t_23
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_0/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g0_6
T_9_9_wire_logic_cluster/lc_7/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_41
T_10_10_sp4_h_l_10
T_9_10_lc_trk_g0_2
T_9_10_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_2_sp12_v_t_23
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_41
T_10_10_sp4_h_l_10
T_9_10_lc_trk_g0_2
T_9_10_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_2_sp12_v_t_23
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_2/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_2_sp12_v_t_23
T_9_10_lc_trk_g3_0
T_9_10_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_41
T_10_10_sp4_h_l_10
T_9_10_lc_trk_g0_2
T_9_10_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g0_6
T_9_9_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_9_lc_trk_g0_6
T_9_9_input_2_6
T_9_9_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycleZ0Z_5
T_11_9_wire_logic_cluster/lc_0/out
T_10_9_sp4_h_l_8
T_6_9_sp4_h_l_11
T_9_5_sp4_v_t_46
T_8_8_lc_trk_g3_6
T_8_8_wire_logic_cluster/lc_7/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_10_9_sp4_h_l_8
T_9_9_sp4_v_t_39
T_8_11_lc_trk_g0_2
T_8_11_wire_logic_cluster/lc_7/in_3

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_7_0_span12_vert_16
T_7_4_lc_trk_g2_3
T_7_4_wire_logic_cluster/lc_6/in_3

T_11_9_wire_logic_cluster/lc_0/out
T_11_5_sp12_v_t_23
T_11_12_lc_trk_g2_3
T_11_12_wire_logic_cluster/lc_2/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_6/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_11_9_lc_trk_g2_0
T_11_9_wire_logic_cluster/lc_7/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_7_0_span12_vert_16
T_7_4_lc_trk_g2_3
T_7_4_wire_logic_cluster/lc_3/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_7_0_span12_vert_16
T_7_4_lc_trk_g2_3
T_7_4_wire_logic_cluster/lc_5/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g3_0
T_12_10_wire_logic_cluster/lc_7/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_10_9_sp4_h_l_8
T_9_9_sp4_v_t_39
T_9_12_lc_trk_g0_7
T_9_12_wire_logic_cluster/lc_1/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_7_0_span12_vert_16
T_7_8_lc_trk_g2_3
T_7_8_wire_logic_cluster/lc_4/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_10_9_sp4_h_l_8
T_6_9_sp4_h_l_11
T_9_5_sp4_v_t_46
T_8_8_lc_trk_g3_6
T_8_8_wire_logic_cluster/lc_4/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g3_0
T_12_10_wire_logic_cluster/lc_5/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_12_9_lc_trk_g0_0
T_12_9_wire_logic_cluster/lc_1/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_7_9_sp12_v_t_23
T_7_10_lc_trk_g3_7
T_7_10_wire_logic_cluster/lc_0/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_10_9_sp4_h_l_8
T_6_9_sp4_h_l_11
T_7_9_lc_trk_g2_3
T_7_9_wire_logic_cluster/lc_2/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_10_9_sp4_h_l_8
T_9_9_sp4_v_t_39
T_8_11_lc_trk_g0_2
T_8_11_wire_logic_cluster/lc_3/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_12_9_lc_trk_g0_0
T_12_9_wire_logic_cluster/lc_2/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_10_9_sp4_h_l_8
T_9_9_sp4_v_t_39
T_8_12_lc_trk_g2_7
T_8_12_wire_logic_cluster/lc_0/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_10_9_sp4_h_l_8
T_9_9_lc_trk_g0_0
T_9_9_input_2_4
T_9_9_wire_logic_cluster/lc_4/in_2

T_11_9_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_44
T_13_7_span4_horz_9
T_12_7_lc_trk_g0_1
T_12_7_wire_logic_cluster/lc_0/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_44
T_13_7_span4_horz_9
T_12_7_lc_trk_g0_1
T_12_7_wire_logic_cluster/lc_4/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g0_0
T_11_8_wire_logic_cluster/lc_0/in_0

T_11_9_wire_logic_cluster/lc_0/out
T_12_7_sp4_v_t_44
T_13_7_span4_horz_9
T_12_7_lc_trk_g0_1
T_12_7_wire_logic_cluster/lc_6/in_1

T_11_9_wire_logic_cluster/lc_0/out
T_8_9_sp12_h_l_0
T_7_9_lc_trk_g0_0
T_7_9_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.un1_dutycycle_94_cry_3_c_RNI6GZ0Z11
T_9_9_wire_logic_cluster/lc_4/out
T_2_9_sp12_h_l_0
T_11_9_lc_trk_g1_4
T_11_9_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.un1_dutycycle_53_axb_4_1
T_7_4_wire_logic_cluster/lc_6/out
T_7_0_span12_vert_19
T_7_8_lc_trk_g2_4
T_7_8_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.dutycycle_RNI_5Z0Z_3
T_7_8_wire_logic_cluster/lc_2/out
T_8_8_sp4_h_l_4
T_7_8_sp4_v_t_47
T_7_11_lc_trk_g0_7
T_7_11_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.dutycycleZ1Z_0
T_7_5_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g3_2
T_7_5_wire_logic_cluster/lc_0/in_1

T_7_5_wire_logic_cluster/lc_2/out
T_7_5_lc_trk_g3_2
T_7_5_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.un1_dutycycle_53_axb_3_cascade_
T_7_4_wire_logic_cluster/lc_3/ltout
T_7_4_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.dutycycle_RNI_2Z0Z_2
T_7_4_wire_logic_cluster/lc_4/out
T_8_3_sp4_v_t_41
T_8_7_sp4_v_t_37
T_5_11_sp4_h_l_5
T_7_11_lc_trk_g2_0
T_7_11_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.un1_dutycycle_94_cry_1_c_RNI4CVZ0
T_9_9_wire_logic_cluster/lc_2/out
T_10_6_sp4_v_t_45
T_11_10_sp4_h_l_2
T_11_10_lc_trk_g1_7
T_11_10_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.N_71
T_11_10_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_43
T_11_4_sp4_v_t_44
T_8_4_sp4_h_l_9
T_7_4_lc_trk_g0_1
T_7_4_wire_logic_cluster/lc_1/in_0

T_11_10_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_43
T_11_4_sp4_v_t_44
T_8_4_sp4_h_l_9
T_7_4_lc_trk_g0_1
T_7_4_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.un1_dutycycle_94_cry_1_cZ0
T_9_9_wire_logic_cluster/lc_1/cout
T_9_9_wire_logic_cluster/lc_2/in_3

Net : POWERLED.un1_dutycycle_53_axb_3_1_cascade_
T_7_4_wire_logic_cluster/lc_2/ltout
T_7_4_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.dutycycleZ0Z_0_cascade_
T_7_4_wire_logic_cluster/lc_1/ltout
T_7_4_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.dutycycle_RNIZ0Z_2
T_7_4_wire_logic_cluster/lc_5/out
T_8_3_sp4_v_t_43
T_8_7_sp4_v_t_43
T_7_11_lc_trk_g1_6
T_7_11_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.dutycycle_RNI_2Z0Z_0
T_7_8_wire_logic_cluster/lc_4/out
T_7_7_sp4_v_t_40
T_7_11_lc_trk_g0_5
T_7_11_input_2_1
T_7_11_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_2_c_RNI5EZ0Z01
T_9_9_wire_logic_cluster/lc_3/out
T_10_6_sp4_v_t_47
T_11_10_sp4_h_l_10
T_12_10_lc_trk_g2_2
T_12_10_wire_logic_cluster/lc_0/in_0

T_9_9_wire_logic_cluster/lc_3/out
T_10_6_sp4_v_t_47
T_11_10_sp4_h_l_10
T_12_10_lc_trk_g3_2
T_12_10_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.un1_dutycycle_94_cry_2_cZ0
T_9_9_wire_logic_cluster/lc_2/cout
T_9_9_wire_logic_cluster/lc_3/in_3

Net : POWERLED.dutycycleZ0Z_8_cascade_
T_12_10_wire_logic_cluster/lc_0/ltout
T_12_10_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.N_545
T_9_5_wire_logic_cluster/lc_5/out
T_9_0_span12_vert_18
T_10_10_sp12_h_l_1
T_11_10_lc_trk_g0_5
T_11_10_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.dutycycleZ0Z_1
T_7_5_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g3_6
T_7_5_wire_logic_cluster/lc_4/in_1

T_7_5_wire_logic_cluster/lc_6/out
T_7_5_lc_trk_g3_6
T_7_5_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.g2_cascade_
T_9_3_wire_logic_cluster/lc_4/ltout
T_9_3_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.dutycycleZ0Z_11_cascade_
T_8_9_wire_logic_cluster/lc_5/ltout
T_8_9_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.N_2336_i
T_8_9_wire_logic_cluster/lc_6/out
T_8_9_lc_trk_g3_6
T_8_9_wire_logic_cluster/lc_2/in_1

T_8_9_wire_logic_cluster/lc_6/out
T_7_9_lc_trk_g3_6
T_7_9_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.N_598_cascade_
T_8_9_wire_logic_cluster/lc_2/ltout
T_8_9_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_12_c_RNIMJREZ0
T_9_10_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_47
T_8_9_lc_trk_g3_7
T_8_9_wire_logic_cluster/lc_5/in_1

T_9_10_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_47
T_8_9_lc_trk_g3_7
T_8_9_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.N_450_cascade_
T_8_9_wire_logic_cluster/lc_3/ltout
T_8_9_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.dutycycle_RNI5FJ65Z0Z_13
T_8_9_wire_logic_cluster/lc_4/out
T_8_9_lc_trk_g3_4
T_8_9_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.dutycycle_RNIHDMC5Z0Z_9_cascade_
T_9_13_wire_logic_cluster/lc_1/ltout
T_9_13_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.dutycycle_e_N_3L4_0_1_cascade_
T_9_4_wire_logic_cluster/lc_3/ltout
T_9_4_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.dutycycle_RNI6SKJ1Z0Z_9
T_9_4_wire_logic_cluster/lc_4/out
T_9_3_sp4_v_t_40
T_9_7_sp4_v_t_36
T_9_11_sp4_v_t_41
T_9_13_lc_trk_g3_4
T_9_13_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.g0_8Z0Z_0
T_9_4_wire_logic_cluster/lc_5/out
T_9_3_lc_trk_g0_5
T_9_3_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.N_505
T_12_12_wire_logic_cluster/lc_6/out
T_10_12_sp4_h_l_9
T_9_12_sp4_v_t_38
T_9_13_lc_trk_g3_6
T_9_13_input_2_1
T_9_13_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.un1_count_clk_2_cry_1
T_8_15_wire_logic_cluster/lc_0/cout
T_8_15_wire_logic_cluster/lc_1/in_3

Net : POWERLED.un1_count_clk_2_cry_1_c_RNILBHZ0Z2
T_8_15_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_4/in_1

T_8_15_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g0_1
T_8_14_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.dutycycle_e_1_7
T_11_9_wire_logic_cluster/lc_4/out
T_11_9_lc_trk_g0_4
T_11_9_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.un1_clk_100khz_48_and_i_1
T_12_11_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g3_4
T_12_11_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.dutycycle_en_12
T_12_11_wire_logic_cluster/lc_3/out
T_12_11_sp4_h_l_11
T_8_11_sp4_h_l_2
T_8_11_lc_trk_g1_7
T_8_11_wire_logic_cluster/lc_1/in_1

T_12_11_wire_logic_cluster/lc_3/out
T_12_11_sp4_h_l_11
T_8_11_sp4_h_l_2
T_8_11_lc_trk_g1_7
T_8_11_input_2_0
T_8_11_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.func_stateZ1Z_0
T_9_3_wire_logic_cluster/lc_2/out
T_10_0_span4_vert_29
T_9_3_lc_trk_g1_5
T_9_3_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.un1_func_state25_6_0_o_N_7_2
T_12_5_wire_logic_cluster/lc_7/out
T_12_5_lc_trk_g2_7
T_12_5_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.N_6_2
T_12_5_wire_logic_cluster/lc_4/out
T_11_5_sp4_h_l_0
T_11_5_lc_trk_g0_5
T_11_5_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.func_state_1_m2_1
T_11_5_wire_logic_cluster/lc_1/out
T_11_5_lc_trk_g2_1
T_11_5_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.func_state_RNI_3Z0Z_1
T_9_8_wire_logic_cluster/lc_5/out
T_0_8_span12_horz_1
T_12_0_span12_vert_14
T_12_5_lc_trk_g3_6
T_12_5_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_8_8_sp4_h_l_2
T_11_4_sp4_v_t_45
T_11_7_lc_trk_g1_5
T_11_7_wire_logic_cluster/lc_7/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_9_1_sp12_v_t_22
T_9_3_lc_trk_g3_5
T_9_3_wire_logic_cluster/lc_0/in_0

T_9_8_wire_logic_cluster/lc_5/out
T_9_1_sp12_v_t_22
T_9_2_lc_trk_g3_6
T_9_2_wire_logic_cluster/lc_0/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_0_8_span12_horz_1
T_12_0_span12_vert_14
T_12_5_lc_trk_g3_6
T_12_5_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.count_clkZ0Z_1_cascade_
T_11_16_wire_logic_cluster/lc_6/ltout
T_11_16_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.func_state_RNIJ17U4Z0Z_1
T_11_8_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g0_7
T_11_9_wire_logic_cluster/lc_2/in_3

T_11_8_wire_logic_cluster/lc_7/out
T_11_9_lc_trk_g0_7
T_11_9_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.dutycycle_1_0_1
T_7_5_wire_logic_cluster/lc_3/out
T_7_5_lc_trk_g1_3
T_7_5_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.dutycycle_1_0_0_cascade_
T_7_5_wire_logic_cluster/lc_1/ltout
T_7_5_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.count_off_0_1
T_12_4_wire_logic_cluster/lc_0/out
T_12_4_lc_trk_g0_0
T_12_4_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.N_253
T_12_6_wire_logic_cluster/lc_7/out
T_11_6_lc_trk_g2_7
T_11_6_wire_logic_cluster/lc_6/in_3

T_12_6_wire_logic_cluster/lc_7/out
T_12_5_sp4_v_t_46
T_9_5_sp4_h_l_11
T_9_5_lc_trk_g1_6
T_9_5_wire_logic_cluster/lc_5/in_0

T_12_6_wire_logic_cluster/lc_7/out
T_12_5_sp4_v_t_46
T_9_5_sp4_h_l_11
T_8_1_sp4_v_t_41
T_8_4_lc_trk_g0_1
T_8_4_wire_logic_cluster/lc_0/in_1

T_12_6_wire_logic_cluster/lc_7/out
T_11_5_lc_trk_g2_7
T_11_5_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.N_6_1_cascade_
T_11_5_wire_logic_cluster/lc_0/ltout
T_11_5_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.N_562
T_11_5_wire_logic_cluster/lc_5/out
T_11_5_lc_trk_g3_5
T_11_5_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.count_off_0_0
T_12_4_wire_logic_cluster/lc_3/out
T_12_4_lc_trk_g3_3
T_12_4_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.count_off_0_2
T_12_3_wire_logic_cluster/lc_2/out
T_12_3_lc_trk_g0_2
T_12_3_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.count_off_0_3
T_11_6_wire_logic_cluster/lc_0/out
T_11_6_lc_trk_g3_0
T_11_6_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.count_off_0_4
T_11_6_wire_logic_cluster/lc_1/out
T_11_6_lc_trk_g3_1
T_11_6_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.count_off_0_5
T_12_3_wire_logic_cluster/lc_4/out
T_12_3_lc_trk_g2_4
T_12_3_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.count_off_0_6
T_12_3_wire_logic_cluster/lc_0/out
T_12_3_lc_trk_g0_0
T_12_3_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.count_off_0_7
T_12_2_wire_logic_cluster/lc_3/out
T_6_2_sp12_h_l_1
T_5_2_sp12_v_t_22
T_6_14_sp12_h_l_1
T_7_14_lc_trk_g0_5
T_7_14_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.count_off_0_8
T_12_2_wire_logic_cluster/lc_4/out
T_5_2_sp12_h_l_0
T_4_2_sp12_v_t_23
T_5_14_sp12_h_l_0
T_7_14_lc_trk_g1_7
T_7_14_input_2_4
T_7_14_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.count_off_0_9
T_11_2_wire_logic_cluster/lc_0/out
T_11_2_lc_trk_g0_0
T_11_2_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_9_10_0_
T_9_10_wire_logic_cluster/carry_in_mux/cout
T_9_10_wire_logic_cluster/lc_0/in_3

Net : POWERLED.un1_dutycycle_94_cry_6_cZ0
T_9_9_wire_logic_cluster/lc_6/cout
T_9_9_wire_logic_cluster/lc_7/in_3

Net : POWERLED.N_15
T_6_14_wire_logic_cluster/lc_4/out
T_6_6_sp12_v_t_23
T_7_6_sp12_h_l_0
T_7_6_lc_trk_g1_3
T_7_6_input_2_0
T_7_6_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.N_6
T_6_9_wire_logic_cluster/lc_2/out
T_6_7_sp12_v_t_23
T_6_14_lc_trk_g2_3
T_6_14_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.un1_dutycycle_94_cry_11
T_9_10_wire_logic_cluster/lc_3/cout
T_9_10_wire_logic_cluster/lc_4/in_3

Net : POWERLED.count_off_0_10
T_11_2_wire_logic_cluster/lc_4/out
T_11_2_lc_trk_g0_4
T_11_2_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.un1_dutycycle_94_cry_8
T_9_10_wire_logic_cluster/lc_0/cout
T_9_10_wire_logic_cluster/lc_1/in_3

Net : POWERLED.un1_dutycycle_94_cry_10
T_9_10_wire_logic_cluster/lc_2/cout
T_9_10_wire_logic_cluster/lc_3/in_3

Net : POWERLED.un1_dutycycle_94_cry_9
T_9_10_wire_logic_cluster/lc_1/cout
T_9_10_wire_logic_cluster/lc_2/in_3

Net : POWERLED.count_off_0_11
T_12_2_wire_logic_cluster/lc_0/out
T_12_3_lc_trk_g1_0
T_12_3_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.un1_dutycycle_94_cry_13
T_9_10_wire_logic_cluster/lc_5/cout
T_9_10_wire_logic_cluster/lc_6/in_3

Net : POWERLED.count_off_0_12
T_11_2_wire_logic_cluster/lc_6/out
T_11_2_lc_trk_g0_6
T_11_2_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.func_state_RNI_8Z0Z_1
T_11_10_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g0_4
T_11_10_wire_logic_cluster/lc_7/in_1

T_11_10_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g2_4
T_12_11_wire_logic_cluster/lc_2/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_12_9_sp4_v_t_41
T_12_12_lc_trk_g1_1
T_12_12_wire_logic_cluster/lc_6/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_12_6_sp4_v_t_44
T_12_7_lc_trk_g2_4
T_12_7_wire_logic_cluster/lc_5/in_3

T_11_10_wire_logic_cluster/lc_4/out
T_11_10_lc_trk_g0_4
T_11_10_wire_logic_cluster/lc_2/in_0

T_11_10_wire_logic_cluster/lc_4/out
T_12_9_sp4_v_t_41
T_11_12_lc_trk_g3_1
T_11_12_wire_logic_cluster/lc_5/in_3

T_11_10_wire_logic_cluster/lc_4/out
T_12_9_sp4_v_t_41
T_11_12_lc_trk_g3_1
T_11_12_wire_logic_cluster/lc_3/in_3

T_11_10_wire_logic_cluster/lc_4/out
T_12_9_lc_trk_g2_4
T_12_9_wire_logic_cluster/lc_7/in_3

T_11_10_wire_logic_cluster/lc_4/out
T_12_9_sp4_v_t_41
T_11_13_lc_trk_g1_4
T_11_13_input_2_5
T_11_13_wire_logic_cluster/lc_5/in_2

T_11_10_wire_logic_cluster/lc_4/out
T_12_9_sp4_v_t_41
T_11_13_lc_trk_g1_4
T_11_13_input_2_1
T_11_13_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.func_state_RNI2MQDZ0Z_1_cascade_
T_11_10_wire_logic_cluster/lc_3/ltout
T_11_10_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.count_off_0_13
T_12_2_wire_logic_cluster/lc_1/out
T_12_0_span4_vert_47
T_12_4_lc_trk_g0_2
T_12_4_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.count_off_0_14
T_12_2_wire_logic_cluster/lc_2/out
T_11_2_lc_trk_g3_2
T_11_2_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.un1_dutycycle_94_cry_4_c_RNI7IZ0Z21
T_9_9_wire_logic_cluster/lc_5/out
T_9_9_sp12_h_l_1
T_8_0_span12_vert_17
T_8_4_lc_trk_g2_2
T_8_4_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.dutycycle_set_1
T_9_6_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_37
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_0/in_1

T_9_6_wire_logic_cluster/lc_4/out
T_9_4_sp4_v_t_37
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.N_452
T_8_4_wire_logic_cluster/lc_0/out
T_8_2_sp4_v_t_45
T_9_6_sp4_h_l_2
T_9_6_lc_trk_g0_7
T_9_6_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.un1_dutycycle_94_cry_4_cZ0
T_9_9_wire_logic_cluster/lc_4/cout
T_9_9_wire_logic_cluster/lc_5/in_3

Net : POWERLED.count_off_0_15
T_11_14_wire_logic_cluster/lc_2/out
T_11_13_lc_trk_g0_2
T_11_13_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.count_off_RNIZ0Z_1
T_12_4_wire_logic_cluster/lc_6/out
T_12_4_lc_trk_g1_6
T_12_4_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.count_offZ0Z_0_cascade_
T_12_4_wire_logic_cluster/lc_5/ltout
T_12_4_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycle_e_N_6L11_1
T_12_7_wire_logic_cluster/lc_0/out
T_12_7_lc_trk_g0_0
T_12_7_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.dutycycle_RNIOGRSZ0Z_4
T_12_7_wire_logic_cluster/lc_5/out
T_11_8_lc_trk_g0_5
T_11_8_input_2_7
T_11_8_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.dutycycle_RNI2MQDZ0Z_4_cascade_
T_12_7_wire_logic_cluster/lc_4/ltout
T_12_7_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.N_8_0_cascade_
T_9_4_wire_logic_cluster/lc_1/ltout
T_9_4_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_5_c_RNI8KZ0Z31
T_9_9_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_40
T_11_7_sp4_h_l_10
T_11_7_lc_trk_g0_7
T_11_7_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.un1_dutycycle_94_cry_5_c_RNIJHORZ0Z3_cascade_
T_9_6_wire_logic_cluster/lc_6/ltout
T_9_6_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.N_453
T_11_7_wire_logic_cluster/lc_4/out
T_10_7_sp4_h_l_0
T_6_7_sp4_h_l_0
T_9_3_sp4_v_t_43
T_9_6_lc_trk_g0_3
T_9_6_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.N_252_N
T_9_5_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_46
T_8_5_lc_trk_g3_6
T_8_5_wire_logic_cluster/lc_2/in_3

T_9_5_wire_logic_cluster/lc_7/out
T_9_4_sp4_v_t_46
T_9_6_lc_trk_g2_3
T_9_6_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.N_413_N
T_8_5_wire_logic_cluster/lc_2/out
T_8_5_sp4_h_l_9
T_7_5_lc_trk_g0_1
T_7_5_wire_logic_cluster/lc_5/in_0

T_8_5_wire_logic_cluster/lc_2/out
T_8_5_sp4_h_l_9
T_8_5_lc_trk_g1_4
T_8_5_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.dutycycle_eena_0_cascade_
T_7_5_wire_logic_cluster/lc_5/ltout
T_7_5_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycle_e_1_4_cascade_
T_11_9_wire_logic_cluster/lc_1/ltout
T_11_9_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.dutycycle_1_0_iv_i_i_m2_1_6_cascade_
T_11_7_wire_logic_cluster/lc_3/ltout
T_11_7_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.N_688
T_9_5_wire_logic_cluster/lc_4/out
T_2_5_sp12_h_l_0
T_11_5_lc_trk_g0_4
T_11_5_input_2_0
T_11_5_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.dutycycle_eena_13
T_9_6_wire_logic_cluster/lc_2/out
T_9_6_lc_trk_g3_2
T_9_6_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.un1_clk_100khz_36_and_i_0_a2_d
T_9_5_wire_logic_cluster/lc_2/out
T_10_4_sp4_v_t_37
T_11_8_sp4_h_l_0
T_11_8_lc_trk_g1_5
T_11_8_wire_logic_cluster/lc_6/in_0

T_9_5_wire_logic_cluster/lc_2/out
T_10_4_sp4_v_t_37
T_11_8_sp4_h_l_0
T_11_8_lc_trk_g1_5
T_11_8_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.dutycycleZ1Z_7
T_11_9_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g3_3
T_11_9_wire_logic_cluster/lc_5/in_1

T_11_9_wire_logic_cluster/lc_3/out
T_11_9_lc_trk_g0_3
T_11_9_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.N_443
T_11_11_wire_logic_cluster/lc_1/out
T_11_8_sp4_v_t_42
T_11_10_lc_trk_g2_7
T_11_10_input_2_7
T_11_10_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.dutycycleZ1Z_8
T_8_11_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g2_2
T_8_11_wire_logic_cluster/lc_5/in_1

T_8_11_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g2_2
T_8_11_input_2_2
T_8_11_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.dutycycleZ1Z_4
T_11_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g0_2
T_11_9_wire_logic_cluster/lc_0/in_0

T_11_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g3_2
T_11_9_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.dutycycleZ1Z_9
T_9_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_5/in_1

T_9_13_wire_logic_cluster/lc_2/out
T_9_13_lc_trk_g2_2
T_9_13_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.dutycycleZ0Z_12
T_8_10_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g3_0
T_8_10_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_0/out
T_8_10_lc_trk_g3_0
T_8_10_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.dutycycleZ1Z_10
T_9_12_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g2_7
T_9_12_wire_logic_cluster/lc_4/in_1

T_9_12_wire_logic_cluster/lc_7/out
T_9_12_lc_trk_g2_7
T_9_12_input_2_7
T_9_12_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.dutycycleZ1Z_11
T_9_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g0_1
T_9_11_wire_logic_cluster/lc_4/in_1

T_9_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g0_1
T_9_11_input_2_1
T_9_11_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.dutycycleZ1Z_14
T_8_13_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g3_1
T_8_13_wire_logic_cluster/lc_6/in_0

T_8_13_wire_logic_cluster/lc_1/out
T_8_13_lc_trk_g3_1
T_8_13_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.dutycycleZ0Z_13
T_8_9_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g0_1
T_8_9_wire_logic_cluster/lc_5/in_0

T_8_9_wire_logic_cluster/lc_1/out
T_8_9_lc_trk_g0_1
T_8_9_input_2_1
T_8_9_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.func_state_RNIMQ0F_0Z0Z_1
T_11_10_wire_logic_cluster/lc_5/out
T_11_6_sp4_v_t_47
T_11_8_lc_trk_g2_2
T_11_8_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.dutycycle_eena_13_1_0
T_11_8_wire_logic_cluster/lc_3/out
T_11_8_sp4_h_l_11
T_10_4_sp4_v_t_46
T_9_6_lc_trk_g0_0
T_9_6_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.N_203
T_11_11_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_41
T_8_9_sp4_h_l_10
T_8_9_lc_trk_g0_7
T_8_9_wire_logic_cluster/lc_3/in_0

T_11_11_wire_logic_cluster/lc_6/out
T_12_11_lc_trk_g1_6
T_12_11_wire_logic_cluster/lc_2/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_12_12_lc_trk_g2_6
T_12_12_input_2_6
T_12_12_wire_logic_cluster/lc_6/in_2

T_11_11_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g0_6
T_11_12_wire_logic_cluster/lc_5/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g0_6
T_11_12_wire_logic_cluster/lc_3/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_45
T_11_13_lc_trk_g3_5
T_11_13_wire_logic_cluster/lc_5/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_45
T_11_13_lc_trk_g3_5
T_11_13_wire_logic_cluster/lc_1/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_41
T_12_9_sp4_h_l_4
T_12_9_lc_trk_g1_1
T_12_9_wire_logic_cluster/lc_7/in_1

T_11_11_wire_logic_cluster/lc_6/out
T_11_9_sp4_v_t_41
T_8_9_sp4_h_l_10
T_7_9_sp4_v_t_41
T_7_10_lc_trk_g3_1
T_7_10_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.N_529_cascade_
T_12_11_wire_logic_cluster/lc_2/ltout
T_12_11_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.curr_state_1_0
T_4_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g2_2
T_4_12_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.dutycycle_RNI_2Z0Z_6
T_11_8_wire_logic_cluster/lc_4/out
T_11_8_lc_trk_g0_4
T_11_8_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.count_0_0
T_4_14_wire_logic_cluster/lc_7/out
T_4_14_lc_trk_g3_7
T_4_14_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.countZ0Z_1
T_4_14_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g2_6
T_4_14_wire_logic_cluster/lc_5/in_1

T_4_14_wire_logic_cluster/lc_6/out
T_4_14_lc_trk_g2_6
T_4_14_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.count_clk_0_0
T_12_14_wire_logic_cluster/lc_1/out
T_13_14_span4_horz_2
T_12_14_sp4_v_t_39
T_11_16_lc_trk_g1_2
T_11_16_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.countZ0Z_2
T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g2_2
T_4_13_wire_logic_cluster/lc_1/in_1

T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g3_2
T_4_13_wire_logic_cluster/lc_3/in_0

T_4_13_wire_logic_cluster/lc_2/out
T_4_13_lc_trk_g2_2
T_4_13_input_2_0
T_4_13_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.count_0_3
T_4_12_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g1_3
T_4_12_input_2_4
T_4_12_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.count_clk_0_3
T_9_14_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g1_1
T_9_14_wire_logic_cluster/lc_2/in_0

T_9_14_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g1_1
T_9_14_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.N_527
T_12_11_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g0_0
T_12_11_input_2_4
T_12_11_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.N_2341_i_cascade_
T_12_11_wire_logic_cluster/lc_1/ltout
T_12_11_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_12_cZ0
T_9_10_wire_logic_cluster/lc_4/cout
T_9_10_wire_logic_cluster/lc_5/in_3

Net : POWERLED.countZ0Z_4
T_4_13_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g3_5
T_4_13_wire_logic_cluster/lc_6/in_0

T_4_13_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g3_5
T_4_13_wire_logic_cluster/lc_4/in_0

T_4_13_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g3_5
T_4_13_wire_logic_cluster/lc_7/in_3

End 

Net : VPP_VDDQ.un1_count_2_1_cry_13_c_RNI1KPDZ0
T_5_3_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g2_5
T_4_2_wire_logic_cluster/lc_0/in_3

T_5_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g3_5
T_4_3_wire_logic_cluster/lc_7/in_3

End 

Net : VPP_VDDQ.un1_count_2_1_cry_14
T_5_3_wire_logic_cluster/lc_5/cout
T_5_3_wire_logic_cluster/lc_6/in_3

End 

Net : VPP_VDDQ.count_2Z0Z_14
T_4_2_wire_logic_cluster/lc_1/out
T_5_3_lc_trk_g3_1
T_5_3_wire_logic_cluster/lc_5/in_1

T_4_2_wire_logic_cluster/lc_1/out
T_4_0_span4_vert_31
T_4_3_lc_trk_g1_7
T_4_3_wire_logic_cluster/lc_3/in_3

End 

Net : VPP_VDDQ.count_2_1_14_cascade_
T_4_2_wire_logic_cluster/lc_0/ltout
T_4_2_wire_logic_cluster/lc_1/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQDZ0
T_5_3_wire_logic_cluster/lc_6/out
T_5_0_span4_vert_36
T_5_1_lc_trk_g3_4
T_5_1_wire_logic_cluster/lc_4/in_3

T_5_3_wire_logic_cluster/lc_6/out
T_5_0_span4_vert_36
T_5_1_lc_trk_g3_4
T_5_1_wire_logic_cluster/lc_5/in_0

End 

Net : VPP_VDDQ.un1_count_2_1_cry_13
T_5_3_wire_logic_cluster/lc_4/cout
T_5_3_wire_logic_cluster/lc_5/in_3

Net : VPP_VDDQ.count_2Z0Z_13
T_4_3_wire_logic_cluster/lc_0/out
T_5_3_lc_trk_g1_0
T_5_3_wire_logic_cluster/lc_4/in_1

T_4_3_wire_logic_cluster/lc_0/out
T_4_3_lc_trk_g0_0
T_4_3_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.count_2_1_13
T_5_3_wire_logic_cluster/lc_7/out
T_4_3_lc_trk_g2_7
T_4_3_wire_logic_cluster/lc_0/in_3

End 

Net : VPP_VDDQ.count_2Z0Z_12
T_4_3_wire_logic_cluster/lc_2/out
T_5_3_lc_trk_g0_2
T_5_3_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_12_c_RNI0IODZ0
T_5_3_wire_logic_cluster/lc_4/out
T_5_3_lc_trk_g0_4
T_5_3_wire_logic_cluster/lc_7/in_3

T_5_3_wire_logic_cluster/lc_4/out
T_4_3_lc_trk_g2_4
T_4_3_input_2_6
T_4_3_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_11_c_RNIVFNDZ0
T_5_3_wire_logic_cluster/lc_3/out
T_4_3_lc_trk_g3_3
T_4_3_wire_logic_cluster/lc_1/in_3

T_5_3_wire_logic_cluster/lc_3/out
T_4_3_lc_trk_g3_3
T_4_3_wire_logic_cluster/lc_5/in_3

End 

Net : VPP_VDDQ.un1_count_2_1_cry_12
T_5_3_wire_logic_cluster/lc_3/cout
T_5_3_wire_logic_cluster/lc_4/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_11
T_5_3_wire_logic_cluster/lc_2/cout
T_5_3_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.count_2_1_12_cascade_
T_4_3_wire_logic_cluster/lc_1/ltout
T_4_3_wire_logic_cluster/lc_2/in_2

End 

Net : VPP_VDDQ.count_2Z0Z_10
T_4_4_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g3_7
T_5_3_wire_logic_cluster/lc_1/in_1

T_4_4_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g1_7
T_5_4_wire_logic_cluster/lc_0/in_0

End 

Net : N_557_g
T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_6_1_glb2local_1
T_6_1_lc_trk_g0_5
T_6_1_wire_logic_cluster/lc_0/in_3

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_6_4_glb2local_0
T_6_4_lc_trk_g0_4
T_6_4_wire_logic_cluster/lc_5/in_3

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_1_glb2local_2
T_1_1_lc_trk_g0_6
T_1_1_input_2_2
T_1_1_wire_logic_cluster/lc_2/in_2

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_7_1_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_7_1_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_13_glb2local_1
T_1_13_lc_trk_g0_5
T_1_13_wire_logic_cluster/lc_0/in_1

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_4_glb2local_2
T_4_4_lc_trk_g0_6
T_4_4_input_2_4
T_4_4_wire_logic_cluster/lc_4/in_2

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_2/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_8_wire_logic_cluster/lc_2/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_6_13_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_6_13_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_6_14_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_15_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_14_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_13_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_5/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_12_wire_logic_cluster/lc_5/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_5_16_wire_logic_cluster/lc_0/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_2_13_wire_logic_cluster/lc_2/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_4_15_wire_logic_cluster/lc_1/cen

T_7_17_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_1_14_glb2local_1
T_1_14_lc_trk_g0_5
T_1_14_wire_logic_cluster/lc_1/in_0

End 

Net : VPP_VDDQ.count_2Z0Z_11
T_6_3_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g0_7
T_5_4_wire_logic_cluster/lc_0/in_3

T_6_3_wire_logic_cluster/lc_7/out
T_5_3_lc_trk_g2_7
T_5_3_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_9_c_RNIMGGZ0Z7
T_5_3_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g0_1
T_4_4_wire_logic_cluster/lc_6/in_1

T_5_3_wire_logic_cluster/lc_1/out
T_5_0_span4_vert_26
T_4_1_lc_trk_g0_2
T_4_1_input_2_6
T_4_1_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.count_2_1_10_cascade_
T_4_4_wire_logic_cluster/lc_6/ltout
T_4_4_wire_logic_cluster/lc_7/in_2

End 

Net : VPP_VDDQ.N_1_i
T_6_2_wire_logic_cluster/lc_3/out
T_7_1_sp4_v_t_39
T_4_1_sp4_h_l_2
T_4_1_lc_trk_g1_7
T_4_1_input_2_4
T_4_1_wire_logic_cluster/lc_4/in_2

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_5_2_sp4_v_t_40
T_5_4_lc_trk_g3_5
T_5_4_wire_logic_cluster/lc_5/in_3

T_6_2_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g1_3
T_6_3_wire_logic_cluster/lc_1/in_3

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_5_2_sp4_v_t_46
T_4_4_lc_trk_g2_3
T_4_4_wire_logic_cluster/lc_6/in_3

T_6_2_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g3_3
T_5_1_wire_logic_cluster/lc_1/in_3

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_5_2_sp4_v_t_46
T_4_3_lc_trk_g3_6
T_4_3_wire_logic_cluster/lc_1/in_0

T_6_2_wire_logic_cluster/lc_3/out
T_6_1_lc_trk_g0_3
T_6_1_wire_logic_cluster/lc_2/in_3

T_6_2_wire_logic_cluster/lc_3/out
T_5_3_lc_trk_g1_3
T_5_3_wire_logic_cluster/lc_7/in_1

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_5_0_span4_vert_22
T_4_2_lc_trk_g2_3
T_4_2_wire_logic_cluster/lc_2/in_3

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_5_0_span4_vert_22
T_4_2_lc_trk_g2_3
T_4_2_wire_logic_cluster/lc_0/in_1

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_5_2_sp4_v_t_40
T_5_4_lc_trk_g3_5
T_5_4_wire_logic_cluster/lc_2/in_0

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_5_0_span4_vert_22
T_4_2_lc_trk_g2_3
T_4_2_wire_logic_cluster/lc_6/in_3

T_6_2_wire_logic_cluster/lc_3/out
T_7_1_lc_trk_g2_3
T_7_1_wire_logic_cluster/lc_2/in_3

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_5_2_sp4_v_t_46
T_4_3_lc_trk_g3_6
T_4_3_wire_logic_cluster/lc_5/in_0

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_5_2_sp4_v_t_46
T_4_3_lc_trk_g3_6
T_4_3_wire_logic_cluster/lc_7/in_0

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_5_0_span4_vert_22
T_4_2_lc_trk_g2_3
T_4_2_wire_logic_cluster/lc_5/in_0

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_5_2_sp4_v_t_46
T_4_3_lc_trk_g3_6
T_4_3_wire_logic_cluster/lc_6/in_3

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_5_2_sp4_v_t_40
T_5_4_lc_trk_g3_5
T_5_4_wire_logic_cluster/lc_4/in_0

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_5_0_span4_vert_22
T_4_2_lc_trk_g2_3
T_4_2_wire_logic_cluster/lc_4/in_3

T_6_2_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g1_3
T_6_3_wire_logic_cluster/lc_4/in_0

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_sp4_h_l_11
T_5_2_sp4_v_t_40
T_5_4_lc_trk_g3_5
T_5_4_wire_logic_cluster/lc_7/in_3

T_6_2_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g1_3
T_6_3_wire_logic_cluster/lc_5/in_3

T_6_2_wire_logic_cluster/lc_3/out
T_7_1_sp4_v_t_39
T_4_1_sp4_h_l_2
T_4_1_lc_trk_g0_7
T_4_1_wire_logic_cluster/lc_2/in_1

T_6_2_wire_logic_cluster/lc_3/out
T_7_1_sp4_v_t_39
T_4_1_sp4_h_l_2
T_4_1_lc_trk_g0_7
T_4_1_input_2_3
T_4_1_wire_logic_cluster/lc_3/in_2

T_6_2_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g3_3
T_5_1_input_2_4
T_5_1_wire_logic_cluster/lc_4/in_2

T_6_2_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g3_3
T_5_1_input_2_0
T_5_1_wire_logic_cluster/lc_0/in_2

T_6_2_wire_logic_cluster/lc_3/out
T_7_1_sp4_v_t_39
T_4_1_sp4_h_l_2
T_4_1_lc_trk_g0_7
T_4_1_wire_logic_cluster/lc_6/in_3

T_6_2_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g3_3
T_5_1_wire_logic_cluster/lc_7/in_3

T_6_2_wire_logic_cluster/lc_3/out
T_6_2_lc_trk_g1_3
T_6_2_wire_logic_cluster/lc_1/in_3

T_6_2_wire_logic_cluster/lc_3/out
T_6_3_lc_trk_g1_3
T_6_3_wire_logic_cluster/lc_6/in_0

T_6_2_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g3_3
T_5_1_wire_logic_cluster/lc_5/in_3

T_6_2_wire_logic_cluster/lc_3/out
T_7_1_sp4_v_t_39
T_4_1_sp4_h_l_2
T_4_1_lc_trk_g0_7
T_4_1_wire_logic_cluster/lc_0/in_3

End 

Net : VPP_VDDQ.un9_clk_100khz_13
T_5_4_wire_logic_cluster/lc_0/out
T_6_1_sp4_v_t_41
T_6_2_lc_trk_g3_1
T_6_2_wire_logic_cluster/lc_3/in_3

End 

Net : VPP_VDDQ.N_1_i_cascade_
T_6_2_wire_logic_cluster/lc_3/ltout
T_6_2_wire_logic_cluster/lc_4/in_2

End 

Net : VPP_VDDQ.count_2_1_6_cascade_
T_6_2_wire_logic_cluster/lc_4/ltout
T_6_2_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.curr_state_2_RNI9DQTZ0Z_0
T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_32
T_6_3_lc_trk_g0_0
T_6_3_wire_logic_cluster/lc_7/in_1

T_6_1_wire_logic_cluster/lc_0/out
T_6_2_lc_trk_g0_0
T_6_2_wire_logic_cluster/lc_5/in_1

T_6_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_8
T_4_1_lc_trk_g0_0
T_4_1_wire_logic_cluster/lc_1/in_1

T_6_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_8
T_4_1_lc_trk_g0_0
T_4_1_wire_logic_cluster/lc_5/in_1

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_32
T_6_3_sp4_v_t_46
T_5_4_lc_trk_g3_6
T_5_4_wire_logic_cluster/lc_6/in_3

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_32
T_6_3_lc_trk_g0_0
T_6_3_wire_logic_cluster/lc_2/in_0

T_6_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_8
T_4_1_sp4_v_t_45
T_4_4_lc_trk_g1_5
T_4_4_wire_logic_cluster/lc_7/in_3

T_6_1_wire_logic_cluster/lc_0/out
T_5_1_lc_trk_g3_0
T_5_1_wire_logic_cluster/lc_2/in_3

T_6_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_8
T_4_1_sp4_v_t_45
T_4_3_lc_trk_g3_0
T_4_3_wire_logic_cluster/lc_2/in_3

T_6_1_wire_logic_cluster/lc_0/out
T_6_1_lc_trk_g2_0
T_6_1_wire_logic_cluster/lc_3/in_3

T_6_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_8
T_4_1_sp4_v_t_45
T_4_3_lc_trk_g3_0
T_4_3_wire_logic_cluster/lc_0/in_1

T_6_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_8
T_4_1_sp4_v_t_45
T_4_2_lc_trk_g3_5
T_4_2_wire_logic_cluster/lc_3/in_3

T_6_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_8
T_4_1_sp4_v_t_45
T_4_2_lc_trk_g3_5
T_4_2_wire_logic_cluster/lc_1/in_3

T_6_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_8
T_4_1_sp4_v_t_45
T_4_2_lc_trk_g3_5
T_4_2_wire_logic_cluster/lc_7/in_3

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_32
T_6_3_sp4_v_t_46
T_5_4_lc_trk_g3_6
T_5_4_wire_logic_cluster/lc_3/in_0

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_32
T_6_3_sp4_v_t_46
T_6_0_span4_vert_26
T_5_1_lc_trk_g0_2
T_5_1_wire_logic_cluster/lc_2/cen

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_32
T_6_3_sp4_v_t_46
T_6_0_span4_vert_26
T_5_1_lc_trk_g0_2
T_5_1_wire_logic_cluster/lc_2/cen

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_32
T_6_3_sp4_v_t_46
T_6_0_span4_vert_26
T_5_1_lc_trk_g0_2
T_5_1_wire_logic_cluster/lc_2/cen

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_32
T_7_3_sp4_h_l_2
T_6_3_lc_trk_g0_2
T_6_3_wire_logic_cluster/lc_0/cen

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_32
T_7_3_sp4_h_l_2
T_6_3_lc_trk_g0_2
T_6_3_wire_logic_cluster/lc_0/cen

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_32
T_6_3_sp4_v_t_46
T_6_0_span4_vert_31
T_6_2_lc_trk_g0_2
T_6_2_wire_logic_cluster/lc_3/cen

T_6_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_8
T_4_1_sp4_v_t_39
T_4_3_lc_trk_g2_2
T_4_3_wire_logic_cluster/lc_4/cen

T_6_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_8
T_4_1_sp4_v_t_39
T_4_3_lc_trk_g2_2
T_4_3_wire_logic_cluster/lc_4/cen

T_6_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_8
T_4_1_sp4_v_t_39
T_4_3_lc_trk_g2_2
T_4_3_wire_logic_cluster/lc_4/cen

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_16
T_3_2_sp4_h_l_10
T_6_2_sp4_v_t_38
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_0/cen

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_16
T_3_2_sp4_h_l_10
T_6_2_sp4_v_t_38
T_5_4_lc_trk_g1_3
T_5_4_wire_logic_cluster/lc_0/cen

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_16
T_3_2_sp4_h_l_10
T_4_2_lc_trk_g2_2
T_4_2_wire_logic_cluster/lc_3/cen

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_16
T_3_2_sp4_h_l_10
T_4_2_lc_trk_g2_2
T_4_2_wire_logic_cluster/lc_3/cen

T_6_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_8
T_4_1_sp4_v_t_45
T_4_0_span4_vert_11
T_4_1_lc_trk_g1_3
T_4_1_wire_logic_cluster/lc_2/cen

T_6_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_8
T_4_1_sp4_v_t_45
T_4_0_span4_vert_11
T_4_1_lc_trk_g1_3
T_4_1_wire_logic_cluster/lc_2/cen

T_6_1_wire_logic_cluster/lc_0/out
T_5_1_sp4_h_l_8
T_4_1_sp4_v_t_45
T_4_0_span4_vert_11
T_4_1_lc_trk_g1_3
T_4_1_wire_logic_cluster/lc_2/cen

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_32
T_6_3_sp4_v_t_46
T_6_0_span4_vert_31
T_6_2_lc_trk_g0_2
T_6_2_input_2_2
T_6_2_wire_logic_cluster/lc_2/in_2

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_32
T_6_3_sp4_v_t_46
T_6_0_span4_vert_26
T_5_1_lc_trk_g0_2
T_5_1_wire_logic_cluster/lc_6/in_0

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_32
T_7_3_sp4_h_l_2
T_6_3_lc_trk_g0_2
T_6_3_wire_logic_cluster/lc_3/in_3

T_6_1_wire_logic_cluster/lc_0/out
T_6_0_span4_vert_32
T_6_3_sp4_v_t_46
T_5_4_lc_trk_g3_6
T_5_4_input_2_1
T_5_4_wire_logic_cluster/lc_1/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_7
T_5_2_wire_logic_cluster/lc_6/cout
T_5_2_wire_logic_cluster/lc_7/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_7_c_RNIKCEZ0Z7
T_5_2_wire_logic_cluster/lc_7/out
T_4_1_lc_trk_g3_7
T_4_1_input_2_0
T_4_1_wire_logic_cluster/lc_0/in_2

T_5_2_wire_logic_cluster/lc_7/out
T_4_1_lc_trk_g3_7
T_4_1_input_2_2
T_4_1_wire_logic_cluster/lc_2/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_axb_6
T_6_2_wire_logic_cluster/lc_5/out
T_5_2_lc_trk_g3_5
T_5_2_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.count_2_1_9_cascade_
T_4_1_wire_logic_cluster/lc_4/ltout
T_4_1_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.count_2_1_8_cascade_
T_4_1_wire_logic_cluster/lc_0/ltout
T_4_1_wire_logic_cluster/lc_1/in_2

End 

Net : VPP_VDDQ.un9_clk_100khz_9
T_5_1_wire_logic_cluster/lc_3/out
T_6_2_lc_trk_g3_3
T_6_2_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.count_2Z0Z_8
T_4_1_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g1_1
T_5_1_wire_logic_cluster/lc_3/in_3

T_4_1_wire_logic_cluster/lc_1/out
T_5_2_lc_trk_g3_1
T_5_2_wire_logic_cluster/lc_7/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_9
T_5_3_wire_logic_cluster/lc_0/cout
T_5_3_wire_logic_cluster/lc_1/in_3

Net : VPP_VDDQ.count_2Z0Z_9
T_4_1_wire_logic_cluster/lc_5/out
T_5_0_span4_vert_43
T_5_3_lc_trk_g0_3
T_5_3_wire_logic_cluster/lc_0/in_1

T_4_1_wire_logic_cluster/lc_5/out
T_5_0_span4_vert_43
T_5_4_lc_trk_g0_6
T_5_4_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_8_c_RNILEFZ0Z7
T_5_3_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_40
T_4_1_lc_trk_g3_0
T_4_1_wire_logic_cluster/lc_4/in_1

T_5_3_wire_logic_cluster/lc_0/out
T_5_0_span4_vert_40
T_4_1_lc_trk_g3_0
T_4_1_wire_logic_cluster/lc_3/in_0

End 

Net : bfn_5_3_0_
T_5_3_wire_logic_cluster/carry_in_mux/cout
T_5_3_wire_logic_cluster/lc_0/in_3

Net : VPP_VDDQ.count_2Z0Z_5
T_4_2_wire_logic_cluster/lc_7/out
T_5_2_lc_trk_g0_7
T_5_2_wire_logic_cluster/lc_4/in_1

T_4_2_wire_logic_cluster/lc_7/out
T_5_0_span4_vert_42
T_5_1_lc_trk_g2_2
T_5_1_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.count_2_1_5_cascade_
T_4_2_wire_logic_cluster/lc_6/ltout
T_4_2_wire_logic_cluster/lc_7/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_5_c_RNILGZ0Z661
T_5_2_wire_logic_cluster/lc_5/out
T_6_2_lc_trk_g1_5
T_6_2_wire_logic_cluster/lc_1/in_1

T_5_2_wire_logic_cluster/lc_5/out
T_6_2_lc_trk_g1_5
T_6_2_wire_logic_cluster/lc_4/in_0

End 

Net : VPP_VDDQ.un1_count_2_1_cry_5
T_5_2_wire_logic_cluster/lc_4/cout
T_5_2_wire_logic_cluster/lc_5/in_3

Net : VPP_VDDQ.count_2Z0Z_4
T_4_2_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g1_3
T_5_2_wire_logic_cluster/lc_3/in_1

T_4_2_wire_logic_cluster/lc_3/out
T_4_2_sp4_h_l_11
T_6_2_lc_trk_g3_6
T_6_2_wire_logic_cluster/lc_2/in_3

End 

Net : VPP_VDDQ.un1_count_2_1_cry_4_c_RNIH6BZ0Z7
T_5_2_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g3_4
T_4_2_wire_logic_cluster/lc_6/in_1

T_5_2_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g3_4
T_4_2_input_2_5
T_4_2_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.count_2_1_4_cascade_
T_4_2_wire_logic_cluster/lc_2/ltout
T_4_2_wire_logic_cluster/lc_3/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_3_c_RNIG4AZ0Z7
T_5_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g3_3
T_4_2_wire_logic_cluster/lc_2/in_0

T_5_2_wire_logic_cluster/lc_3/out
T_4_2_lc_trk_g3_3
T_4_2_wire_logic_cluster/lc_4/in_0

End 

Net : VPP_VDDQ.un1_count_2_1_cry_4
T_5_2_wire_logic_cluster/lc_3/cout
T_5_2_wire_logic_cluster/lc_4/in_3

Net : VPP_VDDQ.count_2Z0Z_3
T_6_1_wire_logic_cluster/lc_3/out
T_5_2_lc_trk_g0_3
T_5_2_wire_logic_cluster/lc_2/in_1

T_6_1_wire_logic_cluster/lc_3/out
T_5_1_lc_trk_g2_3
T_5_1_wire_logic_cluster/lc_3/in_0

End 

Net : VPP_VDDQ.un1_count_2_1_cry_3
T_5_2_wire_logic_cluster/lc_2/cout
T_5_2_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_2_c_RNIFZ0Z297
T_5_2_wire_logic_cluster/lc_2/out
T_6_1_lc_trk_g3_2
T_6_1_wire_logic_cluster/lc_2/in_1

T_5_2_wire_logic_cluster/lc_2/out
T_5_1_lc_trk_g1_2
T_5_1_wire_logic_cluster/lc_7/in_0

End 

Net : VPP_VDDQ.count_2_1_3_cascade_
T_6_1_wire_logic_cluster/lc_2/ltout
T_6_1_wire_logic_cluster/lc_3/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_cry_2
T_5_2_wire_logic_cluster/lc_1/cout
T_5_2_wire_logic_cluster/lc_2/in_3

Net : VPP_VDDQ.count_2Z0Z_2
T_5_1_wire_logic_cluster/lc_2/out
T_5_2_lc_trk_g0_2
T_5_2_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_1
T_5_2_wire_logic_cluster/lc_0/cout
T_5_2_wire_logic_cluster/lc_1/in_3

Net : VPP_VDDQ.un1_count_2_1_cry_1_c_RNIEZ0Z087
T_5_2_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g0_1
T_5_1_wire_logic_cluster/lc_1/in_0

T_5_2_wire_logic_cluster/lc_1/out
T_5_1_lc_trk_g0_1
T_5_1_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.count_2_1_2_cascade_
T_5_1_wire_logic_cluster/lc_1/ltout
T_5_1_wire_logic_cluster/lc_2/in_2

End 

Net : VPP_VDDQ.count_2_1_0_cascade_
T_5_4_wire_logic_cluster/lc_5/ltout
T_5_4_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.count_2Z0Z_0
T_5_4_wire_logic_cluster/lc_6/out
T_5_1_sp4_v_t_36
T_5_2_lc_trk_g2_4
T_5_2_input_2_0
T_5_2_wire_logic_cluster/lc_0/in_2

T_5_4_wire_logic_cluster/lc_6/out
T_6_3_lc_trk_g3_6
T_6_3_wire_logic_cluster/lc_0/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_5_4_lc_trk_g2_6
T_5_4_wire_logic_cluster/lc_5/in_1

T_5_4_wire_logic_cluster/lc_6/out
T_6_3_lc_trk_g3_6
T_6_3_input_2_3
T_6_3_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.count_clk_0_4
T_8_14_wire_logic_cluster/lc_7/out
T_7_14_sp4_h_l_6
T_6_14_lc_trk_g1_6
T_6_14_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.un1_dutycycle_94_cry_5_cZ0
T_9_9_wire_logic_cluster/lc_5/cout
T_9_9_wire_logic_cluster/lc_6/in_3

Net : VPP_VDDQ.curr_state_2Z0Z_0
T_7_1_wire_logic_cluster/lc_4/out
T_7_1_lc_trk_g1_4
T_7_1_wire_logic_cluster/lc_0/in_3

T_7_1_wire_logic_cluster/lc_4/out
T_6_1_lc_trk_g3_4
T_6_1_wire_logic_cluster/lc_0/in_1

T_7_1_wire_logic_cluster/lc_4/out
T_6_2_lc_trk_g1_4
T_6_2_wire_logic_cluster/lc_4/in_3

T_7_1_wire_logic_cluster/lc_4/out
T_5_1_sp4_h_l_5
T_4_1_lc_trk_g1_5
T_4_1_wire_logic_cluster/lc_0/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_5_1_sp4_h_l_5
T_4_1_lc_trk_g1_5
T_4_1_wire_logic_cluster/lc_4/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_40
T_4_4_sp4_h_l_5
T_5_4_lc_trk_g2_5
T_5_4_wire_logic_cluster/lc_5/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_24
T_6_3_lc_trk_g1_0
T_6_3_wire_logic_cluster/lc_1/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_40
T_4_4_sp4_h_l_5
T_4_4_lc_trk_g0_0
T_4_4_wire_logic_cluster/lc_6/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_5_1_sp4_h_l_5
T_5_1_lc_trk_g0_0
T_5_1_wire_logic_cluster/lc_1/in_1

T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_24
T_4_3_sp4_h_l_0
T_4_3_lc_trk_g1_5
T_4_3_wire_logic_cluster/lc_1/in_1

T_7_1_wire_logic_cluster/lc_4/out
T_6_1_lc_trk_g2_4
T_6_1_wire_logic_cluster/lc_2/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_24
T_4_3_sp4_h_l_0
T_5_3_lc_trk_g3_0
T_5_3_wire_logic_cluster/lc_7/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_5_1_sp4_h_l_5
T_4_1_sp4_v_t_40
T_4_2_lc_trk_g3_0
T_4_2_wire_logic_cluster/lc_2/in_1

T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_40
T_6_4_lc_trk_g1_5
T_6_4_wire_logic_cluster/lc_4/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_5_1_sp4_h_l_5
T_4_1_sp4_v_t_40
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_0/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_5_1_sp4_h_l_5
T_4_1_sp4_v_t_40
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_6/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_40
T_4_4_sp4_h_l_5
T_5_4_lc_trk_g2_5
T_5_4_wire_logic_cluster/lc_2/in_1

T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_40
T_6_4_lc_trk_g1_5
T_6_4_wire_logic_cluster/lc_5/in_1

T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_24
T_4_3_sp4_h_l_0
T_4_3_lc_trk_g1_5
T_4_3_wire_logic_cluster/lc_6/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_5_1_sp4_h_l_5
T_4_1_sp4_v_t_40
T_4_2_lc_trk_g3_0
T_4_2_wire_logic_cluster/lc_4/in_1

T_7_1_wire_logic_cluster/lc_4/out
T_5_1_sp4_h_l_5
T_4_1_sp4_v_t_40
T_4_2_lc_trk_g2_0
T_4_2_wire_logic_cluster/lc_5/in_1

T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_24
T_4_3_sp4_h_l_0
T_4_3_lc_trk_g1_5
T_4_3_wire_logic_cluster/lc_5/in_1

T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_24
T_4_3_sp4_h_l_0
T_4_3_lc_trk_g1_5
T_4_3_wire_logic_cluster/lc_7/in_1

T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_24
T_6_3_lc_trk_g1_0
T_6_3_wire_logic_cluster/lc_4/in_1

T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_24
T_6_3_lc_trk_g1_0
T_6_3_input_2_5
T_6_3_wire_logic_cluster/lc_5/in_2

T_7_1_wire_logic_cluster/lc_4/out
T_5_1_sp4_h_l_5
T_5_1_lc_trk_g0_0
T_5_1_wire_logic_cluster/lc_4/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_5_1_sp4_h_l_5
T_5_1_lc_trk_g0_0
T_5_1_wire_logic_cluster/lc_0/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_40
T_4_4_sp4_h_l_5
T_5_4_lc_trk_g2_5
T_5_4_wire_logic_cluster/lc_7/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_5_1_sp4_h_l_5
T_5_1_lc_trk_g0_0
T_5_1_wire_logic_cluster/lc_7/in_1

T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_40
T_4_4_sp4_h_l_5
T_5_4_lc_trk_g2_5
T_5_4_wire_logic_cluster/lc_4/in_1

T_7_1_wire_logic_cluster/lc_4/out
T_6_2_lc_trk_g1_4
T_6_2_wire_logic_cluster/lc_1/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_5_1_sp4_h_l_5
T_4_1_lc_trk_g1_5
T_4_1_wire_logic_cluster/lc_6/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_5_1_sp4_h_l_5
T_4_1_lc_trk_g1_5
T_4_1_wire_logic_cluster/lc_2/in_0

T_7_1_wire_logic_cluster/lc_4/out
T_5_1_sp4_h_l_5
T_4_1_lc_trk_g1_5
T_4_1_wire_logic_cluster/lc_3/in_3

T_7_1_wire_logic_cluster/lc_4/out
T_7_1_lc_trk_g0_4
T_7_1_wire_logic_cluster/lc_3/in_1

T_7_1_wire_logic_cluster/lc_4/out
T_5_1_sp4_h_l_5
T_5_1_lc_trk_g0_0
T_5_1_wire_logic_cluster/lc_5/in_1

T_7_1_wire_logic_cluster/lc_4/out
T_7_0_span4_vert_24
T_6_3_lc_trk_g1_0
T_6_3_wire_logic_cluster/lc_6/in_3

End 

Net : VPP_VDDQ.N_53_cascade_
T_7_1_wire_logic_cluster/lc_0/ltout
T_7_1_wire_logic_cluster/lc_1/in_2

End 

Net : VPP_VDDQ.curr_state_2_RNIUIRHZ0Z_1
T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_6_1_sp4_v_t_42
T_6_4_lc_trk_g0_2
T_6_4_wire_logic_cluster/lc_3/in_3

T_7_1_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g0_1
T_6_2_wire_logic_cluster/lc_4/in_1

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_3_1_sp4_h_l_7
T_4_1_lc_trk_g2_7
T_4_1_wire_logic_cluster/lc_0/in_1

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_3_1_sp4_h_l_7
T_4_1_lc_trk_g2_7
T_4_1_wire_logic_cluster/lc_4/in_3

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_6_1_sp4_v_t_42
T_5_4_lc_trk_g3_2
T_5_4_input_2_5
T_5_4_wire_logic_cluster/lc_5/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_6_1_sp4_v_t_42
T_6_3_lc_trk_g3_7
T_6_3_wire_logic_cluster/lc_1/in_1

T_7_1_wire_logic_cluster/lc_1/out
T_6_1_sp4_h_l_10
T_5_1_sp4_v_t_47
T_4_4_lc_trk_g3_7
T_4_4_input_2_6
T_4_4_wire_logic_cluster/lc_6/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_3_1_sp4_h_l_7
T_5_1_lc_trk_g3_2
T_5_1_input_2_1
T_5_1_wire_logic_cluster/lc_1/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_6_1_sp4_h_l_10
T_5_1_sp4_v_t_47
T_4_3_lc_trk_g0_1
T_4_3_input_2_1
T_4_3_wire_logic_cluster/lc_1/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_6_1_lc_trk_g3_1
T_6_1_input_2_2
T_6_1_wire_logic_cluster/lc_2/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_6_1_sp4_v_t_42
T_5_3_lc_trk_g0_7
T_5_3_input_2_7
T_5_3_wire_logic_cluster/lc_7/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_6_1_sp4_h_l_10
T_5_1_sp4_v_t_47
T_4_2_lc_trk_g3_7
T_4_2_input_2_2
T_4_2_wire_logic_cluster/lc_2/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_6_1_sp4_h_l_10
T_5_1_sp4_v_t_47
T_4_2_lc_trk_g3_7
T_4_2_input_2_0
T_4_2_wire_logic_cluster/lc_0/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_6_1_sp4_h_l_10
T_5_1_sp4_v_t_47
T_4_2_lc_trk_g3_7
T_4_2_input_2_6
T_4_2_wire_logic_cluster/lc_6/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_6_1_sp4_v_t_36
T_5_4_lc_trk_g2_4
T_5_4_input_2_2
T_5_4_wire_logic_cluster/lc_2/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_6_1_sp4_v_t_42
T_6_3_lc_trk_g3_7
T_6_3_wire_logic_cluster/lc_5/in_1

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_6_1_sp4_v_t_42
T_6_3_lc_trk_g3_7
T_6_3_input_2_4
T_6_3_wire_logic_cluster/lc_4/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_6_1_sp4_h_l_10
T_5_1_sp4_v_t_47
T_4_3_lc_trk_g0_1
T_4_3_wire_logic_cluster/lc_6/in_1

T_7_1_wire_logic_cluster/lc_1/out
T_6_1_sp4_h_l_10
T_5_1_sp4_v_t_47
T_4_3_lc_trk_g0_1
T_4_3_input_2_5
T_4_3_wire_logic_cluster/lc_5/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_6_1_sp4_h_l_10
T_5_1_sp4_v_t_47
T_4_3_lc_trk_g0_1
T_4_3_input_2_7
T_4_3_wire_logic_cluster/lc_7/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_6_1_sp4_h_l_10
T_5_1_sp4_v_t_47
T_4_2_lc_trk_g3_7
T_4_2_input_2_4
T_4_2_wire_logic_cluster/lc_4/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_3_1_sp4_h_l_7
T_5_1_lc_trk_g3_2
T_5_1_wire_logic_cluster/lc_4/in_1

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_3_1_sp4_h_l_7
T_5_1_lc_trk_g3_2
T_5_1_input_2_7
T_5_1_wire_logic_cluster/lc_7/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_6_1_sp4_h_l_10
T_5_1_sp4_v_t_47
T_4_2_lc_trk_g3_7
T_4_2_wire_logic_cluster/lc_5/in_3

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_3_1_sp4_h_l_7
T_5_1_lc_trk_g3_2
T_5_1_wire_logic_cluster/lc_0/in_3

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_6_1_sp4_v_t_36
T_3_1_sp4_h_l_1
T_4_1_lc_trk_g3_1
T_4_1_wire_logic_cluster/lc_3/in_1

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_6_1_sp4_v_t_36
T_5_4_lc_trk_g2_4
T_5_4_wire_logic_cluster/lc_7/in_1

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_6_1_sp4_v_t_36
T_5_4_lc_trk_g2_4
T_5_4_input_2_4
T_5_4_wire_logic_cluster/lc_4/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_3_1_sp4_h_l_7
T_4_1_lc_trk_g2_7
T_4_1_wire_logic_cluster/lc_6/in_1

T_7_1_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g0_1
T_6_2_input_2_1
T_6_2_wire_logic_cluster/lc_1/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_3_1_sp4_h_l_7
T_4_1_lc_trk_g2_7
T_4_1_wire_logic_cluster/lc_2/in_3

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_3_1_sp4_h_l_7
T_5_1_lc_trk_g3_2
T_5_1_input_2_5
T_5_1_wire_logic_cluster/lc_5/in_2

T_7_1_wire_logic_cluster/lc_1/out
T_7_1_sp4_h_l_7
T_6_1_sp4_v_t_42
T_6_3_lc_trk_g3_7
T_6_3_input_2_6
T_6_3_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.curr_state_2_RNIZ0Z_1
T_6_4_wire_logic_cluster/lc_3/out
T_6_0_span4_vert_43
T_6_1_lc_trk_g3_3
T_6_1_wire_logic_cluster/lc_0/in_0

T_6_4_wire_logic_cluster/lc_3/out
T_7_0_span4_vert_42
T_7_1_lc_trk_g3_2
T_7_1_wire_logic_cluster/lc_0/in_1

T_6_4_wire_logic_cluster/lc_3/out
T_7_0_span4_vert_42
T_7_1_lc_trk_g3_2
T_7_1_wire_logic_cluster/lc_5/in_0

T_6_4_wire_logic_cluster/lc_3/out
T_7_0_span4_vert_42
T_7_1_lc_trk_g3_2
T_7_1_wire_logic_cluster/lc_3/in_0

End 

Net : VPP_VDDQ.count_2_1_1_cascade_
T_6_3_wire_logic_cluster/lc_1/ltout
T_6_3_wire_logic_cluster/lc_2/in_2

End 

Net : VPP_VDDQ.un1_count_2_1_axb_1
T_6_3_wire_logic_cluster/lc_2/out
T_5_2_lc_trk_g3_2
T_5_2_wire_logic_cluster/lc_0/in_1

T_6_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g3_2
T_6_3_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.countZ0Z_5
T_2_13_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g2_4
T_2_13_wire_logic_cluster/lc_1/in_3

T_2_13_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g3_4
T_2_13_wire_logic_cluster/lc_5/in_0

T_2_13_wire_logic_cluster/lc_4/out
T_2_13_lc_trk_g3_4
T_2_13_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.count_clk_0_5
T_9_15_wire_logic_cluster/lc_0/out
T_10_13_sp4_v_t_44
T_9_15_lc_trk_g0_2
T_9_15_wire_logic_cluster/lc_4/in_0

End 

Net : VPP_VDDQ.curr_state_2_0_0
T_7_1_wire_logic_cluster/lc_5/out
T_7_1_lc_trk_g2_5
T_7_1_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.curr_state_2Z0Z_1
T_7_1_wire_logic_cluster/lc_6/out
T_7_1_lc_trk_g2_6
T_7_1_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.count_0_6
T_5_15_wire_logic_cluster/lc_5/out
T_5_15_lc_trk_g3_5
T_5_15_wire_logic_cluster/lc_4/in_0

End 

Net : PCH_PWRGD.count_1_i_a2_0_0
T_2_7_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g0_2
T_2_6_wire_logic_cluster/lc_3/in_1

End 

Net : PCH_PWRGD.count_1_i_a2_11_0_cascade_
T_2_6_wire_logic_cluster/lc_3/ltout
T_2_6_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.countZ0Z_6_cascade_
T_2_7_wire_logic_cluster/lc_1/ltout
T_2_7_wire_logic_cluster/lc_2/in_2

End 

Net : PCH_PWRGD.countZ0Z_6
T_2_7_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g3_1
T_1_6_wire_logic_cluster/lc_5/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_1
T_2_7_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g2_3
T_1_6_wire_logic_cluster/lc_0/in_1

T_2_7_wire_logic_cluster/lc_3/out
T_3_4_sp4_v_t_47
T_4_8_sp4_h_l_4
T_8_8_sp4_h_l_0
T_9_8_lc_trk_g3_0
T_9_8_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_5_c_RNISK0DZ0
T_1_6_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_1/in_3

T_1_6_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g3_5
T_2_7_wire_logic_cluster/lc_5/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_1_cascade_
T_2_7_wire_logic_cluster/lc_3/ltout
T_2_7_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.count_rst_13
T_2_7_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g3_4
T_2_7_wire_logic_cluster/lc_3/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_2_0_span12_vert_20
T_2_4_lc_trk_g2_7
T_2_4_wire_logic_cluster/lc_6/in_1

End 

Net : PCH_PWRGD.count_0_1
T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_4_8_sp4_h_l_8
T_3_4_sp4_v_t_36
T_2_7_lc_trk_g2_4
T_2_7_wire_logic_cluster/lc_3/in_1

T_9_8_wire_logic_cluster/lc_0/out
T_8_8_sp4_h_l_8
T_4_8_sp4_h_l_8
T_3_4_sp4_v_t_36
T_0_4_span4_horz_12
T_2_4_lc_trk_g2_4
T_2_4_wire_logic_cluster/lc_6/in_0

End 

Net : PCH_PWRGD.curr_stateZ0Z_1
T_2_8_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g2_6
T_2_8_wire_logic_cluster/lc_3/in_3

T_2_8_wire_logic_cluster/lc_6/out
T_2_8_lc_trk_g2_6
T_2_8_wire_logic_cluster/lc_0/in_0

T_2_8_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g3_6
T_1_8_input_2_7
T_1_8_wire_logic_cluster/lc_7/in_2

T_2_8_wire_logic_cluster/lc_6/out
T_2_2_sp12_v_t_23
T_2_5_lc_trk_g3_3
T_2_5_wire_logic_cluster/lc_2/in_0

End 

Net : PCH_PWRGD.N_670
T_2_8_wire_logic_cluster/lc_1/out
T_2_8_sp4_h_l_7
T_5_4_sp4_v_t_42
T_5_7_lc_trk_g0_2
T_5_7_input_2_2
T_5_7_wire_logic_cluster/lc_2/in_2

T_2_8_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g2_1
T_1_7_wire_logic_cluster/lc_7/in_0

End 

Net : PCH_PWRGD.N_2244_i
T_2_8_wire_logic_cluster/lc_3/out
T_2_8_lc_trk_g1_3
T_2_8_wire_logic_cluster/lc_1/in_3

End 

Net : PCH_PWRGD.curr_state_RNII6BQ1Z0Z_0
T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_7_lc_trk_g1_1
T_2_7_wire_logic_cluster/lc_1/in_1

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_36
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_1/in_3

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_7_lc_trk_g1_1
T_2_7_wire_logic_cluster/lc_6/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_36
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_6/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_36
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_7/in_3

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_7_sp4_v_t_36
T_1_8_lc_trk_g2_4
T_1_8_wire_logic_cluster/lc_5/in_3

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_36
T_2_4_lc_trk_g3_4
T_2_4_wire_logic_cluster/lc_5/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_36
T_1_5_lc_trk_g0_1
T_1_5_wire_logic_cluster/lc_4/in_1

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_36
T_1_5_lc_trk_g0_1
T_1_5_wire_logic_cluster/lc_1/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_36
T_2_4_lc_trk_g3_4
T_2_4_wire_logic_cluster/lc_4/in_3

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_7_lc_trk_g1_1
T_2_7_wire_logic_cluster/lc_2/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_36
T_1_4_lc_trk_g2_4
T_1_4_wire_logic_cluster/lc_5/in_3

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_36
T_1_4_lc_trk_g2_4
T_1_4_wire_logic_cluster/lc_2/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_7_sp4_v_t_36
T_1_8_lc_trk_g2_4
T_1_8_wire_logic_cluster/lc_1/in_3

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_36
T_2_6_lc_trk_g0_4
T_2_6_wire_logic_cluster/lc_2/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_7_sp4_v_t_36
T_2_3_sp4_v_t_44
T_3_7_sp4_h_l_3
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_0/cen

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_7_sp4_v_t_36
T_2_3_sp4_v_t_44
T_3_7_sp4_h_l_3
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_0/cen

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_43
T_2_4_lc_trk_g3_3
T_2_4_wire_logic_cluster/lc_3/cen

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_43
T_2_4_lc_trk_g3_3
T_2_4_wire_logic_cluster/lc_3/cen

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_7_7_sp4_h_l_1
T_10_7_sp4_v_t_43
T_9_8_lc_trk_g3_3
T_9_8_wire_logic_cluster/lc_2/cen

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_43
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_3/cen

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_43
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_3/cen

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_43
T_2_6_lc_trk_g1_3
T_2_6_wire_logic_cluster/lc_3/cen

T_5_7_wire_logic_cluster/lc_2/out
T_5_5_sp12_v_t_23
T_0_5_span12_horz_15
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_6/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_7_sp4_v_t_36
T_2_3_sp4_v_t_44
T_1_5_lc_trk_g0_2
T_1_5_wire_logic_cluster/lc_1/cen

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_7_sp4_v_t_36
T_2_3_sp4_v_t_44
T_1_5_lc_trk_g0_2
T_1_5_wire_logic_cluster/lc_1/cen

T_5_7_wire_logic_cluster/lc_2/out
T_5_5_sp12_v_t_23
T_0_5_span12_horz_15
T_2_5_lc_trk_g1_3
T_2_5_wire_logic_cluster/lc_2/cen

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_43
T_2_7_sp4_v_t_43
T_1_8_lc_trk_g3_3
T_1_8_wire_logic_cluster/lc_0/cen

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_43
T_2_7_sp4_v_t_43
T_1_8_lc_trk_g3_3
T_1_8_wire_logic_cluster/lc_0/cen

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_43
T_2_7_sp4_v_t_43
T_1_8_lc_trk_g3_3
T_1_8_wire_logic_cluster/lc_0/cen

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_43
T_1_4_lc_trk_g3_3
T_1_4_wire_logic_cluster/lc_1/cen

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_43
T_1_4_lc_trk_g3_3
T_1_4_wire_logic_cluster/lc_1/cen

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_7_sp4_v_t_36
T_2_3_sp4_v_t_44
T_3_7_sp4_h_l_3
T_2_7_lc_trk_g1_3
T_2_7_wire_logic_cluster/lc_3/in_3

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_7_sp4_v_t_36
T_1_8_lc_trk_g2_4
T_1_8_wire_logic_cluster/lc_3/in_1

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_7_sp4_v_t_36
T_1_8_lc_trk_g2_4
T_1_8_wire_logic_cluster/lc_4/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_36
T_2_4_lc_trk_g3_4
T_2_4_wire_logic_cluster/lc_6/in_3

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_7_sp4_v_t_36
T_2_3_sp4_v_t_44
T_1_5_lc_trk_g0_2
T_1_5_input_2_6
T_1_5_wire_logic_cluster/lc_6/in_2

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_43
T_2_4_lc_trk_g3_3
T_2_4_wire_logic_cluster/lc_2/in_0

T_5_7_wire_logic_cluster/lc_2/out
T_3_7_sp4_h_l_1
T_2_3_sp4_v_t_36
T_1_4_lc_trk_g2_4
T_1_4_input_2_0
T_1_4_wire_logic_cluster/lc_0/in_2

End 

Net : PCH_PWRGD.N_2226_i
T_2_5_wire_logic_cluster/lc_1/out
T_2_5_sp4_h_l_7
T_1_5_sp4_v_t_42
T_1_8_lc_trk_g0_2
T_1_8_wire_logic_cluster/lc_7/in_1

T_2_5_wire_logic_cluster/lc_1/out
T_2_3_sp4_v_t_47
T_2_7_lc_trk_g0_2
T_2_7_wire_logic_cluster/lc_0/in_0

T_2_5_wire_logic_cluster/lc_1/out
T_2_5_sp4_h_l_7
T_1_5_sp4_v_t_42
T_1_7_lc_trk_g3_7
T_1_7_wire_logic_cluster/lc_7/in_3

T_2_5_wire_logic_cluster/lc_1/out
T_2_2_sp12_v_t_22
T_2_8_lc_trk_g2_5
T_2_8_wire_logic_cluster/lc_0/in_1

T_2_5_wire_logic_cluster/lc_1/out
T_2_2_sp12_v_t_22
T_2_8_lc_trk_g3_5
T_2_8_wire_logic_cluster/lc_7/in_1

End 

Net : PCH_PWRGD.count_1_i_a2_11_0
T_2_6_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_wire_logic_cluster/lc_4/in_1

T_2_6_wire_logic_cluster/lc_3/out
T_2_5_lc_trk_g0_3
T_2_5_input_2_3
T_2_5_wire_logic_cluster/lc_3/in_2

End 

Net : PCH_PWRGD.curr_state_7_0
T_2_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g3_2
T_2_5_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.N_386_cascade_
T_2_5_wire_logic_cluster/lc_4/ltout
T_2_5_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.m6_i_i_a2
T_1_8_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g0_7
T_2_8_wire_logic_cluster/lc_6/in_1

End 

Net : PCH_PWRGD.N_386
T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g1_4
T_2_5_wire_logic_cluster/lc_2/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_1_8_lc_trk_g1_5
T_1_8_wire_logic_cluster/lc_7/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_0/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g1_4
T_2_4_wire_logic_cluster/lc_3/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_7/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_3/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_2_8_lc_trk_g0_5
T_2_8_wire_logic_cluster/lc_0/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g1_4
T_2_4_wire_logic_cluster/lc_0/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g3_4
T_1_4_wire_logic_cluster/lc_1/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g3_4
T_1_4_wire_logic_cluster/lc_4/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_0_4_span4_horz_29
T_1_4_lc_trk_g2_0
T_1_4_wire_logic_cluster/lc_3/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_2/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_5_lc_trk_g0_4
T_2_5_wire_logic_cluster/lc_7/in_1

T_2_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g2_4
T_1_5_wire_logic_cluster/lc_5/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_1_4_lc_trk_g3_4
T_1_4_wire_logic_cluster/lc_6/in_3

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g1_4
T_2_4_wire_logic_cluster/lc_1/in_0

T_2_5_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_40
T_0_4_span4_horz_29
T_1_4_lc_trk_g2_0
T_1_4_wire_logic_cluster/lc_7/in_1

End 

Net : PCH_PWRGD.count_1_i_a2_2_0
T_1_8_wire_logic_cluster/lc_4/out
T_2_4_sp4_v_t_44
T_2_6_lc_trk_g3_1
T_2_6_wire_logic_cluster/lc_3/in_3

End 

Net : PCH_PWRGD.countZ0Z_15_cascade_
T_1_8_wire_logic_cluster/lc_3/ltout
T_1_8_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.countZ0Z_3
T_2_5_wire_logic_cluster/lc_6/out
T_1_5_lc_trk_g3_6
T_1_5_wire_logic_cluster/lc_6/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g2_6
T_2_5_wire_logic_cluster/lc_5/in_3

T_2_5_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g1_6
T_1_6_wire_logic_cluster/lc_2/in_1

End 

Net : PCH_PWRGD.count_rst_11_cascade_
T_2_5_wire_logic_cluster/lc_5/ltout
T_2_5_wire_logic_cluster/lc_6/in_2

End 

Net : PCH_PWRGD.curr_stateZ0Z_0_cascade_
T_2_5_wire_logic_cluster/lc_0/ltout
T_2_5_wire_logic_cluster/lc_1/in_2

End 

Net : PCH_PWRGD.count_rst
T_1_7_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g0_6
T_1_8_wire_logic_cluster/lc_3/in_3

T_1_7_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g0_6
T_1_8_wire_logic_cluster/lc_0/in_0

End 

Net : PCH_PWRGD.count_1_i_a2_6_0
T_1_5_wire_logic_cluster/lc_6/out
T_2_4_lc_trk_g2_6
T_2_4_wire_logic_cluster/lc_7/in_3

End 

Net : PCH_PWRGD.count_1_i_a2_12_0
T_2_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g0_7
T_2_5_wire_logic_cluster/lc_4/in_3

T_2_4_wire_logic_cluster/lc_7/out
T_2_3_sp4_v_t_46
T_2_6_lc_trk_g1_6
T_2_6_wire_logic_cluster/lc_4/in_3

T_2_4_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g0_7
T_2_5_wire_logic_cluster/lc_3/in_0

End 

Net : PCH_PWRGD.un2_count_1_cry_14
T_1_7_wire_logic_cluster/lc_5/cout
T_1_7_wire_logic_cluster/lc_6/in_3

End 

Net : PCH_PWRGD.N_2244_i_cascade_
T_2_8_wire_logic_cluster/lc_3/ltout
T_2_8_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.count_0_sqmuxa
T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_5_7_lc_trk_g3_5
T_5_7_wire_logic_cluster/lc_2/in_0

T_2_7_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g0_0
T_2_6_wire_logic_cluster/lc_1/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g3_0
T_1_7_wire_logic_cluster/lc_1/in_0

T_2_7_wire_logic_cluster/lc_0/out
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_1/in_0

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_1_5_lc_trk_g1_5
T_1_5_wire_logic_cluster/lc_3/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_1_5_lc_trk_g1_5
T_1_5_input_2_0
T_1_5_wire_logic_cluster/lc_0/in_2

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_2_4_lc_trk_g3_0
T_2_4_wire_logic_cluster/lc_0/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_2_4_lc_trk_g3_0
T_2_4_input_2_3
T_2_4_wire_logic_cluster/lc_3/in_2

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_7_7_sp4_h_l_0
T_10_7_sp4_v_t_37
T_9_8_lc_trk_g2_5
T_9_8_wire_logic_cluster/lc_0/in_3

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_7_7_sp4_h_l_8
T_10_7_sp4_v_t_45
T_9_8_lc_trk_g3_5
T_9_8_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_1_4_lc_trk_g3_0
T_1_4_wire_logic_cluster/lc_4/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_1_4_lc_trk_g3_0
T_1_4_input_2_1
T_1_4_wire_logic_cluster/lc_1/in_2

T_2_7_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_37
T_2_4_lc_trk_g3_5
T_2_4_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_37
T_2_4_lc_trk_g3_5
T_2_4_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_1_5_lc_trk_g1_5
T_1_5_wire_logic_cluster/lc_5/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_2_7_lc_trk_g1_5
T_2_7_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_2_7_lc_trk_g1_5
T_2_7_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_2_5_lc_trk_g3_5
T_2_5_wire_logic_cluster/lc_7/in_3

T_2_7_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_37
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_37
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_37
T_2_6_lc_trk_g1_5
T_2_6_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_2_5_lc_trk_g3_5
T_2_5_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_1_5_lc_trk_g1_5
T_1_5_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_1_5_lc_trk_g1_5
T_1_5_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g0_0
T_2_6_wire_logic_cluster/lc_4/in_0

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_1_4_lc_trk_g3_0
T_1_4_wire_logic_cluster/lc_3/in_0

T_2_7_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g0_0
T_2_6_wire_logic_cluster/lc_5/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_2_3_sp4_v_t_37
T_1_5_lc_trk_g1_0
T_1_5_wire_logic_cluster/lc_2/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_1_4_lc_trk_g3_0
T_1_4_wire_logic_cluster/lc_6/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g2_0
T_1_7_wire_logic_cluster/lc_4/in_0

T_2_7_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g3_0
T_1_7_wire_logic_cluster/lc_3/in_0

T_2_7_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_45
T_2_1_sp4_v_t_45
T_1_4_lc_trk_g3_5
T_1_4_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_45
T_2_1_sp4_v_t_45
T_1_4_lc_trk_g3_5
T_1_4_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g2_0
T_2_7_wire_logic_cluster/lc_5/in_3

T_2_7_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_45
T_1_8_lc_trk_g3_5
T_1_8_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_45
T_1_8_lc_trk_g3_5
T_1_8_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_45
T_1_8_lc_trk_g3_5
T_1_8_wire_logic_cluster/lc_5/s_r

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_2_7_lc_trk_g1_5
T_2_7_wire_logic_cluster/lc_4/in_0

T_2_7_wire_logic_cluster/lc_0/out
T_1_7_lc_trk_g2_0
T_1_7_wire_logic_cluster/lc_6/in_0

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_2_5_lc_trk_g3_5
T_2_5_wire_logic_cluster/lc_3/in_3

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_2_5_lc_trk_g3_5
T_2_5_wire_logic_cluster/lc_5/in_1

T_2_7_wire_logic_cluster/lc_0/out
T_3_7_sp4_h_l_0
T_2_3_sp4_v_t_40
T_2_4_lc_trk_g3_0
T_2_4_input_2_1
T_2_4_wire_logic_cluster/lc_1/in_2

T_2_7_wire_logic_cluster/lc_0/out
T_2_5_sp4_v_t_45
T_2_1_sp4_v_t_45
T_1_4_lc_trk_g3_5
T_1_4_wire_logic_cluster/lc_7/in_3

End 

Net : PCH_PWRGD.N_655
T_2_8_wire_logic_cluster/lc_4/out
T_2_7_lc_trk_g1_4
T_2_7_wire_logic_cluster/lc_0/in_1

T_2_8_wire_logic_cluster/lc_4/out
T_2_8_lc_trk_g0_4
T_2_8_wire_logic_cluster/lc_7/in_3

T_2_8_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g3_4
T_1_8_wire_logic_cluster/lc_7/in_0

End 

Net : PCH_PWRGD.countZ0Z_14_cascade_
T_2_6_wire_logic_cluster/lc_1/ltout
T_2_6_wire_logic_cluster/lc_2/in_2

End 

Net : PCH_PWRGD.un2_count_1_cry_13_c_RNIBAQZ0Z7
T_1_7_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g2_5
T_2_6_wire_logic_cluster/lc_1/in_0

T_1_7_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g2_5
T_2_6_wire_logic_cluster/lc_5/in_0

End 

Net : PCH_PWRGD.count_1_i_a2_1_0_cascade_
T_2_6_wire_logic_cluster/lc_2/ltout
T_2_6_wire_logic_cluster/lc_3/in_2

End 

Net : PCH_PWRGD.countZ0Z_14
T_2_6_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g1_1
T_1_7_wire_logic_cluster/lc_5/in_1

End 

Net : PCH_PWRGD.count_rst_4
T_1_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g0_1
T_2_7_wire_logic_cluster/lc_2/in_1

T_1_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g0_1
T_2_7_wire_logic_cluster/lc_7/in_0

T_1_7_wire_logic_cluster/lc_1/out
T_2_7_lc_trk_g0_1
T_2_7_wire_logic_cluster/lc_6/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_10
T_2_7_wire_logic_cluster/lc_6/out
T_1_7_lc_trk_g2_6
T_1_7_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.count_rst_12
T_1_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g0_1
T_2_6_wire_logic_cluster/lc_2/in_1

T_1_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g0_1
T_2_6_wire_logic_cluster/lc_0/in_1

T_1_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g0_1
T_2_6_wire_logic_cluster/lc_6/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_2
T_2_6_wire_logic_cluster/lc_6/out
T_1_6_lc_trk_g2_6
T_1_6_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.count_clk_0_6
T_6_8_wire_logic_cluster/lc_1/out
T_6_6_sp4_v_t_47
T_6_10_sp4_v_t_36
T_6_14_lc_trk_g0_1
T_6_14_wire_logic_cluster/lc_7/in_0

End 

Net : PCH_PWRGD.countZ0Z_0
T_2_6_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_43
T_3_8_sp4_h_l_0
T_7_8_sp4_h_l_3
T_9_8_lc_trk_g2_6
T_9_8_wire_logic_cluster/lc_0/in_0

T_2_6_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g2_7
T_2_6_wire_logic_cluster/lc_4/in_1

T_2_6_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_3/in_1

T_2_6_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g1_7
T_2_5_wire_logic_cluster/lc_4/in_0

T_2_6_wire_logic_cluster/lc_7/out
T_2_7_lc_trk_g0_7
T_2_7_wire_logic_cluster/lc_4/in_3

T_2_6_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g3_7
T_1_6_input_2_0
T_1_6_wire_logic_cluster/lc_0/in_2

End 

Net : PCH_PWRGD.countZ0Z_12
T_1_8_wire_logic_cluster/lc_5/out
T_2_4_sp4_v_t_46
T_2_6_lc_trk_g2_3
T_2_6_wire_logic_cluster/lc_3/in_0

T_1_8_wire_logic_cluster/lc_5/out
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_3/in_1

End 

Net : N_428
T_1_1_wire_logic_cluster/lc_0/out
T_1_2_lc_trk_g0_0
T_1_2_wire_logic_cluster/lc_7/in_1

T_1_1_wire_logic_cluster/lc_0/out
T_1_1_lc_trk_g1_0
T_1_1_wire_logic_cluster/lc_4/in_3

T_1_1_wire_logic_cluster/lc_0/out
T_0_1_span12_horz_7
T_6_1_lc_trk_g1_3
T_6_1_wire_logic_cluster/lc_7/in_3

T_1_1_wire_logic_cluster/lc_0/out
T_0_1_span12_horz_7
T_9_1_sp12_v_t_23
T_9_8_lc_trk_g2_3
T_9_8_wire_logic_cluster/lc_4/in_3

End 

Net : PCH_PWRGD.delayed_vccin_okZ0
T_1_1_wire_logic_cluster/lc_2/out
T_1_1_lc_trk_g3_2
T_1_1_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.N_38_f0
T_1_7_wire_logic_cluster/lc_7/out
T_1_2_sp12_v_t_22
T_1_0_span12_vert_2
T_1_1_lc_trk_g2_2
T_1_1_wire_logic_cluster/lc_2/in_0

T_1_7_wire_logic_cluster/lc_7/out
T_1_4_sp4_v_t_38
T_2_4_sp4_h_l_3
T_4_4_lc_trk_g3_6
T_4_4_wire_logic_cluster/lc_4/in_1

End 

Net : PCH_PWRGD.countZ0Z_11
T_2_4_wire_logic_cluster/lc_5/out
T_2_4_lc_trk_g1_5
T_2_4_wire_logic_cluster/lc_0/in_0

T_2_4_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g2_5
T_1_4_input_2_7
T_1_4_wire_logic_cluster/lc_7/in_2

T_2_4_wire_logic_cluster/lc_5/out
T_2_4_sp12_h_l_1
T_1_4_sp12_v_t_22
T_1_7_lc_trk_g3_2
T_1_7_wire_logic_cluster/lc_2/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_4
T_1_5_wire_logic_cluster/lc_4/out
T_1_5_lc_trk_g1_4
T_1_5_wire_logic_cluster/lc_3/in_0

T_1_5_wire_logic_cluster/lc_4/out
T_1_6_lc_trk_g0_4
T_1_6_wire_logic_cluster/lc_3/in_1

End 

Net : PCH_PWRGD.count_rst_10_cascade_
T_1_5_wire_logic_cluster/lc_3/ltout
T_1_5_wire_logic_cluster/lc_4/in_2

End 

Net : PCH_PWRGD.un2_count_1_axb_4_cascade_
T_1_5_wire_logic_cluster/lc_4/ltout
T_1_5_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.countZ0Z_5_cascade_
T_1_5_wire_logic_cluster/lc_1/ltout
T_1_5_wire_logic_cluster/lc_2/in_2

End 

Net : PCH_PWRGD.count_rst_9_cascade_
T_1_5_wire_logic_cluster/lc_0/ltout
T_1_5_wire_logic_cluster/lc_1/in_2

End 

Net : PCH_PWRGD.countZ0Z_5
T_1_5_wire_logic_cluster/lc_1/out
T_1_5_lc_trk_g2_1
T_1_5_wire_logic_cluster/lc_0/in_3

T_1_5_wire_logic_cluster/lc_1/out
T_1_6_lc_trk_g0_1
T_1_6_wire_logic_cluster/lc_4/in_1

T_1_5_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g2_1
T_2_4_wire_logic_cluster/lc_2/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_7
T_2_4_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g0_4
T_2_4_wire_logic_cluster/lc_3/in_3

T_2_4_wire_logic_cluster/lc_4/out
T_2_4_lc_trk_g0_4
T_2_4_wire_logic_cluster/lc_1/in_3

T_2_4_wire_logic_cluster/lc_4/out
T_2_2_sp4_v_t_37
T_1_6_lc_trk_g1_0
T_1_6_wire_logic_cluster/lc_6/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_10_c_RNIUDMDZ0
T_5_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g1_2
T_6_3_wire_logic_cluster/lc_5/in_0

T_5_3_wire_logic_cluster/lc_2/out
T_6_3_lc_trk_g1_2
T_6_3_wire_logic_cluster/lc_6/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_10
T_5_3_wire_logic_cluster/lc_1/cout
T_5_3_wire_logic_cluster/lc_2/in_3

Net : N_428_cascade_
T_1_1_wire_logic_cluster/lc_0/ltout
T_1_1_wire_logic_cluster/lc_1/in_2

End 

Net : PCH_PWRGD.countZ0Z_8
T_1_4_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g1_5
T_1_4_wire_logic_cluster/lc_4/in_0

T_1_4_wire_logic_cluster/lc_5/out
T_1_4_lc_trk_g1_5
T_1_4_wire_logic_cluster/lc_0/in_0

T_1_4_wire_logic_cluster/lc_5/out
T_1_3_sp4_v_t_42
T_1_6_lc_trk_g0_2
T_1_6_wire_logic_cluster/lc_7/in_1

End 

Net : PCH_PWRGD.count_rst_6_cascade_
T_1_4_wire_logic_cluster/lc_4/ltout
T_1_4_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.countZ0Z_8_cascade_
T_1_4_wire_logic_cluster/lc_5/ltout
T_1_4_wire_logic_cluster/lc_6/in_2

End 

Net : PCH_PWRGD.un2_count_1_axb_9
T_1_4_wire_logic_cluster/lc_2/out
T_1_4_lc_trk_g2_2
T_1_4_wire_logic_cluster/lc_1/in_3

T_1_4_wire_logic_cluster/lc_2/out
T_1_2_sp12_v_t_23
T_1_7_lc_trk_g2_7
T_1_7_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.count_rst_5_cascade_
T_1_4_wire_logic_cluster/lc_1/ltout
T_1_4_wire_logic_cluster/lc_2/in_2

End 

Net : PCH_PWRGD.un2_count_1_axb_9_cascade_
T_1_4_wire_logic_cluster/lc_2/ltout
T_1_4_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.count_0_7
T_6_14_wire_logic_cluster/lc_1/out
T_6_12_sp4_v_t_47
T_6_14_lc_trk_g2_2
T_6_14_wire_logic_cluster/lc_0/in_0

End 

Net : PCH_PWRGD.count_0_sqmuxa_cascade_
T_2_7_wire_logic_cluster/lc_0/ltout
T_2_7_wire_logic_cluster/lc_1/in_2

End 

Net : PCH_PWRGD.count_rst_2
T_1_7_wire_logic_cluster/lc_3/out
T_1_8_lc_trk_g0_3
T_1_8_wire_logic_cluster/lc_6/in_3

T_1_7_wire_logic_cluster/lc_3/out
T_1_8_lc_trk_g0_3
T_1_8_wire_logic_cluster/lc_5/in_0

End 

Net : PCH_PWRGD.count_rst_1
T_1_7_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g1_4
T_1_8_wire_logic_cluster/lc_2/in_3

T_1_7_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g1_4
T_1_8_wire_logic_cluster/lc_4/in_3

T_1_7_wire_logic_cluster/lc_4/out
T_1_8_lc_trk_g0_4
T_1_8_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.un2_count_1_axb_13
T_1_8_wire_logic_cluster/lc_1/out
T_1_7_lc_trk_g0_1
T_1_7_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.func_state_RNI_8Z0Z_1_cascade_
T_11_10_wire_logic_cluster/lc_4/ltout
T_11_10_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.N_655_cascade_
T_2_8_wire_logic_cluster/lc_4/ltout
T_2_8_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.curr_state_0_sqmuxa
T_2_8_wire_logic_cluster/lc_5/out
T_2_1_sp12_v_t_22
T_0_1_span12_horz_21
T_1_1_lc_trk_g1_6
T_1_1_wire_logic_cluster/lc_2/in_1

T_2_8_wire_logic_cluster/lc_5/out
T_2_4_sp4_v_t_47
T_3_4_sp4_h_l_10
T_4_4_lc_trk_g2_2
T_4_4_wire_logic_cluster/lc_4/in_0

T_2_8_wire_logic_cluster/lc_5/out
T_2_8_lc_trk_g1_5
T_2_8_input_2_0
T_2_8_wire_logic_cluster/lc_0/in_2

T_2_8_wire_logic_cluster/lc_5/out
T_3_4_sp4_v_t_46
T_2_5_lc_trk_g3_6
T_2_5_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.count_2_0_11
T_6_3_wire_logic_cluster/lc_5/out
T_6_3_lc_trk_g1_5
T_6_3_wire_logic_cluster/lc_7/in_3

End 

Net : PCH_PWRGD.countZ0Z_3_cascade_
T_2_5_wire_logic_cluster/lc_6/ltout
T_2_5_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.count_clk_0_7
T_9_15_wire_logic_cluster/lc_7/out
T_9_15_lc_trk_g1_7
T_9_15_wire_logic_cluster/lc_5/in_1

End 

Net : PCH_PWRGD.un2_count_1_cry_2
T_1_6_wire_logic_cluster/lc_1/cout
T_1_6_wire_logic_cluster/lc_2/in_3

Net : PCH_PWRGD.un2_count_1_cry_2_THRU_CO
T_1_6_wire_logic_cluster/lc_2/out
T_2_3_sp4_v_t_45
T_2_5_lc_trk_g3_0
T_2_5_wire_logic_cluster/lc_5/in_0

T_1_6_wire_logic_cluster/lc_2/out
T_2_3_sp4_v_t_45
T_2_5_lc_trk_g3_0
T_2_5_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.count_0_8
T_5_16_wire_logic_cluster/lc_0/out
T_6_13_sp4_v_t_41
T_5_15_lc_trk_g0_4
T_5_15_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.func_state_RNI12ASZ0Z_1
T_9_6_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g3_5
T_9_6_wire_logic_cluster/lc_4/in_0

End 

Net : PCH_PWRGD.curr_stateZ0Z_0
T_2_5_wire_logic_cluster/lc_0/out
T_3_3_sp4_v_t_44
T_4_7_sp4_h_l_9
T_5_7_lc_trk_g2_1
T_5_7_wire_logic_cluster/lc_2/in_3

T_2_5_wire_logic_cluster/lc_0/out
T_2_1_sp12_v_t_23
T_2_8_lc_trk_g3_3
T_2_8_wire_logic_cluster/lc_5/in_3

End 

Net : VPP_VDDQ.count_2Z0Z_6
T_6_2_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g1_1
T_6_2_wire_logic_cluster/lc_5/in_3

T_6_2_wire_logic_cluster/lc_1/out
T_6_2_lc_trk_g1_1
T_6_2_wire_logic_cluster/lc_2/in_0

End 

Net : PCH_PWRGD.count_0_15
T_1_8_wire_logic_cluster/lc_0/out
T_1_8_lc_trk_g1_0
T_1_8_wire_logic_cluster/lc_3/in_0

End 

Net : VPP_VDDQ.un1_count_2_1_axb_7
T_5_4_wire_logic_cluster/lc_3/out
T_5_1_sp4_v_t_46
T_5_2_lc_trk_g3_6
T_5_2_wire_logic_cluster/lc_6/in_1

End 

Net : VPP_VDDQ.un1_count_2_1_cry_6_c_RNIJADZ0Z7
T_5_2_wire_logic_cluster/lc_6/out
T_5_1_sp4_v_t_44
T_5_4_lc_trk_g1_4
T_5_4_wire_logic_cluster/lc_4/in_3

T_5_2_wire_logic_cluster/lc_6/out
T_5_1_sp4_v_t_44
T_5_4_lc_trk_g1_4
T_5_4_wire_logic_cluster/lc_2/in_3

End 

Net : VPP_VDDQ.count_2_1_7_cascade_
T_5_4_wire_logic_cluster/lc_2/ltout
T_5_4_wire_logic_cluster/lc_3/in_2

End 

Net : VPP_VDDQ.count_2_RNIZ0Z_1
T_6_3_wire_logic_cluster/lc_0/out
T_6_3_lc_trk_g3_0
T_6_3_wire_logic_cluster/lc_4/in_3

End 

Net : PCH_PWRGD.count_0_13
T_1_8_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g3_2
T_1_8_wire_logic_cluster/lc_4/in_1

T_1_8_wire_logic_cluster/lc_2/out
T_1_8_lc_trk_g3_2
T_1_8_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.func_state_RNI12ASZ0Z_1_cascade_
T_9_6_wire_logic_cluster/lc_5/ltout
T_9_6_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.N_664
T_7_1_wire_logic_cluster/lc_2/out
T_7_1_lc_trk_g2_2
T_7_1_wire_logic_cluster/lc_0/in_0

T_7_1_wire_logic_cluster/lc_2/out
T_7_1_lc_trk_g2_2
T_7_1_wire_logic_cluster/lc_5/in_3

End 

Net : VPP_VDDQ.N_53
T_7_1_wire_logic_cluster/lc_0/out
T_7_1_lc_trk_g1_0
T_7_1_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.count_clk_0_8
T_7_14_wire_logic_cluster/lc_1/out
T_7_14_lc_trk_g3_1
T_7_14_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.func_state_RNI2MQDZ0Z_0_cascade_
T_11_8_wire_logic_cluster/lc_2/ltout
T_11_8_wire_logic_cluster/lc_3/in_2

End 

Net : VPP_VDDQ.count_2_0_8
T_4_1_wire_logic_cluster/lc_2/out
T_4_1_lc_trk_g2_2
T_4_1_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.func_state_RNIBVNSZ0Z_0
T_12_5_wire_logic_cluster/lc_5/out
T_12_5_lc_trk_g1_5
T_12_5_input_2_4
T_12_5_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.count_0_9
T_5_15_wire_logic_cluster/lc_2/out
T_5_15_lc_trk_g2_2
T_5_15_wire_logic_cluster/lc_1/in_3

End 

Net : VPP_VDDQ.count_2Z0Z_0_cascade_
T_5_4_wire_logic_cluster/lc_6/ltout
T_5_4_wire_logic_cluster/lc_7/in_2

End 

Net : PCH_PWRGD.curr_stateZ0Z_1_cascade_
T_2_8_wire_logic_cluster/lc_6/ltout
T_2_8_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.count_clk_0_9
T_9_15_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g1_3
T_9_15_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.count_0_3
T_2_5_wire_logic_cluster/lc_7/out
T_2_5_lc_trk_g2_7
T_2_5_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.count_0_10
T_5_15_wire_logic_cluster/lc_3/out
T_4_15_lc_trk_g2_3
T_4_15_wire_logic_cluster/lc_7/in_0

End 

Net : PCH_PWRGD.count_0_4
T_1_5_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g2_5
T_1_5_wire_logic_cluster/lc_6/in_1

T_1_5_wire_logic_cluster/lc_5/out
T_1_5_lc_trk_g2_5
T_1_5_wire_logic_cluster/lc_4/in_3

End 

Net : VPP_VDDQ.count_2_0_9
T_4_1_wire_logic_cluster/lc_3/out
T_4_1_lc_trk_g3_3
T_4_1_wire_logic_cluster/lc_5/in_3

End 

Net : POWERLED.count_clkZ0Z_10
T_7_16_wire_logic_cluster/lc_1/out
T_7_12_sp4_v_t_39
T_6_14_lc_trk_g0_2
T_6_14_input_2_6
T_6_14_wire_logic_cluster/lc_6/in_2

T_7_16_wire_logic_cluster/lc_1/out
T_7_16_sp4_h_l_7
T_9_16_lc_trk_g3_2
T_9_16_wire_logic_cluster/lc_2/in_3

End 

Net : VPP_VDDQ.un1_count_2_1_cry_6
T_5_2_wire_logic_cluster/lc_5/cout
T_5_2_wire_logic_cluster/lc_6/in_3

Net : POWERLED.count_0_11
T_4_15_wire_logic_cluster/lc_2/out
T_4_15_lc_trk_g3_2
T_4_15_wire_logic_cluster/lc_1/in_0

End 

Net : VPP_VDDQ.count_2_0_0
T_5_4_wire_logic_cluster/lc_7/out
T_5_4_lc_trk_g2_7
T_5_4_wire_logic_cluster/lc_6/in_1

End 

Net : VPP_VDDQ.count_2Z0Z_1
T_6_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g1_4
T_6_3_wire_logic_cluster/lc_2/in_3

T_6_3_wire_logic_cluster/lc_4/out
T_6_3_lc_trk_g1_4
T_6_3_wire_logic_cluster/lc_3/in_0

End 

Net : PCH_PWRGD.curr_state_0_0
T_2_8_wire_logic_cluster/lc_0/out
T_2_4_sp12_v_t_23
T_2_5_lc_trk_g3_7
T_2_5_wire_logic_cluster/lc_0/in_0

End 

Net : VPP_VDDQ.count_2_0_10
T_4_1_wire_logic_cluster/lc_6/out
T_4_0_span4_vert_44
T_4_4_lc_trk_g1_1
T_4_4_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.count_clk_0_11
T_11_16_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g3_1
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.countZ0Z_12
T_6_13_wire_logic_cluster/lc_2/out
T_5_14_lc_trk_g1_2
T_5_14_wire_logic_cluster/lc_7/in_0

T_6_13_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g0_2
T_6_13_wire_logic_cluster/lc_5/in_1

T_6_13_wire_logic_cluster/lc_2/out
T_6_13_lc_trk_g0_2
T_6_13_wire_logic_cluster/lc_0/in_0

End 

Net : VPP_VDDQ.count_2_0_2
T_5_1_wire_logic_cluster/lc_0/out
T_5_1_lc_trk_g1_0
T_5_1_wire_logic_cluster/lc_2/in_1

End 

Net : RSMRST_PWRGD.G_14
T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_12
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_12
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_12
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_12
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_12
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_12
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_12
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_12
T_8_1_lc_trk_g2_4
T_8_1_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_12
T_9_2_sp4_v_t_36
T_8_3_lc_trk_g2_4
T_8_3_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_12
T_6_2_sp4_h_l_1
T_8_2_lc_trk_g2_4
T_8_2_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_12
T_6_2_sp4_h_l_1
T_8_2_lc_trk_g2_4
T_8_2_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_12
T_6_2_sp4_h_l_1
T_8_2_lc_trk_g2_4
T_8_2_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_12
T_6_2_sp4_h_l_1
T_8_2_lc_trk_g2_4
T_8_2_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_12
T_6_2_sp4_h_l_1
T_8_2_lc_trk_g2_4
T_8_2_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_12
T_6_2_sp4_h_l_1
T_8_2_lc_trk_g2_4
T_8_2_wire_logic_cluster/lc_5/s_r

T_9_1_wire_logic_cluster/lc_6/out
T_9_0_span4_vert_12
T_6_2_sp4_h_l_1
T_8_2_lc_trk_g2_4
T_8_2_wire_logic_cluster/lc_5/s_r

End 

Net : N_92_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_1_glb2local_1
T_9_1_lc_trk_g0_5
T_9_1_wire_logic_cluster/lc_6/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_1_glb2local_1
T_9_1_lc_trk_g0_5
T_9_1_wire_logic_cluster/lc_7/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_glb2local_3
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_4/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_1_glb2local_1
T_8_1_lc_trk_g0_5
T_8_1_wire_logic_cluster/lc_1/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_1_glb2local_1
T_8_1_lc_trk_g0_5
T_8_1_wire_logic_cluster/lc_3/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_1_glb2local_1
T_8_1_lc_trk_g0_5
T_8_1_wire_logic_cluster/lc_5/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_1_glb2local_1
T_8_1_lc_trk_g0_5
T_8_1_wire_logic_cluster/lc_7/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_1_glb2local_0
T_8_1_lc_trk_g0_4
T_8_1_wire_logic_cluster/lc_0/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_1_glb2local_0
T_8_1_lc_trk_g0_4
T_8_1_wire_logic_cluster/lc_2/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_1_glb2local_0
T_8_1_lc_trk_g0_4
T_8_1_wire_logic_cluster/lc_4/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_1_glb2local_0
T_8_1_lc_trk_g0_4
T_8_1_wire_logic_cluster/lc_6/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_glb2local_3
T_2_9_lc_trk_g0_7
T_2_9_wire_logic_cluster/lc_6/in_3

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_2_glb2local_3
T_8_2_lc_trk_g0_7
T_8_2_wire_logic_cluster/lc_3/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_2_glb2local_3
T_8_2_lc_trk_g0_7
T_8_2_wire_logic_cluster/lc_5/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_2_glb2local_3
T_8_2_lc_trk_g0_7
T_8_2_wire_logic_cluster/lc_1/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_2_glb2local_0
T_8_2_lc_trk_g0_4
T_8_2_wire_logic_cluster/lc_2/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_2_glb2local_0
T_8_2_lc_trk_g0_4
T_8_2_wire_logic_cluster/lc_4/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_2_glb2local_0
T_8_2_lc_trk_g0_4
T_8_2_wire_logic_cluster/lc_6/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_2_glb2local_0
T_8_2_lc_trk_g0_4
T_8_2_wire_logic_cluster/lc_0/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_4_glb2local_0
T_4_4_lc_trk_g0_4
T_4_4_input_2_0
T_4_4_wire_logic_cluster/lc_0/in_2

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_14_glb2local_3
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_1/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_14_glb2local_3
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_3/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_14_glb2local_3
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_5/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_14_glb2local_3
T_2_14_lc_trk_g0_7
T_2_14_wire_logic_cluster/lc_7/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_14_glb2local_0
T_2_14_lc_trk_g0_4
T_2_14_wire_logic_cluster/lc_0/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_14_glb2local_0
T_2_14_lc_trk_g0_4
T_2_14_wire_logic_cluster/lc_2/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_14_glb2local_0
T_2_14_lc_trk_g0_4
T_2_14_wire_logic_cluster/lc_4/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_14_glb2local_0
T_2_14_lc_trk_g0_4
T_2_14_wire_logic_cluster/lc_6/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_2_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_2_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_2_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_2_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_2_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_2_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_1_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_1_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_1_wire_logic_cluster/lc_7/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_3_wire_logic_cluster/lc_6/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_1_wire_logic_cluster/lc_1/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_1_3_wire_logic_cluster/lc_0/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_1_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_9_1_wire_logic_cluster/lc_3/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_4_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_4_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_4_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_4_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_15_glb2local_1
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_3/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_15_glb2local_1
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_5/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_15_glb2local_1
T_2_15_lc_trk_g0_5
T_2_15_wire_logic_cluster/lc_1/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_15_glb2local_0
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_2/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_15_glb2local_0
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_4/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_15_glb2local_0
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_6/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_15_glb2local_0
T_2_15_lc_trk_g0_4
T_2_15_wire_logic_cluster/lc_0/in_0

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_wire_logic_cluster/lc_2/cen

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_2_9_wire_logic_cluster/lc_2/cen

End 

Net : G_12
T_5_9_wire_logic_cluster/lc_1/out
T_0_9_span12_horz_1
T_0_9_lc_trk_g0_1
T_0_9_wire_gbuf/in

End 

Net : RSMRST_PWRGD.G_14_cascade_
T_9_1_wire_logic_cluster/lc_6/ltout
T_9_1_wire_logic_cluster/lc_7/in_2

End 

Net : RSMRST_PWRGD.N_92_1
T_9_1_wire_logic_cluster/lc_7/out
T_9_0_span4_vert_30
T_6_3_sp4_h_l_6
T_8_3_lc_trk_g3_3
T_8_3_wire_logic_cluster/lc_0/cen

End 

Net : VPP_VDDQ.delayed_vddq_ok_en
T_6_4_wire_logic_cluster/lc_5/out
T_6_0_span4_vert_47
T_6_1_lc_trk_g2_7
T_6_1_input_2_5
T_6_1_wire_logic_cluster/lc_5/in_2

T_6_4_wire_logic_cluster/lc_5/out
T_6_0_span4_vert_47
T_6_1_lc_trk_g2_7
T_6_1_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.G_30Z0Z_0_cascade_
T_2_9_wire_logic_cluster/lc_4/ltout
T_2_9_wire_logic_cluster/lc_5/in_2

End 

Net : G_30_cascade_
T_2_9_wire_logic_cluster/lc_5/ltout
T_2_9_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.N_92_0
T_2_9_wire_logic_cluster/lc_6/out
T_2_8_sp4_v_t_44
T_0_12_span4_horz_33
T_2_12_sp4_v_t_39
T_2_16_lc_trk_g0_2
T_2_16_wire_logic_cluster/lc_1/cen

End 

Net : G_30
T_2_9_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_42
T_0_12_span4_horz_24
T_2_12_sp4_v_t_40
T_2_14_lc_trk_g3_5
T_2_14_wire_logic_cluster/lc_5/s_r

T_2_9_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_42
T_0_12_span4_horz_24
T_2_12_sp4_v_t_40
T_2_14_lc_trk_g3_5
T_2_14_wire_logic_cluster/lc_5/s_r

T_2_9_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_42
T_0_12_span4_horz_24
T_2_12_sp4_v_t_40
T_2_14_lc_trk_g3_5
T_2_14_wire_logic_cluster/lc_5/s_r

T_2_9_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_42
T_0_12_span4_horz_24
T_2_12_sp4_v_t_40
T_2_14_lc_trk_g3_5
T_2_14_wire_logic_cluster/lc_5/s_r

T_2_9_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_42
T_0_12_span4_horz_24
T_2_12_sp4_v_t_40
T_2_14_lc_trk_g3_5
T_2_14_wire_logic_cluster/lc_5/s_r

T_2_9_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_42
T_0_12_span4_horz_24
T_2_12_sp4_v_t_40
T_2_14_lc_trk_g3_5
T_2_14_wire_logic_cluster/lc_5/s_r

T_2_9_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_42
T_0_12_span4_horz_24
T_2_12_sp4_v_t_40
T_2_14_lc_trk_g3_5
T_2_14_wire_logic_cluster/lc_5/s_r

T_2_9_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_42
T_0_12_span4_horz_24
T_2_12_sp4_v_t_40
T_2_14_lc_trk_g3_5
T_2_14_wire_logic_cluster/lc_5/s_r

T_2_9_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_42
T_0_12_span4_horz_24
T_2_12_sp4_v_t_40
T_2_16_lc_trk_g1_5
T_2_16_wire_logic_cluster/lc_5/s_r

T_2_9_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_42
T_0_12_span4_horz_24
T_2_12_sp4_v_t_37
T_2_15_lc_trk_g1_5
T_2_15_wire_logic_cluster/lc_5/s_r

T_2_9_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_42
T_0_12_span4_horz_24
T_2_12_sp4_v_t_37
T_2_15_lc_trk_g1_5
T_2_15_wire_logic_cluster/lc_5/s_r

T_2_9_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_42
T_0_12_span4_horz_24
T_2_12_sp4_v_t_37
T_2_15_lc_trk_g1_5
T_2_15_wire_logic_cluster/lc_5/s_r

T_2_9_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_42
T_0_12_span4_horz_24
T_2_12_sp4_v_t_37
T_2_15_lc_trk_g1_5
T_2_15_wire_logic_cluster/lc_5/s_r

T_2_9_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_42
T_0_12_span4_horz_24
T_2_12_sp4_v_t_37
T_2_15_lc_trk_g1_5
T_2_15_wire_logic_cluster/lc_5/s_r

T_2_9_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_42
T_0_12_span4_horz_24
T_2_12_sp4_v_t_37
T_2_15_lc_trk_g1_5
T_2_15_wire_logic_cluster/lc_5/s_r

T_2_9_wire_logic_cluster/lc_5/out
T_2_8_sp4_v_t_42
T_0_12_span4_horz_24
T_2_12_sp4_v_t_37
T_2_15_lc_trk_g1_5
T_2_15_wire_logic_cluster/lc_5/s_r

End 

Net : VPP_VDDQ.curr_state_2_RNIZ0Z_1_cascade_
T_6_4_wire_logic_cluster/lc_3/ltout
T_6_4_wire_logic_cluster/lc_4/in_2

End 

Net : VPP_VDDQ.N_60
T_6_4_wire_logic_cluster/lc_4/out
T_6_4_lc_trk_g1_4
T_6_4_wire_logic_cluster/lc_2/in_3

T_6_4_wire_logic_cluster/lc_4/out
T_6_0_span4_vert_45
T_6_1_lc_trk_g3_5
T_6_1_wire_logic_cluster/lc_5/in_3

T_6_4_wire_logic_cluster/lc_4/out
T_6_0_span4_vert_45
T_6_1_lc_trk_g3_5
T_6_1_wire_logic_cluster/lc_6/in_0

End 

Net : VPP_VDDQ.N_60_i
T_6_4_wire_logic_cluster/lc_2/out
T_7_3_sp4_v_t_37
T_8_3_sp4_h_l_0
T_7_0_span4_vert_29
T_6_1_lc_trk_g1_5
T_6_1_wire_logic_cluster/lc_5/s_r

End 

Net : POWERLED.count_0_13
T_6_13_wire_logic_cluster/lc_3/out
T_6_13_lc_trk_g1_3
T_6_13_wire_logic_cluster/lc_4/in_0

End 

Net : PCH_PWRGD.curr_state_0_1
T_2_8_wire_logic_cluster/lc_7/out
T_2_8_lc_trk_g1_7
T_2_8_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.count_clkZ0Z_12
T_9_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g2_1
T_9_16_wire_logic_cluster/lc_5/in_0

T_9_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g2_1
T_9_16_wire_logic_cluster/lc_0/in_3

End 

Net : VPP_VDDQ.count_2_0_12
T_4_3_wire_logic_cluster/lc_5/out
T_4_3_lc_trk_g2_5
T_4_3_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.delayed_vddq_pwrgd_s_1_0_cascade_
T_4_4_wire_logic_cluster/lc_0/ltout
T_4_4_wire_logic_cluster/lc_1/in_2

End 

Net : VPP_VDDQ.count_2_0_3
T_5_1_wire_logic_cluster/lc_7/out
T_6_1_lc_trk_g0_7
T_6_1_wire_logic_cluster/lc_3/in_0

End 

Net : VPP_VDDQ.N_60_cascade_
T_6_4_wire_logic_cluster/lc_4/ltout
T_6_4_wire_logic_cluster/lc_5/in_2

End 

Net : PCH_PWRGD.un2_count_1_cry_13
T_1_7_wire_logic_cluster/lc_4/cout
T_1_7_wire_logic_cluster/lc_5/in_3

Net : PCH_PWRGD.un2_count_1_cry_9
T_1_7_wire_logic_cluster/lc_0/cout
T_1_7_wire_logic_cluster/lc_1/in_3

Net : PCH_PWRGD.un2_count_1_cry_10_THRU_CO
T_1_7_wire_logic_cluster/lc_2/out
T_2_4_sp4_v_t_45
T_2_0_span4_vert_46
T_2_4_lc_trk_g1_3
T_2_4_input_2_0
T_2_4_wire_logic_cluster/lc_0/in_2

T_1_7_wire_logic_cluster/lc_2/out
T_2_4_sp4_v_t_45
T_2_0_span4_vert_46
T_1_4_lc_trk_g2_3
T_1_4_wire_logic_cluster/lc_7/in_0

End 

Net : PCH_PWRGD.un2_count_1_cry_10
T_1_7_wire_logic_cluster/lc_1/cout
T_1_7_wire_logic_cluster/lc_2/in_3

Net : POWERLED.count_0_14
T_4_15_wire_logic_cluster/lc_0/out
T_4_15_lc_trk_g1_0
T_4_15_wire_logic_cluster/lc_5/in_0

End 

Net : PCH_PWRGD.un2_count_1_cry_5
T_1_6_wire_logic_cluster/lc_4/cout
T_1_6_wire_logic_cluster/lc_5/in_3

Net : bfn_1_7_0_
T_1_7_wire_logic_cluster/carry_in_mux/cout
T_1_7_wire_logic_cluster/lc_0/in_3

Net : PCH_PWRGD.un2_count_1_cry_8_THRU_CO
T_1_7_wire_logic_cluster/lc_0/out
T_1_3_sp12_v_t_23
T_1_4_lc_trk_g3_7
T_1_4_wire_logic_cluster/lc_1/in_1

T_1_7_wire_logic_cluster/lc_0/out
T_1_3_sp12_v_t_23
T_1_4_lc_trk_g3_7
T_1_4_wire_logic_cluster/lc_3/in_3

End 

Net : PCH_PWRGD.un2_count_1_cry_6
T_1_6_wire_logic_cluster/lc_5/cout
T_1_6_wire_logic_cluster/lc_6/in_3

Net : PCH_PWRGD.un2_count_1_cry_6_THRU_CO
T_1_6_wire_logic_cluster/lc_6/out
T_1_4_sp4_v_t_41
T_2_4_sp4_h_l_4
T_2_4_lc_trk_g1_1
T_2_4_wire_logic_cluster/lc_3/in_1

T_1_6_wire_logic_cluster/lc_6/out
T_1_4_sp4_v_t_41
T_2_4_sp4_h_l_4
T_2_4_lc_trk_g1_1
T_2_4_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.curr_state_2_RNIUIRHZ0Z_1_cascade_
T_7_1_wire_logic_cluster/lc_1/ltout
T_7_1_wire_logic_cluster/lc_2/in_2

End 

Net : N_626
T_2_9_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_1/in_3

T_2_9_wire_logic_cluster/lc_3/out
T_2_8_sp4_v_t_38
T_2_4_sp4_v_t_38
T_3_4_sp4_h_l_3
T_4_4_lc_trk_g3_3
T_4_4_wire_logic_cluster/lc_1/in_3

T_2_9_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g0_3
T_2_9_wire_logic_cluster/lc_2/in_1

T_2_9_wire_logic_cluster/lc_3/out
T_2_9_lc_trk_g1_3
T_2_9_wire_logic_cluster/lc_7/in_3

End 

Net : bfn_2_16_0_
T_2_16_wire_logic_cluster/carry_in_mux/cout
T_2_16_wire_logic_cluster/lc_0/in_3

End 

Net : VPP_VDDQ.N_64_i
T_2_9_wire_logic_cluster/lc_1/out
T_2_6_sp12_v_t_22
T_2_14_lc_trk_g3_1
T_2_14_input_2_0
T_2_14_wire_logic_cluster/lc_0/in_2

T_2_9_wire_logic_cluster/lc_1/out
T_2_6_sp12_v_t_22
T_2_14_lc_trk_g2_1
T_2_14_wire_logic_cluster/lc_0/in_3

End 

Net : RSMRST_PWRGD.curr_stateZ0Z_1
T_8_4_wire_logic_cluster/lc_7/out
T_9_1_sp4_v_t_39
T_9_0_span4_vert_10
T_9_1_lc_trk_g1_2
T_9_1_wire_logic_cluster/lc_0/in_1

T_8_4_wire_logic_cluster/lc_7/out
T_9_1_sp4_v_t_39
T_9_0_span4_vert_10
T_9_1_lc_trk_g1_2
T_9_1_wire_logic_cluster/lc_3/in_0

T_8_4_wire_logic_cluster/lc_7/out
T_9_1_sp4_v_t_39
T_9_0_span4_vert_10
T_9_1_lc_trk_g1_2
T_9_1_wire_logic_cluster/lc_5/in_0

T_8_4_wire_logic_cluster/lc_7/out
T_9_1_sp4_v_t_39
T_9_0_span4_vert_10
T_9_1_lc_trk_g1_2
T_9_1_wire_logic_cluster/lc_1/in_0

T_8_4_wire_logic_cluster/lc_7/out
T_9_1_sp4_v_t_39
T_9_0_span4_vert_10
T_9_1_lc_trk_g1_2
T_9_1_wire_logic_cluster/lc_4/in_3

T_8_4_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g1_7
T_8_4_wire_logic_cluster/lc_5/in_1

T_8_4_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g1_7
T_8_4_wire_logic_cluster/lc_7/in_1

T_8_4_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g1_7
T_8_4_input_2_4
T_8_4_wire_logic_cluster/lc_4/in_2

T_8_4_wire_logic_cluster/lc_7/out
T_8_4_lc_trk_g1_7
T_8_4_input_2_6
T_8_4_wire_logic_cluster/lc_6/in_2

End 

Net : RSMRST_PWRGD.un1_curr_state_0_sqmuxa_0_i_a2_1_11
T_9_1_wire_logic_cluster/lc_0/out
T_9_0_span4_vert_16
T_6_2_sp4_h_l_10
T_7_2_lc_trk_g3_2
T_7_2_wire_logic_cluster/lc_5/in_0

End 

Net : RSMRST_PWRGD.N_662
T_7_2_wire_logic_cluster/lc_5/out
T_6_2_sp4_h_l_2
T_9_0_span4_vert_15
T_9_1_lc_trk_g0_7
T_9_1_wire_logic_cluster/lc_6/in_1

T_7_2_wire_logic_cluster/lc_5/out
T_6_2_sp4_h_l_2
T_9_0_span4_vert_15
T_9_1_lc_trk_g0_7
T_9_1_wire_logic_cluster/lc_2/in_3

T_7_2_wire_logic_cluster/lc_5/out
T_8_1_sp4_v_t_43
T_8_4_lc_trk_g1_3
T_8_4_wire_logic_cluster/lc_7/in_3

End 

Net : PCH_PWRGD.un2_count_1_cry_4
T_1_6_wire_logic_cluster/lc_3/cout
T_1_6_wire_logic_cluster/lc_4/in_3

Net : PCH_PWRGD.un2_count_1_cry_4_THRU_CO
T_1_6_wire_logic_cluster/lc_4/out
T_1_2_sp4_v_t_45
T_1_5_lc_trk_g0_5
T_1_5_wire_logic_cluster/lc_0/in_1

T_1_6_wire_logic_cluster/lc_4/out
T_1_2_sp4_v_t_45
T_1_5_lc_trk_g0_5
T_1_5_wire_logic_cluster/lc_2/in_3

End 

Net : PCH_PWRGD.un2_count_1_cry_7
T_1_6_wire_logic_cluster/lc_6/cout
T_1_6_wire_logic_cluster/lc_7/in_3

Net : PCH_PWRGD.un2_count_1_cry_7_THRU_CO
T_1_6_wire_logic_cluster/lc_7/out
T_1_3_sp4_v_t_38
T_1_4_lc_trk_g2_6
T_1_4_input_2_4
T_1_4_wire_logic_cluster/lc_4/in_2

T_1_6_wire_logic_cluster/lc_7/out
T_1_3_sp4_v_t_38
T_1_4_lc_trk_g2_6
T_1_4_wire_logic_cluster/lc_6/in_0

End 

Net : VPP_VDDQ.un1_count_1_cry_13
T_2_15_wire_logic_cluster/lc_5/cout
T_2_15_wire_logic_cluster/lc_6/in_3

Net : POWERLED.g2
T_9_3_wire_logic_cluster/lc_4/out
T_9_3_lc_trk_g1_4
T_9_3_wire_logic_cluster/lc_2/in_3

End 

Net : PCH_PWRGD.un2_count_1_cry_1
T_1_6_wire_logic_cluster/lc_0/cout
T_1_6_wire_logic_cluster/lc_1/in_3

Net : VPP_VDDQ.un1_count_1_cry_12
T_2_15_wire_logic_cluster/lc_4/cout
T_2_15_wire_logic_cluster/lc_5/in_3

Net : VPP_VDDQ.un1_count_1_cry_11
T_2_15_wire_logic_cluster/lc_3/cout
T_2_15_wire_logic_cluster/lc_4/in_3

Net : PCH_PWRGD.un2_count_1_cry_3
T_1_6_wire_logic_cluster/lc_2/cout
T_1_6_wire_logic_cluster/lc_3/in_3

Net : PCH_PWRGD.un2_count_1_cry_3_THRU_CO
T_1_6_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g0_3
T_1_5_input_2_3
T_1_5_wire_logic_cluster/lc_3/in_2

T_1_6_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g0_3
T_1_5_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.count_clk_0_13
T_8_14_wire_logic_cluster/lc_1/out
T_8_14_lc_trk_g3_1
T_8_14_wire_logic_cluster/lc_0/in_0

End 

Net : VPP_VDDQ.un1_count_1_cry_10
T_2_15_wire_logic_cluster/lc_2/cout
T_2_15_wire_logic_cluster/lc_3/in_3

Net : PCH_PWRGD.un2_count_1_cry_12
T_1_7_wire_logic_cluster/lc_3/cout
T_1_7_wire_logic_cluster/lc_4/in_3

Net : VPP_VDDQ.count_2_0_13
T_4_3_wire_logic_cluster/lc_6/out
T_4_3_lc_trk_g2_6
T_4_3_wire_logic_cluster/lc_0/in_0

End 

Net : VPP_VDDQ.un1_count_1_cry_9
T_2_15_wire_logic_cluster/lc_1/cout
T_2_15_wire_logic_cluster/lc_2/in_3

Net : PCH_PWRGD.un2_count_1_cry_11
T_1_7_wire_logic_cluster/lc_2/cout
T_1_7_wire_logic_cluster/lc_3/in_3

Net : COUNTER.counter_1_cry_30
T_4_8_wire_logic_cluster/lc_5/cout
T_4_8_wire_logic_cluster/lc_6/in_3

End 

Net : VPP_VDDQ.count_2_0_4
T_4_2_wire_logic_cluster/lc_4/out
T_4_2_lc_trk_g0_4
T_4_2_wire_logic_cluster/lc_3/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_8
T_2_15_wire_logic_cluster/lc_0/cout
T_2_15_wire_logic_cluster/lc_1/in_3

Net : COUNTER.counter_1_cry_29
T_4_8_wire_logic_cluster/lc_4/cout
T_4_8_wire_logic_cluster/lc_5/in_3

Net : HDA_STRAP.curr_state_RNIH91AZ0Z_0
T_1_1_wire_logic_cluster/lc_5/out
T_2_1_sp4_h_l_10
T_2_1_lc_trk_g1_7
T_2_1_input_2_0
T_2_1_wire_logic_cluster/lc_0/in_2

T_1_1_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_27
T_2_3_lc_trk_g0_3
T_2_3_wire_logic_cluster/lc_1/in_0

T_1_1_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g1_5
T_1_2_wire_logic_cluster/lc_6/in_0

T_1_1_wire_logic_cluster/lc_5/out
T_1_0_span4_vert_26
T_1_3_lc_trk_g1_2
T_1_3_wire_logic_cluster/lc_2/in_1

T_1_1_wire_logic_cluster/lc_5/out
T_1_0_span4_vert_26
T_1_3_lc_trk_g1_2
T_1_3_wire_logic_cluster/lc_6/in_1

T_1_1_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_27
T_1_3_lc_trk_g1_3
T_1_3_input_2_2
T_1_3_wire_logic_cluster/lc_2/in_2

T_1_1_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g1_5
T_1_2_wire_logic_cluster/lc_5/in_1

T_1_1_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g1_5
T_1_2_wire_logic_cluster/lc_3/in_1

T_1_1_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g1_5
T_1_2_input_2_4
T_1_2_wire_logic_cluster/lc_4/in_2

T_1_1_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g1_5
T_1_2_input_2_2
T_1_2_wire_logic_cluster/lc_2/in_2

End 

Net : HDA_STRAP.curr_stateZ0Z_0
T_1_1_wire_logic_cluster/lc_1/out
T_1_1_lc_trk_g3_1
T_1_1_wire_logic_cluster/lc_5/in_3

T_1_1_wire_logic_cluster/lc_1/out
T_1_1_lc_trk_g3_1
T_1_1_wire_logic_cluster/lc_3/in_1

T_1_1_wire_logic_cluster/lc_1/out
T_1_1_lc_trk_g3_1
T_1_1_input_2_6
T_1_1_wire_logic_cluster/lc_6/in_2

T_1_1_wire_logic_cluster/lc_1/out
T_1_1_lc_trk_g0_1
T_1_1_wire_logic_cluster/lc_1/in_0

T_1_1_wire_logic_cluster/lc_1/out
T_1_1_lc_trk_g3_1
T_1_1_wire_logic_cluster/lc_4/in_0

End 

Net : HDA_STRAP.un1_count_1_cry_15_THRU_CO
T_2_3_wire_logic_cluster/lc_0/out
T_1_3_lc_trk_g2_0
T_1_3_wire_logic_cluster/lc_6/in_0

End 

Net : bfn_2_3_0_
T_2_3_wire_logic_cluster/carry_in_mux/cout
T_2_3_wire_logic_cluster/lc_0/in_3

Net : bfn_2_15_0_
T_2_15_wire_logic_cluster/carry_in_mux/cout
T_2_15_wire_logic_cluster/lc_0/in_3

Net : VPP_VDDQ.un1_count_1_cry_6
T_2_14_wire_logic_cluster/lc_6/cout
T_2_14_wire_logic_cluster/lc_7/in_3

Net : HDA_STRAP.curr_stateZ0Z_1
T_1_1_wire_logic_cluster/lc_4/out
T_1_1_lc_trk_g0_4
T_1_1_wire_logic_cluster/lc_5/in_1

T_1_1_wire_logic_cluster/lc_4/out
T_1_1_lc_trk_g0_4
T_1_1_wire_logic_cluster/lc_6/in_0

T_1_1_wire_logic_cluster/lc_4/out
T_1_1_lc_trk_g0_4
T_1_1_wire_logic_cluster/lc_3/in_3

T_1_1_wire_logic_cluster/lc_4/out
T_1_1_lc_trk_g0_4
T_1_1_wire_logic_cluster/lc_1/in_1

T_1_1_wire_logic_cluster/lc_4/out
T_1_1_lc_trk_g0_4
T_1_1_input_2_4
T_1_1_wire_logic_cluster/lc_4/in_2

End 

Net : COUNTER.counter_1_cry_28
T_4_8_wire_logic_cluster/lc_3/cout
T_4_8_wire_logic_cluster/lc_4/in_3

Net : POWERLED.N_627
T_7_2_wire_logic_cluster/lc_0/out
T_8_2_sp4_h_l_0
T_11_2_sp4_v_t_40
T_11_5_lc_trk_g1_0
T_11_5_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_5
T_2_14_wire_logic_cluster/lc_5/cout
T_2_14_wire_logic_cluster/lc_6/in_3

Net : COUNTER.counter_1_cry_27
T_4_8_wire_logic_cluster/lc_2/cout
T_4_8_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.countZ0Z_15
T_2_16_wire_logic_cluster/lc_0/out
T_1_15_lc_trk_g2_0
T_1_15_wire_logic_cluster/lc_2/in_0

T_2_16_wire_logic_cluster/lc_0/out
T_2_16_lc_trk_g1_0
T_2_16_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.un6_count_9
T_1_15_wire_logic_cluster/lc_2/out
T_1_15_lc_trk_g2_2
T_1_15_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ_un6_count
T_1_15_wire_logic_cluster/lc_1/out
T_2_12_sp4_v_t_43
T_2_8_sp4_v_t_43
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_5/in_3

T_1_15_wire_logic_cluster/lc_1/out
T_2_12_sp4_v_t_43
T_2_8_sp4_v_t_43
T_2_9_lc_trk_g3_3
T_2_9_wire_logic_cluster/lc_2/in_0

End 

Net : VPP_VDDQ.countZ0Z_13
T_2_15_wire_logic_cluster/lc_5/out
T_1_15_lc_trk_g2_5
T_1_15_wire_logic_cluster/lc_2/in_1

T_2_15_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g3_5
T_2_15_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_4
T_2_14_wire_logic_cluster/lc_4/cout
T_2_14_wire_logic_cluster/lc_5/in_3

Net : VPP_VDDQ.countZ0Z_12
T_2_15_wire_logic_cluster/lc_4/out
T_1_15_lc_trk_g2_4
T_1_15_input_2_2
T_1_15_wire_logic_cluster/lc_2/in_2

T_2_15_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g3_4
T_2_15_wire_logic_cluster/lc_4/in_1

End 

Net : COUNTER.counter_1_cry_26
T_4_8_wire_logic_cluster/lc_1/cout
T_4_8_wire_logic_cluster/lc_2/in_3

Net : VPP_VDDQ.countZ0Z_10
T_2_15_wire_logic_cluster/lc_2/out
T_1_15_lc_trk_g3_2
T_1_15_wire_logic_cluster/lc_6/in_1

T_2_15_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g1_2
T_2_15_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.un6_count_8
T_1_15_wire_logic_cluster/lc_6/out
T_1_15_lc_trk_g2_6
T_1_15_wire_logic_cluster/lc_1/in_3

End 

Net : VPP_VDDQ.countZ0Z_14
T_2_15_wire_logic_cluster/lc_6/out
T_1_15_lc_trk_g3_6
T_1_15_wire_logic_cluster/lc_2/in_3

T_2_15_wire_logic_cluster/lc_6/out
T_2_15_lc_trk_g1_6
T_2_15_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.N_430_iZ0
T_9_4_wire_logic_cluster/lc_0/out
T_9_0_span12_vert_23
T_9_2_sp4_v_t_43
T_10_6_sp4_h_l_6
T_13_6_span4_vert_t_15
T_12_10_sp4_h_l_6
T_8_10_sp4_h_l_9
T_8_10_lc_trk_g0_4
T_8_10_wire_logic_cluster/lc_5/s_r

T_9_4_wire_logic_cluster/lc_0/out
T_9_1_sp4_v_t_40
T_6_5_sp4_h_l_5
T_7_5_lc_trk_g3_5
T_7_5_wire_logic_cluster/lc_5/s_r

T_9_4_wire_logic_cluster/lc_0/out
T_9_1_sp4_v_t_40
T_6_5_sp4_h_l_5
T_7_5_lc_trk_g3_5
T_7_5_wire_logic_cluster/lc_5/s_r

T_9_4_wire_logic_cluster/lc_0/out
T_9_4_sp4_h_l_5
T_5_4_sp4_h_l_1
T_7_4_lc_trk_g2_4
T_7_4_wire_logic_cluster/lc_5/s_r

T_9_4_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_45
T_9_6_sp4_v_t_45
T_9_10_sp4_v_t_45
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_5/s_r

T_9_4_wire_logic_cluster/lc_0/out
T_10_0_span4_vert_36
T_10_4_sp4_v_t_41
T_9_6_lc_trk_g0_4
T_9_6_wire_logic_cluster/lc_5/s_r

T_9_4_wire_logic_cluster/lc_0/out
T_10_0_span4_vert_36
T_10_4_sp4_v_t_41
T_10_8_sp4_v_t_37
T_7_12_sp4_h_l_0
T_9_12_lc_trk_g3_5
T_9_12_wire_logic_cluster/lc_5/s_r

T_9_4_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_45
T_9_6_sp4_v_t_45
T_9_10_sp4_v_t_45
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_5/s_r

T_9_4_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_45
T_9_6_sp4_v_t_45
T_9_10_sp4_v_t_45
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_5/s_r

T_9_4_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_45
T_9_6_sp4_v_t_45
T_9_10_sp4_v_t_45
T_10_10_sp4_h_l_1
T_12_10_lc_trk_g2_4
T_12_10_wire_logic_cluster/lc_5/s_r

T_9_4_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_45
T_9_6_sp4_v_t_45
T_9_10_sp4_v_t_45
T_8_13_lc_trk_g3_5
T_8_13_wire_logic_cluster/lc_5/s_r

T_9_4_wire_logic_cluster/lc_0/out
T_9_2_sp4_v_t_45
T_9_6_sp4_v_t_45
T_8_9_lc_trk_g3_5
T_8_9_wire_logic_cluster/lc_5/s_r

T_9_4_wire_logic_cluster/lc_0/out
T_9_4_sp4_h_l_5
T_8_4_sp4_v_t_40
T_8_8_lc_trk_g1_5
T_8_8_wire_logic_cluster/lc_5/s_r

T_9_4_wire_logic_cluster/lc_0/out
T_9_4_sp4_h_l_5
T_12_4_sp4_v_t_47
T_12_8_sp4_v_t_36
T_11_9_lc_trk_g2_4
T_11_9_wire_logic_cluster/lc_5/s_r

T_9_4_wire_logic_cluster/lc_0/out
T_9_4_sp4_h_l_5
T_12_4_sp4_v_t_47
T_12_8_sp4_v_t_36
T_11_9_lc_trk_g2_4
T_11_9_wire_logic_cluster/lc_5/s_r

T_9_4_wire_logic_cluster/lc_0/out
T_10_2_sp4_v_t_44
T_10_6_sp4_v_t_40
T_10_10_sp4_v_t_36
T_9_13_lc_trk_g2_4
T_9_13_wire_logic_cluster/lc_5/s_r

End 

Net : VPP_VDDQ.un1_count_1_cry_3
T_2_14_wire_logic_cluster/lc_3/cout
T_2_14_wire_logic_cluster/lc_4/in_3

Net : RSMRST_PWRGD.countZ0Z_5
T_8_1_wire_logic_cluster/lc_5/out
T_9_1_lc_trk_g1_5
T_9_1_wire_logic_cluster/lc_0/in_0

T_8_1_wire_logic_cluster/lc_5/out
T_8_1_lc_trk_g1_5
T_8_1_wire_logic_cluster/lc_5/in_1

End 

Net : RSMRST_PWRGD.N_264_i
T_9_1_wire_logic_cluster/lc_3/out
T_8_1_lc_trk_g3_3
T_8_1_input_2_0
T_8_1_wire_logic_cluster/lc_0/in_2

T_9_1_wire_logic_cluster/lc_3/out
T_8_1_lc_trk_g2_3
T_8_1_wire_logic_cluster/lc_0/in_3

End 

Net : bfn_8_3_0_
T_8_3_wire_logic_cluster/carry_in_mux/cout
T_8_3_wire_logic_cluster/lc_0/in_3

End 

Net : VPP_VDDQ.countZ0Z_5
T_2_14_wire_logic_cluster/lc_5/out
T_1_15_lc_trk_g0_5
T_1_15_wire_logic_cluster/lc_3/in_0

T_2_14_wire_logic_cluster/lc_5/out
T_2_14_lc_trk_g1_5
T_2_14_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.un6_count_10
T_1_15_wire_logic_cluster/lc_3/out
T_1_15_lc_trk_g0_3
T_1_15_wire_logic_cluster/lc_1/in_0

End 

Net : COUNTER.counter_1_cry_25
T_4_8_wire_logic_cluster/lc_0/cout
T_4_8_wire_logic_cluster/lc_1/in_3

Net : POWERLED.N_423_cascade_
T_9_5_wire_logic_cluster/lc_3/ltout
T_9_5_wire_logic_cluster/lc_4/in_2

End 

Net : RSMRST_PWRGD.countZ0Z_7
T_8_1_wire_logic_cluster/lc_7/out
T_9_1_lc_trk_g1_7
T_9_1_input_2_0
T_9_1_wire_logic_cluster/lc_0/in_2

T_8_1_wire_logic_cluster/lc_7/out
T_8_1_lc_trk_g3_7
T_8_1_wire_logic_cluster/lc_7/in_1

End 

Net : VPP_VDDQ.countZ0Z_4
T_2_14_wire_logic_cluster/lc_4/out
T_1_15_lc_trk_g0_4
T_1_15_wire_logic_cluster/lc_3/in_1

T_2_14_wire_logic_cluster/lc_4/out
T_2_14_lc_trk_g3_4
T_2_14_wire_logic_cluster/lc_4/in_1

End 

Net : RSMRST_PWRGD.un1_curr_state_0_sqmuxa_0_i_a2_1_10
T_7_2_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g0_2
T_7_2_wire_logic_cluster/lc_5/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_9
T_8_2_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g2_1
T_7_2_wire_logic_cluster/lc_2/in_1

T_8_2_wire_logic_cluster/lc_1/out
T_8_2_lc_trk_g3_1
T_8_2_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.countZ0Z_7
T_2_14_wire_logic_cluster/lc_7/out
T_1_15_lc_trk_g0_7
T_1_15_input_2_3
T_1_15_wire_logic_cluster/lc_3/in_2

T_2_14_wire_logic_cluster/lc_7/out
T_2_14_lc_trk_g3_7
T_2_14_wire_logic_cluster/lc_7/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_2
T_2_14_wire_logic_cluster/lc_2/cout
T_2_14_wire_logic_cluster/lc_3/in_3

Net : RSMRST_PWRGD.un1_curr_state_0_sqmuxa_0_i_a2_1_9
T_7_2_wire_logic_cluster/lc_7/out
T_7_2_lc_trk_g1_7
T_7_2_wire_logic_cluster/lc_5/in_3

End 

Net : RSMRST_PWRGD.countZ0Z_3
T_8_1_wire_logic_cluster/lc_3/out
T_9_1_lc_trk_g0_3
T_9_1_wire_logic_cluster/lc_0/in_3

T_8_1_wire_logic_cluster/lc_3/out
T_8_1_lc_trk_g1_3
T_8_1_wire_logic_cluster/lc_3/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_14
T_8_2_wire_logic_cluster/lc_6/out
T_7_2_lc_trk_g3_6
T_7_2_wire_logic_cluster/lc_7/in_0

T_8_2_wire_logic_cluster/lc_6/out
T_8_2_lc_trk_g1_6
T_8_2_wire_logic_cluster/lc_6/in_1

End 

Net : COUNTER.counter_1_cry_23
T_4_7_wire_logic_cluster/lc_6/cout
T_4_7_wire_logic_cluster/lc_7/in_3

Net : bfn_4_8_0_
T_4_8_wire_logic_cluster/carry_in_mux/cout
T_4_8_wire_logic_cluster/lc_0/in_3

Net : VPP_VDDQ.countZ0Z_6
T_2_14_wire_logic_cluster/lc_6/out
T_1_15_lc_trk_g0_6
T_1_15_wire_logic_cluster/lc_6/in_0

T_2_14_wire_logic_cluster/lc_6/out
T_2_14_lc_trk_g1_6
T_2_14_wire_logic_cluster/lc_6/in_1

End 

Net : VPP_VDDQ.countZ0Z_3
T_2_14_wire_logic_cluster/lc_3/out
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_3/in_3

T_2_14_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g1_3
T_2_14_wire_logic_cluster/lc_3/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_13
T_8_2_wire_logic_cluster/lc_5/out
T_7_2_lc_trk_g3_5
T_7_2_wire_logic_cluster/lc_7/in_1

T_8_2_wire_logic_cluster/lc_5/out
T_8_2_lc_trk_g1_5
T_8_2_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.count_0_15
T_4_15_wire_logic_cluster/lc_4/out
T_4_16_lc_trk_g0_4
T_4_16_wire_logic_cluster/lc_5/in_3

End 

Net : VPP_VDDQ.countZ0Z_1
T_2_14_wire_logic_cluster/lc_1/out
T_1_15_lc_trk_g1_1
T_1_15_input_2_6
T_1_15_wire_logic_cluster/lc_6/in_2

T_2_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g1_1
T_2_14_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_1
T_2_14_wire_logic_cluster/lc_1/cout
T_2_14_wire_logic_cluster/lc_2/in_3

Net : COUNTER.counter_1_cry_22
T_4_7_wire_logic_cluster/lc_5/cout
T_4_7_wire_logic_cluster/lc_6/in_3

Net : RSMRST_PWRGD.countZ0Z_15
T_8_3_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g2_0
T_7_2_wire_logic_cluster/lc_7/in_3

T_8_3_wire_logic_cluster/lc_0/out
T_8_3_lc_trk_g1_0
T_8_3_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.countZ0Z_2
T_2_14_wire_logic_cluster/lc_2/out
T_1_15_lc_trk_g1_2
T_1_15_wire_logic_cluster/lc_6/in_3

T_2_14_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g1_2
T_2_14_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ.un1_count_1_cry_0
T_2_14_wire_logic_cluster/lc_0/cout
T_2_14_wire_logic_cluster/lc_1/in_3

Net : RSMRST_PWRGD.un1_curr_state_0_sqmuxa_0_i_a2_1_12_cascade_
T_7_2_wire_logic_cluster/lc_4/ltout
T_7_2_wire_logic_cluster/lc_5/in_2

End 

Net : RSMRST_PWRGD.countZ0Z_11
T_8_2_wire_logic_cluster/lc_3/out
T_7_2_lc_trk_g3_3
T_7_2_wire_logic_cluster/lc_3/in_3

T_8_2_wire_logic_cluster/lc_3/out
T_8_2_lc_trk_g1_3
T_8_2_wire_logic_cluster/lc_3/in_1

End 

Net : RSMRST_PWRGD.un1_curr_state_0_sqmuxa_0_i_a2_1_0_cascade_
T_7_2_wire_logic_cluster/lc_3/ltout
T_7_2_wire_logic_cluster/lc_4/in_2

End 

Net : RSMRST_PWRGD.countZ0Z_12
T_8_2_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g2_4
T_7_2_wire_logic_cluster/lc_3/in_1

T_8_2_wire_logic_cluster/lc_4/out
T_8_2_lc_trk_g3_4
T_8_2_wire_logic_cluster/lc_4/in_1

End 

Net : COUNTER.counter_1_cry_21
T_4_7_wire_logic_cluster/lc_4/cout
T_4_7_wire_logic_cluster/lc_5/in_3

Net : HDA_STRAP.un1_count_1_cry_10_THRU_CO
T_2_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g2_3
T_1_2_input_2_5
T_1_2_wire_logic_cluster/lc_5/in_2

End 

Net : HDA_STRAP.un1_count_1_cry_10
T_2_2_wire_logic_cluster/lc_2/cout
T_2_2_wire_logic_cluster/lc_3/in_3

Net : VPP_VDDQ.countZ0Z_9
T_2_15_wire_logic_cluster/lc_1/out
T_1_15_lc_trk_g3_1
T_1_15_wire_logic_cluster/lc_0/in_0

T_2_15_wire_logic_cluster/lc_1/out
T_2_15_lc_trk_g3_1
T_2_15_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.un6_count_11_cascade_
T_1_15_wire_logic_cluster/lc_0/ltout
T_1_15_wire_logic_cluster/lc_1/in_2

End 

Net : VPP_VDDQ.countZ0Z_8
T_2_15_wire_logic_cluster/lc_0/out
T_1_15_lc_trk_g3_0
T_1_15_wire_logic_cluster/lc_0/in_1

T_2_15_wire_logic_cluster/lc_0/out
T_2_15_lc_trk_g3_0
T_2_15_wire_logic_cluster/lc_0/in_1

End 

Net : HDA_STRAP.countZ0Z_0
T_1_3_wire_logic_cluster/lc_2/out
T_2_0_span4_vert_29
T_2_1_lc_trk_g2_5
T_2_1_wire_logic_cluster/lc_0/in_1

T_1_3_wire_logic_cluster/lc_2/out
T_1_2_sp4_v_t_36
T_1_3_lc_trk_g3_4
T_1_3_input_2_3
T_1_3_wire_logic_cluster/lc_3/in_2

T_1_3_wire_logic_cluster/lc_2/out
T_2_0_span4_vert_29
T_1_3_lc_trk_g1_5
T_1_3_wire_logic_cluster/lc_2/in_0

End 

Net : RSMRST_PWRGD.un1_count_1_cry_13
T_8_2_wire_logic_cluster/lc_5/cout
T_8_2_wire_logic_cluster/lc_6/in_3

Net : HDA_STRAP.un1_count_1_cry_9
T_2_2_wire_logic_cluster/lc_1/cout
T_2_2_wire_logic_cluster/lc_2/in_3

Net : HDA_STRAP.un1_count_1_cry_16
T_2_3_wire_logic_cluster/lc_0/cout
T_2_3_wire_logic_cluster/lc_1/in_3

End 

Net : HDA_STRAP.un1_count_1_cry_9_THRU_CO
T_2_2_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g3_2
T_1_2_wire_logic_cluster/lc_4/in_1

End 

Net : VPP_VDDQ.countZ0Z_11
T_2_15_wire_logic_cluster/lc_3/out
T_1_15_lc_trk_g3_3
T_1_15_input_2_0
T_1_15_wire_logic_cluster/lc_0/in_2

T_2_15_wire_logic_cluster/lc_3/out
T_2_15_lc_trk_g1_3
T_2_15_wire_logic_cluster/lc_3/in_1

End 

Net : COUNTER.counter_1_cry_20
T_4_7_wire_logic_cluster/lc_3/cout
T_4_7_wire_logic_cluster/lc_4/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_12
T_8_2_wire_logic_cluster/lc_4/cout
T_8_2_wire_logic_cluster/lc_5/in_3

Net : RSMRST_PWRGD.curr_stateZ0Z_0
T_9_1_wire_logic_cluster/lc_2/out
T_9_1_lc_trk_g0_2
T_9_1_wire_logic_cluster/lc_3/in_3

T_9_1_wire_logic_cluster/lc_2/out
T_9_1_lc_trk_g0_2
T_9_1_wire_logic_cluster/lc_5/in_3

T_9_1_wire_logic_cluster/lc_2/out
T_9_1_lc_trk_g0_2
T_9_1_wire_logic_cluster/lc_6/in_0

T_9_1_wire_logic_cluster/lc_2/out
T_10_0_span4_vert_37
T_7_4_sp4_h_l_0
T_8_4_lc_trk_g3_0
T_8_4_wire_logic_cluster/lc_5/in_0

T_9_1_wire_logic_cluster/lc_2/out
T_10_0_span4_vert_37
T_7_4_sp4_h_l_0
T_8_4_lc_trk_g3_0
T_8_4_wire_logic_cluster/lc_7/in_0

T_9_1_wire_logic_cluster/lc_2/out
T_10_0_span4_vert_37
T_7_4_sp4_h_l_0
T_8_4_lc_trk_g3_0
T_8_4_wire_logic_cluster/lc_4/in_1

T_9_1_wire_logic_cluster/lc_2/out
T_10_0_span4_vert_37
T_7_4_sp4_h_l_0
T_8_4_lc_trk_g3_0
T_8_4_wire_logic_cluster/lc_6/in_1

T_9_1_wire_logic_cluster/lc_2/out
T_9_1_lc_trk_g0_2
T_9_1_wire_logic_cluster/lc_1/in_3

T_9_1_wire_logic_cluster/lc_2/out
T_9_1_lc_trk_g0_2
T_9_1_wire_logic_cluster/lc_4/in_0

T_9_1_wire_logic_cluster/lc_2/out
T_9_1_lc_trk_g0_2
T_9_1_wire_logic_cluster/lc_2/in_0

End 

Net : COUNTER.counter_1_cry_19
T_4_7_wire_logic_cluster/lc_2/cout
T_4_7_wire_logic_cluster/lc_3/in_3

Net : N_626_cascade_
T_2_9_wire_logic_cluster/lc_3/ltout
T_2_9_wire_logic_cluster/lc_4/in_2

End 

Net : RSMRST_PWRGD.countZ0Z_4
T_8_1_wire_logic_cluster/lc_4/out
T_7_2_lc_trk_g0_4
T_7_2_wire_logic_cluster/lc_2/in_0

T_8_1_wire_logic_cluster/lc_4/out
T_8_1_lc_trk_g3_4
T_8_1_wire_logic_cluster/lc_4/in_1

End 

Net : PCH_PWRGD.count_0_6
T_2_7_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g2_5
T_2_7_wire_logic_cluster/lc_1/in_0

End 

Net : RSMRST_PWRGD.countZ0Z_10
T_8_2_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g2_2
T_7_2_wire_logic_cluster/lc_4/in_0

T_8_2_wire_logic_cluster/lc_2/out
T_8_2_lc_trk_g1_2
T_8_2_wire_logic_cluster/lc_2/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_8
T_8_2_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g3_0
T_7_2_wire_logic_cluster/lc_4/in_1

T_8_2_wire_logic_cluster/lc_0/out
T_8_2_lc_trk_g3_0
T_8_2_wire_logic_cluster/lc_0/in_1

End 

Net : HDA_STRAP.m14_i_0
T_1_1_wire_logic_cluster/lc_3/out
T_1_1_lc_trk_g1_3
T_1_1_wire_logic_cluster/lc_1/in_3

End 

Net : HDA_STRAP.un4_count
T_1_3_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_35
T_1_1_lc_trk_g2_3
T_1_1_input_2_3
T_1_1_wire_logic_cluster/lc_3/in_2

T_1_3_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_35
T_1_1_lc_trk_g2_3
T_1_1_wire_logic_cluster/lc_4/in_1

T_1_3_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g0_5
T_1_2_wire_logic_cluster/lc_6/in_3

T_1_3_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g0_5
T_1_2_wire_logic_cluster/lc_5/in_0

T_1_3_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g0_5
T_1_2_wire_logic_cluster/lc_3/in_0

T_1_3_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g0_5
T_1_2_wire_logic_cluster/lc_2/in_1

T_1_3_wire_logic_cluster/lc_5/out
T_2_3_lc_trk_g0_5
T_2_3_input_2_1
T_2_3_wire_logic_cluster/lc_1/in_2

T_1_3_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g0_5
T_1_2_wire_logic_cluster/lc_4/in_3

T_1_3_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g2_5
T_1_3_wire_logic_cluster/lc_2/in_3

End 

Net : HDA_STRAP.un4_count_10
T_1_3_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_43
T_1_3_lc_trk_g3_3
T_1_3_wire_logic_cluster/lc_5/in_3

End 

Net : HDA_STRAP.countZ0Z_5
T_2_1_wire_logic_cluster/lc_5/out
T_2_0_span4_vert_42
T_1_3_lc_trk_g3_2
T_1_3_wire_logic_cluster/lc_1/in_0

T_2_1_wire_logic_cluster/lc_5/out
T_2_1_lc_trk_g1_5
T_2_1_wire_logic_cluster/lc_5/in_1

End 

Net : RSMRST_PWRGD.un1_count_1_cry_11
T_8_2_wire_logic_cluster/lc_3/cout
T_8_2_wire_logic_cluster/lc_4/in_3

Net : COUNTER.counter_1_cry_18
T_4_7_wire_logic_cluster/lc_1/cout
T_4_7_wire_logic_cluster/lc_2/in_3

Net : RSMRST_PWRGD.countZ0Z_1
T_8_1_wire_logic_cluster/lc_1/out
T_7_2_lc_trk_g1_1
T_7_2_input_2_2
T_7_2_wire_logic_cluster/lc_2/in_2

T_8_1_wire_logic_cluster/lc_1/out
T_8_1_lc_trk_g3_1
T_8_1_wire_logic_cluster/lc_1/in_1

End 

Net : HDA_STRAP.countZ0Z_3
T_2_1_wire_logic_cluster/lc_3/out
T_2_0_span4_vert_38
T_1_3_lc_trk_g2_6
T_1_3_wire_logic_cluster/lc_1/in_1

T_2_1_wire_logic_cluster/lc_3/out
T_2_1_lc_trk_g1_3
T_2_1_wire_logic_cluster/lc_3/in_1

End 

Net : HDA_STRAP.un1_count_1_cry_5_THRU_CO
T_2_1_wire_logic_cluster/lc_6/out
T_2_0_span4_vert_12
T_1_2_lc_trk_g1_1
T_1_2_wire_logic_cluster/lc_2/in_0

End 

Net : HDA_STRAP.un1_count_1_cry_5
T_2_1_wire_logic_cluster/lc_5/cout
T_2_1_wire_logic_cluster/lc_6/in_3

Net : HDA_STRAP.un1_count_1_cry_7_THRU_CO
T_2_2_wire_logic_cluster/lc_0/out
T_1_2_lc_trk_g3_0
T_1_2_input_2_3
T_1_2_wire_logic_cluster/lc_3/in_2

End 

Net : bfn_2_2_0_
T_2_2_wire_logic_cluster/carry_in_mux/cout
T_2_2_wire_logic_cluster/lc_0/in_3

Net : HDA_STRAP.countZ0Z_4
T_2_1_wire_logic_cluster/lc_4/out
T_2_0_span4_vert_40
T_1_3_lc_trk_g3_0
T_1_3_input_2_1
T_1_3_wire_logic_cluster/lc_1/in_2

T_2_1_wire_logic_cluster/lc_4/out
T_2_1_lc_trk_g3_4
T_2_1_wire_logic_cluster/lc_4/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_2
T_8_1_wire_logic_cluster/lc_2/out
T_7_2_lc_trk_g1_2
T_7_2_wire_logic_cluster/lc_2/in_3

T_8_1_wire_logic_cluster/lc_2/out
T_8_1_lc_trk_g1_2
T_8_1_wire_logic_cluster/lc_2/in_1

End 

Net : VPP_VDDQ_curr_state_0
T_2_9_wire_logic_cluster/lc_7/out
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_1/in_0

T_2_9_wire_logic_cluster/lc_7/out
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_4/in_1

T_2_9_wire_logic_cluster/lc_7/out
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_5/in_0

T_2_9_wire_logic_cluster/lc_7/out
T_2_4_sp12_v_t_22
T_3_4_sp12_h_l_1
T_4_4_lc_trk_g0_5
T_4_4_wire_logic_cluster/lc_0/in_3

T_2_9_wire_logic_cluster/lc_7/out
T_2_9_lc_trk_g2_7
T_2_9_wire_logic_cluster/lc_2/in_3

End 

Net : RSMRST_PWRGD.countZ0Z_0
T_8_1_wire_logic_cluster/lc_0/out
T_7_2_lc_trk_g1_0
T_7_2_input_2_7
T_7_2_wire_logic_cluster/lc_7/in_2

T_8_1_wire_logic_cluster/lc_0/out
T_8_1_lc_trk_g1_0
T_8_1_wire_logic_cluster/lc_0/in_1

End 

Net : VPP_VDDQ.countZ0Z_0
T_2_14_wire_logic_cluster/lc_0/out
T_1_15_lc_trk_g1_0
T_1_15_wire_logic_cluster/lc_0/in_3

T_2_14_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g1_0
T_2_14_wire_logic_cluster/lc_0/in_1

End 

Net : HDA_STRAP.countZ0Z_2
T_2_1_wire_logic_cluster/lc_2/out
T_2_0_span4_vert_36
T_1_3_lc_trk_g2_4
T_1_3_wire_logic_cluster/lc_1/in_3

T_2_1_wire_logic_cluster/lc_2/out
T_2_1_lc_trk_g1_2
T_2_1_wire_logic_cluster/lc_2/in_1

End 

Net : RSMRST_PWRGD.un1_count_1_cry_10
T_8_2_wire_logic_cluster/lc_2/cout
T_8_2_wire_logic_cluster/lc_3/in_3

Net : COUNTER.counter_1_cry_17
T_4_7_wire_logic_cluster/lc_0/cout
T_4_7_wire_logic_cluster/lc_1/in_3

Net : VPP_VDDQ_curr_state_1
T_2_9_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g0_2
T_2_9_wire_logic_cluster/lc_1/in_1

T_2_9_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g0_2
T_2_9_wire_logic_cluster/lc_4/in_0

T_2_9_wire_logic_cluster/lc_2/out
T_2_8_sp4_v_t_36
T_2_4_sp4_v_t_41
T_3_4_sp4_h_l_4
T_4_4_lc_trk_g2_4
T_4_4_wire_logic_cluster/lc_0/in_0

T_2_9_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g0_2
T_2_9_wire_logic_cluster/lc_5/in_1

T_2_9_wire_logic_cluster/lc_2/out
T_2_8_sp4_v_t_36
T_2_4_sp4_v_t_41
T_3_4_sp4_h_l_4
T_4_4_lc_trk_g2_4
T_4_4_wire_logic_cluster/lc_1/in_1

T_2_9_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g0_2
T_2_9_wire_logic_cluster/lc_7/in_1

T_2_9_wire_logic_cluster/lc_2/out
T_2_9_lc_trk_g0_2
T_2_9_input_2_2
T_2_9_wire_logic_cluster/lc_2/in_2

End 

Net : HDA_STRAP.un1_count_1_cry_14
T_2_2_wire_logic_cluster/lc_6/cout
T_2_2_wire_logic_cluster/lc_7/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_6
T_8_1_wire_logic_cluster/lc_6/cout
T_8_1_wire_logic_cluster/lc_7/in_3

Net : PCH_PWRGD.count_0_10
T_2_7_wire_logic_cluster/lc_7/out
T_2_7_lc_trk_g2_7
T_2_7_wire_logic_cluster/lc_6/in_3

T_2_7_wire_logic_cluster/lc_7/out
T_2_7_lc_trk_g2_7
T_2_7_wire_logic_cluster/lc_2/in_3

End 

Net : RSMRST_PWRGD.un1_count_1_cry_9
T_8_2_wire_logic_cluster/lc_1/cout
T_8_2_wire_logic_cluster/lc_2/in_3

Net : HDA_STRAP.countZ0Z_1
T_2_1_wire_logic_cluster/lc_1/out
T_2_1_lc_trk_g3_1
T_2_1_wire_logic_cluster/lc_1/in_1

T_2_1_wire_logic_cluster/lc_1/out
T_2_0_span4_vert_34
T_1_3_lc_trk_g2_2
T_1_3_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_4_7_0_
T_4_7_wire_logic_cluster/carry_in_mux/cout
T_4_7_wire_logic_cluster/lc_0/in_3

Net : HDA_STRAP.un1_count_1_cry_13
T_2_2_wire_logic_cluster/lc_5/cout
T_2_2_wire_logic_cluster/lc_6/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_5
T_8_1_wire_logic_cluster/lc_5/cout
T_8_1_wire_logic_cluster/lc_6/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_8
T_8_2_wire_logic_cluster/lc_0/cout
T_8_2_wire_logic_cluster/lc_1/in_3

Net : HDA_STRAP.un1_count_1_cry_12
T_2_2_wire_logic_cluster/lc_4/cout
T_2_2_wire_logic_cluster/lc_5/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_4
T_8_1_wire_logic_cluster/lc_4/cout
T_8_1_wire_logic_cluster/lc_5/in_3

Net : bfn_8_2_0_
T_8_2_wire_logic_cluster/carry_in_mux/cout
T_8_2_wire_logic_cluster/lc_0/in_3

Net : HDA_STRAP.un1_count_1_cry_11
T_2_2_wire_logic_cluster/lc_3/cout
T_2_2_wire_logic_cluster/lc_4/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_3
T_8_1_wire_logic_cluster/lc_3/cout
T_8_1_wire_logic_cluster/lc_4/in_3

Net : HDA_STRAP.un4_count_9_cascade_
T_1_3_wire_logic_cluster/lc_3/ltout
T_1_3_wire_logic_cluster/lc_4/in_2

End 

Net : HDA_STRAP.un4_count_13_cascade_
T_1_3_wire_logic_cluster/lc_4/ltout
T_1_3_wire_logic_cluster/lc_5/in_2

End 

Net : HDA_STRAP.un4_count_12
T_1_2_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g0_1
T_1_3_wire_logic_cluster/lc_5/in_0

End 

Net : HDA_STRAP.countZ0Z_14
T_2_2_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g3_6
T_1_2_wire_logic_cluster/lc_1/in_0

T_2_2_wire_logic_cluster/lc_6/out
T_2_2_lc_trk_g1_6
T_2_2_wire_logic_cluster/lc_6/in_1

End 

Net : RSMRST_PWRGD.N_555_cascade_
T_9_1_wire_logic_cluster/lc_5/ltout
T_9_1_wire_logic_cluster/lc_6/in_2

End 

Net : HDA_STRAP.un4_count_11
T_1_2_wire_logic_cluster/lc_0/out
T_1_3_lc_trk_g0_0
T_1_3_wire_logic_cluster/lc_5/in_1

End 

Net : HDA_STRAP.countZ0Z_8
T_1_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g1_3
T_1_2_wire_logic_cluster/lc_1/in_1

T_1_2_wire_logic_cluster/lc_3/out
T_2_2_lc_trk_g0_3
T_2_2_wire_logic_cluster/lc_0/in_1

T_1_2_wire_logic_cluster/lc_3/out
T_1_2_lc_trk_g1_3
T_1_2_wire_logic_cluster/lc_3/in_3

End 

Net : HDA_STRAP.countZ0Z_12
T_2_2_wire_logic_cluster/lc_4/out
T_1_2_lc_trk_g2_4
T_1_2_wire_logic_cluster/lc_0/in_0

T_2_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g3_4
T_2_2_wire_logic_cluster/lc_4/in_1

End 

Net : RSMRST_PWRGD.un1_count_1_cry_2
T_8_1_wire_logic_cluster/lc_2/cout
T_8_1_wire_logic_cluster/lc_3/in_3

Net : HDA_STRAP.countZ0Z_7
T_2_1_wire_logic_cluster/lc_7/out
T_1_2_lc_trk_g1_7
T_1_2_input_2_0
T_1_2_wire_logic_cluster/lc_0/in_2

T_2_1_wire_logic_cluster/lc_7/out
T_2_1_lc_trk_g3_7
T_2_1_wire_logic_cluster/lc_7/in_1

End 

Net : VPP_VDDQ.curr_state_2Z0Z_0_cascade_
T_7_1_wire_logic_cluster/lc_4/ltout
T_7_1_wire_logic_cluster/lc_5/in_2

End 

Net : HDA_STRAP.countZ0Z_6
T_1_2_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g1_2
T_1_2_input_2_1
T_1_2_wire_logic_cluster/lc_1/in_2

T_1_2_wire_logic_cluster/lc_2/out
T_2_1_lc_trk_g3_2
T_2_1_wire_logic_cluster/lc_6/in_1

T_1_2_wire_logic_cluster/lc_2/out
T_1_2_lc_trk_g1_2
T_1_2_wire_logic_cluster/lc_2/in_3

End 

Net : HDA_STRAP.countZ0Z_9
T_2_2_wire_logic_cluster/lc_1/out
T_1_2_lc_trk_g2_1
T_1_2_wire_logic_cluster/lc_0/in_1

T_2_2_wire_logic_cluster/lc_1/out
T_2_2_lc_trk_g3_1
T_2_2_wire_logic_cluster/lc_1/in_1

End 

Net : RSMRST_PWRGD.countZ0Z_6
T_8_1_wire_logic_cluster/lc_6/out
T_7_2_lc_trk_g1_6
T_7_2_wire_logic_cluster/lc_4/in_3

T_8_1_wire_logic_cluster/lc_6/out
T_8_1_lc_trk_g1_6
T_8_1_wire_logic_cluster/lc_6/in_1

End 

Net : HDA_STRAP.countZ0Z_15
T_2_2_wire_logic_cluster/lc_7/out
T_1_2_lc_trk_g3_7
T_1_2_wire_logic_cluster/lc_1/in_3

T_2_2_wire_logic_cluster/lc_7/out
T_2_2_lc_trk_g3_7
T_2_2_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.count_clkZ0Z_14
T_9_16_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g2_6
T_8_16_wire_logic_cluster/lc_7/in_1

T_9_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g3_6
T_9_16_wire_logic_cluster/lc_4/in_1

End 

Net : HDA_STRAP.countZ0Z_13
T_2_2_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g2_5
T_1_2_wire_logic_cluster/lc_0/in_3

T_2_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g3_5
T_2_2_wire_logic_cluster/lc_5/in_1

End 

Net : RSMRST_PWRGD.un1_count_1_cry_1
T_8_1_wire_logic_cluster/lc_1/cout
T_8_1_wire_logic_cluster/lc_2/in_3

Net : HDA_STRAP.N_16_cascade_
T_1_2_wire_logic_cluster/lc_6/ltout
T_1_2_wire_logic_cluster/lc_7/in_2

End 

Net : HDA_STRAP.countZ0Z_16
T_1_3_wire_logic_cluster/lc_6/out
T_1_3_lc_trk_g3_6
T_1_3_wire_logic_cluster/lc_3/in_0

T_1_3_wire_logic_cluster/lc_6/out
T_2_3_lc_trk_g1_6
T_2_3_wire_logic_cluster/lc_0/in_1

T_1_3_wire_logic_cluster/lc_6/out
T_1_3_lc_trk_g3_6
T_1_3_wire_logic_cluster/lc_6/in_3

End 

Net : PCH_PWRGD.count_0_14
T_2_6_wire_logic_cluster/lc_5/out
T_2_6_lc_trk_g0_5
T_2_6_input_2_1
T_2_6_wire_logic_cluster/lc_1/in_2

End 

Net : COUNTER.counter_1_cry_15
T_4_6_wire_logic_cluster/lc_6/cout
T_4_6_wire_logic_cluster/lc_7/in_3

Net : HDA_STRAP.un1_count_1_cry_8
T_2_2_wire_logic_cluster/lc_0/cout
T_2_2_wire_logic_cluster/lc_1/in_3

Net : RSMRST_PWRGD.un1_count_1_cry_0
T_8_1_wire_logic_cluster/lc_0/cout
T_8_1_wire_logic_cluster/lc_1/in_3

Net : COUNTER.counter_1_cry_14
T_4_6_wire_logic_cluster/lc_5/cout
T_4_6_wire_logic_cluster/lc_6/in_3

Net : HDA_STRAP.countZ0Z_17
T_2_3_wire_logic_cluster/lc_1/out
T_1_3_lc_trk_g3_1
T_1_3_wire_logic_cluster/lc_3/in_3

T_2_3_wire_logic_cluster/lc_1/out
T_2_3_lc_trk_g3_1
T_2_3_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.count_0_12
T_1_8_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g2_6
T_1_8_wire_logic_cluster/lc_5/in_1

End 

Net : COUNTER.counter_1_cry_13
T_4_6_wire_logic_cluster/lc_4/cout
T_4_6_wire_logic_cluster/lc_5/in_3

Net : PCH_PWRGD.delayed_vccin_ok_0
T_4_4_wire_logic_cluster/lc_4/out
T_2_4_sp4_h_l_5
T_1_0_span4_vert_47
T_1_1_lc_trk_g2_7
T_1_1_wire_logic_cluster/lc_2/in_3

T_4_4_wire_logic_cluster/lc_4/out
T_4_4_lc_trk_g1_4
T_4_4_wire_logic_cluster/lc_4/in_3

End 

Net : PCH_PWRGD.count_0_2
T_2_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_6/in_3

T_2_6_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g1_0
T_2_6_wire_logic_cluster/lc_2/in_3

End 

Net : VPP_VDDQ.count_2_0_14
T_4_3_wire_logic_cluster/lc_7/out
T_4_2_lc_trk_g1_7
T_4_2_wire_logic_cluster/lc_1/in_1

End 

Net : VPP_VDDQ.count_2Z0Z_7
T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g0_4
T_5_4_wire_logic_cluster/lc_3/in_3

T_5_4_wire_logic_cluster/lc_4/out
T_5_4_lc_trk_g0_4
T_5_4_wire_logic_cluster/lc_1/in_3

End 

Net : COUNTER.counter_1_cry_12
T_4_6_wire_logic_cluster/lc_3/cout
T_4_6_wire_logic_cluster/lc_4/in_3

Net : HDA_STRAP.countZ0Z_10
T_1_2_wire_logic_cluster/lc_4/out
T_1_3_lc_trk_g1_4
T_1_3_wire_logic_cluster/lc_4/in_3

T_1_2_wire_logic_cluster/lc_4/out
T_2_2_lc_trk_g1_4
T_2_2_wire_logic_cluster/lc_2/in_1

T_1_2_wire_logic_cluster/lc_4/out
T_1_2_lc_trk_g0_4
T_1_2_wire_logic_cluster/lc_4/in_0

End 

Net : HDA_STRAP.countZ0Z_11
T_1_2_wire_logic_cluster/lc_5/out
T_1_3_lc_trk_g0_5
T_1_3_wire_logic_cluster/lc_4/in_1

T_1_2_wire_logic_cluster/lc_5/out
T_2_2_lc_trk_g1_5
T_2_2_wire_logic_cluster/lc_3/in_1

T_1_2_wire_logic_cluster/lc_5/out
T_1_2_lc_trk_g3_5
T_1_2_wire_logic_cluster/lc_5/in_3

End 

Net : COUNTER.counter_1_cry_4
T_4_5_wire_logic_cluster/lc_3/cout
T_4_5_wire_logic_cluster/lc_4/in_3

Net : COUNTER.counter_1_cry_4_THRU_CO
T_4_5_wire_logic_cluster/lc_4/out
T_5_5_lc_trk_g0_4
T_5_5_wire_logic_cluster/lc_2/in_0

End 

Net : HDA_STRAP.un1_count_1_cry_6
T_2_1_wire_logic_cluster/lc_6/cout
T_2_1_wire_logic_cluster/lc_7/in_3

Net : COUNTER.counter_1_cry_11
T_4_6_wire_logic_cluster/lc_2/cout
T_4_6_wire_logic_cluster/lc_3/in_3

Net : COUNTER.counter_1_cry_5
T_4_5_wire_logic_cluster/lc_4/cout
T_4_5_wire_logic_cluster/lc_5/in_3

Net : COUNTER.counter_1_cry_5_THRU_CO
T_4_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g1_5
T_5_5_wire_logic_cluster/lc_7/in_3

End 

Net : VPP_VDDQ.count_2_0_5
T_4_2_wire_logic_cluster/lc_5/out
T_4_2_lc_trk_g1_5
T_4_2_wire_logic_cluster/lc_7/in_1

End 

Net : COUNTER.counter_1_cry_3_THRU_CO
T_4_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g0_3
T_5_5_wire_logic_cluster/lc_5/in_0

End 

Net : COUNTER.counter_1_cry_3
T_4_5_wire_logic_cluster/lc_2/cout
T_4_5_wire_logic_cluster/lc_3/in_3

Net : COUNTER.counter_1_cry_10
T_4_6_wire_logic_cluster/lc_1/cout
T_4_6_wire_logic_cluster/lc_2/in_3

Net : HDA_STRAP.un1_count_1_cry_4
T_2_1_wire_logic_cluster/lc_4/cout
T_2_1_wire_logic_cluster/lc_5/in_3

Net : COUNTER.counter_1_cry_9
T_4_6_wire_logic_cluster/lc_0/cout
T_4_6_wire_logic_cluster/lc_1/in_3

Net : COUNTER.counter_1_cry_1_THRU_CO
T_4_5_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g1_1
T_5_5_wire_logic_cluster/lc_4/in_0

End 

Net : COUNTER.counter_1_cry_1
T_4_5_wire_logic_cluster/lc_0/cout
T_4_5_wire_logic_cluster/lc_1/in_3

Net : HDA_STRAP.un1_count_1_cry_3
T_2_1_wire_logic_cluster/lc_3/cout
T_2_1_wire_logic_cluster/lc_4/in_3

Net : bfn_4_6_0_
T_4_6_wire_logic_cluster/carry_in_mux/cout
T_4_6_wire_logic_cluster/lc_0/in_3

Net : COUNTER.counter_1_cry_7
T_4_5_wire_logic_cluster/lc_6/cout
T_4_5_wire_logic_cluster/lc_7/in_3

Net : COUNTER.counter_1_cry_2
T_4_5_wire_logic_cluster/lc_1/cout
T_4_5_wire_logic_cluster/lc_2/in_3

Net : COUNTER.counter_1_cry_2_THRU_CO
T_4_5_wire_logic_cluster/lc_2/out
T_5_5_lc_trk_g0_2
T_5_5_wire_logic_cluster/lc_1/in_3

End 

Net : HDA_STRAP.un1_count_1_cry_2
T_2_1_wire_logic_cluster/lc_2/cout
T_2_1_wire_logic_cluster/lc_3/in_3

Net : COUNTER.counter_1_cry_6
T_4_5_wire_logic_cluster/lc_5/cout
T_4_5_wire_logic_cluster/lc_6/in_3

Net : HDA_STRAP.un4_count_cascade_
T_1_3_wire_logic_cluster/lc_5/ltout
T_1_3_wire_logic_cluster/lc_6/in_2

End 

Net : PCH_PWRGD.count_0_0
T_2_6_wire_logic_cluster/lc_4/out
T_2_6_lc_trk_g2_4
T_2_6_wire_logic_cluster/lc_7/in_1

End 

Net : HDA_STRAP.un1_count_1_cry_1
T_2_1_wire_logic_cluster/lc_1/cout
T_2_1_wire_logic_cluster/lc_2/in_3

Net : HDA_STRAP.un1_count_1_cry_0
T_2_1_wire_logic_cluster/lc_0/cout
T_2_1_wire_logic_cluster/lc_1/in_3

Net : PCH_PWRGD.count_0_8
T_1_4_wire_logic_cluster/lc_6/out
T_1_4_lc_trk_g0_6
T_1_4_wire_logic_cluster/lc_5/in_1

End 

Net : PCH_PWRGD.count_0_9
T_1_4_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g0_3
T_1_4_wire_logic_cluster/lc_2/in_3

T_1_4_wire_logic_cluster/lc_3/out
T_1_4_lc_trk_g0_3
T_1_4_wire_logic_cluster/lc_0/in_3

End 

Net : PCH_PWRGD.count_0_5
T_1_5_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g2_2
T_1_5_wire_logic_cluster/lc_1/in_1

End 

Net : PCH_PWRGD.count_0_11
T_2_4_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g2_0
T_2_4_wire_logic_cluster/lc_5/in_3

End 

Net : RSMRST_PWRGD.RSMRSTn_0_sqmuxa_cascade_
T_9_1_wire_logic_cluster/lc_1/ltout
T_9_1_wire_logic_cluster/lc_2/in_2

End 

Net : HDA_STRAP.HDA_SDO_ATP_3_0
T_1_1_wire_logic_cluster/lc_6/out
T_1_2_lc_trk_g0_6
T_1_2_wire_logic_cluster/lc_7/in_3

End 

Net : PCH_PWRGD.count_0_7
T_2_4_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g0_3
T_2_4_wire_logic_cluster/lc_4/in_1

T_2_4_wire_logic_cluster/lc_3/out
T_2_4_lc_trk_g0_3
T_2_4_wire_logic_cluster/lc_2/in_3

End 

Net : HDA_STRAP.curr_stateZ0Z_2
T_1_2_wire_logic_cluster/lc_7/out
T_1_1_lc_trk_g0_7
T_1_1_wire_logic_cluster/lc_6/in_3

T_1_2_wire_logic_cluster/lc_7/out
T_1_2_lc_trk_g2_7
T_1_2_wire_logic_cluster/lc_7/in_0

End 

Net : HDA_STRAP.HDA_SDO_ATP_3_0_cascade_
T_1_1_wire_logic_cluster/lc_6/ltout
T_1_1_wire_logic_cluster/lc_7/in_2

End 

Net : VPP_VDDQ.delayed_vddq_pwrgdZ0
T_4_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g2_1
T_4_4_wire_logic_cluster/lc_0/in_1

T_4_4_wire_logic_cluster/lc_1/out
T_4_4_lc_trk_g2_1
T_4_4_wire_logic_cluster/lc_1/in_0

T_4_4_wire_logic_cluster/lc_1/out
T_5_4_sp4_h_l_2
T_9_4_sp4_h_l_2
T_12_4_sp4_v_t_42
T_12_8_sp4_v_t_38
T_12_11_lc_trk_g0_6
T_12_11_wire_logic_cluster/lc_7/in_3

End 

Net : VPP_VDDQ.delayed_vddq_okZ0
T_6_1_wire_logic_cluster/lc_5/out
T_6_1_lc_trk_g2_5
T_6_1_wire_logic_cluster/lc_5/in_0

T_6_1_wire_logic_cluster/lc_5/out
T_6_1_lc_trk_g2_5
T_6_1_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.pwm_outZ0
T_1_14_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g2_5
T_1_14_wire_logic_cluster/lc_5/in_0

T_1_14_wire_logic_cluster/lc_5/out
T_1_14_lc_trk_g2_5
T_1_14_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.count_clkZ0Z_0_cascade_
T_11_16_wire_logic_cluster/lc_4/ltout
T_11_16_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.count_clkZ0Z_15
T_8_14_wire_logic_cluster/lc_6/out
T_8_13_sp4_v_t_44
T_8_16_lc_trk_g0_4
T_8_16_wire_logic_cluster/lc_6/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_7_14_sp4_h_l_4
T_10_14_sp4_v_t_41
T_9_16_lc_trk_g1_4
T_9_16_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.count_clkZ0Z_3_cascade_
T_9_14_wire_logic_cluster/lc_2/ltout
T_9_14_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.count_clkZ0Z_7_cascade_
T_9_15_wire_logic_cluster/lc_5/ltout
T_9_15_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.count_clkZ0Z_9_cascade_
T_9_15_wire_logic_cluster/lc_1/ltout
T_9_15_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.count_clk_0_15
T_8_14_wire_logic_cluster/lc_5/out
T_8_14_lc_trk_g2_5
T_8_14_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.count_clk_RNINSEUCZ0Z_10
T_9_16_wire_logic_cluster/lc_3/out
T_9_15_lc_trk_g0_3
T_9_15_wire_logic_cluster/lc_2/in_1

T_9_16_wire_logic_cluster/lc_3/out
T_9_13_sp4_v_t_46
T_9_14_lc_trk_g2_6
T_9_14_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.count_clk_RNINSEUCZ0Z_7
T_9_14_wire_logic_cluster/lc_0/out
T_8_14_sp4_h_l_8
T_11_10_sp4_v_t_39
T_11_11_lc_trk_g3_7
T_11_11_input_2_4
T_11_11_wire_logic_cluster/lc_4/in_2

T_9_14_wire_logic_cluster/lc_0/out
T_9_12_sp4_v_t_45
T_9_8_sp4_v_t_46
T_9_4_sp4_v_t_42
T_9_5_lc_trk_g2_2
T_9_5_wire_logic_cluster/lc_1/in_1

T_9_14_wire_logic_cluster/lc_0/out
T_8_14_sp4_h_l_8
T_11_10_sp4_v_t_39
T_8_10_sp4_h_l_2
T_11_6_sp4_v_t_45
T_11_7_lc_trk_g2_5
T_11_7_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.count_clk_RNI_0Z0Z_0_cascade_
T_11_16_wire_logic_cluster/lc_3/ltout
T_11_16_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.count_i_10
T_4_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g2_2
T_4_10_input_2_2
T_4_10_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.count_i_11
T_4_10_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g1_3
T_4_10_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.count_i_3
T_4_9_wire_logic_cluster/lc_3/out
T_4_9_lc_trk_g0_3
T_4_9_input_2_3
T_4_9_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.count_i_6
T_4_9_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g0_6
T_4_9_input_2_6
T_4_9_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.count_i_8
T_4_10_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g1_0
T_4_10_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.count_offZ0Z_6_cascade_
T_12_3_wire_logic_cluster/lc_5/ltout
T_12_3_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.count_off_RNI8AQHZ0Z_10_cascade_
T_11_6_wire_logic_cluster/lc_6/ltout
T_11_6_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.count_off_RNIZ0Z_1_cascade_
T_12_4_wire_logic_cluster/lc_6/ltout
T_12_4_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.dutycycle_RNI2MQDZ0Z_7
T_11_10_wire_logic_cluster/lc_0/out
T_11_10_lc_trk_g1_0
T_11_10_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.dutycycle_RNI5DLRZ0Z_5
T_12_8_wire_logic_cluster/lc_4/out
T_12_8_lc_trk_g1_4
T_12_8_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.dutycycle_RNI6SKJ1_0Z0Z_10
T_11_12_wire_logic_cluster/lc_1/out
T_11_12_sp4_h_l_7
T_7_12_sp4_h_l_10
T_8_12_lc_trk_g2_2
T_8_12_input_2_6
T_8_12_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycle_RNI6SKJ1_0Z0Z_11
T_11_12_wire_logic_cluster/lc_7/out
T_11_12_lc_trk_g2_7
T_11_12_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.dutycycle_RNI7ABC3Z0Z_5_cascade_
T_12_8_wire_logic_cluster/lc_5/ltout
T_12_8_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycle_RNIE3861_0Z0Z_12
T_11_13_wire_logic_cluster/lc_4/out
T_11_13_lc_trk_g0_4
T_11_13_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.dutycycle_RNIEBSB1Z0Z_7
T_11_10_wire_logic_cluster/lc_6/out
T_11_4_sp12_v_t_23
T_11_8_lc_trk_g2_0
T_11_8_input_2_6
T_11_8_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.dutycycle_RNI_10Z0Z_0
T_8_6_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g1_5
T_8_6_wire_logic_cluster/lc_1/in_1

T_8_6_wire_logic_cluster/lc_5/out
T_7_6_sp4_h_l_2
T_9_6_lc_trk_g2_7
T_9_6_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.dutycycle_RNI_13Z0Z_0
T_8_7_wire_logic_cluster/lc_0/out
T_9_7_lc_trk_g1_0
T_9_7_wire_logic_cluster/lc_0/in_3

End 

Net : POWERLED.dutycycle_RNI_1Z0Z_1
T_8_7_wire_logic_cluster/lc_7/out
T_7_6_lc_trk_g2_7
T_7_6_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.dutycycle_RNI_7Z0Z_0
T_7_8_wire_logic_cluster/lc_7/out
T_7_3_sp12_v_t_22
T_7_6_lc_trk_g2_2
T_7_6_wire_logic_cluster/lc_2/in_0

T_7_8_wire_logic_cluster/lc_7/out
T_7_3_sp12_v_t_22
T_7_6_lc_trk_g2_2
T_7_6_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.dutycycle_e_N_3L4_1
T_12_12_wire_logic_cluster/lc_4/out
T_12_4_sp12_v_t_23
T_12_6_sp4_v_t_43
T_11_8_lc_trk_g0_6
T_11_8_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.func_state_RNILP0FZ0Z_1_cascade_
T_12_9_wire_logic_cluster/lc_5/ltout
T_12_9_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.func_state_RNIMQ0F_0Z0Z_1_cascade_
T_11_10_wire_logic_cluster/lc_5/ltout
T_11_10_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.func_state_RNI_4Z0Z_1_cascade_
T_12_8_wire_logic_cluster/lc_3/ltout
T_12_8_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.func_state_RNI_6Z0Z_1_cascade_
T_12_7_wire_logic_cluster/lc_1/ltout
T_12_7_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.g1_0_2
T_11_8_wire_logic_cluster/lc_0/out
T_11_8_sp4_h_l_5
T_10_4_sp4_v_t_40
T_9_7_lc_trk_g3_0
T_9_7_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.g1_1
T_8_7_wire_logic_cluster/lc_6/out
T_9_7_lc_trk_g0_6
T_9_7_wire_logic_cluster/lc_5/in_1

T_8_7_wire_logic_cluster/lc_6/out
T_7_7_sp12_h_l_0
T_12_7_lc_trk_g0_4
T_12_7_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.g1_1cf0
T_12_9_wire_logic_cluster/lc_0/out
T_12_8_lc_trk_g1_0
T_12_8_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.g1_i_a4_0_1_cascade_
T_1_13_wire_logic_cluster/lc_6/ltout
T_1_13_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.g1_i_o4_4
T_4_16_wire_logic_cluster/lc_3/out
T_2_16_sp4_h_l_3
T_1_12_sp4_v_t_38
T_1_14_lc_trk_g2_3
T_1_14_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.g1_i_o4_5
T_6_13_wire_logic_cluster/lc_7/out
T_6_13_sp4_h_l_3
T_2_13_sp4_h_l_3
T_1_13_sp4_v_t_44
T_1_14_lc_trk_g3_4
T_1_14_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.g2_1_1
T_12_8_wire_logic_cluster/lc_6/out
T_11_8_sp4_h_l_4
T_10_4_sp4_v_t_44
T_9_7_lc_trk_g3_4
T_9_7_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.mult1_un103_sum
T_7_11_wire_logic_cluster/lc_6/out
T_7_11_sp4_h_l_1
T_3_11_sp4_h_l_1
T_2_11_sp4_v_t_42
T_1_12_lc_trk_g3_2
T_1_12_wire_logic_cluster/lc_0/in_1

T_7_11_wire_logic_cluster/lc_6/out
T_7_11_sp4_h_l_1
T_3_11_sp4_h_l_1
T_2_11_sp4_v_t_42
T_1_13_lc_trk_g1_7
T_1_13_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.mult1_un103_sum_axb_8
T_2_12_wire_logic_cluster/lc_5/out
T_1_12_lc_trk_g3_5
T_1_12_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un103_sum_cry_2
Net : POWERLED.un1_count_off_1_sqmuxa_8_m1
T_8_6_wire_logic_cluster/lc_2/out
T_8_5_lc_trk_g1_2
T_8_5_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.un1_count_off_1_sqmuxa_8_m1_ns_1_cascade_
T_8_6_wire_logic_cluster/lc_1/ltout
T_8_6_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un103_sum_cry_3
Net : POWERLED.un1_dutycycle_168_0_0_o2_4_cascade_
T_9_14_wire_logic_cluster/lc_3/ltout
T_9_14_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.un1_dutycycle_172_m0_ns_1_0
T_11_8_wire_logic_cluster/lc_1/out
T_12_8_lc_trk_g0_1
T_12_8_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.un1_dutycycle_172_m1_ns_1_cascade_
T_7_6_wire_logic_cluster/lc_1/ltout
T_7_6_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un103_sum_cry_3_s
T_1_12_wire_logic_cluster/lc_1/out
T_1_11_lc_trk_g0_1
T_1_11_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un103_sum_cry_4
Net : POWERLED.mult1_un103_sum_cry_4_s
T_1_12_wire_logic_cluster/lc_2/out
T_1_11_lc_trk_g1_2
T_1_11_input_2_3
T_1_11_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un103_sum_cry_5
Net : POWERLED.mult1_un103_sum_cry_5_s
T_1_12_wire_logic_cluster/lc_3/out
T_1_11_lc_trk_g0_3
T_1_11_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un103_sum_cry_6
Net : POWERLED.mult1_un103_sum_cry_6_s
T_1_12_wire_logic_cluster/lc_4/out
T_1_11_lc_trk_g1_4
T_1_11_input_2_5
T_1_11_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un103_sum_cry_7
T_1_12_wire_logic_cluster/lc_5/cout
T_1_12_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un103_sum_i
T_1_13_wire_logic_cluster/lc_2/out
T_1_10_sp4_v_t_44
T_1_11_lc_trk_g3_4
T_1_11_input_2_1
T_1_11_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un103_sum_i_0_8
T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g3_7
T_1_11_wire_logic_cluster/lc_1/in_1

T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g3_7
T_1_11_input_2_2
T_1_11_wire_logic_cluster/lc_2/in_2

T_1_11_wire_logic_cluster/lc_7/out
T_1_11_lc_trk_g3_7
T_1_11_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.un1_dutycycle_53_axb_0
T_7_11_wire_logic_cluster/lc_0/out
T_7_7_sp12_v_t_23
T_7_8_lc_trk_g3_7
T_7_8_wire_logic_cluster/lc_5/in_3

T_7_11_wire_logic_cluster/lc_0/out
T_6_11_sp4_h_l_8
T_5_7_sp4_v_t_45
T_5_8_lc_trk_g2_5
T_5_8_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un103_sum_i_8
T_4_11_wire_logic_cluster/lc_4/out
T_4_10_lc_trk_g1_4
T_4_10_input_2_1
T_4_10_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un103_sum_s_8
T_1_12_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g1_6
T_1_12_wire_logic_cluster/lc_5/in_0

T_1_12_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g0_6
T_1_11_wire_logic_cluster/lc_7/in_3

T_1_12_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g0_6
T_1_11_wire_logic_cluster/lc_3/in_1

T_1_12_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g0_6
T_1_11_input_2_4
T_1_11_wire_logic_cluster/lc_4/in_2

T_1_12_wire_logic_cluster/lc_6/out
T_1_11_sp4_v_t_44
T_2_11_sp4_h_l_9
T_4_11_lc_trk_g3_4
T_4_11_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.mult1_un110_sum
T_7_11_wire_logic_cluster/lc_5/out
T_5_11_sp4_h_l_7
T_4_11_lc_trk_g1_7
T_4_11_wire_logic_cluster/lc_7/in_3

T_7_11_wire_logic_cluster/lc_5/out
T_0_11_span12_horz_5
T_1_11_lc_trk_g1_6
T_1_11_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.un1_dutycycle_53_cry_0
Net : POWERLED.un1_dutycycle_53_cry_1
Net : POWERLED.mult1_un110_sum_axb_8
T_1_12_wire_logic_cluster/lc_5/out
T_1_11_lc_trk_g1_5
T_1_11_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un110_sum_cry_2
Net : POWERLED.mult1_un110_sum_cry_3
Net : POWERLED.mult1_un110_sum_cry_3_s
T_1_11_wire_logic_cluster/lc_1/out
T_2_11_lc_trk_g0_1
T_2_11_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un110_sum_cry_4
Net : POWERLED.mult1_un110_sum_cry_4_s
T_1_11_wire_logic_cluster/lc_2/out
T_2_11_lc_trk_g0_2
T_2_11_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.mult1_un110_sum_cry_5
Net : POWERLED.mult1_un110_sum_cry_5_s
T_1_11_wire_logic_cluster/lc_3/out
T_2_11_lc_trk_g1_3
T_2_11_input_2_4
T_2_11_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.un1_dutycycle_53_cry_2
Net : POWERLED.un1_dutycycle_53_cry_3
Net : POWERLED.un1_dutycycle_53_cry_4
Net : POWERLED.un1_dutycycle_53_cry_5
Net : POWERLED.un1_dutycycle_53_cry_6
Net : POWERLED.un1_dutycycle_53_cry_8
Net : POWERLED.mult1_un110_sum_cry_6
Net : POWERLED.mult1_un110_sum_cry_6_s
T_1_11_wire_logic_cluster/lc_4/out
T_2_11_lc_trk_g1_4
T_2_11_input_2_5
T_2_11_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un110_sum_cry_7
T_1_11_wire_logic_cluster/lc_5/cout
T_1_11_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un110_sum_i
T_4_11_wire_logic_cluster/lc_7/out
T_2_11_sp12_h_l_1
T_2_11_lc_trk_g1_2
T_2_11_input_2_1
T_2_11_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un110_sum_i_0_8
T_2_11_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g3_7
T_2_11_wire_logic_cluster/lc_1/in_1

T_2_11_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g3_7
T_2_11_input_2_2
T_2_11_wire_logic_cluster/lc_2/in_2

T_2_11_wire_logic_cluster/lc_7/out
T_2_11_lc_trk_g3_7
T_2_11_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un110_sum_i_8
T_4_11_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g0_2
T_4_10_input_2_0
T_4_10_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.mult1_un110_sum_s_8
T_1_11_wire_logic_cluster/lc_6/out
T_1_11_lc_trk_g3_6
T_1_11_wire_logic_cluster/lc_5/in_0

T_1_11_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g1_6
T_2_11_wire_logic_cluster/lc_7/in_0

T_1_11_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g1_6
T_2_11_input_2_3
T_2_11_wire_logic_cluster/lc_3/in_2

T_1_11_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g1_6
T_2_11_wire_logic_cluster/lc_4/in_1

T_1_11_wire_logic_cluster/lc_6/out
T_0_11_span12_horz_3
T_4_11_lc_trk_g1_3
T_4_11_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.mult1_un117_sum
T_7_11_wire_logic_cluster/lc_4/out
T_6_11_sp4_h_l_0
T_5_7_sp4_v_t_37
T_5_10_lc_trk_g1_5
T_5_10_wire_logic_cluster/lc_5/in_3

T_7_11_wire_logic_cluster/lc_4/out
T_6_11_sp4_h_l_0
T_2_11_sp4_h_l_0
T_2_11_lc_trk_g0_5
T_2_11_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un117_sum_axb_8
T_1_11_wire_logic_cluster/lc_5/out
T_2_11_lc_trk_g1_5
T_2_11_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un117_sum_cry_2
Net : POWERLED.mult1_un117_sum_cry_3
Net : POWERLED.mult1_un117_sum_cry_3_s
T_2_11_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g0_1
T_2_10_wire_logic_cluster/lc_7/in_0

T_2_11_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g0_1
T_2_10_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un117_sum_cry_4
Net : POWERLED.mult1_un117_sum_cry_4_s
T_2_11_wire_logic_cluster/lc_2/out
T_2_10_lc_trk_g1_2
T_2_10_input_2_3
T_2_10_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un117_sum_cry_5
Net : POWERLED.mult1_un117_sum_cry_5_s
T_2_11_wire_logic_cluster/lc_3/out
T_2_10_lc_trk_g0_3
T_2_10_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un117_sum_cry_6
Net : POWERLED.mult1_un117_sum_cry_6_s
T_2_11_wire_logic_cluster/lc_4/out
T_2_10_lc_trk_g1_4
T_2_10_input_2_5
T_2_10_wire_logic_cluster/lc_5/in_2

T_2_11_wire_logic_cluster/lc_4/out
T_3_11_sp12_h_l_0
T_10_11_sp4_h_l_9
T_9_7_sp4_v_t_44
T_9_8_lc_trk_g2_4
T_9_8_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.mult1_un117_sum_cry_7
T_2_11_wire_logic_cluster/lc_5/cout
T_2_11_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un117_sum_i
T_5_10_wire_logic_cluster/lc_5/out
T_3_10_sp4_h_l_7
T_2_10_lc_trk_g0_7
T_2_10_input_2_1
T_2_10_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un117_sum_i_0_8
T_9_8_wire_logic_cluster/lc_3/out
T_3_8_sp12_h_l_1
T_2_8_sp12_v_t_22
T_2_10_lc_trk_g3_5
T_2_10_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.mult1_un117_sum_i_8
T_4_11_wire_logic_cluster/lc_1/out
T_4_8_sp4_v_t_42
T_4_9_lc_trk_g3_2
T_4_9_input_2_7
T_4_9_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.mult1_un117_sum_s_8
T_2_11_wire_logic_cluster/lc_6/out
T_2_11_lc_trk_g3_6
T_2_11_wire_logic_cluster/lc_5/in_0

T_2_11_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g0_6
T_2_10_wire_logic_cluster/lc_7/in_3

T_2_11_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g0_6
T_2_10_wire_logic_cluster/lc_3/in_1

T_2_11_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g0_6
T_2_10_input_2_4
T_2_10_wire_logic_cluster/lc_4/in_2

T_2_11_wire_logic_cluster/lc_6/out
T_2_11_sp4_h_l_1
T_4_11_lc_trk_g2_4
T_4_11_wire_logic_cluster/lc_1/in_3

T_2_11_wire_logic_cluster/lc_6/out
T_2_11_sp4_h_l_1
T_6_11_sp4_h_l_4
T_9_7_sp4_v_t_47
T_9_8_lc_trk_g3_7
T_9_8_wire_logic_cluster/lc_3/in_3

T_2_11_wire_logic_cluster/lc_6/out
T_2_11_sp4_h_l_1
T_6_11_sp4_h_l_4
T_9_7_sp4_v_t_47
T_9_8_lc_trk_g3_7
T_9_8_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.mult1_un124_sum
T_7_11_wire_logic_cluster/lc_3/out
T_7_10_sp12_v_t_22
T_0_10_span12_horz_10
T_2_10_lc_trk_g1_6
T_2_10_wire_logic_cluster/lc_0/in_1

T_7_11_wire_logic_cluster/lc_3/out
T_7_10_sp12_v_t_22
T_0_10_span12_horz_10
T_1_10_lc_trk_g1_5
T_1_10_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.mult1_un124_sum_axb_4_l_fx
T_2_10_wire_logic_cluster/lc_7/out
T_2_10_lc_trk_g1_7
T_2_10_input_2_2
T_2_10_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.un1_dutycycle_94_cry_5_c_RNIJHORZ0Z3
T_9_6_wire_logic_cluster/lc_6/out
T_9_6_lc_trk_g1_6
T_9_6_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.mult1_un124_sum_axb_7_l_fx
T_9_8_wire_logic_cluster/lc_1/out
T_8_8_sp4_h_l_10
T_4_8_sp4_h_l_1
T_3_8_sp4_v_t_36
T_2_10_lc_trk_g1_1
T_2_10_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un124_sum_axb_8
T_2_11_wire_logic_cluster/lc_5/out
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un124_sum_cry_2
Net : POWERLED.mult1_un124_sum_cry_3
Net : POWERLED.mult1_un124_sum_cry_3_s
T_2_10_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g2_1
T_1_10_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un124_sum_cry_4
Net : POWERLED.mult1_un124_sum_cry_4_s
T_2_10_wire_logic_cluster/lc_2/out
T_1_10_lc_trk_g3_2
T_1_10_input_2_3
T_1_10_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un124_sum_cry_5
Net : POWERLED.un1_func_state25_6_0_0_0_2_1
T_11_5_wire_logic_cluster/lc_4/out
T_12_5_lc_trk_g1_4
T_12_5_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un124_sum_cry_5_s
T_2_10_wire_logic_cluster/lc_3/out
T_2_10_sp4_h_l_11
T_1_10_lc_trk_g0_3
T_1_10_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un124_sum_cry_6
Net : POWERLED.un1_func_state25_6_0_o_N_4
T_9_5_wire_logic_cluster/lc_1/out
T_5_5_sp12_h_l_1
T_12_5_lc_trk_g1_1
T_12_5_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.mult1_un124_sum_cry_6_s
T_2_10_wire_logic_cluster/lc_4/out
T_1_10_lc_trk_g3_4
T_1_10_input_2_5
T_1_10_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un124_sum_cry_7
T_2_10_wire_logic_cluster/lc_5/cout
T_2_10_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un124_sum_i
T_1_10_wire_logic_cluster/lc_7/out
T_1_10_lc_trk_g2_7
T_1_10_input_2_1
T_1_10_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un124_sum_i_0_8
T_1_13_wire_logic_cluster/lc_4/out
T_1_9_sp4_v_t_45
T_1_10_lc_trk_g3_5
T_1_10_wire_logic_cluster/lc_1/in_1

T_1_13_wire_logic_cluster/lc_4/out
T_1_9_sp4_v_t_45
T_1_10_lc_trk_g3_5
T_1_10_input_2_2
T_1_10_wire_logic_cluster/lc_2/in_2

T_1_13_wire_logic_cluster/lc_4/out
T_1_9_sp4_v_t_45
T_1_10_lc_trk_g3_5
T_1_10_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.un2_count_clk_17_0_0_a2_0_4_cascade_
T_7_9_wire_logic_cluster/lc_0/ltout
T_7_9_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.un2_count_clk_17_0_o2_1_0
T_9_16_wire_logic_cluster/lc_0/out
T_9_16_lc_trk_g3_0
T_9_16_wire_logic_cluster/lc_3/in_0

End 

Net : POWERLED.un2_count_clk_17_0_o2_1_1
T_9_16_wire_logic_cluster/lc_4/out
T_9_16_lc_trk_g2_4
T_9_16_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.un2_count_clk_17_0_o2_1_2_cascade_
T_9_16_wire_logic_cluster/lc_2/ltout
T_9_16_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un124_sum_i_8
T_5_10_wire_logic_cluster/lc_6/out
T_4_9_lc_trk_g3_6
T_4_9_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.mult1_un124_sum_s_8
T_2_10_wire_logic_cluster/lc_6/out
T_2_10_lc_trk_g3_6
T_2_10_wire_logic_cluster/lc_5/in_0

T_2_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g2_6
T_1_10_wire_logic_cluster/lc_3/in_1

T_2_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g2_6
T_1_10_input_2_4
T_1_10_wire_logic_cluster/lc_4/in_2

T_2_10_wire_logic_cluster/lc_6/out
T_0_10_span12_horz_0
T_5_10_lc_trk_g1_3
T_5_10_wire_logic_cluster/lc_6/in_0

T_2_10_wire_logic_cluster/lc_6/out
T_2_9_sp4_v_t_44
T_1_13_lc_trk_g2_1
T_1_13_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.mult1_un131_sum
T_7_11_wire_logic_cluster/lc_2/out
T_7_7_sp4_v_t_41
T_6_9_lc_trk_g1_4
T_6_9_wire_logic_cluster/lc_4/in_3

T_7_11_wire_logic_cluster/lc_2/out
T_2_11_sp12_h_l_0
T_1_0_span12_vert_20
T_1_10_lc_trk_g2_3
T_1_10_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un131_sum_axb_8
T_2_10_wire_logic_cluster/lc_5/out
T_1_10_lc_trk_g2_5
T_1_10_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.mult1_un131_sum_cry_2
Net : POWERLED.mult1_un131_sum_cry_3
Net : POWERLED.mult1_un131_sum_cry_3_s
T_1_10_wire_logic_cluster/lc_1/out
T_1_9_lc_trk_g0_1
T_1_9_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un131_sum_cry_4
Net : POWERLED.mult1_un131_sum_cry_4_s
T_1_10_wire_logic_cluster/lc_2/out
T_1_9_lc_trk_g1_2
T_1_9_input_2_3
T_1_9_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un131_sum_cry_5
Net : POWERLED.mult1_un131_sum_cry_5_s
T_1_10_wire_logic_cluster/lc_3/out
T_1_9_lc_trk_g0_3
T_1_9_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un131_sum_cry_6
Net : POWERLED.mult1_un131_sum_cry_6_s
T_1_10_wire_logic_cluster/lc_4/out
T_1_9_lc_trk_g1_4
T_1_9_input_2_5
T_1_9_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un131_sum_cry_7
T_1_10_wire_logic_cluster/lc_5/cout
T_1_10_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un131_sum_i
T_6_9_wire_logic_cluster/lc_4/out
T_0_9_span12_horz_4
T_1_9_lc_trk_g0_7
T_1_9_input_2_1
T_1_9_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un131_sum_i_0_8
T_1_9_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g3_7
T_1_9_wire_logic_cluster/lc_1/in_1

T_1_9_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g3_7
T_1_9_input_2_2
T_1_9_wire_logic_cluster/lc_2/in_2

T_1_9_wire_logic_cluster/lc_7/out
T_1_9_lc_trk_g3_7
T_1_9_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un131_sum_i_8
T_4_9_wire_logic_cluster/lc_5/out
T_4_9_lc_trk_g0_5
T_4_9_input_2_5
T_4_9_wire_logic_cluster/lc_5/in_2

T_4_9_wire_logic_cluster/lc_5/out
T_3_9_sp4_h_l_2
T_2_9_sp4_v_t_39
T_2_13_lc_trk_g0_2
T_2_13_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.mult1_un131_sum_s_8
T_1_10_wire_logic_cluster/lc_6/out
T_1_10_lc_trk_g1_6
T_1_10_wire_logic_cluster/lc_5/in_0

T_1_10_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g0_6
T_1_9_wire_logic_cluster/lc_7/in_3

T_1_10_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g0_6
T_1_9_wire_logic_cluster/lc_3/in_1

T_1_10_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g0_6
T_1_9_input_2_4
T_1_9_wire_logic_cluster/lc_4/in_2

T_1_10_wire_logic_cluster/lc_6/out
T_1_9_sp4_v_t_44
T_2_9_sp4_h_l_9
T_4_9_lc_trk_g3_4
T_4_9_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.mult1_un138_sum
T_7_11_wire_logic_cluster/lc_1/out
T_7_8_sp4_v_t_42
T_7_9_lc_trk_g2_2
T_7_9_wire_logic_cluster/lc_7/in_3

T_7_11_wire_logic_cluster/lc_1/out
T_6_11_sp4_h_l_10
T_2_11_sp4_h_l_10
T_1_7_sp4_v_t_47
T_1_9_lc_trk_g3_2
T_1_9_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un138_sum_axb_8
T_1_10_wire_logic_cluster/lc_5/out
T_1_9_lc_trk_g1_5
T_1_9_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un138_sum_cry_2
Net : POWERLED.mult1_un138_sum_cry_3
Net : POWERLED.mult1_un138_sum_cry_3_s
T_1_9_wire_logic_cluster/lc_1/out
T_2_9_sp4_h_l_2
T_5_5_sp4_v_t_39
T_5_8_lc_trk_g0_7
T_5_8_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.un79_clk_100khzlto15_3
T_6_13_wire_logic_cluster/lc_5/out
T_6_13_lc_trk_g2_5
T_6_13_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.mult1_un138_sum_cry_4
Net : POWERLED.mult1_un138_sum_cry_4_s
T_1_9_wire_logic_cluster/lc_2/out
T_2_9_sp4_h_l_4
T_5_5_sp4_v_t_47
T_5_8_lc_trk_g1_7
T_5_8_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.mult1_un138_sum_cry_5
Net : POWERLED.mult1_un138_sum_cry_5_s
T_1_9_wire_logic_cluster/lc_3/out
T_2_9_sp4_h_l_6
T_5_5_sp4_v_t_43
T_5_8_lc_trk_g1_3
T_5_8_input_2_4
T_5_8_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un138_sum_cry_6
Net : POWERLED.mult1_un138_sum_cry_6_s
T_1_9_wire_logic_cluster/lc_4/out
T_2_9_sp4_h_l_8
T_5_5_sp4_v_t_45
T_5_8_lc_trk_g0_5
T_5_8_input_2_5
T_5_8_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED_un1_dutycycle_172_m0_0
T_12_8_wire_logic_cluster/lc_2/out
T_12_7_lc_trk_g0_2
T_12_7_wire_logic_cluster/lc_3/in_1

T_12_8_wire_logic_cluster/lc_2/out
T_12_7_sp4_v_t_36
T_9_7_sp4_h_l_1
T_8_7_lc_trk_g0_1
T_8_7_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED_un1_dutycycle_172_m1
T_7_6_wire_logic_cluster/lc_2/out
T_7_6_lc_trk_g0_2
T_7_6_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.mult1_un138_sum_cry_7
T_1_9_wire_logic_cluster/lc_5/cout
T_1_9_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un138_sum_i
T_7_9_wire_logic_cluster/lc_7/out
T_7_8_sp4_v_t_46
T_4_8_sp4_h_l_11
T_5_8_lc_trk_g2_3
T_5_8_input_2_1
T_5_8_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un138_sum_i_0_8
T_5_8_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g3_7
T_5_8_wire_logic_cluster/lc_1/in_1

T_5_8_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g3_7
T_5_8_input_2_2
T_5_8_wire_logic_cluster/lc_2/in_2

T_5_8_wire_logic_cluster/lc_7/out
T_5_8_lc_trk_g3_7
T_5_8_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un138_sum_i_8
T_4_9_wire_logic_cluster/lc_4/out
T_4_8_sp4_v_t_40
T_4_9_lc_trk_g2_0
T_4_9_input_2_4
T_4_9_wire_logic_cluster/lc_4/in_2

T_4_9_wire_logic_cluster/lc_4/out
T_4_1_sp12_v_t_23
T_4_13_lc_trk_g2_0
T_4_13_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.mult1_un138_sum_s_8
T_1_9_wire_logic_cluster/lc_6/out
T_1_9_lc_trk_g1_6
T_1_9_wire_logic_cluster/lc_5/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_0_9_span12_horz_3
T_3_9_sp4_h_l_5
T_4_9_lc_trk_g2_5
T_4_9_wire_logic_cluster/lc_4/in_3

T_1_9_wire_logic_cluster/lc_6/out
T_0_9_span12_horz_3
T_3_9_sp4_h_l_5
T_6_5_sp4_v_t_46
T_5_8_lc_trk_g3_6
T_5_8_wire_logic_cluster/lc_7/in_0

T_1_9_wire_logic_cluster/lc_6/out
T_0_9_span12_horz_3
T_3_9_sp4_h_l_5
T_6_5_sp4_v_t_46
T_5_8_lc_trk_g3_6
T_5_8_input_2_3
T_5_8_wire_logic_cluster/lc_3/in_2

T_1_9_wire_logic_cluster/lc_6/out
T_0_9_span12_horz_3
T_3_9_sp4_h_l_5
T_6_5_sp4_v_t_46
T_5_8_lc_trk_g3_6
T_5_8_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un145_sum_axb_8
T_1_9_wire_logic_cluster/lc_5/out
T_2_9_sp4_h_l_10
T_5_5_sp4_v_t_41
T_5_8_lc_trk_g1_1
T_5_8_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un145_sum_cry_2
Net : POWERLED.mult1_un145_sum_cry_3
Net : POWERLED.mult1_un145_sum_cry_3_s
T_5_8_wire_logic_cluster/lc_1/out
T_5_8_sp4_h_l_7
T_8_4_sp4_v_t_42
T_8_0_span4_vert_42
T_7_3_lc_trk_g3_2
T_7_3_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un145_sum_cry_4
Net : POWERLED.mult1_un145_sum_cry_4_s
T_5_8_wire_logic_cluster/lc_2/out
T_5_8_sp4_h_l_9
T_8_4_sp4_v_t_44
T_8_0_span4_vert_44
T_7_3_lc_trk_g3_4
T_7_3_input_2_3
T_7_3_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un145_sum_cry_5
Net : POWERLED.mult1_un145_sum_cry_5_s
T_5_8_wire_logic_cluster/lc_3/out
T_5_8_sp4_h_l_11
T_8_4_sp4_v_t_46
T_8_0_span4_vert_39
T_7_3_lc_trk_g2_7
T_7_3_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un145_sum_cry_6
Net : POWERLED.mult1_un145_sum_cry_6_s
T_5_8_wire_logic_cluster/lc_4/out
T_4_8_sp4_h_l_0
T_7_4_sp4_v_t_43
T_7_0_span4_vert_43
T_7_3_lc_trk_g0_3
T_7_3_input_2_5
T_7_3_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un145_sum_cry_7
T_5_8_wire_logic_cluster/lc_5/cout
T_5_8_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un145_sum_i
T_7_8_wire_logic_cluster/lc_5/out
T_7_4_sp4_v_t_47
T_7_0_span4_vert_36
T_7_3_lc_trk_g1_4
T_7_3_input_2_1
T_7_3_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un145_sum_i_0_8
T_7_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g3_7
T_7_3_wire_logic_cluster/lc_1/in_1

T_7_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g3_7
T_7_3_input_2_2
T_7_3_wire_logic_cluster/lc_2/in_2

T_7_3_wire_logic_cluster/lc_7/out
T_7_3_lc_trk_g3_7
T_7_3_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un145_sum_i_8
T_6_9_wire_logic_cluster/lc_1/out
T_7_9_sp4_h_l_2
T_3_9_sp4_h_l_10
T_4_9_lc_trk_g2_2
T_4_9_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.mult1_un145_sum_s_8
T_5_8_wire_logic_cluster/lc_6/out
T_5_8_lc_trk_g1_6
T_5_8_wire_logic_cluster/lc_5/in_0

T_5_8_wire_logic_cluster/lc_6/out
T_6_9_lc_trk_g2_6
T_6_9_wire_logic_cluster/lc_1/in_3

T_5_8_wire_logic_cluster/lc_6/out
T_0_8_span12_horz_11
T_7_0_span12_vert_15
T_7_3_lc_trk_g3_3
T_7_3_wire_logic_cluster/lc_7/in_3

T_5_8_wire_logic_cluster/lc_6/out
T_0_8_span12_horz_11
T_7_0_span12_vert_15
T_7_3_lc_trk_g3_3
T_7_3_wire_logic_cluster/lc_3/in_1

T_5_8_wire_logic_cluster/lc_6/out
T_0_8_span12_horz_11
T_7_0_span12_vert_15
T_7_3_lc_trk_g3_3
T_7_3_input_2_4
T_7_3_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un152_sum_axb_8
T_5_8_wire_logic_cluster/lc_5/out
T_5_7_sp4_v_t_42
T_5_3_sp4_v_t_42
T_6_3_sp4_h_l_0
T_7_3_lc_trk_g3_0
T_7_3_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.mult1_un152_sum_cry_2
Net : POWERLED.mult1_un152_sum_cry_3
Net : POWERLED.mult1_un152_sum_cry_3_s
T_7_3_wire_logic_cluster/lc_1/out
T_7_0_span12_vert_22
T_7_7_lc_trk_g3_2
T_7_7_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un152_sum_cry_4
Net : POWERLED.mult1_un152_sum_cry_4_s
T_7_3_wire_logic_cluster/lc_2/out
T_7_0_span4_vert_28
T_7_3_sp4_v_t_42
T_7_7_lc_trk_g0_7
T_7_7_input_2_3
T_7_7_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un152_sum_cry_5
Net : POWERLED.mult1_un152_sum_cry_5_s
T_7_3_wire_logic_cluster/lc_3/out
T_7_2_sp12_v_t_22
T_7_7_lc_trk_g3_6
T_7_7_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un152_sum_cry_6
Net : POWERLED.mult1_un152_sum_cry_6_s
T_7_3_wire_logic_cluster/lc_4/out
T_8_1_sp4_v_t_36
T_8_5_sp4_v_t_41
T_7_7_lc_trk_g1_4
T_7_7_input_2_5
T_7_7_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un152_sum_cry_7
T_7_3_wire_logic_cluster/lc_5/cout
T_7_3_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un152_sum_i
T_7_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g2_7
T_7_7_input_2_1
T_7_7_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un152_sum_i_0_8
T_6_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g1_7
T_7_7_wire_logic_cluster/lc_1/in_1

T_6_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g1_7
T_7_7_input_2_2
T_7_7_wire_logic_cluster/lc_2/in_2

T_6_7_wire_logic_cluster/lc_7/out
T_7_7_lc_trk_g1_7
T_7_7_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un152_sum_i_8
T_4_9_wire_logic_cluster/lc_2/out
T_4_9_lc_trk_g0_2
T_4_9_input_2_2
T_4_9_wire_logic_cluster/lc_2/in_2

T_4_9_wire_logic_cluster/lc_2/out
T_4_7_sp12_v_t_23
T_4_13_lc_trk_g3_4
T_4_13_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un152_sum_s_8
T_7_3_wire_logic_cluster/lc_6/out
T_7_3_lc_trk_g1_6
T_7_3_wire_logic_cluster/lc_5/in_0

T_7_3_wire_logic_cluster/lc_6/out
T_7_2_sp4_v_t_44
T_7_6_sp4_v_t_37
T_7_7_lc_trk_g3_5
T_7_7_wire_logic_cluster/lc_3/in_1

T_7_3_wire_logic_cluster/lc_6/out
T_7_2_sp4_v_t_44
T_7_6_sp4_v_t_37
T_7_7_lc_trk_g3_5
T_7_7_input_2_4
T_7_7_wire_logic_cluster/lc_4/in_2

T_7_3_wire_logic_cluster/lc_6/out
T_7_2_sp4_v_t_44
T_7_6_sp4_v_t_37
T_6_7_lc_trk_g2_5
T_6_7_wire_logic_cluster/lc_7/in_0

T_7_3_wire_logic_cluster/lc_6/out
T_6_3_sp4_h_l_4
T_5_3_sp4_v_t_47
T_5_7_sp4_v_t_43
T_4_9_lc_trk_g1_6
T_4_9_wire_logic_cluster/lc_2/in_3

End 

Net : POWERLED.mult1_un159_sum_axb_7
T_7_3_wire_logic_cluster/lc_5/out
T_7_0_span12_vert_14
T_7_7_lc_trk_g2_2
T_7_7_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un159_sum_cry_1
Net : POWERLED.mult1_un159_sum_cry_2
Net : POWERLED.mult1_un159_sum_cry_2_s
T_7_7_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g2_1
T_6_7_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un159_sum_cry_3
Net : POWERLED.mult1_un159_sum_cry_3_s
T_7_7_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g3_2
T_6_7_input_2_3
T_6_7_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un159_sum_cry_4
Net : POWERLED.mult1_un159_sum_cry_4_s
T_7_7_wire_logic_cluster/lc_3/out
T_6_7_lc_trk_g2_3
T_6_7_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un159_sum_cry_5
Net : POWERLED.mult1_un159_sum_cry_5_s
T_7_7_wire_logic_cluster/lc_4/out
T_6_7_lc_trk_g3_4
T_6_7_input_2_5
T_6_7_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un159_sum_cry_6
T_7_7_wire_logic_cluster/lc_5/cout
T_7_7_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un159_sum_i
T_6_6_wire_logic_cluster/lc_2/out
T_6_7_lc_trk_g1_2
T_6_7_input_2_1
T_6_7_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un159_sum_i_8
T_4_9_wire_logic_cluster/lc_1/out
T_4_9_lc_trk_g0_1
T_4_9_input_2_1
T_4_9_wire_logic_cluster/lc_1/in_2

T_4_9_wire_logic_cluster/lc_1/out
T_4_7_sp4_v_t_47
T_4_11_sp4_v_t_43
T_4_14_lc_trk_g0_3
T_4_14_wire_logic_cluster/lc_0/in_3

End 

Net : VCCIN_PWRGD.un10_outputZ0Z_1_cascade_
T_12_6_wire_logic_cluster/lc_3/ltout
T_12_6_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un159_sum_s_7
T_7_7_wire_logic_cluster/lc_6/out
T_7_7_lc_trk_g1_6
T_7_7_wire_logic_cluster/lc_5/in_0

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g2_6
T_6_7_wire_logic_cluster/lc_1/in_3

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g2_6
T_6_7_wire_logic_cluster/lc_3/in_1

T_7_7_wire_logic_cluster/lc_6/out
T_6_7_lc_trk_g2_6
T_6_7_input_2_4
T_6_7_wire_logic_cluster/lc_4/in_2

T_7_7_wire_logic_cluster/lc_6/out
T_5_7_sp4_h_l_9
T_4_7_sp4_v_t_38
T_4_9_lc_trk_g3_3
T_4_9_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.mult1_un166_sum_axb_6
T_7_7_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g3_5
T_6_7_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un166_sum_cry_5
T_6_7_wire_logic_cluster/lc_5/cout
T_6_7_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un166_sum_i_8
T_6_7_wire_logic_cluster/lc_6/out
T_6_7_sp4_h_l_1
T_5_7_sp4_v_t_36
T_4_9_lc_trk_g1_1
T_4_9_input_2_0
T_4_9_wire_logic_cluster/lc_0/in_2

End 

Net : VPP_VDDQ.N_664_cascade_
T_7_1_wire_logic_cluster/lc_2/ltout
T_7_1_wire_logic_cluster/lc_3/in_2

End 

Net : G_11_i_2
T_7_6_wire_logic_cluster/lc_7/out
T_8_7_lc_trk_g2_7
T_8_7_wire_logic_cluster/lc_3/in_0

End 

Net : G_11_i_a10_0_1
T_8_7_wire_logic_cluster/lc_1/out
T_8_7_lc_trk_g3_1
T_8_7_wire_logic_cluster/lc_5/in_1

End 

Net : G_11_i_a10_0_1_cascade_
T_8_7_wire_logic_cluster/lc_1/ltout
T_8_7_wire_logic_cluster/lc_2/in_2

End 

Net : G_11_i_a10_2_1_cascade_
T_9_7_wire_logic_cluster/lc_2/ltout
T_9_7_wire_logic_cluster/lc_3/in_2

End 

Net : G_2161
T_6_7_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g3_1
T_6_7_wire_logic_cluster/lc_1/in_1

T_6_7_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g3_1
T_6_7_input_2_2
T_6_7_wire_logic_cluster/lc_2/in_2

T_6_7_wire_logic_cluster/lc_1/out
T_6_7_lc_trk_g3_1
T_6_7_wire_logic_cluster/lc_5/in_1

End 

Net : N_16_0
T_8_8_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g1_6
T_8_7_wire_logic_cluster/lc_1/in_0

T_8_8_wire_logic_cluster/lc_6/out
T_8_7_lc_trk_g1_6
T_8_7_input_2_7
T_8_7_wire_logic_cluster/lc_7/in_2

End 

Net : N_247
T_11_5_wire_logic_cluster/lc_7/out
T_11_0_span12_vert_22
T_11_7_lc_trk_g3_2
T_11_7_wire_logic_cluster/lc_1/in_0

T_11_5_wire_logic_cluster/lc_7/out
T_11_0_span12_vert_22
T_11_7_lc_trk_g3_2
T_11_7_wire_logic_cluster/lc_6/in_1

T_11_5_wire_logic_cluster/lc_7/out
T_9_5_sp12_h_l_1
T_9_5_lc_trk_g1_2
T_9_5_input_2_5
T_9_5_wire_logic_cluster/lc_5/in_2

T_11_5_wire_logic_cluster/lc_7/out
T_9_5_sp12_h_l_1
T_8_5_lc_trk_g0_1
T_8_5_wire_logic_cluster/lc_0/in_1

T_11_5_wire_logic_cluster/lc_7/out
T_9_5_sp12_h_l_1
T_8_5_lc_trk_g0_1
T_8_5_wire_logic_cluster/lc_4/in_1

T_11_5_wire_logic_cluster/lc_7/out
T_11_4_sp4_v_t_46
T_8_4_sp4_h_l_11
T_9_4_lc_trk_g3_3
T_9_4_input_2_0
T_9_4_wire_logic_cluster/lc_0/in_2

T_11_5_wire_logic_cluster/lc_7/out
T_10_5_sp4_h_l_6
T_9_1_sp4_v_t_46
T_9_3_lc_trk_g2_3
T_9_3_input_2_3
T_9_3_wire_logic_cluster/lc_3/in_2

T_11_5_wire_logic_cluster/lc_7/out
T_11_4_sp4_v_t_46
T_11_8_sp4_v_t_46
T_11_11_lc_trk_g0_6
T_11_11_wire_logic_cluster/lc_5/in_1

T_11_5_wire_logic_cluster/lc_7/out
T_11_4_sp4_v_t_46
T_11_8_sp4_v_t_46
T_11_11_lc_trk_g0_6
T_11_11_wire_logic_cluster/lc_4/in_0

End 

Net : N_50
T_7_7_wire_logic_cluster/lc_0/out
T_7_7_sp4_h_l_5
T_9_7_lc_trk_g2_0
T_9_7_input_2_4
T_9_7_wire_logic_cluster/lc_4/in_2

T_7_7_wire_logic_cluster/lc_0/out
T_7_7_sp4_h_l_5
T_9_7_lc_trk_g2_0
T_9_7_wire_logic_cluster/lc_6/in_0

End 

Net : N_7
T_9_7_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g0_5
T_9_7_wire_logic_cluster/lc_4/in_1

End 

Net : N_7_cascade_
T_9_7_wire_logic_cluster/lc_5/ltout
T_9_7_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.count_2Z0Z_12_cascade_
T_4_3_wire_logic_cluster/lc_2/ltout
T_4_3_wire_logic_cluster/lc_3/in_2

End 

Net : N_8_3
T_8_7_wire_logic_cluster/lc_4/out
T_8_7_lc_trk_g1_4
T_8_7_wire_logic_cluster/lc_2/in_3

End 

Net : N_8_3_cascade_
T_8_7_wire_logic_cluster/lc_4/ltout
T_8_7_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.count_2Z0Z_15
T_5_1_wire_logic_cluster/lc_6/out
T_5_0_span4_vert_28
T_5_3_lc_trk_g1_4
T_5_3_wire_logic_cluster/lc_6/in_1

T_5_1_wire_logic_cluster/lc_6/out
T_5_0_span4_vert_28
T_4_3_lc_trk_g1_4
T_4_3_wire_logic_cluster/lc_3/in_0

End 

Net : N_9_2_cascade_
T_8_7_wire_logic_cluster/lc_2/ltout
T_8_7_wire_logic_cluster/lc_3/in_2

End 

Net : VPP_VDDQ.count_2Z0Z_2_cascade_
T_5_1_wire_logic_cluster/lc_2/ltout
T_5_1_wire_logic_cluster/lc_3/in_2

End 

Net : PCH_PWRGD.N_2226_i_cascade_
T_2_5_wire_logic_cluster/lc_1/ltout
T_2_5_wire_logic_cluster/lc_2/in_2

End 

Net : PCH_PWRGD.countZ0Z_11_cascade_
T_2_4_wire_logic_cluster/lc_5/ltout
T_2_4_wire_logic_cluster/lc_6/in_2

End 

Net : PCH_PWRGD.countZ0Z_15
T_1_8_wire_logic_cluster/lc_3/out
T_1_7_lc_trk_g0_3
T_1_7_wire_logic_cluster/lc_6/in_1

End 

Net : PCH_PWRGD.count_1_i_a2_3_0_cascade_
T_2_4_wire_logic_cluster/lc_6/ltout
T_2_4_wire_logic_cluster/lc_7/in_2

End 

Net : PCH_PWRGD.count_1_i_a2_4_0
T_1_4_wire_logic_cluster/lc_0/out
T_2_4_lc_trk_g1_0
T_2_4_wire_logic_cluster/lc_7/in_0

End 

Net : PCH_PWRGD.count_1_i_a2_5_0
T_2_4_wire_logic_cluster/lc_2/out
T_2_4_lc_trk_g2_2
T_2_4_wire_logic_cluster/lc_7/in_1

End 

Net : PCH_PWRGD.count_rst_10
T_1_5_wire_logic_cluster/lc_3/out
T_1_5_lc_trk_g1_3
T_1_5_wire_logic_cluster/lc_6/in_0

End 

Net : PCH_PWRGD.count_rst_14
T_2_5_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_wire_logic_cluster/lc_7/in_0

End 

Net : PCH_PWRGD.count_rst_3
T_1_4_wire_logic_cluster/lc_7/out
T_2_4_lc_trk_g1_7
T_2_4_wire_logic_cluster/lc_5/in_1

End 

Net : PCH_PWRGD.count_rst_5
T_1_4_wire_logic_cluster/lc_1/out
T_1_4_lc_trk_g2_1
T_1_4_wire_logic_cluster/lc_0/in_1

End 

Net : PCH_PWRGD.count_rst_7
T_2_4_wire_logic_cluster/lc_1/out
T_2_4_lc_trk_g3_1
T_2_4_wire_logic_cluster/lc_4/in_0

End 

Net : PCH_PWRGD.count_rst_7_cascade_
T_2_4_wire_logic_cluster/lc_1/ltout
T_2_4_wire_logic_cluster/lc_2/in_2

End 

Net : VPP_VDDQ.count_2_0_15
T_5_1_wire_logic_cluster/lc_4/out
T_5_1_lc_trk_g1_4
T_5_1_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.N_10_1
T_8_7_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.N_11
T_1_14_wire_logic_cluster/lc_4/out
T_1_14_lc_trk_g0_4
T_1_14_wire_logic_cluster/lc_1/in_3

End 

Net : POWERLED.N_12
T_1_13_wire_logic_cluster/lc_7/out
T_1_14_lc_trk_g1_7
T_1_14_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.N_12_3_0
T_9_7_wire_logic_cluster/lc_1/out
T_9_7_lc_trk_g3_1
T_9_7_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.N_133
T_11_7_wire_logic_cluster/lc_5/out
T_9_7_sp4_h_l_7
T_9_7_lc_trk_g0_2
T_9_7_wire_logic_cluster/lc_7/in_1

T_11_7_wire_logic_cluster/lc_5/out
T_9_7_sp4_h_l_7
T_8_7_lc_trk_g0_7
T_8_7_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.N_2361_0_cascade_
T_12_7_wire_logic_cluster/lc_2/ltout
T_12_7_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.N_2363_0
T_9_7_wire_logic_cluster/lc_0/out
T_10_5_sp4_v_t_44
T_9_7_lc_trk_g2_1
T_9_7_wire_logic_cluster/lc_6/in_3

T_9_7_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g3_0
T_8_7_wire_logic_cluster/lc_7/in_0

End 

Net : VPP_VDDQ.count_2_1_1
T_6_3_wire_logic_cluster/lc_1/out
T_6_3_lc_trk_g3_1
T_6_3_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.N_2363_0_cascade_
T_9_7_wire_logic_cluster/lc_0/ltout
T_9_7_wire_logic_cluster/lc_1/in_2

End 

Net : VPP_VDDQ.count_2_1_11_cascade_
T_6_3_wire_logic_cluster/lc_6/ltout
T_6_3_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.N_251
T_12_8_wire_logic_cluster/lc_7/out
T_12_9_lc_trk_g0_7
T_12_9_wire_logic_cluster/lc_0/in_1

T_12_8_wire_logic_cluster/lc_7/out
T_12_9_lc_trk_g0_7
T_12_9_wire_logic_cluster/lc_3/in_0

T_12_8_wire_logic_cluster/lc_7/out
T_12_3_sp12_v_t_22
T_12_11_lc_trk_g3_1
T_12_11_input_2_0
T_12_11_wire_logic_cluster/lc_0/in_2

T_12_8_wire_logic_cluster/lc_7/out
T_12_3_sp12_v_t_22
T_12_13_lc_trk_g3_5
T_12_13_wire_logic_cluster/lc_1/in_1

T_12_8_wire_logic_cluster/lc_7/out
T_12_3_sp12_v_t_22
T_12_10_sp4_v_t_38
T_11_12_lc_trk_g0_3
T_11_12_wire_logic_cluster/lc_0/in_1

T_12_8_wire_logic_cluster/lc_7/out
T_12_3_sp12_v_t_22
T_12_10_sp4_v_t_38
T_11_12_lc_trk_g0_3
T_11_12_wire_logic_cluster/lc_6/in_3

T_12_8_wire_logic_cluster/lc_7/out
T_12_3_sp12_v_t_22
T_12_10_sp4_v_t_38
T_11_13_lc_trk_g2_6
T_11_13_wire_logic_cluster/lc_3/in_3

T_12_8_wire_logic_cluster/lc_7/out
T_11_8_sp4_h_l_6
T_10_8_sp4_v_t_43
T_10_4_sp4_v_t_39
T_9_5_lc_trk_g2_7
T_9_5_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.N_423_0_cascade_
T_9_2_wire_logic_cluster/lc_3/ltout
T_9_2_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.N_435_cascade_
T_9_4_wire_logic_cluster/lc_6/ltout
T_9_4_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.N_449
T_7_10_wire_logic_cluster/lc_3/out
T_8_9_lc_trk_g2_3
T_8_9_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.N_4841_i
T_4_9_wire_logic_cluster/lc_7/out
T_4_9_lc_trk_g3_7
T_4_9_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.N_4842_i
T_4_9_wire_logic_cluster/lc_0/out
T_4_9_lc_trk_g3_0
T_4_9_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.N_4849_i
T_4_10_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g3_1
T_4_10_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.N_4851_i
T_4_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g1_5
T_4_10_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ.count_2_1_6
T_6_2_wire_logic_cluster/lc_4/out
T_6_2_lc_trk_g3_4
T_6_2_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.N_4855_i
T_4_10_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g3_6
T_4_10_wire_logic_cluster/lc_6/in_1

End 

Net : VPP_VDDQ.count_2_1_7
T_5_4_wire_logic_cluster/lc_2/out
T_5_4_lc_trk_g1_2
T_5_4_wire_logic_cluster/lc_1/in_0

End 

Net : POWERLED.N_4856_i
T_4_10_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g1_7
T_4_10_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.N_490
T_11_7_wire_logic_cluster/lc_7/out
T_11_7_lc_trk_g2_7
T_11_7_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.N_506_cascade_
T_11_12_wire_logic_cluster/lc_0/ltout
T_11_12_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.N_508
T_11_12_wire_logic_cluster/lc_5/out
T_3_12_sp12_h_l_1
T_8_12_lc_trk_g0_5
T_8_12_wire_logic_cluster/lc_6/in_1

End 

Net : VPP_VDDQ.count_2_RNIZ0Z_1_cascade_
T_6_3_wire_logic_cluster/lc_0/ltout
T_6_3_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.N_512_cascade_
T_11_12_wire_logic_cluster/lc_6/ltout
T_11_12_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.N_514_cascade_
T_11_12_wire_logic_cluster/lc_3/ltout
T_11_12_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.N_518_cascade_
T_11_13_wire_logic_cluster/lc_3/ltout
T_11_13_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un75_sum_cry_2
Net : POWERLED.mult1_un75_sum_cry_3
Net : POWERLED.mult1_un75_sum_cry_3_s
T_6_10_wire_logic_cluster/lc_1/out
T_5_11_lc_trk_g0_1
T_5_11_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un75_sum_cry_4
Net : POWERLED.mult1_un75_sum_cry_4_s
T_6_10_wire_logic_cluster/lc_2/out
T_5_11_lc_trk_g1_2
T_5_11_input_2_3
T_5_11_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un75_sum_cry_5
Net : POWERLED.mult1_un75_sum_cry_5_s
T_6_10_wire_logic_cluster/lc_3/out
T_5_11_lc_trk_g0_3
T_5_11_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un75_sum_cry_6
Net : POWERLED.mult1_un75_sum_cry_6_s
T_6_10_wire_logic_cluster/lc_4/out
T_5_11_lc_trk_g1_4
T_5_11_input_2_5
T_5_11_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.N_520_cascade_
T_11_13_wire_logic_cluster/lc_5/ltout
T_11_13_wire_logic_cluster/lc_6/in_2

End 

Net : VPP_VDDQ.m4_0_0_cascade_
T_7_1_wire_logic_cluster/lc_3/ltout
T_7_1_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un75_sum_i
T_5_10_wire_logic_cluster/lc_1/out
T_5_8_sp4_v_t_47
T_5_11_lc_trk_g0_7
T_5_11_input_2_1
T_5_11_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un75_sum_i_0_8
T_5_11_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g3_7
T_5_11_wire_logic_cluster/lc_1/in_1

T_5_11_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g3_7
T_5_11_input_2_2
T_5_11_wire_logic_cluster/lc_2/in_2

T_5_11_wire_logic_cluster/lc_7/out
T_5_11_lc_trk_g3_7
T_5_11_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.N_523
T_12_9_wire_logic_cluster/lc_7/out
T_12_9_lc_trk_g1_7
T_12_9_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un75_sum_s_8
T_6_10_wire_logic_cluster/lc_6/out
T_6_10_lc_trk_g3_6
T_6_10_wire_logic_cluster/lc_5/in_0

T_6_10_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g0_6
T_5_11_wire_logic_cluster/lc_7/in_3

T_6_10_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g0_6
T_5_11_wire_logic_cluster/lc_3/in_1

T_6_10_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g0_6
T_5_11_input_2_4
T_5_11_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.N_524
T_12_13_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g2_1
T_11_13_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un82_sum
T_7_12_wire_logic_cluster/lc_1/out
T_7_12_sp4_h_l_7
T_6_8_sp4_v_t_42
T_5_11_lc_trk_g3_2
T_5_11_wire_logic_cluster/lc_0/in_1

T_7_12_wire_logic_cluster/lc_1/out
T_7_12_sp4_h_l_7
T_6_8_sp4_v_t_42
T_5_10_lc_trk_g1_7
T_5_10_wire_logic_cluster/lc_3/in_3

End 

Net : POWERLED.mult1_un82_sum_axb_8
T_6_10_wire_logic_cluster/lc_5/out
T_5_11_lc_trk_g1_5
T_5_11_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un82_sum_cry_2
Net : POWERLED.mult1_un82_sum_cry_3
Net : POWERLED.mult1_un82_sum_cry_3_s
T_5_11_wire_logic_cluster/lc_1/out
T_5_12_lc_trk_g0_1
T_5_12_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un82_sum_cry_4
Net : POWERLED.mult1_un82_sum_cry_4_s
T_5_11_wire_logic_cluster/lc_2/out
T_5_12_lc_trk_g1_2
T_5_12_input_2_3
T_5_12_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un82_sum_cry_5
Net : POWERLED.mult1_un82_sum_cry_5_s
T_5_11_wire_logic_cluster/lc_3/out
T_5_12_lc_trk_g0_3
T_5_12_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un82_sum_cry_6
Net : POWERLED.mult1_un82_sum_cry_6_s
T_5_11_wire_logic_cluster/lc_4/out
T_5_12_lc_trk_g1_4
T_5_12_input_2_5
T_5_12_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un82_sum_cry_7
T_5_11_wire_logic_cluster/lc_5/cout
T_5_11_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un82_sum_i
T_5_10_wire_logic_cluster/lc_3/out
T_5_9_sp12_v_t_22
T_5_12_lc_trk_g3_2
T_5_12_input_2_1
T_5_12_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un82_sum_i_0_8
T_5_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g3_7
T_5_12_wire_logic_cluster/lc_1/in_1

T_5_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g3_7
T_5_12_input_2_2
T_5_12_wire_logic_cluster/lc_2/in_2

T_5_12_wire_logic_cluster/lc_7/out
T_5_12_lc_trk_g3_7
T_5_12_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.mult1_un82_sum_i_8
T_4_10_wire_logic_cluster/lc_4/out
T_4_10_lc_trk_g2_4
T_4_10_input_2_4
T_4_10_wire_logic_cluster/lc_4/in_2

T_4_10_wire_logic_cluster/lc_4/out
T_3_10_sp4_h_l_0
T_6_10_sp4_v_t_37
T_6_13_lc_trk_g0_5
T_6_13_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un82_sum_s_8
T_5_11_wire_logic_cluster/lc_6/out
T_5_11_lc_trk_g1_6
T_5_11_wire_logic_cluster/lc_5/in_0

T_5_11_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g0_6
T_5_12_wire_logic_cluster/lc_7/in_3

T_5_11_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g0_6
T_5_12_wire_logic_cluster/lc_3/in_1

T_5_11_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g0_6
T_5_12_input_2_4
T_5_12_wire_logic_cluster/lc_4/in_2

T_5_11_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_4/in_0

End 

Net : POWERLED.mult1_un89_sum
T_7_12_wire_logic_cluster/lc_0/out
T_6_12_sp4_h_l_8
T_5_12_lc_trk_g1_0
T_5_12_wire_logic_cluster/lc_0/in_1

T_7_12_wire_logic_cluster/lc_0/out
T_6_12_sp4_h_l_8
T_5_8_sp4_v_t_36
T_5_10_lc_trk_g2_1
T_5_10_wire_logic_cluster/lc_4/in_3

End 

Net : POWERLED.mult1_un89_sum_axb_8
T_5_11_wire_logic_cluster/lc_5/out
T_5_12_lc_trk_g1_5
T_5_12_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un89_sum_cry_2
Net : POWERLED.mult1_un89_sum_cry_3
Net : POWERLED.mult1_un89_sum_cry_3_s
T_5_12_wire_logic_cluster/lc_1/out
T_0_12_span12_horz_1
T_2_12_lc_trk_g0_5
T_2_12_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un89_sum_cry_4
Net : VPP_VDDQ.un1_count_2_1_cry_14_c_RNI2MQDZ0Z_0_cascade_
T_5_1_wire_logic_cluster/lc_5/ltout
T_5_1_wire_logic_cluster/lc_6/in_2

End 

Net : POWERLED.mult1_un89_sum_cry_4_s
T_5_12_wire_logic_cluster/lc_2/out
T_3_12_sp4_h_l_1
T_2_12_lc_trk_g1_1
T_2_12_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.mult1_un89_sum_cry_5
Net : POWERLED.mult1_un89_sum_cry_5_s
T_5_12_wire_logic_cluster/lc_3/out
T_3_12_sp4_h_l_3
T_2_12_lc_trk_g1_3
T_2_12_input_2_4
T_2_12_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.mult1_un89_sum_cry_6
Net : POWERLED.mult1_un89_sum_cry_6_s
T_5_12_wire_logic_cluster/lc_4/out
T_0_12_span12_horz_7
T_2_12_lc_trk_g0_3
T_2_12_input_2_5
T_2_12_wire_logic_cluster/lc_5/in_2

End 

Net : POWERLED.mult1_un89_sum_cry_7
T_5_12_wire_logic_cluster/lc_5/cout
T_5_12_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un89_sum_i
T_5_10_wire_logic_cluster/lc_4/out
T_5_8_sp4_v_t_37
T_2_12_sp4_h_l_5
T_2_12_lc_trk_g1_0
T_2_12_input_2_1
T_2_12_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un89_sum_i_0_8
T_2_12_wire_logic_cluster/lc_7/out
T_2_12_lc_trk_g3_7
T_2_12_wire_logic_cluster/lc_5/in_1

T_2_12_wire_logic_cluster/lc_7/out
T_2_12_lc_trk_g3_7
T_2_12_wire_logic_cluster/lc_1/in_1

T_2_12_wire_logic_cluster/lc_7/out
T_2_12_lc_trk_g3_7
T_2_12_input_2_2
T_2_12_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.mult1_un89_sum_i_8
T_4_11_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g0_3
T_4_10_input_2_3
T_4_10_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un89_sum_s_8
T_5_12_wire_logic_cluster/lc_6/out
T_5_12_lc_trk_g1_6
T_5_12_wire_logic_cluster/lc_5/in_0

T_5_12_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g2_6
T_4_11_wire_logic_cluster/lc_3/in_3

T_5_12_wire_logic_cluster/lc_6/out
T_3_12_sp4_h_l_9
T_2_12_lc_trk_g0_1
T_2_12_wire_logic_cluster/lc_7/in_0

T_5_12_wire_logic_cluster/lc_6/out
T_3_12_sp4_h_l_9
T_2_12_lc_trk_g0_1
T_2_12_input_2_3
T_2_12_wire_logic_cluster/lc_3/in_2

T_5_12_wire_logic_cluster/lc_6/out
T_3_12_sp4_h_l_9
T_2_12_lc_trk_g0_1
T_2_12_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un96_sum
T_7_11_wire_logic_cluster/lc_7/out
T_7_11_sp4_h_l_3
T_3_11_sp4_h_l_11
T_2_11_sp4_v_t_46
T_2_12_lc_trk_g3_6
T_2_12_wire_logic_cluster/lc_0/in_1

T_7_11_wire_logic_cluster/lc_7/out
T_7_11_sp4_h_l_3
T_3_11_sp4_h_l_11
T_2_11_sp4_v_t_46
T_1_13_lc_trk_g0_0
T_1_13_wire_logic_cluster/lc_1/in_1

End 

Net : POWERLED.mult1_un96_sum_axb_8
T_5_12_wire_logic_cluster/lc_5/out
T_3_12_sp4_h_l_7
T_2_12_lc_trk_g1_7
T_2_12_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.mult1_un96_sum_cry_2
Net : POWERLED.mult1_un96_sum_cry_3
Net : POWERLED.mult1_un96_sum_cry_3_s
T_2_12_wire_logic_cluster/lc_1/out
T_1_12_lc_trk_g2_1
T_1_12_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un96_sum_cry_4
Net : POWERLED.mult1_un96_sum_cry_4_s
T_2_12_wire_logic_cluster/lc_2/out
T_2_12_sp4_h_l_9
T_1_12_lc_trk_g0_1
T_1_12_input_2_3
T_1_12_wire_logic_cluster/lc_3/in_2

End 

Net : POWERLED.mult1_un96_sum_cry_5
Net : POWERLED.mult1_un96_sum_cry_5_s
T_2_12_wire_logic_cluster/lc_3/out
T_1_12_lc_trk_g2_3
T_1_12_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.mult1_un96_sum_cry_6
Net : VPP_VDDQ.un9_clk_100khz_0_cascade_
T_6_2_wire_logic_cluster/lc_2/ltout
T_6_2_wire_logic_cluster/lc_3/in_2

End 

Net : VPP_VDDQ.un9_clk_100khz_1
T_6_3_wire_logic_cluster/lc_3/out
T_6_2_lc_trk_g0_3
T_6_2_wire_logic_cluster/lc_3/in_0

End 

Net : VPP_VDDQ.un9_clk_100khz_10
T_4_3_wire_logic_cluster/lc_3/out
T_5_4_lc_trk_g3_3
T_5_4_input_2_0
T_5_4_wire_logic_cluster/lc_0/in_2

End 

Net : POWERLED.mult1_un96_sum_cry_6_s
T_2_12_wire_logic_cluster/lc_4/out
T_1_12_lc_trk_g3_4
T_1_12_input_2_5
T_1_12_wire_logic_cluster/lc_5/in_2

End 

Net : VPP_VDDQ.un9_clk_100khz_7
T_5_4_wire_logic_cluster/lc_1/out
T_5_4_lc_trk_g0_1
T_5_4_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.mult1_un96_sum_cry_7
T_2_12_wire_logic_cluster/lc_5/cout
T_2_12_wire_logic_cluster/lc_6/in_3

End 

Net : POWERLED.mult1_un96_sum_i
T_1_13_wire_logic_cluster/lc_1/out
T_1_11_sp4_v_t_47
T_1_12_lc_trk_g2_7
T_1_12_input_2_1
T_1_12_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.mult1_un96_sum_i_0_8
T_1_12_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g3_7
T_1_12_wire_logic_cluster/lc_1/in_1

T_1_12_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g3_7
T_1_12_input_2_2
T_1_12_wire_logic_cluster/lc_2/in_2

T_1_12_wire_logic_cluster/lc_7/out
T_1_12_lc_trk_g3_7
T_1_12_wire_logic_cluster/lc_5/in_1

End 

Net : VPP_VDDQ_delayed_vddq_ok_cascade_
T_6_1_wire_logic_cluster/lc_6/ltout
T_6_1_wire_logic_cluster/lc_7/in_2

End 

Net : POWERLED.mult1_un96_sum_i_8
T_4_11_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g0_5
T_4_10_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.mult1_un96_sum_s_8
T_2_12_wire_logic_cluster/lc_6/out
T_2_12_lc_trk_g1_6
T_2_12_wire_logic_cluster/lc_5/in_0

T_2_12_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g2_6
T_1_12_wire_logic_cluster/lc_3/in_1

T_2_12_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g2_6
T_1_12_input_2_4
T_1_12_wire_logic_cluster/lc_4/in_2

T_2_12_wire_logic_cluster/lc_6/out
T_1_12_lc_trk_g2_6
T_1_12_wire_logic_cluster/lc_7/in_3

T_2_12_wire_logic_cluster/lc_6/out
T_2_12_sp4_h_l_1
T_5_8_sp4_v_t_42
T_4_11_lc_trk_g3_2
T_4_11_wire_logic_cluster/lc_5/in_0

End 

Net : POWERLED.N_526_cascade_
T_11_13_wire_logic_cluster/lc_1/ltout
T_11_13_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.N_540_1
T_12_8_wire_logic_cluster/lc_1/out
T_12_5_sp12_v_t_22
T_12_4_sp4_v_t_46
T_11_6_lc_trk_g2_3
T_11_6_wire_logic_cluster/lc_7/in_0

End 

Net : POWERLED.pwm_out_en_cascade_
T_1_14_wire_logic_cluster/lc_1/ltout
T_1_14_wire_logic_cluster/lc_2/in_2

End 

Net : POWERLED.N_541_cascade_
T_9_3_wire_logic_cluster/lc_0/ltout
T_9_3_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.un1_clk_100khz_32_and_i_0_a2_0_0_0
T_6_14_wire_logic_cluster/lc_3/out
T_6_10_sp4_v_t_43
T_7_10_sp4_h_l_6
T_7_10_lc_trk_g1_3
T_7_10_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.N_546
T_8_8_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_4/in_1

T_8_8_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_0/in_1

T_8_8_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.un1_clk_100khz_36_and_i_0_a2_1_d
T_11_10_wire_logic_cluster/lc_2/out
T_11_10_lc_trk_g2_2
T_11_10_wire_logic_cluster/lc_6/in_0

End 

Net : POWERLED.N_5_cascade_
T_1_14_wire_logic_cluster/lc_0/ltout
T_1_14_wire_logic_cluster/lc_1/in_2

End 

Net : POWERLED.N_604
T_7_9_wire_logic_cluster/lc_5/out
T_7_9_lc_trk_g3_5
T_7_9_wire_logic_cluster/lc_1/in_1

T_7_9_wire_logic_cluster/lc_5/out
T_7_8_lc_trk_g1_5
T_7_8_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.N_625
T_9_14_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g0_6
T_9_14_wire_logic_cluster/lc_0/in_0

End 

Net : POWERLED.N_672_cascade_
T_7_6_wire_logic_cluster/lc_3/ltout
T_7_6_wire_logic_cluster/lc_4/in_2

End 

Net : POWERLED.N_8_0_0
T_9_2_wire_logic_cluster/lc_4/out
T_9_2_lc_trk_g3_4
T_9_2_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_7_12_0_
Net : CONSTANT_ONE_NET
T_5_6_wire_logic_cluster/lc_4/out
T_5_2_sp4_v_t_45
T_6_2_sp4_h_l_8
T_8_2_lc_trk_g3_5
T_8_2_wire_logic_cluster/lc_7/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_5_0_span12_vert_19
T_0_10_span12_horz_15
T_0_10_lc_trk_g0_7
T_0_10_wire_io_cluster/io_1/D_OUT_0

T_5_6_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_41
T_6_9_sp4_v_t_41
T_6_13_sp4_v_t_37
T_6_15_lc_trk_g2_0
T_6_15_wire_logic_cluster/lc_3/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_41
T_6_9_sp4_v_t_41
T_6_13_sp4_v_t_37
T_6_15_lc_trk_g3_0
T_6_15_wire_logic_cluster/lc_4/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_41
T_6_9_sp4_v_t_41
T_6_13_sp4_v_t_42
T_6_15_sp4_v_t_42
T_7_15_sp4_h_l_7
T_7_15_lc_trk_g0_2
T_7_15_wire_logic_cluster/lc_3/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_41
T_6_9_sp4_v_t_41
T_6_13_sp4_v_t_42
T_6_15_sp4_v_t_42
T_7_15_sp4_h_l_7
T_7_15_lc_trk_g0_2
T_7_15_input_2_4
T_7_15_wire_logic_cluster/lc_4/in_2

T_5_6_wire_logic_cluster/lc_4/out
T_6_5_sp4_v_t_41
T_6_9_sp4_v_t_41
T_6_13_sp4_v_t_42
T_6_15_sp4_v_t_42
T_3_15_sp4_h_l_1
T_2_15_lc_trk_g1_1
T_2_15_wire_logic_cluster/lc_7/in_1

End 

Net : POWERLED.count_1_1
T_4_14_wire_logic_cluster/lc_4/out
T_4_14_lc_trk_g1_4
T_4_14_wire_logic_cluster/lc_0/in_1

End 

Net : POWERLED.count_RNIAKSS_0Z0Z_2
T_4_13_wire_logic_cluster/lc_0/out
T_4_11_sp4_v_t_45
T_4_7_sp4_v_t_46
T_4_9_lc_trk_g2_3
T_4_9_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.count_RNICOIT_0Z0Z_12
T_6_13_wire_logic_cluster/lc_0/out
T_6_10_sp4_v_t_40
T_3_10_sp4_h_l_11
T_4_10_lc_trk_g2_3
T_4_10_wire_logic_cluster/lc_4/in_1

End 

Net : POWERLED.count_RNIGTVS_1Z0Z_5
T_2_13_wire_logic_cluster/lc_2/out
T_3_9_sp4_v_t_40
T_4_9_sp4_h_l_10
T_4_9_lc_trk_g1_7
T_4_9_wire_logic_cluster/lc_5/in_1

End 

Net : POWERLED.un1_count_clk_1_sqmuxa_0_0_0
T_11_11_wire_logic_cluster/lc_5/out
T_11_11_lc_trk_g0_5
T_11_11_wire_logic_cluster/lc_2/in_1

End 

Net : POWERLED.un1_count_clk_1_sqmuxa_0_0_1
T_11_7_wire_logic_cluster/lc_6/out
T_11_1_sp12_v_t_23
T_11_11_lc_trk_g2_4
T_11_11_wire_logic_cluster/lc_2/in_0

End 

Net : POWERLED.count_RNIJEFE_0Z0Z_4
T_4_13_wire_logic_cluster/lc_7/out
T_4_12_sp4_v_t_46
T_4_8_sp4_v_t_39
T_4_9_lc_trk_g2_7
T_4_9_wire_logic_cluster/lc_4/in_1

End 

Net : dutycycle_RNI_1_5
T_7_6_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g3_4
T_7_6_wire_logic_cluster/lc_7/in_0

T_7_6_wire_logic_cluster/lc_4/out
T_7_6_lc_trk_g3_4
T_7_6_wire_logic_cluster/lc_6/in_1

End 

Net : dutycycle_RNI_3_1_cascade_
T_7_6_wire_logic_cluster/lc_6/ltout
T_7_6_wire_logic_cluster/lc_7/in_2

End 

Net : fpga_osc
T_6_0_wire_pll/outcoreb
T_7_1_lc_trk_g0_0
T_7_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_1_lc_trk_g0_0
T_7_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_6_1_lc_trk_g0_0
T_6_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_8_1_lc_trk_g2_0
T_8_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_8_1_lc_trk_g2_0
T_8_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_8_1_lc_trk_g2_0
T_8_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_8_1_lc_trk_g2_0
T_8_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_8_1_lc_trk_g2_0
T_8_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_8_1_lc_trk_g2_0
T_8_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_8_1_lc_trk_g2_0
T_8_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_8_1_lc_trk_g2_0
T_8_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_0
T_4_1_sp4_h_l_0
T_5_1_lc_trk_g2_0
T_5_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_0
T_4_1_sp4_h_l_0
T_5_1_lc_trk_g2_0
T_5_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_0
T_4_1_sp4_h_l_0
T_5_1_lc_trk_g2_0
T_5_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_6_2_lc_trk_g2_0
T_6_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_8_2_lc_trk_g0_0
T_8_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_8_2_lc_trk_g0_0
T_8_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_8_2_lc_trk_g0_0
T_8_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_8_2_lc_trk_g0_0
T_8_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_8_2_lc_trk_g0_0
T_8_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_8_2_lc_trk_g0_0
T_8_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_8_2_lc_trk_g0_0
T_8_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_0
T_4_1_sp4_h_l_0
T_8_1_sp4_h_l_8
T_9_1_lc_trk_g2_0
T_9_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_0
T_4_1_sp4_h_l_0
T_8_1_sp4_h_l_8
T_9_1_lc_trk_g2_0
T_9_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_4_lc_trk_g2_0
T_7_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_0
T_4_1_sp4_h_l_0
T_8_1_sp4_h_l_8
T_4_1_sp4_h_l_4
T_4_1_lc_trk_g1_1
T_4_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_0
T_4_1_sp4_h_l_0
T_8_1_sp4_h_l_8
T_4_1_sp4_h_l_4
T_4_1_lc_trk_g1_1
T_4_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_0
T_4_1_sp4_h_l_0
T_8_1_sp4_h_l_8
T_4_1_sp4_h_l_4
T_4_1_lc_trk_g1_1
T_4_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_6_3_lc_trk_g2_0
T_6_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_6_3_lc_trk_g2_0
T_6_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_8_3_lc_trk_g1_1
T_8_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_8
T_7_5_lc_trk_g2_0
T_7_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_8
T_7_5_lc_trk_g2_0
T_7_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_4_2_lc_trk_g0_0
T_4_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_4_2_lc_trk_g0_0
T_4_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_8_4_lc_trk_g3_1
T_8_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_8_4_lc_trk_g3_1
T_8_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_8_4_lc_trk_g3_1
T_8_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_8_4_lc_trk_g3_1
T_8_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_8_3_sp4_h_l_8
T_9_3_lc_trk_g2_0
T_9_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_12_2_sp4_h_l_1
T_11_2_lc_trk_g1_1
T_11_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_12_2_sp4_h_l_1
T_11_2_lc_trk_g1_1
T_11_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_12_2_sp4_h_l_1
T_11_2_lc_trk_g1_1
T_11_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_4_3_sp4_h_l_8
T_3_0_span4_vert_25
T_2_1_lc_trk_g1_1
T_2_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_4_3_sp4_h_l_8
T_3_0_span4_vert_25
T_2_1_lc_trk_g1_1
T_2_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_4_3_sp4_h_l_8
T_3_0_span4_vert_25
T_2_1_lc_trk_g1_1
T_2_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_4_3_sp4_h_l_8
T_3_0_span4_vert_25
T_2_1_lc_trk_g1_1
T_2_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_4_3_sp4_h_l_8
T_3_0_span4_vert_25
T_2_1_lc_trk_g1_1
T_2_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_4_3_sp4_h_l_8
T_3_0_span4_vert_25
T_2_1_lc_trk_g1_1
T_2_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_4_3_lc_trk_g1_1
T_4_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_4_3_lc_trk_g1_1
T_4_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_4_3_lc_trk_g1_1
T_4_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_5_4_lc_trk_g3_1
T_5_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_8
T_8_5_sp12_h_l_0
T_7_5_sp4_h_l_1
T_8_5_lc_trk_g3_1
T_8_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_12_2_sp4_h_l_5
T_12_2_lc_trk_g0_0
T_12_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_12_2_sp4_h_l_5
T_12_2_lc_trk_g0_0
T_12_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_12_2_sp4_h_l_5
T_12_2_lc_trk_g0_0
T_12_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_12_2_sp4_h_l_5
T_12_2_lc_trk_g0_0
T_12_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_8_2_sp4_h_l_5
T_12_2_sp4_h_l_5
T_12_2_lc_trk_g0_0
T_12_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_0
T_4_1_sp4_h_l_0
T_0_1_span4_horz_21
T_1_1_lc_trk_g2_0
T_1_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_0
T_4_1_sp4_h_l_0
T_0_1_span4_horz_21
T_1_1_lc_trk_g2_0
T_1_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_0
T_4_1_sp4_h_l_0
T_0_1_span4_horz_21
T_1_1_lc_trk_g2_0
T_1_1_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_16
T_2_2_lc_trk_g2_0
T_2_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_16
T_2_2_lc_trk_g2_0
T_2_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_16
T_2_2_lc_trk_g2_0
T_2_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_16
T_2_2_lc_trk_g2_0
T_2_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_16
T_2_2_lc_trk_g2_0
T_2_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_4_4_lc_trk_g3_1
T_4_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_41
T_4_4_lc_trk_g3_1
T_4_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_5_5_lc_trk_g0_0
T_5_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_7_8_lc_trk_g2_0
T_7_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_10_3_sp4_h_l_4
T_12_3_lc_trk_g3_1
T_12_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_10_3_sp4_h_l_4
T_12_3_lc_trk_g3_1
T_12_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_10_3_sp4_h_l_4
T_12_3_lc_trk_g3_1
T_12_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_12
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_12
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_12
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_12
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_12
T_1_2_lc_trk_g3_1
T_1_2_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_32
T_4_3_sp4_h_l_8
T_3_0_span4_vert_25
T_2_3_lc_trk_g1_1
T_2_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_4_5_lc_trk_g1_1
T_4_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_4_5_lc_trk_g1_1
T_4_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_0_span4_vert_33
T_5_3_sp4_v_t_40
T_5_6_lc_trk_g0_0
T_5_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_8_6_sp4_h_l_8
T_9_6_lc_trk_g2_0
T_9_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_8
T_8_5_sp12_h_l_0
T_11_5_lc_trk_g0_0
T_11_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_horz_r_0
T_11_4_sp4_h_l_1
T_12_4_lc_trk_g3_1
T_12_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_horz_r_0
T_11_4_sp4_h_l_1
T_12_4_lc_trk_g3_1
T_12_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_2_3_sp4_h_l_1
T_1_3_lc_trk_g1_1
T_1_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_2_3_sp4_h_l_1
T_1_3_lc_trk_g1_1
T_1_3_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_3_2_sp4_v_t_46
T_2_4_lc_trk_g0_0
T_2_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_3_2_sp4_v_t_46
T_2_4_lc_trk_g0_0
T_2_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_3_2_sp4_v_t_46
T_4_6_sp4_h_l_5
T_4_6_lc_trk_g0_0
T_4_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_3_2_sp4_v_t_46
T_4_6_sp4_h_l_5
T_4_6_lc_trk_g0_0
T_4_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_3_2_sp4_v_t_46
T_4_6_sp4_h_l_5
T_4_6_lc_trk_g0_0
T_4_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_3_2_sp4_v_t_46
T_4_6_sp4_h_l_5
T_4_6_lc_trk_g0_0
T_4_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_3_2_sp4_v_t_46
T_4_6_sp4_h_l_5
T_4_6_lc_trk_g0_0
T_4_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_3_2_sp4_v_t_46
T_4_6_sp4_h_l_5
T_4_6_lc_trk_g0_0
T_4_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_3_2_sp4_v_t_46
T_4_6_sp4_h_l_5
T_4_6_lc_trk_g0_0
T_4_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_3_2_sp4_v_t_46
T_4_6_sp4_h_l_5
T_4_6_lc_trk_g0_0
T_4_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_6_8_lc_trk_g2_0
T_6_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_9_7_sp4_v_t_41
T_8_8_lc_trk_g3_1
T_8_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_8_6_sp4_h_l_8
T_11_2_sp4_v_t_45
T_11_6_lc_trk_g0_0
T_11_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_8_6_sp4_h_l_8
T_11_2_sp4_v_t_45
T_11_6_lc_trk_g0_0
T_11_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_2_5_sp4_h_l_5
T_1_1_sp4_v_t_40
T_1_4_lc_trk_g0_0
T_1_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_2_5_sp4_h_l_5
T_1_1_sp4_v_t_40
T_1_4_lc_trk_g0_0
T_1_4_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_2_5_sp4_h_l_5
T_2_5_lc_trk_g0_0
T_2_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_4_7_lc_trk_g1_1
T_4_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_4_7_lc_trk_g1_1
T_4_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_4_7_lc_trk_g1_1
T_4_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_4_7_lc_trk_g1_1
T_4_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_4_7_lc_trk_g1_1
T_4_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_4_7_lc_trk_g1_1
T_4_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_4_7_lc_trk_g1_1
T_4_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_4_7_lc_trk_g1_1
T_4_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_9_7_sp4_v_t_37
T_8_9_lc_trk_g0_0
T_8_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_9_7_sp4_v_t_41
T_9_8_lc_trk_g3_1
T_9_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_2_5_sp4_h_l_0
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_2_5_sp4_h_l_0
T_1_5_lc_trk_g0_0
T_1_5_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_12
T_3_2_sp4_v_t_36
T_2_6_lc_trk_g1_1
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_12
T_3_2_sp4_v_t_36
T_2_6_lc_trk_g1_1
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_12
T_3_2_sp4_v_t_36
T_2_6_lc_trk_g1_1
T_2_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_4_8_lc_trk_g3_1
T_4_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_5_5_sp4_v_t_37
T_5_9_lc_trk_g0_0
T_5_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_46
T_8_10_sp4_h_l_5
T_8_10_lc_trk_g0_0
T_8_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_12
T_3_2_sp4_v_t_36
T_3_6_sp4_v_t_41
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_12
T_3_2_sp4_v_t_36
T_3_6_sp4_v_t_41
T_2_7_lc_trk_g3_1
T_2_7_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_9_7_sp4_v_t_37
T_6_11_sp4_h_l_5
T_8_11_lc_trk_g2_0
T_8_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_9_7_sp4_v_t_37
T_6_11_sp4_h_l_5
T_8_11_lc_trk_g2_0
T_8_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_5_5_sp4_v_t_37
T_6_9_sp4_h_l_6
T_10_9_sp4_h_l_9
T_11_9_lc_trk_g3_1
T_11_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_5_5_sp4_v_t_37
T_6_9_sp4_h_l_6
T_10_9_sp4_h_l_9
T_11_9_lc_trk_g3_1
T_11_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_3_2_sp4_v_t_46
T_3_6_sp4_v_t_46
T_2_8_lc_trk_g0_0
T_2_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_3_2_sp4_v_t_46
T_3_6_sp4_v_t_46
T_2_8_lc_trk_g0_0
T_2_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_9_7_sp4_v_t_37
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_7_10_sp4_v_t_45
T_7_14_lc_trk_g0_0
T_7_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_2_5_sp4_h_l_5
T_1_1_sp4_v_t_40
T_1_5_sp4_v_t_40
T_1_8_lc_trk_g0_0
T_1_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_2_5_sp4_h_l_5
T_1_1_sp4_v_t_40
T_1_5_sp4_v_t_40
T_1_8_lc_trk_g0_0
T_1_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_2_5_sp4_h_l_5
T_1_1_sp4_v_t_40
T_1_5_sp4_v_t_40
T_1_8_lc_trk_g0_0
T_1_8_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_12
T_3_2_sp4_v_t_36
T_3_6_sp4_v_t_41
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_12
T_3_2_sp4_v_t_36
T_3_6_sp4_v_t_41
T_2_9_lc_trk_g3_1
T_2_9_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_7_10_sp4_v_t_41
T_6_13_lc_trk_g3_1
T_6_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_7_10_sp4_v_t_41
T_6_13_lc_trk_g3_1
T_6_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_9_7_sp4_v_t_41
T_9_11_sp4_v_t_37
T_8_13_lc_trk_g0_0
T_8_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_8
T_8_5_sp12_h_l_0
T_7_5_sp4_h_l_1
T_10_5_sp4_v_t_36
T_10_9_sp4_v_t_41
T_9_12_lc_trk_g3_1
T_9_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_8_6_sp4_h_l_8
T_11_2_sp4_v_t_45
T_11_6_sp4_v_t_41
T_12_10_sp4_h_l_4
T_12_10_lc_trk_g1_1
T_12_10_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_41
T_4_12_lc_trk_g3_1
T_4_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_41
T_4_12_lc_trk_g3_1
T_4_12_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_7_10_sp4_v_t_45
T_6_14_lc_trk_g2_0
T_6_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_7_10_sp4_v_t_41
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_7_10_sp4_v_t_41
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_7_10_sp4_v_t_41
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_7_10_sp4_v_t_41
T_8_14_sp4_h_l_4
T_8_14_lc_trk_g1_1
T_8_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_1
T_6_1_sp4_h_l_6
T_5_1_sp4_v_t_37
T_5_5_sp4_v_t_37
T_6_9_sp4_h_l_0
T_9_9_sp4_v_t_37
T_9_13_lc_trk_g0_0
T_9_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_7_10_sp4_v_t_45
T_7_14_sp4_v_t_45
T_7_16_lc_trk_g2_0
T_7_16_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_37
T_4_13_lc_trk_g0_0
T_4_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_37
T_4_13_lc_trk_g0_0
T_4_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_8
T_8_5_sp12_h_l_0
T_7_5_sp4_h_l_1
T_10_5_sp4_v_t_36
T_10_9_sp4_v_t_41
T_10_13_sp4_v_t_41
T_9_14_lc_trk_g3_1
T_9_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_41
T_4_14_lc_trk_g3_1
T_4_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_41
T_4_14_lc_trk_g3_1
T_4_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_37
T_5_15_lc_trk_g0_0
T_5_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_37
T_5_15_lc_trk_g0_0
T_5_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_37
T_5_15_lc_trk_g0_0
T_5_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_9_7_sp4_v_t_41
T_9_11_sp4_v_t_37
T_9_15_lc_trk_g0_0
T_9_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_9_7_sp4_v_t_41
T_9_11_sp4_v_t_37
T_9_15_lc_trk_g0_0
T_9_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_9_0_span4_vert_25
T_9_3_sp4_v_t_41
T_9_7_sp4_v_t_41
T_9_11_sp4_v_t_37
T_9_15_lc_trk_g0_0
T_9_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_8_6_sp4_h_l_8
T_11_2_sp4_v_t_45
T_11_6_sp4_v_t_41
T_11_10_sp4_v_t_37
T_11_14_lc_trk_g0_0
T_11_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_4_2_sp4_h_l_5
T_0_2_span4_horz_12
T_3_2_sp4_v_t_36
T_3_6_sp4_v_t_41
T_3_10_sp4_v_t_41
T_2_13_lc_trk_g3_1
T_2_13_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_37
T_2_15_sp4_h_l_5
T_4_15_lc_trk_g2_0
T_4_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_37
T_2_15_sp4_h_l_5
T_4_15_lc_trk_g2_0
T_4_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_37
T_2_15_sp4_h_l_5
T_4_15_lc_trk_g2_0
T_4_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_41
T_5_15_sp4_v_t_41
T_5_16_lc_trk_g3_1
T_5_16_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_8
T_8_5_sp12_h_l_0
T_7_5_sp4_h_l_1
T_10_5_sp4_v_t_36
T_10_9_sp4_v_t_41
T_10_13_sp4_v_t_41
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span12_vert_8
T_8_5_sp12_h_l_0
T_7_5_sp4_h_l_1
T_10_5_sp4_v_t_36
T_10_9_sp4_v_t_41
T_10_13_sp4_v_t_41
T_9_16_lc_trk_g3_1
T_9_16_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_7_10_sp4_v_t_41
T_8_14_sp4_h_l_4
T_12_14_sp4_h_l_4
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_4_10_sp4_h_l_8
T_3_10_sp4_v_t_45
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_4_10_sp4_h_l_8
T_3_10_sp4_v_t_45
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_4_10_sp4_h_l_8
T_3_10_sp4_v_t_45
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_4_10_sp4_h_l_8
T_3_10_sp4_v_t_45
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_4_10_sp4_h_l_8
T_3_10_sp4_v_t_45
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_4_10_sp4_h_l_8
T_3_10_sp4_v_t_45
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_4_10_sp4_h_l_8
T_3_10_sp4_v_t_45
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_4_10_sp4_h_l_8
T_3_10_sp4_v_t_45
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_8_6_sp4_h_l_8
T_11_2_sp4_v_t_45
T_11_6_sp4_v_t_41
T_11_10_sp4_v_t_37
T_11_14_sp4_v_t_45
T_11_16_lc_trk_g2_0
T_11_16_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_8_6_sp4_h_l_8
T_11_2_sp4_v_t_45
T_11_6_sp4_v_t_41
T_11_10_sp4_v_t_37
T_11_14_sp4_v_t_45
T_11_16_lc_trk_g2_0
T_11_16_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_4_10_sp4_h_l_8
T_3_10_sp4_v_t_45
T_0_14_span4_horz_21
T_1_14_lc_trk_g2_0
T_1_14_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_37
T_2_15_sp4_h_l_5
T_2_15_lc_trk_g0_0
T_2_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_37
T_2_15_sp4_h_l_5
T_2_15_lc_trk_g0_0
T_2_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_37
T_2_15_sp4_h_l_5
T_2_15_lc_trk_g0_0
T_2_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_37
T_2_15_sp4_h_l_5
T_2_15_lc_trk_g0_0
T_2_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_37
T_2_15_sp4_h_l_5
T_2_15_lc_trk_g0_0
T_2_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_37
T_2_15_sp4_h_l_5
T_2_15_lc_trk_g0_0
T_2_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_5_0_span4_horz_r_0
T_5_0_span4_vert_25
T_5_3_sp4_v_t_36
T_5_7_sp4_v_t_41
T_5_11_sp4_v_t_37
T_2_15_sp4_h_l_5
T_2_15_lc_trk_g0_0
T_2_15_wire_logic_cluster/lc_3/clk

T_6_0_wire_pll/outcoreb
T_7_0_span4_vert_16
T_7_2_sp4_v_t_45
T_7_6_sp4_v_t_45
T_4_10_sp4_h_l_8
T_3_10_sp4_v_t_45
T_3_14_sp4_v_t_45
T_2_16_lc_trk_g2_0
T_2_16_wire_logic_cluster/lc_3/clk

End 

Net : gpio_fpga_soc_1
T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span4_vert_4
T_6_1_sp4_h_l_4
T_2_1_sp4_h_l_4
T_1_1_lc_trk_g1_4
T_1_1_wire_logic_cluster/lc_3/in_0

End 

Net : gpio_fpga_soc_4
T_13_4_wire_io_cluster/io_0/D_IN_0
T_12_5_lc_trk_g1_0
T_12_5_wire_logic_cluster/lc_0/in_1

T_13_4_wire_io_cluster/io_0/D_IN_0
T_12_5_lc_trk_g1_0
T_12_5_wire_logic_cluster/lc_7/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_8
T_12_4_sp4_v_t_39
T_12_6_lc_trk_g3_2
T_12_6_wire_logic_cluster/lc_7/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_9_4_sp12_h_l_0
T_9_4_lc_trk_g1_3
T_9_4_wire_logic_cluster/lc_0/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_9_4_sp12_h_l_0
T_9_4_lc_trk_g0_3
T_9_4_input_2_3
T_9_4_wire_logic_cluster/lc_3/in_2

T_13_4_wire_io_cluster/io_0/D_IN_0
T_11_4_sp4_h_l_0
T_10_4_sp4_v_t_43
T_9_5_lc_trk_g3_3
T_9_5_wire_logic_cluster/lc_3/in_3

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_8
T_12_4_sp4_v_t_45
T_11_7_lc_trk_g3_5
T_11_7_wire_logic_cluster/lc_3/in_3

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_8
T_12_4_sp4_v_t_45
T_12_8_lc_trk_g0_0
T_12_8_wire_logic_cluster/lc_7/in_1

T_13_4_wire_io_cluster/io_0/D_IN_0
T_11_4_sp4_h_l_0
T_10_4_sp4_v_t_43
T_9_5_lc_trk_g3_3
T_9_5_input_2_2
T_9_5_wire_logic_cluster/lc_2/in_2

T_13_4_wire_io_cluster/io_0/D_IN_0
T_9_4_sp12_h_l_0
T_8_4_sp12_v_t_23
T_8_5_lc_trk_g3_7
T_8_5_wire_logic_cluster/lc_0/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_9_4_sp12_h_l_0
T_8_4_sp12_v_t_23
T_8_5_lc_trk_g3_7
T_8_5_wire_logic_cluster/lc_4/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_11_4_sp4_h_l_0
T_10_0_span4_vert_40
T_9_2_lc_trk_g0_5
T_9_2_wire_logic_cluster/lc_1/in_0

T_13_4_wire_io_cluster/io_0/D_IN_0
T_11_4_sp4_h_l_0
T_10_0_span4_vert_40
T_9_2_lc_trk_g1_5
T_9_2_wire_logic_cluster/lc_3/in_3

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_8
T_12_4_sp4_v_t_45
T_12_8_sp4_v_t_41
T_12_12_lc_trk_g0_4
T_12_12_input_2_4
T_12_12_wire_logic_cluster/lc_4/in_2

T_13_4_wire_io_cluster/io_0/D_IN_0
T_13_4_span4_horz_8
T_12_4_sp4_v_t_45
T_12_8_sp4_v_t_41
T_11_11_lc_trk_g3_1
T_11_11_input_2_0
T_11_11_wire_logic_cluster/lc_0/in_2

T_13_4_wire_io_cluster/io_0/D_IN_0
T_11_4_sp4_h_l_0
T_10_4_sp4_v_t_43
T_7_8_sp4_h_l_11
T_6_8_sp4_v_t_40
T_6_9_lc_trk_g3_0
T_6_9_wire_logic_cluster/lc_2/in_1

End 

Net : hda_sdo_atp
T_1_1_wire_logic_cluster/lc_7/out
T_1_0_span12_vert_14
T_0_8_span12_horz_22
T_0_8_lc_trk_g0_6
T_0_8_wire_io_cluster/io_0/D_OUT_0

End 

Net : pch_pwrok
T_9_8_wire_logic_cluster/lc_4/out
T_10_7_sp4_v_t_41
T_10_11_sp4_v_t_37
T_11_15_sp4_h_l_0
T_13_15_lc_trk_g1_0
T_13_15_wire_io_cluster/io_1/D_OUT_0

T_9_8_wire_logic_cluster/lc_4/out
T_2_8_sp12_h_l_0
T_0_8_span4_horz_1
T_0_4_span4_vert_t_12
T_0_1_span4_vert_b_12
T_0_2_lc_trk_g0_0
T_0_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : pwrbtn_led
T_1_14_wire_logic_cluster/lc_2/out
T_2_13_sp4_v_t_37
T_2_17_lc_trk_g1_0
T_2_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : rsmrst_pwrgd_signal
T_6_2_wire_logic_cluster/lc_6/out
T_6_1_sp4_v_t_44
T_7_1_sp4_h_l_9
T_9_1_lc_trk_g3_4
T_9_1_wire_logic_cluster/lc_4/in_1

T_6_2_wire_logic_cluster/lc_6/out
T_6_0_span4_vert_41
T_7_4_sp4_h_l_10
T_8_4_lc_trk_g3_2
T_8_4_wire_logic_cluster/lc_4/in_3

T_6_2_wire_logic_cluster/lc_6/out
T_6_0_span4_vert_41
T_7_4_sp4_h_l_10
T_8_4_lc_trk_g3_2
T_8_4_input_2_5
T_8_4_wire_logic_cluster/lc_5/in_2

T_6_2_wire_logic_cluster/lc_6/out
T_6_0_span4_vert_41
T_7_4_sp4_h_l_10
T_8_4_lc_trk_g3_2
T_8_4_wire_logic_cluster/lc_6/in_3

T_6_2_wire_logic_cluster/lc_6/out
T_6_0_span4_vert_41
T_7_4_sp4_h_l_10
T_8_4_lc_trk_g3_2
T_8_4_input_2_7
T_8_4_wire_logic_cluster/lc_7/in_2

T_6_2_wire_logic_cluster/lc_6/out
T_6_1_sp4_v_t_44
T_7_1_sp4_h_l_9
T_9_1_lc_trk_g2_4
T_9_1_wire_logic_cluster/lc_1/in_1

T_6_2_wire_logic_cluster/lc_6/out
T_6_1_sp4_v_t_44
T_7_1_sp4_h_l_9
T_9_1_lc_trk_g2_4
T_9_1_wire_logic_cluster/lc_5/in_1

T_6_2_wire_logic_cluster/lc_6/out
T_6_1_sp4_v_t_44
T_7_1_sp4_h_l_9
T_9_1_lc_trk_g2_4
T_9_1_wire_logic_cluster/lc_3/in_1

T_6_2_wire_logic_cluster/lc_6/out
T_5_2_sp4_h_l_4
T_9_2_sp4_h_l_0
T_12_2_sp4_v_t_37
T_12_6_lc_trk_g0_0
T_12_6_wire_logic_cluster/lc_3/in_1

End 

Net : POWERLED.count_RNIUGSJ_0Z0Z_1
T_4_14_wire_logic_cluster/lc_0/out
T_4_12_sp4_v_t_45
T_4_8_sp4_v_t_46
T_4_9_lc_trk_g2_6
T_4_9_wire_logic_cluster/lc_1/in_1

End 

Net : slp_s3n
T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_11_15_lc_trk_g3_0
T_11_15_wire_logic_cluster/lc_4/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_11_10_sp4_v_t_45
T_11_13_lc_trk_g1_5
T_11_13_wire_logic_cluster/lc_3/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_13_sp4_v_t_37
T_11_9_sp4_v_t_37
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_0/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_13_sp4_v_t_37
T_11_9_sp4_v_t_37
T_11_12_lc_trk_g1_5
T_11_12_input_2_6
T_11_12_wire_logic_cluster/lc_6/in_2

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_13_sp4_v_t_37
T_12_13_sp4_h_l_0
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_1/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_11_10_sp4_v_t_45
T_11_11_lc_trk_g2_5
T_11_11_wire_logic_cluster/lc_1/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_12_10_sp4_v_t_36
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_4/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_13_sp4_v_t_37
T_11_9_sp4_v_t_37
T_11_10_lc_trk_g2_5
T_11_10_wire_logic_cluster/lc_0/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_13_sp4_v_t_37
T_11_9_sp4_v_t_37
T_11_10_lc_trk_g2_5
T_11_10_wire_logic_cluster/lc_3/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_12_14_sp4_v_t_42
T_12_10_sp4_v_t_42
T_12_11_lc_trk_g3_2
T_12_11_wire_logic_cluster/lc_0/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_11_10_sp4_v_t_45
T_11_6_sp4_v_t_46
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_1/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_11_10_sp4_v_t_45
T_11_6_sp4_v_t_46
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_2/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_13_sp4_v_t_37
T_11_9_sp4_v_t_38
T_12_9_sp4_h_l_3
T_12_9_lc_trk_g1_6
T_12_9_wire_logic_cluster/lc_4/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_11_10_sp4_v_t_45
T_11_6_sp4_v_t_46
T_11_7_lc_trk_g2_6
T_11_7_wire_logic_cluster/lc_4/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_12_10_sp4_v_t_36
T_12_6_sp4_v_t_36
T_12_8_lc_trk_g2_1
T_12_8_input_2_1
T_12_8_wire_logic_cluster/lc_1/in_2

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_12_10_sp4_v_t_36
T_12_6_sp4_v_t_41
T_12_7_lc_trk_g3_1
T_12_7_wire_logic_cluster/lc_4/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_12_10_sp4_v_t_36
T_12_6_sp4_v_t_36
T_12_7_lc_trk_g3_4
T_12_7_input_2_7
T_12_7_wire_logic_cluster/lc_7/in_2

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_13_sp4_v_t_37
T_11_9_sp4_v_t_37
T_11_5_sp4_v_t_45
T_12_5_sp4_h_l_1
T_11_5_lc_trk_g1_1
T_11_5_wire_logic_cluster/lc_7/in_3

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_11_10_sp4_v_t_45
T_8_10_sp4_h_l_8
T_7_6_sp4_v_t_36
T_6_9_lc_trk_g2_4
T_6_9_wire_logic_cluster/lc_2/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_13_sp4_v_t_37
T_11_9_sp4_v_t_37
T_11_5_sp4_v_t_45
T_12_5_sp4_h_l_1
T_12_5_lc_trk_g0_4
T_12_5_wire_logic_cluster/lc_5/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_13_sp4_v_t_37
T_11_9_sp4_v_t_37
T_11_5_sp4_v_t_45
T_12_5_sp4_h_l_1
T_12_5_lc_trk_g0_4
T_12_5_wire_logic_cluster/lc_4/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_11_10_sp4_v_t_45
T_8_10_sp4_h_l_8
T_7_6_sp4_v_t_36
T_6_9_lc_trk_g2_4
T_6_9_wire_logic_cluster/lc_0/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_13_sp4_v_t_37
T_11_9_sp4_v_t_37
T_11_5_sp4_v_t_45
T_12_5_sp4_h_l_1
T_12_5_lc_trk_g0_4
T_12_5_wire_logic_cluster/lc_0/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_13_sp4_v_t_37
T_11_9_sp4_v_t_37
T_11_5_sp4_v_t_45
T_12_5_sp4_h_l_1
T_12_5_lc_trk_g0_4
T_12_5_wire_logic_cluster/lc_7/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_13_sp4_v_t_37
T_11_9_sp4_v_t_38
T_11_5_sp4_v_t_46
T_8_5_sp4_h_l_11
T_9_5_lc_trk_g2_3
T_9_5_wire_logic_cluster/lc_3/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_13_sp4_v_t_37
T_11_9_sp4_v_t_38
T_11_5_sp4_v_t_46
T_8_5_sp4_h_l_11
T_9_5_lc_trk_g2_3
T_9_5_wire_logic_cluster/lc_2/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_10_span4_vert_t_12
T_13_6_span4_vert_t_12
T_11_6_sp4_h_l_1
T_10_2_sp4_v_t_36
T_9_4_lc_trk_g1_1
T_9_4_wire_logic_cluster/lc_3/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_10_span4_vert_t_12
T_13_6_span4_vert_t_12
T_11_6_sp4_h_l_1
T_10_2_sp4_v_t_36
T_9_4_lc_trk_g1_1
T_9_4_wire_logic_cluster/lc_1/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_10_span4_vert_t_12
T_13_6_span4_vert_t_12
T_11_6_sp4_h_l_1
T_10_2_sp4_v_t_36
T_9_4_lc_trk_g0_1
T_9_4_input_2_5
T_9_4_wire_logic_cluster/lc_5/in_2

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_12_14_sp4_v_t_42
T_12_10_sp4_v_t_42
T_9_10_sp4_h_l_1
T_8_6_sp4_v_t_43
T_8_2_sp4_v_t_43
T_8_4_lc_trk_g2_6
T_8_4_wire_logic_cluster/lc_1/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_17_span4_horz_r_0
T_13_14_span4_horz_1
T_12_14_sp4_v_t_42
T_12_10_sp4_v_t_42
T_9_10_sp4_h_l_1
T_8_6_sp4_v_t_43
T_8_2_sp4_v_t_43
T_8_4_lc_trk_g2_6
T_8_4_input_2_0
T_8_4_wire_logic_cluster/lc_0/in_2

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_11_10_sp4_v_t_45
T_11_6_sp4_v_t_46
T_11_2_sp4_v_t_39
T_8_2_sp4_h_l_8
T_9_2_lc_trk_g2_0
T_9_2_wire_logic_cluster/lc_2/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_11_10_sp4_v_t_45
T_11_6_sp4_v_t_46
T_11_2_sp4_v_t_39
T_8_2_sp4_h_l_8
T_9_2_lc_trk_g2_0
T_9_2_wire_logic_cluster/lc_5/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_11_10_sp4_v_t_45
T_11_6_sp4_v_t_46
T_11_2_sp4_v_t_39
T_8_2_sp4_h_l_8
T_9_2_lc_trk_g2_0
T_9_2_wire_logic_cluster/lc_0/in_0

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_11_10_sp4_v_t_45
T_11_6_sp4_v_t_46
T_11_2_sp4_v_t_39
T_8_2_sp4_h_l_8
T_9_2_lc_trk_g2_0
T_9_2_wire_logic_cluster/lc_3/in_1

T_11_17_wire_io_cluster/io_0/D_IN_0
T_11_14_sp4_v_t_40
T_11_10_sp4_v_t_45
T_11_6_sp4_v_t_46
T_11_2_sp4_v_t_39
T_8_2_sp4_h_l_8
T_7_2_lc_trk_g0_0
T_7_2_wire_logic_cluster/lc_0/in_0

End 

Net : slp_s4n
T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_14_sp4_v_t_36
T_5_14_sp4_h_l_6
T_6_14_lc_trk_g2_6
T_6_14_wire_logic_cluster/lc_3/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_14_sp4_v_t_36
T_5_14_sp4_h_l_6
T_6_14_lc_trk_g2_6
T_6_14_wire_logic_cluster/lc_4/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_5_9_lc_trk_g0_6
T_5_9_wire_logic_cluster/lc_0/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_15_sp12_v_t_23
T_5_15_sp12_h_l_0
T_11_15_lc_trk_g1_7
T_11_15_wire_logic_cluster/lc_4/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_14_sp4_v_t_36
T_4_10_sp4_v_t_36
T_5_10_sp4_h_l_1
T_7_10_lc_trk_g3_4
T_7_10_wire_logic_cluster/lc_4/in_3

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_6_9_lc_trk_g2_3
T_6_9_wire_logic_cluster/lc_0/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_7_9_lc_trk_g2_6
T_7_9_input_2_6
T_7_9_wire_logic_cluster/lc_6/in_2

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_9_9_sp4_h_l_11
T_8_9_lc_trk_g1_3
T_8_9_wire_logic_cluster/lc_2/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_11_11_lc_trk_g1_7
T_11_11_wire_logic_cluster/lc_6/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_9_9_sp4_h_l_11
T_12_9_sp4_v_t_46
T_12_12_lc_trk_g0_6
T_12_12_wire_logic_cluster/lc_4/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_11_11_lc_trk_g1_7
T_11_11_wire_logic_cluster/lc_1/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_14_sp4_v_t_36
T_4_10_sp4_v_t_36
T_5_10_sp4_h_l_1
T_9_10_sp4_h_l_4
T_11_10_lc_trk_g2_1
T_11_10_wire_logic_cluster/lc_2/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_14_sp4_v_t_36
T_4_10_sp4_v_t_36
T_5_10_sp4_h_l_1
T_9_10_sp4_h_l_4
T_11_10_lc_trk_g2_1
T_11_10_wire_logic_cluster/lc_5/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_8_5_sp4_v_t_38
T_8_6_lc_trk_g3_6
T_8_6_wire_logic_cluster/lc_7/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_9_9_sp4_h_l_6
T_11_9_lc_trk_g2_3
T_11_9_input_2_1
T_11_9_wire_logic_cluster/lc_1/in_2

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_9_9_sp4_h_l_11
T_11_9_lc_trk_g2_6
T_11_9_input_2_4
T_11_9_wire_logic_cluster/lc_4/in_2

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_14_sp4_v_t_36
T_4_10_sp4_v_t_36
T_5_10_sp4_h_l_1
T_8_6_sp4_v_t_42
T_9_6_sp4_h_l_7
T_9_6_lc_trk_g1_2
T_9_6_wire_logic_cluster/lc_1/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_14_sp4_v_t_36
T_4_10_sp4_v_t_36
T_5_10_sp4_h_l_1
T_8_6_sp4_v_t_42
T_9_6_sp4_h_l_7
T_9_6_lc_trk_g1_2
T_9_6_wire_logic_cluster/lc_5/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_8_5_sp4_v_t_44
T_9_5_sp4_h_l_9
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_6/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_8_5_sp4_v_t_44
T_9_5_sp4_h_l_9
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_3/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_9_9_sp4_h_l_6
T_12_5_sp4_v_t_43
T_12_8_lc_trk_g0_3
T_12_8_wire_logic_cluster/lc_4/in_3

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_9_9_sp4_h_l_6
T_12_5_sp4_v_t_43
T_12_8_lc_trk_g0_3
T_12_8_wire_logic_cluster/lc_1/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_9_9_sp4_h_l_6
T_12_5_sp4_v_t_43
T_12_8_lc_trk_g0_3
T_12_8_wire_logic_cluster/lc_7/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_8_5_sp4_v_t_44
T_9_5_sp4_h_l_9
T_9_5_lc_trk_g0_4
T_9_5_wire_logic_cluster/lc_2/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_9_9_sp4_h_l_6
T_12_5_sp4_v_t_43
T_12_7_lc_trk_g3_6
T_12_7_wire_logic_cluster/lc_7/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_6_11_sp4_h_l_3
T_9_7_sp4_v_t_38
T_9_3_sp4_v_t_46
T_9_4_lc_trk_g3_6
T_9_4_wire_logic_cluster/lc_3/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_9_9_sp4_h_l_6
T_12_5_sp4_v_t_43
T_12_7_lc_trk_g2_6
T_12_7_wire_logic_cluster/lc_0/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_4_9_sp4_v_t_47
T_5_9_sp4_h_l_3
T_8_5_sp4_v_t_44
T_8_1_sp4_v_t_44
T_7_2_lc_trk_g3_4
T_7_2_wire_logic_cluster/lc_0/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_6_11_sp4_h_l_3
T_9_7_sp4_v_t_38
T_9_3_sp4_v_t_46
T_9_4_lc_trk_g3_6
T_9_4_wire_logic_cluster/lc_5/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_14_sp4_v_t_36
T_4_10_sp4_v_t_36
T_5_10_sp4_h_l_1
T_8_6_sp4_v_t_42
T_9_6_sp4_h_l_7
T_12_2_sp4_v_t_42
T_11_5_lc_trk_g3_2
T_11_5_wire_logic_cluster/lc_7/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_6_11_sp4_h_l_3
T_9_7_sp4_v_t_38
T_9_3_sp4_v_t_46
T_9_0_span4_vert_26
T_9_2_lc_trk_g0_7
T_9_2_wire_logic_cluster/lc_2/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_6_11_sp4_h_l_3
T_9_7_sp4_v_t_38
T_9_3_sp4_v_t_46
T_9_0_span4_vert_26
T_9_2_lc_trk_g0_7
T_9_2_wire_logic_cluster/lc_5/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_6_11_sp4_h_l_3
T_9_7_sp4_v_t_38
T_9_3_sp4_v_t_46
T_9_0_span4_vert_26
T_9_2_lc_trk_g0_7
T_9_2_wire_logic_cluster/lc_0/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_14_sp4_v_t_36
T_4_10_sp4_v_t_36
T_5_10_sp4_h_l_1
T_8_6_sp4_v_t_42
T_9_6_sp4_h_l_7
T_12_2_sp4_v_t_42
T_12_5_lc_trk_g1_2
T_12_5_wire_logic_cluster/lc_5/in_0

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_14_sp4_v_t_36
T_4_10_sp4_v_t_36
T_5_10_sp4_h_l_1
T_8_6_sp4_v_t_42
T_9_6_sp4_h_l_7
T_12_2_sp4_v_t_42
T_12_5_lc_trk_g1_2
T_12_5_wire_logic_cluster/lc_4/in_1

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_11_sp12_v_t_23
T_5_11_sp12_h_l_0
T_6_11_sp4_h_l_3
T_9_7_sp4_v_t_38
T_9_3_sp4_v_t_46
T_9_0_span4_vert_26
T_9_2_lc_trk_g0_7
T_9_2_input_2_3
T_9_2_wire_logic_cluster/lc_3/in_2

T_4_17_wire_io_cluster/io_1/D_IN_0
T_4_14_sp4_v_t_36
T_4_10_sp4_v_t_36
T_5_10_sp4_h_l_1
T_8_6_sp4_v_t_42
T_9_6_sp4_h_l_7
T_12_2_sp4_v_t_42
T_12_5_lc_trk_g1_2
T_12_5_input_2_7
T_12_5_wire_logic_cluster/lc_7/in_2

End 

Net : slp_susn
T_9_17_wire_io_cluster/io_0/D_IN_0
T_9_5_sp12_v_t_23
T_0_5_span12_horz_7
T_7_5_sp4_h_l_11
T_6_1_sp4_v_t_46
T_6_2_lc_trk_g2_6
T_6_2_input_2_6
T_6_2_wire_logic_cluster/lc_6/in_2

T_9_17_wire_io_cluster/io_0/D_IN_0
T_9_5_sp12_v_t_23
T_0_5_span12_horz_7
T_7_5_sp4_h_l_11
T_6_1_sp4_v_t_46
T_6_2_lc_trk_g2_6
T_6_2_wire_logic_cluster/lc_7/in_3

End 

Net : POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_10_0_cascade_
T_9_14_wire_logic_cluster/lc_5/ltout
T_9_14_wire_logic_cluster/lc_6/in_2

End 

Net : v1p8a_ok
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_6_0_span12_vert_23
T_6_2_lc_trk_g2_4
T_6_2_wire_logic_cluster/lc_6/in_0

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_4
T_10_0_span12_vert_23
T_10_6_sp4_v_t_39
T_11_6_sp4_h_l_2
T_13_6_lc_trk_g0_2
T_13_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : v33a_enn
T_6_2_wire_logic_cluster/lc_7/out
T_5_2_sp4_h_l_6
T_4_2_sp4_v_t_37
T_4_6_sp4_v_t_38
T_0_10_span4_horz_3
T_0_10_lc_trk_g1_3
T_0_10_wire_io_cluster/io_0/D_OUT_0

End 

Net : v33a_ok
T_13_15_wire_io_cluster/io_0/D_IN_0
T_12_17_span4_horz_r_0
T_8_17_span4_horz_r_0
T_4_17_span4_horz_r_0
T_0_13_span4_vert_t_12
T_0_14_lc_trk_g0_4
T_0_14_wire_io_cluster/io_0/D_OUT_0

T_13_15_wire_io_cluster/io_0/D_IN_0
T_13_15_span12_horz_0
T_12_3_sp12_v_t_23
T_0_3_span12_horz_0
T_8_3_sp4_h_l_9
T_7_0_span4_vert_26
T_6_2_lc_trk_g2_7
T_6_2_wire_logic_cluster/lc_6/in_3

T_13_15_wire_io_cluster/io_0/D_IN_0
T_12_17_span4_horz_r_0
T_8_17_span4_horz_r_0
T_4_17_span4_horz_r_0
T_0_13_span4_vert_t_12
T_0_9_span4_vert_t_12
T_0_5_span4_vert_t_12
T_0_5_span4_horz_1
T_0_5_lc_trk_g0_1
T_0_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : v33s_ok
T_13_14_wire_io_cluster/io_0/D_IN_0
T_13_14_span12_horz_0
T_12_2_sp12_v_t_23
T_12_6_lc_trk_g3_0
T_12_6_wire_logic_cluster/lc_4/in_3

End 

Net : v5a_ok
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span4_horz_24
T_3_5_sp4_h_l_0
T_6_1_sp4_v_t_37
T_6_2_lc_trk_g2_5
T_6_2_wire_logic_cluster/lc_6/in_1

End 

Net : POWERLED.un1_count_clk_1_sqmuxa_0_0_a2_8_3
T_9_15_wire_logic_cluster/lc_6/out
T_9_14_lc_trk_g1_6
T_9_14_wire_logic_cluster/lc_7/in_0

End 

Net : v5s_ok
T_13_6_wire_io_cluster/io_1/D_IN_0
T_12_6_lc_trk_g2_2
T_12_6_wire_logic_cluster/lc_4/in_0

End 

Net : vccin_en
T_12_6_wire_logic_cluster/lc_4/out
T_11_6_sp4_h_l_0
T_10_6_sp4_v_t_43
T_10_10_sp4_v_t_44
T_10_14_sp4_v_t_37
T_10_17_lc_trk_g0_5
T_10_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : vccst_cpu_ok
T_13_3_wire_io_cluster/io_1/D_IN_0
T_13_3_span4_horz_4
T_12_3_sp4_v_t_41
T_12_6_lc_trk_g0_1
T_12_6_wire_logic_cluster/lc_4/in_1

End 

Net : vccst_en
T_5_9_wire_logic_cluster/lc_0/out
T_6_7_sp4_v_t_44
T_3_11_sp4_h_l_2
T_0_11_span4_horz_34
T_0_11_lc_trk_g0_2
T_0_11_wire_io_cluster/io_0/D_OUT_0

End 

Net : vccst_pwrgd
T_6_1_wire_logic_cluster/lc_7/out
T_6_0_lc_trk_g0_7
T_6_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : vddq_en
T_1_16_wire_logic_cluster/lc_4/out
T_1_17_lc_trk_g1_4
T_1_17_wire_io_cluster/io_1/D_OUT_0

End 

Net : vddq_ok
T_13_14_wire_io_cluster/io_1/D_IN_0
T_3_14_sp12_h_l_0
T_4_14_sp4_h_l_3
T_3_10_sp4_v_t_38
T_3_6_sp4_v_t_38
T_2_9_lc_trk_g2_6
T_2_9_wire_logic_cluster/lc_3/in_1

T_13_14_wire_io_cluster/io_1/D_IN_0
T_7_14_sp12_h_l_0
T_6_2_sp12_v_t_23
T_6_4_lc_trk_g3_4
T_6_4_wire_logic_cluster/lc_4/in_1

T_13_14_wire_io_cluster/io_1/D_IN_0
T_3_14_sp12_h_l_0
T_4_14_sp4_h_l_3
T_3_10_sp4_v_t_38
T_3_6_sp4_v_t_38
T_4_6_sp4_h_l_3
T_7_2_sp4_v_t_38
T_7_0_span4_vert_14
T_7_1_lc_trk_g0_6
T_7_1_wire_logic_cluster/lc_5/in_1

T_13_14_wire_io_cluster/io_1/D_IN_0
T_3_14_sp12_h_l_0
T_4_14_sp4_h_l_3
T_3_10_sp4_v_t_38
T_3_6_sp4_v_t_38
T_4_6_sp4_h_l_3
T_7_2_sp4_v_t_38
T_7_0_span4_vert_14
T_7_1_lc_trk_g0_6
T_7_1_wire_logic_cluster/lc_3/in_3

T_13_14_wire_io_cluster/io_1/D_IN_0
T_3_14_sp12_h_l_0
T_4_14_sp4_h_l_3
T_3_10_sp4_v_t_38
T_3_6_sp4_v_t_38
T_4_6_sp4_h_l_3
T_7_2_sp4_v_t_38
T_7_0_span4_vert_14
T_7_1_lc_trk_g0_6
T_7_1_input_2_0
T_7_1_wire_logic_cluster/lc_0/in_2

T_13_14_wire_io_cluster/io_1/D_IN_0
T_3_14_sp12_h_l_0
T_4_14_sp4_h_l_3
T_3_10_sp4_v_t_38
T_3_6_sp4_v_t_38
T_4_6_sp4_h_l_3
T_7_2_sp4_v_t_38
T_7_0_span4_vert_14
T_6_1_lc_trk_g2_6
T_6_1_input_2_0
T_6_1_wire_logic_cluster/lc_0/in_2

T_13_14_wire_io_cluster/io_1/D_IN_0
T_3_14_sp12_h_l_0
T_4_14_sp4_h_l_3
T_3_10_sp4_v_t_38
T_3_6_sp4_v_t_38
T_4_6_sp4_h_l_3
T_7_2_sp4_v_t_38
T_7_0_span4_vert_14
T_6_1_lc_trk_g2_6
T_6_1_wire_logic_cluster/lc_5/in_1

T_13_14_wire_io_cluster/io_1/D_IN_0
T_3_14_sp12_h_l_0
T_4_14_sp4_h_l_3
T_3_10_sp4_v_t_38
T_3_6_sp4_v_t_38
T_4_6_sp4_h_l_3
T_7_2_sp4_v_t_38
T_7_0_span4_vert_14
T_6_1_lc_trk_g2_6
T_6_1_input_2_6
T_6_1_wire_logic_cluster/lc_6/in_2

End 

Net : vpp_en
T_12_11_wire_logic_cluster/lc_7/out
T_12_9_sp4_v_t_43
T_13_13_span4_horz_0
T_13_13_lc_trk_g1_0
T_13_13_wire_io_cluster/io_1/D_OUT_0

End 

Net : vpp_ok
T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span4_horz_36
T_1_13_sp4_v_t_43
T_1_16_lc_trk_g0_3
T_1_16_wire_logic_cluster/lc_4/in_3

End 

Net : vr_ready_vccin
T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span4_horz_28
T_2_5_sp4_v_t_41
T_2_8_lc_trk_g0_1
T_2_8_wire_logic_cluster/lc_4/in_1

T_0_9_wire_io_cluster/io_1/D_IN_0
T_0_9_span4_horz_28
T_2_5_sp4_v_t_41
T_2_8_lc_trk_g0_1
T_2_8_wire_logic_cluster/lc_1/in_0

End 

