$version Generated by VerilatedVcd $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  1 % areset $end
  $var wire  1 # clk $end
  $var wire  1 $ en $end
  $var wire  7 & h1 [6:0] $end
  $var wire  7 ' h2 [6:0] $end
  $scope module top $end
   $var wire  1 % areset $end
   $var wire  1 # clk $end
   $var wire  1 ( clk_1s $end
   $var wire 32 ) count_clk [31:0] $end
   $var wire  1 $ en $end
   $var wire  7 & h1 [6:0] $end
   $var wire  7 ' h2 [6:0] $end
   $var wire  4 * q1 [3:0] $end
   $var wire  4 + q2 [3:0] $end
   $scope module i0 $end
    $var wire  4 * b [3:0] $end
    $var wire  7 & h [6:0] $end
   $upscope $end
   $scope module i1 $end
    $var wire  4 + b [3:0] $end
    $var wire  7 ' h [6:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
0#
0$
0%
b1000000 &
b1000000 '
0(
b00000000000000000000000000000000 )
b0000 *
b0000 +
