<stg><name>spmm_hls_Pipeline_VITIS_LOOP_81_1_VITIS_LOOP_29_1</name>


<trans_list>

<trans id="21" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="33" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A_stream, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
newFuncRoot:2 %zext_ln38_read = read i33 @_ssdm_op_Read.ap_auto.i33, i33 %zext_ln38

]]></Node>
<StgValue><ssdm name="zext_ln38_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="33" op_1_bw="33">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i33 0, i33 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="33" op_0_bw="33" op_1_bw="0">
<![CDATA[
for.body.i:0 %indvar_flatten_load = load i33 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body.i:1 %icmp_ln81 = icmp_eq  i33 %indvar_flatten_load, i33 %zext_ln38_read

]]></Node>
<StgValue><ssdm name="icmp_ln81"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
for.body.i:2 %add_ln81 = add i33 %indvar_flatten_load, i33 1

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i:3 %br_ln81 = br i1 %icmp_ln81, void %for.inc, void %for.end.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="33" op_1_bw="33" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:4 %store_ln29 = store i33 %add_ln81, i33 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln81" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0">
<![CDATA[
for.end.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="15" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_81_1_VITIS_LOOP_29_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln30"/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc:2 %specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln29"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc:3 %p_0 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %A_stream

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
for.inc:5 %br_ln29 = br void %for.body.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="31" name="zext_ln38" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="zext_ln38"/></StgValue>
</port>
<port id="32" name="A_stream" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="A_stream"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="34" from="StgValue_33" to="indvar_flatten" fromId="33" toId="5">
</dataflow>
<dataflow id="36" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="37" from="A_stream" to="specinterface_ln0" fromId="32" toId="6">
</dataflow>
<dataflow id="39" from="empty_10" to="specinterface_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="41" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="42" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="44" from="empty_3" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="47" from="empty_3" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="48" from="empty_3" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="49" from="empty_3" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="51" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="54" from="empty_3" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="55" from="empty_3" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_40" to="specinterface_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="60" from="_ssdm_op_Read.ap_auto.i33" to="zext_ln38_read" fromId="59" toId="7">
</dataflow>
<dataflow id="61" from="zext_ln38" to="zext_ln38_read" fromId="31" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_62" to="store_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="64" from="indvar_flatten" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="65" from="indvar_flatten" to="indvar_flatten_load" fromId="5" toId="10">
</dataflow>
<dataflow id="66" from="indvar_flatten_load" to="icmp_ln81" fromId="10" toId="11">
</dataflow>
<dataflow id="67" from="zext_ln38_read" to="icmp_ln81" fromId="7" toId="11">
</dataflow>
<dataflow id="68" from="indvar_flatten_load" to="add_ln81" fromId="10" toId="12">
</dataflow>
<dataflow id="70" from="StgValue_69" to="add_ln81" fromId="69" toId="12">
</dataflow>
<dataflow id="71" from="icmp_ln81" to="br_ln81" fromId="11" toId="13">
</dataflow>
<dataflow id="72" from="add_ln81" to="store_ln29" fromId="12" toId="14">
</dataflow>
<dataflow id="73" from="indvar_flatten" to="store_ln29" fromId="5" toId="14">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="74" toId="15">
</dataflow>
<dataflow id="77" from="VITIS_LOOP_81_1_VITIS_LOOP_29_1_str" to="specloopname_ln0" fromId="76" toId="15">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecPipeline" to="specpipeline_ln30" fromId="78" toId="16">
</dataflow>
<dataflow id="80" from="StgValue_33" to="specpipeline_ln30" fromId="33" toId="16">
</dataflow>
<dataflow id="81" from="StgValue_40" to="specpipeline_ln30" fromId="40" toId="16">
</dataflow>
<dataflow id="82" from="StgValue_40" to="specpipeline_ln30" fromId="40" toId="16">
</dataflow>
<dataflow id="83" from="StgValue_40" to="specpipeline_ln30" fromId="40" toId="16">
</dataflow>
<dataflow id="84" from="empty_3" to="specpipeline_ln30" fromId="43" toId="16">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecLoopName" to="specloopname_ln29" fromId="74" toId="17">
</dataflow>
<dataflow id="87" from="empty" to="specloopname_ln29" fromId="86" toId="17">
</dataflow>
<dataflow id="89" from="_ssdm_op_Read.ap_fifo.volatile.i64P0A" to="p_0" fromId="88" toId="18">
</dataflow>
<dataflow id="90" from="A_stream" to="p_0" fromId="32" toId="18">
</dataflow>
<dataflow id="91" from="icmp_ln81" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
