# zsim stats
===
root: # Stats
 contention: # Contention simulation stats
  domain-0: # Domain stats
   time: 502162913 # Weave simulation time
 time: # Simulator time breakdown
  init: 2880702662148
  bound: 10599560981
  weave: 581645770
  ff: 0
 trigger: 20000 # Reason for this stats dump
 phase: 8427 # Simulated phases
 westmere: # Core stats
  westmere-0: # Core stats
   cycles: 84271036 # Simulated unhalted cycles
   cCycles: 9885120 # Cycles due to contention stalls
   instrs: 100008061 # Simulated instructions
   uops: 132224067 # Retired micro-ops
   bbls: 1458059 # Basic blocks
   approxInstrs: 967630 # Instrs with approx uop decoding
   mispredBranches: 1055 # Mispredicted branches
   condBranches: 120271 # conditional branches
 l1i: # Cache stats
  l1i-0: # Filter cache stats
   fhGETS: 6773269 # Filtered GETS hits
   fhGETX: 0 # Filtered GETX hits
   hGETS: 4032463 # GETS hits
   hGETX: 0 # GETX hits
   mGETS: 2041 # GETS misses
   mGETXIM: 0 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 1836 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 250564 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l1d: # Cache stats
  l1d-0: # Filter cache stats
   fhGETS: 36221557 # Filtered GETS hits
   fhGETX: 9507177 # Filtered GETX hits
   hGETS: 5982736 # GETS hits
   hGETX: 1701948 # GETX hits
   mGETS: 618441 # GETS misses
   mGETXIM: 140142 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 0 # Clean evictions (from lower level)
   PUTX: 0 # Dirty evictions (from lower level)
   INV: 13255 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 62374956 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l2: # Cache stats
  l2-0: # Cache stats
   hGETS: 250556 # GETS hits
   hGETX: 3 # GETX hits
   mGETS: 369926 # GETS misses
   mGETXIM: 140139 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 607038 # Clean evictions (from lower level)
   PUTX: 137778 # Dirty evictions (from lower level)
   INV: 65278 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 55019280 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 l3: # Cache stats
  l3-0: # Cache stats
   hGETS: 25296 # GETS hits
   hGETX: 9461 # GETX hits
   mGETS: 344630 # GETS misses
   mGETXIM: 130678 # GETX I->M misses
   mGETXSM: 0 # GETX S->M misses (upgrade misses)
   PUTS: 317292 # Clean evictions (from lower level)
   PUTX: 123522 # Dirty evictions (from lower level)
   INV: 0 # Invalidates (from upper level)
   INVX: 0 # Downgrades (from upper level)
   FWD: 0 # Forwards (from upper level)
   latGETnl: 42777720 # GET request latency on next level
   latGETnet: 0 # GET request latency on network to next level
 mem: # Memory controller stats
  mem-0: # Memory controller stats
   rd: 118935 # Read requests
   wr: 33379 # Write requests
   rdlat: 17433873 # Total latency experienced by read requests
   wrlat: 5577331 # Total latency experienced by write requests
   rdhits: 10 # Read row hits
   wrhits: 90 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 76810
    14: 19865
    15: 6208
    16: 1627
    17: 5037
    18: 1275
    19: 1201
    20: 736
    21: 245
    22: 570
    23: 134
    24: 468
    25: 2841
    26: 432
    27: 64
    28: 82
    29: 78
    30: 71
    31: 75
    32: 73
    33: 67
    34: 74
    35: 75
    36: 63
    37: 80
    38: 61
    39: 63
    40: 91
    41: 67
    42: 79
    43: 54
    44: 31
    45: 24
    46: 20
    47: 41
    48: 46
    49: 22
    50: 23
    51: 17
    52: 7
    53: 8
    54: 8
    55: 8
    56: 5
    57: 2
    58: 2
    59: 4
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-1: # Memory controller stats
   rd: 118900 # Read requests
   wr: 33445 # Write requests
   rdlat: 17374542 # Total latency experienced by read requests
   wrlat: 5592480 # Total latency experienced by write requests
   rdhits: 8 # Read row hits
   wrhits: 85 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 0
    13: 76705
    14: 19898
    15: 6297
    16: 1674
    17: 4999
    18: 1302
    19: 1232
    20: 738
    21: 259
    22: 610
    23: 162
    24: 542
    25: 2794
    26: 436
    27: 66
    28: 82
    29: 77
    30: 68
    31: 65
    32: 55
    33: 49
    34: 48
    35: 77
    36: 74
    37: 59
    38: 68
    39: 66
    40: 68
    41: 67
    42: 68
    43: 48
    44: 27
    45: 21
    46: 10
    47: 22
    48: 24
    49: 9
    50: 10
    51: 7
    52: 8
    53: 0
    54: 1
    55: 6
    56: 1
    57: 1
    58: 0
    59: 0
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-2: # Memory controller stats
   rd: 118717 # Read requests
   wr: 33374 # Write requests
   rdlat: 17396472 # Total latency experienced by read requests
   wrlat: 5572068 # Total latency experienced by write requests
   rdhits: 7 # Read row hits
   wrhits: 77 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 1
    13: 76602
    14: 19834
    15: 6225
    16: 1671
    17: 5025
    18: 1347
    19: 1174
    20: 730
    21: 262
    22: 580
    23: 138
    24: 465
    25: 2791
    26: 436
    27: 68
    28: 88
    29: 79
    30: 67
    31: 49
    32: 52
    33: 51
    34: 59
    35: 82
    36: 73
    37: 75
    38: 66
    39: 71
    40: 82
    41: 61
    42: 79
    43: 53
    44: 35
    45: 23
    46: 23
    47: 51
    48: 38
    49: 25
    50: 14
    51: 14
    52: 7
    53: 8
    54: 4
    55: 14
    56: 7
    57: 3
    58: 9
    59: 6
    60: 0
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
  mem-3: # Memory controller stats
   rd: 118754 # Read requests
   wr: 33303 # Write requests
   rdlat: 17346209 # Total latency experienced by read requests
   wrlat: 5536372 # Total latency experienced by write requests
   rdhits: 4 # Read row hits
   wrhits: 94 # Write row hits
   mlh: # latency histogram for memory requests
    0: 0
    1: 0
    2: 0
    3: 0
    4: 0
    5: 0
    6: 0
    7: 0
    8: 0
    9: 0
    10: 0
    11: 0
    12: 1
    13: 76780
    14: 19777
    15: 6282
    16: 1654
    17: 5017
    18: 1299
    19: 1226
    20: 718
    21: 264
    22: 584
    23: 143
    24: 514
    25: 2821
    26: 431
    27: 64
    28: 84
    29: 98
    30: 59
    31: 53
    32: 57
    33: 66
    34: 49
    35: 74
    36: 54
    37: 68
    38: 67
    39: 57
    40: 75
    41: 52
    42: 63
    43: 48
    44: 25
    45: 15
    46: 14
    47: 18
    48: 29
    49: 6
    50: 11
    51: 6
    52: 6
    53: 4
    54: 3
    55: 6
    56: 2
    57: 3
    58: 3
    59: 3
    60: 1
    61: 0
    62: 0
    63: 0
    64: 0
    65: 0
    66: 0
    67: 0
    68: 0
    69: 0
    70: 0
    71: 0
    72: 0
    73: 0
    74: 0
    75: 0
    76: 0
    77: 0
    78: 0
    79: 0
    80: 0
    81: 0
    82: 0
    83: 0
    84: 0
    85: 0
    86: 0
    87: 0
    88: 0
    89: 0
    90: 0
    91: 0
    92: 0
    93: 0
    94: 0
    95: 0
    96: 0
    97: 0
    98: 0
    99: 0
 sched: # Scheduler stats
  thCr: 1 # Threads created
  thFn: 1 # Threads finished
  schedEvs: 1 # Schedule events
  waitEvs: 0 # Wait events
  handoffEvs: 0 # Handoff events
  sleepEvs: 0 # Sleep events
  idlePhases: 0 # Phases with no thread active
  idlePeriods: 0 # Periods with no thread active
  occHist: # Occupancy histogram
   0: 0
   1: 8427
  rqSzHist: # Run queue size histogram
   0: 8427
   1: 0
   2: 0
   3: 0
   4: 0
   5: 0
   6: 0
   7: 0
   8: 0
   9: 0
   10: 0
   11: 0
   12: 0
   13: 0
   14: 0
   15: 0
   16: 0
 procCycles: # Per-process unhalted core cycles
  0: 84271036
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 procInstrs: # Per-process instructions
  0: 100008061
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
 heartbeats: # Per-process heartbeats
  0: 0
  1: 0
  2: 0
  3: 0
  4: 0
  5: 0
  6: 0
  7: 0
  8: 0
  9: 0
  10: 0
  11: 0
  12: 0
  13: 0
  14: 0
  15: 0
  16: 0
  17: 0
  18: 0
  19: 0
  20: 0
  21: 0
  22: 0
  23: 0
  24: 0
  25: 0
  26: 0
  27: 0
  28: 0
  29: 0
  30: 0
  31: 0
  32: 0
  33: 0
  34: 0
  35: 0
  36: 0
  37: 0
  38: 0
  39: 0
  40: 0
  41: 0
  42: 0
  43: 0
  44: 0
  45: 0
  46: 0
  47: 0
  48: 0
  49: 0
  50: 0
  51: 0
  52: 0
  53: 0
  54: 0
  55: 0
  56: 0
  57: 0
  58: 0
  59: 0
  60: 0
  61: 0
  62: 0
  63: 0
===
