// Seed: 1290954969
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_6;
  module_0();
endmodule
module module_2 (
    input supply0 id_0,
    output logic id_1,
    inout wor id_2,
    output wand id_3,
    input supply1 id_4,
    input uwire id_5,
    input wand id_6,
    output uwire id_7,
    output tri0 id_8,
    input wand id_9,
    output supply0 id_10,
    input wire id_11,
    output wand id_12,
    output tri1 id_13,
    output uwire id_14,
    input tri0 id_15,
    input logic id_16
);
  initial begin
    if (id_15) id_1 <= id_16;
    else if (id_11) disable id_18;
  end
  assign id_1 = ~1;
  module_0();
  assign id_8 = 1;
  id_19 :
  assert property (@(posedge 1) 1)
  else $display(1'b0, id_5, id_6);
  tri0 id_20 = id_15;
endmodule
