// Seed: 3075442179
module module_0;
  logic id_0;
  assign (weak1, strong0) id_0 = 1;
  logic id_1 = 1, id_2;
  logic id_3;
  assign id_2 = id_2;
  logic id_4 = id_0, id_5;
  logic id_6;
endmodule
`timescale 1 ps / 1ps
