vhdl xil_defaultlib  \
"../../../bd/mb_block/ip/mb_block_microblaze_0_2/sim/mb_block_microblaze_0_2.vhd" \
"../../../bd/mb_block/ip/mb_block_dlmb_v10_2/sim/mb_block_dlmb_v10_2.vhd" \
"../../../bd/mb_block/ip/mb_block_ilmb_v10_2/sim/mb_block_ilmb_v10_2.vhd" \
"../../../bd/mb_block/ip/mb_block_dlmb_bram_if_cntlr_2/sim/mb_block_dlmb_bram_if_cntlr_2.vhd" \
"../../../bd/mb_block/ip/mb_block_ilmb_bram_if_cntlr_2/sim/mb_block_ilmb_bram_if_cntlr_2.vhd" \
"../../../bd/mb_block/ip/mb_block_microblaze_0_axi_intc_1/sim/mb_block_microblaze_0_axi_intc_1.vhd" \
"../../../bd/mb_block/ip/mb_block_mdm_1_2/sim/mb_block_mdm_1_2.vhd" \
"../../../bd/mb_block/ip/mb_block_rst_clk_wiz_1_100M_2/sim/mb_block_rst_clk_wiz_1_100M_2.vhd" \
"../../../bd/mb_block/ip/mb_block_axi_uartlite_0_1/sim/mb_block_axi_uartlite_0_1.vhd" \

nosort
