Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 15 19:27:29 2023
| Host         : PcFraLenzi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -datasheet -name timing_1 -file C:/Users/kekko/Desktop/timing_report_4096.txt
| Design       : Test_Xilinx_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.881        0.000                      0                12901        0.063        0.000                      0                12901        3.000        0.000                       0                  5568  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)       Period(ns)      Frequency(MHz)
-----                               ------------       ----------      --------------
sys_clock                           {0.000 5.000}      10.000          100.000         
  clk_out1_Test_Xilinx_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_Test_Xilinx_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_Test_Xilinx_clk_wiz_0_0        5.881        0.000                      0                12901        0.063        0.000                      0                12901        3.750        0.000                       0                  5564  
  clkfbout_Test_Xilinx_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                            clkfbout_Test_Xilinx_clk_wiz_0_0                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Test_Xilinx_clk_wiz_0_0
  To Clock:  clk_out1_Test_Xilinx_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.999ns (27.015%)  route 2.699ns (72.985%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 7.739 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.584    -1.586    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/Q
                         net (fo=3, unplaced)         0.759    -0.371    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_ce_non_real_time.ce_predicted_i_2[1]
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.076 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/O
                         net (fo=3, unplaced)         0.920     0.844    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel_n_37
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     0.968 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/O
                         net (fo=13, unplaced)        0.499     1.467    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.591 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/O
                         net (fo=12, unplaced)        0.521     2.112    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.449 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.209    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     7.300 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.439     7.739    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[0]/C
                         clock pessimism              0.530     8.269    
                         clock uncertainty           -0.074     8.195    
                         FDRE (Setup_fdre_C_CE)      -0.202     7.993    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[0]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -2.112    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.999ns (27.015%)  route 2.699ns (72.985%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 7.739 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.584    -1.586    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/Q
                         net (fo=3, unplaced)         0.759    -0.371    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_ce_non_real_time.ce_predicted_i_2[1]
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.076 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/O
                         net (fo=3, unplaced)         0.920     0.844    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel_n_37
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     0.968 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/O
                         net (fo=13, unplaced)        0.499     1.467    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.591 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/O
                         net (fo=12, unplaced)        0.521     2.112    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.449 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.209    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     7.300 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.439     7.739    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[10]/C
                         clock pessimism              0.530     8.269    
                         clock uncertainty           -0.074     8.195    
                         FDRE (Setup_fdre_C_CE)      -0.202     7.993    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[10]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -2.112    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.999ns (27.015%)  route 2.699ns (72.985%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 7.739 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.584    -1.586    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/Q
                         net (fo=3, unplaced)         0.759    -0.371    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_ce_non_real_time.ce_predicted_i_2[1]
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.076 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/O
                         net (fo=3, unplaced)         0.920     0.844    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel_n_37
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     0.968 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/O
                         net (fo=13, unplaced)        0.499     1.467    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.591 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/O
                         net (fo=12, unplaced)        0.521     2.112    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.449 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.209    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     7.300 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.439     7.739    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[11]/C
                         clock pessimism              0.530     8.269    
                         clock uncertainty           -0.074     8.195    
                         FDRE (Setup_fdre_C_CE)      -0.202     7.993    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[11]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -2.112    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.999ns (27.015%)  route 2.699ns (72.985%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 7.739 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.584    -1.586    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/Q
                         net (fo=3, unplaced)         0.759    -0.371    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_ce_non_real_time.ce_predicted_i_2[1]
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.076 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/O
                         net (fo=3, unplaced)         0.920     0.844    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel_n_37
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     0.968 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/O
                         net (fo=13, unplaced)        0.499     1.467    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.591 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/O
                         net (fo=12, unplaced)        0.521     2.112    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.449 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.209    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     7.300 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.439     7.739    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[1]/C
                         clock pessimism              0.530     8.269    
                         clock uncertainty           -0.074     8.195    
                         FDRE (Setup_fdre_C_CE)      -0.202     7.993    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[1]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -2.112    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.999ns (27.015%)  route 2.699ns (72.985%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 7.739 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.584    -1.586    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/Q
                         net (fo=3, unplaced)         0.759    -0.371    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_ce_non_real_time.ce_predicted_i_2[1]
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.076 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/O
                         net (fo=3, unplaced)         0.920     0.844    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel_n_37
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     0.968 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/O
                         net (fo=13, unplaced)        0.499     1.467    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.591 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/O
                         net (fo=12, unplaced)        0.521     2.112    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.449 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.209    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     7.300 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.439     7.739    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[2]/C
                         clock pessimism              0.530     8.269    
                         clock uncertainty           -0.074     8.195    
                         FDRE (Setup_fdre_C_CE)      -0.202     7.993    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[2]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -2.112    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.999ns (27.015%)  route 2.699ns (72.985%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 7.739 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.584    -1.586    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/Q
                         net (fo=3, unplaced)         0.759    -0.371    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_ce_non_real_time.ce_predicted_i_2[1]
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.076 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/O
                         net (fo=3, unplaced)         0.920     0.844    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel_n_37
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     0.968 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/O
                         net (fo=13, unplaced)        0.499     1.467    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.591 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/O
                         net (fo=12, unplaced)        0.521     2.112    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.449 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.209    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     7.300 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.439     7.739    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[3]/C
                         clock pessimism              0.530     8.269    
                         clock uncertainty           -0.074     8.195    
                         FDRE (Setup_fdre_C_CE)      -0.202     7.993    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[3]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -2.112    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.999ns (27.015%)  route 2.699ns (72.985%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 7.739 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.584    -1.586    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/Q
                         net (fo=3, unplaced)         0.759    -0.371    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_ce_non_real_time.ce_predicted_i_2[1]
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.076 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/O
                         net (fo=3, unplaced)         0.920     0.844    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel_n_37
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     0.968 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/O
                         net (fo=13, unplaced)        0.499     1.467    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.591 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/O
                         net (fo=12, unplaced)        0.521     2.112    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.449 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.209    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     7.300 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.439     7.739    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[4]/C
                         clock pessimism              0.530     8.269    
                         clock uncertainty           -0.074     8.195    
                         FDRE (Setup_fdre_C_CE)      -0.202     7.993    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[4]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -2.112    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.999ns (27.015%)  route 2.699ns (72.985%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 7.739 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.584    -1.586    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/Q
                         net (fo=3, unplaced)         0.759    -0.371    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_ce_non_real_time.ce_predicted_i_2[1]
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.076 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/O
                         net (fo=3, unplaced)         0.920     0.844    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel_n_37
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     0.968 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/O
                         net (fo=13, unplaced)        0.499     1.467    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.591 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/O
                         net (fo=12, unplaced)        0.521     2.112    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.449 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.209    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     7.300 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.439     7.739    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[5]/C
                         clock pessimism              0.530     8.269    
                         clock uncertainty           -0.074     8.195    
                         FDRE (Setup_fdre_C_CE)      -0.202     7.993    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[5]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -2.112    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.999ns (27.015%)  route 2.699ns (72.985%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 7.739 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.584    -1.586    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/Q
                         net (fo=3, unplaced)         0.759    -0.371    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_ce_non_real_time.ce_predicted_i_2[1]
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.076 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/O
                         net (fo=3, unplaced)         0.920     0.844    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel_n_37
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     0.968 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/O
                         net (fo=13, unplaced)        0.499     1.467    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.591 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/O
                         net (fo=12, unplaced)        0.521     2.112    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.449 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.209    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     7.300 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.439     7.739    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
                         clock pessimism              0.530     8.269    
                         clock uncertainty           -0.074     8.195    
                         FDRE (Setup_fdre_C_CE)      -0.202     7.993    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -2.112    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@10.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.999ns (27.015%)  route 2.699ns (72.985%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.261ns = ( 7.739 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.586ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.042    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.065 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.266    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.096    -2.170 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.584    -1.586    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456    -1.130 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[6]/Q
                         net (fo=3, unplaced)         0.759    -0.371    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_ce_non_real_time.ce_predicted_i_2[1]
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/I1
                         LUT4 (Prop_lut4_I1_O)        0.295    -0.076 f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo_i_4/O
                         net (fo=3, unplaced)         0.920     0.844    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/data_out_channel_n_37
                                                                      f  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     0.968 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3/O
                         net (fo=13, unplaced)        0.499     1.467    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_3_n_0
                                                                      r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     1.591 r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1/O
                         net (fo=12, unplaced)        0.521     2.112    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining[11]_i_1_n_0
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    11.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     6.449 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760     7.209    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.091     7.300 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.439     7.739    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[7]/C
                         clock pessimism              0.530     8.269    
                         clock uncertainty           -0.074     8.195    
                         FDRE (Setup_fdre_C_CE)      -0.202     7.993    Test_Xilinx_i/xfft_0/U0/i_synth/axi_wrapper/symbols_out_remaining_reg[7]
  -------------------------------------------------------------------
                         required time                          7.993    
                         arrival time                          -2.112    
  -------------------------------------------------------------------
                         slack                                  5.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.114    -0.959    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.828 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[5].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.687    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/Q[10]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.259    -1.094    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_srl16e
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.114    -0.959    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.828 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.687    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/Q[0]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.259    -1.094    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.114    -0.959    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.828 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.687    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/Q[2]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.259    -1.094    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.114    -0.959    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.828 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.687    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/Q[4]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.259    -1.094    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.114    -0.959    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.828 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.687    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/Q[6]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.259    -1.094    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.114    -0.959    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.828 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe0_bf1_addr_gen/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.687    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/Q[8]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.259    -1.094    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.114    -0.959    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.828 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.687    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/Q[0]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.259    -1.094    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.114    -0.959    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.828 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.687    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/Q[2]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.259    -1.094    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.114    -0.959    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.828 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.687    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/Q[4]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.259    -1.094    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_Test_Xilinx_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_Test_Xilinx_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns - clk_out1_Test_Xilinx_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.131ns (48.199%)  route 0.141ns (51.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.094ns
    Source Clock Delay      (SCD):    -0.959ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.340    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.776    -1.436 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.337    -1.099    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.026    -1.073 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.114    -0.959    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/aclk
                         FDRE                                         r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.131    -0.828 r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0/Q
                         net (fo=1, unplaced)         0.141    -0.687    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/Q[6]
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.673    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.410    -1.737 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.355    -1.382    Test_Xilinx_i/clk_wiz_0/inst/clk_out1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/I
                         BUFG (Prop_bufg_I_O)         0.029    -1.353 r  Test_Xilinx_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5562, unplaced)      0.259    -1.094    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/aclk
                         SRL16E                                       r  Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism              0.280    -0.814    
                         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064    -0.750    Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Test_Xilinx_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[0].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[0].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[0].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[0].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[1].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[1].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[1].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[1].use_RAMB18.ram_2k_loop[1].SDP_RAMB18_9x2048/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[2].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_12_s6_depth_11.main_ram_loop[2].use_RAMB18.ram_2k_loop[0].SDP_RAMB18_9x2048/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360              Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_4_4/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_4_4/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_2_2/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_3_3/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750                Test_Xilinx_i/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_4_4/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Test_Xilinx_clk_wiz_0_0
  To Clock:  clkfbout_Test_Xilinx_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Test_Xilinx_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845                Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751                Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751                Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000               Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360              Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Test_Xilinx_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Test_Xilinx_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.029ns (4.511%)  route 0.614ns (95.489%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Test_Xilinx_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                f  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     5.673    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.410     3.263 f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.355     3.618    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_Test_Xilinx_clk_wiz_0_0
                                                                      f  Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/I
                         BUFG (Prop_bufg_I_O)         0.029     3.647 f  Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, unplaced)         0.259     3.906    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_buf_Test_Xilinx_clk_wiz_0_0
                         MMCME2_ADV                                   f  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Test_Xilinx_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.290ns  (logic 0.091ns (7.056%)  route 1.199ns (92.944%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Test_Xilinx_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Test_Xilinx_i/clk_wiz_0/inst/clk_in1
    W5                                                                r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/I
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  Test_Xilinx_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     1.827    Test_Xilinx_i/clk_wiz_0/inst/clk_in1_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -5.378    -3.551 r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, unplaced)         0.760    -2.791    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_Test_Xilinx_clk_wiz_0_0
                                                                      r  Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/I
                         BUFG (Prop_bufg_I_O)         0.091    -2.700 r  Test_Xilinx_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, unplaced)         0.439    -2.261    Test_Xilinx_i/clk_wiz_0/inst/clkfbout_buf_Test_Xilinx_clk_wiz_0_0
                         MMCME2_ADV                                   r  Test_Xilinx_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Setup between Clocks

----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source    | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock     | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
sys_clock | sys_clock   |         4.119 | SLOW    |               |         |               |         |               |         |
----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



