-gui
 /home/vlsi12/Desktop/EC1062/irfan_tra_ped_ctrl/7_synthesis/top_netlist.v         
 /home/vlsi12/Desktop/EC1062/irfan_tra_ped_ctrl/9_post_synthesis_GLS/3_sdf_simulation/tb.v                           
-v /home/vlsi12/Downloads/scl_pdk/stdlib/fs120/verilog/vcs_sim_model/tsl18fs120_scl.v      

-relax
-sdf_verbose
-timescale 1ns/10ps
-sdfstats stats.txt
-mess
-access +rwc
