Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri May 17 22:21:07 2024
| Host         : POWERSLAVE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cifru_control_sets_placed.rpt
| Design       : cifru
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   115 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |    12 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           10 |
| No           | No                    | Yes                    |               8 |            6 |
| No           | Yes                   | No                     |             100 |           31 |
| Yes          | No                    | No                     |              11 |            5 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+
|  mpgAddCifra/debounced                               |                                  | control/nextState[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  mpgAddCifra/debounced                               |                                  | control/nextState[1]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  mpgAddCifra/debounced                               |                                  | control/nextState[3]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  mpgAddCifra/debounced                               |                                  | control/nextState[2]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  control/nextState[0]_LDC_i_1_n_0                    |                                  | control/nextState[0]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  control/nextState[1]_LDC_i_1_n_0                    |                                  | control/nextState[1]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  control/nextState[3]_LDC_i_1_n_0                    |                                  | control/nextState[3]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  control/nextState[2]_LDC_i_1_n_0                    |                                  | control/nextState[2]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                       | mpgAddCifra/Q1_0                 |                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                       | mpgDown/Q1                       |                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                       | mpgUp/Q1                         |                                  |                1 |              1 |         1.00 |
|  control/liberOcupatLED_OBUF                         |                                  |                                  |                2 |              2 |         1.00 |
|  mpgDown/Q2_reg_0                                    | control/currentState_reg[3]_2[0] |                                  |                1 |              4 |         4.00 |
|  mpgDown/Q2_reg_0                                    | control/currentState_reg[3]_1[0] |                                  |                1 |              4 |         4.00 |
|  control/E[0]                                        |                                  |                                  |                1 |              4 |         4.00 |
|  control/currentState_reg[3]_4[0]                    |                                  |                                  |                1 |              4 |         4.00 |
|  control/currentState_reg[3]_0[0]                    |                                  |                                  |                1 |              4 |         4.00 |
|  control/currentState_reg[3]_3[0]                    |                                  |                                  |                1 |              4 |         4.00 |
|  executie/display/displayValueAtCount_reg[3]_i_2_n_0 |                                  |                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                       |                                  | reset_IBUF                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                                       |                                  |                                  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                       |                                  | mpgAddCifra/p_0_in               |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                       |                                  | mpgDown/cnt[31]_i_1__1_n_0       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                                       |                                  | mpgUp/cnt[31]_i_1__0_n_0         |                9 |             32 |         3.56 |
+------------------------------------------------------+----------------------------------+----------------------------------+------------------+----------------+--------------+


