<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICR_PENDBASER</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICR_PENDBASER, Redistributor LPI Pending Table Base Address Register</h1><p>The GICR_PENDBASER characteristics are:</p><h2>Purpose</h2>
          <p>Specifies the base address of the LPI Pending table, and the Shareability and Cacheability of accesses to the LPI Pending table.</p>
        <p>This 
        register
       is part of the GIC Redistributor registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RW</td><td>RW</td><td>RW</td></tr></table>
          <p>Having the GICR_PENDBASER OuterCache, Shareability or InnerCache fields programmed to different values on different Redistributors with <a href="ext-gicr_ctlr.html">GICR_CTLR</a>.EnableLPIs == 1 in the system is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
        
          <p>Changing GICR_PENDBASER with <a href="ext-gicr_ctlr.html">GICR_CTLR</a>.EnableLPIs == 1 is <span class="arm-defined-word">UNPREDICTABLE</span>.</p>
        <h2>Configuration</h2><p>RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.</p>
          <p>A copy of this register is provided for each Redistributor.</p>
        <h2>Attributes</h2>
          <p>GICR_PENDBASER is a 64-bit register.</p>
        <h2>Field descriptions</h2><p>The GICR_PENDBASER bit assignments are:</p><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr" colspan="1"><a href="#PTZ">PTZ</a></td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3"><a href="#OuterCache">OuterCache</a></td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="20"><a href="#Physical_Address">Physical_Address</a></td></tr><tr class="firstrow"><td class="lr" colspan="16"><a href="#Physical_Address">Physical_Address</a></td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2"><a href="#Shareability">Shareability</a></td><td class="lr" colspan="3"><a href="#InnerCache">InnerCache</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><h4 id="0">
                Bit [63]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="PTZ">PTZ, bit [62]
              </h4>
              <p>Pending Table Zero. Indicates to the Redistributor whether the LPI Pending table is zero when <a href="ext-gicr_ctlr.html">GICR_CTLR</a>.EnableLPIs == 1.</p>
            
              <p>This field is WO, and reads as 0.</p>
            <table class="valuetable"><tr><th>PTZ</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>The LPI Pending table is not zero, and contains live data.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>The LPI Pending table is zero. Software must ensure the LPI Pending table is zero before this value is written.</p>
                </td></tr></table><h4 id="0">
                Bits [61:59]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="OuterCache">OuterCache, bits [58:56]
                  </h4>
              <p>Indicates the Outer Cacheability attributes of accesses to the LPI Pending table. The possible values of this field are:</p>
            <table class="valuetable"><tr><th>OuterCache</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                  <p>Memory type defined in InnerCache field. For Normal memory, Outer Cacheability is the same as Inner Cacheability.</p>
                </td></tr><tr><td class="bitfield">001</td><td>
                  <p>Normal Outer Non-cacheable.</p>
                </td></tr><tr><td class="bitfield">010</td><td>
                  <p>Normal Outer Cacheable Read-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">011</td><td>
                  <p>Normal Outer Cacheable Read-allocate, Write-back.</p>
                </td></tr><tr><td class="bitfield">100</td><td>
                  <p>Normal Outer Cacheable Write-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">101</td><td>
                  <p>Normal Outer Cacheable Write-allocate, Write-back.</p>
                </td></tr><tr><td class="bitfield">110</td><td>
                  <p>Normal Outer Cacheable Read-allocate, Write-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">111</td><td>
                  <p>Normal Outer Cacheable Read-allocate, Write-allocate, Write-back.</p>
                </td></tr></table>
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field has a fixed value or can be programmed by software. Implementing this field with a fixed value is deprecated.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [55:52]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Physical_Address">Physical_Address, bits [51:16]
                  </h4>
              <p>Bits [51:16] of the physical address containing the LPI Pending table.</p>
            
              <p>In implementations supporting fewer than 52 bits of physical address, unimplemented upper bits are <span class="arm-defined-word">RES0</span>.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [15:12]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="Shareability">Shareability, bits [11:10]
                  </h4>
              <p>Indicates the Shareability attributes of accesses to the LPI Pending table. The possible values of this field are:</p>
            <table class="valuetable"><tr><th>Shareability</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Non-shareable.</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Inner Shareable.</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Outer Shareable.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Reserved. Treated as <span class="binarynumber">00</span>.</p>
                </td></tr></table>
              <p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether this field has a fixed value or can be programmed by software. Implementing this field with a fixed value is deprecated.</p>
            <p>When this register has an architecturally-defined reset value, if this field is implemented as an RW field, it resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="InnerCache">InnerCache, bits [9:7]
                  </h4>
              <p>Indicates the Inner Cacheability attributes of accesses to the LPI Pending table. The possible values of this field are:</p>
            <table class="valuetable"><tr><th>InnerCache</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                  <p>Device-nGnRnE.</p>
                </td></tr><tr><td class="bitfield">001</td><td>
                  <p>Normal Inner Non-cacheable.</p>
                </td></tr><tr><td class="bitfield">010</td><td>
                  <p>Normal Inner Cacheable Read-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">011</td><td>
                  <p>Normal Inner Cacheable Read-allocate, Write-back.</p>
                </td></tr><tr><td class="bitfield">100</td><td>
                  <p>Normal Inner Cacheable Write-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">101</td><td>
                  <p>Normal Inner Cacheable Write-allocate, Write-back.</p>
                </td></tr><tr><td class="bitfield">110</td><td>
                  <p>Normal Inner Cacheable Read-allocate, Write-allocate, Write-through.</p>
                </td></tr><tr><td class="bitfield">111</td><td>
                  <p>Normal Inner Cacheable Read-allocate, Write-allocate, Write-back.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to a value that is architecturally <span class="arm-defined-word">UNKNOWN</span>.</p><h4 id="0">
                Bits [6:0]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h2>Accessing the GICR_PENDBASER</h2><p>GICR_PENDBASER can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th></tr><tr><td>GIC Redistributor</td><td>RD_base</td><td><span class="hexnumber">0x0078</span>-<span class="hexnumber">0x007C</span></td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright Â© 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
