INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:28:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        7.283ns  (logic 2.265ns (31.098%)  route 5.018ns (68.902%))
  Logic Levels:           22  (CARRY4=11 LUT3=4 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2483, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X43Y78         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=51, routed)          0.448     1.172    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X42Y79         LUT5 (Prop_lut5_I0_O)        0.043     1.215 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.215    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.453 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.453    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X42Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.503 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.503    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X42Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.553 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.553    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X42Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.603 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.603    lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.653 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.653    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.703 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.703    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     1.811 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[2]
                         net (fo=6, routed)           0.237     2.049    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_5
    SLICE_X43Y84         LUT3 (Prop_lut3_I0_O)        0.126     2.175 r  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_15/O
                         net (fo=33, routed)          0.651     2.826    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_10
    SLICE_X37Y82         LUT6 (Prop_lut6_I2_O)        0.043     2.869 r  lsq1/handshake_lsq_lsq1_core/dataReg[22]_i_6/O
                         net (fo=1, routed)           0.338     3.207    lsq1/handshake_lsq_lsq1_core/dataReg[22]_i_6_n_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I4_O)        0.043     3.250 r  lsq1/handshake_lsq_lsq1_core/dataReg[22]_i_1/O
                         net (fo=2, routed)           0.551     3.801    load2/data_tehb/control/EffSub_c1_reg[22]
    SLICE_X48Y83         LUT3 (Prop_lut3_I2_O)        0.053     3.854 r  load2/data_tehb/control/ltOp_carry_i_10/O
                         net (fo=11, routed)          0.587     4.441    load2/data_tehb/control/ltOp_carry_i_10_n_0
    SLICE_X49Y84         LUT6 (Prop_lut6_I3_O)        0.131     4.572 f  load2/data_tehb/control/ltOp_carry__2_i_33/O
                         net (fo=1, routed)           0.383     4.955    load2/data_tehb/control/ltOp_carry__2_i_33_n_0
    SLICE_X49Y87         LUT6 (Prop_lut6_I4_O)        0.043     4.998 r  load2/data_tehb/control/ltOp_carry__2_i_10/O
                         net (fo=5, routed)           0.221     5.219    load1/data_tehb/control/signR_c1_reg_0
    SLICE_X48Y88         LUT3 (Prop_lut3_I1_O)        0.043     5.262 r  load1/data_tehb/control/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.262    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X48Y88         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.449 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.449    addf0/operator/ltOp_carry__2_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.576 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=78, routed)          0.545     6.121    load2/data_tehb/control/CO[0]
    SLICE_X47Y87         LUT4 (Prop_lut4_I3_O)        0.140     6.261 r  load2/data_tehb/control/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.261    addf0/operator/ps_c1_reg[3][1]
    SLICE_X47Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.206     6.467 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.467    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     6.574 r  addf0/operator/_inferred__1/i__carry__0/O[2]
                         net (fo=5, routed)           0.456     7.030    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[2]
    SLICE_X46Y87         LUT5 (Prop_lut5_I1_O)        0.118     7.148 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.227     7.375    load2/data_tehb/control/level4_c1_reg[9]_0
    SLICE_X45Y87         LUT3 (Prop_lut3_I1_O)        0.043     7.418 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.373     7.791    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X45Y86         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=2483, unset)         0.483     8.683    addf0/operator/RightShifterComponent/clk
    SLICE_X45Y86         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
    SLICE_X45Y86         FDRE (Setup_fdre_C_R)       -0.295     8.352    addf0/operator/RightShifterComponent/level4_c1_reg[15]
  -------------------------------------------------------------------
                         required time                          8.352    
                         arrival time                          -7.791    
  -------------------------------------------------------------------
                         slack                                  0.561    




