
gpio.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000414c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080042fc  080042fc  000142fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004374  08004374  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08004374  08004374  00014374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800437c  0800437c  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800437c  0800437c  0001437c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004380  08004380  00014380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004384  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          0000090c  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000974  20000974  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000ea1a  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000020d4  00000000  00000000  0002eaf5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000c20  00000000  00000000  00030bd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 0000094c  00000000  00000000  000317f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00025297  00000000  00000000  0003213c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000e20b  00000000  00000000  000573d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000dbf5a  00000000  00000000  000655de  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00003a14  00000000  00000000  00141538  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004f  00000000  00000000  00144f4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000068 	.word	0x20000068
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080042e4 	.word	0x080042e4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	080042e4 	.word	0x080042e4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b970 	b.w	8000588 <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	460d      	mov	r5, r1
 80002c8:	4604      	mov	r4, r0
 80002ca:	460f      	mov	r7, r1
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d14a      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002d0:	428a      	cmp	r2, r1
 80002d2:	4694      	mov	ip, r2
 80002d4:	d965      	bls.n	80003a2 <__udivmoddi4+0xe2>
 80002d6:	fab2 f382 	clz	r3, r2
 80002da:	b143      	cbz	r3, 80002ee <__udivmoddi4+0x2e>
 80002dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002e0:	f1c3 0220 	rsb	r2, r3, #32
 80002e4:	409f      	lsls	r7, r3
 80002e6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ea:	4317      	orrs	r7, r2
 80002ec:	409c      	lsls	r4, r3
 80002ee:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002f2:	fa1f f58c 	uxth.w	r5, ip
 80002f6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002fa:	0c22      	lsrs	r2, r4, #16
 80002fc:	fb0e 7711 	mls	r7, lr, r1, r7
 8000300:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000304:	fb01 f005 	mul.w	r0, r1, r5
 8000308:	4290      	cmp	r0, r2
 800030a:	d90a      	bls.n	8000322 <__udivmoddi4+0x62>
 800030c:	eb1c 0202 	adds.w	r2, ip, r2
 8000310:	f101 37ff 	add.w	r7, r1, #4294967295
 8000314:	f080 811c 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000318:	4290      	cmp	r0, r2
 800031a:	f240 8119 	bls.w	8000550 <__udivmoddi4+0x290>
 800031e:	3902      	subs	r1, #2
 8000320:	4462      	add	r2, ip
 8000322:	1a12      	subs	r2, r2, r0
 8000324:	b2a4      	uxth	r4, r4
 8000326:	fbb2 f0fe 	udiv	r0, r2, lr
 800032a:	fb0e 2210 	mls	r2, lr, r0, r2
 800032e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000332:	fb00 f505 	mul.w	r5, r0, r5
 8000336:	42a5      	cmp	r5, r4
 8000338:	d90a      	bls.n	8000350 <__udivmoddi4+0x90>
 800033a:	eb1c 0404 	adds.w	r4, ip, r4
 800033e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000342:	f080 8107 	bcs.w	8000554 <__udivmoddi4+0x294>
 8000346:	42a5      	cmp	r5, r4
 8000348:	f240 8104 	bls.w	8000554 <__udivmoddi4+0x294>
 800034c:	4464      	add	r4, ip
 800034e:	3802      	subs	r0, #2
 8000350:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000354:	1b64      	subs	r4, r4, r5
 8000356:	2100      	movs	r1, #0
 8000358:	b11e      	cbz	r6, 8000362 <__udivmoddi4+0xa2>
 800035a:	40dc      	lsrs	r4, r3
 800035c:	2300      	movs	r3, #0
 800035e:	e9c6 4300 	strd	r4, r3, [r6]
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d908      	bls.n	800037c <__udivmoddi4+0xbc>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80ed 	beq.w	800054a <__udivmoddi4+0x28a>
 8000370:	2100      	movs	r1, #0
 8000372:	e9c6 0500 	strd	r0, r5, [r6]
 8000376:	4608      	mov	r0, r1
 8000378:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037c:	fab3 f183 	clz	r1, r3
 8000380:	2900      	cmp	r1, #0
 8000382:	d149      	bne.n	8000418 <__udivmoddi4+0x158>
 8000384:	42ab      	cmp	r3, r5
 8000386:	d302      	bcc.n	800038e <__udivmoddi4+0xce>
 8000388:	4282      	cmp	r2, r0
 800038a:	f200 80f8 	bhi.w	800057e <__udivmoddi4+0x2be>
 800038e:	1a84      	subs	r4, r0, r2
 8000390:	eb65 0203 	sbc.w	r2, r5, r3
 8000394:	2001      	movs	r0, #1
 8000396:	4617      	mov	r7, r2
 8000398:	2e00      	cmp	r6, #0
 800039a:	d0e2      	beq.n	8000362 <__udivmoddi4+0xa2>
 800039c:	e9c6 4700 	strd	r4, r7, [r6]
 80003a0:	e7df      	b.n	8000362 <__udivmoddi4+0xa2>
 80003a2:	b902      	cbnz	r2, 80003a6 <__udivmoddi4+0xe6>
 80003a4:	deff      	udf	#255	; 0xff
 80003a6:	fab2 f382 	clz	r3, r2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	f040 8090 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b0:	1a8a      	subs	r2, r1, r2
 80003b2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003b6:	fa1f fe8c 	uxth.w	lr, ip
 80003ba:	2101      	movs	r1, #1
 80003bc:	fbb2 f5f7 	udiv	r5, r2, r7
 80003c0:	fb07 2015 	mls	r0, r7, r5, r2
 80003c4:	0c22      	lsrs	r2, r4, #16
 80003c6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ca:	fb0e f005 	mul.w	r0, lr, r5
 80003ce:	4290      	cmp	r0, r2
 80003d0:	d908      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d2:	eb1c 0202 	adds.w	r2, ip, r2
 80003d6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4290      	cmp	r0, r2
 80003de:	f200 80cb 	bhi.w	8000578 <__udivmoddi4+0x2b8>
 80003e2:	4645      	mov	r5, r8
 80003e4:	1a12      	subs	r2, r2, r0
 80003e6:	b2a4      	uxth	r4, r4
 80003e8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003ec:	fb07 2210 	mls	r2, r7, r0, r2
 80003f0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003f4:	fb0e fe00 	mul.w	lr, lr, r0
 80003f8:	45a6      	cmp	lr, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x14e>
 80003fc:	eb1c 0404 	adds.w	r4, ip, r4
 8000400:	f100 32ff 	add.w	r2, r0, #4294967295
 8000404:	d202      	bcs.n	800040c <__udivmoddi4+0x14c>
 8000406:	45a6      	cmp	lr, r4
 8000408:	f200 80bb 	bhi.w	8000582 <__udivmoddi4+0x2c2>
 800040c:	4610      	mov	r0, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000416:	e79f      	b.n	8000358 <__udivmoddi4+0x98>
 8000418:	f1c1 0720 	rsb	r7, r1, #32
 800041c:	408b      	lsls	r3, r1
 800041e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000422:	ea4c 0c03 	orr.w	ip, ip, r3
 8000426:	fa05 f401 	lsl.w	r4, r5, r1
 800042a:	fa20 f307 	lsr.w	r3, r0, r7
 800042e:	40fd      	lsrs	r5, r7
 8000430:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000434:	4323      	orrs	r3, r4
 8000436:	fbb5 f8f9 	udiv	r8, r5, r9
 800043a:	fa1f fe8c 	uxth.w	lr, ip
 800043e:	fb09 5518 	mls	r5, r9, r8, r5
 8000442:	0c1c      	lsrs	r4, r3, #16
 8000444:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000448:	fb08 f50e 	mul.w	r5, r8, lr
 800044c:	42a5      	cmp	r5, r4
 800044e:	fa02 f201 	lsl.w	r2, r2, r1
 8000452:	fa00 f001 	lsl.w	r0, r0, r1
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1c 0404 	adds.w	r4, ip, r4
 800045c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000460:	f080 8088 	bcs.w	8000574 <__udivmoddi4+0x2b4>
 8000464:	42a5      	cmp	r5, r4
 8000466:	f240 8085 	bls.w	8000574 <__udivmoddi4+0x2b4>
 800046a:	f1a8 0802 	sub.w	r8, r8, #2
 800046e:	4464      	add	r4, ip
 8000470:	1b64      	subs	r4, r4, r5
 8000472:	b29d      	uxth	r5, r3
 8000474:	fbb4 f3f9 	udiv	r3, r4, r9
 8000478:	fb09 4413 	mls	r4, r9, r3, r4
 800047c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000480:	fb03 fe0e 	mul.w	lr, r3, lr
 8000484:	45a6      	cmp	lr, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000490:	d26c      	bcs.n	800056c <__udivmoddi4+0x2ac>
 8000492:	45a6      	cmp	lr, r4
 8000494:	d96a      	bls.n	800056c <__udivmoddi4+0x2ac>
 8000496:	3b02      	subs	r3, #2
 8000498:	4464      	add	r4, ip
 800049a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800049e:	fba3 9502 	umull	r9, r5, r3, r2
 80004a2:	eba4 040e 	sub.w	r4, r4, lr
 80004a6:	42ac      	cmp	r4, r5
 80004a8:	46c8      	mov	r8, r9
 80004aa:	46ae      	mov	lr, r5
 80004ac:	d356      	bcc.n	800055c <__udivmoddi4+0x29c>
 80004ae:	d053      	beq.n	8000558 <__udivmoddi4+0x298>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x208>
 80004b2:	ebb0 0208 	subs.w	r2, r0, r8
 80004b6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40ca      	lsrs	r2, r1
 80004c0:	40cc      	lsrs	r4, r1
 80004c2:	4317      	orrs	r7, r2
 80004c4:	e9c6 7400 	strd	r7, r4, [r6]
 80004c8:	4618      	mov	r0, r3
 80004ca:	2100      	movs	r1, #0
 80004cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004d0:	f1c3 0120 	rsb	r1, r3, #32
 80004d4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004d8:	fa20 f201 	lsr.w	r2, r0, r1
 80004dc:	fa25 f101 	lsr.w	r1, r5, r1
 80004e0:	409d      	lsls	r5, r3
 80004e2:	432a      	orrs	r2, r5
 80004e4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e8:	fa1f fe8c 	uxth.w	lr, ip
 80004ec:	fbb1 f0f7 	udiv	r0, r1, r7
 80004f0:	fb07 1510 	mls	r5, r7, r0, r1
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004fa:	fb00 f50e 	mul.w	r5, r0, lr
 80004fe:	428d      	cmp	r5, r1
 8000500:	fa04 f403 	lsl.w	r4, r4, r3
 8000504:	d908      	bls.n	8000518 <__udivmoddi4+0x258>
 8000506:	eb1c 0101 	adds.w	r1, ip, r1
 800050a:	f100 38ff 	add.w	r8, r0, #4294967295
 800050e:	d22f      	bcs.n	8000570 <__udivmoddi4+0x2b0>
 8000510:	428d      	cmp	r5, r1
 8000512:	d92d      	bls.n	8000570 <__udivmoddi4+0x2b0>
 8000514:	3802      	subs	r0, #2
 8000516:	4461      	add	r1, ip
 8000518:	1b49      	subs	r1, r1, r5
 800051a:	b292      	uxth	r2, r2
 800051c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000520:	fb07 1115 	mls	r1, r7, r5, r1
 8000524:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000528:	fb05 f10e 	mul.w	r1, r5, lr
 800052c:	4291      	cmp	r1, r2
 800052e:	d908      	bls.n	8000542 <__udivmoddi4+0x282>
 8000530:	eb1c 0202 	adds.w	r2, ip, r2
 8000534:	f105 38ff 	add.w	r8, r5, #4294967295
 8000538:	d216      	bcs.n	8000568 <__udivmoddi4+0x2a8>
 800053a:	4291      	cmp	r1, r2
 800053c:	d914      	bls.n	8000568 <__udivmoddi4+0x2a8>
 800053e:	3d02      	subs	r5, #2
 8000540:	4462      	add	r2, ip
 8000542:	1a52      	subs	r2, r2, r1
 8000544:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000548:	e738      	b.n	80003bc <__udivmoddi4+0xfc>
 800054a:	4631      	mov	r1, r6
 800054c:	4630      	mov	r0, r6
 800054e:	e708      	b.n	8000362 <__udivmoddi4+0xa2>
 8000550:	4639      	mov	r1, r7
 8000552:	e6e6      	b.n	8000322 <__udivmoddi4+0x62>
 8000554:	4610      	mov	r0, r2
 8000556:	e6fb      	b.n	8000350 <__udivmoddi4+0x90>
 8000558:	4548      	cmp	r0, r9
 800055a:	d2a9      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 800055c:	ebb9 0802 	subs.w	r8, r9, r2
 8000560:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000564:	3b01      	subs	r3, #1
 8000566:	e7a3      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000568:	4645      	mov	r5, r8
 800056a:	e7ea      	b.n	8000542 <__udivmoddi4+0x282>
 800056c:	462b      	mov	r3, r5
 800056e:	e794      	b.n	800049a <__udivmoddi4+0x1da>
 8000570:	4640      	mov	r0, r8
 8000572:	e7d1      	b.n	8000518 <__udivmoddi4+0x258>
 8000574:	46d0      	mov	r8, sl
 8000576:	e77b      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000578:	3d02      	subs	r5, #2
 800057a:	4462      	add	r2, ip
 800057c:	e732      	b.n	80003e4 <__udivmoddi4+0x124>
 800057e:	4608      	mov	r0, r1
 8000580:	e70a      	b.n	8000398 <__udivmoddi4+0xd8>
 8000582:	4464      	add	r4, ip
 8000584:	3802      	subs	r0, #2
 8000586:	e742      	b.n	800040e <__udivmoddi4+0x14e>

08000588 <__aeabi_idiv0>:
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <LD1_Toggle>:
LED_TOGGLE_T gLedObj[D_LED_MAX]; //3개의 LED의 토글 동작을 관리할배열 선언


// LD1 LED 토글 함수
void LD1_Toggle(void *pArg, uint8_t op)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b084      	sub	sp, #16
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
 8000594:	460b      	mov	r3, r1
 8000596:	70fb      	strb	r3, [r7, #3]
  LED_TOGGLE_T *p = (LED_TOGGLE_T *)pArg;
 8000598:	687b      	ldr	r3, [r7, #4]
 800059a:	60fb      	str	r3, [r7, #12]
  if (op == 1) {
 800059c:	78fb      	ldrb	r3, [r7, #3]
 800059e:	2b01      	cmp	r3, #1
 80005a0:	d115      	bne.n	80005ce <LD1_Toggle+0x42>
    uint32_t curr = HAL_GetTick();
 80005a2:	f000 fdd1 	bl	8001148 <HAL_GetTick>
 80005a6:	60b8      	str	r0, [r7, #8]

    if (curr - p->prev > D_TIME_MAX) {
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	68ba      	ldr	r2, [r7, #8]
 80005ae:	1ad3      	subs	r3, r2, r3
 80005b0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80005b4:	d916      	bls.n	80005e4 <LD1_Toggle+0x58>
      HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 80005b6:	2101      	movs	r1, #1
 80005b8:	480c      	ldr	r0, [pc, #48]	; (80005ec <LD1_Toggle+0x60>)
 80005ba:	f001 fbc8 	bl	8001d4e <HAL_GPIO_TogglePin>
      p->prev = curr;
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	68ba      	ldr	r2, [r7, #8]
 80005c2:	601a      	str	r2, [r3, #0]
      printf("%s\r\n", __func__);
 80005c4:	490a      	ldr	r1, [pc, #40]	; (80005f0 <LD1_Toggle+0x64>)
 80005c6:	480b      	ldr	r0, [pc, #44]	; (80005f4 <LD1_Toggle+0x68>)
 80005c8:	f003 f816 	bl	80035f8 <iprintf>
    }
  } else {
    HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
  }
}
 80005cc:	e00a      	b.n	80005e4 <LD1_Toggle+0x58>
    HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005ce:	2200      	movs	r2, #0
 80005d0:	2180      	movs	r1, #128	; 0x80
 80005d2:	4806      	ldr	r0, [pc, #24]	; (80005ec <LD1_Toggle+0x60>)
 80005d4:	f001 fba2 	bl	8001d1c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80005d8:	2200      	movs	r2, #0
 80005da:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80005de:	4803      	ldr	r0, [pc, #12]	; (80005ec <LD1_Toggle+0x60>)
 80005e0:	f001 fb9c 	bl	8001d1c <HAL_GPIO_WritePin>
}
 80005e4:	bf00      	nop
 80005e6:	3710      	adds	r7, #16
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}
 80005ec:	40020400 	.word	0x40020400
 80005f0:	08004304 	.word	0x08004304
 80005f4:	080042fc 	.word	0x080042fc

080005f8 <LD2_Toggle>:

// LD2 LED 토글 함수
void LD2_Toggle(void *pArg, uint8_t op)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b084      	sub	sp, #16
 80005fc:	af00      	add	r7, sp, #0
 80005fe:	6078      	str	r0, [r7, #4]
 8000600:	460b      	mov	r3, r1
 8000602:	70fb      	strb	r3, [r7, #3]
  LED_TOGGLE_T *p = (LED_TOGGLE_T *)pArg;
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	60fb      	str	r3, [r7, #12]
  if (op == 1) {
 8000608:	78fb      	ldrb	r3, [r7, #3]
 800060a:	2b01      	cmp	r3, #1
 800060c:	d115      	bne.n	800063a <LD2_Toggle+0x42>
    uint32_t curr = HAL_GetTick();
 800060e:	f000 fd9b 	bl	8001148 <HAL_GetTick>
 8000612:	60b8      	str	r0, [r7, #8]

    if (curr - p->prev > D_TIME_MAX) {
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	68ba      	ldr	r2, [r7, #8]
 800061a:	1ad3      	subs	r3, r2, r3
 800061c:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8000620:	d916      	bls.n	8000650 <LD2_Toggle+0x58>
      HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000622:	2180      	movs	r1, #128	; 0x80
 8000624:	480c      	ldr	r0, [pc, #48]	; (8000658 <LD2_Toggle+0x60>)
 8000626:	f001 fb92 	bl	8001d4e <HAL_GPIO_TogglePin>
      p->prev = curr;
 800062a:	68fb      	ldr	r3, [r7, #12]
 800062c:	68ba      	ldr	r2, [r7, #8]
 800062e:	601a      	str	r2, [r3, #0]
      printf("%s\r\n", __func__);
 8000630:	490a      	ldr	r1, [pc, #40]	; (800065c <LD2_Toggle+0x64>)
 8000632:	480b      	ldr	r0, [pc, #44]	; (8000660 <LD2_Toggle+0x68>)
 8000634:	f002 ffe0 	bl	80035f8 <iprintf>
    }
  } else {
    HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
  }
}
 8000638:	e00a      	b.n	8000650 <LD2_Toggle+0x58>
    HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 800063a:	2200      	movs	r2, #0
 800063c:	2101      	movs	r1, #1
 800063e:	4806      	ldr	r0, [pc, #24]	; (8000658 <LD2_Toggle+0x60>)
 8000640:	f001 fb6c 	bl	8001d1c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 8000644:	2200      	movs	r2, #0
 8000646:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800064a:	4803      	ldr	r0, [pc, #12]	; (8000658 <LD2_Toggle+0x60>)
 800064c:	f001 fb66 	bl	8001d1c <HAL_GPIO_WritePin>
}
 8000650:	bf00      	nop
 8000652:	3710      	adds	r7, #16
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	40020400 	.word	0x40020400
 800065c:	08004310 	.word	0x08004310
 8000660:	080042fc 	.word	0x080042fc

08000664 <LD3_Toggle>:

// LD3 LED 토글 함수
void LD3_Toggle(void *pArg, uint8_t op)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
 800066c:	460b      	mov	r3, r1
 800066e:	70fb      	strb	r3, [r7, #3]
  LED_TOGGLE_T *p = (LED_TOGGLE_T *)pArg;
 8000670:	687b      	ldr	r3, [r7, #4]
 8000672:	60fb      	str	r3, [r7, #12]

  if (op == 1) {
 8000674:	78fb      	ldrb	r3, [r7, #3]
 8000676:	2b01      	cmp	r3, #1
 8000678:	d116      	bne.n	80006a8 <LD3_Toggle+0x44>
    uint32_t curr = HAL_GetTick();
 800067a:	f000 fd65 	bl	8001148 <HAL_GetTick>
 800067e:	60b8      	str	r0, [r7, #8]
    if (curr - p->prev > D_TIME_MAX) {
 8000680:	68fb      	ldr	r3, [r7, #12]
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	68ba      	ldr	r2, [r7, #8]
 8000686:	1ad3      	subs	r3, r2, r3
 8000688:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800068c:	d916      	bls.n	80006bc <LD3_Toggle+0x58>
      HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800068e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000692:	480c      	ldr	r0, [pc, #48]	; (80006c4 <LD3_Toggle+0x60>)
 8000694:	f001 fb5b 	bl	8001d4e <HAL_GPIO_TogglePin>
      p->prev = curr;
 8000698:	68fb      	ldr	r3, [r7, #12]
 800069a:	68ba      	ldr	r2, [r7, #8]
 800069c:	601a      	str	r2, [r3, #0]
      printf("%s\r\n", __func__);
 800069e:	490a      	ldr	r1, [pc, #40]	; (80006c8 <LD3_Toggle+0x64>)
 80006a0:	480a      	ldr	r0, [pc, #40]	; (80006cc <LD3_Toggle+0x68>)
 80006a2:	f002 ffa9 	bl	80035f8 <iprintf>
    }
  } else {
    HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
    HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
  }
}
 80006a6:	e009      	b.n	80006bc <LD3_Toggle+0x58>
    HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin, GPIO_PIN_RESET);
 80006a8:	2200      	movs	r2, #0
 80006aa:	2101      	movs	r1, #1
 80006ac:	4805      	ldr	r0, [pc, #20]	; (80006c4 <LD3_Toggle+0x60>)
 80006ae:	f001 fb35 	bl	8001d1c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80006b2:	2200      	movs	r2, #0
 80006b4:	2180      	movs	r1, #128	; 0x80
 80006b6:	4803      	ldr	r0, [pc, #12]	; (80006c4 <LD3_Toggle+0x60>)
 80006b8:	f001 fb30 	bl	8001d1c <HAL_GPIO_WritePin>
}
 80006bc:	bf00      	nop
 80006be:	3710      	adds	r7, #16
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	40020400 	.word	0x40020400
 80006c8:	0800431c 	.word	0x0800431c
 80006cc:	080042fc 	.word	0x080042fc

080006d0 <app_init>:

void app_init(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b083      	sub	sp, #12
 80006d4:	af00      	add	r7, sp, #0
  // LED 토글 함수 및 구조체 초기화
  gLedObj[0].cbf = LD1_Toggle;
 80006d6:	4b10      	ldr	r3, [pc, #64]	; (8000718 <app_init+0x48>)
 80006d8:	4a10      	ldr	r2, [pc, #64]	; (800071c <app_init+0x4c>)
 80006da:	605a      	str	r2, [r3, #4]
  gLedObj[1].cbf = LD2_Toggle;
 80006dc:	4b0e      	ldr	r3, [pc, #56]	; (8000718 <app_init+0x48>)
 80006de:	4a10      	ldr	r2, [pc, #64]	; (8000720 <app_init+0x50>)
 80006e0:	60da      	str	r2, [r3, #12]
  gLedObj[2].cbf = LD3_Toggle;
 80006e2:	4b0d      	ldr	r3, [pc, #52]	; (8000718 <app_init+0x48>)
 80006e4:	4a0f      	ldr	r2, [pc, #60]	; (8000724 <app_init+0x54>)
 80006e6:	615a      	str	r2, [r3, #20]

  for (uint8_t i=0; i<D_LED_MAX; i++) {
 80006e8:	2300      	movs	r3, #0
 80006ea:	71fb      	strb	r3, [r7, #7]
 80006ec:	e00a      	b.n	8000704 <app_init+0x34>
    if (gLedObj[i].cbf == NULL) while (1); //TOGGLE 함수 할당이 되었는지 확인
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	4a09      	ldr	r2, [pc, #36]	; (8000718 <app_init+0x48>)
 80006f2:	00db      	lsls	r3, r3, #3
 80006f4:	4413      	add	r3, r2
 80006f6:	685b      	ldr	r3, [r3, #4]
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d100      	bne.n	80006fe <app_init+0x2e>
 80006fc:	e7fe      	b.n	80006fc <app_init+0x2c>
  for (uint8_t i=0; i<D_LED_MAX; i++) {
 80006fe:	79fb      	ldrb	r3, [r7, #7]
 8000700:	3301      	adds	r3, #1
 8000702:	71fb      	strb	r3, [r7, #7]
 8000704:	79fb      	ldrb	r3, [r7, #7]
 8000706:	2b02      	cmp	r3, #2
 8000708:	d9f1      	bls.n	80006ee <app_init+0x1e>
  } //할당 되지 않았을 경우 while문 종료
}
 800070a:	bf00      	nop
 800070c:	bf00      	nop
 800070e:	370c      	adds	r7, #12
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr
 8000718:	20000088 	.word	0x20000088
 800071c:	0800058d 	.word	0x0800058d
 8000720:	080005f9 	.word	0x080005f9
 8000724:	08000665 	.word	0x08000665

08000728 <app>:

void app(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
  uint8_t state = 0;
 800072e:	2300      	movs	r3, #0
 8000730:	71fb      	strb	r3, [r7, #7]
  app_init();
 8000732:	f7ff ffcd 	bl	80006d0 <app_init>

  while (1)
  {
     if (exti_flag == true) {
 8000736:	4b16      	ldr	r3, [pc, #88]	; (8000790 <app+0x68>)
 8000738:	781b      	ldrb	r3, [r3, #0]
 800073a:	2b00      	cmp	r3, #0
 800073c:	d01b      	beq.n	8000776 <app+0x4e>
       exti_flag = false;
 800073e:	4b14      	ldr	r3, [pc, #80]	; (8000790 <app+0x68>)
 8000740:	2200      	movs	r2, #0
 8000742:	701a      	strb	r2, [r3, #0]
       state++;
 8000744:	79fb      	ldrb	r3, [r7, #7]
 8000746:	3301      	adds	r3, #1
 8000748:	71fb      	strb	r3, [r7, #7]
       state %= D_LED_MAX;
 800074a:	79fa      	ldrb	r2, [r7, #7]
 800074c:	4b11      	ldr	r3, [pc, #68]	; (8000794 <app+0x6c>)
 800074e:	fba3 1302 	umull	r1, r3, r3, r2
 8000752:	0859      	lsrs	r1, r3, #1
 8000754:	460b      	mov	r3, r1
 8000756:	005b      	lsls	r3, r3, #1
 8000758:	440b      	add	r3, r1
 800075a:	1ad3      	subs	r3, r2, r3
 800075c:	71fb      	strb	r3, [r7, #7]
       gLedObj[state].cbf((void *)&gLedObj[state], 0);
 800075e:	79fb      	ldrb	r3, [r7, #7]
 8000760:	4a0d      	ldr	r2, [pc, #52]	; (8000798 <app+0x70>)
 8000762:	00db      	lsls	r3, r3, #3
 8000764:	4413      	add	r3, r2
 8000766:	685b      	ldr	r3, [r3, #4]
 8000768:	79fa      	ldrb	r2, [r7, #7]
 800076a:	00d2      	lsls	r2, r2, #3
 800076c:	490a      	ldr	r1, [pc, #40]	; (8000798 <app+0x70>)
 800076e:	440a      	add	r2, r1
 8000770:	2100      	movs	r1, #0
 8000772:	4610      	mov	r0, r2
 8000774:	4798      	blx	r3
       //1.gLedObj[state], 증가된 매개변수에 해당하는 함수와
       //2.먼저 0을 전달하여 다른 LED를 종료시킴
     }
     gLedObj[state].cbf((void *)&gLedObj[state], 1);
 8000776:	79fb      	ldrb	r3, [r7, #7]
 8000778:	4a07      	ldr	r2, [pc, #28]	; (8000798 <app+0x70>)
 800077a:	00db      	lsls	r3, r3, #3
 800077c:	4413      	add	r3, r2
 800077e:	685b      	ldr	r3, [r3, #4]
 8000780:	79fa      	ldrb	r2, [r7, #7]
 8000782:	00d2      	lsls	r2, r2, #3
 8000784:	4904      	ldr	r1, [pc, #16]	; (8000798 <app+0x70>)
 8000786:	440a      	add	r2, r1
 8000788:	2101      	movs	r1, #1
 800078a:	4610      	mov	r0, r2
 800078c:	4798      	blx	r3
     if (exti_flag == true) {
 800078e:	e7d2      	b.n	8000736 <app+0xe>
 8000790:	20000084 	.word	0x20000084
 8000794:	aaaaaaab 	.word	0xaaaaaaab
 8000798:	20000088 	.word	0x20000088

0800079c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007a0:	f000 fc6c 	bl	800107c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007a4:	f000 f80c 	bl	80007c0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007a8:	f000 f91a 	bl	80009e0 <MX_GPIO_Init>
  MX_ETH_Init();
 80007ac:	f000 f872 	bl	8000894 <MX_ETH_Init>
  MX_USART3_UART_Init();
 80007b0:	f000 f8be 	bl	8000930 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80007b4:	f000 f8e6 	bl	8000984 <MX_USB_OTG_FS_PCD_Init>
  /* USER CODE BEGIN 2 */
  app();
 80007b8:	f7ff ffb6 	bl	8000728 <app>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007bc:	e7fe      	b.n	80007bc <main+0x20>
	...

080007c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b094      	sub	sp, #80	; 0x50
 80007c4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007c6:	f107 0320 	add.w	r3, r7, #32
 80007ca:	2230      	movs	r2, #48	; 0x30
 80007cc:	2100      	movs	r1, #0
 80007ce:	4618      	mov	r0, r3
 80007d0:	f002 ff67 	bl	80036a2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d4:	f107 030c 	add.w	r3, r7, #12
 80007d8:	2200      	movs	r2, #0
 80007da:	601a      	str	r2, [r3, #0]
 80007dc:	605a      	str	r2, [r3, #4]
 80007de:	609a      	str	r2, [r3, #8]
 80007e0:	60da      	str	r2, [r3, #12]
 80007e2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007e4:	2300      	movs	r3, #0
 80007e6:	60bb      	str	r3, [r7, #8]
 80007e8:	4b28      	ldr	r3, [pc, #160]	; (800088c <SystemClock_Config+0xcc>)
 80007ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007ec:	4a27      	ldr	r2, [pc, #156]	; (800088c <SystemClock_Config+0xcc>)
 80007ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007f2:	6413      	str	r3, [r2, #64]	; 0x40
 80007f4:	4b25      	ldr	r3, [pc, #148]	; (800088c <SystemClock_Config+0xcc>)
 80007f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007fc:	60bb      	str	r3, [r7, #8]
 80007fe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000800:	2300      	movs	r3, #0
 8000802:	607b      	str	r3, [r7, #4]
 8000804:	4b22      	ldr	r3, [pc, #136]	; (8000890 <SystemClock_Config+0xd0>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	4a21      	ldr	r2, [pc, #132]	; (8000890 <SystemClock_Config+0xd0>)
 800080a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800080e:	6013      	str	r3, [r2, #0]
 8000810:	4b1f      	ldr	r3, [pc, #124]	; (8000890 <SystemClock_Config+0xd0>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000818:	607b      	str	r3, [r7, #4]
 800081a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800081c:	2301      	movs	r3, #1
 800081e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000820:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000824:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000826:	2302      	movs	r3, #2
 8000828:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800082a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800082e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000830:	2304      	movs	r3, #4
 8000832:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000834:	23a8      	movs	r3, #168	; 0xa8
 8000836:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000838:	2302      	movs	r3, #2
 800083a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800083c:	2307      	movs	r3, #7
 800083e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000840:	f107 0320 	add.w	r3, r7, #32
 8000844:	4618      	mov	r0, r3
 8000846:	f001 fbb9 	bl	8001fbc <HAL_RCC_OscConfig>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000850:	f000 f974 	bl	8000b3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000854:	230f      	movs	r3, #15
 8000856:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000858:	2302      	movs	r3, #2
 800085a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800085c:	2300      	movs	r3, #0
 800085e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000860:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000864:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000866:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800086a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800086c:	f107 030c 	add.w	r3, r7, #12
 8000870:	2105      	movs	r1, #5
 8000872:	4618      	mov	r0, r3
 8000874:	f001 fe1a 	bl	80024ac <HAL_RCC_ClockConfig>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800087e:	f000 f95d 	bl	8000b3c <Error_Handler>
  }
}
 8000882:	bf00      	nop
 8000884:	3750      	adds	r7, #80	; 0x50
 8000886:	46bd      	mov	sp, r7
 8000888:	bd80      	pop	{r7, pc}
 800088a:	bf00      	nop
 800088c:	40023800 	.word	0x40023800
 8000890:	40007000 	.word	0x40007000

08000894 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000898:	4b1f      	ldr	r3, [pc, #124]	; (8000918 <MX_ETH_Init+0x84>)
 800089a:	4a20      	ldr	r2, [pc, #128]	; (800091c <MX_ETH_Init+0x88>)
 800089c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800089e:	4b20      	ldr	r3, [pc, #128]	; (8000920 <MX_ETH_Init+0x8c>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80008a4:	4b1e      	ldr	r3, [pc, #120]	; (8000920 <MX_ETH_Init+0x8c>)
 80008a6:	2280      	movs	r2, #128	; 0x80
 80008a8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80008aa:	4b1d      	ldr	r3, [pc, #116]	; (8000920 <MX_ETH_Init+0x8c>)
 80008ac:	22e1      	movs	r2, #225	; 0xe1
 80008ae:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80008b0:	4b1b      	ldr	r3, [pc, #108]	; (8000920 <MX_ETH_Init+0x8c>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80008b6:	4b1a      	ldr	r3, [pc, #104]	; (8000920 <MX_ETH_Init+0x8c>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80008bc:	4b18      	ldr	r3, [pc, #96]	; (8000920 <MX_ETH_Init+0x8c>)
 80008be:	2200      	movs	r2, #0
 80008c0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80008c2:	4b15      	ldr	r3, [pc, #84]	; (8000918 <MX_ETH_Init+0x84>)
 80008c4:	4a16      	ldr	r2, [pc, #88]	; (8000920 <MX_ETH_Init+0x8c>)
 80008c6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80008c8:	4b13      	ldr	r3, [pc, #76]	; (8000918 <MX_ETH_Init+0x84>)
 80008ca:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80008ce:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80008d0:	4b11      	ldr	r3, [pc, #68]	; (8000918 <MX_ETH_Init+0x84>)
 80008d2:	4a14      	ldr	r2, [pc, #80]	; (8000924 <MX_ETH_Init+0x90>)
 80008d4:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80008d6:	4b10      	ldr	r3, [pc, #64]	; (8000918 <MX_ETH_Init+0x84>)
 80008d8:	4a13      	ldr	r2, [pc, #76]	; (8000928 <MX_ETH_Init+0x94>)
 80008da:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80008dc:	4b0e      	ldr	r3, [pc, #56]	; (8000918 <MX_ETH_Init+0x84>)
 80008de:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80008e2:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 80008e4:	480c      	ldr	r0, [pc, #48]	; (8000918 <MX_ETH_Init+0x84>)
 80008e6:	f000 fd45 	bl	8001374 <HAL_ETH_Init>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b00      	cmp	r3, #0
 80008ee:	d001      	beq.n	80008f4 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 80008f0:	f000 f924 	bl	8000b3c <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 80008f4:	2238      	movs	r2, #56	; 0x38
 80008f6:	2100      	movs	r1, #0
 80008f8:	480c      	ldr	r0, [pc, #48]	; (800092c <MX_ETH_Init+0x98>)
 80008fa:	f002 fed2 	bl	80036a2 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 80008fe:	4b0b      	ldr	r3, [pc, #44]	; (800092c <MX_ETH_Init+0x98>)
 8000900:	2221      	movs	r2, #33	; 0x21
 8000902:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000904:	4b09      	ldr	r3, [pc, #36]	; (800092c <MX_ETH_Init+0x98>)
 8000906:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 800090a:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800090c:	4b07      	ldr	r3, [pc, #28]	; (800092c <MX_ETH_Init+0x98>)
 800090e:	2200      	movs	r2, #0
 8000910:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000912:	bf00      	nop
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	20000218 	.word	0x20000218
 800091c:	40028000 	.word	0x40028000
 8000920:	20000818 	.word	0x20000818
 8000924:	20000178 	.word	0x20000178
 8000928:	200000d8 	.word	0x200000d8
 800092c:	200000a0 	.word	0x200000a0

08000930 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000934:	4b11      	ldr	r3, [pc, #68]	; (800097c <MX_USART3_UART_Init+0x4c>)
 8000936:	4a12      	ldr	r2, [pc, #72]	; (8000980 <MX_USART3_UART_Init+0x50>)
 8000938:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800093a:	4b10      	ldr	r3, [pc, #64]	; (800097c <MX_USART3_UART_Init+0x4c>)
 800093c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000940:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000942:	4b0e      	ldr	r3, [pc, #56]	; (800097c <MX_USART3_UART_Init+0x4c>)
 8000944:	2200      	movs	r2, #0
 8000946:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000948:	4b0c      	ldr	r3, [pc, #48]	; (800097c <MX_USART3_UART_Init+0x4c>)
 800094a:	2200      	movs	r2, #0
 800094c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800094e:	4b0b      	ldr	r3, [pc, #44]	; (800097c <MX_USART3_UART_Init+0x4c>)
 8000950:	2200      	movs	r2, #0
 8000952:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000954:	4b09      	ldr	r3, [pc, #36]	; (800097c <MX_USART3_UART_Init+0x4c>)
 8000956:	220c      	movs	r2, #12
 8000958:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800095a:	4b08      	ldr	r3, [pc, #32]	; (800097c <MX_USART3_UART_Init+0x4c>)
 800095c:	2200      	movs	r2, #0
 800095e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000960:	4b06      	ldr	r3, [pc, #24]	; (800097c <MX_USART3_UART_Init+0x4c>)
 8000962:	2200      	movs	r2, #0
 8000964:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000966:	4805      	ldr	r0, [pc, #20]	; (800097c <MX_USART3_UART_Init+0x4c>)
 8000968:	f001 ffc0 	bl	80028ec <HAL_UART_Init>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000972:	f000 f8e3 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000976:	bf00      	nop
 8000978:	bd80      	pop	{r7, pc}
 800097a:	bf00      	nop
 800097c:	200002c8 	.word	0x200002c8
 8000980:	40004800 	.word	0x40004800

08000984 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000988:	4b14      	ldr	r3, [pc, #80]	; (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 800098a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800098e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000990:	4b12      	ldr	r3, [pc, #72]	; (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000992:	2204      	movs	r2, #4
 8000994:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000996:	4b11      	ldr	r3, [pc, #68]	; (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8000998:	2202      	movs	r2, #2
 800099a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800099c:	4b0f      	ldr	r3, [pc, #60]	; (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 800099e:	2200      	movs	r2, #0
 80009a0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80009a2:	4b0e      	ldr	r3, [pc, #56]	; (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009a4:	2202      	movs	r2, #2
 80009a6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 80009a8:	4b0c      	ldr	r3, [pc, #48]	; (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009aa:	2201      	movs	r2, #1
 80009ac:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80009ae:	4b0b      	ldr	r3, [pc, #44]	; (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80009b4:	4b09      	ldr	r3, [pc, #36]	; (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 80009ba:	4b08      	ldr	r3, [pc, #32]	; (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009bc:	2201      	movs	r2, #1
 80009be:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80009c0:	4b06      	ldr	r3, [pc, #24]	; (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80009c6:	4805      	ldr	r0, [pc, #20]	; (80009dc <MX_USB_OTG_FS_PCD_Init+0x58>)
 80009c8:	f001 f9db 	bl	8001d82 <HAL_PCD_Init>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80009d2:	f000 f8b3 	bl	8000b3c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	2000030c 	.word	0x2000030c

080009e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b08c      	sub	sp, #48	; 0x30
 80009e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e6:	f107 031c 	add.w	r3, r7, #28
 80009ea:	2200      	movs	r2, #0
 80009ec:	601a      	str	r2, [r3, #0]
 80009ee:	605a      	str	r2, [r3, #4]
 80009f0:	609a      	str	r2, [r3, #8]
 80009f2:	60da      	str	r2, [r3, #12]
 80009f4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009f6:	2300      	movs	r3, #0
 80009f8:	61bb      	str	r3, [r7, #24]
 80009fa:	4b4c      	ldr	r3, [pc, #304]	; (8000b2c <MX_GPIO_Init+0x14c>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fe:	4a4b      	ldr	r2, [pc, #300]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a00:	f043 0304 	orr.w	r3, r3, #4
 8000a04:	6313      	str	r3, [r2, #48]	; 0x30
 8000a06:	4b49      	ldr	r3, [pc, #292]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0a:	f003 0304 	and.w	r3, r3, #4
 8000a0e:	61bb      	str	r3, [r7, #24]
 8000a10:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a12:	2300      	movs	r3, #0
 8000a14:	617b      	str	r3, [r7, #20]
 8000a16:	4b45      	ldr	r3, [pc, #276]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	4a44      	ldr	r2, [pc, #272]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a20:	6313      	str	r3, [r2, #48]	; 0x30
 8000a22:	4b42      	ldr	r3, [pc, #264]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a2a:	617b      	str	r3, [r7, #20]
 8000a2c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a2e:	2300      	movs	r3, #0
 8000a30:	613b      	str	r3, [r7, #16]
 8000a32:	4b3e      	ldr	r3, [pc, #248]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	4a3d      	ldr	r2, [pc, #244]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a38:	f043 0301 	orr.w	r3, r3, #1
 8000a3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a3e:	4b3b      	ldr	r3, [pc, #236]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a42:	f003 0301 	and.w	r3, r3, #1
 8000a46:	613b      	str	r3, [r7, #16]
 8000a48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	60fb      	str	r3, [r7, #12]
 8000a4e:	4b37      	ldr	r3, [pc, #220]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a52:	4a36      	ldr	r2, [pc, #216]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a54:	f043 0302 	orr.w	r3, r3, #2
 8000a58:	6313      	str	r3, [r2, #48]	; 0x30
 8000a5a:	4b34      	ldr	r3, [pc, #208]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a5e:	f003 0302 	and.w	r3, r3, #2
 8000a62:	60fb      	str	r3, [r7, #12]
 8000a64:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000a66:	2300      	movs	r3, #0
 8000a68:	60bb      	str	r3, [r7, #8]
 8000a6a:	4b30      	ldr	r3, [pc, #192]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	4a2f      	ldr	r2, [pc, #188]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a70:	f043 0308 	orr.w	r3, r3, #8
 8000a74:	6313      	str	r3, [r2, #48]	; 0x30
 8000a76:	4b2d      	ldr	r3, [pc, #180]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7a:	f003 0308 	and.w	r3, r3, #8
 8000a7e:	60bb      	str	r3, [r7, #8]
 8000a80:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a82:	2300      	movs	r3, #0
 8000a84:	607b      	str	r3, [r7, #4]
 8000a86:	4b29      	ldr	r3, [pc, #164]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	4a28      	ldr	r2, [pc, #160]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a90:	6313      	str	r3, [r2, #48]	; 0x30
 8000a92:	4b26      	ldr	r3, [pc, #152]	; (8000b2c <MX_GPIO_Init+0x14c>)
 8000a94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a9a:	607b      	str	r3, [r7, #4]
 8000a9c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	f244 0181 	movw	r1, #16513	; 0x4081
 8000aa4:	4822      	ldr	r0, [pc, #136]	; (8000b30 <MX_GPIO_Init+0x150>)
 8000aa6:	f001 f939 	bl	8001d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000aaa:	2200      	movs	r2, #0
 8000aac:	2140      	movs	r1, #64	; 0x40
 8000aae:	4821      	ldr	r0, [pc, #132]	; (8000b34 <MX_GPIO_Init+0x154>)
 8000ab0:	f001 f934 	bl	8001d1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000ab4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000ab8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000aba:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000abe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000ac4:	f107 031c 	add.w	r3, r7, #28
 8000ac8:	4619      	mov	r1, r3
 8000aca:	481b      	ldr	r0, [pc, #108]	; (8000b38 <MX_GPIO_Init+0x158>)
 8000acc:	f000 ff7a 	bl	80019c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000ad0:	f244 0381 	movw	r3, #16513	; 0x4081
 8000ad4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad6:	2301      	movs	r3, #1
 8000ad8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ada:	2300      	movs	r3, #0
 8000adc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae2:	f107 031c 	add.w	r3, r7, #28
 8000ae6:	4619      	mov	r1, r3
 8000ae8:	4811      	ldr	r0, [pc, #68]	; (8000b30 <MX_GPIO_Init+0x150>)
 8000aea:	f000 ff6b 	bl	80019c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000aee:	2340      	movs	r3, #64	; 0x40
 8000af0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af2:	2301      	movs	r3, #1
 8000af4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000af6:	2300      	movs	r3, #0
 8000af8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000afa:	2300      	movs	r3, #0
 8000afc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000afe:	f107 031c 	add.w	r3, r7, #28
 8000b02:	4619      	mov	r1, r3
 8000b04:	480b      	ldr	r0, [pc, #44]	; (8000b34 <MX_GPIO_Init+0x154>)
 8000b06:	f000 ff5d 	bl	80019c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000b0a:	2380      	movs	r3, #128	; 0x80
 8000b0c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b12:	2300      	movs	r3, #0
 8000b14:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000b16:	f107 031c 	add.w	r3, r7, #28
 8000b1a:	4619      	mov	r1, r3
 8000b1c:	4805      	ldr	r0, [pc, #20]	; (8000b34 <MX_GPIO_Init+0x154>)
 8000b1e:	f000 ff51 	bl	80019c4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b22:	bf00      	nop
 8000b24:	3730      	adds	r7, #48	; 0x30
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40023800 	.word	0x40023800
 8000b30:	40020400 	.word	0x40020400
 8000b34:	40021800 	.word	0x40021800
 8000b38:	40020800 	.word	0x40020800

08000b3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b40:	b672      	cpsid	i
}
 8000b42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b44:	e7fe      	b.n	8000b44 <Error_Handler+0x8>
	...

08000b48 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	607b      	str	r3, [r7, #4]
 8000b52:	4b10      	ldr	r3, [pc, #64]	; (8000b94 <HAL_MspInit+0x4c>)
 8000b54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b56:	4a0f      	ldr	r2, [pc, #60]	; (8000b94 <HAL_MspInit+0x4c>)
 8000b58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b5c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b5e:	4b0d      	ldr	r3, [pc, #52]	; (8000b94 <HAL_MspInit+0x4c>)
 8000b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b66:	607b      	str	r3, [r7, #4]
 8000b68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	603b      	str	r3, [r7, #0]
 8000b6e:	4b09      	ldr	r3, [pc, #36]	; (8000b94 <HAL_MspInit+0x4c>)
 8000b70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b72:	4a08      	ldr	r2, [pc, #32]	; (8000b94 <HAL_MspInit+0x4c>)
 8000b74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b78:	6413      	str	r3, [r2, #64]	; 0x40
 8000b7a:	4b06      	ldr	r3, [pc, #24]	; (8000b94 <HAL_MspInit+0x4c>)
 8000b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b82:	603b      	str	r3, [r7, #0]
 8000b84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b86:	bf00      	nop
 8000b88:	370c      	adds	r7, #12
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	40023800 	.word	0x40023800

08000b98 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b08e      	sub	sp, #56	; 0x38
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ba4:	2200      	movs	r2, #0
 8000ba6:	601a      	str	r2, [r3, #0]
 8000ba8:	605a      	str	r2, [r3, #4]
 8000baa:	609a      	str	r2, [r3, #8]
 8000bac:	60da      	str	r2, [r3, #12]
 8000bae:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a55      	ldr	r2, [pc, #340]	; (8000d0c <HAL_ETH_MspInit+0x174>)
 8000bb6:	4293      	cmp	r3, r2
 8000bb8:	f040 80a4 	bne.w	8000d04 <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	623b      	str	r3, [r7, #32]
 8000bc0:	4b53      	ldr	r3, [pc, #332]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc4:	4a52      	ldr	r2, [pc, #328]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000bc6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000bca:	6313      	str	r3, [r2, #48]	; 0x30
 8000bcc:	4b50      	ldr	r3, [pc, #320]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bd4:	623b      	str	r3, [r7, #32]
 8000bd6:	6a3b      	ldr	r3, [r7, #32]
 8000bd8:	2300      	movs	r3, #0
 8000bda:	61fb      	str	r3, [r7, #28]
 8000bdc:	4b4c      	ldr	r3, [pc, #304]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000bde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000be0:	4a4b      	ldr	r2, [pc, #300]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000be2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000be6:	6313      	str	r3, [r2, #48]	; 0x30
 8000be8:	4b49      	ldr	r3, [pc, #292]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bec:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8000bf0:	61fb      	str	r3, [r7, #28]
 8000bf2:	69fb      	ldr	r3, [r7, #28]
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	61bb      	str	r3, [r7, #24]
 8000bf8:	4b45      	ldr	r3, [pc, #276]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bfc:	4a44      	ldr	r2, [pc, #272]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000bfe:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8000c02:	6313      	str	r3, [r2, #48]	; 0x30
 8000c04:	4b42      	ldr	r3, [pc, #264]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c08:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8000c0c:	61bb      	str	r3, [r7, #24]
 8000c0e:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c10:	2300      	movs	r3, #0
 8000c12:	617b      	str	r3, [r7, #20]
 8000c14:	4b3e      	ldr	r3, [pc, #248]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c18:	4a3d      	ldr	r2, [pc, #244]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000c1a:	f043 0304 	orr.w	r3, r3, #4
 8000c1e:	6313      	str	r3, [r2, #48]	; 0x30
 8000c20:	4b3b      	ldr	r3, [pc, #236]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c24:	f003 0304 	and.w	r3, r3, #4
 8000c28:	617b      	str	r3, [r7, #20]
 8000c2a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c2c:	2300      	movs	r3, #0
 8000c2e:	613b      	str	r3, [r7, #16]
 8000c30:	4b37      	ldr	r3, [pc, #220]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c34:	4a36      	ldr	r2, [pc, #216]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000c36:	f043 0301 	orr.w	r3, r3, #1
 8000c3a:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3c:	4b34      	ldr	r3, [pc, #208]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000c3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c40:	f003 0301 	and.w	r3, r3, #1
 8000c44:	613b      	str	r3, [r7, #16]
 8000c46:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c48:	2300      	movs	r3, #0
 8000c4a:	60fb      	str	r3, [r7, #12]
 8000c4c:	4b30      	ldr	r3, [pc, #192]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c50:	4a2f      	ldr	r2, [pc, #188]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000c52:	f043 0302 	orr.w	r3, r3, #2
 8000c56:	6313      	str	r3, [r2, #48]	; 0x30
 8000c58:	4b2d      	ldr	r3, [pc, #180]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c5c:	f003 0302 	and.w	r3, r3, #2
 8000c60:	60fb      	str	r3, [r7, #12]
 8000c62:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000c64:	2300      	movs	r3, #0
 8000c66:	60bb      	str	r3, [r7, #8]
 8000c68:	4b29      	ldr	r3, [pc, #164]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c6c:	4a28      	ldr	r2, [pc, #160]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000c6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c72:	6313      	str	r3, [r2, #48]	; 0x30
 8000c74:	4b26      	ldr	r3, [pc, #152]	; (8000d10 <HAL_ETH_MspInit+0x178>)
 8000c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000c7c:	60bb      	str	r3, [r7, #8]
 8000c7e:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000c80:	2332      	movs	r3, #50	; 0x32
 8000c82:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c84:	2302      	movs	r3, #2
 8000c86:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c8c:	2303      	movs	r3, #3
 8000c8e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c90:	230b      	movs	r3, #11
 8000c92:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c98:	4619      	mov	r1, r3
 8000c9a:	481e      	ldr	r0, [pc, #120]	; (8000d14 <HAL_ETH_MspInit+0x17c>)
 8000c9c:	f000 fe92 	bl	80019c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000ca0:	2386      	movs	r3, #134	; 0x86
 8000ca2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ca4:	2302      	movs	r3, #2
 8000ca6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cac:	2303      	movs	r3, #3
 8000cae:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cb0:	230b      	movs	r3, #11
 8000cb2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cb4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4817      	ldr	r0, [pc, #92]	; (8000d18 <HAL_ETH_MspInit+0x180>)
 8000cbc:	f000 fe82 	bl	80019c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000cc0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cc4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cca:	2300      	movs	r3, #0
 8000ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cce:	2303      	movs	r3, #3
 8000cd0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cd2:	230b      	movs	r3, #11
 8000cd4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000cd6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cda:	4619      	mov	r1, r3
 8000cdc:	480f      	ldr	r0, [pc, #60]	; (8000d1c <HAL_ETH_MspInit+0x184>)
 8000cde:	f000 fe71 	bl	80019c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000ce2:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000ce6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce8:	2302      	movs	r3, #2
 8000cea:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cec:	2300      	movs	r3, #0
 8000cee:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf0:	2303      	movs	r3, #3
 8000cf2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cf4:	230b      	movs	r3, #11
 8000cf6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cf8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4808      	ldr	r0, [pc, #32]	; (8000d20 <HAL_ETH_MspInit+0x188>)
 8000d00:	f000 fe60 	bl	80019c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8000d04:	bf00      	nop
 8000d06:	3738      	adds	r7, #56	; 0x38
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	40028000 	.word	0x40028000
 8000d10:	40023800 	.word	0x40023800
 8000d14:	40020800 	.word	0x40020800
 8000d18:	40020000 	.word	0x40020000
 8000d1c:	40020400 	.word	0x40020400
 8000d20:	40021800 	.word	0x40021800

08000d24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d24:	b580      	push	{r7, lr}
 8000d26:	b08a      	sub	sp, #40	; 0x28
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d2c:	f107 0314 	add.w	r3, r7, #20
 8000d30:	2200      	movs	r2, #0
 8000d32:	601a      	str	r2, [r3, #0]
 8000d34:	605a      	str	r2, [r3, #4]
 8000d36:	609a      	str	r2, [r3, #8]
 8000d38:	60da      	str	r2, [r3, #12]
 8000d3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a19      	ldr	r2, [pc, #100]	; (8000da8 <HAL_UART_MspInit+0x84>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d12c      	bne.n	8000da0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000d46:	2300      	movs	r3, #0
 8000d48:	613b      	str	r3, [r7, #16]
 8000d4a:	4b18      	ldr	r3, [pc, #96]	; (8000dac <HAL_UART_MspInit+0x88>)
 8000d4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d4e:	4a17      	ldr	r2, [pc, #92]	; (8000dac <HAL_UART_MspInit+0x88>)
 8000d50:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d54:	6413      	str	r3, [r2, #64]	; 0x40
 8000d56:	4b15      	ldr	r3, [pc, #84]	; (8000dac <HAL_UART_MspInit+0x88>)
 8000d58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d5a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d5e:	613b      	str	r3, [r7, #16]
 8000d60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000d62:	2300      	movs	r3, #0
 8000d64:	60fb      	str	r3, [r7, #12]
 8000d66:	4b11      	ldr	r3, [pc, #68]	; (8000dac <HAL_UART_MspInit+0x88>)
 8000d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6a:	4a10      	ldr	r2, [pc, #64]	; (8000dac <HAL_UART_MspInit+0x88>)
 8000d6c:	f043 0308 	orr.w	r3, r3, #8
 8000d70:	6313      	str	r3, [r2, #48]	; 0x30
 8000d72:	4b0e      	ldr	r3, [pc, #56]	; (8000dac <HAL_UART_MspInit+0x88>)
 8000d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d76:	f003 0308 	and.w	r3, r3, #8
 8000d7a:	60fb      	str	r3, [r7, #12]
 8000d7c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000d7e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000d82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d84:	2302      	movs	r3, #2
 8000d86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d88:	2300      	movs	r3, #0
 8000d8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d8c:	2303      	movs	r3, #3
 8000d8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000d90:	2307      	movs	r3, #7
 8000d92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d94:	f107 0314 	add.w	r3, r7, #20
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4805      	ldr	r0, [pc, #20]	; (8000db0 <HAL_UART_MspInit+0x8c>)
 8000d9c:	f000 fe12 	bl	80019c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000da0:	bf00      	nop
 8000da2:	3728      	adds	r7, #40	; 0x28
 8000da4:	46bd      	mov	sp, r7
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	40004800 	.word	0x40004800
 8000dac:	40023800 	.word	0x40023800
 8000db0:	40020c00 	.word	0x40020c00

08000db4 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08a      	sub	sp, #40	; 0x28
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dbc:	f107 0314 	add.w	r3, r7, #20
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000dd4:	d13f      	bne.n	8000e56 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	613b      	str	r3, [r7, #16]
 8000dda:	4b21      	ldr	r3, [pc, #132]	; (8000e60 <HAL_PCD_MspInit+0xac>)
 8000ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dde:	4a20      	ldr	r2, [pc, #128]	; (8000e60 <HAL_PCD_MspInit+0xac>)
 8000de0:	f043 0301 	orr.w	r3, r3, #1
 8000de4:	6313      	str	r3, [r2, #48]	; 0x30
 8000de6:	4b1e      	ldr	r3, [pc, #120]	; (8000e60 <HAL_PCD_MspInit+0xac>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dea:	f003 0301 	and.w	r3, r3, #1
 8000dee:	613b      	str	r3, [r7, #16]
 8000df0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000df2:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000df6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df8:	2302      	movs	r3, #2
 8000dfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e00:	2303      	movs	r3, #3
 8000e02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000e04:	230a      	movs	r3, #10
 8000e06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e08:	f107 0314 	add.w	r3, r7, #20
 8000e0c:	4619      	mov	r1, r3
 8000e0e:	4815      	ldr	r0, [pc, #84]	; (8000e64 <HAL_PCD_MspInit+0xb0>)
 8000e10:	f000 fdd8 	bl	80019c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000e14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e18:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000e22:	f107 0314 	add.w	r3, r7, #20
 8000e26:	4619      	mov	r1, r3
 8000e28:	480e      	ldr	r0, [pc, #56]	; (8000e64 <HAL_PCD_MspInit+0xb0>)
 8000e2a:	f000 fdcb 	bl	80019c4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000e2e:	4b0c      	ldr	r3, [pc, #48]	; (8000e60 <HAL_PCD_MspInit+0xac>)
 8000e30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000e32:	4a0b      	ldr	r2, [pc, #44]	; (8000e60 <HAL_PCD_MspInit+0xac>)
 8000e34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000e38:	6353      	str	r3, [r2, #52]	; 0x34
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	60fb      	str	r3, [r7, #12]
 8000e3e:	4b08      	ldr	r3, [pc, #32]	; (8000e60 <HAL_PCD_MspInit+0xac>)
 8000e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e42:	4a07      	ldr	r2, [pc, #28]	; (8000e60 <HAL_PCD_MspInit+0xac>)
 8000e44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000e48:	6453      	str	r3, [r2, #68]	; 0x44
 8000e4a:	4b05      	ldr	r3, [pc, #20]	; (8000e60 <HAL_PCD_MspInit+0xac>)
 8000e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8000e56:	bf00      	nop
 8000e58:	3728      	adds	r7, #40	; 0x28
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
 8000e5e:	bf00      	nop
 8000e60:	40023800 	.word	0x40023800
 8000e64:	40020000 	.word	0x40020000

08000e68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000e6c:	e7fe      	b.n	8000e6c <NMI_Handler+0x4>

08000e6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e6e:	b480      	push	{r7}
 8000e70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e72:	e7fe      	b.n	8000e72 <HardFault_Handler+0x4>

08000e74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e78:	e7fe      	b.n	8000e78 <MemManage_Handler+0x4>

08000e7a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e7a:	b480      	push	{r7}
 8000e7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e7e:	e7fe      	b.n	8000e7e <BusFault_Handler+0x4>

08000e80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e80:	b480      	push	{r7}
 8000e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e84:	e7fe      	b.n	8000e84 <UsageFault_Handler+0x4>

08000e86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e86:	b480      	push	{r7}
 8000e88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e92:	4770      	bx	lr

08000e94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e94:	b480      	push	{r7}
 8000e96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e98:	bf00      	nop
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr

08000ea2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000ea2:	b480      	push	{r7}
 8000ea4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000ea6:	bf00      	nop
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eae:	4770      	bx	lr

08000eb0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000eb4:	f000 f934 	bl	8001120 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000eb8:	bf00      	nop
 8000eba:	bd80      	pop	{r7, pc}

08000ebc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b086      	sub	sp, #24
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	60f8      	str	r0, [r7, #12]
 8000ec4:	60b9      	str	r1, [r7, #8]
 8000ec6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ec8:	2300      	movs	r3, #0
 8000eca:	617b      	str	r3, [r7, #20]
 8000ecc:	e00a      	b.n	8000ee4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ece:	f3af 8000 	nop.w
 8000ed2:	4601      	mov	r1, r0
 8000ed4:	68bb      	ldr	r3, [r7, #8]
 8000ed6:	1c5a      	adds	r2, r3, #1
 8000ed8:	60ba      	str	r2, [r7, #8]
 8000eda:	b2ca      	uxtb	r2, r1
 8000edc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	617b      	str	r3, [r7, #20]
 8000ee4:	697a      	ldr	r2, [r7, #20]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	dbf0      	blt.n	8000ece <_read+0x12>
  }

  return len;
 8000eec:	687b      	ldr	r3, [r7, #4]
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	3718      	adds	r7, #24
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	bd80      	pop	{r7, pc}

08000ef6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b086      	sub	sp, #24
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	60f8      	str	r0, [r7, #12]
 8000efe:	60b9      	str	r1, [r7, #8]
 8000f00:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f02:	2300      	movs	r3, #0
 8000f04:	617b      	str	r3, [r7, #20]
 8000f06:	e009      	b.n	8000f1c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000f08:	68bb      	ldr	r3, [r7, #8]
 8000f0a:	1c5a      	adds	r2, r3, #1
 8000f0c:	60ba      	str	r2, [r7, #8]
 8000f0e:	781b      	ldrb	r3, [r3, #0]
 8000f10:	4618      	mov	r0, r3
 8000f12:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	3301      	adds	r3, #1
 8000f1a:	617b      	str	r3, [r7, #20]
 8000f1c:	697a      	ldr	r2, [r7, #20]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	429a      	cmp	r2, r3
 8000f22:	dbf1      	blt.n	8000f08 <_write+0x12>
  }
  return len;
 8000f24:	687b      	ldr	r3, [r7, #4]
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3718      	adds	r7, #24
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}

08000f2e <_close>:

int _close(int file)
{
 8000f2e:	b480      	push	{r7}
 8000f30:	b083      	sub	sp, #12
 8000f32:	af00      	add	r7, sp, #0
 8000f34:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000f36:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	370c      	adds	r7, #12
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f44:	4770      	bx	lr

08000f46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000f46:	b480      	push	{r7}
 8000f48:	b083      	sub	sp, #12
 8000f4a:	af00      	add	r7, sp, #0
 8000f4c:	6078      	str	r0, [r7, #4]
 8000f4e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000f50:	683b      	ldr	r3, [r7, #0]
 8000f52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000f56:	605a      	str	r2, [r3, #4]
  return 0;
 8000f58:	2300      	movs	r3, #0
}
 8000f5a:	4618      	mov	r0, r3
 8000f5c:	370c      	adds	r7, #12
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr

08000f66 <_isatty>:

int _isatty(int file)
{
 8000f66:	b480      	push	{r7}
 8000f68:	b083      	sub	sp, #12
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f6e:	2301      	movs	r3, #1
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	370c      	adds	r7, #12
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr

08000f7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	60f8      	str	r0, [r7, #12]
 8000f84:	60b9      	str	r1, [r7, #8]
 8000f86:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f88:	2300      	movs	r3, #0
}
 8000f8a:	4618      	mov	r0, r3
 8000f8c:	3714      	adds	r7, #20
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
	...

08000f98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b086      	sub	sp, #24
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000fa0:	4a14      	ldr	r2, [pc, #80]	; (8000ff4 <_sbrk+0x5c>)
 8000fa2:	4b15      	ldr	r3, [pc, #84]	; (8000ff8 <_sbrk+0x60>)
 8000fa4:	1ad3      	subs	r3, r2, r3
 8000fa6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000fac:	4b13      	ldr	r3, [pc, #76]	; (8000ffc <_sbrk+0x64>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d102      	bne.n	8000fba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000fb4:	4b11      	ldr	r3, [pc, #68]	; (8000ffc <_sbrk+0x64>)
 8000fb6:	4a12      	ldr	r2, [pc, #72]	; (8001000 <_sbrk+0x68>)
 8000fb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000fba:	4b10      	ldr	r3, [pc, #64]	; (8000ffc <_sbrk+0x64>)
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d207      	bcs.n	8000fd8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000fc8:	f002 fbba 	bl	8003740 <__errno>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	220c      	movs	r2, #12
 8000fd0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000fd2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd6:	e009      	b.n	8000fec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000fd8:	4b08      	ldr	r3, [pc, #32]	; (8000ffc <_sbrk+0x64>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000fde:	4b07      	ldr	r3, [pc, #28]	; (8000ffc <_sbrk+0x64>)
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	4a05      	ldr	r2, [pc, #20]	; (8000ffc <_sbrk+0x64>)
 8000fe8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000fea:	68fb      	ldr	r3, [r7, #12]
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	3718      	adds	r7, #24
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	20030000 	.word	0x20030000
 8000ff8:	00000400 	.word	0x00000400
 8000ffc:	20000820 	.word	0x20000820
 8001000:	20000978 	.word	0x20000978

08001004 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001008:	4b06      	ldr	r3, [pc, #24]	; (8001024 <SystemInit+0x20>)
 800100a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800100e:	4a05      	ldr	r2, [pc, #20]	; (8001024 <SystemInit+0x20>)
 8001010:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001014:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001018:	bf00      	nop
 800101a:	46bd      	mov	sp, r7
 800101c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop
 8001024:	e000ed00 	.word	0xe000ed00

08001028 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001028:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001060 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800102c:	480d      	ldr	r0, [pc, #52]	; (8001064 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800102e:	490e      	ldr	r1, [pc, #56]	; (8001068 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001030:	4a0e      	ldr	r2, [pc, #56]	; (800106c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001032:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001034:	e002      	b.n	800103c <LoopCopyDataInit>

08001036 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001036:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001038:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800103a:	3304      	adds	r3, #4

0800103c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800103c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800103e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001040:	d3f9      	bcc.n	8001036 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001042:	4a0b      	ldr	r2, [pc, #44]	; (8001070 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001044:	4c0b      	ldr	r4, [pc, #44]	; (8001074 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001046:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001048:	e001      	b.n	800104e <LoopFillZerobss>

0800104a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800104a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800104c:	3204      	adds	r2, #4

0800104e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800104e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001050:	d3fb      	bcc.n	800104a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001052:	f7ff ffd7 	bl	8001004 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001056:	f002 fb79 	bl	800374c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800105a:	f7ff fb9f 	bl	800079c <main>
  bx  lr    
 800105e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001060:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001064:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001068:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800106c:	08004384 	.word	0x08004384
  ldr r2, =_sbss
 8001070:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001074:	20000974 	.word	0x20000974

08001078 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001078:	e7fe      	b.n	8001078 <ADC_IRQHandler>
	...

0800107c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001080:	4b0e      	ldr	r3, [pc, #56]	; (80010bc <HAL_Init+0x40>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	4a0d      	ldr	r2, [pc, #52]	; (80010bc <HAL_Init+0x40>)
 8001086:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800108a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800108c:	4b0b      	ldr	r3, [pc, #44]	; (80010bc <HAL_Init+0x40>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a0a      	ldr	r2, [pc, #40]	; (80010bc <HAL_Init+0x40>)
 8001092:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001096:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001098:	4b08      	ldr	r3, [pc, #32]	; (80010bc <HAL_Init+0x40>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a07      	ldr	r2, [pc, #28]	; (80010bc <HAL_Init+0x40>)
 800109e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010a2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010a4:	2003      	movs	r0, #3
 80010a6:	f000 f931 	bl	800130c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010aa:	2000      	movs	r0, #0
 80010ac:	f000 f808 	bl	80010c0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010b0:	f7ff fd4a 	bl	8000b48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010b4:	2300      	movs	r3, #0
}
 80010b6:	4618      	mov	r0, r3
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	40023c00 	.word	0x40023c00

080010c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010c8:	4b12      	ldr	r3, [pc, #72]	; (8001114 <HAL_InitTick+0x54>)
 80010ca:	681a      	ldr	r2, [r3, #0]
 80010cc:	4b12      	ldr	r3, [pc, #72]	; (8001118 <HAL_InitTick+0x58>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	4619      	mov	r1, r3
 80010d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010d6:	fbb3 f3f1 	udiv	r3, r3, r1
 80010da:	fbb2 f3f3 	udiv	r3, r2, r3
 80010de:	4618      	mov	r0, r3
 80010e0:	f000 f93b 	bl	800135a <HAL_SYSTICK_Config>
 80010e4:	4603      	mov	r3, r0
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d001      	beq.n	80010ee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	e00e      	b.n	800110c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2b0f      	cmp	r3, #15
 80010f2:	d80a      	bhi.n	800110a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010f4:	2200      	movs	r2, #0
 80010f6:	6879      	ldr	r1, [r7, #4]
 80010f8:	f04f 30ff 	mov.w	r0, #4294967295
 80010fc:	f000 f911 	bl	8001322 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001100:	4a06      	ldr	r2, [pc, #24]	; (800111c <HAL_InitTick+0x5c>)
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001106:	2300      	movs	r3, #0
 8001108:	e000      	b.n	800110c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800110a:	2301      	movs	r3, #1
}
 800110c:	4618      	mov	r0, r3
 800110e:	3708      	adds	r7, #8
 8001110:	46bd      	mov	sp, r7
 8001112:	bd80      	pop	{r7, pc}
 8001114:	20000000 	.word	0x20000000
 8001118:	20000008 	.word	0x20000008
 800111c:	20000004 	.word	0x20000004

08001120 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001124:	4b06      	ldr	r3, [pc, #24]	; (8001140 <HAL_IncTick+0x20>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	461a      	mov	r2, r3
 800112a:	4b06      	ldr	r3, [pc, #24]	; (8001144 <HAL_IncTick+0x24>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	4413      	add	r3, r2
 8001130:	4a04      	ldr	r2, [pc, #16]	; (8001144 <HAL_IncTick+0x24>)
 8001132:	6013      	str	r3, [r2, #0]
}
 8001134:	bf00      	nop
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	20000008 	.word	0x20000008
 8001144:	20000824 	.word	0x20000824

08001148 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001148:	b480      	push	{r7}
 800114a:	af00      	add	r7, sp, #0
  return uwTick;
 800114c:	4b03      	ldr	r3, [pc, #12]	; (800115c <HAL_GetTick+0x14>)
 800114e:	681b      	ldr	r3, [r3, #0]
}
 8001150:	4618      	mov	r0, r3
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	20000824 	.word	0x20000824

08001160 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001168:	f7ff ffee 	bl	8001148 <HAL_GetTick>
 800116c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001178:	d005      	beq.n	8001186 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800117a:	4b0a      	ldr	r3, [pc, #40]	; (80011a4 <HAL_Delay+0x44>)
 800117c:	781b      	ldrb	r3, [r3, #0]
 800117e:	461a      	mov	r2, r3
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	4413      	add	r3, r2
 8001184:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001186:	bf00      	nop
 8001188:	f7ff ffde 	bl	8001148 <HAL_GetTick>
 800118c:	4602      	mov	r2, r0
 800118e:	68bb      	ldr	r3, [r7, #8]
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	68fa      	ldr	r2, [r7, #12]
 8001194:	429a      	cmp	r2, r3
 8001196:	d8f7      	bhi.n	8001188 <HAL_Delay+0x28>
  {
  }
}
 8001198:	bf00      	nop
 800119a:	bf00      	nop
 800119c:	3710      	adds	r7, #16
 800119e:	46bd      	mov	sp, r7
 80011a0:	bd80      	pop	{r7, pc}
 80011a2:	bf00      	nop
 80011a4:	20000008 	.word	0x20000008

080011a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011a8:	b480      	push	{r7}
 80011aa:	b085      	sub	sp, #20
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	f003 0307 	and.w	r3, r3, #7
 80011b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011b8:	4b0c      	ldr	r3, [pc, #48]	; (80011ec <__NVIC_SetPriorityGrouping+0x44>)
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011be:	68ba      	ldr	r2, [r7, #8]
 80011c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80011c4:	4013      	ands	r3, r2
 80011c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011cc:	68bb      	ldr	r3, [r7, #8]
 80011ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80011d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80011d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011da:	4a04      	ldr	r2, [pc, #16]	; (80011ec <__NVIC_SetPriorityGrouping+0x44>)
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	60d3      	str	r3, [r2, #12]
}
 80011e0:	bf00      	nop
 80011e2:	3714      	adds	r7, #20
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr
 80011ec:	e000ed00 	.word	0xe000ed00

080011f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011f4:	4b04      	ldr	r3, [pc, #16]	; (8001208 <__NVIC_GetPriorityGrouping+0x18>)
 80011f6:	68db      	ldr	r3, [r3, #12]
 80011f8:	0a1b      	lsrs	r3, r3, #8
 80011fa:	f003 0307 	and.w	r3, r3, #7
}
 80011fe:	4618      	mov	r0, r3
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr
 8001208:	e000ed00 	.word	0xe000ed00

0800120c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	6039      	str	r1, [r7, #0]
 8001216:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001218:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121c:	2b00      	cmp	r3, #0
 800121e:	db0a      	blt.n	8001236 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	b2da      	uxtb	r2, r3
 8001224:	490c      	ldr	r1, [pc, #48]	; (8001258 <__NVIC_SetPriority+0x4c>)
 8001226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800122a:	0112      	lsls	r2, r2, #4
 800122c:	b2d2      	uxtb	r2, r2
 800122e:	440b      	add	r3, r1
 8001230:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001234:	e00a      	b.n	800124c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	b2da      	uxtb	r2, r3
 800123a:	4908      	ldr	r1, [pc, #32]	; (800125c <__NVIC_SetPriority+0x50>)
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	f003 030f 	and.w	r3, r3, #15
 8001242:	3b04      	subs	r3, #4
 8001244:	0112      	lsls	r2, r2, #4
 8001246:	b2d2      	uxtb	r2, r2
 8001248:	440b      	add	r3, r1
 800124a:	761a      	strb	r2, [r3, #24]
}
 800124c:	bf00      	nop
 800124e:	370c      	adds	r7, #12
 8001250:	46bd      	mov	sp, r7
 8001252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001256:	4770      	bx	lr
 8001258:	e000e100 	.word	0xe000e100
 800125c:	e000ed00 	.word	0xe000ed00

08001260 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001260:	b480      	push	{r7}
 8001262:	b089      	sub	sp, #36	; 0x24
 8001264:	af00      	add	r7, sp, #0
 8001266:	60f8      	str	r0, [r7, #12]
 8001268:	60b9      	str	r1, [r7, #8]
 800126a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	f003 0307 	and.w	r3, r3, #7
 8001272:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001274:	69fb      	ldr	r3, [r7, #28]
 8001276:	f1c3 0307 	rsb	r3, r3, #7
 800127a:	2b04      	cmp	r3, #4
 800127c:	bf28      	it	cs
 800127e:	2304      	movcs	r3, #4
 8001280:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001282:	69fb      	ldr	r3, [r7, #28]
 8001284:	3304      	adds	r3, #4
 8001286:	2b06      	cmp	r3, #6
 8001288:	d902      	bls.n	8001290 <NVIC_EncodePriority+0x30>
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	3b03      	subs	r3, #3
 800128e:	e000      	b.n	8001292 <NVIC_EncodePriority+0x32>
 8001290:	2300      	movs	r3, #0
 8001292:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001294:	f04f 32ff 	mov.w	r2, #4294967295
 8001298:	69bb      	ldr	r3, [r7, #24]
 800129a:	fa02 f303 	lsl.w	r3, r2, r3
 800129e:	43da      	mvns	r2, r3
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	401a      	ands	r2, r3
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012a8:	f04f 31ff 	mov.w	r1, #4294967295
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	fa01 f303 	lsl.w	r3, r1, r3
 80012b2:	43d9      	mvns	r1, r3
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b8:	4313      	orrs	r3, r2
         );
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3724      	adds	r7, #36	; 0x24
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr
	...

080012c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	3b01      	subs	r3, #1
 80012d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80012d8:	d301      	bcc.n	80012de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80012da:	2301      	movs	r3, #1
 80012dc:	e00f      	b.n	80012fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80012de:	4a0a      	ldr	r2, [pc, #40]	; (8001308 <SysTick_Config+0x40>)
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	3b01      	subs	r3, #1
 80012e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80012e6:	210f      	movs	r1, #15
 80012e8:	f04f 30ff 	mov.w	r0, #4294967295
 80012ec:	f7ff ff8e 	bl	800120c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80012f0:	4b05      	ldr	r3, [pc, #20]	; (8001308 <SysTick_Config+0x40>)
 80012f2:	2200      	movs	r2, #0
 80012f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80012f6:	4b04      	ldr	r3, [pc, #16]	; (8001308 <SysTick_Config+0x40>)
 80012f8:	2207      	movs	r2, #7
 80012fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80012fc:	2300      	movs	r3, #0
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3708      	adds	r7, #8
 8001302:	46bd      	mov	sp, r7
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	e000e010 	.word	0xe000e010

0800130c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001314:	6878      	ldr	r0, [r7, #4]
 8001316:	f7ff ff47 	bl	80011a8 <__NVIC_SetPriorityGrouping>
}
 800131a:	bf00      	nop
 800131c:	3708      	adds	r7, #8
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}

08001322 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001322:	b580      	push	{r7, lr}
 8001324:	b086      	sub	sp, #24
 8001326:	af00      	add	r7, sp, #0
 8001328:	4603      	mov	r3, r0
 800132a:	60b9      	str	r1, [r7, #8]
 800132c:	607a      	str	r2, [r7, #4]
 800132e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001330:	2300      	movs	r3, #0
 8001332:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001334:	f7ff ff5c 	bl	80011f0 <__NVIC_GetPriorityGrouping>
 8001338:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800133a:	687a      	ldr	r2, [r7, #4]
 800133c:	68b9      	ldr	r1, [r7, #8]
 800133e:	6978      	ldr	r0, [r7, #20]
 8001340:	f7ff ff8e 	bl	8001260 <NVIC_EncodePriority>
 8001344:	4602      	mov	r2, r0
 8001346:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800134a:	4611      	mov	r1, r2
 800134c:	4618      	mov	r0, r3
 800134e:	f7ff ff5d 	bl	800120c <__NVIC_SetPriority>
}
 8001352:	bf00      	nop
 8001354:	3718      	adds	r7, #24
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}

0800135a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800135a:	b580      	push	{r7, lr}
 800135c:	b082      	sub	sp, #8
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001362:	6878      	ldr	r0, [r7, #4]
 8001364:	f7ff ffb0 	bl	80012c8 <SysTick_Config>
 8001368:	4603      	mov	r3, r0
}
 800136a:	4618      	mov	r0, r3
 800136c:	3708      	adds	r7, #8
 800136e:	46bd      	mov	sp, r7
 8001370:	bd80      	pop	{r7, pc}
	...

08001374 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2b00      	cmp	r3, #0
 8001380:	d101      	bne.n	8001386 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001382:	2301      	movs	r3, #1
 8001384:	e06c      	b.n	8001460 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800138c:	2b00      	cmp	r3, #0
 800138e:	d106      	bne.n	800139e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2223      	movs	r2, #35	; 0x23
 8001394:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001398:	6878      	ldr	r0, [r7, #4]
 800139a:	f7ff fbfd 	bl	8000b98 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800139e:	2300      	movs	r3, #0
 80013a0:	60bb      	str	r3, [r7, #8]
 80013a2:	4b31      	ldr	r3, [pc, #196]	; (8001468 <HAL_ETH_Init+0xf4>)
 80013a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013a6:	4a30      	ldr	r2, [pc, #192]	; (8001468 <HAL_ETH_Init+0xf4>)
 80013a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80013ac:	6453      	str	r3, [r2, #68]	; 0x44
 80013ae:	4b2e      	ldr	r3, [pc, #184]	; (8001468 <HAL_ETH_Init+0xf4>)
 80013b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80013b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013b6:	60bb      	str	r3, [r7, #8]
 80013b8:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 80013ba:	4b2c      	ldr	r3, [pc, #176]	; (800146c <HAL_ETH_Init+0xf8>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	4a2b      	ldr	r2, [pc, #172]	; (800146c <HAL_ETH_Init+0xf8>)
 80013c0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80013c4:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 80013c6:	4b29      	ldr	r3, [pc, #164]	; (800146c <HAL_ETH_Init+0xf8>)
 80013c8:	685a      	ldr	r2, [r3, #4]
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	4927      	ldr	r1, [pc, #156]	; (800146c <HAL_ETH_Init+0xf8>)
 80013d0:	4313      	orrs	r3, r2
 80013d2:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 80013d4:	4b25      	ldr	r3, [pc, #148]	; (800146c <HAL_ETH_Init+0xf8>)
 80013d6:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	687a      	ldr	r2, [r7, #4]
 80013e4:	6812      	ldr	r2, [r2, #0]
 80013e6:	f043 0301 	orr.w	r3, r3, #1
 80013ea:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80013ee:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80013f0:	f7ff feaa 	bl	8001148 <HAL_GetTick>
 80013f4:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 80013f6:	e011      	b.n	800141c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80013f8:	f7ff fea6 	bl	8001148 <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001406:	d909      	bls.n	800141c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	2204      	movs	r2, #4
 800140c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	22e0      	movs	r2, #224	; 0xe0
 8001414:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8001418:	2301      	movs	r3, #1
 800141a:	e021      	b.n	8001460 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f003 0301 	and.w	r3, r3, #1
 800142a:	2b00      	cmp	r3, #0
 800142c:	d1e4      	bne.n	80013f8 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800142e:	6878      	ldr	r0, [r7, #4]
 8001430:	f000 f958 	bl	80016e4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001434:	6878      	ldr	r0, [r7, #4]
 8001436:	f000 f9ff 	bl	8001838 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800143a:	6878      	ldr	r0, [r7, #4]
 800143c:	f000 fa55 	bl	80018ea <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	461a      	mov	r2, r3
 8001446:	2100      	movs	r1, #0
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f000 f9bd 	bl	80017c8 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2200      	movs	r2, #0
 8001452:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	2210      	movs	r2, #16
 800145a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800145e:	2300      	movs	r3, #0
}
 8001460:	4618      	mov	r0, r3
 8001462:	3710      	adds	r7, #16
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	40023800 	.word	0x40023800
 800146c:	40013800 	.word	0x40013800

08001470 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b084      	sub	sp, #16
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001482:	68fa      	ldr	r2, [r7, #12]
 8001484:	4b51      	ldr	r3, [pc, #324]	; (80015cc <ETH_SetMACConfig+0x15c>)
 8001486:	4013      	ands	r3, r2
 8001488:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	7c1b      	ldrb	r3, [r3, #16]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d102      	bne.n	8001498 <ETH_SetMACConfig+0x28>
 8001492:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8001496:	e000      	b.n	800149a <ETH_SetMACConfig+0x2a>
 8001498:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800149a:	683b      	ldr	r3, [r7, #0]
 800149c:	7c5b      	ldrb	r3, [r3, #17]
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d102      	bne.n	80014a8 <ETH_SetMACConfig+0x38>
 80014a2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80014a6:	e000      	b.n	80014aa <ETH_SetMACConfig+0x3a>
 80014a8:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80014aa:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 80014b0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	7fdb      	ldrb	r3, [r3, #31]
 80014b6:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 80014b8:	431a      	orrs	r2, r3
                        macconf->Speed |
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 80014be:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80014c0:	683a      	ldr	r2, [r7, #0]
 80014c2:	7f92      	ldrb	r2, [r2, #30]
 80014c4:	2a00      	cmp	r2, #0
 80014c6:	d102      	bne.n	80014ce <ETH_SetMACConfig+0x5e>
 80014c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014cc:	e000      	b.n	80014d0 <ETH_SetMACConfig+0x60>
 80014ce:	2200      	movs	r2, #0
                        macconf->Speed |
 80014d0:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	7f1b      	ldrb	r3, [r3, #28]
 80014d6:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 80014d8:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 80014de:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	791b      	ldrb	r3, [r3, #4]
 80014e4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80014e6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80014e8:	683a      	ldr	r2, [r7, #0]
 80014ea:	f892 2020 	ldrb.w	r2, [r2, #32]
 80014ee:	2a00      	cmp	r2, #0
 80014f0:	d102      	bne.n	80014f8 <ETH_SetMACConfig+0x88>
 80014f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014f6:	e000      	b.n	80014fa <ETH_SetMACConfig+0x8a>
 80014f8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80014fa:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80014fc:	683b      	ldr	r3, [r7, #0]
 80014fe:	7bdb      	ldrb	r3, [r3, #15]
 8001500:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8001502:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8001504:	683b      	ldr	r3, [r7, #0]
 8001506:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8001508:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001510:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8001512:	4313      	orrs	r3, r2
 8001514:	68fa      	ldr	r2, [r7, #12]
 8001516:	4313      	orrs	r3, r2
 8001518:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	68fa      	ldr	r2, [r7, #12]
 8001520:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800152a:	2001      	movs	r0, #1
 800152c:	f7ff fe18 	bl	8001160 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	68fa      	ldr	r2, [r7, #12]
 8001536:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	699b      	ldr	r3, [r3, #24]
 800153e:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001540:	68fa      	ldr	r2, [r7, #12]
 8001542:	f64f 7341 	movw	r3, #65345	; 0xff41
 8001546:	4013      	ands	r3, r2
 8001548:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800154e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001550:	683a      	ldr	r2, [r7, #0]
 8001552:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 8001556:	2a00      	cmp	r2, #0
 8001558:	d101      	bne.n	800155e <ETH_SetMACConfig+0xee>
 800155a:	2280      	movs	r2, #128	; 0x80
 800155c:	e000      	b.n	8001560 <ETH_SetMACConfig+0xf0>
 800155e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8001560:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8001566:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8001568:	683a      	ldr	r2, [r7, #0]
 800156a:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 800156e:	2a01      	cmp	r2, #1
 8001570:	d101      	bne.n	8001576 <ETH_SetMACConfig+0x106>
 8001572:	2208      	movs	r2, #8
 8001574:	e000      	b.n	8001578 <ETH_SetMACConfig+0x108>
 8001576:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8001578:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800157a:	683a      	ldr	r2, [r7, #0]
 800157c:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 8001580:	2a01      	cmp	r2, #1
 8001582:	d101      	bne.n	8001588 <ETH_SetMACConfig+0x118>
 8001584:	2204      	movs	r2, #4
 8001586:	e000      	b.n	800158a <ETH_SetMACConfig+0x11a>
 8001588:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800158a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800158c:	683a      	ldr	r2, [r7, #0]
 800158e:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8001592:	2a01      	cmp	r2, #1
 8001594:	d101      	bne.n	800159a <ETH_SetMACConfig+0x12a>
 8001596:	2202      	movs	r2, #2
 8001598:	e000      	b.n	800159c <ETH_SetMACConfig+0x12c>
 800159a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800159c:	4313      	orrs	r3, r2
 800159e:	68fa      	ldr	r2, [r7, #12]
 80015a0:	4313      	orrs	r3, r2
 80015a2:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	68fa      	ldr	r2, [r7, #12]
 80015aa:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	699b      	ldr	r3, [r3, #24]
 80015b2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80015b4:	2001      	movs	r0, #1
 80015b6:	f7ff fdd3 	bl	8001160 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	68fa      	ldr	r2, [r7, #12]
 80015c0:	619a      	str	r2, [r3, #24]
}
 80015c2:	bf00      	nop
 80015c4:	3710      	adds	r7, #16
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	ff20810f 	.word	0xff20810f

080015d0 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80015e2:	699b      	ldr	r3, [r3, #24]
 80015e4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80015e6:	68fa      	ldr	r2, [r7, #12]
 80015e8:	4b3d      	ldr	r3, [pc, #244]	; (80016e0 <ETH_SetDMAConfig+0x110>)
 80015ea:	4013      	ands	r3, r2
 80015ec:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	7b1b      	ldrb	r3, [r3, #12]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d102      	bne.n	80015fc <ETH_SetDMAConfig+0x2c>
 80015f6:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 80015fa:	e000      	b.n	80015fe <ETH_SetDMAConfig+0x2e>
 80015fc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	7b5b      	ldrb	r3, [r3, #13]
 8001602:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001604:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8001606:	683a      	ldr	r2, [r7, #0]
 8001608:	7f52      	ldrb	r2, [r2, #29]
 800160a:	2a00      	cmp	r2, #0
 800160c:	d102      	bne.n	8001614 <ETH_SetDMAConfig+0x44>
 800160e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001612:	e000      	b.n	8001616 <ETH_SetDMAConfig+0x46>
 8001614:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8001616:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	7b9b      	ldrb	r3, [r3, #14]
 800161c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800161e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8001624:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	7f1b      	ldrb	r3, [r3, #28]
 800162a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800162c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	7f9b      	ldrb	r3, [r3, #30]
 8001632:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8001634:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800163a:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001642:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8001644:	4313      	orrs	r3, r2
 8001646:	68fa      	ldr	r2, [r7, #12]
 8001648:	4313      	orrs	r3, r2
 800164a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001654:	461a      	mov	r2, r3
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001666:	2001      	movs	r0, #1
 8001668:	f7ff fd7a 	bl	8001160 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8001674:	461a      	mov	r2, r3
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	791b      	ldrb	r3, [r3, #4]
 800167e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8001684:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800168a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8001690:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8001692:	683b      	ldr	r3, [r7, #0]
 8001694:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001698:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800169a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016a0:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 80016a2:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 80016a8:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80016aa:	687a      	ldr	r2, [r7, #4]
 80016ac:	6812      	ldr	r2, [r2, #0]
 80016ae:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80016b2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80016b6:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80016c4:	2001      	movs	r0, #1
 80016c6:	f7ff fd4b 	bl	8001160 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80016d2:	461a      	mov	r2, r3
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	6013      	str	r3, [r2, #0]
}
 80016d8:	bf00      	nop
 80016da:	3710      	adds	r7, #16
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	f8de3f23 	.word	0xf8de3f23

080016e4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b0a6      	sub	sp, #152	; 0x98
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80016ec:	2301      	movs	r3, #1
 80016ee:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 80016f2:	2301      	movs	r3, #1
 80016f4:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80016f8:	2300      	movs	r3, #0
 80016fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80016fc:	2300      	movs	r3, #0
 80016fe:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8001702:	2301      	movs	r3, #1
 8001704:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8001708:	2300      	movs	r3, #0
 800170a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 800170e:	2301      	movs	r3, #1
 8001710:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8001714:	2300      	movs	r3, #0
 8001716:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800171a:	2300      	movs	r3, #0
 800171c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8001720:	2300      	movs	r3, #0
 8001722:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8001724:	2300      	movs	r3, #0
 8001726:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800172a:	2300      	movs	r3, #0
 800172c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800172e:	2300      	movs	r3, #0
 8001730:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001734:	2300      	movs	r3, #0
 8001736:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800173a:	2300      	movs	r3, #0
 800173c:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8001740:	2300      	movs	r3, #0
 8001742:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8001746:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800174a:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800174c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001750:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8001752:	2300      	movs	r3, #0
 8001754:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8001758:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800175c:	4619      	mov	r1, r3
 800175e:	6878      	ldr	r0, [r7, #4]
 8001760:	f7ff fe86 	bl	8001470 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8001764:	2301      	movs	r3, #1
 8001766:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 8001768:	2301      	movs	r3, #1
 800176a:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800176c:	2301      	movs	r3, #1
 800176e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8001772:	2301      	movs	r3, #1
 8001774:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001776:	2300      	movs	r3, #0
 8001778:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800177a:	2300      	movs	r3, #0
 800177c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8001780:	2300      	movs	r3, #0
 8001782:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001786:	2300      	movs	r3, #0
 8001788:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 800178a:	2301      	movs	r3, #1
 800178c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8001790:	2301      	movs	r3, #1
 8001792:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8001794:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001798:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800179a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800179e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80017a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80017a4:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80017a6:	2301      	movs	r3, #1
 80017a8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80017ac:	2300      	movs	r3, #0
 80017ae:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80017b0:	2300      	movs	r3, #0
 80017b2:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80017b4:	f107 0308 	add.w	r3, r7, #8
 80017b8:	4619      	mov	r1, r3
 80017ba:	6878      	ldr	r0, [r7, #4]
 80017bc:	f7ff ff08 	bl	80015d0 <ETH_SetDMAConfig>
}
 80017c0:	bf00      	nop
 80017c2:	3798      	adds	r7, #152	; 0x98
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}

080017c8 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80017c8:	b480      	push	{r7}
 80017ca:	b087      	sub	sp, #28
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	3305      	adds	r3, #5
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	021b      	lsls	r3, r3, #8
 80017dc:	687a      	ldr	r2, [r7, #4]
 80017de:	3204      	adds	r2, #4
 80017e0:	7812      	ldrb	r2, [r2, #0]
 80017e2:	4313      	orrs	r3, r2
 80017e4:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80017e6:	68ba      	ldr	r2, [r7, #8]
 80017e8:	4b11      	ldr	r3, [pc, #68]	; (8001830 <ETH_MACAddressConfig+0x68>)
 80017ea:	4413      	add	r3, r2
 80017ec:	461a      	mov	r2, r3
 80017ee:	697b      	ldr	r3, [r7, #20]
 80017f0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	3303      	adds	r3, #3
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	061a      	lsls	r2, r3, #24
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	3302      	adds	r3, #2
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	041b      	lsls	r3, r3, #16
 8001802:	431a      	orrs	r2, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	3301      	adds	r3, #1
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	021b      	lsls	r3, r3, #8
 800180c:	4313      	orrs	r3, r2
 800180e:	687a      	ldr	r2, [r7, #4]
 8001810:	7812      	ldrb	r2, [r2, #0]
 8001812:	4313      	orrs	r3, r2
 8001814:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001816:	68ba      	ldr	r2, [r7, #8]
 8001818:	4b06      	ldr	r3, [pc, #24]	; (8001834 <ETH_MACAddressConfig+0x6c>)
 800181a:	4413      	add	r3, r2
 800181c:	461a      	mov	r2, r3
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	6013      	str	r3, [r2, #0]
}
 8001822:	bf00      	nop
 8001824:	371c      	adds	r7, #28
 8001826:	46bd      	mov	sp, r7
 8001828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800182c:	4770      	bx	lr
 800182e:	bf00      	nop
 8001830:	40028040 	.word	0x40028040
 8001834:	40028044 	.word	0x40028044

08001838 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8001838:	b480      	push	{r7}
 800183a:	b085      	sub	sp, #20
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8001840:	2300      	movs	r3, #0
 8001842:	60fb      	str	r3, [r7, #12]
 8001844:	e03e      	b.n	80018c4 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	68d9      	ldr	r1, [r3, #12]
 800184a:	68fa      	ldr	r2, [r7, #12]
 800184c:	4613      	mov	r3, r2
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	4413      	add	r3, r2
 8001852:	00db      	lsls	r3, r3, #3
 8001854:	440b      	add	r3, r1
 8001856:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 8001858:	68bb      	ldr	r3, [r7, #8]
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	2200      	movs	r2, #0
 8001862:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 8001864:	68bb      	ldr	r3, [r7, #8]
 8001866:	2200      	movs	r2, #0
 8001868:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 800186a:	68bb      	ldr	r3, [r7, #8]
 800186c:	2200      	movs	r2, #0
 800186e:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8001870:	68b9      	ldr	r1, [r7, #8]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	68fa      	ldr	r2, [r7, #12]
 8001876:	3206      	adds	r2, #6
 8001878:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	2b02      	cmp	r3, #2
 800188c:	d80c      	bhi.n	80018a8 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	68d9      	ldr	r1, [r3, #12]
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	1c5a      	adds	r2, r3, #1
 8001896:	4613      	mov	r3, r2
 8001898:	009b      	lsls	r3, r3, #2
 800189a:	4413      	add	r3, r2
 800189c:	00db      	lsls	r3, r3, #3
 800189e:	440b      	add	r3, r1
 80018a0:	461a      	mov	r2, r3
 80018a2:	68bb      	ldr	r3, [r7, #8]
 80018a4:	60da      	str	r2, [r3, #12]
 80018a6:	e004      	b.n	80018b2 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	68db      	ldr	r3, [r3, #12]
 80018ac:	461a      	mov	r2, r3
 80018ae:	68bb      	ldr	r3, [r7, #8]
 80018b0:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	3301      	adds	r3, #1
 80018c2:	60fb      	str	r3, [r7, #12]
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	2b03      	cmp	r3, #3
 80018c8:	d9bd      	bls.n	8001846 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2200      	movs	r2, #0
 80018ce:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	68da      	ldr	r2, [r3, #12]
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80018dc:	611a      	str	r2, [r3, #16]
}
 80018de:	bf00      	nop
 80018e0:	3714      	adds	r7, #20
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr

080018ea <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80018ea:	b480      	push	{r7}
 80018ec:	b085      	sub	sp, #20
 80018ee:	af00      	add	r7, sp, #0
 80018f0:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80018f2:	2300      	movs	r3, #0
 80018f4:	60fb      	str	r3, [r7, #12]
 80018f6:	e046      	b.n	8001986 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6919      	ldr	r1, [r3, #16]
 80018fc:	68fa      	ldr	r2, [r7, #12]
 80018fe:	4613      	mov	r3, r2
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	4413      	add	r3, r2
 8001904:	00db      	lsls	r3, r3, #3
 8001906:	440b      	add	r3, r1
 8001908:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	2200      	movs	r2, #0
 8001914:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	2200      	movs	r2, #0
 800191a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	2200      	movs	r2, #0
 8001920:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8001922:	68bb      	ldr	r3, [r7, #8]
 8001924:	2200      	movs	r2, #0
 8001926:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	2200      	movs	r2, #0
 800192c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001934:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800193c:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	685b      	ldr	r3, [r3, #4]
 8001942:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 800194a:	68b9      	ldr	r1, [r7, #8]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	68fa      	ldr	r2, [r7, #12]
 8001950:	3212      	adds	r2, #18
 8001952:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2b02      	cmp	r3, #2
 800195a:	d80c      	bhi.n	8001976 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	6919      	ldr	r1, [r3, #16]
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	1c5a      	adds	r2, r3, #1
 8001964:	4613      	mov	r3, r2
 8001966:	009b      	lsls	r3, r3, #2
 8001968:	4413      	add	r3, r2
 800196a:	00db      	lsls	r3, r3, #3
 800196c:	440b      	add	r3, r1
 800196e:	461a      	mov	r2, r3
 8001970:	68bb      	ldr	r3, [r7, #8]
 8001972:	60da      	str	r2, [r3, #12]
 8001974:	e004      	b.n	8001980 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	691b      	ldr	r3, [r3, #16]
 800197a:	461a      	mov	r2, r3
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	3301      	adds	r3, #1
 8001984:	60fb      	str	r3, [r7, #12]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	2b03      	cmp	r3, #3
 800198a:	d9b5      	bls.n	80018f8 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	2200      	movs	r2, #0
 8001990:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2200      	movs	r2, #0
 8001996:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2200      	movs	r2, #0
 800199c:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2200      	movs	r2, #0
 80019a2:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	2200      	movs	r2, #0
 80019a8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	691a      	ldr	r2, [r3, #16]
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80019b6:	60da      	str	r2, [r3, #12]
}
 80019b8:	bf00      	nop
 80019ba:	3714      	adds	r7, #20
 80019bc:	46bd      	mov	sp, r7
 80019be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c2:	4770      	bx	lr

080019c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80019c4:	b480      	push	{r7}
 80019c6:	b089      	sub	sp, #36	; 0x24
 80019c8:	af00      	add	r7, sp, #0
 80019ca:	6078      	str	r0, [r7, #4]
 80019cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80019ce:	2300      	movs	r3, #0
 80019d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80019d2:	2300      	movs	r3, #0
 80019d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80019d6:	2300      	movs	r3, #0
 80019d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019da:	2300      	movs	r3, #0
 80019dc:	61fb      	str	r3, [r7, #28]
 80019de:	e177      	b.n	8001cd0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80019e0:	2201      	movs	r2, #1
 80019e2:	69fb      	ldr	r3, [r7, #28]
 80019e4:	fa02 f303 	lsl.w	r3, r2, r3
 80019e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80019ea:	683b      	ldr	r3, [r7, #0]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	697a      	ldr	r2, [r7, #20]
 80019f0:	4013      	ands	r3, r2
 80019f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80019f4:	693a      	ldr	r2, [r7, #16]
 80019f6:	697b      	ldr	r3, [r7, #20]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	f040 8166 	bne.w	8001cca <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80019fe:	683b      	ldr	r3, [r7, #0]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	f003 0303 	and.w	r3, r3, #3
 8001a06:	2b01      	cmp	r3, #1
 8001a08:	d005      	beq.n	8001a16 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	685b      	ldr	r3, [r3, #4]
 8001a0e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d130      	bne.n	8001a78 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	689b      	ldr	r3, [r3, #8]
 8001a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	005b      	lsls	r3, r3, #1
 8001a20:	2203      	movs	r2, #3
 8001a22:	fa02 f303 	lsl.w	r3, r2, r3
 8001a26:	43db      	mvns	r3, r3
 8001a28:	69ba      	ldr	r2, [r7, #24]
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	68da      	ldr	r2, [r3, #12]
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3a:	69ba      	ldr	r2, [r7, #24]
 8001a3c:	4313      	orrs	r3, r2
 8001a3e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	69ba      	ldr	r2, [r7, #24]
 8001a44:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a4c:	2201      	movs	r2, #1
 8001a4e:	69fb      	ldr	r3, [r7, #28]
 8001a50:	fa02 f303 	lsl.w	r3, r2, r3
 8001a54:	43db      	mvns	r3, r3
 8001a56:	69ba      	ldr	r2, [r7, #24]
 8001a58:	4013      	ands	r3, r2
 8001a5a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	091b      	lsrs	r3, r3, #4
 8001a62:	f003 0201 	and.w	r2, r3, #1
 8001a66:	69fb      	ldr	r3, [r7, #28]
 8001a68:	fa02 f303 	lsl.w	r3, r2, r3
 8001a6c:	69ba      	ldr	r2, [r7, #24]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	69ba      	ldr	r2, [r7, #24]
 8001a76:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685b      	ldr	r3, [r3, #4]
 8001a7c:	f003 0303 	and.w	r3, r3, #3
 8001a80:	2b03      	cmp	r3, #3
 8001a82:	d017      	beq.n	8001ab4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001a8a:	69fb      	ldr	r3, [r7, #28]
 8001a8c:	005b      	lsls	r3, r3, #1
 8001a8e:	2203      	movs	r2, #3
 8001a90:	fa02 f303 	lsl.w	r3, r2, r3
 8001a94:	43db      	mvns	r3, r3
 8001a96:	69ba      	ldr	r2, [r7, #24]
 8001a98:	4013      	ands	r3, r2
 8001a9a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001a9c:	683b      	ldr	r3, [r7, #0]
 8001a9e:	689a      	ldr	r2, [r3, #8]
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	005b      	lsls	r3, r3, #1
 8001aa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa8:	69ba      	ldr	r2, [r7, #24]
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	69ba      	ldr	r2, [r7, #24]
 8001ab2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	685b      	ldr	r3, [r3, #4]
 8001ab8:	f003 0303 	and.w	r3, r3, #3
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d123      	bne.n	8001b08 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	08da      	lsrs	r2, r3, #3
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	3208      	adds	r2, #8
 8001ac8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001acc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001ace:	69fb      	ldr	r3, [r7, #28]
 8001ad0:	f003 0307 	and.w	r3, r3, #7
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	220f      	movs	r2, #15
 8001ad8:	fa02 f303 	lsl.w	r3, r2, r3
 8001adc:	43db      	mvns	r3, r3
 8001ade:	69ba      	ldr	r2, [r7, #24]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	691a      	ldr	r2, [r3, #16]
 8001ae8:	69fb      	ldr	r3, [r7, #28]
 8001aea:	f003 0307 	and.w	r3, r3, #7
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	69ba      	ldr	r2, [r7, #24]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001afa:	69fb      	ldr	r3, [r7, #28]
 8001afc:	08da      	lsrs	r2, r3, #3
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	3208      	adds	r2, #8
 8001b02:	69b9      	ldr	r1, [r7, #24]
 8001b04:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001b0e:	69fb      	ldr	r3, [r7, #28]
 8001b10:	005b      	lsls	r3, r3, #1
 8001b12:	2203      	movs	r2, #3
 8001b14:	fa02 f303 	lsl.w	r3, r2, r3
 8001b18:	43db      	mvns	r3, r3
 8001b1a:	69ba      	ldr	r2, [r7, #24]
 8001b1c:	4013      	ands	r3, r2
 8001b1e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	f003 0203 	and.w	r2, r3, #3
 8001b28:	69fb      	ldr	r3, [r7, #28]
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b30:	69ba      	ldr	r2, [r7, #24]
 8001b32:	4313      	orrs	r3, r2
 8001b34:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	69ba      	ldr	r2, [r7, #24]
 8001b3a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	685b      	ldr	r3, [r3, #4]
 8001b40:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	f000 80c0 	beq.w	8001cca <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60fb      	str	r3, [r7, #12]
 8001b4e:	4b66      	ldr	r3, [pc, #408]	; (8001ce8 <HAL_GPIO_Init+0x324>)
 8001b50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b52:	4a65      	ldr	r2, [pc, #404]	; (8001ce8 <HAL_GPIO_Init+0x324>)
 8001b54:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b58:	6453      	str	r3, [r2, #68]	; 0x44
 8001b5a:	4b63      	ldr	r3, [pc, #396]	; (8001ce8 <HAL_GPIO_Init+0x324>)
 8001b5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001b66:	4a61      	ldr	r2, [pc, #388]	; (8001cec <HAL_GPIO_Init+0x328>)
 8001b68:	69fb      	ldr	r3, [r7, #28]
 8001b6a:	089b      	lsrs	r3, r3, #2
 8001b6c:	3302      	adds	r3, #2
 8001b6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b72:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	f003 0303 	and.w	r3, r3, #3
 8001b7a:	009b      	lsls	r3, r3, #2
 8001b7c:	220f      	movs	r2, #15
 8001b7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b82:	43db      	mvns	r3, r3
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	4013      	ands	r3, r2
 8001b88:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4a58      	ldr	r2, [pc, #352]	; (8001cf0 <HAL_GPIO_Init+0x32c>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d037      	beq.n	8001c02 <HAL_GPIO_Init+0x23e>
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	4a57      	ldr	r2, [pc, #348]	; (8001cf4 <HAL_GPIO_Init+0x330>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d031      	beq.n	8001bfe <HAL_GPIO_Init+0x23a>
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	4a56      	ldr	r2, [pc, #344]	; (8001cf8 <HAL_GPIO_Init+0x334>)
 8001b9e:	4293      	cmp	r3, r2
 8001ba0:	d02b      	beq.n	8001bfa <HAL_GPIO_Init+0x236>
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	4a55      	ldr	r2, [pc, #340]	; (8001cfc <HAL_GPIO_Init+0x338>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d025      	beq.n	8001bf6 <HAL_GPIO_Init+0x232>
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	4a54      	ldr	r2, [pc, #336]	; (8001d00 <HAL_GPIO_Init+0x33c>)
 8001bae:	4293      	cmp	r3, r2
 8001bb0:	d01f      	beq.n	8001bf2 <HAL_GPIO_Init+0x22e>
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	4a53      	ldr	r2, [pc, #332]	; (8001d04 <HAL_GPIO_Init+0x340>)
 8001bb6:	4293      	cmp	r3, r2
 8001bb8:	d019      	beq.n	8001bee <HAL_GPIO_Init+0x22a>
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	4a52      	ldr	r2, [pc, #328]	; (8001d08 <HAL_GPIO_Init+0x344>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d013      	beq.n	8001bea <HAL_GPIO_Init+0x226>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	4a51      	ldr	r2, [pc, #324]	; (8001d0c <HAL_GPIO_Init+0x348>)
 8001bc6:	4293      	cmp	r3, r2
 8001bc8:	d00d      	beq.n	8001be6 <HAL_GPIO_Init+0x222>
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	4a50      	ldr	r2, [pc, #320]	; (8001d10 <HAL_GPIO_Init+0x34c>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d007      	beq.n	8001be2 <HAL_GPIO_Init+0x21e>
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	4a4f      	ldr	r2, [pc, #316]	; (8001d14 <HAL_GPIO_Init+0x350>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d101      	bne.n	8001bde <HAL_GPIO_Init+0x21a>
 8001bda:	2309      	movs	r3, #9
 8001bdc:	e012      	b.n	8001c04 <HAL_GPIO_Init+0x240>
 8001bde:	230a      	movs	r3, #10
 8001be0:	e010      	b.n	8001c04 <HAL_GPIO_Init+0x240>
 8001be2:	2308      	movs	r3, #8
 8001be4:	e00e      	b.n	8001c04 <HAL_GPIO_Init+0x240>
 8001be6:	2307      	movs	r3, #7
 8001be8:	e00c      	b.n	8001c04 <HAL_GPIO_Init+0x240>
 8001bea:	2306      	movs	r3, #6
 8001bec:	e00a      	b.n	8001c04 <HAL_GPIO_Init+0x240>
 8001bee:	2305      	movs	r3, #5
 8001bf0:	e008      	b.n	8001c04 <HAL_GPIO_Init+0x240>
 8001bf2:	2304      	movs	r3, #4
 8001bf4:	e006      	b.n	8001c04 <HAL_GPIO_Init+0x240>
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e004      	b.n	8001c04 <HAL_GPIO_Init+0x240>
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	e002      	b.n	8001c04 <HAL_GPIO_Init+0x240>
 8001bfe:	2301      	movs	r3, #1
 8001c00:	e000      	b.n	8001c04 <HAL_GPIO_Init+0x240>
 8001c02:	2300      	movs	r3, #0
 8001c04:	69fa      	ldr	r2, [r7, #28]
 8001c06:	f002 0203 	and.w	r2, r2, #3
 8001c0a:	0092      	lsls	r2, r2, #2
 8001c0c:	4093      	lsls	r3, r2
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001c14:	4935      	ldr	r1, [pc, #212]	; (8001cec <HAL_GPIO_Init+0x328>)
 8001c16:	69fb      	ldr	r3, [r7, #28]
 8001c18:	089b      	lsrs	r3, r3, #2
 8001c1a:	3302      	adds	r3, #2
 8001c1c:	69ba      	ldr	r2, [r7, #24]
 8001c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001c22:	4b3d      	ldr	r3, [pc, #244]	; (8001d18 <HAL_GPIO_Init+0x354>)
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	43db      	mvns	r3, r3
 8001c2c:	69ba      	ldr	r2, [r7, #24]
 8001c2e:	4013      	ands	r3, r2
 8001c30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	685b      	ldr	r3, [r3, #4]
 8001c36:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d003      	beq.n	8001c46 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001c3e:	69ba      	ldr	r2, [r7, #24]
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001c46:	4a34      	ldr	r2, [pc, #208]	; (8001d18 <HAL_GPIO_Init+0x354>)
 8001c48:	69bb      	ldr	r3, [r7, #24]
 8001c4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001c4c:	4b32      	ldr	r3, [pc, #200]	; (8001d18 <HAL_GPIO_Init+0x354>)
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	43db      	mvns	r3, r3
 8001c56:	69ba      	ldr	r2, [r7, #24]
 8001c58:	4013      	ands	r3, r2
 8001c5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	685b      	ldr	r3, [r3, #4]
 8001c60:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d003      	beq.n	8001c70 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001c68:	69ba      	ldr	r2, [r7, #24]
 8001c6a:	693b      	ldr	r3, [r7, #16]
 8001c6c:	4313      	orrs	r3, r2
 8001c6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001c70:	4a29      	ldr	r2, [pc, #164]	; (8001d18 <HAL_GPIO_Init+0x354>)
 8001c72:	69bb      	ldr	r3, [r7, #24]
 8001c74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001c76:	4b28      	ldr	r3, [pc, #160]	; (8001d18 <HAL_GPIO_Init+0x354>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	43db      	mvns	r3, r3
 8001c80:	69ba      	ldr	r2, [r7, #24]
 8001c82:	4013      	ands	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	685b      	ldr	r3, [r3, #4]
 8001c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d003      	beq.n	8001c9a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001c92:	69ba      	ldr	r2, [r7, #24]
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	4313      	orrs	r3, r2
 8001c98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001c9a:	4a1f      	ldr	r2, [pc, #124]	; (8001d18 <HAL_GPIO_Init+0x354>)
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ca0:	4b1d      	ldr	r3, [pc, #116]	; (8001d18 <HAL_GPIO_Init+0x354>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ca6:	693b      	ldr	r3, [r7, #16]
 8001ca8:	43db      	mvns	r3, r3
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	4013      	ands	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d003      	beq.n	8001cc4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001cc4:	4a14      	ldr	r2, [pc, #80]	; (8001d18 <HAL_GPIO_Init+0x354>)
 8001cc6:	69bb      	ldr	r3, [r7, #24]
 8001cc8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	3301      	adds	r3, #1
 8001cce:	61fb      	str	r3, [r7, #28]
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	2b0f      	cmp	r3, #15
 8001cd4:	f67f ae84 	bls.w	80019e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001cd8:	bf00      	nop
 8001cda:	bf00      	nop
 8001cdc:	3724      	adds	r7, #36	; 0x24
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr
 8001ce6:	bf00      	nop
 8001ce8:	40023800 	.word	0x40023800
 8001cec:	40013800 	.word	0x40013800
 8001cf0:	40020000 	.word	0x40020000
 8001cf4:	40020400 	.word	0x40020400
 8001cf8:	40020800 	.word	0x40020800
 8001cfc:	40020c00 	.word	0x40020c00
 8001d00:	40021000 	.word	0x40021000
 8001d04:	40021400 	.word	0x40021400
 8001d08:	40021800 	.word	0x40021800
 8001d0c:	40021c00 	.word	0x40021c00
 8001d10:	40022000 	.word	0x40022000
 8001d14:	40022400 	.word	0x40022400
 8001d18:	40013c00 	.word	0x40013c00

08001d1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
 8001d24:	460b      	mov	r3, r1
 8001d26:	807b      	strh	r3, [r7, #2]
 8001d28:	4613      	mov	r3, r2
 8001d2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d2c:	787b      	ldrb	r3, [r7, #1]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d003      	beq.n	8001d3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d32:	887a      	ldrh	r2, [r7, #2]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d38:	e003      	b.n	8001d42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d3a:	887b      	ldrh	r3, [r7, #2]
 8001d3c:	041a      	lsls	r2, r3, #16
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	619a      	str	r2, [r3, #24]
}
 8001d42:	bf00      	nop
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr

08001d4e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	b085      	sub	sp, #20
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
 8001d56:	460b      	mov	r3, r1
 8001d58:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	695b      	ldr	r3, [r3, #20]
 8001d5e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001d60:	887a      	ldrh	r2, [r7, #2]
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	4013      	ands	r3, r2
 8001d66:	041a      	lsls	r2, r3, #16
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	43d9      	mvns	r1, r3
 8001d6c:	887b      	ldrh	r3, [r7, #2]
 8001d6e:	400b      	ands	r3, r1
 8001d70:	431a      	orrs	r2, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	619a      	str	r2, [r3, #24]
}
 8001d76:	bf00      	nop
 8001d78:	3714      	adds	r7, #20
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr

08001d82 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001d82:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d84:	b08f      	sub	sp, #60	; 0x3c
 8001d86:	af0a      	add	r7, sp, #40	; 0x28
 8001d88:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d101      	bne.n	8001d94 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e10f      	b.n	8001fb4 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8001da0:	b2db      	uxtb	r3, r3
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d106      	bne.n	8001db4 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	2200      	movs	r2, #0
 8001daa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001dae:	6878      	ldr	r0, [r7, #4]
 8001db0:	f7ff f800 	bl	8000db4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2203      	movs	r2, #3
 8001db8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001dc0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d102      	bne.n	8001dce <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2200      	movs	r2, #0
 8001dcc:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	f001 f8ad 	bl	8002f32 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	603b      	str	r3, [r7, #0]
 8001dde:	687e      	ldr	r6, [r7, #4]
 8001de0:	466d      	mov	r5, sp
 8001de2:	f106 0410 	add.w	r4, r6, #16
 8001de6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001de8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dee:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001df2:	e885 0003 	stmia.w	r5, {r0, r1}
 8001df6:	1d33      	adds	r3, r6, #4
 8001df8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001dfa:	6838      	ldr	r0, [r7, #0]
 8001dfc:	f001 f838 	bl	8002e70 <USB_CoreInit>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d005      	beq.n	8001e12 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2202      	movs	r2, #2
 8001e0a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	e0d0      	b.n	8001fb4 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	2100      	movs	r1, #0
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f001 f89b 	bl	8002f54 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001e1e:	2300      	movs	r3, #0
 8001e20:	73fb      	strb	r3, [r7, #15]
 8001e22:	e04a      	b.n	8001eba <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001e24:	7bfa      	ldrb	r2, [r7, #15]
 8001e26:	6879      	ldr	r1, [r7, #4]
 8001e28:	4613      	mov	r3, r2
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	4413      	add	r3, r2
 8001e2e:	009b      	lsls	r3, r3, #2
 8001e30:	440b      	add	r3, r1
 8001e32:	333d      	adds	r3, #61	; 0x3d
 8001e34:	2201      	movs	r2, #1
 8001e36:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001e38:	7bfa      	ldrb	r2, [r7, #15]
 8001e3a:	6879      	ldr	r1, [r7, #4]
 8001e3c:	4613      	mov	r3, r2
 8001e3e:	00db      	lsls	r3, r3, #3
 8001e40:	4413      	add	r3, r2
 8001e42:	009b      	lsls	r3, r3, #2
 8001e44:	440b      	add	r3, r1
 8001e46:	333c      	adds	r3, #60	; 0x3c
 8001e48:	7bfa      	ldrb	r2, [r7, #15]
 8001e4a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001e4c:	7bfa      	ldrb	r2, [r7, #15]
 8001e4e:	7bfb      	ldrb	r3, [r7, #15]
 8001e50:	b298      	uxth	r0, r3
 8001e52:	6879      	ldr	r1, [r7, #4]
 8001e54:	4613      	mov	r3, r2
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	4413      	add	r3, r2
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	440b      	add	r3, r1
 8001e5e:	3344      	adds	r3, #68	; 0x44
 8001e60:	4602      	mov	r2, r0
 8001e62:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001e64:	7bfa      	ldrb	r2, [r7, #15]
 8001e66:	6879      	ldr	r1, [r7, #4]
 8001e68:	4613      	mov	r3, r2
 8001e6a:	00db      	lsls	r3, r3, #3
 8001e6c:	4413      	add	r3, r2
 8001e6e:	009b      	lsls	r3, r3, #2
 8001e70:	440b      	add	r3, r1
 8001e72:	3340      	adds	r3, #64	; 0x40
 8001e74:	2200      	movs	r2, #0
 8001e76:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001e78:	7bfa      	ldrb	r2, [r7, #15]
 8001e7a:	6879      	ldr	r1, [r7, #4]
 8001e7c:	4613      	mov	r3, r2
 8001e7e:	00db      	lsls	r3, r3, #3
 8001e80:	4413      	add	r3, r2
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	440b      	add	r3, r1
 8001e86:	3348      	adds	r3, #72	; 0x48
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001e8c:	7bfa      	ldrb	r2, [r7, #15]
 8001e8e:	6879      	ldr	r1, [r7, #4]
 8001e90:	4613      	mov	r3, r2
 8001e92:	00db      	lsls	r3, r3, #3
 8001e94:	4413      	add	r3, r2
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	440b      	add	r3, r1
 8001e9a:	334c      	adds	r3, #76	; 0x4c
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001ea0:	7bfa      	ldrb	r2, [r7, #15]
 8001ea2:	6879      	ldr	r1, [r7, #4]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	00db      	lsls	r3, r3, #3
 8001ea8:	4413      	add	r3, r2
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	440b      	add	r3, r1
 8001eae:	3354      	adds	r3, #84	; 0x54
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001eb4:	7bfb      	ldrb	r3, [r7, #15]
 8001eb6:	3301      	adds	r3, #1
 8001eb8:	73fb      	strb	r3, [r7, #15]
 8001eba:	7bfa      	ldrb	r2, [r7, #15]
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	685b      	ldr	r3, [r3, #4]
 8001ec0:	429a      	cmp	r2, r3
 8001ec2:	d3af      	bcc.n	8001e24 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ec4:	2300      	movs	r3, #0
 8001ec6:	73fb      	strb	r3, [r7, #15]
 8001ec8:	e044      	b.n	8001f54 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001eca:	7bfa      	ldrb	r2, [r7, #15]
 8001ecc:	6879      	ldr	r1, [r7, #4]
 8001ece:	4613      	mov	r3, r2
 8001ed0:	00db      	lsls	r3, r3, #3
 8001ed2:	4413      	add	r3, r2
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	440b      	add	r3, r1
 8001ed8:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8001edc:	2200      	movs	r2, #0
 8001ede:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001ee0:	7bfa      	ldrb	r2, [r7, #15]
 8001ee2:	6879      	ldr	r1, [r7, #4]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	00db      	lsls	r3, r3, #3
 8001ee8:	4413      	add	r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	440b      	add	r3, r1
 8001eee:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8001ef2:	7bfa      	ldrb	r2, [r7, #15]
 8001ef4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001ef6:	7bfa      	ldrb	r2, [r7, #15]
 8001ef8:	6879      	ldr	r1, [r7, #4]
 8001efa:	4613      	mov	r3, r2
 8001efc:	00db      	lsls	r3, r3, #3
 8001efe:	4413      	add	r3, r2
 8001f00:	009b      	lsls	r3, r3, #2
 8001f02:	440b      	add	r3, r1
 8001f04:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8001f08:	2200      	movs	r2, #0
 8001f0a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001f0c:	7bfa      	ldrb	r2, [r7, #15]
 8001f0e:	6879      	ldr	r1, [r7, #4]
 8001f10:	4613      	mov	r3, r2
 8001f12:	00db      	lsls	r3, r3, #3
 8001f14:	4413      	add	r3, r2
 8001f16:	009b      	lsls	r3, r3, #2
 8001f18:	440b      	add	r3, r1
 8001f1a:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8001f1e:	2200      	movs	r2, #0
 8001f20:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001f22:	7bfa      	ldrb	r2, [r7, #15]
 8001f24:	6879      	ldr	r1, [r7, #4]
 8001f26:	4613      	mov	r3, r2
 8001f28:	00db      	lsls	r3, r3, #3
 8001f2a:	4413      	add	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	440b      	add	r3, r1
 8001f30:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001f38:	7bfa      	ldrb	r2, [r7, #15]
 8001f3a:	6879      	ldr	r1, [r7, #4]
 8001f3c:	4613      	mov	r3, r2
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	4413      	add	r3, r2
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	440b      	add	r3, r1
 8001f46:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001f4e:	7bfb      	ldrb	r3, [r7, #15]
 8001f50:	3301      	adds	r3, #1
 8001f52:	73fb      	strb	r3, [r7, #15]
 8001f54:	7bfa      	ldrb	r2, [r7, #15]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	d3b5      	bcc.n	8001eca <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	603b      	str	r3, [r7, #0]
 8001f64:	687e      	ldr	r6, [r7, #4]
 8001f66:	466d      	mov	r5, sp
 8001f68:	f106 0410 	add.w	r4, r6, #16
 8001f6c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f6e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f74:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001f78:	e885 0003 	stmia.w	r5, {r0, r1}
 8001f7c:	1d33      	adds	r3, r6, #4
 8001f7e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f80:	6838      	ldr	r0, [r7, #0]
 8001f82:	f001 f833 	bl	8002fec <USB_DevInit>
 8001f86:	4603      	mov	r3, r0
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d005      	beq.n	8001f98 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2202      	movs	r2, #2
 8001f90:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e00d      	b.n	8001fb4 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	4618      	mov	r0, r3
 8001fae:	f001 f9fe 	bl	80033ae <USB_DevDisconnect>

  return HAL_OK;
 8001fb2:	2300      	movs	r3, #0
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3714      	adds	r7, #20
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001fbc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b086      	sub	sp, #24
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d101      	bne.n	8001fce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e267      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f003 0301 	and.w	r3, r3, #1
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d075      	beq.n	80020c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001fda:	4b88      	ldr	r3, [pc, #544]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	f003 030c 	and.w	r3, r3, #12
 8001fe2:	2b04      	cmp	r3, #4
 8001fe4:	d00c      	beq.n	8002000 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001fe6:	4b85      	ldr	r3, [pc, #532]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001fee:	2b08      	cmp	r3, #8
 8001ff0:	d112      	bne.n	8002018 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ff2:	4b82      	ldr	r3, [pc, #520]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 8001ff4:	685b      	ldr	r3, [r3, #4]
 8001ff6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ffa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ffe:	d10b      	bne.n	8002018 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002000:	4b7e      	ldr	r3, [pc, #504]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002008:	2b00      	cmp	r3, #0
 800200a:	d05b      	beq.n	80020c4 <HAL_RCC_OscConfig+0x108>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d157      	bne.n	80020c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e242      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	685b      	ldr	r3, [r3, #4]
 800201c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002020:	d106      	bne.n	8002030 <HAL_RCC_OscConfig+0x74>
 8002022:	4b76      	ldr	r3, [pc, #472]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	4a75      	ldr	r2, [pc, #468]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 8002028:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800202c:	6013      	str	r3, [r2, #0]
 800202e:	e01d      	b.n	800206c <HAL_RCC_OscConfig+0xb0>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	685b      	ldr	r3, [r3, #4]
 8002034:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002038:	d10c      	bne.n	8002054 <HAL_RCC_OscConfig+0x98>
 800203a:	4b70      	ldr	r3, [pc, #448]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a6f      	ldr	r2, [pc, #444]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 8002040:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002044:	6013      	str	r3, [r2, #0]
 8002046:	4b6d      	ldr	r3, [pc, #436]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4a6c      	ldr	r2, [pc, #432]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 800204c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002050:	6013      	str	r3, [r2, #0]
 8002052:	e00b      	b.n	800206c <HAL_RCC_OscConfig+0xb0>
 8002054:	4b69      	ldr	r3, [pc, #420]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a68      	ldr	r2, [pc, #416]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 800205a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800205e:	6013      	str	r3, [r2, #0]
 8002060:	4b66      	ldr	r3, [pc, #408]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	4a65      	ldr	r2, [pc, #404]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 8002066:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800206a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d013      	beq.n	800209c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002074:	f7ff f868 	bl	8001148 <HAL_GetTick>
 8002078:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800207a:	e008      	b.n	800208e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800207c:	f7ff f864 	bl	8001148 <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b64      	cmp	r3, #100	; 0x64
 8002088:	d901      	bls.n	800208e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e207      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800208e:	4b5b      	ldr	r3, [pc, #364]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002096:	2b00      	cmp	r3, #0
 8002098:	d0f0      	beq.n	800207c <HAL_RCC_OscConfig+0xc0>
 800209a:	e014      	b.n	80020c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800209c:	f7ff f854 	bl	8001148 <HAL_GetTick>
 80020a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020a2:	e008      	b.n	80020b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80020a4:	f7ff f850 	bl	8001148 <HAL_GetTick>
 80020a8:	4602      	mov	r2, r0
 80020aa:	693b      	ldr	r3, [r7, #16]
 80020ac:	1ad3      	subs	r3, r2, r3
 80020ae:	2b64      	cmp	r3, #100	; 0x64
 80020b0:	d901      	bls.n	80020b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80020b2:	2303      	movs	r3, #3
 80020b4:	e1f3      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80020b6:	4b51      	ldr	r3, [pc, #324]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d1f0      	bne.n	80020a4 <HAL_RCC_OscConfig+0xe8>
 80020c2:	e000      	b.n	80020c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80020c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d063      	beq.n	800219a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020d2:	4b4a      	ldr	r3, [pc, #296]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	f003 030c 	and.w	r3, r3, #12
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00b      	beq.n	80020f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020de:	4b47      	ldr	r3, [pc, #284]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 80020e0:	689b      	ldr	r3, [r3, #8]
 80020e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80020e6:	2b08      	cmp	r3, #8
 80020e8:	d11c      	bne.n	8002124 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80020ea:	4b44      	ldr	r3, [pc, #272]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d116      	bne.n	8002124 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80020f6:	4b41      	ldr	r3, [pc, #260]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d005      	beq.n	800210e <HAL_RCC_OscConfig+0x152>
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d001      	beq.n	800210e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e1c7      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800210e:	4b3b      	ldr	r3, [pc, #236]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	691b      	ldr	r3, [r3, #16]
 800211a:	00db      	lsls	r3, r3, #3
 800211c:	4937      	ldr	r1, [pc, #220]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 800211e:	4313      	orrs	r3, r2
 8002120:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002122:	e03a      	b.n	800219a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	68db      	ldr	r3, [r3, #12]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d020      	beq.n	800216e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800212c:	4b34      	ldr	r3, [pc, #208]	; (8002200 <HAL_RCC_OscConfig+0x244>)
 800212e:	2201      	movs	r2, #1
 8002130:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002132:	f7ff f809 	bl	8001148 <HAL_GetTick>
 8002136:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002138:	e008      	b.n	800214c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800213a:	f7ff f805 	bl	8001148 <HAL_GetTick>
 800213e:	4602      	mov	r2, r0
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	2b02      	cmp	r3, #2
 8002146:	d901      	bls.n	800214c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002148:	2303      	movs	r3, #3
 800214a:	e1a8      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800214c:	4b2b      	ldr	r3, [pc, #172]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f003 0302 	and.w	r3, r3, #2
 8002154:	2b00      	cmp	r3, #0
 8002156:	d0f0      	beq.n	800213a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002158:	4b28      	ldr	r3, [pc, #160]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	00db      	lsls	r3, r3, #3
 8002166:	4925      	ldr	r1, [pc, #148]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 8002168:	4313      	orrs	r3, r2
 800216a:	600b      	str	r3, [r1, #0]
 800216c:	e015      	b.n	800219a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800216e:	4b24      	ldr	r3, [pc, #144]	; (8002200 <HAL_RCC_OscConfig+0x244>)
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002174:	f7fe ffe8 	bl	8001148 <HAL_GetTick>
 8002178:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800217a:	e008      	b.n	800218e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800217c:	f7fe ffe4 	bl	8001148 <HAL_GetTick>
 8002180:	4602      	mov	r2, r0
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	2b02      	cmp	r3, #2
 8002188:	d901      	bls.n	800218e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e187      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800218e:	4b1b      	ldr	r3, [pc, #108]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	f003 0302 	and.w	r3, r3, #2
 8002196:	2b00      	cmp	r3, #0
 8002198:	d1f0      	bne.n	800217c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0308 	and.w	r3, r3, #8
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d036      	beq.n	8002214 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	695b      	ldr	r3, [r3, #20]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d016      	beq.n	80021dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021ae:	4b15      	ldr	r3, [pc, #84]	; (8002204 <HAL_RCC_OscConfig+0x248>)
 80021b0:	2201      	movs	r2, #1
 80021b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021b4:	f7fe ffc8 	bl	8001148 <HAL_GetTick>
 80021b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021ba:	e008      	b.n	80021ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021bc:	f7fe ffc4 	bl	8001148 <HAL_GetTick>
 80021c0:	4602      	mov	r2, r0
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	2b02      	cmp	r3, #2
 80021c8:	d901      	bls.n	80021ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80021ca:	2303      	movs	r3, #3
 80021cc:	e167      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80021ce:	4b0b      	ldr	r3, [pc, #44]	; (80021fc <HAL_RCC_OscConfig+0x240>)
 80021d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80021d2:	f003 0302 	and.w	r3, r3, #2
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d0f0      	beq.n	80021bc <HAL_RCC_OscConfig+0x200>
 80021da:	e01b      	b.n	8002214 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80021dc:	4b09      	ldr	r3, [pc, #36]	; (8002204 <HAL_RCC_OscConfig+0x248>)
 80021de:	2200      	movs	r2, #0
 80021e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021e2:	f7fe ffb1 	bl	8001148 <HAL_GetTick>
 80021e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80021e8:	e00e      	b.n	8002208 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021ea:	f7fe ffad 	bl	8001148 <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d907      	bls.n	8002208 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80021f8:	2303      	movs	r3, #3
 80021fa:	e150      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
 80021fc:	40023800 	.word	0x40023800
 8002200:	42470000 	.word	0x42470000
 8002204:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002208:	4b88      	ldr	r3, [pc, #544]	; (800242c <HAL_RCC_OscConfig+0x470>)
 800220a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800220c:	f003 0302 	and.w	r3, r3, #2
 8002210:	2b00      	cmp	r3, #0
 8002212:	d1ea      	bne.n	80021ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0304 	and.w	r3, r3, #4
 800221c:	2b00      	cmp	r3, #0
 800221e:	f000 8097 	beq.w	8002350 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002222:	2300      	movs	r3, #0
 8002224:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002226:	4b81      	ldr	r3, [pc, #516]	; (800242c <HAL_RCC_OscConfig+0x470>)
 8002228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800222e:	2b00      	cmp	r3, #0
 8002230:	d10f      	bne.n	8002252 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002232:	2300      	movs	r3, #0
 8002234:	60bb      	str	r3, [r7, #8]
 8002236:	4b7d      	ldr	r3, [pc, #500]	; (800242c <HAL_RCC_OscConfig+0x470>)
 8002238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800223a:	4a7c      	ldr	r2, [pc, #496]	; (800242c <HAL_RCC_OscConfig+0x470>)
 800223c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002240:	6413      	str	r3, [r2, #64]	; 0x40
 8002242:	4b7a      	ldr	r3, [pc, #488]	; (800242c <HAL_RCC_OscConfig+0x470>)
 8002244:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002246:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800224a:	60bb      	str	r3, [r7, #8]
 800224c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800224e:	2301      	movs	r3, #1
 8002250:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002252:	4b77      	ldr	r3, [pc, #476]	; (8002430 <HAL_RCC_OscConfig+0x474>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800225a:	2b00      	cmp	r3, #0
 800225c:	d118      	bne.n	8002290 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800225e:	4b74      	ldr	r3, [pc, #464]	; (8002430 <HAL_RCC_OscConfig+0x474>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a73      	ldr	r2, [pc, #460]	; (8002430 <HAL_RCC_OscConfig+0x474>)
 8002264:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002268:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800226a:	f7fe ff6d 	bl	8001148 <HAL_GetTick>
 800226e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002270:	e008      	b.n	8002284 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002272:	f7fe ff69 	bl	8001148 <HAL_GetTick>
 8002276:	4602      	mov	r2, r0
 8002278:	693b      	ldr	r3, [r7, #16]
 800227a:	1ad3      	subs	r3, r2, r3
 800227c:	2b02      	cmp	r3, #2
 800227e:	d901      	bls.n	8002284 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002280:	2303      	movs	r3, #3
 8002282:	e10c      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002284:	4b6a      	ldr	r3, [pc, #424]	; (8002430 <HAL_RCC_OscConfig+0x474>)
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800228c:	2b00      	cmp	r3, #0
 800228e:	d0f0      	beq.n	8002272 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	689b      	ldr	r3, [r3, #8]
 8002294:	2b01      	cmp	r3, #1
 8002296:	d106      	bne.n	80022a6 <HAL_RCC_OscConfig+0x2ea>
 8002298:	4b64      	ldr	r3, [pc, #400]	; (800242c <HAL_RCC_OscConfig+0x470>)
 800229a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800229c:	4a63      	ldr	r2, [pc, #396]	; (800242c <HAL_RCC_OscConfig+0x470>)
 800229e:	f043 0301 	orr.w	r3, r3, #1
 80022a2:	6713      	str	r3, [r2, #112]	; 0x70
 80022a4:	e01c      	b.n	80022e0 <HAL_RCC_OscConfig+0x324>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	689b      	ldr	r3, [r3, #8]
 80022aa:	2b05      	cmp	r3, #5
 80022ac:	d10c      	bne.n	80022c8 <HAL_RCC_OscConfig+0x30c>
 80022ae:	4b5f      	ldr	r3, [pc, #380]	; (800242c <HAL_RCC_OscConfig+0x470>)
 80022b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022b2:	4a5e      	ldr	r2, [pc, #376]	; (800242c <HAL_RCC_OscConfig+0x470>)
 80022b4:	f043 0304 	orr.w	r3, r3, #4
 80022b8:	6713      	str	r3, [r2, #112]	; 0x70
 80022ba:	4b5c      	ldr	r3, [pc, #368]	; (800242c <HAL_RCC_OscConfig+0x470>)
 80022bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022be:	4a5b      	ldr	r2, [pc, #364]	; (800242c <HAL_RCC_OscConfig+0x470>)
 80022c0:	f043 0301 	orr.w	r3, r3, #1
 80022c4:	6713      	str	r3, [r2, #112]	; 0x70
 80022c6:	e00b      	b.n	80022e0 <HAL_RCC_OscConfig+0x324>
 80022c8:	4b58      	ldr	r3, [pc, #352]	; (800242c <HAL_RCC_OscConfig+0x470>)
 80022ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022cc:	4a57      	ldr	r2, [pc, #348]	; (800242c <HAL_RCC_OscConfig+0x470>)
 80022ce:	f023 0301 	bic.w	r3, r3, #1
 80022d2:	6713      	str	r3, [r2, #112]	; 0x70
 80022d4:	4b55      	ldr	r3, [pc, #340]	; (800242c <HAL_RCC_OscConfig+0x470>)
 80022d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80022d8:	4a54      	ldr	r2, [pc, #336]	; (800242c <HAL_RCC_OscConfig+0x470>)
 80022da:	f023 0304 	bic.w	r3, r3, #4
 80022de:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	689b      	ldr	r3, [r3, #8]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d015      	beq.n	8002314 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022e8:	f7fe ff2e 	bl	8001148 <HAL_GetTick>
 80022ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80022ee:	e00a      	b.n	8002306 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022f0:	f7fe ff2a 	bl	8001148 <HAL_GetTick>
 80022f4:	4602      	mov	r2, r0
 80022f6:	693b      	ldr	r3, [r7, #16]
 80022f8:	1ad3      	subs	r3, r2, r3
 80022fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80022fe:	4293      	cmp	r3, r2
 8002300:	d901      	bls.n	8002306 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002302:	2303      	movs	r3, #3
 8002304:	e0cb      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002306:	4b49      	ldr	r3, [pc, #292]	; (800242c <HAL_RCC_OscConfig+0x470>)
 8002308:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800230a:	f003 0302 	and.w	r3, r3, #2
 800230e:	2b00      	cmp	r3, #0
 8002310:	d0ee      	beq.n	80022f0 <HAL_RCC_OscConfig+0x334>
 8002312:	e014      	b.n	800233e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002314:	f7fe ff18 	bl	8001148 <HAL_GetTick>
 8002318:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800231a:	e00a      	b.n	8002332 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800231c:	f7fe ff14 	bl	8001148 <HAL_GetTick>
 8002320:	4602      	mov	r2, r0
 8002322:	693b      	ldr	r3, [r7, #16]
 8002324:	1ad3      	subs	r3, r2, r3
 8002326:	f241 3288 	movw	r2, #5000	; 0x1388
 800232a:	4293      	cmp	r3, r2
 800232c:	d901      	bls.n	8002332 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e0b5      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002332:	4b3e      	ldr	r3, [pc, #248]	; (800242c <HAL_RCC_OscConfig+0x470>)
 8002334:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002336:	f003 0302 	and.w	r3, r3, #2
 800233a:	2b00      	cmp	r3, #0
 800233c:	d1ee      	bne.n	800231c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800233e:	7dfb      	ldrb	r3, [r7, #23]
 8002340:	2b01      	cmp	r3, #1
 8002342:	d105      	bne.n	8002350 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002344:	4b39      	ldr	r3, [pc, #228]	; (800242c <HAL_RCC_OscConfig+0x470>)
 8002346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002348:	4a38      	ldr	r2, [pc, #224]	; (800242c <HAL_RCC_OscConfig+0x470>)
 800234a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800234e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	699b      	ldr	r3, [r3, #24]
 8002354:	2b00      	cmp	r3, #0
 8002356:	f000 80a1 	beq.w	800249c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800235a:	4b34      	ldr	r3, [pc, #208]	; (800242c <HAL_RCC_OscConfig+0x470>)
 800235c:	689b      	ldr	r3, [r3, #8]
 800235e:	f003 030c 	and.w	r3, r3, #12
 8002362:	2b08      	cmp	r3, #8
 8002364:	d05c      	beq.n	8002420 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	2b02      	cmp	r3, #2
 800236c:	d141      	bne.n	80023f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800236e:	4b31      	ldr	r3, [pc, #196]	; (8002434 <HAL_RCC_OscConfig+0x478>)
 8002370:	2200      	movs	r2, #0
 8002372:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002374:	f7fe fee8 	bl	8001148 <HAL_GetTick>
 8002378:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800237a:	e008      	b.n	800238e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800237c:	f7fe fee4 	bl	8001148 <HAL_GetTick>
 8002380:	4602      	mov	r2, r0
 8002382:	693b      	ldr	r3, [r7, #16]
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	2b02      	cmp	r3, #2
 8002388:	d901      	bls.n	800238e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800238a:	2303      	movs	r3, #3
 800238c:	e087      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800238e:	4b27      	ldr	r3, [pc, #156]	; (800242c <HAL_RCC_OscConfig+0x470>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002396:	2b00      	cmp	r3, #0
 8002398:	d1f0      	bne.n	800237c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	69da      	ldr	r2, [r3, #28]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6a1b      	ldr	r3, [r3, #32]
 80023a2:	431a      	orrs	r2, r3
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a8:	019b      	lsls	r3, r3, #6
 80023aa:	431a      	orrs	r2, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023b0:	085b      	lsrs	r3, r3, #1
 80023b2:	3b01      	subs	r3, #1
 80023b4:	041b      	lsls	r3, r3, #16
 80023b6:	431a      	orrs	r2, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023bc:	061b      	lsls	r3, r3, #24
 80023be:	491b      	ldr	r1, [pc, #108]	; (800242c <HAL_RCC_OscConfig+0x470>)
 80023c0:	4313      	orrs	r3, r2
 80023c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80023c4:	4b1b      	ldr	r3, [pc, #108]	; (8002434 <HAL_RCC_OscConfig+0x478>)
 80023c6:	2201      	movs	r2, #1
 80023c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ca:	f7fe febd 	bl	8001148 <HAL_GetTick>
 80023ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023d0:	e008      	b.n	80023e4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023d2:	f7fe feb9 	bl	8001148 <HAL_GetTick>
 80023d6:	4602      	mov	r2, r0
 80023d8:	693b      	ldr	r3, [r7, #16]
 80023da:	1ad3      	subs	r3, r2, r3
 80023dc:	2b02      	cmp	r3, #2
 80023de:	d901      	bls.n	80023e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80023e0:	2303      	movs	r3, #3
 80023e2:	e05c      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023e4:	4b11      	ldr	r3, [pc, #68]	; (800242c <HAL_RCC_OscConfig+0x470>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d0f0      	beq.n	80023d2 <HAL_RCC_OscConfig+0x416>
 80023f0:	e054      	b.n	800249c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023f2:	4b10      	ldr	r3, [pc, #64]	; (8002434 <HAL_RCC_OscConfig+0x478>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f8:	f7fe fea6 	bl	8001148 <HAL_GetTick>
 80023fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80023fe:	e008      	b.n	8002412 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002400:	f7fe fea2 	bl	8001148 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	693b      	ldr	r3, [r7, #16]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	2b02      	cmp	r3, #2
 800240c:	d901      	bls.n	8002412 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	e045      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002412:	4b06      	ldr	r3, [pc, #24]	; (800242c <HAL_RCC_OscConfig+0x470>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800241a:	2b00      	cmp	r3, #0
 800241c:	d1f0      	bne.n	8002400 <HAL_RCC_OscConfig+0x444>
 800241e:	e03d      	b.n	800249c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	699b      	ldr	r3, [r3, #24]
 8002424:	2b01      	cmp	r3, #1
 8002426:	d107      	bne.n	8002438 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002428:	2301      	movs	r3, #1
 800242a:	e038      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
 800242c:	40023800 	.word	0x40023800
 8002430:	40007000 	.word	0x40007000
 8002434:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002438:	4b1b      	ldr	r3, [pc, #108]	; (80024a8 <HAL_RCC_OscConfig+0x4ec>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	2b01      	cmp	r3, #1
 8002444:	d028      	beq.n	8002498 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002450:	429a      	cmp	r2, r3
 8002452:	d121      	bne.n	8002498 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800245e:	429a      	cmp	r2, r3
 8002460:	d11a      	bne.n	8002498 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002462:	68fa      	ldr	r2, [r7, #12]
 8002464:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002468:	4013      	ands	r3, r2
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800246e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002470:	4293      	cmp	r3, r2
 8002472:	d111      	bne.n	8002498 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800247e:	085b      	lsrs	r3, r3, #1
 8002480:	3b01      	subs	r3, #1
 8002482:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002484:	429a      	cmp	r2, r3
 8002486:	d107      	bne.n	8002498 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002492:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002494:	429a      	cmp	r2, r3
 8002496:	d001      	beq.n	800249c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002498:	2301      	movs	r3, #1
 800249a:	e000      	b.n	800249e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800249c:	2300      	movs	r3, #0
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3718      	adds	r7, #24
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	40023800 	.word	0x40023800

080024ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
 80024b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d101      	bne.n	80024c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	e0cc      	b.n	800265a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80024c0:	4b68      	ldr	r3, [pc, #416]	; (8002664 <HAL_RCC_ClockConfig+0x1b8>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f003 030f 	and.w	r3, r3, #15
 80024c8:	683a      	ldr	r2, [r7, #0]
 80024ca:	429a      	cmp	r2, r3
 80024cc:	d90c      	bls.n	80024e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024ce:	4b65      	ldr	r3, [pc, #404]	; (8002664 <HAL_RCC_ClockConfig+0x1b8>)
 80024d0:	683a      	ldr	r2, [r7, #0]
 80024d2:	b2d2      	uxtb	r2, r2
 80024d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80024d6:	4b63      	ldr	r3, [pc, #396]	; (8002664 <HAL_RCC_ClockConfig+0x1b8>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 030f 	and.w	r3, r3, #15
 80024de:	683a      	ldr	r2, [r7, #0]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d001      	beq.n	80024e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e0b8      	b.n	800265a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0302 	and.w	r3, r3, #2
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d020      	beq.n	8002536 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0304 	and.w	r3, r3, #4
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d005      	beq.n	800250c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002500:	4b59      	ldr	r3, [pc, #356]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	4a58      	ldr	r2, [pc, #352]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 8002506:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800250a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f003 0308 	and.w	r3, r3, #8
 8002514:	2b00      	cmp	r3, #0
 8002516:	d005      	beq.n	8002524 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002518:	4b53      	ldr	r3, [pc, #332]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 800251a:	689b      	ldr	r3, [r3, #8]
 800251c:	4a52      	ldr	r2, [pc, #328]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 800251e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002522:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002524:	4b50      	ldr	r3, [pc, #320]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 8002526:	689b      	ldr	r3, [r3, #8]
 8002528:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	494d      	ldr	r1, [pc, #308]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 8002532:	4313      	orrs	r3, r2
 8002534:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0301 	and.w	r3, r3, #1
 800253e:	2b00      	cmp	r3, #0
 8002540:	d044      	beq.n	80025cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d107      	bne.n	800255a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800254a:	4b47      	ldr	r3, [pc, #284]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002552:	2b00      	cmp	r3, #0
 8002554:	d119      	bne.n	800258a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e07f      	b.n	800265a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	2b02      	cmp	r3, #2
 8002560:	d003      	beq.n	800256a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002566:	2b03      	cmp	r3, #3
 8002568:	d107      	bne.n	800257a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800256a:	4b3f      	ldr	r3, [pc, #252]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d109      	bne.n	800258a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002576:	2301      	movs	r3, #1
 8002578:	e06f      	b.n	800265a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800257a:	4b3b      	ldr	r3, [pc, #236]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d101      	bne.n	800258a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	e067      	b.n	800265a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800258a:	4b37      	ldr	r3, [pc, #220]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 800258c:	689b      	ldr	r3, [r3, #8]
 800258e:	f023 0203 	bic.w	r2, r3, #3
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	4934      	ldr	r1, [pc, #208]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 8002598:	4313      	orrs	r3, r2
 800259a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800259c:	f7fe fdd4 	bl	8001148 <HAL_GetTick>
 80025a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025a2:	e00a      	b.n	80025ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025a4:	f7fe fdd0 	bl	8001148 <HAL_GetTick>
 80025a8:	4602      	mov	r2, r0
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	1ad3      	subs	r3, r2, r3
 80025ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e04f      	b.n	800265a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80025ba:	4b2b      	ldr	r3, [pc, #172]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	f003 020c 	and.w	r2, r3, #12
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	685b      	ldr	r3, [r3, #4]
 80025c6:	009b      	lsls	r3, r3, #2
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d1eb      	bne.n	80025a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80025cc:	4b25      	ldr	r3, [pc, #148]	; (8002664 <HAL_RCC_ClockConfig+0x1b8>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 030f 	and.w	r3, r3, #15
 80025d4:	683a      	ldr	r2, [r7, #0]
 80025d6:	429a      	cmp	r2, r3
 80025d8:	d20c      	bcs.n	80025f4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025da:	4b22      	ldr	r3, [pc, #136]	; (8002664 <HAL_RCC_ClockConfig+0x1b8>)
 80025dc:	683a      	ldr	r2, [r7, #0]
 80025de:	b2d2      	uxtb	r2, r2
 80025e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80025e2:	4b20      	ldr	r3, [pc, #128]	; (8002664 <HAL_RCC_ClockConfig+0x1b8>)
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f003 030f 	and.w	r3, r3, #15
 80025ea:	683a      	ldr	r2, [r7, #0]
 80025ec:	429a      	cmp	r2, r3
 80025ee:	d001      	beq.n	80025f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e032      	b.n	800265a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0304 	and.w	r3, r3, #4
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d008      	beq.n	8002612 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002600:	4b19      	ldr	r3, [pc, #100]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 8002602:	689b      	ldr	r3, [r3, #8]
 8002604:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	68db      	ldr	r3, [r3, #12]
 800260c:	4916      	ldr	r1, [pc, #88]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 800260e:	4313      	orrs	r3, r2
 8002610:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f003 0308 	and.w	r3, r3, #8
 800261a:	2b00      	cmp	r3, #0
 800261c:	d009      	beq.n	8002632 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800261e:	4b12      	ldr	r3, [pc, #72]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 8002620:	689b      	ldr	r3, [r3, #8]
 8002622:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	691b      	ldr	r3, [r3, #16]
 800262a:	00db      	lsls	r3, r3, #3
 800262c:	490e      	ldr	r1, [pc, #56]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 800262e:	4313      	orrs	r3, r2
 8002630:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002632:	f000 f821 	bl	8002678 <HAL_RCC_GetSysClockFreq>
 8002636:	4602      	mov	r2, r0
 8002638:	4b0b      	ldr	r3, [pc, #44]	; (8002668 <HAL_RCC_ClockConfig+0x1bc>)
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	091b      	lsrs	r3, r3, #4
 800263e:	f003 030f 	and.w	r3, r3, #15
 8002642:	490a      	ldr	r1, [pc, #40]	; (800266c <HAL_RCC_ClockConfig+0x1c0>)
 8002644:	5ccb      	ldrb	r3, [r1, r3]
 8002646:	fa22 f303 	lsr.w	r3, r2, r3
 800264a:	4a09      	ldr	r2, [pc, #36]	; (8002670 <HAL_RCC_ClockConfig+0x1c4>)
 800264c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800264e:	4b09      	ldr	r3, [pc, #36]	; (8002674 <HAL_RCC_ClockConfig+0x1c8>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4618      	mov	r0, r3
 8002654:	f7fe fd34 	bl	80010c0 <HAL_InitTick>

  return HAL_OK;
 8002658:	2300      	movs	r3, #0
}
 800265a:	4618      	mov	r0, r3
 800265c:	3710      	adds	r7, #16
 800265e:	46bd      	mov	sp, r7
 8002660:	bd80      	pop	{r7, pc}
 8002662:	bf00      	nop
 8002664:	40023c00 	.word	0x40023c00
 8002668:	40023800 	.word	0x40023800
 800266c:	08004328 	.word	0x08004328
 8002670:	20000000 	.word	0x20000000
 8002674:	20000004 	.word	0x20000004

08002678 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002678:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800267c:	b094      	sub	sp, #80	; 0x50
 800267e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002680:	2300      	movs	r3, #0
 8002682:	647b      	str	r3, [r7, #68]	; 0x44
 8002684:	2300      	movs	r3, #0
 8002686:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002688:	2300      	movs	r3, #0
 800268a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800268c:	2300      	movs	r3, #0
 800268e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002690:	4b79      	ldr	r3, [pc, #484]	; (8002878 <HAL_RCC_GetSysClockFreq+0x200>)
 8002692:	689b      	ldr	r3, [r3, #8]
 8002694:	f003 030c 	and.w	r3, r3, #12
 8002698:	2b08      	cmp	r3, #8
 800269a:	d00d      	beq.n	80026b8 <HAL_RCC_GetSysClockFreq+0x40>
 800269c:	2b08      	cmp	r3, #8
 800269e:	f200 80e1 	bhi.w	8002864 <HAL_RCC_GetSysClockFreq+0x1ec>
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d002      	beq.n	80026ac <HAL_RCC_GetSysClockFreq+0x34>
 80026a6:	2b04      	cmp	r3, #4
 80026a8:	d003      	beq.n	80026b2 <HAL_RCC_GetSysClockFreq+0x3a>
 80026aa:	e0db      	b.n	8002864 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80026ac:	4b73      	ldr	r3, [pc, #460]	; (800287c <HAL_RCC_GetSysClockFreq+0x204>)
 80026ae:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80026b0:	e0db      	b.n	800286a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80026b2:	4b73      	ldr	r3, [pc, #460]	; (8002880 <HAL_RCC_GetSysClockFreq+0x208>)
 80026b4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80026b6:	e0d8      	b.n	800286a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80026b8:	4b6f      	ldr	r3, [pc, #444]	; (8002878 <HAL_RCC_GetSysClockFreq+0x200>)
 80026ba:	685b      	ldr	r3, [r3, #4]
 80026bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80026c0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80026c2:	4b6d      	ldr	r3, [pc, #436]	; (8002878 <HAL_RCC_GetSysClockFreq+0x200>)
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d063      	beq.n	8002796 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026ce:	4b6a      	ldr	r3, [pc, #424]	; (8002878 <HAL_RCC_GetSysClockFreq+0x200>)
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	099b      	lsrs	r3, r3, #6
 80026d4:	2200      	movs	r2, #0
 80026d6:	63bb      	str	r3, [r7, #56]	; 0x38
 80026d8:	63fa      	str	r2, [r7, #60]	; 0x3c
 80026da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80026dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80026e0:	633b      	str	r3, [r7, #48]	; 0x30
 80026e2:	2300      	movs	r3, #0
 80026e4:	637b      	str	r3, [r7, #52]	; 0x34
 80026e6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80026ea:	4622      	mov	r2, r4
 80026ec:	462b      	mov	r3, r5
 80026ee:	f04f 0000 	mov.w	r0, #0
 80026f2:	f04f 0100 	mov.w	r1, #0
 80026f6:	0159      	lsls	r1, r3, #5
 80026f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80026fc:	0150      	lsls	r0, r2, #5
 80026fe:	4602      	mov	r2, r0
 8002700:	460b      	mov	r3, r1
 8002702:	4621      	mov	r1, r4
 8002704:	1a51      	subs	r1, r2, r1
 8002706:	6139      	str	r1, [r7, #16]
 8002708:	4629      	mov	r1, r5
 800270a:	eb63 0301 	sbc.w	r3, r3, r1
 800270e:	617b      	str	r3, [r7, #20]
 8002710:	f04f 0200 	mov.w	r2, #0
 8002714:	f04f 0300 	mov.w	r3, #0
 8002718:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800271c:	4659      	mov	r1, fp
 800271e:	018b      	lsls	r3, r1, #6
 8002720:	4651      	mov	r1, sl
 8002722:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002726:	4651      	mov	r1, sl
 8002728:	018a      	lsls	r2, r1, #6
 800272a:	4651      	mov	r1, sl
 800272c:	ebb2 0801 	subs.w	r8, r2, r1
 8002730:	4659      	mov	r1, fp
 8002732:	eb63 0901 	sbc.w	r9, r3, r1
 8002736:	f04f 0200 	mov.w	r2, #0
 800273a:	f04f 0300 	mov.w	r3, #0
 800273e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002742:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002746:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800274a:	4690      	mov	r8, r2
 800274c:	4699      	mov	r9, r3
 800274e:	4623      	mov	r3, r4
 8002750:	eb18 0303 	adds.w	r3, r8, r3
 8002754:	60bb      	str	r3, [r7, #8]
 8002756:	462b      	mov	r3, r5
 8002758:	eb49 0303 	adc.w	r3, r9, r3
 800275c:	60fb      	str	r3, [r7, #12]
 800275e:	f04f 0200 	mov.w	r2, #0
 8002762:	f04f 0300 	mov.w	r3, #0
 8002766:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800276a:	4629      	mov	r1, r5
 800276c:	024b      	lsls	r3, r1, #9
 800276e:	4621      	mov	r1, r4
 8002770:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002774:	4621      	mov	r1, r4
 8002776:	024a      	lsls	r2, r1, #9
 8002778:	4610      	mov	r0, r2
 800277a:	4619      	mov	r1, r3
 800277c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800277e:	2200      	movs	r2, #0
 8002780:	62bb      	str	r3, [r7, #40]	; 0x28
 8002782:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002784:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002788:	f7fd fd82 	bl	8000290 <__aeabi_uldivmod>
 800278c:	4602      	mov	r2, r0
 800278e:	460b      	mov	r3, r1
 8002790:	4613      	mov	r3, r2
 8002792:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002794:	e058      	b.n	8002848 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002796:	4b38      	ldr	r3, [pc, #224]	; (8002878 <HAL_RCC_GetSysClockFreq+0x200>)
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	099b      	lsrs	r3, r3, #6
 800279c:	2200      	movs	r2, #0
 800279e:	4618      	mov	r0, r3
 80027a0:	4611      	mov	r1, r2
 80027a2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80027a6:	623b      	str	r3, [r7, #32]
 80027a8:	2300      	movs	r3, #0
 80027aa:	627b      	str	r3, [r7, #36]	; 0x24
 80027ac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80027b0:	4642      	mov	r2, r8
 80027b2:	464b      	mov	r3, r9
 80027b4:	f04f 0000 	mov.w	r0, #0
 80027b8:	f04f 0100 	mov.w	r1, #0
 80027bc:	0159      	lsls	r1, r3, #5
 80027be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027c2:	0150      	lsls	r0, r2, #5
 80027c4:	4602      	mov	r2, r0
 80027c6:	460b      	mov	r3, r1
 80027c8:	4641      	mov	r1, r8
 80027ca:	ebb2 0a01 	subs.w	sl, r2, r1
 80027ce:	4649      	mov	r1, r9
 80027d0:	eb63 0b01 	sbc.w	fp, r3, r1
 80027d4:	f04f 0200 	mov.w	r2, #0
 80027d8:	f04f 0300 	mov.w	r3, #0
 80027dc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80027e0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80027e4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80027e8:	ebb2 040a 	subs.w	r4, r2, sl
 80027ec:	eb63 050b 	sbc.w	r5, r3, fp
 80027f0:	f04f 0200 	mov.w	r2, #0
 80027f4:	f04f 0300 	mov.w	r3, #0
 80027f8:	00eb      	lsls	r3, r5, #3
 80027fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80027fe:	00e2      	lsls	r2, r4, #3
 8002800:	4614      	mov	r4, r2
 8002802:	461d      	mov	r5, r3
 8002804:	4643      	mov	r3, r8
 8002806:	18e3      	adds	r3, r4, r3
 8002808:	603b      	str	r3, [r7, #0]
 800280a:	464b      	mov	r3, r9
 800280c:	eb45 0303 	adc.w	r3, r5, r3
 8002810:	607b      	str	r3, [r7, #4]
 8002812:	f04f 0200 	mov.w	r2, #0
 8002816:	f04f 0300 	mov.w	r3, #0
 800281a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800281e:	4629      	mov	r1, r5
 8002820:	028b      	lsls	r3, r1, #10
 8002822:	4621      	mov	r1, r4
 8002824:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002828:	4621      	mov	r1, r4
 800282a:	028a      	lsls	r2, r1, #10
 800282c:	4610      	mov	r0, r2
 800282e:	4619      	mov	r1, r3
 8002830:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002832:	2200      	movs	r2, #0
 8002834:	61bb      	str	r3, [r7, #24]
 8002836:	61fa      	str	r2, [r7, #28]
 8002838:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800283c:	f7fd fd28 	bl	8000290 <__aeabi_uldivmod>
 8002840:	4602      	mov	r2, r0
 8002842:	460b      	mov	r3, r1
 8002844:	4613      	mov	r3, r2
 8002846:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002848:	4b0b      	ldr	r3, [pc, #44]	; (8002878 <HAL_RCC_GetSysClockFreq+0x200>)
 800284a:	685b      	ldr	r3, [r3, #4]
 800284c:	0c1b      	lsrs	r3, r3, #16
 800284e:	f003 0303 	and.w	r3, r3, #3
 8002852:	3301      	adds	r3, #1
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8002858:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800285a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800285c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002860:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002862:	e002      	b.n	800286a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002864:	4b05      	ldr	r3, [pc, #20]	; (800287c <HAL_RCC_GetSysClockFreq+0x204>)
 8002866:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002868:	bf00      	nop
    }
  }
  return sysclockfreq;
 800286a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800286c:	4618      	mov	r0, r3
 800286e:	3750      	adds	r7, #80	; 0x50
 8002870:	46bd      	mov	sp, r7
 8002872:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002876:	bf00      	nop
 8002878:	40023800 	.word	0x40023800
 800287c:	00f42400 	.word	0x00f42400
 8002880:	007a1200 	.word	0x007a1200

08002884 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002888:	4b03      	ldr	r3, [pc, #12]	; (8002898 <HAL_RCC_GetHCLKFreq+0x14>)
 800288a:	681b      	ldr	r3, [r3, #0]
}
 800288c:	4618      	mov	r0, r3
 800288e:	46bd      	mov	sp, r7
 8002890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002894:	4770      	bx	lr
 8002896:	bf00      	nop
 8002898:	20000000 	.word	0x20000000

0800289c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80028a0:	f7ff fff0 	bl	8002884 <HAL_RCC_GetHCLKFreq>
 80028a4:	4602      	mov	r2, r0
 80028a6:	4b05      	ldr	r3, [pc, #20]	; (80028bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	0a9b      	lsrs	r3, r3, #10
 80028ac:	f003 0307 	and.w	r3, r3, #7
 80028b0:	4903      	ldr	r1, [pc, #12]	; (80028c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80028b2:	5ccb      	ldrb	r3, [r1, r3]
 80028b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028b8:	4618      	mov	r0, r3
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	40023800 	.word	0x40023800
 80028c0:	08004338 	.word	0x08004338

080028c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80028c8:	f7ff ffdc 	bl	8002884 <HAL_RCC_GetHCLKFreq>
 80028cc:	4602      	mov	r2, r0
 80028ce:	4b05      	ldr	r3, [pc, #20]	; (80028e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	0b5b      	lsrs	r3, r3, #13
 80028d4:	f003 0307 	and.w	r3, r3, #7
 80028d8:	4903      	ldr	r1, [pc, #12]	; (80028e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80028da:	5ccb      	ldrb	r3, [r1, r3]
 80028dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80028e0:	4618      	mov	r0, r3
 80028e2:	bd80      	pop	{r7, pc}
 80028e4:	40023800 	.word	0x40023800
 80028e8:	08004338 	.word	0x08004338

080028ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80028ec:	b580      	push	{r7, lr}
 80028ee:	b082      	sub	sp, #8
 80028f0:	af00      	add	r7, sp, #0
 80028f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d101      	bne.n	80028fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80028fa:	2301      	movs	r3, #1
 80028fc:	e03f      	b.n	800297e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002904:	b2db      	uxtb	r3, r3
 8002906:	2b00      	cmp	r3, #0
 8002908:	d106      	bne.n	8002918 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f7fe fa06 	bl	8000d24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	2224      	movs	r2, #36	; 0x24
 800291c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	68da      	ldr	r2, [r3, #12]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800292e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002930:	6878      	ldr	r0, [r7, #4]
 8002932:	f000 f829 	bl	8002988 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	691a      	ldr	r2, [r3, #16]
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002944:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	695a      	ldr	r2, [r3, #20]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002954:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	68da      	ldr	r2, [r3, #12]
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002964:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2200      	movs	r2, #0
 800296a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2220      	movs	r2, #32
 8002970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	2220      	movs	r2, #32
 8002978:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800297c:	2300      	movs	r3, #0
}
 800297e:	4618      	mov	r0, r3
 8002980:	3708      	adds	r7, #8
 8002982:	46bd      	mov	sp, r7
 8002984:	bd80      	pop	{r7, pc}
	...

08002988 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002988:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800298c:	b0c0      	sub	sp, #256	; 0x100
 800298e:	af00      	add	r7, sp, #0
 8002990:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	691b      	ldr	r3, [r3, #16]
 800299c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80029a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029a4:	68d9      	ldr	r1, [r3, #12]
 80029a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	ea40 0301 	orr.w	r3, r0, r1
 80029b0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80029b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029b6:	689a      	ldr	r2, [r3, #8]
 80029b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029bc:	691b      	ldr	r3, [r3, #16]
 80029be:	431a      	orrs	r2, r3
 80029c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029c4:	695b      	ldr	r3, [r3, #20]
 80029c6:	431a      	orrs	r2, r3
 80029c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029cc:	69db      	ldr	r3, [r3, #28]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80029d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	68db      	ldr	r3, [r3, #12]
 80029dc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80029e0:	f021 010c 	bic.w	r1, r1, #12
 80029e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029e8:	681a      	ldr	r2, [r3, #0]
 80029ea:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80029ee:	430b      	orrs	r3, r1
 80029f0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80029f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	695b      	ldr	r3, [r3, #20]
 80029fa:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80029fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a02:	6999      	ldr	r1, [r3, #24]
 8002a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	ea40 0301 	orr.w	r3, r0, r1
 8002a0e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002a10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	4b8f      	ldr	r3, [pc, #572]	; (8002c54 <UART_SetConfig+0x2cc>)
 8002a18:	429a      	cmp	r2, r3
 8002a1a:	d005      	beq.n	8002a28 <UART_SetConfig+0xa0>
 8002a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a20:	681a      	ldr	r2, [r3, #0]
 8002a22:	4b8d      	ldr	r3, [pc, #564]	; (8002c58 <UART_SetConfig+0x2d0>)
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d104      	bne.n	8002a32 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002a28:	f7ff ff4c 	bl	80028c4 <HAL_RCC_GetPCLK2Freq>
 8002a2c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002a30:	e003      	b.n	8002a3a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002a32:	f7ff ff33 	bl	800289c <HAL_RCC_GetPCLK1Freq>
 8002a36:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002a3a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a3e:	69db      	ldr	r3, [r3, #28]
 8002a40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002a44:	f040 810c 	bne.w	8002c60 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002a48:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002a52:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002a56:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002a5a:	4622      	mov	r2, r4
 8002a5c:	462b      	mov	r3, r5
 8002a5e:	1891      	adds	r1, r2, r2
 8002a60:	65b9      	str	r1, [r7, #88]	; 0x58
 8002a62:	415b      	adcs	r3, r3
 8002a64:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002a66:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002a6a:	4621      	mov	r1, r4
 8002a6c:	eb12 0801 	adds.w	r8, r2, r1
 8002a70:	4629      	mov	r1, r5
 8002a72:	eb43 0901 	adc.w	r9, r3, r1
 8002a76:	f04f 0200 	mov.w	r2, #0
 8002a7a:	f04f 0300 	mov.w	r3, #0
 8002a7e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002a82:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002a86:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002a8a:	4690      	mov	r8, r2
 8002a8c:	4699      	mov	r9, r3
 8002a8e:	4623      	mov	r3, r4
 8002a90:	eb18 0303 	adds.w	r3, r8, r3
 8002a94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002a98:	462b      	mov	r3, r5
 8002a9a:	eb49 0303 	adc.w	r3, r9, r3
 8002a9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002aa2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002aae:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002ab2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002ab6:	460b      	mov	r3, r1
 8002ab8:	18db      	adds	r3, r3, r3
 8002aba:	653b      	str	r3, [r7, #80]	; 0x50
 8002abc:	4613      	mov	r3, r2
 8002abe:	eb42 0303 	adc.w	r3, r2, r3
 8002ac2:	657b      	str	r3, [r7, #84]	; 0x54
 8002ac4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002ac8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002acc:	f7fd fbe0 	bl	8000290 <__aeabi_uldivmod>
 8002ad0:	4602      	mov	r2, r0
 8002ad2:	460b      	mov	r3, r1
 8002ad4:	4b61      	ldr	r3, [pc, #388]	; (8002c5c <UART_SetConfig+0x2d4>)
 8002ad6:	fba3 2302 	umull	r2, r3, r3, r2
 8002ada:	095b      	lsrs	r3, r3, #5
 8002adc:	011c      	lsls	r4, r3, #4
 8002ade:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002ae8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002aec:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002af0:	4642      	mov	r2, r8
 8002af2:	464b      	mov	r3, r9
 8002af4:	1891      	adds	r1, r2, r2
 8002af6:	64b9      	str	r1, [r7, #72]	; 0x48
 8002af8:	415b      	adcs	r3, r3
 8002afa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002afc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002b00:	4641      	mov	r1, r8
 8002b02:	eb12 0a01 	adds.w	sl, r2, r1
 8002b06:	4649      	mov	r1, r9
 8002b08:	eb43 0b01 	adc.w	fp, r3, r1
 8002b0c:	f04f 0200 	mov.w	r2, #0
 8002b10:	f04f 0300 	mov.w	r3, #0
 8002b14:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002b18:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002b1c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002b20:	4692      	mov	sl, r2
 8002b22:	469b      	mov	fp, r3
 8002b24:	4643      	mov	r3, r8
 8002b26:	eb1a 0303 	adds.w	r3, sl, r3
 8002b2a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002b2e:	464b      	mov	r3, r9
 8002b30:	eb4b 0303 	adc.w	r3, fp, r3
 8002b34:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002b38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	2200      	movs	r2, #0
 8002b40:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002b44:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002b48:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	18db      	adds	r3, r3, r3
 8002b50:	643b      	str	r3, [r7, #64]	; 0x40
 8002b52:	4613      	mov	r3, r2
 8002b54:	eb42 0303 	adc.w	r3, r2, r3
 8002b58:	647b      	str	r3, [r7, #68]	; 0x44
 8002b5a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002b5e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8002b62:	f7fd fb95 	bl	8000290 <__aeabi_uldivmod>
 8002b66:	4602      	mov	r2, r0
 8002b68:	460b      	mov	r3, r1
 8002b6a:	4611      	mov	r1, r2
 8002b6c:	4b3b      	ldr	r3, [pc, #236]	; (8002c5c <UART_SetConfig+0x2d4>)
 8002b6e:	fba3 2301 	umull	r2, r3, r3, r1
 8002b72:	095b      	lsrs	r3, r3, #5
 8002b74:	2264      	movs	r2, #100	; 0x64
 8002b76:	fb02 f303 	mul.w	r3, r2, r3
 8002b7a:	1acb      	subs	r3, r1, r3
 8002b7c:	00db      	lsls	r3, r3, #3
 8002b7e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002b82:	4b36      	ldr	r3, [pc, #216]	; (8002c5c <UART_SetConfig+0x2d4>)
 8002b84:	fba3 2302 	umull	r2, r3, r3, r2
 8002b88:	095b      	lsrs	r3, r3, #5
 8002b8a:	005b      	lsls	r3, r3, #1
 8002b8c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002b90:	441c      	add	r4, r3
 8002b92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002b96:	2200      	movs	r2, #0
 8002b98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002b9c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002ba0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002ba4:	4642      	mov	r2, r8
 8002ba6:	464b      	mov	r3, r9
 8002ba8:	1891      	adds	r1, r2, r2
 8002baa:	63b9      	str	r1, [r7, #56]	; 0x38
 8002bac:	415b      	adcs	r3, r3
 8002bae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002bb0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002bb4:	4641      	mov	r1, r8
 8002bb6:	1851      	adds	r1, r2, r1
 8002bb8:	6339      	str	r1, [r7, #48]	; 0x30
 8002bba:	4649      	mov	r1, r9
 8002bbc:	414b      	adcs	r3, r1
 8002bbe:	637b      	str	r3, [r7, #52]	; 0x34
 8002bc0:	f04f 0200 	mov.w	r2, #0
 8002bc4:	f04f 0300 	mov.w	r3, #0
 8002bc8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002bcc:	4659      	mov	r1, fp
 8002bce:	00cb      	lsls	r3, r1, #3
 8002bd0:	4651      	mov	r1, sl
 8002bd2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002bd6:	4651      	mov	r1, sl
 8002bd8:	00ca      	lsls	r2, r1, #3
 8002bda:	4610      	mov	r0, r2
 8002bdc:	4619      	mov	r1, r3
 8002bde:	4603      	mov	r3, r0
 8002be0:	4642      	mov	r2, r8
 8002be2:	189b      	adds	r3, r3, r2
 8002be4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002be8:	464b      	mov	r3, r9
 8002bea:	460a      	mov	r2, r1
 8002bec:	eb42 0303 	adc.w	r3, r2, r3
 8002bf0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002bf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002c00:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002c04:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002c08:	460b      	mov	r3, r1
 8002c0a:	18db      	adds	r3, r3, r3
 8002c0c:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c0e:	4613      	mov	r3, r2
 8002c10:	eb42 0303 	adc.w	r3, r2, r3
 8002c14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c16:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002c1a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8002c1e:	f7fd fb37 	bl	8000290 <__aeabi_uldivmod>
 8002c22:	4602      	mov	r2, r0
 8002c24:	460b      	mov	r3, r1
 8002c26:	4b0d      	ldr	r3, [pc, #52]	; (8002c5c <UART_SetConfig+0x2d4>)
 8002c28:	fba3 1302 	umull	r1, r3, r3, r2
 8002c2c:	095b      	lsrs	r3, r3, #5
 8002c2e:	2164      	movs	r1, #100	; 0x64
 8002c30:	fb01 f303 	mul.w	r3, r1, r3
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	00db      	lsls	r3, r3, #3
 8002c38:	3332      	adds	r3, #50	; 0x32
 8002c3a:	4a08      	ldr	r2, [pc, #32]	; (8002c5c <UART_SetConfig+0x2d4>)
 8002c3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002c40:	095b      	lsrs	r3, r3, #5
 8002c42:	f003 0207 	and.w	r2, r3, #7
 8002c46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4422      	add	r2, r4
 8002c4e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002c50:	e106      	b.n	8002e60 <UART_SetConfig+0x4d8>
 8002c52:	bf00      	nop
 8002c54:	40011000 	.word	0x40011000
 8002c58:	40011400 	.word	0x40011400
 8002c5c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002c60:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002c64:	2200      	movs	r2, #0
 8002c66:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8002c6a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002c6e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002c72:	4642      	mov	r2, r8
 8002c74:	464b      	mov	r3, r9
 8002c76:	1891      	adds	r1, r2, r2
 8002c78:	6239      	str	r1, [r7, #32]
 8002c7a:	415b      	adcs	r3, r3
 8002c7c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c7e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002c82:	4641      	mov	r1, r8
 8002c84:	1854      	adds	r4, r2, r1
 8002c86:	4649      	mov	r1, r9
 8002c88:	eb43 0501 	adc.w	r5, r3, r1
 8002c8c:	f04f 0200 	mov.w	r2, #0
 8002c90:	f04f 0300 	mov.w	r3, #0
 8002c94:	00eb      	lsls	r3, r5, #3
 8002c96:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002c9a:	00e2      	lsls	r2, r4, #3
 8002c9c:	4614      	mov	r4, r2
 8002c9e:	461d      	mov	r5, r3
 8002ca0:	4643      	mov	r3, r8
 8002ca2:	18e3      	adds	r3, r4, r3
 8002ca4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002ca8:	464b      	mov	r3, r9
 8002caa:	eb45 0303 	adc.w	r3, r5, r3
 8002cae:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002cb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002cb6:	685b      	ldr	r3, [r3, #4]
 8002cb8:	2200      	movs	r2, #0
 8002cba:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002cbe:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002cc2:	f04f 0200 	mov.w	r2, #0
 8002cc6:	f04f 0300 	mov.w	r3, #0
 8002cca:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002cce:	4629      	mov	r1, r5
 8002cd0:	008b      	lsls	r3, r1, #2
 8002cd2:	4621      	mov	r1, r4
 8002cd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002cd8:	4621      	mov	r1, r4
 8002cda:	008a      	lsls	r2, r1, #2
 8002cdc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002ce0:	f7fd fad6 	bl	8000290 <__aeabi_uldivmod>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	460b      	mov	r3, r1
 8002ce8:	4b60      	ldr	r3, [pc, #384]	; (8002e6c <UART_SetConfig+0x4e4>)
 8002cea:	fba3 2302 	umull	r2, r3, r3, r2
 8002cee:	095b      	lsrs	r3, r3, #5
 8002cf0:	011c      	lsls	r4, r3, #4
 8002cf2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002cfc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002d00:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002d04:	4642      	mov	r2, r8
 8002d06:	464b      	mov	r3, r9
 8002d08:	1891      	adds	r1, r2, r2
 8002d0a:	61b9      	str	r1, [r7, #24]
 8002d0c:	415b      	adcs	r3, r3
 8002d0e:	61fb      	str	r3, [r7, #28]
 8002d10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002d14:	4641      	mov	r1, r8
 8002d16:	1851      	adds	r1, r2, r1
 8002d18:	6139      	str	r1, [r7, #16]
 8002d1a:	4649      	mov	r1, r9
 8002d1c:	414b      	adcs	r3, r1
 8002d1e:	617b      	str	r3, [r7, #20]
 8002d20:	f04f 0200 	mov.w	r2, #0
 8002d24:	f04f 0300 	mov.w	r3, #0
 8002d28:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002d2c:	4659      	mov	r1, fp
 8002d2e:	00cb      	lsls	r3, r1, #3
 8002d30:	4651      	mov	r1, sl
 8002d32:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002d36:	4651      	mov	r1, sl
 8002d38:	00ca      	lsls	r2, r1, #3
 8002d3a:	4610      	mov	r0, r2
 8002d3c:	4619      	mov	r1, r3
 8002d3e:	4603      	mov	r3, r0
 8002d40:	4642      	mov	r2, r8
 8002d42:	189b      	adds	r3, r3, r2
 8002d44:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002d48:	464b      	mov	r3, r9
 8002d4a:	460a      	mov	r2, r1
 8002d4c:	eb42 0303 	adc.w	r3, r2, r3
 8002d50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8002d54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	67bb      	str	r3, [r7, #120]	; 0x78
 8002d5e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8002d60:	f04f 0200 	mov.w	r2, #0
 8002d64:	f04f 0300 	mov.w	r3, #0
 8002d68:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002d6c:	4649      	mov	r1, r9
 8002d6e:	008b      	lsls	r3, r1, #2
 8002d70:	4641      	mov	r1, r8
 8002d72:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002d76:	4641      	mov	r1, r8
 8002d78:	008a      	lsls	r2, r1, #2
 8002d7a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002d7e:	f7fd fa87 	bl	8000290 <__aeabi_uldivmod>
 8002d82:	4602      	mov	r2, r0
 8002d84:	460b      	mov	r3, r1
 8002d86:	4611      	mov	r1, r2
 8002d88:	4b38      	ldr	r3, [pc, #224]	; (8002e6c <UART_SetConfig+0x4e4>)
 8002d8a:	fba3 2301 	umull	r2, r3, r3, r1
 8002d8e:	095b      	lsrs	r3, r3, #5
 8002d90:	2264      	movs	r2, #100	; 0x64
 8002d92:	fb02 f303 	mul.w	r3, r2, r3
 8002d96:	1acb      	subs	r3, r1, r3
 8002d98:	011b      	lsls	r3, r3, #4
 8002d9a:	3332      	adds	r3, #50	; 0x32
 8002d9c:	4a33      	ldr	r2, [pc, #204]	; (8002e6c <UART_SetConfig+0x4e4>)
 8002d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8002da2:	095b      	lsrs	r3, r3, #5
 8002da4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002da8:	441c      	add	r4, r3
 8002daa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002dae:	2200      	movs	r2, #0
 8002db0:	673b      	str	r3, [r7, #112]	; 0x70
 8002db2:	677a      	str	r2, [r7, #116]	; 0x74
 8002db4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002db8:	4642      	mov	r2, r8
 8002dba:	464b      	mov	r3, r9
 8002dbc:	1891      	adds	r1, r2, r2
 8002dbe:	60b9      	str	r1, [r7, #8]
 8002dc0:	415b      	adcs	r3, r3
 8002dc2:	60fb      	str	r3, [r7, #12]
 8002dc4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002dc8:	4641      	mov	r1, r8
 8002dca:	1851      	adds	r1, r2, r1
 8002dcc:	6039      	str	r1, [r7, #0]
 8002dce:	4649      	mov	r1, r9
 8002dd0:	414b      	adcs	r3, r1
 8002dd2:	607b      	str	r3, [r7, #4]
 8002dd4:	f04f 0200 	mov.w	r2, #0
 8002dd8:	f04f 0300 	mov.w	r3, #0
 8002ddc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002de0:	4659      	mov	r1, fp
 8002de2:	00cb      	lsls	r3, r1, #3
 8002de4:	4651      	mov	r1, sl
 8002de6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002dea:	4651      	mov	r1, sl
 8002dec:	00ca      	lsls	r2, r1, #3
 8002dee:	4610      	mov	r0, r2
 8002df0:	4619      	mov	r1, r3
 8002df2:	4603      	mov	r3, r0
 8002df4:	4642      	mov	r2, r8
 8002df6:	189b      	adds	r3, r3, r2
 8002df8:	66bb      	str	r3, [r7, #104]	; 0x68
 8002dfa:	464b      	mov	r3, r9
 8002dfc:	460a      	mov	r2, r1
 8002dfe:	eb42 0303 	adc.w	r3, r2, r3
 8002e02:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002e04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	663b      	str	r3, [r7, #96]	; 0x60
 8002e0e:	667a      	str	r2, [r7, #100]	; 0x64
 8002e10:	f04f 0200 	mov.w	r2, #0
 8002e14:	f04f 0300 	mov.w	r3, #0
 8002e18:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002e1c:	4649      	mov	r1, r9
 8002e1e:	008b      	lsls	r3, r1, #2
 8002e20:	4641      	mov	r1, r8
 8002e22:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002e26:	4641      	mov	r1, r8
 8002e28:	008a      	lsls	r2, r1, #2
 8002e2a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002e2e:	f7fd fa2f 	bl	8000290 <__aeabi_uldivmod>
 8002e32:	4602      	mov	r2, r0
 8002e34:	460b      	mov	r3, r1
 8002e36:	4b0d      	ldr	r3, [pc, #52]	; (8002e6c <UART_SetConfig+0x4e4>)
 8002e38:	fba3 1302 	umull	r1, r3, r3, r2
 8002e3c:	095b      	lsrs	r3, r3, #5
 8002e3e:	2164      	movs	r1, #100	; 0x64
 8002e40:	fb01 f303 	mul.w	r3, r1, r3
 8002e44:	1ad3      	subs	r3, r2, r3
 8002e46:	011b      	lsls	r3, r3, #4
 8002e48:	3332      	adds	r3, #50	; 0x32
 8002e4a:	4a08      	ldr	r2, [pc, #32]	; (8002e6c <UART_SetConfig+0x4e4>)
 8002e4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e50:	095b      	lsrs	r3, r3, #5
 8002e52:	f003 020f 	and.w	r2, r3, #15
 8002e56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4422      	add	r2, r4
 8002e5e:	609a      	str	r2, [r3, #8]
}
 8002e60:	bf00      	nop
 8002e62:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002e66:	46bd      	mov	sp, r7
 8002e68:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002e6c:	51eb851f 	.word	0x51eb851f

08002e70 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8002e70:	b084      	sub	sp, #16
 8002e72:	b580      	push	{r7, lr}
 8002e74:	b084      	sub	sp, #16
 8002e76:	af00      	add	r7, sp, #0
 8002e78:	6078      	str	r0, [r7, #4]
 8002e7a:	f107 001c 	add.w	r0, r7, #28
 8002e7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8002e82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d122      	bne.n	8002ece <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e8c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8002e9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002ea0:	687a      	ldr	r2, [r7, #4]
 8002ea2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8002eb0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	d105      	bne.n	8002ec2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8002ec2:	6878      	ldr	r0, [r7, #4]
 8002ec4:	f000 faa2 	bl	800340c <USB_CoreReset>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	73fb      	strb	r3, [r7, #15]
 8002ecc:	e01a      	b.n	8002f04 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8002eda:	6878      	ldr	r0, [r7, #4]
 8002edc:	f000 fa96 	bl	800340c <USB_CoreReset>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8002ee4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d106      	bne.n	8002ef8 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002eee:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	639a      	str	r2, [r3, #56]	; 0x38
 8002ef6:	e005      	b.n	8002f04 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002efc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8002f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f06:	2b01      	cmp	r3, #1
 8002f08:	d10b      	bne.n	8002f22 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	689b      	ldr	r3, [r3, #8]
 8002f0e:	f043 0206 	orr.w	r2, r3, #6
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	f043 0220 	orr.w	r2, r3, #32
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8002f22:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3710      	adds	r7, #16
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002f2e:	b004      	add	sp, #16
 8002f30:	4770      	bx	lr

08002f32 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8002f32:	b480      	push	{r7}
 8002f34:	b083      	sub	sp, #12
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	689b      	ldr	r3, [r3, #8]
 8002f3e:	f023 0201 	bic.w	r2, r3, #1
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8002f46:	2300      	movs	r3, #0
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	370c      	adds	r7, #12
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr

08002f54 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b084      	sub	sp, #16
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8002f60:	2300      	movs	r3, #0
 8002f62:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8002f70:	78fb      	ldrb	r3, [r7, #3]
 8002f72:	2b01      	cmp	r3, #1
 8002f74:	d115      	bne.n	8002fa2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8002f82:	2001      	movs	r0, #1
 8002f84:	f7fe f8ec 	bl	8001160 <HAL_Delay>
      ms++;
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	3301      	adds	r3, #1
 8002f8c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f000 fa2e 	bl	80033f0 <USB_GetMode>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b01      	cmp	r3, #1
 8002f98:	d01e      	beq.n	8002fd8 <USB_SetCurrentMode+0x84>
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	2b31      	cmp	r3, #49	; 0x31
 8002f9e:	d9f0      	bls.n	8002f82 <USB_SetCurrentMode+0x2e>
 8002fa0:	e01a      	b.n	8002fd8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8002fa2:	78fb      	ldrb	r3, [r7, #3]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d115      	bne.n	8002fd4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	68db      	ldr	r3, [r3, #12]
 8002fac:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8002fb4:	2001      	movs	r0, #1
 8002fb6:	f7fe f8d3 	bl	8001160 <HAL_Delay>
      ms++;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	3301      	adds	r3, #1
 8002fbe:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f000 fa15 	bl	80033f0 <USB_GetMode>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d005      	beq.n	8002fd8 <USB_SetCurrentMode+0x84>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2b31      	cmp	r3, #49	; 0x31
 8002fd0:	d9f0      	bls.n	8002fb4 <USB_SetCurrentMode+0x60>
 8002fd2:	e001      	b.n	8002fd8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e005      	b.n	8002fe4 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	2b32      	cmp	r3, #50	; 0x32
 8002fdc:	d101      	bne.n	8002fe2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8002fde:	2301      	movs	r3, #1
 8002fe0:	e000      	b.n	8002fe4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8002fe2:	2300      	movs	r3, #0
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	3710      	adds	r7, #16
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	bd80      	pop	{r7, pc}

08002fec <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8002fec:	b084      	sub	sp, #16
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b086      	sub	sp, #24
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
 8002ff6:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8002ffa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8002ffe:	2300      	movs	r3, #0
 8003000:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003006:	2300      	movs	r3, #0
 8003008:	613b      	str	r3, [r7, #16]
 800300a:	e009      	b.n	8003020 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800300c:	687a      	ldr	r2, [r7, #4]
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	3340      	adds	r3, #64	; 0x40
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	4413      	add	r3, r2
 8003016:	2200      	movs	r2, #0
 8003018:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	3301      	adds	r3, #1
 800301e:	613b      	str	r3, [r7, #16]
 8003020:	693b      	ldr	r3, [r7, #16]
 8003022:	2b0e      	cmp	r3, #14
 8003024:	d9f2      	bls.n	800300c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003026:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003028:	2b00      	cmp	r3, #0
 800302a:	d11c      	bne.n	8003066 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	68fa      	ldr	r2, [r7, #12]
 8003036:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800303a:	f043 0302 	orr.w	r3, r3, #2
 800303e:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003044:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003050:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800305c:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	639a      	str	r2, [r3, #56]	; 0x38
 8003064:	e00b      	b.n	800307e <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800306a:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003076:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8003084:	461a      	mov	r2, r3
 8003086:	2300      	movs	r3, #0
 8003088:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003090:	4619      	mov	r1, r3
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003098:	461a      	mov	r2, r3
 800309a:	680b      	ldr	r3, [r1, #0]
 800309c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800309e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d10c      	bne.n	80030be <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80030a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d104      	bne.n	80030b4 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80030aa:	2100      	movs	r1, #0
 80030ac:	6878      	ldr	r0, [r7, #4]
 80030ae:	f000 f965 	bl	800337c <USB_SetDevSpeed>
 80030b2:	e008      	b.n	80030c6 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80030b4:	2101      	movs	r1, #1
 80030b6:	6878      	ldr	r0, [r7, #4]
 80030b8:	f000 f960 	bl	800337c <USB_SetDevSpeed>
 80030bc:	e003      	b.n	80030c6 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80030be:	2103      	movs	r1, #3
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f000 f95b 	bl	800337c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80030c6:	2110      	movs	r1, #16
 80030c8:	6878      	ldr	r0, [r7, #4]
 80030ca:	f000 f8f3 	bl	80032b4 <USB_FlushTxFifo>
 80030ce:	4603      	mov	r3, r0
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d001      	beq.n	80030d8 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80030d8:	6878      	ldr	r0, [r7, #4]
 80030da:	f000 f91f 	bl	800331c <USB_FlushRxFifo>
 80030de:	4603      	mov	r3, r0
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d001      	beq.n	80030e8 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80030e4:	2301      	movs	r3, #1
 80030e6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030ee:	461a      	mov	r2, r3
 80030f0:	2300      	movs	r3, #0
 80030f2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80030fa:	461a      	mov	r2, r3
 80030fc:	2300      	movs	r3, #0
 80030fe:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003106:	461a      	mov	r2, r3
 8003108:	2300      	movs	r3, #0
 800310a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800310c:	2300      	movs	r3, #0
 800310e:	613b      	str	r3, [r7, #16]
 8003110:	e043      	b.n	800319a <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	015a      	lsls	r2, r3, #5
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	4413      	add	r3, r2
 800311a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003124:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003128:	d118      	bne.n	800315c <USB_DevInit+0x170>
    {
      if (i == 0U)
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	2b00      	cmp	r3, #0
 800312e:	d10a      	bne.n	8003146 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8003130:	693b      	ldr	r3, [r7, #16]
 8003132:	015a      	lsls	r2, r3, #5
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	4413      	add	r3, r2
 8003138:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800313c:	461a      	mov	r2, r3
 800313e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003142:	6013      	str	r3, [r2, #0]
 8003144:	e013      	b.n	800316e <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	015a      	lsls	r2, r3, #5
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	4413      	add	r3, r2
 800314e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003152:	461a      	mov	r2, r3
 8003154:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8003158:	6013      	str	r3, [r2, #0]
 800315a:	e008      	b.n	800316e <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800315c:	693b      	ldr	r3, [r7, #16]
 800315e:	015a      	lsls	r2, r3, #5
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	4413      	add	r3, r2
 8003164:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003168:	461a      	mov	r2, r3
 800316a:	2300      	movs	r3, #0
 800316c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	015a      	lsls	r2, r3, #5
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	4413      	add	r3, r2
 8003176:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800317a:	461a      	mov	r2, r3
 800317c:	2300      	movs	r3, #0
 800317e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8003180:	693b      	ldr	r3, [r7, #16]
 8003182:	015a      	lsls	r2, r3, #5
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	4413      	add	r3, r2
 8003188:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800318c:	461a      	mov	r2, r3
 800318e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003192:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8003194:	693b      	ldr	r3, [r7, #16]
 8003196:	3301      	adds	r3, #1
 8003198:	613b      	str	r3, [r7, #16]
 800319a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800319c:	693a      	ldr	r2, [r7, #16]
 800319e:	429a      	cmp	r2, r3
 80031a0:	d3b7      	bcc.n	8003112 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80031a2:	2300      	movs	r3, #0
 80031a4:	613b      	str	r3, [r7, #16]
 80031a6:	e043      	b.n	8003230 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	015a      	lsls	r2, r3, #5
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	4413      	add	r3, r2
 80031b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80031ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80031be:	d118      	bne.n	80031f2 <USB_DevInit+0x206>
    {
      if (i == 0U)
 80031c0:	693b      	ldr	r3, [r7, #16]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d10a      	bne.n	80031dc <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	015a      	lsls	r2, r3, #5
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	4413      	add	r3, r2
 80031ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031d2:	461a      	mov	r2, r3
 80031d4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80031d8:	6013      	str	r3, [r2, #0]
 80031da:	e013      	b.n	8003204 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80031dc:	693b      	ldr	r3, [r7, #16]
 80031de:	015a      	lsls	r2, r3, #5
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	4413      	add	r3, r2
 80031e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031e8:	461a      	mov	r2, r3
 80031ea:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80031ee:	6013      	str	r3, [r2, #0]
 80031f0:	e008      	b.n	8003204 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	015a      	lsls	r2, r3, #5
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	4413      	add	r3, r2
 80031fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80031fe:	461a      	mov	r2, r3
 8003200:	2300      	movs	r3, #0
 8003202:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	015a      	lsls	r2, r3, #5
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	4413      	add	r3, r2
 800320c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003210:	461a      	mov	r2, r3
 8003212:	2300      	movs	r3, #0
 8003214:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8003216:	693b      	ldr	r3, [r7, #16]
 8003218:	015a      	lsls	r2, r3, #5
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	4413      	add	r3, r2
 800321e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003222:	461a      	mov	r2, r3
 8003224:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003228:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	3301      	adds	r3, #1
 800322e:	613b      	str	r3, [r7, #16]
 8003230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003232:	693a      	ldr	r2, [r7, #16]
 8003234:	429a      	cmp	r2, r3
 8003236:	d3b7      	bcc.n	80031a8 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	68fa      	ldr	r2, [r7, #12]
 8003242:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003246:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800324a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8003258:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800325a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800325c:	2b00      	cmp	r3, #0
 800325e:	d105      	bne.n	800326c <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	699b      	ldr	r3, [r3, #24]
 8003264:	f043 0210 	orr.w	r2, r3, #16
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	699a      	ldr	r2, [r3, #24]
 8003270:	4b0f      	ldr	r3, [pc, #60]	; (80032b0 <USB_DevInit+0x2c4>)
 8003272:	4313      	orrs	r3, r2
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8003278:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800327a:	2b00      	cmp	r3, #0
 800327c:	d005      	beq.n	800328a <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	699b      	ldr	r3, [r3, #24]
 8003282:	f043 0208 	orr.w	r2, r3, #8
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800328a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800328c:	2b01      	cmp	r3, #1
 800328e:	d107      	bne.n	80032a0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	699b      	ldr	r3, [r3, #24]
 8003294:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8003298:	f043 0304 	orr.w	r3, r3, #4
 800329c:	687a      	ldr	r2, [r7, #4]
 800329e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80032a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80032a2:	4618      	mov	r0, r3
 80032a4:	3718      	adds	r7, #24
 80032a6:	46bd      	mov	sp, r7
 80032a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80032ac:	b004      	add	sp, #16
 80032ae:	4770      	bx	lr
 80032b0:	803c3800 	.word	0x803c3800

080032b4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80032b4:	b480      	push	{r7}
 80032b6:	b085      	sub	sp, #20
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80032be:	2300      	movs	r3, #0
 80032c0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	3301      	adds	r3, #1
 80032c6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	4a13      	ldr	r2, [pc, #76]	; (8003318 <USB_FlushTxFifo+0x64>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	d901      	bls.n	80032d4 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80032d0:	2303      	movs	r3, #3
 80032d2:	e01b      	b.n	800330c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	691b      	ldr	r3, [r3, #16]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	daf2      	bge.n	80032c2 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80032dc:	2300      	movs	r3, #0
 80032de:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	019b      	lsls	r3, r3, #6
 80032e4:	f043 0220 	orr.w	r2, r3, #32
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	3301      	adds	r3, #1
 80032f0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	4a08      	ldr	r2, [pc, #32]	; (8003318 <USB_FlushTxFifo+0x64>)
 80032f6:	4293      	cmp	r3, r2
 80032f8:	d901      	bls.n	80032fe <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80032fa:	2303      	movs	r3, #3
 80032fc:	e006      	b.n	800330c <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	f003 0320 	and.w	r3, r3, #32
 8003306:	2b20      	cmp	r3, #32
 8003308:	d0f0      	beq.n	80032ec <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800330a:	2300      	movs	r3, #0
}
 800330c:	4618      	mov	r0, r3
 800330e:	3714      	adds	r7, #20
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr
 8003318:	00030d40 	.word	0x00030d40

0800331c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800331c:	b480      	push	{r7}
 800331e:	b085      	sub	sp, #20
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003324:	2300      	movs	r3, #0
 8003326:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	3301      	adds	r3, #1
 800332c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	4a11      	ldr	r2, [pc, #68]	; (8003378 <USB_FlushRxFifo+0x5c>)
 8003332:	4293      	cmp	r3, r2
 8003334:	d901      	bls.n	800333a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e018      	b.n	800336c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	691b      	ldr	r3, [r3, #16]
 800333e:	2b00      	cmp	r3, #0
 8003340:	daf2      	bge.n	8003328 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8003342:	2300      	movs	r3, #0
 8003344:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2210      	movs	r2, #16
 800334a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	3301      	adds	r3, #1
 8003350:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	4a08      	ldr	r2, [pc, #32]	; (8003378 <USB_FlushRxFifo+0x5c>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d901      	bls.n	800335e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800335a:	2303      	movs	r3, #3
 800335c:	e006      	b.n	800336c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	691b      	ldr	r3, [r3, #16]
 8003362:	f003 0310 	and.w	r3, r3, #16
 8003366:	2b10      	cmp	r3, #16
 8003368:	d0f0      	beq.n	800334c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800336a:	2300      	movs	r3, #0
}
 800336c:	4618      	mov	r0, r3
 800336e:	3714      	adds	r7, #20
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr
 8003378:	00030d40 	.word	0x00030d40

0800337c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800337c:	b480      	push	{r7}
 800337e:	b085      	sub	sp, #20
 8003380:	af00      	add	r7, sp, #0
 8003382:	6078      	str	r0, [r7, #4]
 8003384:	460b      	mov	r3, r1
 8003386:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	78fb      	ldrb	r3, [r7, #3]
 8003396:	68f9      	ldr	r1, [r7, #12]
 8003398:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800339c:	4313      	orrs	r3, r2
 800339e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80033a0:	2300      	movs	r3, #0
}
 80033a2:	4618      	mov	r0, r3
 80033a4:	3714      	adds	r7, #20
 80033a6:	46bd      	mov	sp, r7
 80033a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ac:	4770      	bx	lr

080033ae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80033ae:	b480      	push	{r7}
 80033b0:	b085      	sub	sp, #20
 80033b2:	af00      	add	r7, sp, #0
 80033b4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68fa      	ldr	r2, [r7, #12]
 80033c4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80033c8:	f023 0303 	bic.w	r3, r3, #3
 80033cc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	68fa      	ldr	r2, [r7, #12]
 80033d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80033dc:	f043 0302 	orr.w	r3, r3, #2
 80033e0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80033e2:	2300      	movs	r3, #0
}
 80033e4:	4618      	mov	r0, r3
 80033e6:	3714      	adds	r7, #20
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr

080033f0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	695b      	ldr	r3, [r3, #20]
 80033fc:	f003 0301 	and.w	r3, r3, #1
}
 8003400:	4618      	mov	r0, r3
 8003402:	370c      	adds	r7, #12
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr

0800340c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800340c:	b480      	push	{r7}
 800340e:	b085      	sub	sp, #20
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003414:	2300      	movs	r3, #0
 8003416:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	3301      	adds	r3, #1
 800341c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	4a13      	ldr	r2, [pc, #76]	; (8003470 <USB_CoreReset+0x64>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d901      	bls.n	800342a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8003426:	2303      	movs	r3, #3
 8003428:	e01b      	b.n	8003462 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	691b      	ldr	r3, [r3, #16]
 800342e:	2b00      	cmp	r3, #0
 8003430:	daf2      	bge.n	8003418 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8003432:	2300      	movs	r3, #0
 8003434:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	691b      	ldr	r3, [r3, #16]
 800343a:	f043 0201 	orr.w	r2, r3, #1
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	3301      	adds	r3, #1
 8003446:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	4a09      	ldr	r2, [pc, #36]	; (8003470 <USB_CoreReset+0x64>)
 800344c:	4293      	cmp	r3, r2
 800344e:	d901      	bls.n	8003454 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8003450:	2303      	movs	r3, #3
 8003452:	e006      	b.n	8003462 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	691b      	ldr	r3, [r3, #16]
 8003458:	f003 0301 	and.w	r3, r3, #1
 800345c:	2b01      	cmp	r3, #1
 800345e:	d0f0      	beq.n	8003442 <USB_CoreReset+0x36>

  return HAL_OK;
 8003460:	2300      	movs	r3, #0
}
 8003462:	4618      	mov	r0, r3
 8003464:	3714      	adds	r7, #20
 8003466:	46bd      	mov	sp, r7
 8003468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346c:	4770      	bx	lr
 800346e:	bf00      	nop
 8003470:	00030d40 	.word	0x00030d40

08003474 <std>:
 8003474:	2300      	movs	r3, #0
 8003476:	b510      	push	{r4, lr}
 8003478:	4604      	mov	r4, r0
 800347a:	e9c0 3300 	strd	r3, r3, [r0]
 800347e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003482:	6083      	str	r3, [r0, #8]
 8003484:	8181      	strh	r1, [r0, #12]
 8003486:	6643      	str	r3, [r0, #100]	; 0x64
 8003488:	81c2      	strh	r2, [r0, #14]
 800348a:	6183      	str	r3, [r0, #24]
 800348c:	4619      	mov	r1, r3
 800348e:	2208      	movs	r2, #8
 8003490:	305c      	adds	r0, #92	; 0x5c
 8003492:	f000 f906 	bl	80036a2 <memset>
 8003496:	4b0d      	ldr	r3, [pc, #52]	; (80034cc <std+0x58>)
 8003498:	6263      	str	r3, [r4, #36]	; 0x24
 800349a:	4b0d      	ldr	r3, [pc, #52]	; (80034d0 <std+0x5c>)
 800349c:	62a3      	str	r3, [r4, #40]	; 0x28
 800349e:	4b0d      	ldr	r3, [pc, #52]	; (80034d4 <std+0x60>)
 80034a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80034a2:	4b0d      	ldr	r3, [pc, #52]	; (80034d8 <std+0x64>)
 80034a4:	6323      	str	r3, [r4, #48]	; 0x30
 80034a6:	4b0d      	ldr	r3, [pc, #52]	; (80034dc <std+0x68>)
 80034a8:	6224      	str	r4, [r4, #32]
 80034aa:	429c      	cmp	r4, r3
 80034ac:	d006      	beq.n	80034bc <std+0x48>
 80034ae:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80034b2:	4294      	cmp	r4, r2
 80034b4:	d002      	beq.n	80034bc <std+0x48>
 80034b6:	33d0      	adds	r3, #208	; 0xd0
 80034b8:	429c      	cmp	r4, r3
 80034ba:	d105      	bne.n	80034c8 <std+0x54>
 80034bc:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80034c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80034c4:	f000 b966 	b.w	8003794 <__retarget_lock_init_recursive>
 80034c8:	bd10      	pop	{r4, pc}
 80034ca:	bf00      	nop
 80034cc:	0800361d 	.word	0x0800361d
 80034d0:	0800363f 	.word	0x0800363f
 80034d4:	08003677 	.word	0x08003677
 80034d8:	0800369b 	.word	0x0800369b
 80034dc:	20000828 	.word	0x20000828

080034e0 <stdio_exit_handler>:
 80034e0:	4a02      	ldr	r2, [pc, #8]	; (80034ec <stdio_exit_handler+0xc>)
 80034e2:	4903      	ldr	r1, [pc, #12]	; (80034f0 <stdio_exit_handler+0x10>)
 80034e4:	4803      	ldr	r0, [pc, #12]	; (80034f4 <stdio_exit_handler+0x14>)
 80034e6:	f000 b869 	b.w	80035bc <_fwalk_sglue>
 80034ea:	bf00      	nop
 80034ec:	2000000c 	.word	0x2000000c
 80034f0:	08004041 	.word	0x08004041
 80034f4:	20000018 	.word	0x20000018

080034f8 <cleanup_stdio>:
 80034f8:	6841      	ldr	r1, [r0, #4]
 80034fa:	4b0c      	ldr	r3, [pc, #48]	; (800352c <cleanup_stdio+0x34>)
 80034fc:	4299      	cmp	r1, r3
 80034fe:	b510      	push	{r4, lr}
 8003500:	4604      	mov	r4, r0
 8003502:	d001      	beq.n	8003508 <cleanup_stdio+0x10>
 8003504:	f000 fd9c 	bl	8004040 <_fflush_r>
 8003508:	68a1      	ldr	r1, [r4, #8]
 800350a:	4b09      	ldr	r3, [pc, #36]	; (8003530 <cleanup_stdio+0x38>)
 800350c:	4299      	cmp	r1, r3
 800350e:	d002      	beq.n	8003516 <cleanup_stdio+0x1e>
 8003510:	4620      	mov	r0, r4
 8003512:	f000 fd95 	bl	8004040 <_fflush_r>
 8003516:	68e1      	ldr	r1, [r4, #12]
 8003518:	4b06      	ldr	r3, [pc, #24]	; (8003534 <cleanup_stdio+0x3c>)
 800351a:	4299      	cmp	r1, r3
 800351c:	d004      	beq.n	8003528 <cleanup_stdio+0x30>
 800351e:	4620      	mov	r0, r4
 8003520:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003524:	f000 bd8c 	b.w	8004040 <_fflush_r>
 8003528:	bd10      	pop	{r4, pc}
 800352a:	bf00      	nop
 800352c:	20000828 	.word	0x20000828
 8003530:	20000890 	.word	0x20000890
 8003534:	200008f8 	.word	0x200008f8

08003538 <global_stdio_init.part.0>:
 8003538:	b510      	push	{r4, lr}
 800353a:	4b0b      	ldr	r3, [pc, #44]	; (8003568 <global_stdio_init.part.0+0x30>)
 800353c:	4c0b      	ldr	r4, [pc, #44]	; (800356c <global_stdio_init.part.0+0x34>)
 800353e:	4a0c      	ldr	r2, [pc, #48]	; (8003570 <global_stdio_init.part.0+0x38>)
 8003540:	601a      	str	r2, [r3, #0]
 8003542:	4620      	mov	r0, r4
 8003544:	2200      	movs	r2, #0
 8003546:	2104      	movs	r1, #4
 8003548:	f7ff ff94 	bl	8003474 <std>
 800354c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8003550:	2201      	movs	r2, #1
 8003552:	2109      	movs	r1, #9
 8003554:	f7ff ff8e 	bl	8003474 <std>
 8003558:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800355c:	2202      	movs	r2, #2
 800355e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003562:	2112      	movs	r1, #18
 8003564:	f7ff bf86 	b.w	8003474 <std>
 8003568:	20000960 	.word	0x20000960
 800356c:	20000828 	.word	0x20000828
 8003570:	080034e1 	.word	0x080034e1

08003574 <__sfp_lock_acquire>:
 8003574:	4801      	ldr	r0, [pc, #4]	; (800357c <__sfp_lock_acquire+0x8>)
 8003576:	f000 b90e 	b.w	8003796 <__retarget_lock_acquire_recursive>
 800357a:	bf00      	nop
 800357c:	20000969 	.word	0x20000969

08003580 <__sfp_lock_release>:
 8003580:	4801      	ldr	r0, [pc, #4]	; (8003588 <__sfp_lock_release+0x8>)
 8003582:	f000 b909 	b.w	8003798 <__retarget_lock_release_recursive>
 8003586:	bf00      	nop
 8003588:	20000969 	.word	0x20000969

0800358c <__sinit>:
 800358c:	b510      	push	{r4, lr}
 800358e:	4604      	mov	r4, r0
 8003590:	f7ff fff0 	bl	8003574 <__sfp_lock_acquire>
 8003594:	6a23      	ldr	r3, [r4, #32]
 8003596:	b11b      	cbz	r3, 80035a0 <__sinit+0x14>
 8003598:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800359c:	f7ff bff0 	b.w	8003580 <__sfp_lock_release>
 80035a0:	4b04      	ldr	r3, [pc, #16]	; (80035b4 <__sinit+0x28>)
 80035a2:	6223      	str	r3, [r4, #32]
 80035a4:	4b04      	ldr	r3, [pc, #16]	; (80035b8 <__sinit+0x2c>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1f5      	bne.n	8003598 <__sinit+0xc>
 80035ac:	f7ff ffc4 	bl	8003538 <global_stdio_init.part.0>
 80035b0:	e7f2      	b.n	8003598 <__sinit+0xc>
 80035b2:	bf00      	nop
 80035b4:	080034f9 	.word	0x080034f9
 80035b8:	20000960 	.word	0x20000960

080035bc <_fwalk_sglue>:
 80035bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80035c0:	4607      	mov	r7, r0
 80035c2:	4688      	mov	r8, r1
 80035c4:	4614      	mov	r4, r2
 80035c6:	2600      	movs	r6, #0
 80035c8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80035cc:	f1b9 0901 	subs.w	r9, r9, #1
 80035d0:	d505      	bpl.n	80035de <_fwalk_sglue+0x22>
 80035d2:	6824      	ldr	r4, [r4, #0]
 80035d4:	2c00      	cmp	r4, #0
 80035d6:	d1f7      	bne.n	80035c8 <_fwalk_sglue+0xc>
 80035d8:	4630      	mov	r0, r6
 80035da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80035de:	89ab      	ldrh	r3, [r5, #12]
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d907      	bls.n	80035f4 <_fwalk_sglue+0x38>
 80035e4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80035e8:	3301      	adds	r3, #1
 80035ea:	d003      	beq.n	80035f4 <_fwalk_sglue+0x38>
 80035ec:	4629      	mov	r1, r5
 80035ee:	4638      	mov	r0, r7
 80035f0:	47c0      	blx	r8
 80035f2:	4306      	orrs	r6, r0
 80035f4:	3568      	adds	r5, #104	; 0x68
 80035f6:	e7e9      	b.n	80035cc <_fwalk_sglue+0x10>

080035f8 <iprintf>:
 80035f8:	b40f      	push	{r0, r1, r2, r3}
 80035fa:	b507      	push	{r0, r1, r2, lr}
 80035fc:	4906      	ldr	r1, [pc, #24]	; (8003618 <iprintf+0x20>)
 80035fe:	ab04      	add	r3, sp, #16
 8003600:	6808      	ldr	r0, [r1, #0]
 8003602:	f853 2b04 	ldr.w	r2, [r3], #4
 8003606:	6881      	ldr	r1, [r0, #8]
 8003608:	9301      	str	r3, [sp, #4]
 800360a:	f000 f9e9 	bl	80039e0 <_vfiprintf_r>
 800360e:	b003      	add	sp, #12
 8003610:	f85d eb04 	ldr.w	lr, [sp], #4
 8003614:	b004      	add	sp, #16
 8003616:	4770      	bx	lr
 8003618:	20000064 	.word	0x20000064

0800361c <__sread>:
 800361c:	b510      	push	{r4, lr}
 800361e:	460c      	mov	r4, r1
 8003620:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003624:	f000 f868 	bl	80036f8 <_read_r>
 8003628:	2800      	cmp	r0, #0
 800362a:	bfab      	itete	ge
 800362c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800362e:	89a3      	ldrhlt	r3, [r4, #12]
 8003630:	181b      	addge	r3, r3, r0
 8003632:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003636:	bfac      	ite	ge
 8003638:	6563      	strge	r3, [r4, #84]	; 0x54
 800363a:	81a3      	strhlt	r3, [r4, #12]
 800363c:	bd10      	pop	{r4, pc}

0800363e <__swrite>:
 800363e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003642:	461f      	mov	r7, r3
 8003644:	898b      	ldrh	r3, [r1, #12]
 8003646:	05db      	lsls	r3, r3, #23
 8003648:	4605      	mov	r5, r0
 800364a:	460c      	mov	r4, r1
 800364c:	4616      	mov	r6, r2
 800364e:	d505      	bpl.n	800365c <__swrite+0x1e>
 8003650:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003654:	2302      	movs	r3, #2
 8003656:	2200      	movs	r2, #0
 8003658:	f000 f83c 	bl	80036d4 <_lseek_r>
 800365c:	89a3      	ldrh	r3, [r4, #12]
 800365e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003662:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003666:	81a3      	strh	r3, [r4, #12]
 8003668:	4632      	mov	r2, r6
 800366a:	463b      	mov	r3, r7
 800366c:	4628      	mov	r0, r5
 800366e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003672:	f000 b853 	b.w	800371c <_write_r>

08003676 <__sseek>:
 8003676:	b510      	push	{r4, lr}
 8003678:	460c      	mov	r4, r1
 800367a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800367e:	f000 f829 	bl	80036d4 <_lseek_r>
 8003682:	1c43      	adds	r3, r0, #1
 8003684:	89a3      	ldrh	r3, [r4, #12]
 8003686:	bf15      	itete	ne
 8003688:	6560      	strne	r0, [r4, #84]	; 0x54
 800368a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800368e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003692:	81a3      	strheq	r3, [r4, #12]
 8003694:	bf18      	it	ne
 8003696:	81a3      	strhne	r3, [r4, #12]
 8003698:	bd10      	pop	{r4, pc}

0800369a <__sclose>:
 800369a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800369e:	f000 b809 	b.w	80036b4 <_close_r>

080036a2 <memset>:
 80036a2:	4402      	add	r2, r0
 80036a4:	4603      	mov	r3, r0
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d100      	bne.n	80036ac <memset+0xa>
 80036aa:	4770      	bx	lr
 80036ac:	f803 1b01 	strb.w	r1, [r3], #1
 80036b0:	e7f9      	b.n	80036a6 <memset+0x4>
	...

080036b4 <_close_r>:
 80036b4:	b538      	push	{r3, r4, r5, lr}
 80036b6:	4d06      	ldr	r5, [pc, #24]	; (80036d0 <_close_r+0x1c>)
 80036b8:	2300      	movs	r3, #0
 80036ba:	4604      	mov	r4, r0
 80036bc:	4608      	mov	r0, r1
 80036be:	602b      	str	r3, [r5, #0]
 80036c0:	f7fd fc35 	bl	8000f2e <_close>
 80036c4:	1c43      	adds	r3, r0, #1
 80036c6:	d102      	bne.n	80036ce <_close_r+0x1a>
 80036c8:	682b      	ldr	r3, [r5, #0]
 80036ca:	b103      	cbz	r3, 80036ce <_close_r+0x1a>
 80036cc:	6023      	str	r3, [r4, #0]
 80036ce:	bd38      	pop	{r3, r4, r5, pc}
 80036d0:	20000964 	.word	0x20000964

080036d4 <_lseek_r>:
 80036d4:	b538      	push	{r3, r4, r5, lr}
 80036d6:	4d07      	ldr	r5, [pc, #28]	; (80036f4 <_lseek_r+0x20>)
 80036d8:	4604      	mov	r4, r0
 80036da:	4608      	mov	r0, r1
 80036dc:	4611      	mov	r1, r2
 80036de:	2200      	movs	r2, #0
 80036e0:	602a      	str	r2, [r5, #0]
 80036e2:	461a      	mov	r2, r3
 80036e4:	f7fd fc4a 	bl	8000f7c <_lseek>
 80036e8:	1c43      	adds	r3, r0, #1
 80036ea:	d102      	bne.n	80036f2 <_lseek_r+0x1e>
 80036ec:	682b      	ldr	r3, [r5, #0]
 80036ee:	b103      	cbz	r3, 80036f2 <_lseek_r+0x1e>
 80036f0:	6023      	str	r3, [r4, #0]
 80036f2:	bd38      	pop	{r3, r4, r5, pc}
 80036f4:	20000964 	.word	0x20000964

080036f8 <_read_r>:
 80036f8:	b538      	push	{r3, r4, r5, lr}
 80036fa:	4d07      	ldr	r5, [pc, #28]	; (8003718 <_read_r+0x20>)
 80036fc:	4604      	mov	r4, r0
 80036fe:	4608      	mov	r0, r1
 8003700:	4611      	mov	r1, r2
 8003702:	2200      	movs	r2, #0
 8003704:	602a      	str	r2, [r5, #0]
 8003706:	461a      	mov	r2, r3
 8003708:	f7fd fbd8 	bl	8000ebc <_read>
 800370c:	1c43      	adds	r3, r0, #1
 800370e:	d102      	bne.n	8003716 <_read_r+0x1e>
 8003710:	682b      	ldr	r3, [r5, #0]
 8003712:	b103      	cbz	r3, 8003716 <_read_r+0x1e>
 8003714:	6023      	str	r3, [r4, #0]
 8003716:	bd38      	pop	{r3, r4, r5, pc}
 8003718:	20000964 	.word	0x20000964

0800371c <_write_r>:
 800371c:	b538      	push	{r3, r4, r5, lr}
 800371e:	4d07      	ldr	r5, [pc, #28]	; (800373c <_write_r+0x20>)
 8003720:	4604      	mov	r4, r0
 8003722:	4608      	mov	r0, r1
 8003724:	4611      	mov	r1, r2
 8003726:	2200      	movs	r2, #0
 8003728:	602a      	str	r2, [r5, #0]
 800372a:	461a      	mov	r2, r3
 800372c:	f7fd fbe3 	bl	8000ef6 <_write>
 8003730:	1c43      	adds	r3, r0, #1
 8003732:	d102      	bne.n	800373a <_write_r+0x1e>
 8003734:	682b      	ldr	r3, [r5, #0]
 8003736:	b103      	cbz	r3, 800373a <_write_r+0x1e>
 8003738:	6023      	str	r3, [r4, #0]
 800373a:	bd38      	pop	{r3, r4, r5, pc}
 800373c:	20000964 	.word	0x20000964

08003740 <__errno>:
 8003740:	4b01      	ldr	r3, [pc, #4]	; (8003748 <__errno+0x8>)
 8003742:	6818      	ldr	r0, [r3, #0]
 8003744:	4770      	bx	lr
 8003746:	bf00      	nop
 8003748:	20000064 	.word	0x20000064

0800374c <__libc_init_array>:
 800374c:	b570      	push	{r4, r5, r6, lr}
 800374e:	4d0d      	ldr	r5, [pc, #52]	; (8003784 <__libc_init_array+0x38>)
 8003750:	4c0d      	ldr	r4, [pc, #52]	; (8003788 <__libc_init_array+0x3c>)
 8003752:	1b64      	subs	r4, r4, r5
 8003754:	10a4      	asrs	r4, r4, #2
 8003756:	2600      	movs	r6, #0
 8003758:	42a6      	cmp	r6, r4
 800375a:	d109      	bne.n	8003770 <__libc_init_array+0x24>
 800375c:	4d0b      	ldr	r5, [pc, #44]	; (800378c <__libc_init_array+0x40>)
 800375e:	4c0c      	ldr	r4, [pc, #48]	; (8003790 <__libc_init_array+0x44>)
 8003760:	f000 fdc0 	bl	80042e4 <_init>
 8003764:	1b64      	subs	r4, r4, r5
 8003766:	10a4      	asrs	r4, r4, #2
 8003768:	2600      	movs	r6, #0
 800376a:	42a6      	cmp	r6, r4
 800376c:	d105      	bne.n	800377a <__libc_init_array+0x2e>
 800376e:	bd70      	pop	{r4, r5, r6, pc}
 8003770:	f855 3b04 	ldr.w	r3, [r5], #4
 8003774:	4798      	blx	r3
 8003776:	3601      	adds	r6, #1
 8003778:	e7ee      	b.n	8003758 <__libc_init_array+0xc>
 800377a:	f855 3b04 	ldr.w	r3, [r5], #4
 800377e:	4798      	blx	r3
 8003780:	3601      	adds	r6, #1
 8003782:	e7f2      	b.n	800376a <__libc_init_array+0x1e>
 8003784:	0800437c 	.word	0x0800437c
 8003788:	0800437c 	.word	0x0800437c
 800378c:	0800437c 	.word	0x0800437c
 8003790:	08004380 	.word	0x08004380

08003794 <__retarget_lock_init_recursive>:
 8003794:	4770      	bx	lr

08003796 <__retarget_lock_acquire_recursive>:
 8003796:	4770      	bx	lr

08003798 <__retarget_lock_release_recursive>:
 8003798:	4770      	bx	lr
	...

0800379c <_free_r>:
 800379c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800379e:	2900      	cmp	r1, #0
 80037a0:	d044      	beq.n	800382c <_free_r+0x90>
 80037a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80037a6:	9001      	str	r0, [sp, #4]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	f1a1 0404 	sub.w	r4, r1, #4
 80037ae:	bfb8      	it	lt
 80037b0:	18e4      	addlt	r4, r4, r3
 80037b2:	f000 f8df 	bl	8003974 <__malloc_lock>
 80037b6:	4a1e      	ldr	r2, [pc, #120]	; (8003830 <_free_r+0x94>)
 80037b8:	9801      	ldr	r0, [sp, #4]
 80037ba:	6813      	ldr	r3, [r2, #0]
 80037bc:	b933      	cbnz	r3, 80037cc <_free_r+0x30>
 80037be:	6063      	str	r3, [r4, #4]
 80037c0:	6014      	str	r4, [r2, #0]
 80037c2:	b003      	add	sp, #12
 80037c4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80037c8:	f000 b8da 	b.w	8003980 <__malloc_unlock>
 80037cc:	42a3      	cmp	r3, r4
 80037ce:	d908      	bls.n	80037e2 <_free_r+0x46>
 80037d0:	6825      	ldr	r5, [r4, #0]
 80037d2:	1961      	adds	r1, r4, r5
 80037d4:	428b      	cmp	r3, r1
 80037d6:	bf01      	itttt	eq
 80037d8:	6819      	ldreq	r1, [r3, #0]
 80037da:	685b      	ldreq	r3, [r3, #4]
 80037dc:	1949      	addeq	r1, r1, r5
 80037de:	6021      	streq	r1, [r4, #0]
 80037e0:	e7ed      	b.n	80037be <_free_r+0x22>
 80037e2:	461a      	mov	r2, r3
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	b10b      	cbz	r3, 80037ec <_free_r+0x50>
 80037e8:	42a3      	cmp	r3, r4
 80037ea:	d9fa      	bls.n	80037e2 <_free_r+0x46>
 80037ec:	6811      	ldr	r1, [r2, #0]
 80037ee:	1855      	adds	r5, r2, r1
 80037f0:	42a5      	cmp	r5, r4
 80037f2:	d10b      	bne.n	800380c <_free_r+0x70>
 80037f4:	6824      	ldr	r4, [r4, #0]
 80037f6:	4421      	add	r1, r4
 80037f8:	1854      	adds	r4, r2, r1
 80037fa:	42a3      	cmp	r3, r4
 80037fc:	6011      	str	r1, [r2, #0]
 80037fe:	d1e0      	bne.n	80037c2 <_free_r+0x26>
 8003800:	681c      	ldr	r4, [r3, #0]
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	6053      	str	r3, [r2, #4]
 8003806:	440c      	add	r4, r1
 8003808:	6014      	str	r4, [r2, #0]
 800380a:	e7da      	b.n	80037c2 <_free_r+0x26>
 800380c:	d902      	bls.n	8003814 <_free_r+0x78>
 800380e:	230c      	movs	r3, #12
 8003810:	6003      	str	r3, [r0, #0]
 8003812:	e7d6      	b.n	80037c2 <_free_r+0x26>
 8003814:	6825      	ldr	r5, [r4, #0]
 8003816:	1961      	adds	r1, r4, r5
 8003818:	428b      	cmp	r3, r1
 800381a:	bf04      	itt	eq
 800381c:	6819      	ldreq	r1, [r3, #0]
 800381e:	685b      	ldreq	r3, [r3, #4]
 8003820:	6063      	str	r3, [r4, #4]
 8003822:	bf04      	itt	eq
 8003824:	1949      	addeq	r1, r1, r5
 8003826:	6021      	streq	r1, [r4, #0]
 8003828:	6054      	str	r4, [r2, #4]
 800382a:	e7ca      	b.n	80037c2 <_free_r+0x26>
 800382c:	b003      	add	sp, #12
 800382e:	bd30      	pop	{r4, r5, pc}
 8003830:	2000096c 	.word	0x2000096c

08003834 <sbrk_aligned>:
 8003834:	b570      	push	{r4, r5, r6, lr}
 8003836:	4e0e      	ldr	r6, [pc, #56]	; (8003870 <sbrk_aligned+0x3c>)
 8003838:	460c      	mov	r4, r1
 800383a:	6831      	ldr	r1, [r6, #0]
 800383c:	4605      	mov	r5, r0
 800383e:	b911      	cbnz	r1, 8003846 <sbrk_aligned+0x12>
 8003840:	f000 fcbc 	bl	80041bc <_sbrk_r>
 8003844:	6030      	str	r0, [r6, #0]
 8003846:	4621      	mov	r1, r4
 8003848:	4628      	mov	r0, r5
 800384a:	f000 fcb7 	bl	80041bc <_sbrk_r>
 800384e:	1c43      	adds	r3, r0, #1
 8003850:	d00a      	beq.n	8003868 <sbrk_aligned+0x34>
 8003852:	1cc4      	adds	r4, r0, #3
 8003854:	f024 0403 	bic.w	r4, r4, #3
 8003858:	42a0      	cmp	r0, r4
 800385a:	d007      	beq.n	800386c <sbrk_aligned+0x38>
 800385c:	1a21      	subs	r1, r4, r0
 800385e:	4628      	mov	r0, r5
 8003860:	f000 fcac 	bl	80041bc <_sbrk_r>
 8003864:	3001      	adds	r0, #1
 8003866:	d101      	bne.n	800386c <sbrk_aligned+0x38>
 8003868:	f04f 34ff 	mov.w	r4, #4294967295
 800386c:	4620      	mov	r0, r4
 800386e:	bd70      	pop	{r4, r5, r6, pc}
 8003870:	20000970 	.word	0x20000970

08003874 <_malloc_r>:
 8003874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003878:	1ccd      	adds	r5, r1, #3
 800387a:	f025 0503 	bic.w	r5, r5, #3
 800387e:	3508      	adds	r5, #8
 8003880:	2d0c      	cmp	r5, #12
 8003882:	bf38      	it	cc
 8003884:	250c      	movcc	r5, #12
 8003886:	2d00      	cmp	r5, #0
 8003888:	4607      	mov	r7, r0
 800388a:	db01      	blt.n	8003890 <_malloc_r+0x1c>
 800388c:	42a9      	cmp	r1, r5
 800388e:	d905      	bls.n	800389c <_malloc_r+0x28>
 8003890:	230c      	movs	r3, #12
 8003892:	603b      	str	r3, [r7, #0]
 8003894:	2600      	movs	r6, #0
 8003896:	4630      	mov	r0, r6
 8003898:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800389c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8003970 <_malloc_r+0xfc>
 80038a0:	f000 f868 	bl	8003974 <__malloc_lock>
 80038a4:	f8d8 3000 	ldr.w	r3, [r8]
 80038a8:	461c      	mov	r4, r3
 80038aa:	bb5c      	cbnz	r4, 8003904 <_malloc_r+0x90>
 80038ac:	4629      	mov	r1, r5
 80038ae:	4638      	mov	r0, r7
 80038b0:	f7ff ffc0 	bl	8003834 <sbrk_aligned>
 80038b4:	1c43      	adds	r3, r0, #1
 80038b6:	4604      	mov	r4, r0
 80038b8:	d155      	bne.n	8003966 <_malloc_r+0xf2>
 80038ba:	f8d8 4000 	ldr.w	r4, [r8]
 80038be:	4626      	mov	r6, r4
 80038c0:	2e00      	cmp	r6, #0
 80038c2:	d145      	bne.n	8003950 <_malloc_r+0xdc>
 80038c4:	2c00      	cmp	r4, #0
 80038c6:	d048      	beq.n	800395a <_malloc_r+0xe6>
 80038c8:	6823      	ldr	r3, [r4, #0]
 80038ca:	4631      	mov	r1, r6
 80038cc:	4638      	mov	r0, r7
 80038ce:	eb04 0903 	add.w	r9, r4, r3
 80038d2:	f000 fc73 	bl	80041bc <_sbrk_r>
 80038d6:	4581      	cmp	r9, r0
 80038d8:	d13f      	bne.n	800395a <_malloc_r+0xe6>
 80038da:	6821      	ldr	r1, [r4, #0]
 80038dc:	1a6d      	subs	r5, r5, r1
 80038de:	4629      	mov	r1, r5
 80038e0:	4638      	mov	r0, r7
 80038e2:	f7ff ffa7 	bl	8003834 <sbrk_aligned>
 80038e6:	3001      	adds	r0, #1
 80038e8:	d037      	beq.n	800395a <_malloc_r+0xe6>
 80038ea:	6823      	ldr	r3, [r4, #0]
 80038ec:	442b      	add	r3, r5
 80038ee:	6023      	str	r3, [r4, #0]
 80038f0:	f8d8 3000 	ldr.w	r3, [r8]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d038      	beq.n	800396a <_malloc_r+0xf6>
 80038f8:	685a      	ldr	r2, [r3, #4]
 80038fa:	42a2      	cmp	r2, r4
 80038fc:	d12b      	bne.n	8003956 <_malloc_r+0xe2>
 80038fe:	2200      	movs	r2, #0
 8003900:	605a      	str	r2, [r3, #4]
 8003902:	e00f      	b.n	8003924 <_malloc_r+0xb0>
 8003904:	6822      	ldr	r2, [r4, #0]
 8003906:	1b52      	subs	r2, r2, r5
 8003908:	d41f      	bmi.n	800394a <_malloc_r+0xd6>
 800390a:	2a0b      	cmp	r2, #11
 800390c:	d917      	bls.n	800393e <_malloc_r+0xca>
 800390e:	1961      	adds	r1, r4, r5
 8003910:	42a3      	cmp	r3, r4
 8003912:	6025      	str	r5, [r4, #0]
 8003914:	bf18      	it	ne
 8003916:	6059      	strne	r1, [r3, #4]
 8003918:	6863      	ldr	r3, [r4, #4]
 800391a:	bf08      	it	eq
 800391c:	f8c8 1000 	streq.w	r1, [r8]
 8003920:	5162      	str	r2, [r4, r5]
 8003922:	604b      	str	r3, [r1, #4]
 8003924:	4638      	mov	r0, r7
 8003926:	f104 060b 	add.w	r6, r4, #11
 800392a:	f000 f829 	bl	8003980 <__malloc_unlock>
 800392e:	f026 0607 	bic.w	r6, r6, #7
 8003932:	1d23      	adds	r3, r4, #4
 8003934:	1af2      	subs	r2, r6, r3
 8003936:	d0ae      	beq.n	8003896 <_malloc_r+0x22>
 8003938:	1b9b      	subs	r3, r3, r6
 800393a:	50a3      	str	r3, [r4, r2]
 800393c:	e7ab      	b.n	8003896 <_malloc_r+0x22>
 800393e:	42a3      	cmp	r3, r4
 8003940:	6862      	ldr	r2, [r4, #4]
 8003942:	d1dd      	bne.n	8003900 <_malloc_r+0x8c>
 8003944:	f8c8 2000 	str.w	r2, [r8]
 8003948:	e7ec      	b.n	8003924 <_malloc_r+0xb0>
 800394a:	4623      	mov	r3, r4
 800394c:	6864      	ldr	r4, [r4, #4]
 800394e:	e7ac      	b.n	80038aa <_malloc_r+0x36>
 8003950:	4634      	mov	r4, r6
 8003952:	6876      	ldr	r6, [r6, #4]
 8003954:	e7b4      	b.n	80038c0 <_malloc_r+0x4c>
 8003956:	4613      	mov	r3, r2
 8003958:	e7cc      	b.n	80038f4 <_malloc_r+0x80>
 800395a:	230c      	movs	r3, #12
 800395c:	603b      	str	r3, [r7, #0]
 800395e:	4638      	mov	r0, r7
 8003960:	f000 f80e 	bl	8003980 <__malloc_unlock>
 8003964:	e797      	b.n	8003896 <_malloc_r+0x22>
 8003966:	6025      	str	r5, [r4, #0]
 8003968:	e7dc      	b.n	8003924 <_malloc_r+0xb0>
 800396a:	605b      	str	r3, [r3, #4]
 800396c:	deff      	udf	#255	; 0xff
 800396e:	bf00      	nop
 8003970:	2000096c 	.word	0x2000096c

08003974 <__malloc_lock>:
 8003974:	4801      	ldr	r0, [pc, #4]	; (800397c <__malloc_lock+0x8>)
 8003976:	f7ff bf0e 	b.w	8003796 <__retarget_lock_acquire_recursive>
 800397a:	bf00      	nop
 800397c:	20000968 	.word	0x20000968

08003980 <__malloc_unlock>:
 8003980:	4801      	ldr	r0, [pc, #4]	; (8003988 <__malloc_unlock+0x8>)
 8003982:	f7ff bf09 	b.w	8003798 <__retarget_lock_release_recursive>
 8003986:	bf00      	nop
 8003988:	20000968 	.word	0x20000968

0800398c <__sfputc_r>:
 800398c:	6893      	ldr	r3, [r2, #8]
 800398e:	3b01      	subs	r3, #1
 8003990:	2b00      	cmp	r3, #0
 8003992:	b410      	push	{r4}
 8003994:	6093      	str	r3, [r2, #8]
 8003996:	da08      	bge.n	80039aa <__sfputc_r+0x1e>
 8003998:	6994      	ldr	r4, [r2, #24]
 800399a:	42a3      	cmp	r3, r4
 800399c:	db01      	blt.n	80039a2 <__sfputc_r+0x16>
 800399e:	290a      	cmp	r1, #10
 80039a0:	d103      	bne.n	80039aa <__sfputc_r+0x1e>
 80039a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80039a6:	f000 bb73 	b.w	8004090 <__swbuf_r>
 80039aa:	6813      	ldr	r3, [r2, #0]
 80039ac:	1c58      	adds	r0, r3, #1
 80039ae:	6010      	str	r0, [r2, #0]
 80039b0:	7019      	strb	r1, [r3, #0]
 80039b2:	4608      	mov	r0, r1
 80039b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80039b8:	4770      	bx	lr

080039ba <__sfputs_r>:
 80039ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039bc:	4606      	mov	r6, r0
 80039be:	460f      	mov	r7, r1
 80039c0:	4614      	mov	r4, r2
 80039c2:	18d5      	adds	r5, r2, r3
 80039c4:	42ac      	cmp	r4, r5
 80039c6:	d101      	bne.n	80039cc <__sfputs_r+0x12>
 80039c8:	2000      	movs	r0, #0
 80039ca:	e007      	b.n	80039dc <__sfputs_r+0x22>
 80039cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80039d0:	463a      	mov	r2, r7
 80039d2:	4630      	mov	r0, r6
 80039d4:	f7ff ffda 	bl	800398c <__sfputc_r>
 80039d8:	1c43      	adds	r3, r0, #1
 80039da:	d1f3      	bne.n	80039c4 <__sfputs_r+0xa>
 80039dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080039e0 <_vfiprintf_r>:
 80039e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039e4:	460d      	mov	r5, r1
 80039e6:	b09d      	sub	sp, #116	; 0x74
 80039e8:	4614      	mov	r4, r2
 80039ea:	4698      	mov	r8, r3
 80039ec:	4606      	mov	r6, r0
 80039ee:	b118      	cbz	r0, 80039f8 <_vfiprintf_r+0x18>
 80039f0:	6a03      	ldr	r3, [r0, #32]
 80039f2:	b90b      	cbnz	r3, 80039f8 <_vfiprintf_r+0x18>
 80039f4:	f7ff fdca 	bl	800358c <__sinit>
 80039f8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80039fa:	07d9      	lsls	r1, r3, #31
 80039fc:	d405      	bmi.n	8003a0a <_vfiprintf_r+0x2a>
 80039fe:	89ab      	ldrh	r3, [r5, #12]
 8003a00:	059a      	lsls	r2, r3, #22
 8003a02:	d402      	bmi.n	8003a0a <_vfiprintf_r+0x2a>
 8003a04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003a06:	f7ff fec6 	bl	8003796 <__retarget_lock_acquire_recursive>
 8003a0a:	89ab      	ldrh	r3, [r5, #12]
 8003a0c:	071b      	lsls	r3, r3, #28
 8003a0e:	d501      	bpl.n	8003a14 <_vfiprintf_r+0x34>
 8003a10:	692b      	ldr	r3, [r5, #16]
 8003a12:	b99b      	cbnz	r3, 8003a3c <_vfiprintf_r+0x5c>
 8003a14:	4629      	mov	r1, r5
 8003a16:	4630      	mov	r0, r6
 8003a18:	f000 fb78 	bl	800410c <__swsetup_r>
 8003a1c:	b170      	cbz	r0, 8003a3c <_vfiprintf_r+0x5c>
 8003a1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003a20:	07dc      	lsls	r4, r3, #31
 8003a22:	d504      	bpl.n	8003a2e <_vfiprintf_r+0x4e>
 8003a24:	f04f 30ff 	mov.w	r0, #4294967295
 8003a28:	b01d      	add	sp, #116	; 0x74
 8003a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a2e:	89ab      	ldrh	r3, [r5, #12]
 8003a30:	0598      	lsls	r0, r3, #22
 8003a32:	d4f7      	bmi.n	8003a24 <_vfiprintf_r+0x44>
 8003a34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003a36:	f7ff feaf 	bl	8003798 <__retarget_lock_release_recursive>
 8003a3a:	e7f3      	b.n	8003a24 <_vfiprintf_r+0x44>
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	9309      	str	r3, [sp, #36]	; 0x24
 8003a40:	2320      	movs	r3, #32
 8003a42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003a46:	f8cd 800c 	str.w	r8, [sp, #12]
 8003a4a:	2330      	movs	r3, #48	; 0x30
 8003a4c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8003c00 <_vfiprintf_r+0x220>
 8003a50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003a54:	f04f 0901 	mov.w	r9, #1
 8003a58:	4623      	mov	r3, r4
 8003a5a:	469a      	mov	sl, r3
 8003a5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003a60:	b10a      	cbz	r2, 8003a66 <_vfiprintf_r+0x86>
 8003a62:	2a25      	cmp	r2, #37	; 0x25
 8003a64:	d1f9      	bne.n	8003a5a <_vfiprintf_r+0x7a>
 8003a66:	ebba 0b04 	subs.w	fp, sl, r4
 8003a6a:	d00b      	beq.n	8003a84 <_vfiprintf_r+0xa4>
 8003a6c:	465b      	mov	r3, fp
 8003a6e:	4622      	mov	r2, r4
 8003a70:	4629      	mov	r1, r5
 8003a72:	4630      	mov	r0, r6
 8003a74:	f7ff ffa1 	bl	80039ba <__sfputs_r>
 8003a78:	3001      	adds	r0, #1
 8003a7a:	f000 80a9 	beq.w	8003bd0 <_vfiprintf_r+0x1f0>
 8003a7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003a80:	445a      	add	r2, fp
 8003a82:	9209      	str	r2, [sp, #36]	; 0x24
 8003a84:	f89a 3000 	ldrb.w	r3, [sl]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	f000 80a1 	beq.w	8003bd0 <_vfiprintf_r+0x1f0>
 8003a8e:	2300      	movs	r3, #0
 8003a90:	f04f 32ff 	mov.w	r2, #4294967295
 8003a94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003a98:	f10a 0a01 	add.w	sl, sl, #1
 8003a9c:	9304      	str	r3, [sp, #16]
 8003a9e:	9307      	str	r3, [sp, #28]
 8003aa0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003aa4:	931a      	str	r3, [sp, #104]	; 0x68
 8003aa6:	4654      	mov	r4, sl
 8003aa8:	2205      	movs	r2, #5
 8003aaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003aae:	4854      	ldr	r0, [pc, #336]	; (8003c00 <_vfiprintf_r+0x220>)
 8003ab0:	f7fc fb9e 	bl	80001f0 <memchr>
 8003ab4:	9a04      	ldr	r2, [sp, #16]
 8003ab6:	b9d8      	cbnz	r0, 8003af0 <_vfiprintf_r+0x110>
 8003ab8:	06d1      	lsls	r1, r2, #27
 8003aba:	bf44      	itt	mi
 8003abc:	2320      	movmi	r3, #32
 8003abe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003ac2:	0713      	lsls	r3, r2, #28
 8003ac4:	bf44      	itt	mi
 8003ac6:	232b      	movmi	r3, #43	; 0x2b
 8003ac8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003acc:	f89a 3000 	ldrb.w	r3, [sl]
 8003ad0:	2b2a      	cmp	r3, #42	; 0x2a
 8003ad2:	d015      	beq.n	8003b00 <_vfiprintf_r+0x120>
 8003ad4:	9a07      	ldr	r2, [sp, #28]
 8003ad6:	4654      	mov	r4, sl
 8003ad8:	2000      	movs	r0, #0
 8003ada:	f04f 0c0a 	mov.w	ip, #10
 8003ade:	4621      	mov	r1, r4
 8003ae0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003ae4:	3b30      	subs	r3, #48	; 0x30
 8003ae6:	2b09      	cmp	r3, #9
 8003ae8:	d94d      	bls.n	8003b86 <_vfiprintf_r+0x1a6>
 8003aea:	b1b0      	cbz	r0, 8003b1a <_vfiprintf_r+0x13a>
 8003aec:	9207      	str	r2, [sp, #28]
 8003aee:	e014      	b.n	8003b1a <_vfiprintf_r+0x13a>
 8003af0:	eba0 0308 	sub.w	r3, r0, r8
 8003af4:	fa09 f303 	lsl.w	r3, r9, r3
 8003af8:	4313      	orrs	r3, r2
 8003afa:	9304      	str	r3, [sp, #16]
 8003afc:	46a2      	mov	sl, r4
 8003afe:	e7d2      	b.n	8003aa6 <_vfiprintf_r+0xc6>
 8003b00:	9b03      	ldr	r3, [sp, #12]
 8003b02:	1d19      	adds	r1, r3, #4
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	9103      	str	r1, [sp, #12]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	bfbb      	ittet	lt
 8003b0c:	425b      	neglt	r3, r3
 8003b0e:	f042 0202 	orrlt.w	r2, r2, #2
 8003b12:	9307      	strge	r3, [sp, #28]
 8003b14:	9307      	strlt	r3, [sp, #28]
 8003b16:	bfb8      	it	lt
 8003b18:	9204      	strlt	r2, [sp, #16]
 8003b1a:	7823      	ldrb	r3, [r4, #0]
 8003b1c:	2b2e      	cmp	r3, #46	; 0x2e
 8003b1e:	d10c      	bne.n	8003b3a <_vfiprintf_r+0x15a>
 8003b20:	7863      	ldrb	r3, [r4, #1]
 8003b22:	2b2a      	cmp	r3, #42	; 0x2a
 8003b24:	d134      	bne.n	8003b90 <_vfiprintf_r+0x1b0>
 8003b26:	9b03      	ldr	r3, [sp, #12]
 8003b28:	1d1a      	adds	r2, r3, #4
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	9203      	str	r2, [sp, #12]
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	bfb8      	it	lt
 8003b32:	f04f 33ff 	movlt.w	r3, #4294967295
 8003b36:	3402      	adds	r4, #2
 8003b38:	9305      	str	r3, [sp, #20]
 8003b3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8003c10 <_vfiprintf_r+0x230>
 8003b3e:	7821      	ldrb	r1, [r4, #0]
 8003b40:	2203      	movs	r2, #3
 8003b42:	4650      	mov	r0, sl
 8003b44:	f7fc fb54 	bl	80001f0 <memchr>
 8003b48:	b138      	cbz	r0, 8003b5a <_vfiprintf_r+0x17a>
 8003b4a:	9b04      	ldr	r3, [sp, #16]
 8003b4c:	eba0 000a 	sub.w	r0, r0, sl
 8003b50:	2240      	movs	r2, #64	; 0x40
 8003b52:	4082      	lsls	r2, r0
 8003b54:	4313      	orrs	r3, r2
 8003b56:	3401      	adds	r4, #1
 8003b58:	9304      	str	r3, [sp, #16]
 8003b5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003b5e:	4829      	ldr	r0, [pc, #164]	; (8003c04 <_vfiprintf_r+0x224>)
 8003b60:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003b64:	2206      	movs	r2, #6
 8003b66:	f7fc fb43 	bl	80001f0 <memchr>
 8003b6a:	2800      	cmp	r0, #0
 8003b6c:	d03f      	beq.n	8003bee <_vfiprintf_r+0x20e>
 8003b6e:	4b26      	ldr	r3, [pc, #152]	; (8003c08 <_vfiprintf_r+0x228>)
 8003b70:	bb1b      	cbnz	r3, 8003bba <_vfiprintf_r+0x1da>
 8003b72:	9b03      	ldr	r3, [sp, #12]
 8003b74:	3307      	adds	r3, #7
 8003b76:	f023 0307 	bic.w	r3, r3, #7
 8003b7a:	3308      	adds	r3, #8
 8003b7c:	9303      	str	r3, [sp, #12]
 8003b7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003b80:	443b      	add	r3, r7
 8003b82:	9309      	str	r3, [sp, #36]	; 0x24
 8003b84:	e768      	b.n	8003a58 <_vfiprintf_r+0x78>
 8003b86:	fb0c 3202 	mla	r2, ip, r2, r3
 8003b8a:	460c      	mov	r4, r1
 8003b8c:	2001      	movs	r0, #1
 8003b8e:	e7a6      	b.n	8003ade <_vfiprintf_r+0xfe>
 8003b90:	2300      	movs	r3, #0
 8003b92:	3401      	adds	r4, #1
 8003b94:	9305      	str	r3, [sp, #20]
 8003b96:	4619      	mov	r1, r3
 8003b98:	f04f 0c0a 	mov.w	ip, #10
 8003b9c:	4620      	mov	r0, r4
 8003b9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003ba2:	3a30      	subs	r2, #48	; 0x30
 8003ba4:	2a09      	cmp	r2, #9
 8003ba6:	d903      	bls.n	8003bb0 <_vfiprintf_r+0x1d0>
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d0c6      	beq.n	8003b3a <_vfiprintf_r+0x15a>
 8003bac:	9105      	str	r1, [sp, #20]
 8003bae:	e7c4      	b.n	8003b3a <_vfiprintf_r+0x15a>
 8003bb0:	fb0c 2101 	mla	r1, ip, r1, r2
 8003bb4:	4604      	mov	r4, r0
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e7f0      	b.n	8003b9c <_vfiprintf_r+0x1bc>
 8003bba:	ab03      	add	r3, sp, #12
 8003bbc:	9300      	str	r3, [sp, #0]
 8003bbe:	462a      	mov	r2, r5
 8003bc0:	4b12      	ldr	r3, [pc, #72]	; (8003c0c <_vfiprintf_r+0x22c>)
 8003bc2:	a904      	add	r1, sp, #16
 8003bc4:	4630      	mov	r0, r6
 8003bc6:	f3af 8000 	nop.w
 8003bca:	4607      	mov	r7, r0
 8003bcc:	1c78      	adds	r0, r7, #1
 8003bce:	d1d6      	bne.n	8003b7e <_vfiprintf_r+0x19e>
 8003bd0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003bd2:	07d9      	lsls	r1, r3, #31
 8003bd4:	d405      	bmi.n	8003be2 <_vfiprintf_r+0x202>
 8003bd6:	89ab      	ldrh	r3, [r5, #12]
 8003bd8:	059a      	lsls	r2, r3, #22
 8003bda:	d402      	bmi.n	8003be2 <_vfiprintf_r+0x202>
 8003bdc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003bde:	f7ff fddb 	bl	8003798 <__retarget_lock_release_recursive>
 8003be2:	89ab      	ldrh	r3, [r5, #12]
 8003be4:	065b      	lsls	r3, r3, #25
 8003be6:	f53f af1d 	bmi.w	8003a24 <_vfiprintf_r+0x44>
 8003bea:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003bec:	e71c      	b.n	8003a28 <_vfiprintf_r+0x48>
 8003bee:	ab03      	add	r3, sp, #12
 8003bf0:	9300      	str	r3, [sp, #0]
 8003bf2:	462a      	mov	r2, r5
 8003bf4:	4b05      	ldr	r3, [pc, #20]	; (8003c0c <_vfiprintf_r+0x22c>)
 8003bf6:	a904      	add	r1, sp, #16
 8003bf8:	4630      	mov	r0, r6
 8003bfa:	f000 f879 	bl	8003cf0 <_printf_i>
 8003bfe:	e7e4      	b.n	8003bca <_vfiprintf_r+0x1ea>
 8003c00:	08004340 	.word	0x08004340
 8003c04:	0800434a 	.word	0x0800434a
 8003c08:	00000000 	.word	0x00000000
 8003c0c:	080039bb 	.word	0x080039bb
 8003c10:	08004346 	.word	0x08004346

08003c14 <_printf_common>:
 8003c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003c18:	4616      	mov	r6, r2
 8003c1a:	4699      	mov	r9, r3
 8003c1c:	688a      	ldr	r2, [r1, #8]
 8003c1e:	690b      	ldr	r3, [r1, #16]
 8003c20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003c24:	4293      	cmp	r3, r2
 8003c26:	bfb8      	it	lt
 8003c28:	4613      	movlt	r3, r2
 8003c2a:	6033      	str	r3, [r6, #0]
 8003c2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003c30:	4607      	mov	r7, r0
 8003c32:	460c      	mov	r4, r1
 8003c34:	b10a      	cbz	r2, 8003c3a <_printf_common+0x26>
 8003c36:	3301      	adds	r3, #1
 8003c38:	6033      	str	r3, [r6, #0]
 8003c3a:	6823      	ldr	r3, [r4, #0]
 8003c3c:	0699      	lsls	r1, r3, #26
 8003c3e:	bf42      	ittt	mi
 8003c40:	6833      	ldrmi	r3, [r6, #0]
 8003c42:	3302      	addmi	r3, #2
 8003c44:	6033      	strmi	r3, [r6, #0]
 8003c46:	6825      	ldr	r5, [r4, #0]
 8003c48:	f015 0506 	ands.w	r5, r5, #6
 8003c4c:	d106      	bne.n	8003c5c <_printf_common+0x48>
 8003c4e:	f104 0a19 	add.w	sl, r4, #25
 8003c52:	68e3      	ldr	r3, [r4, #12]
 8003c54:	6832      	ldr	r2, [r6, #0]
 8003c56:	1a9b      	subs	r3, r3, r2
 8003c58:	42ab      	cmp	r3, r5
 8003c5a:	dc26      	bgt.n	8003caa <_printf_common+0x96>
 8003c5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003c60:	1e13      	subs	r3, r2, #0
 8003c62:	6822      	ldr	r2, [r4, #0]
 8003c64:	bf18      	it	ne
 8003c66:	2301      	movne	r3, #1
 8003c68:	0692      	lsls	r2, r2, #26
 8003c6a:	d42b      	bmi.n	8003cc4 <_printf_common+0xb0>
 8003c6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003c70:	4649      	mov	r1, r9
 8003c72:	4638      	mov	r0, r7
 8003c74:	47c0      	blx	r8
 8003c76:	3001      	adds	r0, #1
 8003c78:	d01e      	beq.n	8003cb8 <_printf_common+0xa4>
 8003c7a:	6823      	ldr	r3, [r4, #0]
 8003c7c:	6922      	ldr	r2, [r4, #16]
 8003c7e:	f003 0306 	and.w	r3, r3, #6
 8003c82:	2b04      	cmp	r3, #4
 8003c84:	bf02      	ittt	eq
 8003c86:	68e5      	ldreq	r5, [r4, #12]
 8003c88:	6833      	ldreq	r3, [r6, #0]
 8003c8a:	1aed      	subeq	r5, r5, r3
 8003c8c:	68a3      	ldr	r3, [r4, #8]
 8003c8e:	bf0c      	ite	eq
 8003c90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003c94:	2500      	movne	r5, #0
 8003c96:	4293      	cmp	r3, r2
 8003c98:	bfc4      	itt	gt
 8003c9a:	1a9b      	subgt	r3, r3, r2
 8003c9c:	18ed      	addgt	r5, r5, r3
 8003c9e:	2600      	movs	r6, #0
 8003ca0:	341a      	adds	r4, #26
 8003ca2:	42b5      	cmp	r5, r6
 8003ca4:	d11a      	bne.n	8003cdc <_printf_common+0xc8>
 8003ca6:	2000      	movs	r0, #0
 8003ca8:	e008      	b.n	8003cbc <_printf_common+0xa8>
 8003caa:	2301      	movs	r3, #1
 8003cac:	4652      	mov	r2, sl
 8003cae:	4649      	mov	r1, r9
 8003cb0:	4638      	mov	r0, r7
 8003cb2:	47c0      	blx	r8
 8003cb4:	3001      	adds	r0, #1
 8003cb6:	d103      	bne.n	8003cc0 <_printf_common+0xac>
 8003cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8003cbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003cc0:	3501      	adds	r5, #1
 8003cc2:	e7c6      	b.n	8003c52 <_printf_common+0x3e>
 8003cc4:	18e1      	adds	r1, r4, r3
 8003cc6:	1c5a      	adds	r2, r3, #1
 8003cc8:	2030      	movs	r0, #48	; 0x30
 8003cca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003cce:	4422      	add	r2, r4
 8003cd0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003cd4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003cd8:	3302      	adds	r3, #2
 8003cda:	e7c7      	b.n	8003c6c <_printf_common+0x58>
 8003cdc:	2301      	movs	r3, #1
 8003cde:	4622      	mov	r2, r4
 8003ce0:	4649      	mov	r1, r9
 8003ce2:	4638      	mov	r0, r7
 8003ce4:	47c0      	blx	r8
 8003ce6:	3001      	adds	r0, #1
 8003ce8:	d0e6      	beq.n	8003cb8 <_printf_common+0xa4>
 8003cea:	3601      	adds	r6, #1
 8003cec:	e7d9      	b.n	8003ca2 <_printf_common+0x8e>
	...

08003cf0 <_printf_i>:
 8003cf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003cf4:	7e0f      	ldrb	r7, [r1, #24]
 8003cf6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003cf8:	2f78      	cmp	r7, #120	; 0x78
 8003cfa:	4691      	mov	r9, r2
 8003cfc:	4680      	mov	r8, r0
 8003cfe:	460c      	mov	r4, r1
 8003d00:	469a      	mov	sl, r3
 8003d02:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003d06:	d807      	bhi.n	8003d18 <_printf_i+0x28>
 8003d08:	2f62      	cmp	r7, #98	; 0x62
 8003d0a:	d80a      	bhi.n	8003d22 <_printf_i+0x32>
 8003d0c:	2f00      	cmp	r7, #0
 8003d0e:	f000 80d4 	beq.w	8003eba <_printf_i+0x1ca>
 8003d12:	2f58      	cmp	r7, #88	; 0x58
 8003d14:	f000 80c0 	beq.w	8003e98 <_printf_i+0x1a8>
 8003d18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d1c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003d20:	e03a      	b.n	8003d98 <_printf_i+0xa8>
 8003d22:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003d26:	2b15      	cmp	r3, #21
 8003d28:	d8f6      	bhi.n	8003d18 <_printf_i+0x28>
 8003d2a:	a101      	add	r1, pc, #4	; (adr r1, 8003d30 <_printf_i+0x40>)
 8003d2c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003d30:	08003d89 	.word	0x08003d89
 8003d34:	08003d9d 	.word	0x08003d9d
 8003d38:	08003d19 	.word	0x08003d19
 8003d3c:	08003d19 	.word	0x08003d19
 8003d40:	08003d19 	.word	0x08003d19
 8003d44:	08003d19 	.word	0x08003d19
 8003d48:	08003d9d 	.word	0x08003d9d
 8003d4c:	08003d19 	.word	0x08003d19
 8003d50:	08003d19 	.word	0x08003d19
 8003d54:	08003d19 	.word	0x08003d19
 8003d58:	08003d19 	.word	0x08003d19
 8003d5c:	08003ea1 	.word	0x08003ea1
 8003d60:	08003dc9 	.word	0x08003dc9
 8003d64:	08003e5b 	.word	0x08003e5b
 8003d68:	08003d19 	.word	0x08003d19
 8003d6c:	08003d19 	.word	0x08003d19
 8003d70:	08003ec3 	.word	0x08003ec3
 8003d74:	08003d19 	.word	0x08003d19
 8003d78:	08003dc9 	.word	0x08003dc9
 8003d7c:	08003d19 	.word	0x08003d19
 8003d80:	08003d19 	.word	0x08003d19
 8003d84:	08003e63 	.word	0x08003e63
 8003d88:	682b      	ldr	r3, [r5, #0]
 8003d8a:	1d1a      	adds	r2, r3, #4
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	602a      	str	r2, [r5, #0]
 8003d90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003d94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003d98:	2301      	movs	r3, #1
 8003d9a:	e09f      	b.n	8003edc <_printf_i+0x1ec>
 8003d9c:	6820      	ldr	r0, [r4, #0]
 8003d9e:	682b      	ldr	r3, [r5, #0]
 8003da0:	0607      	lsls	r7, r0, #24
 8003da2:	f103 0104 	add.w	r1, r3, #4
 8003da6:	6029      	str	r1, [r5, #0]
 8003da8:	d501      	bpl.n	8003dae <_printf_i+0xbe>
 8003daa:	681e      	ldr	r6, [r3, #0]
 8003dac:	e003      	b.n	8003db6 <_printf_i+0xc6>
 8003dae:	0646      	lsls	r6, r0, #25
 8003db0:	d5fb      	bpl.n	8003daa <_printf_i+0xba>
 8003db2:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003db6:	2e00      	cmp	r6, #0
 8003db8:	da03      	bge.n	8003dc2 <_printf_i+0xd2>
 8003dba:	232d      	movs	r3, #45	; 0x2d
 8003dbc:	4276      	negs	r6, r6
 8003dbe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003dc2:	485a      	ldr	r0, [pc, #360]	; (8003f2c <_printf_i+0x23c>)
 8003dc4:	230a      	movs	r3, #10
 8003dc6:	e012      	b.n	8003dee <_printf_i+0xfe>
 8003dc8:	682b      	ldr	r3, [r5, #0]
 8003dca:	6820      	ldr	r0, [r4, #0]
 8003dcc:	1d19      	adds	r1, r3, #4
 8003dce:	6029      	str	r1, [r5, #0]
 8003dd0:	0605      	lsls	r5, r0, #24
 8003dd2:	d501      	bpl.n	8003dd8 <_printf_i+0xe8>
 8003dd4:	681e      	ldr	r6, [r3, #0]
 8003dd6:	e002      	b.n	8003dde <_printf_i+0xee>
 8003dd8:	0641      	lsls	r1, r0, #25
 8003dda:	d5fb      	bpl.n	8003dd4 <_printf_i+0xe4>
 8003ddc:	881e      	ldrh	r6, [r3, #0]
 8003dde:	4853      	ldr	r0, [pc, #332]	; (8003f2c <_printf_i+0x23c>)
 8003de0:	2f6f      	cmp	r7, #111	; 0x6f
 8003de2:	bf0c      	ite	eq
 8003de4:	2308      	moveq	r3, #8
 8003de6:	230a      	movne	r3, #10
 8003de8:	2100      	movs	r1, #0
 8003dea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003dee:	6865      	ldr	r5, [r4, #4]
 8003df0:	60a5      	str	r5, [r4, #8]
 8003df2:	2d00      	cmp	r5, #0
 8003df4:	bfa2      	ittt	ge
 8003df6:	6821      	ldrge	r1, [r4, #0]
 8003df8:	f021 0104 	bicge.w	r1, r1, #4
 8003dfc:	6021      	strge	r1, [r4, #0]
 8003dfe:	b90e      	cbnz	r6, 8003e04 <_printf_i+0x114>
 8003e00:	2d00      	cmp	r5, #0
 8003e02:	d04b      	beq.n	8003e9c <_printf_i+0x1ac>
 8003e04:	4615      	mov	r5, r2
 8003e06:	fbb6 f1f3 	udiv	r1, r6, r3
 8003e0a:	fb03 6711 	mls	r7, r3, r1, r6
 8003e0e:	5dc7      	ldrb	r7, [r0, r7]
 8003e10:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003e14:	4637      	mov	r7, r6
 8003e16:	42bb      	cmp	r3, r7
 8003e18:	460e      	mov	r6, r1
 8003e1a:	d9f4      	bls.n	8003e06 <_printf_i+0x116>
 8003e1c:	2b08      	cmp	r3, #8
 8003e1e:	d10b      	bne.n	8003e38 <_printf_i+0x148>
 8003e20:	6823      	ldr	r3, [r4, #0]
 8003e22:	07de      	lsls	r6, r3, #31
 8003e24:	d508      	bpl.n	8003e38 <_printf_i+0x148>
 8003e26:	6923      	ldr	r3, [r4, #16]
 8003e28:	6861      	ldr	r1, [r4, #4]
 8003e2a:	4299      	cmp	r1, r3
 8003e2c:	bfde      	ittt	le
 8003e2e:	2330      	movle	r3, #48	; 0x30
 8003e30:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003e34:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003e38:	1b52      	subs	r2, r2, r5
 8003e3a:	6122      	str	r2, [r4, #16]
 8003e3c:	f8cd a000 	str.w	sl, [sp]
 8003e40:	464b      	mov	r3, r9
 8003e42:	aa03      	add	r2, sp, #12
 8003e44:	4621      	mov	r1, r4
 8003e46:	4640      	mov	r0, r8
 8003e48:	f7ff fee4 	bl	8003c14 <_printf_common>
 8003e4c:	3001      	adds	r0, #1
 8003e4e:	d14a      	bne.n	8003ee6 <_printf_i+0x1f6>
 8003e50:	f04f 30ff 	mov.w	r0, #4294967295
 8003e54:	b004      	add	sp, #16
 8003e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003e5a:	6823      	ldr	r3, [r4, #0]
 8003e5c:	f043 0320 	orr.w	r3, r3, #32
 8003e60:	6023      	str	r3, [r4, #0]
 8003e62:	4833      	ldr	r0, [pc, #204]	; (8003f30 <_printf_i+0x240>)
 8003e64:	2778      	movs	r7, #120	; 0x78
 8003e66:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003e6a:	6823      	ldr	r3, [r4, #0]
 8003e6c:	6829      	ldr	r1, [r5, #0]
 8003e6e:	061f      	lsls	r7, r3, #24
 8003e70:	f851 6b04 	ldr.w	r6, [r1], #4
 8003e74:	d402      	bmi.n	8003e7c <_printf_i+0x18c>
 8003e76:	065f      	lsls	r7, r3, #25
 8003e78:	bf48      	it	mi
 8003e7a:	b2b6      	uxthmi	r6, r6
 8003e7c:	07df      	lsls	r7, r3, #31
 8003e7e:	bf48      	it	mi
 8003e80:	f043 0320 	orrmi.w	r3, r3, #32
 8003e84:	6029      	str	r1, [r5, #0]
 8003e86:	bf48      	it	mi
 8003e88:	6023      	strmi	r3, [r4, #0]
 8003e8a:	b91e      	cbnz	r6, 8003e94 <_printf_i+0x1a4>
 8003e8c:	6823      	ldr	r3, [r4, #0]
 8003e8e:	f023 0320 	bic.w	r3, r3, #32
 8003e92:	6023      	str	r3, [r4, #0]
 8003e94:	2310      	movs	r3, #16
 8003e96:	e7a7      	b.n	8003de8 <_printf_i+0xf8>
 8003e98:	4824      	ldr	r0, [pc, #144]	; (8003f2c <_printf_i+0x23c>)
 8003e9a:	e7e4      	b.n	8003e66 <_printf_i+0x176>
 8003e9c:	4615      	mov	r5, r2
 8003e9e:	e7bd      	b.n	8003e1c <_printf_i+0x12c>
 8003ea0:	682b      	ldr	r3, [r5, #0]
 8003ea2:	6826      	ldr	r6, [r4, #0]
 8003ea4:	6961      	ldr	r1, [r4, #20]
 8003ea6:	1d18      	adds	r0, r3, #4
 8003ea8:	6028      	str	r0, [r5, #0]
 8003eaa:	0635      	lsls	r5, r6, #24
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	d501      	bpl.n	8003eb4 <_printf_i+0x1c4>
 8003eb0:	6019      	str	r1, [r3, #0]
 8003eb2:	e002      	b.n	8003eba <_printf_i+0x1ca>
 8003eb4:	0670      	lsls	r0, r6, #25
 8003eb6:	d5fb      	bpl.n	8003eb0 <_printf_i+0x1c0>
 8003eb8:	8019      	strh	r1, [r3, #0]
 8003eba:	2300      	movs	r3, #0
 8003ebc:	6123      	str	r3, [r4, #16]
 8003ebe:	4615      	mov	r5, r2
 8003ec0:	e7bc      	b.n	8003e3c <_printf_i+0x14c>
 8003ec2:	682b      	ldr	r3, [r5, #0]
 8003ec4:	1d1a      	adds	r2, r3, #4
 8003ec6:	602a      	str	r2, [r5, #0]
 8003ec8:	681d      	ldr	r5, [r3, #0]
 8003eca:	6862      	ldr	r2, [r4, #4]
 8003ecc:	2100      	movs	r1, #0
 8003ece:	4628      	mov	r0, r5
 8003ed0:	f7fc f98e 	bl	80001f0 <memchr>
 8003ed4:	b108      	cbz	r0, 8003eda <_printf_i+0x1ea>
 8003ed6:	1b40      	subs	r0, r0, r5
 8003ed8:	6060      	str	r0, [r4, #4]
 8003eda:	6863      	ldr	r3, [r4, #4]
 8003edc:	6123      	str	r3, [r4, #16]
 8003ede:	2300      	movs	r3, #0
 8003ee0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003ee4:	e7aa      	b.n	8003e3c <_printf_i+0x14c>
 8003ee6:	6923      	ldr	r3, [r4, #16]
 8003ee8:	462a      	mov	r2, r5
 8003eea:	4649      	mov	r1, r9
 8003eec:	4640      	mov	r0, r8
 8003eee:	47d0      	blx	sl
 8003ef0:	3001      	adds	r0, #1
 8003ef2:	d0ad      	beq.n	8003e50 <_printf_i+0x160>
 8003ef4:	6823      	ldr	r3, [r4, #0]
 8003ef6:	079b      	lsls	r3, r3, #30
 8003ef8:	d413      	bmi.n	8003f22 <_printf_i+0x232>
 8003efa:	68e0      	ldr	r0, [r4, #12]
 8003efc:	9b03      	ldr	r3, [sp, #12]
 8003efe:	4298      	cmp	r0, r3
 8003f00:	bfb8      	it	lt
 8003f02:	4618      	movlt	r0, r3
 8003f04:	e7a6      	b.n	8003e54 <_printf_i+0x164>
 8003f06:	2301      	movs	r3, #1
 8003f08:	4632      	mov	r2, r6
 8003f0a:	4649      	mov	r1, r9
 8003f0c:	4640      	mov	r0, r8
 8003f0e:	47d0      	blx	sl
 8003f10:	3001      	adds	r0, #1
 8003f12:	d09d      	beq.n	8003e50 <_printf_i+0x160>
 8003f14:	3501      	adds	r5, #1
 8003f16:	68e3      	ldr	r3, [r4, #12]
 8003f18:	9903      	ldr	r1, [sp, #12]
 8003f1a:	1a5b      	subs	r3, r3, r1
 8003f1c:	42ab      	cmp	r3, r5
 8003f1e:	dcf2      	bgt.n	8003f06 <_printf_i+0x216>
 8003f20:	e7eb      	b.n	8003efa <_printf_i+0x20a>
 8003f22:	2500      	movs	r5, #0
 8003f24:	f104 0619 	add.w	r6, r4, #25
 8003f28:	e7f5      	b.n	8003f16 <_printf_i+0x226>
 8003f2a:	bf00      	nop
 8003f2c:	08004351 	.word	0x08004351
 8003f30:	08004362 	.word	0x08004362

08003f34 <__sflush_r>:
 8003f34:	898a      	ldrh	r2, [r1, #12]
 8003f36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f3a:	4605      	mov	r5, r0
 8003f3c:	0710      	lsls	r0, r2, #28
 8003f3e:	460c      	mov	r4, r1
 8003f40:	d458      	bmi.n	8003ff4 <__sflush_r+0xc0>
 8003f42:	684b      	ldr	r3, [r1, #4]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	dc05      	bgt.n	8003f54 <__sflush_r+0x20>
 8003f48:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	dc02      	bgt.n	8003f54 <__sflush_r+0x20>
 8003f4e:	2000      	movs	r0, #0
 8003f50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003f54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003f56:	2e00      	cmp	r6, #0
 8003f58:	d0f9      	beq.n	8003f4e <__sflush_r+0x1a>
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003f60:	682f      	ldr	r7, [r5, #0]
 8003f62:	6a21      	ldr	r1, [r4, #32]
 8003f64:	602b      	str	r3, [r5, #0]
 8003f66:	d032      	beq.n	8003fce <__sflush_r+0x9a>
 8003f68:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003f6a:	89a3      	ldrh	r3, [r4, #12]
 8003f6c:	075a      	lsls	r2, r3, #29
 8003f6e:	d505      	bpl.n	8003f7c <__sflush_r+0x48>
 8003f70:	6863      	ldr	r3, [r4, #4]
 8003f72:	1ac0      	subs	r0, r0, r3
 8003f74:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003f76:	b10b      	cbz	r3, 8003f7c <__sflush_r+0x48>
 8003f78:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003f7a:	1ac0      	subs	r0, r0, r3
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	4602      	mov	r2, r0
 8003f80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003f82:	6a21      	ldr	r1, [r4, #32]
 8003f84:	4628      	mov	r0, r5
 8003f86:	47b0      	blx	r6
 8003f88:	1c43      	adds	r3, r0, #1
 8003f8a:	89a3      	ldrh	r3, [r4, #12]
 8003f8c:	d106      	bne.n	8003f9c <__sflush_r+0x68>
 8003f8e:	6829      	ldr	r1, [r5, #0]
 8003f90:	291d      	cmp	r1, #29
 8003f92:	d82b      	bhi.n	8003fec <__sflush_r+0xb8>
 8003f94:	4a29      	ldr	r2, [pc, #164]	; (800403c <__sflush_r+0x108>)
 8003f96:	410a      	asrs	r2, r1
 8003f98:	07d6      	lsls	r6, r2, #31
 8003f9a:	d427      	bmi.n	8003fec <__sflush_r+0xb8>
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	6062      	str	r2, [r4, #4]
 8003fa0:	04d9      	lsls	r1, r3, #19
 8003fa2:	6922      	ldr	r2, [r4, #16]
 8003fa4:	6022      	str	r2, [r4, #0]
 8003fa6:	d504      	bpl.n	8003fb2 <__sflush_r+0x7e>
 8003fa8:	1c42      	adds	r2, r0, #1
 8003faa:	d101      	bne.n	8003fb0 <__sflush_r+0x7c>
 8003fac:	682b      	ldr	r3, [r5, #0]
 8003fae:	b903      	cbnz	r3, 8003fb2 <__sflush_r+0x7e>
 8003fb0:	6560      	str	r0, [r4, #84]	; 0x54
 8003fb2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003fb4:	602f      	str	r7, [r5, #0]
 8003fb6:	2900      	cmp	r1, #0
 8003fb8:	d0c9      	beq.n	8003f4e <__sflush_r+0x1a>
 8003fba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003fbe:	4299      	cmp	r1, r3
 8003fc0:	d002      	beq.n	8003fc8 <__sflush_r+0x94>
 8003fc2:	4628      	mov	r0, r5
 8003fc4:	f7ff fbea 	bl	800379c <_free_r>
 8003fc8:	2000      	movs	r0, #0
 8003fca:	6360      	str	r0, [r4, #52]	; 0x34
 8003fcc:	e7c0      	b.n	8003f50 <__sflush_r+0x1c>
 8003fce:	2301      	movs	r3, #1
 8003fd0:	4628      	mov	r0, r5
 8003fd2:	47b0      	blx	r6
 8003fd4:	1c41      	adds	r1, r0, #1
 8003fd6:	d1c8      	bne.n	8003f6a <__sflush_r+0x36>
 8003fd8:	682b      	ldr	r3, [r5, #0]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d0c5      	beq.n	8003f6a <__sflush_r+0x36>
 8003fde:	2b1d      	cmp	r3, #29
 8003fe0:	d001      	beq.n	8003fe6 <__sflush_r+0xb2>
 8003fe2:	2b16      	cmp	r3, #22
 8003fe4:	d101      	bne.n	8003fea <__sflush_r+0xb6>
 8003fe6:	602f      	str	r7, [r5, #0]
 8003fe8:	e7b1      	b.n	8003f4e <__sflush_r+0x1a>
 8003fea:	89a3      	ldrh	r3, [r4, #12]
 8003fec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ff0:	81a3      	strh	r3, [r4, #12]
 8003ff2:	e7ad      	b.n	8003f50 <__sflush_r+0x1c>
 8003ff4:	690f      	ldr	r7, [r1, #16]
 8003ff6:	2f00      	cmp	r7, #0
 8003ff8:	d0a9      	beq.n	8003f4e <__sflush_r+0x1a>
 8003ffa:	0793      	lsls	r3, r2, #30
 8003ffc:	680e      	ldr	r6, [r1, #0]
 8003ffe:	bf08      	it	eq
 8004000:	694b      	ldreq	r3, [r1, #20]
 8004002:	600f      	str	r7, [r1, #0]
 8004004:	bf18      	it	ne
 8004006:	2300      	movne	r3, #0
 8004008:	eba6 0807 	sub.w	r8, r6, r7
 800400c:	608b      	str	r3, [r1, #8]
 800400e:	f1b8 0f00 	cmp.w	r8, #0
 8004012:	dd9c      	ble.n	8003f4e <__sflush_r+0x1a>
 8004014:	6a21      	ldr	r1, [r4, #32]
 8004016:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8004018:	4643      	mov	r3, r8
 800401a:	463a      	mov	r2, r7
 800401c:	4628      	mov	r0, r5
 800401e:	47b0      	blx	r6
 8004020:	2800      	cmp	r0, #0
 8004022:	dc06      	bgt.n	8004032 <__sflush_r+0xfe>
 8004024:	89a3      	ldrh	r3, [r4, #12]
 8004026:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800402a:	81a3      	strh	r3, [r4, #12]
 800402c:	f04f 30ff 	mov.w	r0, #4294967295
 8004030:	e78e      	b.n	8003f50 <__sflush_r+0x1c>
 8004032:	4407      	add	r7, r0
 8004034:	eba8 0800 	sub.w	r8, r8, r0
 8004038:	e7e9      	b.n	800400e <__sflush_r+0xda>
 800403a:	bf00      	nop
 800403c:	dfbffffe 	.word	0xdfbffffe

08004040 <_fflush_r>:
 8004040:	b538      	push	{r3, r4, r5, lr}
 8004042:	690b      	ldr	r3, [r1, #16]
 8004044:	4605      	mov	r5, r0
 8004046:	460c      	mov	r4, r1
 8004048:	b913      	cbnz	r3, 8004050 <_fflush_r+0x10>
 800404a:	2500      	movs	r5, #0
 800404c:	4628      	mov	r0, r5
 800404e:	bd38      	pop	{r3, r4, r5, pc}
 8004050:	b118      	cbz	r0, 800405a <_fflush_r+0x1a>
 8004052:	6a03      	ldr	r3, [r0, #32]
 8004054:	b90b      	cbnz	r3, 800405a <_fflush_r+0x1a>
 8004056:	f7ff fa99 	bl	800358c <__sinit>
 800405a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800405e:	2b00      	cmp	r3, #0
 8004060:	d0f3      	beq.n	800404a <_fflush_r+0xa>
 8004062:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8004064:	07d0      	lsls	r0, r2, #31
 8004066:	d404      	bmi.n	8004072 <_fflush_r+0x32>
 8004068:	0599      	lsls	r1, r3, #22
 800406a:	d402      	bmi.n	8004072 <_fflush_r+0x32>
 800406c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800406e:	f7ff fb92 	bl	8003796 <__retarget_lock_acquire_recursive>
 8004072:	4628      	mov	r0, r5
 8004074:	4621      	mov	r1, r4
 8004076:	f7ff ff5d 	bl	8003f34 <__sflush_r>
 800407a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800407c:	07da      	lsls	r2, r3, #31
 800407e:	4605      	mov	r5, r0
 8004080:	d4e4      	bmi.n	800404c <_fflush_r+0xc>
 8004082:	89a3      	ldrh	r3, [r4, #12]
 8004084:	059b      	lsls	r3, r3, #22
 8004086:	d4e1      	bmi.n	800404c <_fflush_r+0xc>
 8004088:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800408a:	f7ff fb85 	bl	8003798 <__retarget_lock_release_recursive>
 800408e:	e7dd      	b.n	800404c <_fflush_r+0xc>

08004090 <__swbuf_r>:
 8004090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004092:	460e      	mov	r6, r1
 8004094:	4614      	mov	r4, r2
 8004096:	4605      	mov	r5, r0
 8004098:	b118      	cbz	r0, 80040a2 <__swbuf_r+0x12>
 800409a:	6a03      	ldr	r3, [r0, #32]
 800409c:	b90b      	cbnz	r3, 80040a2 <__swbuf_r+0x12>
 800409e:	f7ff fa75 	bl	800358c <__sinit>
 80040a2:	69a3      	ldr	r3, [r4, #24]
 80040a4:	60a3      	str	r3, [r4, #8]
 80040a6:	89a3      	ldrh	r3, [r4, #12]
 80040a8:	071a      	lsls	r2, r3, #28
 80040aa:	d525      	bpl.n	80040f8 <__swbuf_r+0x68>
 80040ac:	6923      	ldr	r3, [r4, #16]
 80040ae:	b31b      	cbz	r3, 80040f8 <__swbuf_r+0x68>
 80040b0:	6823      	ldr	r3, [r4, #0]
 80040b2:	6922      	ldr	r2, [r4, #16]
 80040b4:	1a98      	subs	r0, r3, r2
 80040b6:	6963      	ldr	r3, [r4, #20]
 80040b8:	b2f6      	uxtb	r6, r6
 80040ba:	4283      	cmp	r3, r0
 80040bc:	4637      	mov	r7, r6
 80040be:	dc04      	bgt.n	80040ca <__swbuf_r+0x3a>
 80040c0:	4621      	mov	r1, r4
 80040c2:	4628      	mov	r0, r5
 80040c4:	f7ff ffbc 	bl	8004040 <_fflush_r>
 80040c8:	b9e0      	cbnz	r0, 8004104 <__swbuf_r+0x74>
 80040ca:	68a3      	ldr	r3, [r4, #8]
 80040cc:	3b01      	subs	r3, #1
 80040ce:	60a3      	str	r3, [r4, #8]
 80040d0:	6823      	ldr	r3, [r4, #0]
 80040d2:	1c5a      	adds	r2, r3, #1
 80040d4:	6022      	str	r2, [r4, #0]
 80040d6:	701e      	strb	r6, [r3, #0]
 80040d8:	6962      	ldr	r2, [r4, #20]
 80040da:	1c43      	adds	r3, r0, #1
 80040dc:	429a      	cmp	r2, r3
 80040de:	d004      	beq.n	80040ea <__swbuf_r+0x5a>
 80040e0:	89a3      	ldrh	r3, [r4, #12]
 80040e2:	07db      	lsls	r3, r3, #31
 80040e4:	d506      	bpl.n	80040f4 <__swbuf_r+0x64>
 80040e6:	2e0a      	cmp	r6, #10
 80040e8:	d104      	bne.n	80040f4 <__swbuf_r+0x64>
 80040ea:	4621      	mov	r1, r4
 80040ec:	4628      	mov	r0, r5
 80040ee:	f7ff ffa7 	bl	8004040 <_fflush_r>
 80040f2:	b938      	cbnz	r0, 8004104 <__swbuf_r+0x74>
 80040f4:	4638      	mov	r0, r7
 80040f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040f8:	4621      	mov	r1, r4
 80040fa:	4628      	mov	r0, r5
 80040fc:	f000 f806 	bl	800410c <__swsetup_r>
 8004100:	2800      	cmp	r0, #0
 8004102:	d0d5      	beq.n	80040b0 <__swbuf_r+0x20>
 8004104:	f04f 37ff 	mov.w	r7, #4294967295
 8004108:	e7f4      	b.n	80040f4 <__swbuf_r+0x64>
	...

0800410c <__swsetup_r>:
 800410c:	b538      	push	{r3, r4, r5, lr}
 800410e:	4b2a      	ldr	r3, [pc, #168]	; (80041b8 <__swsetup_r+0xac>)
 8004110:	4605      	mov	r5, r0
 8004112:	6818      	ldr	r0, [r3, #0]
 8004114:	460c      	mov	r4, r1
 8004116:	b118      	cbz	r0, 8004120 <__swsetup_r+0x14>
 8004118:	6a03      	ldr	r3, [r0, #32]
 800411a:	b90b      	cbnz	r3, 8004120 <__swsetup_r+0x14>
 800411c:	f7ff fa36 	bl	800358c <__sinit>
 8004120:	89a3      	ldrh	r3, [r4, #12]
 8004122:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8004126:	0718      	lsls	r0, r3, #28
 8004128:	d422      	bmi.n	8004170 <__swsetup_r+0x64>
 800412a:	06d9      	lsls	r1, r3, #27
 800412c:	d407      	bmi.n	800413e <__swsetup_r+0x32>
 800412e:	2309      	movs	r3, #9
 8004130:	602b      	str	r3, [r5, #0]
 8004132:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8004136:	81a3      	strh	r3, [r4, #12]
 8004138:	f04f 30ff 	mov.w	r0, #4294967295
 800413c:	e034      	b.n	80041a8 <__swsetup_r+0x9c>
 800413e:	0758      	lsls	r0, r3, #29
 8004140:	d512      	bpl.n	8004168 <__swsetup_r+0x5c>
 8004142:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004144:	b141      	cbz	r1, 8004158 <__swsetup_r+0x4c>
 8004146:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800414a:	4299      	cmp	r1, r3
 800414c:	d002      	beq.n	8004154 <__swsetup_r+0x48>
 800414e:	4628      	mov	r0, r5
 8004150:	f7ff fb24 	bl	800379c <_free_r>
 8004154:	2300      	movs	r3, #0
 8004156:	6363      	str	r3, [r4, #52]	; 0x34
 8004158:	89a3      	ldrh	r3, [r4, #12]
 800415a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800415e:	81a3      	strh	r3, [r4, #12]
 8004160:	2300      	movs	r3, #0
 8004162:	6063      	str	r3, [r4, #4]
 8004164:	6923      	ldr	r3, [r4, #16]
 8004166:	6023      	str	r3, [r4, #0]
 8004168:	89a3      	ldrh	r3, [r4, #12]
 800416a:	f043 0308 	orr.w	r3, r3, #8
 800416e:	81a3      	strh	r3, [r4, #12]
 8004170:	6923      	ldr	r3, [r4, #16]
 8004172:	b94b      	cbnz	r3, 8004188 <__swsetup_r+0x7c>
 8004174:	89a3      	ldrh	r3, [r4, #12]
 8004176:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800417a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800417e:	d003      	beq.n	8004188 <__swsetup_r+0x7c>
 8004180:	4621      	mov	r1, r4
 8004182:	4628      	mov	r0, r5
 8004184:	f000 f850 	bl	8004228 <__smakebuf_r>
 8004188:	89a0      	ldrh	r0, [r4, #12]
 800418a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800418e:	f010 0301 	ands.w	r3, r0, #1
 8004192:	d00a      	beq.n	80041aa <__swsetup_r+0x9e>
 8004194:	2300      	movs	r3, #0
 8004196:	60a3      	str	r3, [r4, #8]
 8004198:	6963      	ldr	r3, [r4, #20]
 800419a:	425b      	negs	r3, r3
 800419c:	61a3      	str	r3, [r4, #24]
 800419e:	6923      	ldr	r3, [r4, #16]
 80041a0:	b943      	cbnz	r3, 80041b4 <__swsetup_r+0xa8>
 80041a2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80041a6:	d1c4      	bne.n	8004132 <__swsetup_r+0x26>
 80041a8:	bd38      	pop	{r3, r4, r5, pc}
 80041aa:	0781      	lsls	r1, r0, #30
 80041ac:	bf58      	it	pl
 80041ae:	6963      	ldrpl	r3, [r4, #20]
 80041b0:	60a3      	str	r3, [r4, #8]
 80041b2:	e7f4      	b.n	800419e <__swsetup_r+0x92>
 80041b4:	2000      	movs	r0, #0
 80041b6:	e7f7      	b.n	80041a8 <__swsetup_r+0x9c>
 80041b8:	20000064 	.word	0x20000064

080041bc <_sbrk_r>:
 80041bc:	b538      	push	{r3, r4, r5, lr}
 80041be:	4d06      	ldr	r5, [pc, #24]	; (80041d8 <_sbrk_r+0x1c>)
 80041c0:	2300      	movs	r3, #0
 80041c2:	4604      	mov	r4, r0
 80041c4:	4608      	mov	r0, r1
 80041c6:	602b      	str	r3, [r5, #0]
 80041c8:	f7fc fee6 	bl	8000f98 <_sbrk>
 80041cc:	1c43      	adds	r3, r0, #1
 80041ce:	d102      	bne.n	80041d6 <_sbrk_r+0x1a>
 80041d0:	682b      	ldr	r3, [r5, #0]
 80041d2:	b103      	cbz	r3, 80041d6 <_sbrk_r+0x1a>
 80041d4:	6023      	str	r3, [r4, #0]
 80041d6:	bd38      	pop	{r3, r4, r5, pc}
 80041d8:	20000964 	.word	0x20000964

080041dc <__swhatbuf_r>:
 80041dc:	b570      	push	{r4, r5, r6, lr}
 80041de:	460c      	mov	r4, r1
 80041e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80041e4:	2900      	cmp	r1, #0
 80041e6:	b096      	sub	sp, #88	; 0x58
 80041e8:	4615      	mov	r5, r2
 80041ea:	461e      	mov	r6, r3
 80041ec:	da0d      	bge.n	800420a <__swhatbuf_r+0x2e>
 80041ee:	89a3      	ldrh	r3, [r4, #12]
 80041f0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80041f4:	f04f 0100 	mov.w	r1, #0
 80041f8:	bf0c      	ite	eq
 80041fa:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80041fe:	2340      	movne	r3, #64	; 0x40
 8004200:	2000      	movs	r0, #0
 8004202:	6031      	str	r1, [r6, #0]
 8004204:	602b      	str	r3, [r5, #0]
 8004206:	b016      	add	sp, #88	; 0x58
 8004208:	bd70      	pop	{r4, r5, r6, pc}
 800420a:	466a      	mov	r2, sp
 800420c:	f000 f848 	bl	80042a0 <_fstat_r>
 8004210:	2800      	cmp	r0, #0
 8004212:	dbec      	blt.n	80041ee <__swhatbuf_r+0x12>
 8004214:	9901      	ldr	r1, [sp, #4]
 8004216:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800421a:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800421e:	4259      	negs	r1, r3
 8004220:	4159      	adcs	r1, r3
 8004222:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004226:	e7eb      	b.n	8004200 <__swhatbuf_r+0x24>

08004228 <__smakebuf_r>:
 8004228:	898b      	ldrh	r3, [r1, #12]
 800422a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800422c:	079d      	lsls	r5, r3, #30
 800422e:	4606      	mov	r6, r0
 8004230:	460c      	mov	r4, r1
 8004232:	d507      	bpl.n	8004244 <__smakebuf_r+0x1c>
 8004234:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8004238:	6023      	str	r3, [r4, #0]
 800423a:	6123      	str	r3, [r4, #16]
 800423c:	2301      	movs	r3, #1
 800423e:	6163      	str	r3, [r4, #20]
 8004240:	b002      	add	sp, #8
 8004242:	bd70      	pop	{r4, r5, r6, pc}
 8004244:	ab01      	add	r3, sp, #4
 8004246:	466a      	mov	r2, sp
 8004248:	f7ff ffc8 	bl	80041dc <__swhatbuf_r>
 800424c:	9900      	ldr	r1, [sp, #0]
 800424e:	4605      	mov	r5, r0
 8004250:	4630      	mov	r0, r6
 8004252:	f7ff fb0f 	bl	8003874 <_malloc_r>
 8004256:	b948      	cbnz	r0, 800426c <__smakebuf_r+0x44>
 8004258:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800425c:	059a      	lsls	r2, r3, #22
 800425e:	d4ef      	bmi.n	8004240 <__smakebuf_r+0x18>
 8004260:	f023 0303 	bic.w	r3, r3, #3
 8004264:	f043 0302 	orr.w	r3, r3, #2
 8004268:	81a3      	strh	r3, [r4, #12]
 800426a:	e7e3      	b.n	8004234 <__smakebuf_r+0xc>
 800426c:	89a3      	ldrh	r3, [r4, #12]
 800426e:	6020      	str	r0, [r4, #0]
 8004270:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004274:	81a3      	strh	r3, [r4, #12]
 8004276:	9b00      	ldr	r3, [sp, #0]
 8004278:	6163      	str	r3, [r4, #20]
 800427a:	9b01      	ldr	r3, [sp, #4]
 800427c:	6120      	str	r0, [r4, #16]
 800427e:	b15b      	cbz	r3, 8004298 <__smakebuf_r+0x70>
 8004280:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004284:	4630      	mov	r0, r6
 8004286:	f000 f81d 	bl	80042c4 <_isatty_r>
 800428a:	b128      	cbz	r0, 8004298 <__smakebuf_r+0x70>
 800428c:	89a3      	ldrh	r3, [r4, #12]
 800428e:	f023 0303 	bic.w	r3, r3, #3
 8004292:	f043 0301 	orr.w	r3, r3, #1
 8004296:	81a3      	strh	r3, [r4, #12]
 8004298:	89a3      	ldrh	r3, [r4, #12]
 800429a:	431d      	orrs	r5, r3
 800429c:	81a5      	strh	r5, [r4, #12]
 800429e:	e7cf      	b.n	8004240 <__smakebuf_r+0x18>

080042a0 <_fstat_r>:
 80042a0:	b538      	push	{r3, r4, r5, lr}
 80042a2:	4d07      	ldr	r5, [pc, #28]	; (80042c0 <_fstat_r+0x20>)
 80042a4:	2300      	movs	r3, #0
 80042a6:	4604      	mov	r4, r0
 80042a8:	4608      	mov	r0, r1
 80042aa:	4611      	mov	r1, r2
 80042ac:	602b      	str	r3, [r5, #0]
 80042ae:	f7fc fe4a 	bl	8000f46 <_fstat>
 80042b2:	1c43      	adds	r3, r0, #1
 80042b4:	d102      	bne.n	80042bc <_fstat_r+0x1c>
 80042b6:	682b      	ldr	r3, [r5, #0]
 80042b8:	b103      	cbz	r3, 80042bc <_fstat_r+0x1c>
 80042ba:	6023      	str	r3, [r4, #0]
 80042bc:	bd38      	pop	{r3, r4, r5, pc}
 80042be:	bf00      	nop
 80042c0:	20000964 	.word	0x20000964

080042c4 <_isatty_r>:
 80042c4:	b538      	push	{r3, r4, r5, lr}
 80042c6:	4d06      	ldr	r5, [pc, #24]	; (80042e0 <_isatty_r+0x1c>)
 80042c8:	2300      	movs	r3, #0
 80042ca:	4604      	mov	r4, r0
 80042cc:	4608      	mov	r0, r1
 80042ce:	602b      	str	r3, [r5, #0]
 80042d0:	f7fc fe49 	bl	8000f66 <_isatty>
 80042d4:	1c43      	adds	r3, r0, #1
 80042d6:	d102      	bne.n	80042de <_isatty_r+0x1a>
 80042d8:	682b      	ldr	r3, [r5, #0]
 80042da:	b103      	cbz	r3, 80042de <_isatty_r+0x1a>
 80042dc:	6023      	str	r3, [r4, #0]
 80042de:	bd38      	pop	{r3, r4, r5, pc}
 80042e0:	20000964 	.word	0x20000964

080042e4 <_init>:
 80042e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042e6:	bf00      	nop
 80042e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042ea:	bc08      	pop	{r3}
 80042ec:	469e      	mov	lr, r3
 80042ee:	4770      	bx	lr

080042f0 <_fini>:
 80042f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80042f2:	bf00      	nop
 80042f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80042f6:	bc08      	pop	{r3}
 80042f8:	469e      	mov	lr, r3
 80042fa:	4770      	bx	lr
