/*
 * Copyright (C) 2012, Freescale Semiconductor, Inc. All Rights Reserved
 * THIS SOURCE CODE IS CONFIDENTIAL AND PROPRIETARY AND MAY NOT
 * BE USED OR DISTRIBUTED WITHOUT THE WRITTEN PERMISSION OF
 * Freescale Semiconductor, Inc.
*/

// File: uart1_iomux_config.c

/* ------------------------------------------------------------------------------
 * <auto-generated>
 *     This code was generated by a tool.
 *     Runtime Version:3.3.2.0
 *
 *     Changes to this file may cause incorrect behavior and will be lost if
 *     the code is regenerated.
 * </auto-generated>
 * ------------------------------------------------------------------------------
*/

#include "iomux_config.h"
#include "iomux_define.h"
#include "registers/regsiomuxc.h"

// Function to configure IOMUXC for uart1 module.
void uart1_iomux_config(void)
{
    // Config uart1.RXD_MUX to pad PATA_DMACK(J2)
    // UART1_RX and PATA_DMACK
    // HW_IOMUXC_SW_MUX_CTL_PAD_PATA_DMACK_WR(0x00000003);
    // HW_IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_PATA_DMACK_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_PATA_DMACK(0x53FA8274)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad PATA_DMACK.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 4 iomux modes to be used for pad: PATA_DMACK.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DMACK of instance: pata.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[18] of instance: gpio6.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: RXD_MUX of instance: uart1.
    //                NOTE: - Config Register IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT3.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: DATAOUT[3] of instance: usbphy2.
    HW_IOMUXC_SW_MUX_CTL_PAD_PATA_DMACK_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_PATA_DMACK_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_PATA_DMACK_MUX_MODE(ALT3));
    // Pad PATA_DMACK is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT(0x53FA8878)
    //   DAISY (1-0) Reset: SEL_CSI0_DAT10_ALT2
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: uart1, In Pin: ipp_uart_rxd_mux
    //     SEL_CSI0_DAT10_ALT2 (0) - Selecting Pad: CSI0_DAT10 for Mode: ALT2.
    //     SEL_CSI0_DAT11_ALT2 (1) - Selecting Pad: CSI0_DAT11 for Mode: ALT2.
    //     SEL_PATA_DIOW_ALT3 (2) - Selecting Pad: PATA_DIOW for Mode: ALT3.
    //     SEL_PATA_DMACK_ALT3 (3) - Selecting Pad: PATA_DMACK for Mode: ALT3.
    HW_IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT_WR(
            BF_IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY(SEL_CSI0_DAT10_ALT2));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_PATA_DMACK(0x53FA85F4)
    //   HVE (13) - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST (11) - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: PATA_DMACK.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: PATA_DMACK.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: PATA_DMACK.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: PATA_DMACK.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE (3) - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: PATA_DMACK.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE (2-1) - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: PATA_DMACK.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_PATA_DMACK_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DMACK_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DMACK_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DMACK_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DMACK_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DMACK_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DMACK_DSE(DSE_120OHM));

    // Config uart1.TXD_MUX to pad PATA_DIOW(J3)
    // UART1_TX and PATA_DIOW
    // HW_IOMUXC_SW_MUX_CTL_PAD_PATA_DIOW_WR(0x00000003);
    // HW_IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT_WR(0x00000000);
    // HW_IOMUXC_SW_PAD_CTL_PAD_PATA_DIOW_WR(0x000001E4);
    // Mux Register:
    // IOMUXC_SW_MUX_CTL_PAD_PATA_DIOW(0x53FA8270)
    //   SION (4) - Software Input On Field Reset: SION_DISABLED
    //              Force the selected mux mode Input path no matter of MUX_MODE functionality.
    //     SION_DISABLED (0) - Input Path is determined by functionality of the selected mux mode (regular).
    //     SION_ENABLED (1) - Force input path of pad PATA_DIOW.
    //   MUX_MODE (2-0) - MUX Mode Select Field Reset: ALT1
    //                    Select 1 of 4 iomux modes to be used for pad: PATA_DIOW.
    //     ALT0 (0) - Select mux mode: ALT0 mux port: DIOW of instance: pata.
    //     ALT1 (1) - Select mux mode: ALT1 mux port: GPIO[17] of instance: gpio6.
    //     ALT3 (3) - Select mux mode: ALT3 mux port: TXD_MUX of instance: uart1.
    //                NOTE: - Config Register IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT for mode ALT3.
    //     ALT7 (7) - Select mux mode: ALT7 mux port: DATAOUT[2] of instance: usbphy2.
    HW_IOMUXC_SW_MUX_CTL_PAD_PATA_DIOW_WR(
            BF_IOMUXC_SW_MUX_CTL_PAD_PATA_DIOW_SION(SION_DISABLED) | 
            BF_IOMUXC_SW_MUX_CTL_PAD_PATA_DIOW_MUX_MODE(ALT3));
    // Pad PATA_DIOW is involved in Daisy Chain.
    // Input Select Register:
    // IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT(0x53FA8878)
    //   DAISY (1-0) Reset: SEL_CSI0_DAT10_ALT2
    //                 Selecting Pads Involved in Daisy Chain.
    //                 NOTE: Instance: uart1, In Pin: ipp_uart_rxd_mux
    //     SEL_CSI0_DAT10_ALT2 (0) - Selecting Pad: CSI0_DAT10 for Mode: ALT2.
    //     SEL_CSI0_DAT11_ALT2 (1) - Selecting Pad: CSI0_DAT11 for Mode: ALT2.
    //     SEL_PATA_DIOW_ALT3 (2) - Selecting Pad: PATA_DIOW for Mode: ALT3.
    //     SEL_PATA_DMACK_ALT3 (3) - Selecting Pad: PATA_DMACK for Mode: ALT3.
    HW_IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT_WR(
            BF_IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY(SEL_CSI0_DAT10_ALT2));
    // Pad Control Register:
    // IOMUXC_SW_PAD_CTL_PAD_PATA_DIOW(0x53FA85F0)
    //   HVE (13) - Low / High Output Voltage Field Reset: HVE_RES0
    //              Read Only Field
    //     HVE_RES0 (0) - Reserved
    //   TEST_TS (12) - Test TS Field Reset: TEST_TS_DISABLED
    //                  Read Only Field
    //     TEST_TS_DISABLED (0) - Disabled
    //   DSE_TEST (11) - DSE Test Field Reset: DSE_TEST_NORMAL
    //                   Read Only Field
    //     DSE_TEST_NORMAL (0) - Normal
    //   HYS (8) - Hysteresis Enable Field Reset: HYS_ENABLED
    //             Select one out of next values for pad: PATA_DIOW.
    //     HYS_DISABLED (0) - Hysteresis Disabled
    //     HYS_ENABLED (1) - Hysteresis Enabled
    //   PKE (7) - Pull / Keep Enable Field Reset: PKE_ENABLED
    //             Select one out of next values for pad: PATA_DIOW.
    //     PKE_DISABLED (0) - Pull/Keeper Disabled
    //     PKE_ENABLED (1) - Pull/Keeper Enabled
    //   PUE (6) - Pull / Keep Select Field Reset: PUE_PULL
    //             Select one out of next values for pad: PATA_DIOW.
    //     PUE_KEEP (0) - Keeper
    //     PUE_PULL (1) - Pull
    //   PUS (5-4) - Pull Up / Down Config. Field Reset: PUS_100KOHM_PU
    //               Select one out of next values for pad: PATA_DIOW.
    //     PUS_360KOHM_PD (0) - 360K Ohm Pull Down
    //     PUS_75KOHM_PU (1) - 75K Ohm Pull Up
    //     PUS_100KOHM_PU (2) - 100K Ohm Pull Up
    //     PUS_22KOHM_PU (3) - 22K Ohm Pull Up
    //   ODE (3) - Open Drain Enable Field Reset: ODE_DISABLED
    //             Select one out of next values for pad: PATA_DIOW.
    //     ODE_DISABLED (0) - Open Drain Disabled
    //     ODE_ENABLED (1) - Open Drain Enabled
    //   DSE (2-1) - Drive Strength Field Reset: DSE_120OHM
    //               Select one out of next values for pad: PATA_DIOW.
    //     DSE_DISABLED (0) - Output driver disabled.
    //     DSE_240OHM (1) - 240 Ohm
    //     DSE_120OHM (2) - 120 Ohm
    //     DSE_80OHM (3) - 80 Ohm
    HW_IOMUXC_SW_PAD_CTL_PAD_PATA_DIOW_WR(
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DIOW_HYS(HYS_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DIOW_PKE(PKE_ENABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DIOW_PUE(PUE_PULL) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DIOW_PUS(PUS_100KOHM_PU) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DIOW_ODE(ODE_DISABLED) | 
            BF_IOMUXC_SW_PAD_CTL_PAD_PATA_DIOW_DSE(DSE_120OHM));
}
