Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home_local/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab work.top_vga_tb -snapshot top_vga_tb -prj /home/student/bstrzebonski/Desktop/systemverilog-blackjack/sim/top_vga/top_vga.prj -timescale 1ns/1ps -L unisims_ver -standalone -runall 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/vga_pkg.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/vga_timing.sv" into library work
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/draw_bg.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_bg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/top_vga.sv" into library work
INFO: [VRFC 10-311] analyzing module top_vga
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/vga_if.sv" into library work
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/draw_rect_char.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_rect_char
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/mouse/draw_mouse.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_mouse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/font_rom.sv" into library work
INFO: [VRFC 10-311] analyzing module font_rom
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/char_16x16.sv" into library work
INFO: [VRFC 10-311] analyzing module char_16x16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/mouse/hold_mouse.sv" into library work
INFO: [VRFC 10-311] analyzing module hold_mouse
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/test.sv" into library work
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/card/card.sv" into library work
INFO: [VRFC 10-311] analyzing module card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/card/draw_card.sv" into library work
INFO: [VRFC 10-311] analyzing module draw_card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/card/image_rom_card.sv" into library work
INFO: [VRFC 10-311] analyzing module image_rom_card
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/delay/delay.sv" into library work
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/sim/common/tiff_writer.sv" into library work
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/sim/top_vga/top_vga_tb.sv" into library work
INFO: [VRFC 10-311] analyzing module top_vga_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/fpga/rtl/clk_wiz_0_clk_wiz.v" into library work
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk975Mhz_clk_wiz_0_en_clk, assumed default net type wire [/home/student/bstrzebonski/Desktop/systemverilog-blackjack/fpga/rtl/clk_wiz_0_clk_wiz.v:212]
INFO: [VRFC 10-2458] undeclared symbol clk65Mhz_clk_wiz_0_en_clk, assumed default net type wire [/home/student/bstrzebonski/Desktop/systemverilog-blackjack/fpga/rtl/clk_wiz_0_clk_wiz.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/fpga/rtl/clk_wiz_0.v" into library work
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/mouse/MouseCtl.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'MouseCtl'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/mouse/Ps2Interface.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'Ps2Interface'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/mouse/MouseDisplay.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'MouseDisplay'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'card_number' [/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/test.sv:74]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'card_symbol' [/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/test.sv:75]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'card_number' [/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/test.sv:87]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 'card_symbol' [/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/test.sv:88]
WARNING: [VRFC 10-5021] port 'zpos' is not connected on this instance [/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/top_vga.sv:81]
WARNING: [VRFC 10-3645] port 'value' remains unconnected for this instance [/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/top_vga.sv:81]
WARNING: [VRFC 10-5021] port 'left_mouse' is not connected on this instance [/home/student/bstrzebonski/Desktop/systemverilog-blackjack/rtl/top_vga.sv:128]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package work.vga_pkg
Compiling module work.vga_if
Compiling module work.vga_timing
Compiling module work.draw_bg
Compiling architecture behavioral of entity work.Ps2Interface [ps2interface_default]
Compiling architecture behavioral of entity work.MouseCtl [mousectl_default]
Compiling module work.hold_mouse
Compiling architecture behavioral of entity work.MouseDisplay [mousedisplay_default]
Compiling module work.draw_mouse
Compiling module work.delay(WIDTH=12,CLK_DEL=2)
Compiling module work.delay(WIDTH=26,CLK_DEL=2)
Compiling module work.draw_card(CARD_XPOS=150,CARD_YPO...
Compiling module work.image_rom_card
Compiling module work.card(CARD_XPOS=150,CARD_YPOS=50)
Compiling module work.draw_card(CARD_XPOS=180,CARD_YPO...
Compiling module work.card(CARD_XPOS=180,CARD_YPOS=50)
Compiling module work.draw_card(CARD_XPOS=210,CARD_YPO...
Compiling module work.card(CARD_XPOS=210,CARD_YPOS=50)
Compiling module work.draw_card(CARD_XPOS=240,CARD_YPO...
Compiling module work.card(CARD_XPOS=240,CARD_YPOS=50)
Compiling module work.draw_card(CARD_XPOS=270,CARD_YPO...
Compiling module work.card(CARD_XPOS=270,CARD_YPOS=50)
Compiling module work.draw_card(CARD_XPOS=300,CARD_YPO...
Compiling module work.card(CARD_XPOS=300,CARD_YPOS=50)
Compiling module work.draw_card(CARD_XPOS=330,CARD_YPO...
Compiling module work.card(CARD_XPOS=330,CARD_YPOS=50)
Compiling module work.draw_card(CARD_XPOS=360,CARD_YPO...
Compiling module work.card(CARD_XPOS=360,CARD_YPOS=50)
Compiling module work.draw_card(CARD_XPOS=390,CARD_YPO...
Compiling module work.card(CARD_XPOS=390,CARD_YPOS=50)
Compiling module work.test_default
Compiling module work.font_rom
Compiling module work.delay(WIDTH=38,CLK_DEL=2)
Compiling module work.draw_rect_char
Compiling module work.char_16x16
Compiling module work.top_vga
Compiling module work.tiff_writer
Compiling module work.top_vga_tb
Built simulation snapshot top_vga_tb
