Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Mar 14 03:51:54 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_drc -file MicroBlaze_wrapper_drc_routed.rpt -pb MicroBlaze_wrapper_drc_routed.pb -rpx MicroBlaze_wrapper_drc_routed.rpx
| Design       : MicroBlaze_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Fully Routed
------------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 71
+-----------+----------+----------------------------+--------+
| Rule      | Severity | Description                | Checks |
+-----------+----------+----------------------------+--------+
| DPIP-1    | Warning  | Input pipelining           | 42     |
| DPOP-1    | Warning  | PREG Output pipelining     | 5      |
| PDRC-132  | Warning  | SLICE_PairEqSame_A6A5_WARN | 2      |
| PDRC-134  | Warning  | SLICE_PairEqSame_B6B5_WARN | 3      |
| PDRC-136  | Warning  | SLICE_PairEqSame_C6C5_WARN | 2      |
| PDRC-138  | Warning  | SLICE_PairEqSame_D6D5_WARN | 9      |
| PDRC-140  | Warning  | SLICE_PairEqSame_A6A5_WARN | 1      |
| PDRC-142  | Warning  | SLICE_PairEqSame_B6B5_WARN | 2      |
| PDRC-144  | Warning  | SLICE_PairEqSame_C6C5_WARN | 2      |
| PDRC-146  | Warning  | SLICE_PairEqSame_D6D5_WARN | 2      |
| RTSTAT-10 | Warning  | No routable loads          | 1      |
+-----------+----------+----------------------------+--------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage1_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage1_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage2_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage2_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage2_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage2_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage3_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage3_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage3_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage3_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage4_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage4_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage4_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage4_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage50 input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage50/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage50 input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage50/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage50 input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage50/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage1_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage1_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage1_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage1_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage2_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage2_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage2_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage2_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage3_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage3_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage3_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage3_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage4_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage4_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage4_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage4_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage50 input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage50/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage50 input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage50/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage50 input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage50/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage5_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp00_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp02_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp02_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp02_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp02_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp04_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp04_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp04_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp04_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp06_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp0_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp2_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp2_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp2_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp2_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp4_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp4_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp4_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp4_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp6_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp6_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp6_reg input MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/temp6_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage1_reg output MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage1_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage50 output MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage50/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage1_reg output MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage1_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage3_reg output MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage3_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage50 output MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product_stage50/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

PDRC-132#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X1Y42 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-132#2 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X3Y36 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X1Y42 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#2 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X3Y46 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-134#3 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X9Y37 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X3Y46 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-136#2 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X9Y37 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X17Y43 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#2 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X1Y35 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#3 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X21Y49 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#4 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X23Y39 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#5 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X26Y40 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#6 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X26Y44 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#7 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X3Y46 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#8 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X7Y38 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-138#9 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X9Y37 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-140#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X6Y34 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X0Y32 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#2 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X6Y34 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#1 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X12Y32 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-144#2 Warning
SLICE_PairEqSame_C6C5_WARN  
Luts C6LUT and C5LUT in use in site SLICE_X6Y34 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#1 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X32Y35 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-146#2 Warning
SLICE_PairEqSame_D6D5_WARN  
Luts D6LUT and D5LUT in use in site SLICE_X6Y34 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
15 net(s) have no routable loads. The problem bus(es) and/or net(s) are MicroBlaze_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/mi_handler_m_sc_areset_pipe,
MicroBlaze_i/axi_smc/inst/m00_nodes/m00_w_node/inst/mi_handler_m_sc_areset_pipe,
MicroBlaze_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset_pipe,
MicroBlaze_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset_pipe,
MicroBlaze_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset_pipe,
MicroBlaze_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/mi_handler_m_sc_areset_pipe,
MicroBlaze_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset_pipe,
MicroBlaze_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/mi_handler_m_sc_areset_pipe,
MicroBlaze_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/mi_handler_m_sc_areset_pipe,
MicroBlaze_i/axi_smc/inst/m01_nodes/m01_b_node/inst/mi_handler_m_sc_areset_pipe,
MicroBlaze_i/axi_smc/inst/m01_nodes/m01_r_node/inst/mi_handler_m_sc_areset_pipe,
MicroBlaze_i/axi_smc/inst/m01_nodes/m01_w_node/inst/mi_handler_m_sc_areset_pipe,
MicroBlaze_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset_pipe
MicroBlaze_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe.
Related violations: <none>


