circuit CpxCal :
  module CpxCal :
    input clock : Clock
    input reset : UInt<1>
    output io : { flip key_in : UInt<4>, value : { valid : UInt<1>, bits : UInt<32>}}

    wire operator : UInt<1>
    operator <= UInt<1>("h0")
    wire num : UInt<1>
    num <= UInt<1>("h0")
    wire equal : UInt<1>
    equal <= UInt<1>("h0")
    wire lp : UInt<1>
    lp <= UInt<1>("h0")
    wire rp : UInt<1>
    rp <= UInt<1>("h0")
    wire negSign : UInt<1>
    negSign <= UInt<1>("h0")
    node _T = geq(io.key_in, UInt<4>("ha")) @[CpxCal.scala 21:27]
    node _T_1 = leq(io.key_in, UInt<4>("hc")) @[CpxCal.scala 21:48]
    node _T_2 = and(_T, _T_1) @[CpxCal.scala 21:35]
    operator <= _T_2 @[CpxCal.scala 21:14]
    node _T_3 = lt(io.key_in, UInt<4>("ha")) @[CpxCal.scala 22:22]
    num <= _T_3 @[CpxCal.scala 22:9]
    node _T_4 = eq(io.key_in, UInt<4>("hf")) @[CpxCal.scala 23:24]
    equal <= _T_4 @[CpxCal.scala 23:11]
    node _T_5 = eq(io.key_in, UInt<4>("hd")) @[CpxCal.scala 24:21]
    lp <= _T_5 @[CpxCal.scala 24:8]
    node _T_6 = eq(io.key_in, UInt<4>("he")) @[CpxCal.scala 25:21]
    rp <= _T_6 @[CpxCal.scala 25:8]
    node _T_7 = eq(io.key_in, UInt<4>("hb")) @[CpxCal.scala 26:26]
    negSign <= _T_7 @[CpxCal.scala 26:13]
    reg in_buffer : UInt, clock with :
      reset => (UInt<1>("h0"), in_buffer) @[CpxCal.scala 29:28]
    in_buffer <= io.key_in @[CpxCal.scala 29:28]
    reg src1 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[CpxCal.scala 30:23]
    reg op : UInt<2>, clock with :
      reset => (reset, UInt<2>("h0")) @[CpxCal.scala 31:21]
    reg src2 : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[CpxCal.scala 32:23]
    reg regSrc : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[CpxCal.scala 33:25]
    reg regSrc1Neg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[CpxCal.scala 34:29]
    reg regSrc2Neg : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[CpxCal.scala 35:29]
    wire _WIRE : UInt<32>[100] @[CpxCal.scala 36:35]
    _WIRE[0] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[1] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[2] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[3] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[4] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[5] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[6] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[7] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[8] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[9] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[10] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[11] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[12] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[13] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[14] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[15] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[16] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[17] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[18] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[19] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[20] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[21] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[22] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[23] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[24] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[25] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[26] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[27] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[28] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[29] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[30] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[31] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[32] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[33] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[34] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[35] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[36] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[37] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[38] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[39] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[40] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[41] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[42] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[43] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[44] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[45] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[46] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[47] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[48] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[49] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[50] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[51] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[52] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[53] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[54] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[55] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[56] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[57] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[58] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[59] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[60] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[61] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[62] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[63] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[64] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[65] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[66] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[67] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[68] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[69] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[70] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[71] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[72] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[73] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[74] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[75] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[76] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[77] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[78] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[79] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[80] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[81] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[82] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[83] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[84] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[85] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[86] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[87] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[88] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[89] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[90] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[91] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[92] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[93] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[94] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[95] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[96] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[97] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[98] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    _WIRE[99] <= UInt<32>("h0") @[CpxCal.scala 36:35]
    reg regInfix : UInt<32>[100], clock with :
      reset => (reset, _WIRE) @[CpxCal.scala 36:27]
    wire _WIRE_1 : UInt<32>[100] @[CpxCal.scala 37:34]
    _WIRE_1[0] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[1] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[2] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[3] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[4] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[5] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[6] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[7] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[8] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[9] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[10] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[11] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[12] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[13] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[14] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[15] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[16] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[17] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[18] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[19] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[20] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[21] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[22] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[23] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[24] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[25] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[26] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[27] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[28] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[29] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[30] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[31] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[32] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[33] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[34] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[35] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[36] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[37] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[38] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[39] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[40] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[41] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[42] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[43] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[44] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[45] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[46] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[47] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[48] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[49] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[50] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[51] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[52] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[53] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[54] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[55] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[56] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[57] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[58] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[59] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[60] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[61] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[62] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[63] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[64] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[65] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[66] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[67] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[68] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[69] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[70] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[71] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[72] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[73] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[74] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[75] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[76] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[77] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[78] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[79] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[80] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[81] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[82] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[83] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[84] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[85] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[86] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[87] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[88] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[89] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[90] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[91] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[92] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[93] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[94] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[95] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[96] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[97] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[98] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    _WIRE_1[99] <= UInt<32>("h0") @[CpxCal.scala 37:34]
    reg regPost : UInt<32>[100], clock with :
      reset => (reset, _WIRE_1) @[CpxCal.scala 37:26]
    wire _WIRE_2 : UInt<32>[100] @[CpxCal.scala 38:32]
    _WIRE_2[0] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[1] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[2] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[3] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[4] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[5] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[6] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[7] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[8] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[9] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[10] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[11] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[12] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[13] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[14] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[15] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[16] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[17] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[18] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[19] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[20] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[21] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[22] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[23] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[24] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[25] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[26] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[27] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[28] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[29] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[30] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[31] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[32] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[33] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[34] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[35] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[36] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[37] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[38] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[39] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[40] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[41] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[42] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[43] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[44] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[45] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[46] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[47] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[48] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[49] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[50] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[51] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[52] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[53] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[54] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[55] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[56] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[57] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[58] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[59] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[60] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[61] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[62] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[63] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[64] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[65] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[66] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[67] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[68] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[69] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[70] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[71] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[72] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[73] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[74] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[75] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[76] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[77] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[78] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[79] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[80] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[81] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[82] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[83] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[84] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[85] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[86] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[87] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[88] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[89] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[90] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[91] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[92] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[93] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[94] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[95] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[96] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[97] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[98] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    _WIRE_2[99] <= UInt<32>("h0") @[CpxCal.scala 38:32]
    reg regOp : UInt<32>[100], clock with :
      reset => (reset, _WIRE_2) @[CpxCal.scala 38:24]
    reg regItemCnt : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[CpxCal.scala 39:29]
    reg regRP_wait : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[CpxCal.scala 40:29]
    reg regIn2Post_done : UInt<1>, clock with :
      reset => (reset, UInt<1>("h0")) @[CpxCal.scala 41:34]
    reg regIn2Post_idx : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[CpxCal.scala 42:33]
    reg regPost_idx : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[CpxCal.scala 43:30]
    reg state : UInt<4>, clock with :
      reset => (reset, UInt<4>("h0")) @[CpxCal.scala 50:24]
    cmem stack_mem : UInt<32> [100] @[CpxCal.scala 53:24]
    reg sp : UInt<32>, clock with :
      reset => (reset, UInt<32>("h0")) @[CpxCal.scala 55:21]
    node _T_8 = eq(UInt<4>("h0"), state) @[Conditional.scala 37:30]
    when _T_8 : @[Conditional.scala 40:58]
      when lp : @[CpxCal.scala 60:21]
        state <= UInt<4>("h5") @[CpxCal.scala 60:29]
      else :
        state <= UInt<4>("h1") @[CpxCal.scala 61:32]
    else :
      node _T_9 = eq(UInt<4>("h1"), state) @[Conditional.scala 37:30]
      when _T_9 : @[Conditional.scala 39:67]
        when rp : @[CpxCal.scala 64:21]
          state <= UInt<4>("hb") @[CpxCal.scala 64:29]
        else :
          when equal : @[CpxCal.scala 65:29]
            state <= UInt<4>("h4") @[CpxCal.scala 65:36]
          else :
            when operator : @[CpxCal.scala 66:33]
              state <= UInt<4>("h2") @[CpxCal.scala 66:40]
      else :
        node _T_10 = eq(UInt<4>("h5"), state) @[Conditional.scala 37:30]
        when _T_10 : @[Conditional.scala 39:67]
          when num : @[CpxCal.scala 70:22]
            node _T_11 = bits(regItemCnt, 6, 0)
            regInfix[_T_11] <= UInt<4>("hd") @[CpxCal.scala 72:38]
            node _T_12 = bits(regItemCnt, 6, 0)
            regOp[_T_12] <= UInt<1>("h1") @[CpxCal.scala 73:35]
            node _T_13 = add(regItemCnt, UInt<1>("h1")) @[CpxCal.scala 74:42]
            node _T_14 = tail(_T_13, 1) @[CpxCal.scala 74:42]
            regItemCnt <= _T_14 @[CpxCal.scala 74:28]
            node _T_15 = eq(regSrc, UInt<1>("h0")) @[CpxCal.scala 75:30]
            node _T_16 = mux(_T_15, UInt<4>("h1"), UInt<4>("h3")) @[CpxCal.scala 75:29]
            state <= _T_16 @[CpxCal.scala 75:23]
          else :
            when lp : @[CpxCal.scala 77:26]
              node _T_17 = bits(regItemCnt, 6, 0)
              regInfix[_T_17] <= UInt<4>("hd") @[CpxCal.scala 79:38]
              node _T_18 = bits(regItemCnt, 6, 0)
              regOp[_T_18] <= UInt<1>("h1") @[CpxCal.scala 80:35]
              node _T_19 = add(regItemCnt, UInt<1>("h1")) @[CpxCal.scala 81:42]
              node _T_20 = tail(_T_19, 1) @[CpxCal.scala 81:42]
              regItemCnt <= _T_20 @[CpxCal.scala 81:28]
              state <= UInt<4>("h5") @[CpxCal.scala 82:23]
            else :
              when negSign : @[CpxCal.scala 84:31]
                state <= UInt<4>("ha") @[CpxCal.scala 85:23]
        else :
          node _T_21 = eq(UInt<4>("ha"), state) @[Conditional.scala 37:30]
          when _T_21 : @[Conditional.scala 39:67]
            when num : @[CpxCal.scala 89:22]
              node _T_22 = eq(regSrc, UInt<1>("h0")) @[CpxCal.scala 89:37]
              node _T_23 = mux(_T_22, UInt<4>("h1"), UInt<4>("h3")) @[CpxCal.scala 89:36]
              state <= _T_23 @[CpxCal.scala 89:30]
          else :
            node _T_24 = eq(UInt<4>("hb"), state) @[Conditional.scala 37:30]
            when _T_24 : @[Conditional.scala 39:67]
              when equal : @[CpxCal.scala 92:24]
                state <= UInt<4>("h4") @[CpxCal.scala 92:31]
              else :
                when operator : @[CpxCal.scala 93:32]
                  state <= UInt<4>("h2") @[CpxCal.scala 93:38]
                else :
                  when rp : @[CpxCal.scala 94:26]
                    regRP_wait <= UInt<1>("h1") @[CpxCal.scala 95:28]
                    state <= UInt<4>("h6") @[CpxCal.scala 96:23]
            else :
              node _T_25 = eq(UInt<4>("h2"), state) @[Conditional.scala 37:30]
              when _T_25 : @[Conditional.scala 39:67]
                when num : @[CpxCal.scala 100:23]
                  state <= UInt<4>("h3") @[CpxCal.scala 100:30]
                else :
                  when lp : @[CpxCal.scala 101:27]
                    state <= UInt<4>("h5") @[CpxCal.scala 101:34]
              else :
                node _T_26 = eq(UInt<4>("h3"), state) @[Conditional.scala 37:30]
                when _T_26 : @[Conditional.scala 39:67]
                  when operator : @[CpxCal.scala 104:28]
                    state <= UInt<4>("h2") @[CpxCal.scala 104:35]
                  else :
                    when equal : @[CpxCal.scala 105:30]
                      state <= UInt<4>("h4") @[CpxCal.scala 105:37]
                    else :
                      when rp : @[CpxCal.scala 106:27]
                        when regSrc2Neg : @[CpxCal.scala 108:33]
                          state <= UInt<4>("hb") @[CpxCal.scala 108:41]
                        else :
                          state <= UInt<4>("h6") @[CpxCal.scala 110:27]
                          regRP_wait <= UInt<1>("h1") @[CpxCal.scala 111:32]
                else :
                  node _T_27 = eq(UInt<4>("h6"), state) @[Conditional.scala 37:30]
                  when _T_27 : @[Conditional.scala 39:67]
                    when operator : @[CpxCal.scala 116:27]
                      state <= UInt<4>("h2") @[CpxCal.scala 116:35]
                    else :
                      when rp : @[CpxCal.scala 117:26]
                        state <= UInt<4>("h6") @[CpxCal.scala 117:34]
                      else :
                        when equal : @[CpxCal.scala 118:29]
                          state <= UInt<4>("h4") @[CpxCal.scala 118:37]
                  else :
                    node _T_28 = eq(UInt<4>("h4"), state) @[Conditional.scala 37:30]
                    when _T_28 : @[Conditional.scala 39:67]
                      state <= UInt<4>("h7") @[CpxCal.scala 120:27]
                    else :
                      node _T_29 = eq(UInt<4>("h7"), state) @[Conditional.scala 37:30]
                      when _T_29 : @[Conditional.scala 39:67]
                        when regIn2Post_done : @[CpxCal.scala 123:34]
                          state <= UInt<4>("h9") @[CpxCal.scala 123:41]
                      else :
                        node _T_30 = eq(UInt<4>("h9"), state) @[Conditional.scala 37:30]
                        when _T_30 : @[Conditional.scala 39:67]
                          state <= UInt<4>("h0") @[CpxCal.scala 125:28]
    node _T_31 = eq(state, UInt<4>("h1")) @[CpxCal.scala 129:16]
    when _T_31 : @[CpxCal.scala 129:26]
      node _T_32 = dshl(src1, UInt<2>("h3")) @[CpxCal.scala 129:40]
      node _T_33 = dshl(src1, UInt<1>("h1")) @[CpxCal.scala 129:54]
      node _T_34 = add(_T_32, _T_33) @[CpxCal.scala 129:47]
      node _T_35 = tail(_T_34, 1) @[CpxCal.scala 129:47]
      node _T_36 = add(_T_35, in_buffer) @[CpxCal.scala 129:61]
      node _T_37 = tail(_T_36, 1) @[CpxCal.scala 129:61]
      src1 <= _T_37 @[CpxCal.scala 129:32]
    node _T_38 = eq(state, UInt<4>("h3")) @[CpxCal.scala 130:16]
    when _T_38 : @[CpxCal.scala 130:26]
      node _T_39 = dshl(src2, UInt<2>("h3")) @[CpxCal.scala 130:40]
      node _T_40 = dshl(src2, UInt<1>("h1")) @[CpxCal.scala 130:54]
      node _T_41 = add(_T_39, _T_40) @[CpxCal.scala 130:47]
      node _T_42 = tail(_T_41, 1) @[CpxCal.scala 130:47]
      node _T_43 = add(_T_42, in_buffer) @[CpxCal.scala 130:61]
      node _T_44 = tail(_T_43, 1) @[CpxCal.scala 130:61]
      src2 <= _T_44 @[CpxCal.scala 130:32]
    node _T_45 = eq(state, UInt<4>("ha")) @[CpxCal.scala 132:16]
    when _T_45 : @[CpxCal.scala 132:30]
      node _T_46 = eq(regSrc, UInt<1>("h0")) @[CpxCal.scala 133:14]
      when _T_46 : @[CpxCal.scala 133:23]
        regSrc1Neg <= UInt<1>("h1") @[CpxCal.scala 133:35]
      else :
        regSrc2Neg <= UInt<1>("h1") @[CpxCal.scala 134:31]
    node _T_47 = eq(state, UInt<4>("hb")) @[CpxCal.scala 136:16]
    when _T_47 : @[CpxCal.scala 136:28]
      node _T_48 = eq(regSrc, UInt<1>("h0")) @[CpxCal.scala 137:14]
      when _T_48 : @[CpxCal.scala 137:22]
        node _T_49 = not(src1) @[CpxCal.scala 138:21]
        node _T_50 = add(_T_49, UInt<1>("h1")) @[CpxCal.scala 138:27]
        node _T_51 = tail(_T_50, 1) @[CpxCal.scala 138:27]
        src1 <= _T_51 @[CpxCal.scala 138:18]
        regSrc1Neg <= UInt<1>("h0") @[CpxCal.scala 139:24]
      else :
        node _T_52 = not(src2) @[CpxCal.scala 141:21]
        node _T_53 = add(_T_52, UInt<1>("h1")) @[CpxCal.scala 141:27]
        node _T_54 = tail(_T_53, 1) @[CpxCal.scala 141:27]
        src2 <= _T_54 @[CpxCal.scala 141:18]
        regSrc2Neg <= UInt<1>("h0") @[CpxCal.scala 142:24]
    node _T_55 = eq(state, UInt<4>("h2")) @[CpxCal.scala 145:16]
    when _T_55 : @[CpxCal.scala 145:24]
      node _T_56 = eq(regSrc, UInt<1>("h0")) @[CpxCal.scala 146:14]
      when _T_56 : @[CpxCal.scala 146:22]
        node _T_57 = bits(regItemCnt, 6, 0)
        regInfix[_T_57] <= src1 @[CpxCal.scala 147:34]
        node _T_58 = bits(regItemCnt, 6, 0)
        regOp[_T_58] <= UInt<1>("h0") @[CpxCal.scala 148:31]
        node _T_59 = add(regItemCnt, UInt<1>("h1")) @[CpxCal.scala 149:32]
        node _T_60 = tail(_T_59, 1) @[CpxCal.scala 149:32]
        node _T_61 = bits(_T_60, 6, 0)
        regInfix[_T_61] <= in_buffer @[CpxCal.scala 149:38]
        node _T_62 = add(regItemCnt, UInt<1>("h1")) @[CpxCal.scala 150:29]
        node _T_63 = tail(_T_62, 1) @[CpxCal.scala 150:29]
        node _T_64 = bits(_T_63, 6, 0)
        regOp[_T_64] <= UInt<1>("h1") @[CpxCal.scala 150:35]
        node _T_65 = add(regItemCnt, UInt<2>("h2")) @[CpxCal.scala 151:38]
        node _T_66 = tail(_T_65, 1) @[CpxCal.scala 151:38]
        regItemCnt <= _T_66 @[CpxCal.scala 151:24]
      when regSrc : @[CpxCal.scala 153:21]
        when regRP_wait : @[CpxCal.scala 154:29]
          node _T_67 = bits(regItemCnt, 6, 0)
          regInfix[_T_67] <= src2 @[CpxCal.scala 155:38]
          node _T_68 = add(regItemCnt, UInt<1>("h1")) @[CpxCal.scala 156:36]
          node _T_69 = tail(_T_68, 1) @[CpxCal.scala 156:36]
          node _T_70 = bits(_T_69, 6, 0)
          regInfix[_T_70] <= UInt<4>("he") @[CpxCal.scala 156:42]
          node _T_71 = add(regItemCnt, UInt<2>("h2")) @[CpxCal.scala 157:36]
          node _T_72 = tail(_T_71, 1) @[CpxCal.scala 157:36]
          node _T_73 = bits(_T_72, 6, 0)
          regInfix[_T_73] <= in_buffer @[CpxCal.scala 157:42]
          node _T_74 = bits(regItemCnt, 6, 0)
          regOp[_T_74] <= UInt<1>("h0") @[CpxCal.scala 159:35]
          node _T_75 = add(regItemCnt, UInt<1>("h1")) @[CpxCal.scala 160:33]
          node _T_76 = tail(_T_75, 1) @[CpxCal.scala 160:33]
          node _T_77 = bits(_T_76, 6, 0)
          regOp[_T_77] <= UInt<1>("h1") @[CpxCal.scala 160:39]
          node _T_78 = add(regItemCnt, UInt<2>("h2")) @[CpxCal.scala 161:33]
          node _T_79 = tail(_T_78, 1) @[CpxCal.scala 161:33]
          node _T_80 = bits(_T_79, 6, 0)
          regOp[_T_80] <= UInt<1>("h1") @[CpxCal.scala 161:39]
          node _T_81 = add(regItemCnt, UInt<2>("h3")) @[CpxCal.scala 163:42]
          node _T_82 = tail(_T_81, 1) @[CpxCal.scala 163:42]
          regItemCnt <= _T_82 @[CpxCal.scala 163:28]
          regRP_wait <= UInt<1>("h0") @[CpxCal.scala 164:28]
        else :
          node _T_83 = bits(regItemCnt, 6, 0)
          regInfix[_T_83] <= src2 @[CpxCal.scala 166:38]
          node _T_84 = add(regItemCnt, UInt<1>("h1")) @[CpxCal.scala 167:36]
          node _T_85 = tail(_T_84, 1) @[CpxCal.scala 167:36]
          node _T_86 = bits(_T_85, 6, 0)
          regInfix[_T_86] <= in_buffer @[CpxCal.scala 167:42]
          node _T_87 = bits(regItemCnt, 6, 0)
          regOp[_T_87] <= UInt<1>("h0") @[CpxCal.scala 169:35]
          node _T_88 = add(regItemCnt, UInt<1>("h1")) @[CpxCal.scala 170:33]
          node _T_89 = tail(_T_88, 1) @[CpxCal.scala 170:33]
          node _T_90 = bits(_T_89, 6, 0)
          regOp[_T_90] <= UInt<1>("h1") @[CpxCal.scala 170:39]
          node _T_91 = add(regItemCnt, UInt<2>("h2")) @[CpxCal.scala 172:42]
          node _T_92 = tail(_T_91, 1) @[CpxCal.scala 172:42]
          regItemCnt <= _T_92 @[CpxCal.scala 172:28]
        src2 <= UInt<1>("h0") @[CpxCal.scala 174:18]
      regSrc <= UInt<1>("h1") @[CpxCal.scala 176:16]
    node _T_93 = eq(state, UInt<4>("h4")) @[CpxCal.scala 178:16]
    when _T_93 : @[CpxCal.scala 178:27]
      node _T_94 = eq(regSrc, UInt<1>("h0")) @[CpxCal.scala 180:14]
      when _T_94 : @[CpxCal.scala 180:22]
        node _T_95 = bits(regItemCnt, 6, 0)
        regInfix[_T_95] <= src1 @[CpxCal.scala 181:34]
        node _T_96 = bits(regItemCnt, 6, 0)
        regOp[_T_96] <= UInt<1>("h0") @[CpxCal.scala 182:31]
      when regSrc : @[CpxCal.scala 184:21]
        node _T_97 = bits(regItemCnt, 6, 0)
        regInfix[_T_97] <= src2 @[CpxCal.scala 185:34]
        node _T_98 = bits(regItemCnt, 6, 0)
        regOp[_T_98] <= UInt<1>("h0") @[CpxCal.scala 186:31]
      node _T_99 = add(regItemCnt, UInt<1>("h1")) @[CpxCal.scala 188:34]
      node _T_100 = tail(_T_99, 1) @[CpxCal.scala 188:34]
      regItemCnt <= _T_100 @[CpxCal.scala 188:20]
      state <= UInt<4>("h7") @[CpxCal.scala 190:15]
    node _T_101 = eq(state, UInt<4>("h7")) @[CpxCal.scala 192:16]
    when _T_101 : @[CpxCal.scala 192:29]
      node _T_102 = lt(regIn2Post_idx, regItemCnt) @[CpxCal.scala 194:29]
      when _T_102 : @[CpxCal.scala 194:42]
        node _T_103 = bits(regIn2Post_idx, 6, 0)
        node _T_104 = eq(regOp[_T_103], UInt<1>("h0")) @[CpxCal.scala 196:40]
        when _T_104 : @[CpxCal.scala 196:48]
          node _T_105 = bits(regPost_idx, 6, 0)
          node _T_106 = bits(regIn2Post_idx, 6, 0)
          regPost[_T_105] <= regInfix[_T_106] @[CpxCal.scala 197:38]
          node _T_107 = add(regPost_idx, UInt<1>("h1")) @[CpxCal.scala 198:44]
          node _T_108 = tail(_T_107, 1) @[CpxCal.scala 198:44]
          regPost_idx <= _T_108 @[CpxCal.scala 198:29]
          node _T_109 = add(regIn2Post_idx, UInt<1>("h1")) @[CpxCal.scala 199:50]
          node _T_110 = tail(_T_109, 1) @[CpxCal.scala 199:50]
          regIn2Post_idx <= _T_110 @[CpxCal.scala 199:32]
        node _T_111 = bits(regIn2Post_idx, 6, 0)
        node _T_112 = eq(regOp[_T_111], UInt<1>("h1")) @[CpxCal.scala 202:40]
        node _T_113 = bits(regIn2Post_idx, 6, 0)
        node _T_114 = eq(regInfix[_T_113], UInt<4>("hd")) @[CpxCal.scala 202:76]
        node _T_115 = and(_T_112, _T_114) @[CpxCal.scala 202:48]
        when _T_115 : @[CpxCal.scala 202:85]
          node _T_116 = bits(sp, 6, 0) @[CpxCal.scala 204:26]
          infer mport MPORT = stack_mem[_T_116], clock @[CpxCal.scala 204:26]
          MPORT <= UInt<4>("hd") @[CpxCal.scala 204:31]
          node _T_117 = add(sp, UInt<1>("h1")) @[CpxCal.scala 205:26]
          node _T_118 = tail(_T_117, 1) @[CpxCal.scala 205:26]
          sp <= _T_118 @[CpxCal.scala 205:20]
          node _T_119 = add(regIn2Post_idx, UInt<1>("h1")) @[CpxCal.scala 206:50]
          node _T_120 = tail(_T_119, 1) @[CpxCal.scala 206:50]
          regIn2Post_idx <= _T_120 @[CpxCal.scala 206:32]
        node _T_121 = bits(regIn2Post_idx, 6, 0)
        node _T_122 = eq(regOp[_T_121], UInt<1>("h1")) @[CpxCal.scala 209:40]
        node _T_123 = bits(regIn2Post_idx, 6, 0)
        node _T_124 = eq(regInfix[_T_123], UInt<4>("he")) @[CpxCal.scala 209:76]
        node _T_125 = and(_T_122, _T_124) @[CpxCal.scala 209:48]
        when _T_125 : @[CpxCal.scala 209:85]
          node _T_126 = sub(sp, UInt<1>("h1")) @[CpxCal.scala 210:34]
          node _T_127 = tail(_T_126, 1) @[CpxCal.scala 210:34]
          node _T_128 = bits(_T_127, 6, 0) @[CpxCal.scala 210:31]
          infer mport MPORT_1 = stack_mem[_T_128], clock @[CpxCal.scala 210:31]
          node _T_129 = neq(MPORT_1, UInt<4>("hd")) @[CpxCal.scala 210:40]
          when _T_129 : @[CpxCal.scala 210:49]
            node _T_130 = bits(regPost_idx, 6, 0)
            node _T_131 = sub(sp, UInt<1>("h1")) @[CpxCal.scala 211:57]
            node _T_132 = tail(_T_131, 1) @[CpxCal.scala 211:57]
            node _T_133 = bits(_T_132, 6, 0) @[CpxCal.scala 211:54]
            infer mport MPORT_2 = stack_mem[_T_133], clock @[CpxCal.scala 211:54]
            regPost[_T_130] <= MPORT_2 @[CpxCal.scala 211:42]
            node _T_134 = add(regPost_idx, UInt<1>("h1")) @[CpxCal.scala 212:48]
            node _T_135 = tail(_T_134, 1) @[CpxCal.scala 212:48]
            regPost_idx <= _T_135 @[CpxCal.scala 212:33]
            node _T_136 = sub(sp, UInt<1>("h1")) @[CpxCal.scala 213:30]
            node _T_137 = tail(_T_136, 1) @[CpxCal.scala 213:30]
            sp <= _T_137 @[CpxCal.scala 213:24]
          else :
            node _T_138 = sub(sp, UInt<1>("h1")) @[CpxCal.scala 215:30]
            node _T_139 = tail(_T_138, 1) @[CpxCal.scala 215:30]
            sp <= _T_139 @[CpxCal.scala 215:24]
            node _T_140 = add(regIn2Post_idx, UInt<1>("h1")) @[CpxCal.scala 216:54]
            node _T_141 = tail(_T_140, 1) @[CpxCal.scala 216:54]
            regIn2Post_idx <= _T_141 @[CpxCal.scala 216:36]
        node _T_142 = bits(regIn2Post_idx, 6, 0)
        node _T_143 = eq(regOp[_T_142], UInt<1>("h1")) @[CpxCal.scala 220:40]
        node _T_144 = bits(regIn2Post_idx, 6, 0)
        node _T_145 = leq(regInfix[_T_144], UInt<4>("hc")) @[CpxCal.scala 220:76]
        node _T_146 = and(_T_143, _T_145) @[CpxCal.scala 220:48]
        when _T_146 : @[CpxCal.scala 220:84]
          node _T_147 = gt(sp, UInt<1>("h0")) @[CpxCal.scala 222:25]
          node _T_148 = bits(regIn2Post_idx, 6, 0)
          node _T_149 = sub(sp, UInt<1>("h1")) @[CpxCal.scala 222:74]
          node _T_150 = tail(_T_149, 1) @[CpxCal.scala 222:74]
          node _T_151 = bits(_T_150, 6, 0) @[CpxCal.scala 222:71]
          infer mport MPORT_3 = stack_mem[_T_151], clock @[CpxCal.scala 222:71]
          node _T_152 = leq(regInfix[_T_148], MPORT_3) @[CpxCal.scala 222:59]
          node _T_153 = and(_T_147, _T_152) @[CpxCal.scala 222:31]
          when _T_153 : @[CpxCal.scala 222:80]
            node _T_154 = bits(regPost_idx, 6, 0)
            node _T_155 = sub(sp, UInt<1>("h1")) @[CpxCal.scala 223:57]
            node _T_156 = tail(_T_155, 1) @[CpxCal.scala 223:57]
            node _T_157 = bits(_T_156, 6, 0) @[CpxCal.scala 223:54]
            infer mport MPORT_4 = stack_mem[_T_157], clock @[CpxCal.scala 223:54]
            regPost[_T_154] <= MPORT_4 @[CpxCal.scala 223:42]
            node _T_158 = add(regPost_idx, UInt<1>("h1")) @[CpxCal.scala 224:48]
            node _T_159 = tail(_T_158, 1) @[CpxCal.scala 224:48]
            regPost_idx <= _T_159 @[CpxCal.scala 224:33]
            node _T_160 = sub(sp, UInt<1>("h1")) @[CpxCal.scala 225:30]
            node _T_161 = tail(_T_160, 1) @[CpxCal.scala 225:30]
            sp <= _T_161 @[CpxCal.scala 225:24]
          else :
            node _T_162 = bits(sp, 6, 0) @[CpxCal.scala 229:30]
            infer mport MPORT_5 = stack_mem[_T_162], clock @[CpxCal.scala 229:30]
            node _T_163 = bits(regIn2Post_idx, 6, 0)
            MPORT_5 <= regInfix[_T_163] @[CpxCal.scala 229:35]
            node _T_164 = add(sp, UInt<1>("h1")) @[CpxCal.scala 230:30]
            node _T_165 = tail(_T_164, 1) @[CpxCal.scala 230:30]
            sp <= _T_165 @[CpxCal.scala 230:24]
            node _T_166 = add(regIn2Post_idx, UInt<1>("h1")) @[CpxCal.scala 231:54]
            node _T_167 = tail(_T_166, 1) @[CpxCal.scala 231:54]
            regIn2Post_idx <= _T_167 @[CpxCal.scala 231:36]
      else :
        node _T_168 = gt(sp, UInt<1>("h0")) @[CpxCal.scala 236:21]
        when _T_168 : @[CpxCal.scala 236:27]
          node _T_169 = bits(regPost_idx, 6, 0)
          node _T_170 = sub(sp, UInt<1>("h1")) @[CpxCal.scala 237:53]
          node _T_171 = tail(_T_170, 1) @[CpxCal.scala 237:53]
          node _T_172 = bits(_T_171, 6, 0) @[CpxCal.scala 237:50]
          infer mport MPORT_6 = stack_mem[_T_172], clock @[CpxCal.scala 237:50]
          regPost[_T_169] <= MPORT_6 @[CpxCal.scala 237:38]
          node _T_173 = add(regPost_idx, UInt<1>("h1")) @[CpxCal.scala 238:44]
          node _T_174 = tail(_T_173, 1) @[CpxCal.scala 238:44]
          regPost_idx <= _T_174 @[CpxCal.scala 238:29]
          node _T_175 = sub(sp, UInt<1>("h1")) @[CpxCal.scala 239:26]
          node _T_176 = tail(_T_175, 1) @[CpxCal.scala 239:26]
          sp <= _T_176 @[CpxCal.scala 239:20]
        else :
          regIn2Post_done <= UInt<1>("h1") @[CpxCal.scala 241:33]
    node _T_177 = eq(state, UInt<4>("h9")) @[CpxCal.scala 246:16]
    when _T_177 : @[CpxCal.scala 246:28]
      src1 <= UInt<1>("h0") @[CpxCal.scala 247:14]
      src2 <= UInt<1>("h0") @[CpxCal.scala 248:14]
      op <= UInt<1>("h0") @[CpxCal.scala 249:12]
      in_buffer <= UInt<1>("h0") @[CpxCal.scala 250:19]
      regSrc1Neg <= UInt<1>("h0") @[CpxCal.scala 251:20]
      regSrc2Neg <= UInt<1>("h0") @[CpxCal.scala 252:20]
      regSrc <= UInt<1>("h0") @[CpxCal.scala 253:16]
      reg REG : UInt<32>[100], clock with :
        reset => (UInt<1>("h0"), REG) @[CpxCal.scala 254:21]
      regOp[0] <= REG[0] @[CpxCal.scala 254:15]
      regOp[1] <= REG[1] @[CpxCal.scala 254:15]
      regOp[2] <= REG[2] @[CpxCal.scala 254:15]
      regOp[3] <= REG[3] @[CpxCal.scala 254:15]
      regOp[4] <= REG[4] @[CpxCal.scala 254:15]
      regOp[5] <= REG[5] @[CpxCal.scala 254:15]
      regOp[6] <= REG[6] @[CpxCal.scala 254:15]
      regOp[7] <= REG[7] @[CpxCal.scala 254:15]
      regOp[8] <= REG[8] @[CpxCal.scala 254:15]
      regOp[9] <= REG[9] @[CpxCal.scala 254:15]
      regOp[10] <= REG[10] @[CpxCal.scala 254:15]
      regOp[11] <= REG[11] @[CpxCal.scala 254:15]
      regOp[12] <= REG[12] @[CpxCal.scala 254:15]
      regOp[13] <= REG[13] @[CpxCal.scala 254:15]
      regOp[14] <= REG[14] @[CpxCal.scala 254:15]
      regOp[15] <= REG[15] @[CpxCal.scala 254:15]
      regOp[16] <= REG[16] @[CpxCal.scala 254:15]
      regOp[17] <= REG[17] @[CpxCal.scala 254:15]
      regOp[18] <= REG[18] @[CpxCal.scala 254:15]
      regOp[19] <= REG[19] @[CpxCal.scala 254:15]
      regOp[20] <= REG[20] @[CpxCal.scala 254:15]
      regOp[21] <= REG[21] @[CpxCal.scala 254:15]
      regOp[22] <= REG[22] @[CpxCal.scala 254:15]
      regOp[23] <= REG[23] @[CpxCal.scala 254:15]
      regOp[24] <= REG[24] @[CpxCal.scala 254:15]
      regOp[25] <= REG[25] @[CpxCal.scala 254:15]
      regOp[26] <= REG[26] @[CpxCal.scala 254:15]
      regOp[27] <= REG[27] @[CpxCal.scala 254:15]
      regOp[28] <= REG[28] @[CpxCal.scala 254:15]
      regOp[29] <= REG[29] @[CpxCal.scala 254:15]
      regOp[30] <= REG[30] @[CpxCal.scala 254:15]
      regOp[31] <= REG[31] @[CpxCal.scala 254:15]
      regOp[32] <= REG[32] @[CpxCal.scala 254:15]
      regOp[33] <= REG[33] @[CpxCal.scala 254:15]
      regOp[34] <= REG[34] @[CpxCal.scala 254:15]
      regOp[35] <= REG[35] @[CpxCal.scala 254:15]
      regOp[36] <= REG[36] @[CpxCal.scala 254:15]
      regOp[37] <= REG[37] @[CpxCal.scala 254:15]
      regOp[38] <= REG[38] @[CpxCal.scala 254:15]
      regOp[39] <= REG[39] @[CpxCal.scala 254:15]
      regOp[40] <= REG[40] @[CpxCal.scala 254:15]
      regOp[41] <= REG[41] @[CpxCal.scala 254:15]
      regOp[42] <= REG[42] @[CpxCal.scala 254:15]
      regOp[43] <= REG[43] @[CpxCal.scala 254:15]
      regOp[44] <= REG[44] @[CpxCal.scala 254:15]
      regOp[45] <= REG[45] @[CpxCal.scala 254:15]
      regOp[46] <= REG[46] @[CpxCal.scala 254:15]
      regOp[47] <= REG[47] @[CpxCal.scala 254:15]
      regOp[48] <= REG[48] @[CpxCal.scala 254:15]
      regOp[49] <= REG[49] @[CpxCal.scala 254:15]
      regOp[50] <= REG[50] @[CpxCal.scala 254:15]
      regOp[51] <= REG[51] @[CpxCal.scala 254:15]
      regOp[52] <= REG[52] @[CpxCal.scala 254:15]
      regOp[53] <= REG[53] @[CpxCal.scala 254:15]
      regOp[54] <= REG[54] @[CpxCal.scala 254:15]
      regOp[55] <= REG[55] @[CpxCal.scala 254:15]
      regOp[56] <= REG[56] @[CpxCal.scala 254:15]
      regOp[57] <= REG[57] @[CpxCal.scala 254:15]
      regOp[58] <= REG[58] @[CpxCal.scala 254:15]
      regOp[59] <= REG[59] @[CpxCal.scala 254:15]
      regOp[60] <= REG[60] @[CpxCal.scala 254:15]
      regOp[61] <= REG[61] @[CpxCal.scala 254:15]
      regOp[62] <= REG[62] @[CpxCal.scala 254:15]
      regOp[63] <= REG[63] @[CpxCal.scala 254:15]
      regOp[64] <= REG[64] @[CpxCal.scala 254:15]
      regOp[65] <= REG[65] @[CpxCal.scala 254:15]
      regOp[66] <= REG[66] @[CpxCal.scala 254:15]
      regOp[67] <= REG[67] @[CpxCal.scala 254:15]
      regOp[68] <= REG[68] @[CpxCal.scala 254:15]
      regOp[69] <= REG[69] @[CpxCal.scala 254:15]
      regOp[70] <= REG[70] @[CpxCal.scala 254:15]
      regOp[71] <= REG[71] @[CpxCal.scala 254:15]
      regOp[72] <= REG[72] @[CpxCal.scala 254:15]
      regOp[73] <= REG[73] @[CpxCal.scala 254:15]
      regOp[74] <= REG[74] @[CpxCal.scala 254:15]
      regOp[75] <= REG[75] @[CpxCal.scala 254:15]
      regOp[76] <= REG[76] @[CpxCal.scala 254:15]
      regOp[77] <= REG[77] @[CpxCal.scala 254:15]
      regOp[78] <= REG[78] @[CpxCal.scala 254:15]
      regOp[79] <= REG[79] @[CpxCal.scala 254:15]
      regOp[80] <= REG[80] @[CpxCal.scala 254:15]
      regOp[81] <= REG[81] @[CpxCal.scala 254:15]
      regOp[82] <= REG[82] @[CpxCal.scala 254:15]
      regOp[83] <= REG[83] @[CpxCal.scala 254:15]
      regOp[84] <= REG[84] @[CpxCal.scala 254:15]
      regOp[85] <= REG[85] @[CpxCal.scala 254:15]
      regOp[86] <= REG[86] @[CpxCal.scala 254:15]
      regOp[87] <= REG[87] @[CpxCal.scala 254:15]
      regOp[88] <= REG[88] @[CpxCal.scala 254:15]
      regOp[89] <= REG[89] @[CpxCal.scala 254:15]
      regOp[90] <= REG[90] @[CpxCal.scala 254:15]
      regOp[91] <= REG[91] @[CpxCal.scala 254:15]
      regOp[92] <= REG[92] @[CpxCal.scala 254:15]
      regOp[93] <= REG[93] @[CpxCal.scala 254:15]
      regOp[94] <= REG[94] @[CpxCal.scala 254:15]
      regOp[95] <= REG[95] @[CpxCal.scala 254:15]
      regOp[96] <= REG[96] @[CpxCal.scala 254:15]
      regOp[97] <= REG[97] @[CpxCal.scala 254:15]
      regOp[98] <= REG[98] @[CpxCal.scala 254:15]
      regOp[99] <= REG[99] @[CpxCal.scala 254:15]
      reg REG_1 : UInt<32>[100], clock with :
        reset => (UInt<1>("h0"), REG_1) @[CpxCal.scala 255:24]
      regInfix[0] <= REG_1[0] @[CpxCal.scala 255:18]
      regInfix[1] <= REG_1[1] @[CpxCal.scala 255:18]
      regInfix[2] <= REG_1[2] @[CpxCal.scala 255:18]
      regInfix[3] <= REG_1[3] @[CpxCal.scala 255:18]
      regInfix[4] <= REG_1[4] @[CpxCal.scala 255:18]
      regInfix[5] <= REG_1[5] @[CpxCal.scala 255:18]
      regInfix[6] <= REG_1[6] @[CpxCal.scala 255:18]
      regInfix[7] <= REG_1[7] @[CpxCal.scala 255:18]
      regInfix[8] <= REG_1[8] @[CpxCal.scala 255:18]
      regInfix[9] <= REG_1[9] @[CpxCal.scala 255:18]
      regInfix[10] <= REG_1[10] @[CpxCal.scala 255:18]
      regInfix[11] <= REG_1[11] @[CpxCal.scala 255:18]
      regInfix[12] <= REG_1[12] @[CpxCal.scala 255:18]
      regInfix[13] <= REG_1[13] @[CpxCal.scala 255:18]
      regInfix[14] <= REG_1[14] @[CpxCal.scala 255:18]
      regInfix[15] <= REG_1[15] @[CpxCal.scala 255:18]
      regInfix[16] <= REG_1[16] @[CpxCal.scala 255:18]
      regInfix[17] <= REG_1[17] @[CpxCal.scala 255:18]
      regInfix[18] <= REG_1[18] @[CpxCal.scala 255:18]
      regInfix[19] <= REG_1[19] @[CpxCal.scala 255:18]
      regInfix[20] <= REG_1[20] @[CpxCal.scala 255:18]
      regInfix[21] <= REG_1[21] @[CpxCal.scala 255:18]
      regInfix[22] <= REG_1[22] @[CpxCal.scala 255:18]
      regInfix[23] <= REG_1[23] @[CpxCal.scala 255:18]
      regInfix[24] <= REG_1[24] @[CpxCal.scala 255:18]
      regInfix[25] <= REG_1[25] @[CpxCal.scala 255:18]
      regInfix[26] <= REG_1[26] @[CpxCal.scala 255:18]
      regInfix[27] <= REG_1[27] @[CpxCal.scala 255:18]
      regInfix[28] <= REG_1[28] @[CpxCal.scala 255:18]
      regInfix[29] <= REG_1[29] @[CpxCal.scala 255:18]
      regInfix[30] <= REG_1[30] @[CpxCal.scala 255:18]
      regInfix[31] <= REG_1[31] @[CpxCal.scala 255:18]
      regInfix[32] <= REG_1[32] @[CpxCal.scala 255:18]
      regInfix[33] <= REG_1[33] @[CpxCal.scala 255:18]
      regInfix[34] <= REG_1[34] @[CpxCal.scala 255:18]
      regInfix[35] <= REG_1[35] @[CpxCal.scala 255:18]
      regInfix[36] <= REG_1[36] @[CpxCal.scala 255:18]
      regInfix[37] <= REG_1[37] @[CpxCal.scala 255:18]
      regInfix[38] <= REG_1[38] @[CpxCal.scala 255:18]
      regInfix[39] <= REG_1[39] @[CpxCal.scala 255:18]
      regInfix[40] <= REG_1[40] @[CpxCal.scala 255:18]
      regInfix[41] <= REG_1[41] @[CpxCal.scala 255:18]
      regInfix[42] <= REG_1[42] @[CpxCal.scala 255:18]
      regInfix[43] <= REG_1[43] @[CpxCal.scala 255:18]
      regInfix[44] <= REG_1[44] @[CpxCal.scala 255:18]
      regInfix[45] <= REG_1[45] @[CpxCal.scala 255:18]
      regInfix[46] <= REG_1[46] @[CpxCal.scala 255:18]
      regInfix[47] <= REG_1[47] @[CpxCal.scala 255:18]
      regInfix[48] <= REG_1[48] @[CpxCal.scala 255:18]
      regInfix[49] <= REG_1[49] @[CpxCal.scala 255:18]
      regInfix[50] <= REG_1[50] @[CpxCal.scala 255:18]
      regInfix[51] <= REG_1[51] @[CpxCal.scala 255:18]
      regInfix[52] <= REG_1[52] @[CpxCal.scala 255:18]
      regInfix[53] <= REG_1[53] @[CpxCal.scala 255:18]
      regInfix[54] <= REG_1[54] @[CpxCal.scala 255:18]
      regInfix[55] <= REG_1[55] @[CpxCal.scala 255:18]
      regInfix[56] <= REG_1[56] @[CpxCal.scala 255:18]
      regInfix[57] <= REG_1[57] @[CpxCal.scala 255:18]
      regInfix[58] <= REG_1[58] @[CpxCal.scala 255:18]
      regInfix[59] <= REG_1[59] @[CpxCal.scala 255:18]
      regInfix[60] <= REG_1[60] @[CpxCal.scala 255:18]
      regInfix[61] <= REG_1[61] @[CpxCal.scala 255:18]
      regInfix[62] <= REG_1[62] @[CpxCal.scala 255:18]
      regInfix[63] <= REG_1[63] @[CpxCal.scala 255:18]
      regInfix[64] <= REG_1[64] @[CpxCal.scala 255:18]
      regInfix[65] <= REG_1[65] @[CpxCal.scala 255:18]
      regInfix[66] <= REG_1[66] @[CpxCal.scala 255:18]
      regInfix[67] <= REG_1[67] @[CpxCal.scala 255:18]
      regInfix[68] <= REG_1[68] @[CpxCal.scala 255:18]
      regInfix[69] <= REG_1[69] @[CpxCal.scala 255:18]
      regInfix[70] <= REG_1[70] @[CpxCal.scala 255:18]
      regInfix[71] <= REG_1[71] @[CpxCal.scala 255:18]
      regInfix[72] <= REG_1[72] @[CpxCal.scala 255:18]
      regInfix[73] <= REG_1[73] @[CpxCal.scala 255:18]
      regInfix[74] <= REG_1[74] @[CpxCal.scala 255:18]
      regInfix[75] <= REG_1[75] @[CpxCal.scala 255:18]
      regInfix[76] <= REG_1[76] @[CpxCal.scala 255:18]
      regInfix[77] <= REG_1[77] @[CpxCal.scala 255:18]
      regInfix[78] <= REG_1[78] @[CpxCal.scala 255:18]
      regInfix[79] <= REG_1[79] @[CpxCal.scala 255:18]
      regInfix[80] <= REG_1[80] @[CpxCal.scala 255:18]
      regInfix[81] <= REG_1[81] @[CpxCal.scala 255:18]
      regInfix[82] <= REG_1[82] @[CpxCal.scala 255:18]
      regInfix[83] <= REG_1[83] @[CpxCal.scala 255:18]
      regInfix[84] <= REG_1[84] @[CpxCal.scala 255:18]
      regInfix[85] <= REG_1[85] @[CpxCal.scala 255:18]
      regInfix[86] <= REG_1[86] @[CpxCal.scala 255:18]
      regInfix[87] <= REG_1[87] @[CpxCal.scala 255:18]
      regInfix[88] <= REG_1[88] @[CpxCal.scala 255:18]
      regInfix[89] <= REG_1[89] @[CpxCal.scala 255:18]
      regInfix[90] <= REG_1[90] @[CpxCal.scala 255:18]
      regInfix[91] <= REG_1[91] @[CpxCal.scala 255:18]
      regInfix[92] <= REG_1[92] @[CpxCal.scala 255:18]
      regInfix[93] <= REG_1[93] @[CpxCal.scala 255:18]
      regInfix[94] <= REG_1[94] @[CpxCal.scala 255:18]
      regInfix[95] <= REG_1[95] @[CpxCal.scala 255:18]
      regInfix[96] <= REG_1[96] @[CpxCal.scala 255:18]
      regInfix[97] <= REG_1[97] @[CpxCal.scala 255:18]
      regInfix[98] <= REG_1[98] @[CpxCal.scala 255:18]
      regInfix[99] <= REG_1[99] @[CpxCal.scala 255:18]
      reg REG_2 : UInt<32>[100], clock with :
        reset => (UInt<1>("h0"), REG_2) @[CpxCal.scala 256:23]
      regPost[0] <= REG_2[0] @[CpxCal.scala 256:17]
      regPost[1] <= REG_2[1] @[CpxCal.scala 256:17]
      regPost[2] <= REG_2[2] @[CpxCal.scala 256:17]
      regPost[3] <= REG_2[3] @[CpxCal.scala 256:17]
      regPost[4] <= REG_2[4] @[CpxCal.scala 256:17]
      regPost[5] <= REG_2[5] @[CpxCal.scala 256:17]
      regPost[6] <= REG_2[6] @[CpxCal.scala 256:17]
      regPost[7] <= REG_2[7] @[CpxCal.scala 256:17]
      regPost[8] <= REG_2[8] @[CpxCal.scala 256:17]
      regPost[9] <= REG_2[9] @[CpxCal.scala 256:17]
      regPost[10] <= REG_2[10] @[CpxCal.scala 256:17]
      regPost[11] <= REG_2[11] @[CpxCal.scala 256:17]
      regPost[12] <= REG_2[12] @[CpxCal.scala 256:17]
      regPost[13] <= REG_2[13] @[CpxCal.scala 256:17]
      regPost[14] <= REG_2[14] @[CpxCal.scala 256:17]
      regPost[15] <= REG_2[15] @[CpxCal.scala 256:17]
      regPost[16] <= REG_2[16] @[CpxCal.scala 256:17]
      regPost[17] <= REG_2[17] @[CpxCal.scala 256:17]
      regPost[18] <= REG_2[18] @[CpxCal.scala 256:17]
      regPost[19] <= REG_2[19] @[CpxCal.scala 256:17]
      regPost[20] <= REG_2[20] @[CpxCal.scala 256:17]
      regPost[21] <= REG_2[21] @[CpxCal.scala 256:17]
      regPost[22] <= REG_2[22] @[CpxCal.scala 256:17]
      regPost[23] <= REG_2[23] @[CpxCal.scala 256:17]
      regPost[24] <= REG_2[24] @[CpxCal.scala 256:17]
      regPost[25] <= REG_2[25] @[CpxCal.scala 256:17]
      regPost[26] <= REG_2[26] @[CpxCal.scala 256:17]
      regPost[27] <= REG_2[27] @[CpxCal.scala 256:17]
      regPost[28] <= REG_2[28] @[CpxCal.scala 256:17]
      regPost[29] <= REG_2[29] @[CpxCal.scala 256:17]
      regPost[30] <= REG_2[30] @[CpxCal.scala 256:17]
      regPost[31] <= REG_2[31] @[CpxCal.scala 256:17]
      regPost[32] <= REG_2[32] @[CpxCal.scala 256:17]
      regPost[33] <= REG_2[33] @[CpxCal.scala 256:17]
      regPost[34] <= REG_2[34] @[CpxCal.scala 256:17]
      regPost[35] <= REG_2[35] @[CpxCal.scala 256:17]
      regPost[36] <= REG_2[36] @[CpxCal.scala 256:17]
      regPost[37] <= REG_2[37] @[CpxCal.scala 256:17]
      regPost[38] <= REG_2[38] @[CpxCal.scala 256:17]
      regPost[39] <= REG_2[39] @[CpxCal.scala 256:17]
      regPost[40] <= REG_2[40] @[CpxCal.scala 256:17]
      regPost[41] <= REG_2[41] @[CpxCal.scala 256:17]
      regPost[42] <= REG_2[42] @[CpxCal.scala 256:17]
      regPost[43] <= REG_2[43] @[CpxCal.scala 256:17]
      regPost[44] <= REG_2[44] @[CpxCal.scala 256:17]
      regPost[45] <= REG_2[45] @[CpxCal.scala 256:17]
      regPost[46] <= REG_2[46] @[CpxCal.scala 256:17]
      regPost[47] <= REG_2[47] @[CpxCal.scala 256:17]
      regPost[48] <= REG_2[48] @[CpxCal.scala 256:17]
      regPost[49] <= REG_2[49] @[CpxCal.scala 256:17]
      regPost[50] <= REG_2[50] @[CpxCal.scala 256:17]
      regPost[51] <= REG_2[51] @[CpxCal.scala 256:17]
      regPost[52] <= REG_2[52] @[CpxCal.scala 256:17]
      regPost[53] <= REG_2[53] @[CpxCal.scala 256:17]
      regPost[54] <= REG_2[54] @[CpxCal.scala 256:17]
      regPost[55] <= REG_2[55] @[CpxCal.scala 256:17]
      regPost[56] <= REG_2[56] @[CpxCal.scala 256:17]
      regPost[57] <= REG_2[57] @[CpxCal.scala 256:17]
      regPost[58] <= REG_2[58] @[CpxCal.scala 256:17]
      regPost[59] <= REG_2[59] @[CpxCal.scala 256:17]
      regPost[60] <= REG_2[60] @[CpxCal.scala 256:17]
      regPost[61] <= REG_2[61] @[CpxCal.scala 256:17]
      regPost[62] <= REG_2[62] @[CpxCal.scala 256:17]
      regPost[63] <= REG_2[63] @[CpxCal.scala 256:17]
      regPost[64] <= REG_2[64] @[CpxCal.scala 256:17]
      regPost[65] <= REG_2[65] @[CpxCal.scala 256:17]
      regPost[66] <= REG_2[66] @[CpxCal.scala 256:17]
      regPost[67] <= REG_2[67] @[CpxCal.scala 256:17]
      regPost[68] <= REG_2[68] @[CpxCal.scala 256:17]
      regPost[69] <= REG_2[69] @[CpxCal.scala 256:17]
      regPost[70] <= REG_2[70] @[CpxCal.scala 256:17]
      regPost[71] <= REG_2[71] @[CpxCal.scala 256:17]
      regPost[72] <= REG_2[72] @[CpxCal.scala 256:17]
      regPost[73] <= REG_2[73] @[CpxCal.scala 256:17]
      regPost[74] <= REG_2[74] @[CpxCal.scala 256:17]
      regPost[75] <= REG_2[75] @[CpxCal.scala 256:17]
      regPost[76] <= REG_2[76] @[CpxCal.scala 256:17]
      regPost[77] <= REG_2[77] @[CpxCal.scala 256:17]
      regPost[78] <= REG_2[78] @[CpxCal.scala 256:17]
      regPost[79] <= REG_2[79] @[CpxCal.scala 256:17]
      regPost[80] <= REG_2[80] @[CpxCal.scala 256:17]
      regPost[81] <= REG_2[81] @[CpxCal.scala 256:17]
      regPost[82] <= REG_2[82] @[CpxCal.scala 256:17]
      regPost[83] <= REG_2[83] @[CpxCal.scala 256:17]
      regPost[84] <= REG_2[84] @[CpxCal.scala 256:17]
      regPost[85] <= REG_2[85] @[CpxCal.scala 256:17]
      regPost[86] <= REG_2[86] @[CpxCal.scala 256:17]
      regPost[87] <= REG_2[87] @[CpxCal.scala 256:17]
      regPost[88] <= REG_2[88] @[CpxCal.scala 256:17]
      regPost[89] <= REG_2[89] @[CpxCal.scala 256:17]
      regPost[90] <= REG_2[90] @[CpxCal.scala 256:17]
      regPost[91] <= REG_2[91] @[CpxCal.scala 256:17]
      regPost[92] <= REG_2[92] @[CpxCal.scala 256:17]
      regPost[93] <= REG_2[93] @[CpxCal.scala 256:17]
      regPost[94] <= REG_2[94] @[CpxCal.scala 256:17]
      regPost[95] <= REG_2[95] @[CpxCal.scala 256:17]
      regPost[96] <= REG_2[96] @[CpxCal.scala 256:17]
      regPost[97] <= REG_2[97] @[CpxCal.scala 256:17]
      regPost[98] <= REG_2[98] @[CpxCal.scala 256:17]
      regPost[99] <= REG_2[99] @[CpxCal.scala 256:17]
      regItemCnt <= UInt<1>("h0") @[CpxCal.scala 257:20]
      regRP_wait <= UInt<1>("h0") @[CpxCal.scala 258:20]
      regIn2Post_done <= UInt<1>("h0") @[CpxCal.scala 259:25]
      regIn2Post_idx <= UInt<1>("h0") @[CpxCal.scala 260:24]
      regPost_idx <= UInt<1>("h0") @[CpxCal.scala 261:21]
      sp <= UInt<1>("h0") @[CpxCal.scala 262:12]
    node _T_178 = eq(state, UInt<4>("h9")) @[CpxCal.scala 265:33]
    node _T_179 = mux(_T_178, UInt<1>("h1"), UInt<1>("h0")) @[CpxCal.scala 265:26]
    io.value.valid <= _T_179 @[CpxCal.scala 265:20]
    io.value.bits <= sp @[CpxCal.scala 266:19]

