[{"DBLP title": "MACAU: A Markov model for reliability evaluations of caches under Single-bit and Multi-bit Upsets.", "DBLP authors": ["Jinho Suh", "Murali Annavaram", "Michel Dubois"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6168940", "OA papers": [{"PaperId": "https://openalex.org/W2016257528", "PaperTitle": "MACAU: A Markov model for reliability evaluations of caches under Single-bit and Multi-bit Upsets", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"University of Southern California": 3.0}, "Authors": ["Jinho Suh", "Murali Annavaram", "Michel Dubois"]}]}, {"DBLP title": "Efficient scrub mechanisms for error-prone emerging memories.", "DBLP authors": ["Manu Awasthi", "Manjunath Shevgoor", "Kshitij Sudan", "Bipin Rajendran", "Rajeev Balasubramonian", "Viji Srinivasan"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6168941", "OA papers": [{"PaperId": "https://openalex.org/W1996160696", "PaperTitle": "Efficient scrub mechanisms for error-prone emerging memories", "Year": 2012, "CitationCount": 109, "EstimatedCitation": 109, "Affiliations": {"Micron (United States)": 0.5, "University of Utah": 3.5, "IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["Manu Awasthi", "Manjunath Shevgoor", "Kshitij Sudan", "Bipin Rajendran", "Rajeev Balasubramonian", "Viii Srinivasan"]}]}, {"DBLP title": "Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips.", "DBLP authors": ["Timothy N. Miller", "Xiang Pan", "Renji Thomas", "Naser Sedaghati", "Radu Teodorescu"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6168942", "OA papers": [{"PaperId": "https://openalex.org/W2082796103", "PaperTitle": "Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips", "Year": 2012, "CitationCount": 66, "EstimatedCitation": 66, "Affiliations": {"The Ohio State University": 5.0}, "Authors": ["Timothy M. Miller", "Xiang Pan", "Renji Thomas", "Naser Sedaghati", "Radu Teodorescu"]}]}, {"DBLP title": "Staged Reads: Mitigating the impact of DRAM writes on DRAM reads.", "DBLP authors": ["Niladrish Chatterjee", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6168943", "OA papers": [{"PaperId": "https://openalex.org/W1988858501", "PaperTitle": "Staged Reads: Mitigating the impact of DRAM writes on DRAM reads", "Year": 2012, "CitationCount": 56, "EstimatedCitation": 56, "Affiliations": {"University of Utah": 3.0, "HP Laboratory, USA": 2.0}, "Authors": ["Niladrish Chatterjee", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Al Davis", "Norman P. Jouppi"]}]}, {"DBLP title": "Balancing DRAM locality and parallelism in shared memory CMP systems.", "DBLP authors": ["Min Kyu Jeong", "Doe Hyun Yoon", "Dam Sunwoo", "Michael B. Sullivan", "Ikhwan Lee", "Mattan Erez"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6168944", "OA papers": [{"PaperId": "https://openalex.org/W1979866689", "PaperTitle": "Balancing DRAM locality and parallelism in shared memory CMP systems", "Year": 2012, "CitationCount": 134, "EstimatedCitation": 134, "Affiliations": {"The University of Texas at Austin": 4.0, "Hewlett-Packard (United States)": 0.5, "Intel (United States)": 0.5, "American Rock Mechanics Association": 1.0}, "Authors": ["Min-Kyu Jeong", "Doe Hyun Yoon", "Dam Sunwoo", "M. Sullivan", "Ikhwan Lee", "Mattan Erez"]}]}, {"DBLP title": "MORSE: Multi-objective reconfigurable self-optimizing memory scheduler.", "DBLP authors": ["Janani Mukundan", "Jos\u00e9 F. Mart\u00ednez"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6168945", "OA papers": [{"PaperId": "https://openalex.org/W1994004081", "PaperTitle": "MORSE: Multi-objective reconfigurable self-optimizing memory scheduler", "Year": 2012, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"Cornell University": 2.0}, "Authors": ["Janani Mukundan", "Jos\u00e9 Luis Mart\u00ednez"]}]}, {"DBLP title": "The case for GPGPU spatial multitasking.", "DBLP authors": ["Jacob Adriaens", "Katherine Compton", "Nam Sung Kim", "Michael J. Schulte"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6168946", "OA papers": [{"PaperId": "https://openalex.org/W2150851481", "PaperTitle": "The case for GPGPU spatial multitasking", "Year": 2012, "CitationCount": 174, "EstimatedCitation": 174, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0, ", AMD Research": 1.0}, "Authors": ["Jacob Adriaens", "Katherine Compton", "Nam Kim", "Michael J. Schulte"]}]}, {"DBLP title": "TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture.", "DBLP authors": ["Jaekyu Lee", "Hyesoon Kim"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6168947", "OA papers": [{"PaperId": "https://openalex.org/W2100011668", "PaperTitle": "TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture", "Year": 2012, "CitationCount": 113, "EstimatedCitation": 113, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Jae-Kyu Lee", "Hyesoon Kim"]}]}, {"DBLP title": "CPU-assisted GPGPU on fused CPU-GPU architectures.", "DBLP authors": ["Yi Yang", "Ping Xiang", "Mike Mantor", "Huiyang Zhou"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6168948", "OA papers": [{"PaperId": "https://openalex.org/W2139427807", "PaperTitle": "CPU-assisted GPGPU on fused CPU-GPU architectures", "Year": 2012, "CitationCount": 65, "EstimatedCitation": 65, "Affiliations": {"North Carolina State University": 3.5, "Advanced Micro Devices (Canada)": 0.5}, "Authors": ["Yang Yang", "Ping Xiang", "Mike Mantor", "Huiyang Zhou"]}]}, {"DBLP title": "Design, integration and implementation of the DySER hardware accelerator into OpenSPARC.", "DBLP authors": ["Jesse Benson", "Ryan Cofell", "Chris Frericks", "Chen-Han Ho", "Venkatraman Govindaraju", "Tony Nowatzki", "Karthikeyan Sankaralingam"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6168949", "OA papers": [{"PaperId": "https://openalex.org/W2105311743", "PaperTitle": "Design, integration and implementation of the DySER hardware accelerator into OpenSPARC", "Year": 2012, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of Wisconsin\u2013Madison": 7.0}, "Authors": ["Jesse Benson", "Ryan Cofell", "Chris Frericks", "Chen-Han Ho", "Venkatraman Govindaraju", "Tony Nowatzki", "Karthikeyan Sankaralingam"]}]}, {"DBLP title": "SCD: A scalable coherence directory with flexible sharer set encoding.", "DBLP authors": ["Daniel S\u00e1nchez", "Christos Kozyrakis"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6168950", "OA papers": [{"PaperId": "https://openalex.org/W2137196255", "PaperTitle": "SCD: A scalable coherence directory with flexible sharer set encoding", "Year": 2012, "CitationCount": 107, "EstimatedCitation": 107, "Affiliations": {"Stanford University": 2.0}, "Authors": ["Daniel S. Sanchez", "Christos Kozyrakis"]}]}, {"DBLP title": "\u03c0-TM: Pessimistic invalidation for scalable lazy hardware transactional memory.", "DBLP authors": ["Anurag Negi", "J. Rub\u00e9n Titos Gil", "Manuel E. Acacio", "Jos\u00e9 M. Garc\u00eda", "Per Stenstr\u00f6m"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6168951", "OA papers": [{"PaperId": "https://openalex.org/W2134310529", "PaperTitle": "&amp;#x03C0;-TM: Pessimistic invalidation for scalable lazy hardware transactional memory", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"Chalmers University of Technology": 2.0, "University of Murcia": 3.0}, "Authors": ["Anurag Negi", "Ruben Titos-Gil", "Manuel E. Acacio", "Jose M. Garcia", "Per Stenstr\u00f6m"]}]}, {"DBLP title": "BulkSMT: Designing SMT processors for atomic-block execution.", "DBLP authors": ["Xuehai Qian", "Benjam\u00edn Sahelices", "Josep Torrellas"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6168952", "OA papers": [{"PaperId": "https://openalex.org/W2111825130", "PaperTitle": "BulkSMT: Designing SMT processors for atomic-block execution", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["Xuehai Qian", "Benjamin Sahelices", "Josep Torrellas"]}]}, {"DBLP title": "Supporting efficient collective communication in NoCs.", "DBLP authors": ["Sheng Ma", "Natalie D. Enright Jerger", "Zhiying Wang"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6168953", "OA papers": [{"PaperId": "https://openalex.org/W2113320854", "PaperTitle": "Supporting efficient collective communication in NoCs", "Year": 2012, "CitationCount": 30, "EstimatedCitation": 30, "Affiliations": {"National University of Defense Technology": 1.5, "University of Toronto": 1.5}, "Authors": ["Sheng Ma", "Natalie Enright Jerger", "Zhiying Wang"]}]}, {"DBLP title": "Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications.", "DBLP authors": ["Yangyang Pan", "Guiqiang Dong", "Qi Wu", "Tong Zhang"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6168954", "OA papers": [{"PaperId": "https://openalex.org/W2124570687", "PaperTitle": "Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications", "Year": 2012, "CitationCount": 78, "EstimatedCitation": 78, "Affiliations": {"Rensselaer Polytechnic Institute": 4.0}, "Authors": ["Yangyang Pan", "Guiqiang Dong", "Qi Wu", "Tong Zhang"]}]}, {"DBLP title": "System-level implications of disaggregated memory.", "DBLP authors": ["Kevin T. Lim", "Yoshio Turner", "Jose Renato Santos", "Alvin AuYoung", "Jichuan Chang", "Parthasarathy Ranganathan", "Thomas F. Wenisch"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6168955", "OA papers": [{"PaperId": "https://openalex.org/W2156094106", "PaperTitle": "System-level implications of disaggregated memory", "Year": 2012, "CitationCount": 135, "EstimatedCitation": 135, "Affiliations": {"Hewlett-Packard (United States)": 6.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Kevin Boon Leong Lim", "Yoshio Turner", "Jose Luis Santos", "Alvin AuYoung", "Jichuan Chang", "Parthasarathy Ranganathan", "Thomas F. Wenisch"]}]}, {"DBLP title": "Improving write operations in MLC phase change memory.", "DBLP authors": ["Lei Jiang", "Bo Zhao", "Youtao Zhang", "Jun Yang", "Bruce R. Childers"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169027", "OA papers": [{"PaperId": "https://openalex.org/W2041588416", "PaperTitle": "Improving write operations in MLC phase change memory", "Year": 2012, "CitationCount": 163, "EstimatedCitation": 163, "Affiliations": {"University of Pittsburgh": 5.0}, "Authors": ["Lei Jiang", "Bo Zhao", "Youtao Zhang", "Jun Yang", "Bruce R. Childers"]}]}, {"DBLP title": "Adaptive Set-Granular Cooperative Caching.", "DBLP authors": ["Dyer Rol\u00e1n", "Basilio B. Fraguela", "Ramon Doallo"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169028", "OA papers": [{"PaperId": "https://openalex.org/W2029969950", "PaperTitle": "Adaptive Set-Granular Cooperative Caching", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"University of A Coru\u00f1a": 3.0}, "Authors": ["Dyer Rolan", "Basilio B. Fraguela", "Ram\u00f3n Doallo"]}]}, {"DBLP title": "Cache restoration for highly partitioned virtualized systems.", "DBLP authors": ["David Daly", "Harold W. Cain"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169029", "OA papers": [{"PaperId": "https://openalex.org/W2006100850", "PaperTitle": "Cache restoration for highly partitioned virtualized systems", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"IBM Research - Thomas J. Watson Research Center": 2.0}, "Authors": ["David D Daly", "Harold W. Cain"]}]}, {"DBLP title": "Decoupled dynamic cache segmentation.", "DBLP authors": ["Samira Manabi Khan", "Zhe Wang", "Daniel A. Jim\u00e9nez"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169030", "OA papers": [{"PaperId": "https://openalex.org/W2123325903", "PaperTitle": "Decoupled dynamic cache segmentation", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"The University of Texas at San Antonio": 3.0}, "Authors": ["Samira Khan", "Zhe Wang", "Daniel E. Jimenez"]}]}, {"DBLP title": "Computational sprinting.", "DBLP authors": ["Arun Raghavan", "Yixin Luo", "Anuj Chandawalla", "Marios C. Papaefthymiou", "Kevin P. Pipe", "Thomas F. Wenisch", "Milo M. K. Martin"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169031", "OA papers": [{"PaperId": "https://openalex.org/W2296699588", "PaperTitle": "Computational sprinting", "Year": 2012, "CitationCount": 154, "EstimatedCitation": 154, "Affiliations": {"University of Pennsylvania": 2.0, "University of Michigan\u2013Ann Arbor": 5.0}, "Authors": ["Arun Raghavan", "Yixin Luo", "A. Chandawalla", "Marios C. Papaefthymiou", "Kevin P. Pipe", "Thomas F. Wenisch", "Milo M. K. Martin"]}]}, {"DBLP title": "Power balanced pipelines.", "DBLP authors": ["John Sartori", "Ben Ahrens", "Rakesh Kumar"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169032", "OA papers": [{"PaperId": "https://openalex.org/W2030281207", "PaperTitle": "Power balanced pipelines", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"University of Illinois Urbana-Champaign": 3.0}, "Authors": ["John Sartori", "Ben Ahrens", "Rakesh Kumar"]}]}, {"DBLP title": "Flexible register management using reference counting.", "DBLP authors": ["Steven J. Battle", "Andrew D. Hilton", "Mark Hempstead", "Amir Roth"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169033", "OA papers": [{"PaperId": "https://openalex.org/W2130870362", "PaperTitle": "Flexible register management using reference counting", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"Drexel University": 2.0, "IBM (United States)": 1.0, "University of Pennsylvania": 1.0}, "Authors": ["Battle Steven J", "Andrew Hilton", "Mark Hempstead", "Amir Roth"]}]}, {"DBLP title": "AgileRegulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture.", "DBLP authors": ["Guihai Yan", "Yingmin Li", "Yinhe Han", "Xiaowei Li", "Minyi Guo", "Xiaoyao Liang"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169034", "OA papers": [{"PaperId": "https://openalex.org/W2038064137", "PaperTitle": "AgileRegulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture", "Year": 2012, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"Institute of Computing Technology": 2.0, "Chinese Academy of Sciences": 2.0, "Shanghai Jiao Tong University": 2.0}, "Authors": ["Guihai Yan", "Yingmin Li", "Yinhe Han", "Xiaowei Li", "Minyi Guo", "Xiaoyao Liang"]}]}, {"DBLP title": "JETC: Joint energy thermal and cooling management for memory and CPU subsystems in servers.", "DBLP authors": ["Raid Zuhair Ayoub", "Rajib Nath", "Tajana Rosing"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169035", "OA papers": [{"PaperId": "https://openalex.org/W2170532136", "PaperTitle": "JETC: Joint energy thermal and cooling management for memory and CPU subsystems in servers", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"University of California, San Diego": 3.0}, "Authors": ["Raid Ayoub", "Rajib Nath", "Tajana Rosing"]}]}, {"DBLP title": "Cooperative partitioning: Energy-efficient cache partitioning for high-performance CMPs.", "DBLP authors": ["Karthik T. Sundararajan", "Vasileios Porpodas", "Timothy M. Jones", "Nigel P. Topham", "Bj\u00f6rn Franke"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169036", "OA papers": [{"PaperId": "https://openalex.org/W2161381115", "PaperTitle": "Cooperative partitioning: Energy-efficient cache partitioning for high-performance CMPs", "Year": 2012, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {"University of Edinburgh": 4.0, "University of Cambridge": 1.0}, "Authors": ["Karthik T. Sundararajan", "Vasileios Porpodas", "Timothy W. Jones", "Nigel Topham", "Bj\u00f6rn Franke"]}]}, {"DBLP title": "Dynamically heterogeneous cores through 3D resource pooling.", "DBLP authors": ["Houman Homayoun", "Vasileios Kontorinis", "Amirali Shayan", "Ta-Wei Lin", "Dean M. Tullsen"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169037", "OA papers": [{"PaperId": "https://openalex.org/W2108600086", "PaperTitle": "Dynamically heterogeneous cores through 3D resource pooling", "Year": 2012, "CitationCount": 41, "EstimatedCitation": 41, "Affiliations": {"University of California\u2014San Diego": 5.0}, "Authors": ["Houman Homayoun", "Vasileios Kontorinis", "Amirali Shayan", "Ta-Wei Lin", "Dean M. Tullsen"]}]}, {"DBLP title": "Architectural support for synchronization-free deterministic parallel programming.", "DBLP authors": ["Cedomir Segulja", "Tarek S. Abdelrahman"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169038", "OA papers": [{"PaperId": "https://openalex.org/W1964042491", "PaperTitle": "Architectural support for synchronization-free deterministic parallel programming", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Rogers (United States)": 1.0, "University of Toronto": 1.0}, "Authors": ["Cedomir Segulja", "Tarek S. Abdelrahman"]}]}, {"DBLP title": "Pacman: Tolerating asymmetric data races with unintrusive hardware.", "DBLP authors": ["Shanxiang Qi", "Norimasa Otsuki", "Lois Orosa Nogueira", "Abdullah Muzahid", "Josep Torrellas"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169039", "OA papers": [{"PaperId": "https://openalex.org/W1968147413", "PaperTitle": "Pacman: Tolerating asymmetric data races with unintrusive hardware", "Year": 2012, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"University of Illinois Urbana-Champaign": 5.0}, "Authors": ["Shanxiang Qi", "Norimasa Otsuki", "Lois Orosa Nogueira", "Abdullah Muzahid", "Josep Torrellas"]}]}, {"DBLP title": "BulkCompactor: Optimized deterministic execution via Conflict-Aware commit of atomic blocks.", "DBLP authors": ["Yuelu Duan", "Xing Zhou", "Wonsun Ahn", "Josep Torrellas"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169040", "OA papers": [{"PaperId": "https://openalex.org/W2142118895", "PaperTitle": "BulkCompactor: Optimized deterministic execution via Conflict-Aware commit of atomic blocks", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Illinois Urbana-Champaign": 4.0}, "Authors": ["Yuelu Duan", "Xing Zhou", "Wonsun Ahn", "Josep Torrellas"]}]}, {"DBLP title": "Parabix: Boosting the efficiency of text processing on commodity processors.", "DBLP authors": ["Dan Lin", "Nigel Medforth", "Kenneth S. Herdy", "Arrvindh Shriraman", "Robert D. Cameron"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169041", "OA papers": [{"PaperId": "https://openalex.org/W2140447297", "PaperTitle": "Parabix: Boosting the efficiency of text processing on commodity processors", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"Simon Fraser University": 5.0}, "Authors": ["Dan Lin", "Nigel Medforth", "Kenneth S. Herdy", "Arrvindh Shriraman", "Rob Cameron"]}]}, {"DBLP title": "WEST: Cloning data cache behavior using Stochastic Traces.", "DBLP authors": ["Ganesh Balakrishnan", "Yan Solihin"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169042", "OA papers": [{"PaperId": "https://openalex.org/W2149257735", "PaperTitle": "WEST: Cloning data cache behavior using Stochastic Traces", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"North Carolina State University": 2.0}, "Authors": ["Balakrishnan Ganesh", "Yan Solihin"]}]}, {"DBLP title": "Statistical performance comparisons of computers.", "DBLP authors": ["Tianshi Chen", "Yunji Chen", "Qi Guo", "Olivier Temam", "Yue Wu", "Weiwu Hu"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169043", "OA papers": [{"PaperId": "https://openalex.org/W2102201375", "PaperTitle": "Statistical performance comparisons of computers", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"Institute of Computing Technology": 2.5, "Chinese Academy of Sciences": 2.5, "Inria Saclay - \u00cele-de-France Research Centre": 0.5, "French Institute for Research in Computer Science and Automation": 0.5}, "Authors": ["Tianshi Chen", "Yunji Chen", "Qi Guo", "Olivier Temam", "Yue Wu", "Weiwu Hu"]}]}, {"DBLP title": "Accelerating business analytics applications.", "DBLP authors": ["Valentina Salapura", "Tejas Karkhanis", "Priya Nagpurkar", "Jos\u00e9 E. Moreira"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169044", "OA papers": [{"PaperId": "https://openalex.org/W2082964163", "PaperTitle": "Accelerating business analytics applications", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"IBM T.J. Watson Research Center, Yorktown Heights, NY 10598-0218, USA": 4.0}, "Authors": ["Valentina Salapura", "Tejas Karkhanis", "Priya Nagpurkar", "Jos\u00e9 Cl\u00e1udio Fonseca Moreira"]}]}, {"DBLP title": "Architectural perspectives of future wireless base stations based on the IBM PowerEN\u2122 processor.", "DBLP authors": ["Augusto Vega", "Pradip Bose", "Alper Buyuktosunoglu", "Jeff H. Derby", "Michele Franceschini", "Charles Johnson", "Robert K. Montoye"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169045", "OA papers": [{"PaperId": "https://openalex.org/W2021079370", "PaperTitle": "Architectural perspectives of future wireless base stations based on the IBM PowerEN&#x2122; processor", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"IBM (United States)": 6.0, "Research Triangle Park Foundation": 1.0}, "Authors": ["Augusto Vega", "Pradip Bose", "Alper Buyuktosunoglu", "Jeff H. Derby", "Michele M. Franceschini", "Charles R. Johnson", "Robert K. Montoye"]}]}, {"DBLP title": "QuickIA: Exploring heterogeneous architectures on real prototypes.", "DBLP authors": ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott Hahn", "P. K. Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul Brett", "Abirami Prabhakaran", "Li Zhao", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi R. Iyer"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169046", "OA papers": [{"PaperId": "https://openalex.org/W2132078224", "PaperTitle": "QuickIA: Exploring heterogeneous architectures on real prototypes", "Year": 2012, "CitationCount": 74, "EstimatedCitation": 74, "Affiliations": {"Intel (United States)": 14.0}, "Authors": ["Nagabhushan Chitlur", "Ganapati Srinivasa", "Scott A. Hahn", "Pradeep Kumar Gupta", "Dheeraj Reddy", "David A. Koufaty", "Paul J. Brett", "Abirami Prabhakaran", "Hailong Li", "Nelson Ijih", "Suchit Subhaschandra", "Sabina Grover", "Xiaowei Jiang", "Ravi Iyer"]}]}, {"DBLP title": "Network congestion avoidance through Speculative Reservation.", "DBLP authors": ["Nan Jiang", "Daniel U. Becker", "George Michelogiannakis", "William J. Dally"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169047", "OA papers": [{"PaperId": "https://openalex.org/W1982067586", "PaperTitle": "Network congestion avoidance through Speculative Reservation", "Year": 2012, "CitationCount": 54, "EstimatedCitation": 54, "Affiliations": {"Stanford University": 4.0}, "Authors": ["Nan Jiang", "Daniel J. Becker", "George Michelogiannakis", "William J. Dally"]}]}, {"DBLP title": "Network within a network approach to create a scalable high-radix router microarchitecture.", "DBLP authors": ["Jung Ho Ahn", "Sungwoo Choo", "John Kim"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169048", "OA papers": [{"PaperId": "https://openalex.org/W2117915516", "PaperTitle": "Network within a network approach to create a scalable high-radix router microarchitecture", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Seoul National University": 2.0, "Korea Advanced Institute of Science and Technology": 1.0}, "Authors": ["Jung Yong Ahn", "Sungwoo Choo", "John Kim"]}]}, {"DBLP title": "Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip.", "DBLP authors": ["Sheng Ma", "Natalie D. Enright Jerger", "Zhiying Wang"], "year": 2012, "doi": "https://doi.org/10.1109/HPCA.2012.6169049", "OA papers": [{"PaperId": "https://openalex.org/W2095795217", "PaperTitle": "Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip", "Year": 2012, "CitationCount": 68, "EstimatedCitation": 68, "Affiliations": {"National University of Defense Technology": 1.5, "University of Toronto": 1.5}, "Authors": ["Sheng Ma", "Natalie Enright Jerger", "Zhiying Wang"]}]}]