BDD-based logic synthesis for LUT-based FPGAs