#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Sep 15 20:42:39 2022
# Process ID: 3368
# Current directory: C:/Users/Artem/Desktop/BSUIR-Labs/7 term/APVMiS/Lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4388 C:\Users\Artem\Desktop\BSUIR-Labs\7 term\APVMiS\Lab1\Lab1.xpr
# Log file: C:/Users/Artem/Desktop/BSUIR-Labs/7 term/APVMiS/Lab1/vivado.log
# Journal file: C:/Users/Artem/Desktop/BSUIR-Labs/7 term/APVMiS/Lab1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Artem/Desktop/BSUIR-Labs/7 term/APVMiS/Lab1/Lab1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 820.570 ; gain = 111.016
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Sep 15 20:47:26 2022] Launched synth_1...
Run output will be captured here: C:/Users/Artem/Desktop/BSUIR-Labs/7 term/APVMiS/Lab1/Lab1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Sep 15 21:06:32 2022] Launched impl_1...
Run output will be captured here: C:/Users/Artem/Desktop/BSUIR-Labs/7 term/APVMiS/Lab1/Lab1.runs/impl_1/runme.log
open_bd_design {C:/Users/Artem/Desktop/BSUIR-Labs/7 term/APVMiS/Lab1/Lab1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:module_ref:Lab1:1.0 - Lab1_0
Successfully read diagram <design_1> from BD file <C:/Users/Artem/Desktop/BSUIR-Labs/7 term/APVMiS/Lab1/Lab1.srcs/sources_1/bd/design_1/design_1.bd>
create_bd_cell -type module -reference Testbench Testbench_0
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Users/Artem/Desktop/BSUIR-Labs/7 term/APVMiS/Lab1/Lab1.srcs/sources_1/new/Testbench.vhd'.
WARNING: [IP_Flow 19-965] There are no component ports to infer bus interfaces.
ERROR: [IP_Flow 19-748] Component Definition 'xilinx.com:module_ref:Testbench:1.0 (Testbench_v1_0)': No ports found. There must be an interface when the IP has at least one source file group.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'Testbench'.
ERROR: [BD 41-1699] Unable to add reference type cell for reference-module 'Testbench'
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference Testbench -name Testbench_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
connect_bd_net [get_bd_pins Lab1_0/x1] [get_bd_pins Lab1_0/x2]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins Lab1_0/x1] [get_bd_pins Lab1_0/x2]'
save_bd_design
Wrote  : <C:/Users/Artem/Desktop/BSUIR-Labs/7 term/APVMiS/Lab1/Lab1.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/Artem/Desktop/BSUIR-Labs/7 term/APVMiS/Lab1/Lab1.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 15 21:08:43 2022...
