// Seed: 1196226737
module module_0 (
    input  wor   id_0,
    input  uwire id_1,
    input  wire  id_2,
    output wand  id_3,
    input  wand  id_4,
    output tri0  id_5
);
  assign id_3 = -1;
  assign id_3 = 1 < -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd24,
    parameter id_9 = 32'd72
) (
    output wor id_0,
    output wand _id_1,
    input uwire id_2,
    input wire id_3,
    input wire id_4,
    input supply0 id_5,
    input uwire id_6,
    output wire id_7,
    input tri1 id_8,
    output tri1 _id_9,
    output tri1 id_10
);
  logic [id_9 : id_1] id_12;
  logic id_13 = -1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_6,
      id_7,
      id_6,
      id_10
  );
  assign modCall_1.id_4 = 0;
endmodule
