massiv parallel processor architectur resourc awar comput vahid lari alexandru tanas frank hannig rgen teich hardwar softwar design depart comput scienc friedrich alexand univers erlangen rnberg fau germani alexandru hannig teich abstract class massiv parallel processor architectur call invas tight coupl processor array tcpas present processor class high param teriz templat tailor runtim fulfil costum requir perform area cost energi effici programm acceler well suit domain specif comput area signal imag video process well stream process applic overcom futur scale issu power con sumption reliabl resourc manag well applic parallel map tcpas inher design support adapt resourc awar hardwar level follow introduc resourc awar parallel comput paradigm call invas comput applic dynam claim execut releas resourc invas comput enabl power manag final will introduc idea realiz fault toler loop execut massiv parallel architectur employ demand spatial redund processor array level introduct steadi miniatur featur size allow creat increas complex multi processor system chip soc architectur rais numer question challeng includ imperfect unreli vice well scalabl problem architectur instanc optim communic topolog memori architectur situat sever respect power consumpt chip handl limit power budget technolog shrink lead higher energi densiti continu consequ chip area fulli util simultan phenomena power wall util wall scalabl issu caus sheer complex exponenti growth resourc manag well parallel map approach lead conclus futur system will scale map runtim method will consider improv reason hold embed portabl devic smartphon tablet well larg scale system high perform comput custom heterogen form domain specif compon acceler key success futur perform gain high integr densiti will lead vulner circuit malfunct thermal effect circuitri wear out extern cosmic radiat protect multi core system fault gain intens interest decad situat turn sever consid massiv parallel architectur hundr thousand resourc work real time requir remedi domain specif class mas sive parallel processor architectur call invas tight coupl processor array tcpa offer built scalabl resourc manag term invas stem novel paradigm call invas comput design program futur massiv parallel comput system heterogen mpsoc main idea novelti invas comput introduc resourc awar program ming support sens applic abil explor dynam spread comput processor phase call invas execut code segment high degre parallel base region claim resourc mpsoc afterward applic termin degre parallel decreas enter retreat phase dealloc resourc resum execut exampl sequenti singl processor tcpas consist array tight coupl light weight processor element architectur well suit domain specif companion mpsoc acceler loop program digit signal process multi media applic typic applic static map spatial tempor partit manner array processor overcom rigid processor array support hardwar level idea invas comput cycl wise invas processor resourc multipl parallel hardwar support invas strategi purpos integr special hardwar control processor element tcpa enabl extrem fast decentr resourc alloc addit invas control ictrl enabl hierarch power manag tcpas ongo aim enhanc capabl support fault toler invad duplic trip licat redund region base applic reliabl well transient fault rate system goal studi effect transient fault processor array base occurr locat investig approach place hard ware softwar voter check correct redund loop execut addit order achiev trade flexibl time hardwar cost hardwar voter will implement special function unit pes program vote input output intern regist pes copyright held author owner workshop resourc awar adapt multi core comput race paderborn germani rest paper proceed discuss work iii address architectur tcpas describ incorpor invas comput tcpas option power manag ment approach fault toler loop execut tcpas present consid final remark propos approach conclud work mpsoc architectur high degre parallel offer high perform high versatil parison singl core processor exampl multi core architectur includ xeon phi coprocessor seri core seri core devic tilepro bit processor famili vliw processor manag supervis huge amount resourc futur architectur perform complet central major perform bottleneck current approach scale longer strong trend dynam exploit level parallel core architectur base appli cation requir instanc trip project array small processor flexibl alloc resourc dynam type concurr rang run singl thread logic processor compos distribut core run thread separ physic core exist method rigid number resourc compil time consid architectur control central provid hardwar support resourc manag workload distribut order tackl problem distribut hardwar architectur resourc manag tcpas concept scale better central resourc manag approach general introduc architectur properti tcpas iii architectur tight coupl processor array tcpa high parameteriz architec ture templat offer high degre flexibl paramet defin synthesi time paramet reconfigur runtim architectur acceler comput intens loop kernel mpsoc fig heart acceler compris massiv parallel array tight coupl processor element pes complement peripher compon buffer high parameteriz compon vliw long instruct word structur bottom fig type number function unit adder multipli shifter logic oper instanti separ function unit work parallel size instruct memori regist file well parameteriz regist file consist type regist data well control corpor http ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl instruct memori instruct decod branch unit fufu flagspc ile fig tight coupl processor array buffer surround array well sketch singl vliw process element path input port output port general purpos regist rotat regist array consist heterogen pes instanc pes border includ extra function aliti purpos address generat rest paper consid homogen array augment dedic address generat unit pes array interconnect circuit switch mesh interconnect low latenc allow data produc cycl neighbor interconnect wrapper encapsul describ parameter capabl switch network wrapper arrang grid fashion custom compil time multipl input output port direct north east south west wrapper topolo gie pes grid systol topolog higher dimension topolog torus hypercub implement chang dynam network data control signal defin data width number dedic channel direct instanc bit channel bit channel chosen data control network note data control path width architectur compon func tional unit regist deduc select channel bit width processor array surround structur buffer buffer configur oper fifo normal random access memori ram base applic requir multipl buffer bank concaten form larger memori applic invas comput power manag invas comput introduc resourc awar parallel comput paradigm conceiv overcom resourc scalabl problem futur core architectur paradigm defin three phase execut applic invad phase applic request requir resourc well function function execut properti quir resourc load binari parallel program execut program infect phase applic execut complet degre parallel reduc captur resourc portion will releas issu retreat request outlin tcpas envis acceler heterogen tile architectur suitabl run comput intens kernel sens tcpa acceler connect risc core data cach share bus separ tile tile architectur applic run risc core reach execut point requir high degre parallel request acceler tcpa request reach tcpa architectur oper system dedic control processor evalu avail resourc place invas request processor array order place invas processor array suitabl initi point call invas seed select intellig select seed invas increas chanc acquir requir resourc system level optim object load temperatur balanc invas seed chosen pes border array direct access buffer structur guarante candid invas seed interfac control processor number interfac seed pes repres capac tcpa run concurr applic capac limit hardwar cost concurr applic full set peripher compon need control processor receiv invad request choos best initi point check status ictrl processor array process take place distribut fashion start initi element corner array neighbor resourc avail send invas signal dedic control network process continu neighbor resourc cycl cycl fashion requir number resourc reserv resourc claim requir number need pes fulfil invad pes start send confirm signal indic invad pes number invad pes locat process perform revers direct invas start invad domain initi invas subsequ load configur captur pes complet execut applic initi will issu retreat signal captur neighbor signal local propag captur pes path invad signal pave captur pes applic signal releas confirm wave signal initi base applic requir imag signal process comput intens loop specif major invas strategi propos linear invas rectangular invas linear inva sion target captur linear connect chain pes suitabl type dimension digit signal process applic fir filter rectangular invas suitabl dimension applic imag process kernel optic flow algorithm order support propag invas signal processor element core architectur equip invas control ictrl control send invas signal fast cycl base manner minim hardwar cost order trade flexibl perform consid design invas control hard wire fsm base control implement singl invas strategi programm control flexibl implement invas strategi programm invas control easili repro gram wide rang invas strategi adapt applic requir solut base dedic finit state machin fsm allow typic faster resourc explor rigid inflex programm control offer flexibl implement strategi compar fsm base control suffer higher invas latenc dedic invas control gain speedup compar pure softwar base implemen tation resourc manag control processor architectur tcpas minim head control flow memori access well data tran mission inherit dynam adapt invas tcpas energi consumpt optim dynam power idl region array retreat time detail follow subsequ featur help architectur hardwar acceler insid portabl devic batteri life critic invas comput enabl power manag resourc awar comput vantag target core architectur consist ten thousand process element great number comput resourc allow support high level parallel side high power consumpt tradit decreas power dissip chip decreas amount static power power unus resourc context invas comput exploit invas request wake processor retreat request shut processor order save power invas retreat request initi applic architectur adopt applic requir term power invas phase kind power domain consid process element power domain invas control power domain domain control hierarch base system uti lizat turn control invas control ictrl process element ictrl process element ictrl process element ictrl process element ictrl process element ictrl ictrl ictrl pmu process element process element process element process element power domain invas control power domain fig design group invas control power domain invas control power domain control power state singl invas control invas control power domain control power state invas control belong processor element fig receiv invad signal ictrl power subsequ invas confirm claim signal process unit turn make readi start applic execut receiv retreat signal compon turn power gate individu invas control reduc power consumpt mpsoc cost time overhead power switch delay studi effect group multipl invas control power domain group mechan reduc hardwar cost power gate sacrif granular power gate capabl finer granular power control power save contrast group invas control will reduc time overhead need power switch invas retreat phase fig propos exampl architectur group invas control experiment total energi consumpt processor array save select applic resourc util addit present model energi consumpt base size invas control power domain notabl estim error present model averag compar simul fault toler demand consequ devic miniatur duction oper voltag increas fault failur rate menac correct function puter system rich literatur approach protect system fault fault toler digit system achiev redund hardwar softwar comput work protect system fault hardwar approach redund combin circuit check circuit logic level circuit harden pure hardwar solut typic ignor knowledg run applic research investig softwar base fault toler compil techniqu concern coars grain reconfigur architectur cgras architectur manifest natur redun danci level addit instruct level case superscalar vliw structur pes compar standard general purpos processor work deal fault toler architectur schweizer propos hardwar base approach cgras minimum overhead spare function unit replic error handl hardwar compon call flexibl error handl modul fehm integr fehm support dual modular redund dmr tripl modular redund tmr function unit level level set pes cluster intens data comput architectur number function unit suffici explor redund softwar base fault toler approach cgras consid approach propos instruc tion duplic order detect soft error vliw data path compil determin instruct schedul file empti execut slot duplic instruct lee propos softwar base dual tripl replic program cgra order reduc perform degrad work reduc number valid point pli softwar base voter memori store oper summari mention work consid pure softwar approach fault toler lead consider time overhead execut altern hardwar redund approach cost term addit hardwar complex provid fault toler solut processor array demand time area overhead awar run applic sensit system error demand exploit hardwar softwar trade off offer tcpas major focus concern comput intens loop program protect parallel execut soft error employ type redund adapt system status includ exploit reconfigur tcpas implement dual tripl replic implement invas comput fli final concept hardwar softwar vote investig minor impact perform parallel loop execut studi aspect softwar hardwar base fault toler tcpas fig appli cation programm request reliabl toler singl bit error construct invad request base system vulner fault level redund realiz array level case memori input buffer tcpas communic media compon mpsoc assum exist well fault toler approach literatur studi will investig compil time overhead partit protect pes voter variabl vote hardwar cost softwar approach hardwar approach hybrid approach fault toler mechan rewind comput case fault halt array case fault fig perspect realiz fault toler loop execut tcpas level replic voter placement loop variabl final output mention softwar approach fig compil assist approach safe reliabl loop process invas processor array architectur develop time overhead evalu pro pose exploit paradigm invas comput natur claim singl dual tripl replic processor array implement dmr tmr demand invad loop applic base user requir error detect correct correspond dmr tmr scheme requir handl singl multipl error occur computa tion loop compil assist claim requir spare array provid proper loop transform loop program comput requir vote oper order exploit parallel compil transform loop replic fig well introduct schedul vote variabl correspond oper will automat handl compil will tackl problem select loop variabl left hand side variabl variabl output neighbor processor check loop iter exampl fig compil transform initi iter space dimension nest loop tmr loop bodi replic three time map code three claim processor array extra array claim automat compil extra vote variabl correspond oper cours place vote oper higher cost term hardwar time overhead lead better capabl toler multipl fault fault isol fig suggest vote implement softwar hardwar level softwar base vote time overhead special architectur tcpas suitabl comput intens kernel control intens fig exampl vote case perform intermedi variabl well loop output middl pes replica case hardwar vote pes equip proper voter compo nent contribut voter function unit program softwar level vote compar member regist file pes mark red color fig sens flexibl softwar vote employ time time overhead reduc compar softwar approach cours time improv hardwar cost evalu optim place capabl select set pes fig approach transpar applic programm data propag vote oper insert generat code automat question rais detect error exampl case dmr reaction detect fault proper hardwar facil ensur fail safe halt execut applic error suitabl mechan rewind execut earlier point time plan implement expens check point mechan insid pes high hardwar cost exist candid execut rewind return previous iter data depend regist life time allow start current input buffer start input data volum start frame case video process applic repetit misbehavior detect applic migrat region processor array invad request conclud remark invas comput resourc awar parallel comput ing paradigm applic abil expand comput resourc function function guarante request applic program base system status paper summar hard ware softwar concept tight coupl processor array implement concept invas comput enabl reserv releas comput resourc phase applic execut array augment dedic hardwar compon call invas control capabl acquir pes linear rectangular region distribut manner util invas control direct order adapt power manag control individu pes introduc futur idea guarante fault toler loop execut tcpas will investig possibl demand usag level redund dual tripl modular redund base applic request par vote par ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl ictrl par fig vote mechan propos tripl modular redund loop comput tcpas pes color red voter fus vote regist file content hardwar level hardwar base vote loop output variabl map border pes red middl processor array correspond compil generat code tmr iter space disadvantag bad fault isol coverag softwar base vote intermedi perform replica middl row pes vote output propag replica continu execut hardwar base vote intermedi softwar base vote replica state system regard will studi effect vote comparison oper loop intermedi variabl output order trade flexibl softwar base voter low time overhead hardwar base pes will equip special voter function unit capabl oper member regist file compil character will decid part code protect softwar approach hardwar acknowledg work support german founda tion dfg transregion collabor centr invas comput sfb refer venkatesh sampson gould garcia bryksin lugo martinez swanson taylor conserv core reduc energi matur comput acm sigplan notic mar sarip sun mishra xie datta narayanan exploit heterogen energi effici chip multiprocessor ieee journal emerg select topic circuit system jun teich invas algorithm architectur technolog hannig lari boppu tanas reich invas tight coupl processor array domain specif architectur piler design approach acm transact embed comput system tec apr lari narovlyanskyy hannig teich decentr dynam resourc manag support massiv parallel processor array proceed ieee intern confer applic specif system architectur processor asap santa monica usa ieee comput societi sep lari muddasani boppu hannig schmid teich hierarch power manag adapt tight coupl processor array acm transact design autom electron system toda dec duller panesar towner parallel process pic ochip proceed communic process architectur cpa ensched netherland press sankaralingam nagarajan mcdonald desikan drolia govindan gratz gulati hanson kim liu ganathan sethumadhavan sharif shivakumar keckler burger distribut microarchitectur protocol trip prototyp processor proceed annual ieee acm intern symposium microarchitectur micro orlando usa ieee comput societi dec kissler hannig kupriyanov teich high rameteriz parallel processor array architectur proceed ieee intern confer field programm technolog fpt bangkok thailand ieee hannig schmid lari boppu teich system integr tight coupl processor array reconfigur buffer structur proceed acm intern confer comput frontier ischia itali acm tanas lari hannig teich exploit qual iti throughput tradeoff imag process invas pute proceed intern confer parallel comput parco munich germani sep kissler gran salcic hannig teich scalabl domain power gate coars grain reconfigur processor array ieee embed system letter nicolaidi time redund base soft error toler rescu nanomet technolog vlsi test symposium proceed ieee ieee mitra zhang waqa seifert gill kim combin logic soft error correct test confer itc ieee intern ieee rei chang vachharajani rangan august swift softwar implement fault toler proceed intern symposium code generat optim ieee comput societi khudia wright mahlk effici soft error protect commod embed microprocessor profil acm sigplan notic acm schweizer schlicker eisenhardt kuhn rosenstiel low cost tmr fault toler coars grain reconfigur architectur proceed intern confer configur comput fpgas reconfig ieee degalah kandemir vijaykrishnan irwin compil assist soft error detect perform energi constraint embed system acm transact embed comput system tec jul lee choi thermal awar fault toler system design coars grain reconfigur array architectur proceed nasa esa confer adapt hardwar system ieee kang lee kim lee paek select valid effici protect coars grain reconfigur chitectur proceed ieee intern confer applic specif system architectur processor asap ieee 