I 000051 55 7088          1764351086154 structural
(_unit VHDL(cpu 0 16(structural 0 30))
	(_version vf5)
	(_time 1764351086155 2025.11.28 11:31:26)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 17421311104146014146074c431114101710121114)
	(_ent
		(_time 1764351086102)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int RESET -1 0 46(_ent (_in))))
				(_port(_int enable -1 0 47(_ent (_in))))
				(_port(_int PC_out 4 0 48(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 38(_ent (_in))))
				(_port(_int instruction 3 0 39(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 54(_ent (_in))))
				(_port(_int opcode 6 0 55(_ent (_out))))
				(_port(_int rs_addr 6 0 56(_ent (_out))))
				(_port(_int rt_addr 6 0 57(_ent (_out))))
				(_port(_int rd_addr 6 0 58(_ent (_out))))
				(_port(_int immediate 7 0 59(_ent (_out))))
				(_port(_int is_r_type -1 0 60(_ent (_out))))
				(_port(_int is_i_type -1 0 61(_ent (_out))))
				(_port(_int alu_enable -1 0 62(_ent (_out))))
				(_port(_int mem_write -1 0 63(_ent (_out))))
				(_port(_int mem_read -1 0 64(_ent (_out))))
				(_port(_int reg_write -1 0 65(_ent (_out))))
				(_port(_int mem_to_reg -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 118(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((RESET)(RESET))
				((enable)(enable))
				((PC_out)(PC_out))
			)
		)
	)
	(_inst INSTR_MEM 0 126(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_implicit)
			(_port
				((addr)(addr))
				((instruction)(instruction))
			)
		)
	)
	(_inst DECODER 0 136(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_implicit)
			(_port
				((instruction)(instruction))
				((opcode)(opcode))
				((rs_addr)(rs_addr))
				((rt_addr)(rt_addr))
				((rd_addr)(rd_addr))
				((immediate)(immediate))
				((is_r_type)(is_r_type))
				((is_i_type)(is_i_type))
				((alu_enable)(alu_enable))
				((mem_write)(mem_write))
				((mem_read)(mem_read))
				((reg_write)(reg_write))
				((mem_to_reg)(mem_to_reg))
			)
		)
	)
	(_inst REG_FILE 0 164(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 188(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 209(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 18(_ent(_in))))
		(_port(_int RESET -1 0 19(_ent(_in))))
		(_port(_int enable -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 24(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 24(_ent(_out))))
		(_port(_int r6_debug 1 0 25(_ent(_out))))
		(_port(_int r7_debug 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 54(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 76(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 79(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 79(_arch(_uni))))
		(_sig(_int rs_addr 10 0 80(_arch(_uni))))
		(_sig(_int rt_addr 10 0 81(_arch(_uni))))
		(_sig(_int rd_addr 10 0 82(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 83(_arch(_uni))))
		(_sig(_int immediate 8 0 84(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 85(_arch(_uni))))
		(_sig(_int is_r_type -1 0 88(_arch(_uni))))
		(_sig(_int is_i_type -1 0 89(_arch(_uni))))
		(_sig(_int alu_enable -1 0 90(_arch(_uni))))
		(_sig(_int mem_write -1 0 91(_arch(_uni))))
		(_sig(_int mem_read -1 0 92(_arch(_uni))))
		(_sig(_int reg_write -1 0 93(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 94(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 97(_arch(_uni))))
		(_sig(_int rs_data 9 0 98(_arch(_uni))))
		(_sig(_int rt_data 9 0 99(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 102(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 103(_arch(_uni))))
		(_sig(_int alu_result 9 0 104(_arch(_uni))))
		(_sig(_int alu_status 10 0 105(_arch(_uni))))
		(_sig(_int mem_addr 8 0 108(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 109(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 110(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__158(_arch 1 0 158(_assignment(_trgt(15))(_sens(14)))))
			(line__181(_arch 2 0 181(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__182(_arch 3 0 182(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__204(_arch 4 0 204(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__207(_arch 5 0 207(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__227(_arch 6 0 227(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__235(_arch 7 0 235(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__236(_arch 8 0 236(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__242(_arch 9 0 242(_assignment(_trgt(5)))))
			(line__243(_arch 10 0 243(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 7088          1764351100084 structural
(_unit VHDL(cpu 0 16(structural 0 30))
	(_version vf5)
	(_time 1764351100085 2025.11.28 11:31:40)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 79292e79702f286f2f2869222d7f7a7e797e7c7f7a)
	(_ent
		(_time 1764351086101)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int RESET -1 0 46(_ent (_in))))
				(_port(_int enable -1 0 47(_ent (_in))))
				(_port(_int PC_out 4 0 48(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 38(_ent (_in))))
				(_port(_int instruction 3 0 39(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 54(_ent (_in))))
				(_port(_int opcode 6 0 55(_ent (_out))))
				(_port(_int rs_addr 6 0 56(_ent (_out))))
				(_port(_int rt_addr 6 0 57(_ent (_out))))
				(_port(_int rd_addr 6 0 58(_ent (_out))))
				(_port(_int immediate 7 0 59(_ent (_out))))
				(_port(_int is_r_type -1 0 60(_ent (_out))))
				(_port(_int is_i_type -1 0 61(_ent (_out))))
				(_port(_int alu_enable -1 0 62(_ent (_out))))
				(_port(_int mem_write -1 0 63(_ent (_out))))
				(_port(_int mem_read -1 0 64(_ent (_out))))
				(_port(_int reg_write -1 0 65(_ent (_out))))
				(_port(_int mem_to_reg -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 118(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((RESET)(RESET))
				((enable)(enable))
				((PC_out)(PC_out))
			)
		)
	)
	(_inst INSTR_MEM 0 126(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_implicit)
			(_port
				((addr)(addr))
				((instruction)(instruction))
			)
		)
	)
	(_inst DECODER 0 136(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_implicit)
			(_port
				((instruction)(instruction))
				((opcode)(opcode))
				((rs_addr)(rs_addr))
				((rt_addr)(rt_addr))
				((rd_addr)(rd_addr))
				((immediate)(immediate))
				((is_r_type)(is_r_type))
				((is_i_type)(is_i_type))
				((alu_enable)(alu_enable))
				((mem_write)(mem_write))
				((mem_read)(mem_read))
				((reg_write)(reg_write))
				((mem_to_reg)(mem_to_reg))
			)
		)
	)
	(_inst REG_FILE 0 164(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 188(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 209(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 18(_ent(_in))))
		(_port(_int RESET -1 0 19(_ent(_in))))
		(_port(_int enable -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 24(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 24(_ent(_out))))
		(_port(_int r6_debug 1 0 25(_ent(_out))))
		(_port(_int r7_debug 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 54(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 76(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 79(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 79(_arch(_uni))))
		(_sig(_int rs_addr 10 0 80(_arch(_uni))))
		(_sig(_int rt_addr 10 0 81(_arch(_uni))))
		(_sig(_int rd_addr 10 0 82(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 83(_arch(_uni))))
		(_sig(_int immediate 8 0 84(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 85(_arch(_uni))))
		(_sig(_int is_r_type -1 0 88(_arch(_uni))))
		(_sig(_int is_i_type -1 0 89(_arch(_uni))))
		(_sig(_int alu_enable -1 0 90(_arch(_uni))))
		(_sig(_int mem_write -1 0 91(_arch(_uni))))
		(_sig(_int mem_read -1 0 92(_arch(_uni))))
		(_sig(_int reg_write -1 0 93(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 94(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 97(_arch(_uni))))
		(_sig(_int rs_data 9 0 98(_arch(_uni))))
		(_sig(_int rt_data 9 0 99(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 102(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 103(_arch(_uni))))
		(_sig(_int alu_result 9 0 104(_arch(_uni))))
		(_sig(_int alu_status 10 0 105(_arch(_uni))))
		(_sig(_int mem_addr 8 0 108(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 109(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 110(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__158(_arch 1 0 158(_assignment(_trgt(15))(_sens(14)))))
			(line__181(_arch 2 0 181(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__182(_arch 3 0 182(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__204(_arch 4 0 204(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__207(_arch 5 0 207(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__227(_arch 6 0 227(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__235(_arch 7 0 235(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__236(_arch 8 0 236(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__242(_arch 9 0 242(_assignment(_trgt(5)))))
			(line__243(_arch 10 0 243(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 7088          1764351114272 structural
(_unit VHDL(cpu 0 16(structural 0 30))
	(_version vf5)
	(_time 1764351114273 2025.11.28 11:31:54)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code e5e0e2b7e0b3b4f3b3b4f5beb1e3e6e2e5e2e0e3e6)
	(_ent
		(_time 1764351086101)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int RESET -1 0 46(_ent (_in))))
				(_port(_int enable -1 0 47(_ent (_in))))
				(_port(_int PC_out 4 0 48(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 38(_ent (_in))))
				(_port(_int instruction 3 0 39(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 54(_ent (_in))))
				(_port(_int opcode 6 0 55(_ent (_out))))
				(_port(_int rs_addr 6 0 56(_ent (_out))))
				(_port(_int rt_addr 6 0 57(_ent (_out))))
				(_port(_int rd_addr 6 0 58(_ent (_out))))
				(_port(_int immediate 7 0 59(_ent (_out))))
				(_port(_int is_r_type -1 0 60(_ent (_out))))
				(_port(_int is_i_type -1 0 61(_ent (_out))))
				(_port(_int alu_enable -1 0 62(_ent (_out))))
				(_port(_int mem_write -1 0 63(_ent (_out))))
				(_port(_int mem_read -1 0 64(_ent (_out))))
				(_port(_int reg_write -1 0 65(_ent (_out))))
				(_port(_int mem_to_reg -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 118(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((RESET)(RESET))
				((enable)(enable))
				((PC_out)(PC_out))
			)
		)
	)
	(_inst INSTR_MEM 0 126(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_implicit)
			(_port
				((addr)(addr))
				((instruction)(instruction))
			)
		)
	)
	(_inst DECODER 0 136(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_implicit)
			(_port
				((instruction)(instruction))
				((opcode)(opcode))
				((rs_addr)(rs_addr))
				((rt_addr)(rt_addr))
				((rd_addr)(rd_addr))
				((immediate)(immediate))
				((is_r_type)(is_r_type))
				((is_i_type)(is_i_type))
				((alu_enable)(alu_enable))
				((mem_write)(mem_write))
				((mem_read)(mem_read))
				((reg_write)(reg_write))
				((mem_to_reg)(mem_to_reg))
			)
		)
	)
	(_inst REG_FILE 0 164(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 188(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 209(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 18(_ent(_in))))
		(_port(_int RESET -1 0 19(_ent(_in))))
		(_port(_int enable -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 24(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 24(_ent(_out))))
		(_port(_int r6_debug 1 0 25(_ent(_out))))
		(_port(_int r7_debug 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 54(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 76(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 79(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 79(_arch(_uni))))
		(_sig(_int rs_addr 10 0 80(_arch(_uni))))
		(_sig(_int rt_addr 10 0 81(_arch(_uni))))
		(_sig(_int rd_addr 10 0 82(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 83(_arch(_uni))))
		(_sig(_int immediate 8 0 84(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 85(_arch(_uni))))
		(_sig(_int is_r_type -1 0 88(_arch(_uni))))
		(_sig(_int is_i_type -1 0 89(_arch(_uni))))
		(_sig(_int alu_enable -1 0 90(_arch(_uni))))
		(_sig(_int mem_write -1 0 91(_arch(_uni))))
		(_sig(_int mem_read -1 0 92(_arch(_uni))))
		(_sig(_int reg_write -1 0 93(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 94(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 97(_arch(_uni))))
		(_sig(_int rs_data 9 0 98(_arch(_uni))))
		(_sig(_int rt_data 9 0 99(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 102(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 103(_arch(_uni))))
		(_sig(_int alu_result 9 0 104(_arch(_uni))))
		(_sig(_int alu_status 10 0 105(_arch(_uni))))
		(_sig(_int mem_addr 8 0 108(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 109(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 110(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__158(_arch 1 0 158(_assignment(_trgt(15))(_sens(14)))))
			(line__181(_arch 2 0 181(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__182(_arch 3 0 182(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__204(_arch 4 0 204(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__207(_arch 5 0 207(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__227(_arch 6 0 227(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__235(_arch 7 0 235(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__236(_arch 8 0 236(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__242(_arch 9 0 242(_assignment(_trgt(5)))))
			(line__243(_arch 10 0 243(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 7088          1764351451660 structural
(_unit VHDL(cpu 0 16(structural 0 30))
	(_version vf5)
	(_time 1764351451661 2025.11.28 11:37:31)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code d3d08180d08582c58582c38887d5d0d4d3d4d6d5d0)
	(_ent
		(_time 1764351086101)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 45(_ent (_in))))
				(_port(_int RESET -1 0 46(_ent (_in))))
				(_port(_int enable -1 0 47(_ent (_in))))
				(_port(_int PC_out 4 0 48(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 38(_ent (_in))))
				(_port(_int instruction 3 0 39(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 54(_ent (_in))))
				(_port(_int opcode 6 0 55(_ent (_out))))
				(_port(_int rs_addr 6 0 56(_ent (_out))))
				(_port(_int rt_addr 6 0 57(_ent (_out))))
				(_port(_int rd_addr 6 0 58(_ent (_out))))
				(_port(_int immediate 7 0 59(_ent (_out))))
				(_port(_int is_r_type -1 0 60(_ent (_out))))
				(_port(_int is_i_type -1 0 61(_ent (_out))))
				(_port(_int alu_enable -1 0 62(_ent (_out))))
				(_port(_int mem_write -1 0 63(_ent (_out))))
				(_port(_int mem_read -1 0 64(_ent (_out))))
				(_port(_int reg_write -1 0 65(_ent (_out))))
				(_port(_int mem_to_reg -1 0 66(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 118(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((RESET)(RESET))
				((enable)(enable))
				((PC_out)(PC_out))
			)
		)
	)
	(_inst INSTR_MEM 0 126(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_implicit)
			(_port
				((addr)(addr))
				((instruction)(instruction))
			)
		)
	)
	(_inst DECODER 0 136(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_implicit)
			(_port
				((instruction)(instruction))
				((opcode)(opcode))
				((rs_addr)(rs_addr))
				((rt_addr)(rt_addr))
				((rd_addr)(rd_addr))
				((immediate)(immediate))
				((is_r_type)(is_r_type))
				((is_i_type)(is_i_type))
				((alu_enable)(alu_enable))
				((mem_write)(mem_write))
				((mem_read)(mem_read))
				((reg_write)(reg_write))
				((mem_to_reg)(mem_to_reg))
			)
		)
	)
	(_inst REG_FILE 0 164(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 188(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 209(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 18(_ent(_in))))
		(_port(_int RESET -1 0 19(_ent(_in))))
		(_port(_int enable -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 24(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 24(_ent(_out))))
		(_port(_int r6_debug 1 0 25(_ent(_out))))
		(_port(_int r7_debug 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 38(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 48(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 54(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 55(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 59(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 75(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 75(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 76(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 76(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 79(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 79(_arch(_uni))))
		(_sig(_int rs_addr 10 0 80(_arch(_uni))))
		(_sig(_int rt_addr 10 0 81(_arch(_uni))))
		(_sig(_int rd_addr 10 0 82(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 83(_arch(_uni))))
		(_sig(_int immediate 8 0 84(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 85(_arch(_uni))))
		(_sig(_int is_r_type -1 0 88(_arch(_uni))))
		(_sig(_int is_i_type -1 0 89(_arch(_uni))))
		(_sig(_int alu_enable -1 0 90(_arch(_uni))))
		(_sig(_int mem_write -1 0 91(_arch(_uni))))
		(_sig(_int mem_read -1 0 92(_arch(_uni))))
		(_sig(_int reg_write -1 0 93(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 94(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 97(_arch(_uni))))
		(_sig(_int rs_data 9 0 98(_arch(_uni))))
		(_sig(_int rt_data 9 0 99(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 102(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 103(_arch(_uni))))
		(_sig(_int alu_result 9 0 104(_arch(_uni))))
		(_sig(_int alu_status 10 0 105(_arch(_uni))))
		(_sig(_int mem_addr 8 0 108(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 109(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 110(_arch(_uni))))
		(_prcs
			(line__155(_arch 0 0 155(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__158(_arch 1 0 158(_assignment(_trgt(15))(_sens(14)))))
			(line__181(_arch 2 0 181(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__182(_arch 3 0 182(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__204(_arch 4 0 204(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__207(_arch 5 0 207(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__227(_arch 6 0 227(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__235(_arch 7 0 235(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__236(_arch 8 0 236(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__242(_arch 9 0 242(_assignment(_trgt(5)))))
			(line__243(_arch 10 0 243(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 7090          1764351501807 structural
(_unit VHDL(cpu 0 16(structural 0 32))
	(_version vf5)
	(_time 1764351501808 2025.11.28 11:38:21)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code b0b7e6e5b0e6e1a6e6e1a0ebe4b6b3b7b0b7b5b6b3)
	(_ent
		(_time 1764351086101)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RESET -1 0 48(_ent (_in))))
				(_port(_int enable -1 0 49(_ent (_in))))
				(_port(_int PC_out 4 0 50(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 40(_ent (_in))))
				(_port(_int instruction 3 0 41(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 56(_ent (_in))))
				(_port(_int opcode 6 0 57(_ent (_out))))
				(_port(_int rs_addr 6 0 58(_ent (_out))))
				(_port(_int rt_addr 6 0 59(_ent (_out))))
				(_port(_int rd_addr 6 0 60(_ent (_out))))
				(_port(_int immediate 7 0 61(_ent (_out))))
				(_port(_int is_r_type -1 0 62(_ent (_out))))
				(_port(_int is_i_type -1 0 63(_ent (_out))))
				(_port(_int alu_enable -1 0 64(_ent (_out))))
				(_port(_int mem_write -1 0 65(_ent (_out))))
				(_port(_int mem_read -1 0 66(_ent (_out))))
				(_port(_int reg_write -1 0 67(_ent (_out))))
				(_port(_int mem_to_reg -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 120(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((RESET)(RESET))
				((enable)(enable))
				((PC_out)(PC_out))
			)
		)
	)
	(_inst INSTR_MEM 0 128(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_implicit)
			(_port
				((addr)(addr))
				((instruction)(instruction))
			)
		)
	)
	(_inst DECODER 0 138(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_implicit)
			(_port
				((instruction)(instruction))
				((opcode)(opcode))
				((rs_addr)(rs_addr))
				((rt_addr)(rt_addr))
				((rd_addr)(rd_addr))
				((immediate)(immediate))
				((is_r_type)(is_r_type))
				((is_i_type)(is_i_type))
				((alu_enable)(alu_enable))
				((mem_write)(mem_write))
				((mem_read)(mem_read))
				((reg_write)(reg_write))
				((mem_to_reg)(mem_to_reg))
			)
		)
	)
	(_inst REG_FILE 0 166(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 190(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 211(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 18(_ent(_in))))
		(_port(_int RESET -1 0 19(_ent(_in))))
		(_port(_int enable -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 24(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 24(_ent(_out))))
		(_port(_int r6_debug 1 0 25(_ent(_out))))
		(_port(_int r7_debug 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 56(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 78(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 81(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 81(_arch(_uni))))
		(_sig(_int rs_addr 10 0 82(_arch(_uni))))
		(_sig(_int rt_addr 10 0 83(_arch(_uni))))
		(_sig(_int rd_addr 10 0 84(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 85(_arch(_uni))))
		(_sig(_int immediate 8 0 86(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 87(_arch(_uni))))
		(_sig(_int is_r_type -1 0 90(_arch(_uni))))
		(_sig(_int is_i_type -1 0 91(_arch(_uni))))
		(_sig(_int alu_enable -1 0 92(_arch(_uni))))
		(_sig(_int mem_write -1 0 93(_arch(_uni))))
		(_sig(_int mem_read -1 0 94(_arch(_uni))))
		(_sig(_int reg_write -1 0 95(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 96(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 99(_arch(_uni))))
		(_sig(_int rs_data 9 0 100(_arch(_uni))))
		(_sig(_int rt_data 9 0 101(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 104(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 105(_arch(_uni))))
		(_sig(_int alu_result 9 0 106(_arch(_uni))))
		(_sig(_int alu_status 10 0 107(_arch(_uni))))
		(_sig(_int mem_addr 8 0 110(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 111(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 112(_arch(_uni))))
		(_prcs
			(line__157(_arch 0 0 157(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__160(_arch 1 0 160(_assignment(_trgt(15))(_sens(14)))))
			(line__183(_arch 2 0 183(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__184(_arch 3 0 184(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__206(_arch 4 0 206(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__209(_arch 5 0 209(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__229(_arch 6 0 229(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__237(_arch 7 0 237(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__238(_arch 8 0 238(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__244(_arch 9 0 244(_assignment(_trgt(5)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 7090          1764351508570 structural
(_unit VHDL(cpu 0 16(structural 0 32))
	(_version vf5)
	(_time 1764351508571 2025.11.28 11:38:28)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 1e1b14184b484f08484f0e454a181d191e191b181d)
	(_ent
		(_time 1764351086101)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int RESET -1 0 48(_ent (_in))))
				(_port(_int enable -1 0 49(_ent (_in))))
				(_port(_int PC_out 4 0 50(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 40(_ent (_in))))
				(_port(_int instruction 3 0 41(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 56(_ent (_in))))
				(_port(_int opcode 6 0 57(_ent (_out))))
				(_port(_int rs_addr 6 0 58(_ent (_out))))
				(_port(_int rt_addr 6 0 59(_ent (_out))))
				(_port(_int rd_addr 6 0 60(_ent (_out))))
				(_port(_int immediate 7 0 61(_ent (_out))))
				(_port(_int is_r_type -1 0 62(_ent (_out))))
				(_port(_int is_i_type -1 0 63(_ent (_out))))
				(_port(_int alu_enable -1 0 64(_ent (_out))))
				(_port(_int mem_write -1 0 65(_ent (_out))))
				(_port(_int mem_read -1 0 66(_ent (_out))))
				(_port(_int reg_write -1 0 67(_ent (_out))))
				(_port(_int mem_to_reg -1 0 68(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 120(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((RESET)(RESET))
				((enable)(enable))
				((PC_out)(PC_out))
			)
		)
	)
	(_inst INSTR_MEM 0 128(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_implicit)
			(_port
				((addr)(addr))
				((instruction)(instruction))
			)
		)
	)
	(_inst DECODER 0 138(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_implicit)
			(_port
				((instruction)(instruction))
				((opcode)(opcode))
				((rs_addr)(rs_addr))
				((rt_addr)(rt_addr))
				((rd_addr)(rd_addr))
				((immediate)(immediate))
				((is_r_type)(is_r_type))
				((is_i_type)(is_i_type))
				((alu_enable)(alu_enable))
				((mem_write)(mem_write))
				((mem_read)(mem_read))
				((reg_write)(reg_write))
				((mem_to_reg)(mem_to_reg))
			)
		)
	)
	(_inst REG_FILE 0 166(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 190(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 211(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 18(_ent(_in))))
		(_port(_int RESET -1 0 19(_ent(_in))))
		(_port(_int enable -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 23(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 24(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 24(_ent(_out))))
		(_port(_int r6_debug 1 0 25(_ent(_out))))
		(_port(_int r7_debug 1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 50(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 56(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 57(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 61(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 77(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 77(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 78(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 78(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 81(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 81(_arch(_uni))))
		(_sig(_int rs_addr 10 0 82(_arch(_uni))))
		(_sig(_int rt_addr 10 0 83(_arch(_uni))))
		(_sig(_int rd_addr 10 0 84(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 85(_arch(_uni))))
		(_sig(_int immediate 8 0 86(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 87(_arch(_uni))))
		(_sig(_int is_r_type -1 0 90(_arch(_uni))))
		(_sig(_int is_i_type -1 0 91(_arch(_uni))))
		(_sig(_int alu_enable -1 0 92(_arch(_uni))))
		(_sig(_int mem_write -1 0 93(_arch(_uni))))
		(_sig(_int mem_read -1 0 94(_arch(_uni))))
		(_sig(_int reg_write -1 0 95(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 96(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 99(_arch(_uni))))
		(_sig(_int rs_data 9 0 100(_arch(_uni))))
		(_sig(_int rt_data 9 0 101(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 104(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 105(_arch(_uni))))
		(_sig(_int alu_result 9 0 106(_arch(_uni))))
		(_sig(_int alu_status 10 0 107(_arch(_uni))))
		(_sig(_int mem_addr 8 0 110(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 111(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 112(_arch(_uni))))
		(_prcs
			(line__157(_arch 0 0 157(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__160(_arch 1 0 160(_assignment(_trgt(15))(_sens(14)))))
			(line__183(_arch 2 0 183(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__184(_arch 3 0 184(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__206(_arch 4 0 206(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__209(_arch 5 0 209(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__229(_arch 6 0 229(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__237(_arch 7 0 237(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__238(_arch 8 0 238(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__244(_arch 9 0 244(_assignment(_trgt(5)))))
			(line__245(_arch 10 0 245(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 6654          1764351524874 structural
(_unit VHDL(cpu 0 20(structural 0 34))
	(_version vf5)
	(_time 1764351524875 2025.11.28 11:38:44)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code d6d7dd85d08087c083d2c68d82d0d5d1d6d1d3d0d5)
	(_ent
		(_time 1764351524869)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RESET -1 0 50(_ent (_in))))
				(_port(_int enable -1 0 51(_ent (_in))))
				(_port(_int PC_out 4 0 52(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 42(_ent (_in))))
				(_port(_int instruction 3 0 43(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 58(_ent (_in))))
				(_port(_int opcode 6 0 59(_ent (_out))))
				(_port(_int rs_addr 6 0 60(_ent (_out))))
				(_port(_int rt_addr 6 0 61(_ent (_out))))
				(_port(_int rd_addr 6 0 62(_ent (_out))))
				(_port(_int immediate 7 0 63(_ent (_out))))
				(_port(_int is_r_type -1 0 64(_ent (_out))))
				(_port(_int is_i_type -1 0 65(_ent (_out))))
				(_port(_int alu_enable -1 0 66(_ent (_out))))
				(_port(_int mem_write -1 0 67(_ent (_out))))
				(_port(_int mem_read -1 0 68(_ent (_out))))
				(_port(_int reg_write -1 0 69(_ent (_out))))
				(_port(_int mem_to_reg -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 122(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 130(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_implicit)
			(_port
				((addr)(addr))
				((instruction)(instruction))
			)
		)
	)
	(_inst DECODER 0 140(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 168(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 192(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 213(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int RESET -1 0 23(_ent(_in))))
		(_port(_int enable -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 28(_ent(_out))))
		(_port(_int r6_debug 1 0 29(_ent(_out))))
		(_port(_int r7_debug 1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 79(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 80(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 83(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 83(_arch(_uni))))
		(_sig(_int rs_addr 10 0 84(_arch(_uni))))
		(_sig(_int rt_addr 10 0 85(_arch(_uni))))
		(_sig(_int rd_addr 10 0 86(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 87(_arch(_uni))))
		(_sig(_int immediate 8 0 88(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 89(_arch(_uni))))
		(_sig(_int is_r_type -1 0 92(_arch(_uni))))
		(_sig(_int is_i_type -1 0 93(_arch(_uni))))
		(_sig(_int alu_enable -1 0 94(_arch(_uni))))
		(_sig(_int mem_write -1 0 95(_arch(_uni))))
		(_sig(_int mem_read -1 0 96(_arch(_uni))))
		(_sig(_int reg_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 98(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 101(_arch(_uni))))
		(_sig(_int rs_data 9 0 102(_arch(_uni))))
		(_sig(_int rt_data 9 0 103(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 106(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 107(_arch(_uni))))
		(_sig(_int alu_result 9 0 108(_arch(_uni))))
		(_sig(_int alu_status 10 0 109(_arch(_uni))))
		(_sig(_int mem_addr 8 0 112(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 113(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 114(_arch(_uni))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__162(_arch 1 0 162(_assignment(_trgt(15))(_sens(14)))))
			(line__185(_arch 2 0 185(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__186(_arch 3 0 186(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__208(_arch 4 0 208(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__211(_arch 5 0 211(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__231(_arch 6 0 231(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__239(_arch 7 0 239(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__240(_arch 8 0 240(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__246(_arch 9 0 246(_assignment(_trgt(5)))))
			(line__247(_arch 10 0 247(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 6654          1764351632317 structural
(_unit VHDL(cpu 0 20(structural 0 34))
	(_version vf5)
	(_time 1764351632318 2025.11.28 11:40:32)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 8483d48b80d2d592d18094dfd08287838483818287)
	(_ent
		(_time 1764351524868)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RESET -1 0 50(_ent (_in))))
				(_port(_int enable -1 0 51(_ent (_in))))
				(_port(_int PC_out 4 0 52(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 42(_ent (_in))))
				(_port(_int instruction 3 0 43(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 58(_ent (_in))))
				(_port(_int opcode 6 0 59(_ent (_out))))
				(_port(_int rs_addr 6 0 60(_ent (_out))))
				(_port(_int rt_addr 6 0 61(_ent (_out))))
				(_port(_int rd_addr 6 0 62(_ent (_out))))
				(_port(_int immediate 7 0 63(_ent (_out))))
				(_port(_int is_r_type -1 0 64(_ent (_out))))
				(_port(_int is_i_type -1 0 65(_ent (_out))))
				(_port(_int alu_enable -1 0 66(_ent (_out))))
				(_port(_int mem_write -1 0 67(_ent (_out))))
				(_port(_int mem_read -1 0 68(_ent (_out))))
				(_port(_int reg_write -1 0 69(_ent (_out))))
				(_port(_int mem_to_reg -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 122(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 130(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_implicit)
			(_port
				((addr)(addr))
				((instruction)(instruction))
			)
		)
	)
	(_inst DECODER 0 140(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 168(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 192(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 213(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int RESET -1 0 23(_ent(_in))))
		(_port(_int enable -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 28(_ent(_out))))
		(_port(_int r6_debug 1 0 29(_ent(_out))))
		(_port(_int r7_debug 1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 79(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 80(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 83(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 83(_arch(_uni))))
		(_sig(_int rs_addr 10 0 84(_arch(_uni))))
		(_sig(_int rt_addr 10 0 85(_arch(_uni))))
		(_sig(_int rd_addr 10 0 86(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 87(_arch(_uni))))
		(_sig(_int immediate 8 0 88(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 89(_arch(_uni))))
		(_sig(_int is_r_type -1 0 92(_arch(_uni))))
		(_sig(_int is_i_type -1 0 93(_arch(_uni))))
		(_sig(_int alu_enable -1 0 94(_arch(_uni))))
		(_sig(_int mem_write -1 0 95(_arch(_uni))))
		(_sig(_int mem_read -1 0 96(_arch(_uni))))
		(_sig(_int reg_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 98(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 101(_arch(_uni))))
		(_sig(_int rs_data 9 0 102(_arch(_uni))))
		(_sig(_int rt_data 9 0 103(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 106(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 107(_arch(_uni))))
		(_sig(_int alu_result 9 0 108(_arch(_uni))))
		(_sig(_int alu_status 10 0 109(_arch(_uni))))
		(_sig(_int mem_addr 8 0 112(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 113(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 114(_arch(_uni))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__162(_arch 1 0 162(_assignment(_trgt(15))(_sens(14)))))
			(line__185(_arch 2 0 185(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__186(_arch 3 0 186(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__208(_arch 4 0 208(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__211(_arch 5 0 211(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__231(_arch 6 0 231(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__239(_arch 7 0 239(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__240(_arch 8 0 240(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__246(_arch 9 0 246(_assignment(_trgt(5)))))
			(line__247(_arch 10 0 247(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 6654          1764351636222 structural
(_unit VHDL(cpu 0 20(structural 0 34))
	(_version vf5)
	(_time 1764351636223 2025.11.28 11:40:36)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code c6c29792c09097d093c2d69d92c0c5c1c6c1c3c0c5)
	(_ent
		(_time 1764351524868)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int RESET -1 0 50(_ent (_in))))
				(_port(_int enable -1 0 51(_ent (_in))))
				(_port(_int PC_out 4 0 52(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 42(_ent (_in))))
				(_port(_int instruction 3 0 43(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 58(_ent (_in))))
				(_port(_int opcode 6 0 59(_ent (_out))))
				(_port(_int rs_addr 6 0 60(_ent (_out))))
				(_port(_int rt_addr 6 0 61(_ent (_out))))
				(_port(_int rd_addr 6 0 62(_ent (_out))))
				(_port(_int immediate 7 0 63(_ent (_out))))
				(_port(_int is_r_type -1 0 64(_ent (_out))))
				(_port(_int is_i_type -1 0 65(_ent (_out))))
				(_port(_int alu_enable -1 0 66(_ent (_out))))
				(_port(_int mem_write -1 0 67(_ent (_out))))
				(_port(_int mem_read -1 0 68(_ent (_out))))
				(_port(_int reg_write -1 0 69(_ent (_out))))
				(_port(_int mem_to_reg -1 0 70(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 122(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 130(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_implicit)
			(_port
				((addr)(addr))
				((instruction)(instruction))
			)
		)
	)
	(_inst DECODER 0 140(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 168(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 192(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 213(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 22(_ent(_in))))
		(_port(_int RESET -1 0 23(_ent(_in))))
		(_port(_int enable -1 0 24(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 27(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 28(_ent(_out))))
		(_port(_int r6_debug 1 0 29(_ent(_out))))
		(_port(_int r7_debug 1 0 30(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 42(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 43(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 52(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 58(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 59(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 63(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 79(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 79(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 80(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 80(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 83(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 83(_arch(_uni))))
		(_sig(_int rs_addr 10 0 84(_arch(_uni))))
		(_sig(_int rt_addr 10 0 85(_arch(_uni))))
		(_sig(_int rd_addr 10 0 86(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 87(_arch(_uni))))
		(_sig(_int immediate 8 0 88(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 89(_arch(_uni))))
		(_sig(_int is_r_type -1 0 92(_arch(_uni))))
		(_sig(_int is_i_type -1 0 93(_arch(_uni))))
		(_sig(_int alu_enable -1 0 94(_arch(_uni))))
		(_sig(_int mem_write -1 0 95(_arch(_uni))))
		(_sig(_int mem_read -1 0 96(_arch(_uni))))
		(_sig(_int reg_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 98(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 101(_arch(_uni))))
		(_sig(_int rs_data 9 0 102(_arch(_uni))))
		(_sig(_int rt_data 9 0 103(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 106(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 107(_arch(_uni))))
		(_sig(_int alu_result 9 0 108(_arch(_uni))))
		(_sig(_int alu_status 10 0 109(_arch(_uni))))
		(_sig(_int mem_addr 8 0 112(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 113(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 114(_arch(_uni))))
		(_prcs
			(line__159(_arch 0 0 159(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__162(_arch 1 0 162(_assignment(_trgt(15))(_sens(14)))))
			(line__185(_arch 2 0 185(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__186(_arch 3 0 186(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__208(_arch 4 0 208(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__211(_arch 5 0 211(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__231(_arch 6 0 231(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__239(_arch 7 0 239(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__240(_arch 8 0 240(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__246(_arch 9 0 246(_assignment(_trgt(5)))))
			(line__247(_arch 10 0 247(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 6616          1764351667553 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764351667554 2025.11.28 11:41:07)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 26712323207077307324367d722025212621232025)
	(_ent
		(_time 1764351667539)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 6 0 62(_ent (_out))))
				(_port(_int rt_addr 6 0 63(_ent (_out))))
				(_port(_int rd_addr 6 0 64(_ent (_out))))
				(_port(_int immediate 7 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 85(_arch(_uni))))
		(_sig(_int rs_addr 10 0 86(_arch(_uni))))
		(_sig(_int rt_addr 10 0 87(_arch(_uni))))
		(_sig(_int rd_addr 10 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 89(_arch(_uni))))
		(_sig(_int immediate 8 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 103(_arch(_uni))))
		(_sig(_int rs_data 9 0 104(_arch(_uni))))
		(_sig(_int rt_data 9 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 109(_arch(_uni))))
		(_sig(_int alu_result 9 0 110(_arch(_uni))))
		(_sig(_int alu_status 10 0 111(_arch(_uni))))
		(_sig(_int mem_addr 8 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 3548          1764351720202 behavioral
(_unit VHDL(processor_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764351720203 2025.11.28 11:42:00)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code d6d6d585d281d4c0d382c38d84d1d5d080d1d4d380)
	(_ent
		(_time 1764351720196)
	)
	(_comp
		(simple_processor
			(_object
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int RESET -1 0 18(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int PC_debug 0 0 20(_ent (_out))))
				(_port(_int instruction_debug 1 0 21(_ent (_out))))
				(_port(_int r6_debug 1 0 22(_ent (_out))))
				(_port(_int r7_debug 1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 47(_comp simple_processor)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((RESET)(RESET))
				((enable)(enable))
				((PC_debug)(PC_debug))
				((instruction_debug)(instruction_debug))
				((r6_debug)(r6_debug))
				((r7_debug)(r7_debug))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 3548          1764351721971 behavioral
(_unit VHDL(processor_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764351721972 2025.11.28 11:42:01)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code bcbcede9edebbeaab9e8a9e7eebbbfbaeabbbeb9ea)
	(_ent
		(_time 1764351720195)
	)
	(_comp
		(simple_processor
			(_object
				(_port(_int CLK -1 0 17(_ent (_in))))
				(_port(_int RESET -1 0 18(_ent (_in))))
				(_port(_int enable -1 0 19(_ent (_in))))
				(_port(_int PC_debug 0 0 20(_ent (_out))))
				(_port(_int instruction_debug 1 0 21(_ent (_out))))
				(_port(_int r6_debug 1 0 22(_ent (_out))))
				(_port(_int r7_debug 1 0 23(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 47(_comp simple_processor)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
		(_use(_implicit)
			(_port
				((CLK)(CLK))
				((RESET)(RESET))
				((enable)(enable))
				((PC_debug)(PC_debug))
				((instruction_debug)(instruction_debug))
				((r6_debug)(r6_debug))
				((r7_debug)(r7_debug))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 6616          1764351757784 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764351757785 2025.11.28 11:42:37)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code a0a6a5f6a0f6f1b6f5a2b0fbf4a6a3a7a0a7a5a6a3)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 6 0 62(_ent (_out))))
				(_port(_int rt_addr 6 0 63(_ent (_out))))
				(_port(_int rd_addr 6 0 64(_ent (_out))))
				(_port(_int immediate 7 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 85(_arch(_uni))))
		(_sig(_int rs_addr 10 0 86(_arch(_uni))))
		(_sig(_int rt_addr 10 0 87(_arch(_uni))))
		(_sig(_int rd_addr 10 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 89(_arch(_uni))))
		(_sig(_int immediate 8 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 103(_arch(_uni))))
		(_sig(_int rs_data 9 0 104(_arch(_uni))))
		(_sig(_int rt_data 9 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 109(_arch(_uni))))
		(_sig(_int alu_result 9 0 110(_arch(_uni))))
		(_sig(_int alu_status 10 0 111(_arch(_uni))))
		(_sig(_int mem_addr 8 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
V 000051 55 2907          1764351772539 behavioral
(_unit VHDL(processor_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764351772540 2025.11.28 11:42:52)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code 3e3d3e3a69693c283b6a2b656c393d3868393c3b68)
	(_ent
		(_time 1764351720195)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 2901          1764351812266 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764351812267 2025.11.28 11:43:32)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code 75272475702324602520612f267376727572707023)
	(_ent
		(_time 1764351812264)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 6616          1764352382400 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764352382401 2025.11.28 11:53:02)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 828cd48d80d4d394d78092d9d68481858285878481)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 6 0 62(_ent (_out))))
				(_port(_int rt_addr 6 0 63(_ent (_out))))
				(_port(_int rd_addr 6 0 64(_ent (_out))))
				(_port(_int immediate 7 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 85(_arch(_uni))))
		(_sig(_int rs_addr 10 0 86(_arch(_uni))))
		(_sig(_int rt_addr 10 0 87(_arch(_uni))))
		(_sig(_int rd_addr 10 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 89(_arch(_uni))))
		(_sig(_int immediate 8 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 103(_arch(_uni))))
		(_sig(_int rs_data 9 0 104(_arch(_uni))))
		(_sig(_int rt_data 9 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 109(_arch(_uni))))
		(_sig(_int alu_result 9 0 110(_arch(_uni))))
		(_sig(_int alu_status 10 0 111(_arch(_uni))))
		(_sig(_int mem_addr 8 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 2901          1764352382453 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764352382454 2025.11.28 11:53:02)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code c0ce9694c09691d59095d49a93c6c3c7c0c7c5c596)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 6616          1764352412469 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764352412470 2025.11.28 11:53:32)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 00060707005651165502105b540603070007050603)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 6 0 62(_ent (_out))))
				(_port(_int rt_addr 6 0 63(_ent (_out))))
				(_port(_int rd_addr 6 0 64(_ent (_out))))
				(_port(_int immediate 7 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 85(_arch(_uni))))
		(_sig(_int rs_addr 10 0 86(_arch(_uni))))
		(_sig(_int rt_addr 10 0 87(_arch(_uni))))
		(_sig(_int rd_addr 10 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 89(_arch(_uni))))
		(_sig(_int immediate 8 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 103(_arch(_uni))))
		(_sig(_int rs_data 9 0 104(_arch(_uni))))
		(_sig(_int rt_data 9 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 109(_arch(_uni))))
		(_sig(_int alu_result 9 0 110(_arch(_uni))))
		(_sig(_int alu_status 10 0 111(_arch(_uni))))
		(_sig(_int mem_addr 8 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 2901          1764352412497 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764352412498 2025.11.28 11:53:32)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code 10161716104641054045044a431613171017151546)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 6616          1764352548769 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764352548770 2025.11.28 11:55:48)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 696e6268603f387f3c6b79323d6f6a6e696e6c6f6a)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 6 0 62(_ent (_out))))
				(_port(_int rt_addr 6 0 63(_ent (_out))))
				(_port(_int rd_addr 6 0 64(_ent (_out))))
				(_port(_int immediate 7 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 85(_arch(_uni))))
		(_sig(_int rs_addr 10 0 86(_arch(_uni))))
		(_sig(_int rt_addr 10 0 87(_arch(_uni))))
		(_sig(_int rd_addr 10 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 89(_arch(_uni))))
		(_sig(_int immediate 8 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 103(_arch(_uni))))
		(_sig(_int rs_data 9 0 104(_arch(_uni))))
		(_sig(_int rt_data 9 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 109(_arch(_uni))))
		(_sig(_int alu_result 9 0 110(_arch(_uni))))
		(_sig(_int alu_status 10 0 111(_arch(_uni))))
		(_sig(_int mem_addr 8 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 2901          1764352548792 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764352548793 2025.11.28 11:55:48)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code 787f7378702e296d282d6c222b7e7b7f787f7d7d2e)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 6616          1764352577275 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764352577276 2025.11.28 11:56:17)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code bdb3b9e8e9ebecabe8bfade6e9bbbebabdbab8bbbe)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 6 0 62(_ent (_out))))
				(_port(_int rt_addr 6 0 63(_ent (_out))))
				(_port(_int rd_addr 6 0 64(_ent (_out))))
				(_port(_int immediate 7 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 85(_arch(_uni))))
		(_sig(_int rs_addr 10 0 86(_arch(_uni))))
		(_sig(_int rt_addr 10 0 87(_arch(_uni))))
		(_sig(_int rd_addr 10 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 89(_arch(_uni))))
		(_sig(_int immediate 8 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 103(_arch(_uni))))
		(_sig(_int rs_data 9 0 104(_arch(_uni))))
		(_sig(_int rt_data 9 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 109(_arch(_uni))))
		(_sig(_int alu_result 9 0 110(_arch(_uni))))
		(_sig(_int alu_status 10 0 111(_arch(_uni))))
		(_sig(_int mem_addr 8 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 2901          1764352577303 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764352577304 2025.11.28 11:56:17)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code dcd2d88f8f8a8dc98c89c8868fdadfdbdcdbd9d98a)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 6616          1764352578448 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764352578449 2025.11.28 11:56:18)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 515f0153500700470453410a055752565156545752)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 6 0 62(_ent (_out))))
				(_port(_int rt_addr 6 0 63(_ent (_out))))
				(_port(_int rd_addr 6 0 64(_ent (_out))))
				(_port(_int immediate 7 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 85(_arch(_uni))))
		(_sig(_int rs_addr 10 0 86(_arch(_uni))))
		(_sig(_int rt_addr 10 0 87(_arch(_uni))))
		(_sig(_int rd_addr 10 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 89(_arch(_uni))))
		(_sig(_int immediate 8 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 103(_arch(_uni))))
		(_sig(_int rs_data 9 0 104(_arch(_uni))))
		(_sig(_int rt_data 9 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 109(_arch(_uni))))
		(_sig(_int alu_result 9 0 110(_arch(_uni))))
		(_sig(_int alu_status 10 0 111(_arch(_uni))))
		(_sig(_int mem_addr 8 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 2901          1764352578473 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764352578474 2025.11.28 11:56:18)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code 707e2070702621652025642a237673777077757526)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 6616          1764352617466 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764352617467 2025.11.28 11:56:57)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code b8bcbfedb0eee9aeedbaa8e3ecbebbbfb8bfbdbebb)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 6 0 62(_ent (_out))))
				(_port(_int rt_addr 6 0 63(_ent (_out))))
				(_port(_int rd_addr 6 0 64(_ent (_out))))
				(_port(_int immediate 7 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 85(_arch(_uni))))
		(_sig(_int rs_addr 10 0 86(_arch(_uni))))
		(_sig(_int rt_addr 10 0 87(_arch(_uni))))
		(_sig(_int rd_addr 10 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 89(_arch(_uni))))
		(_sig(_int immediate 8 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 103(_arch(_uni))))
		(_sig(_int rs_data 9 0 104(_arch(_uni))))
		(_sig(_int rt_data 9 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 109(_arch(_uni))))
		(_sig(_int alu_result 9 0 110(_arch(_uni))))
		(_sig(_int alu_status 10 0 111(_arch(_uni))))
		(_sig(_int mem_addr 8 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 2901          1764352617493 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764352617494 2025.11.28 11:56:57)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code d8dcdf8bd08e89cd888dcc828bdedbdfd8dfdddd8e)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 6616          1764352651979 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764352651980 2025.11.28 11:57:31)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 8cdbdd83dfdadd9ad98e9cd7d88a8f8b8c8b898a8f)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 6 0 62(_ent (_out))))
				(_port(_int rt_addr 6 0 63(_ent (_out))))
				(_port(_int rd_addr 6 0 64(_ent (_out))))
				(_port(_int immediate 7 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 85(_arch(_uni))))
		(_sig(_int rs_addr 10 0 86(_arch(_uni))))
		(_sig(_int rt_addr 10 0 87(_arch(_uni))))
		(_sig(_int rd_addr 10 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 89(_arch(_uni))))
		(_sig(_int immediate 8 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 103(_arch(_uni))))
		(_sig(_int rs_data 9 0 104(_arch(_uni))))
		(_sig(_int rt_data 9 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 109(_arch(_uni))))
		(_sig(_int alu_result 9 0 110(_arch(_uni))))
		(_sig(_int alu_status 10 0 111(_arch(_uni))))
		(_sig(_int mem_addr 8 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 2901          1764352652012 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764352652013 2025.11.28 11:57:32)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code abfcfafdf9fdfabefbfebff1f8ada8acabacaeaefd)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 6616          1764352689614 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764352689615 2025.11.28 11:58:09)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 9590c39b90c3c483c09785cec19396929592909396)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 6 0 62(_ent (_out))))
				(_port(_int rt_addr 6 0 63(_ent (_out))))
				(_port(_int rd_addr 6 0 64(_ent (_out))))
				(_port(_int immediate 7 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 85(_arch(_uni))))
		(_sig(_int rs_addr 10 0 86(_arch(_uni))))
		(_sig(_int rt_addr 10 0 87(_arch(_uni))))
		(_sig(_int rd_addr 10 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 89(_arch(_uni))))
		(_sig(_int immediate 8 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 103(_arch(_uni))))
		(_sig(_int rs_data 9 0 104(_arch(_uni))))
		(_sig(_int rt_data 9 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 109(_arch(_uni))))
		(_sig(_int alu_result 9 0 110(_arch(_uni))))
		(_sig(_int alu_status 10 0 111(_arch(_uni))))
		(_sig(_int mem_addr 8 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 2901          1764352689645 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764352689646 2025.11.28 11:58:09)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code b4b1e2e1b0e2e5a1e4e1a0eee7b2b7b3b4b3b1b1e2)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 2901          1764352747534 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764352747535 2025.11.28 11:59:07)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code d6d2d585d08087c38683c28c85d0d5d1d6d1d3d380)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 2901          1764353236044 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764353236045 2025.11.28 12:07:16)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code ccc3cb989f9a9dd99c99d8969fcacfcbcccbc9c99a)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 6616          1764353241741 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764353241742 2025.11.28 12:07:21)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 134442151045420546110348471510141314161510)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 6 0 62(_ent (_out))))
				(_port(_int rt_addr 6 0 63(_ent (_out))))
				(_port(_int rd_addr 6 0 64(_ent (_out))))
				(_port(_int immediate 7 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 85(_arch(_uni))))
		(_sig(_int rs_addr 10 0 86(_arch(_uni))))
		(_sig(_int rt_addr 10 0 87(_arch(_uni))))
		(_sig(_int rd_addr 10 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 89(_arch(_uni))))
		(_sig(_int immediate 8 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 103(_arch(_uni))))
		(_sig(_int rs_data 9 0 104(_arch(_uni))))
		(_sig(_int rt_data 9 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 109(_arch(_uni))))
		(_sig(_int alu_result 9 0 110(_arch(_uni))))
		(_sig(_int alu_status 10 0 111(_arch(_uni))))
		(_sig(_int mem_addr 8 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 2901          1764353241771 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764353241772 2025.11.28 12:07:21)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code 237472262075723673763779702520242324262675)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 6616          1764353242455 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764353242456 2025.11.28 12:07:22)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code d2858581d08483c487d0c28986d4d1d5d2d5d7d4d1)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 6 0 62(_ent (_out))))
				(_port(_int rt_addr 6 0 63(_ent (_out))))
				(_port(_int rd_addr 6 0 64(_ent (_out))))
				(_port(_int immediate 7 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 85(_arch(_uni))))
		(_sig(_int rs_addr 10 0 86(_arch(_uni))))
		(_sig(_int rt_addr 10 0 87(_arch(_uni))))
		(_sig(_int rd_addr 10 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 89(_arch(_uni))))
		(_sig(_int immediate 8 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 103(_arch(_uni))))
		(_sig(_int rs_data 9 0 104(_arch(_uni))))
		(_sig(_int rt_data 9 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 109(_arch(_uni))))
		(_sig(_int alu_result 9 0 110(_arch(_uni))))
		(_sig(_int alu_status 10 0 111(_arch(_uni))))
		(_sig(_int mem_addr 8 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 2901          1764353242490 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764353242491 2025.11.28 12:07:22)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code f1a6a6a0f0a7a0e4a1a4e5aba2f7f2f6f1f6f4f4a7)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 6616          1764353345099 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764353345100 2025.11.28 12:09:05)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code b3b6e5e6b0e5e2a5e6b1a3e8e7b5b0b4b3b4b6b5b0)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 6 0 62(_ent (_out))))
				(_port(_int rt_addr 6 0 63(_ent (_out))))
				(_port(_int rd_addr 6 0 64(_ent (_out))))
				(_port(_int immediate 7 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 85(_arch(_uni))))
		(_sig(_int rs_addr 10 0 86(_arch(_uni))))
		(_sig(_int rt_addr 10 0 87(_arch(_uni))))
		(_sig(_int rd_addr 10 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 89(_arch(_uni))))
		(_sig(_int immediate 8 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 103(_arch(_uni))))
		(_sig(_int rs_data 9 0 104(_arch(_uni))))
		(_sig(_int rt_data 9 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 109(_arch(_uni))))
		(_sig(_int alu_result 9 0 110(_arch(_uni))))
		(_sig(_int alu_status 10 0 111(_arch(_uni))))
		(_sig(_int mem_addr 8 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 2901          1764353345126 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764353345127 2025.11.28 12:09:05)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code d2d78481d08483c78287c68881d4d1d5d2d5d7d784)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 2901          1764353349484 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764353349485 2025.11.28 12:09:09)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code dad88f898b8c8bcf8a8fce8089dcd9dddadddfdf8c)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
V 000051 55 6616          1764353350350 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764353350351 2025.11.28 12:09:10)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 35363531306364236037256e613336323532303336)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 6 0 62(_ent (_out))))
				(_port(_int rt_addr 6 0 63(_ent (_out))))
				(_port(_int rd_addr 6 0 64(_ent (_out))))
				(_port(_int immediate 7 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 85(_arch(_uni))))
		(_sig(_int rs_addr 10 0 86(_arch(_uni))))
		(_sig(_int rt_addr 10 0 87(_arch(_uni))))
		(_sig(_int rd_addr 10 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 89(_arch(_uni))))
		(_sig(_int immediate 8 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 103(_arch(_uni))))
		(_sig(_int rs_data 9 0 104(_arch(_uni))))
		(_sig(_int rt_data 9 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 109(_arch(_uni))))
		(_sig(_int alu_result 9 0 110(_arch(_uni))))
		(_sig(_int alu_status 10 0 111(_arch(_uni))))
		(_sig(_int mem_addr 8 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
V 000051 55 2901          1764353350388 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764353350389 2025.11.28 12:09:10)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code 64676465603235713431703e376267636463616132)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 6616          1764354293504 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764354293505 2025.11.28 13:24:53)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 2826222d207e793e7d2a38737c2e2b2f282f2d2e2b)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 6 0 62(_ent (_out))))
				(_port(_int rt_addr 6 0 63(_ent (_out))))
				(_port(_int rd_addr 6 0 64(_ent (_out))))
				(_port(_int immediate 7 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 structural)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 85(_arch(_uni))))
		(_sig(_int rs_addr 10 0 86(_arch(_uni))))
		(_sig(_int rt_addr 10 0 87(_arch(_uni))))
		(_sig(_int rd_addr 10 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 89(_arch(_uni))))
		(_sig(_int immediate 8 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 103(_arch(_uni))))
		(_sig(_int rs_data 9 0 104(_arch(_uni))))
		(_sig(_int rt_data 9 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 109(_arch(_uni))))
		(_sig(_int alu_result 9 0 110(_arch(_uni))))
		(_sig(_int alu_status 10 0 111(_arch(_uni))))
		(_sig(_int mem_addr 8 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 2901          1764354293563 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764354293564 2025.11.28 13:24:53)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code 57595d55500106420702430d045154505750525201)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 6616          1764355232959 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764355232960 2025.11.28 13:40:32)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code e5b7b3b7e0b3b4f3b0e7f5beb1e3e6e2e5e2e0e3e6)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 6 0 62(_ent (_out))))
				(_port(_int rt_addr 6 0 63(_ent (_out))))
				(_port(_int rd_addr 6 0 64(_ent (_out))))
				(_port(_int immediate 7 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 behavioral)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 8 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 9 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 10 0 85(_arch(_uni))))
		(_sig(_int rs_addr 10 0 86(_arch(_uni))))
		(_sig(_int rt_addr 10 0 87(_arch(_uni))))
		(_sig(_int rd_addr 10 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 10 0 89(_arch(_uni))))
		(_sig(_int immediate 8 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 9 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 9 0 103(_arch(_uni))))
		(_sig(_int rs_data 9 0 104(_arch(_uni))))
		(_sig(_int rt_data 9 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 9 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 9 0 109(_arch(_uni))))
		(_sig(_int alu_result 9 0 110(_arch(_uni))))
		(_sig(_int alu_status 10 0 111(_arch(_uni))))
		(_sig(_int mem_addr 8 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 9 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 9 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_10_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 2901          1764355233005 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764355233006 2025.11.28 13:40:33)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code 14464112104245014441004e471217131413111142)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 6792          1764358207373 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764358207374 2025.11.28 14:30:07)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code aba9a9fdf9fdfabdfea9bbf0ffada8acabacaeada8)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 7 0 62(_ent (_out))))
				(_port(_int rt_addr 7 0 63(_ent (_out))))
				(_port(_int rd_addr 7 0 64(_ent (_out))))
				(_port(_int immediate 8 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 behavioral)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 9 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 10 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 11 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_int rs_addr 12 0 86(_arch(_uni))))
		(_sig(_int rt_addr 12 0 87(_arch(_uni))))
		(_sig(_int rd_addr 12 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 12 0 89(_arch(_uni))))
		(_sig(_int immediate 9 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 10 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 10 0 103(_arch(_uni))))
		(_sig(_int rs_data 10 0 104(_arch(_uni))))
		(_sig(_int rt_data 10 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 10 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 10 0 109(_arch(_uni))))
		(_sig(_int alu_result 10 0 110(_arch(_uni))))
		(_sig(_int alu_status 11 0 111(_arch(_uni))))
		(_sig(_int mem_addr 9 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 10 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 10 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_11_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 2901          1764358207429 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764358207430 2025.11.28 14:30:07)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code eae8e8b8bbbcbbffbabffeb0b9ece9edeaedefefbc)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
I 000051 55 6792          1764358404475 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764358404476 2025.11.28 14:33:24)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code a1a3a1f7a0f7f0b7f4a3b1faf5a7a2a6a1a6a4a7a2)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 7 0 62(_ent (_out))))
				(_port(_int rt_addr 7 0 63(_ent (_out))))
				(_port(_int rd_addr 7 0 64(_ent (_out))))
				(_port(_int immediate 8 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 behavioral)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 9 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 10 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 11 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_int rs_addr 12 0 86(_arch(_uni))))
		(_sig(_int rt_addr 12 0 87(_arch(_uni))))
		(_sig(_int rd_addr 12 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 12 0 89(_arch(_uni))))
		(_sig(_int immediate 9 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 10 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 10 0 103(_arch(_uni))))
		(_sig(_int rs_data 10 0 104(_arch(_uni))))
		(_sig(_int rt_data 10 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 10 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 10 0 109(_arch(_uni))))
		(_sig(_int alu_result 10 0 110(_arch(_uni))))
		(_sig(_int alu_status 11 0 111(_arch(_uni))))
		(_sig(_int mem_addr 9 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 10 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 10 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_11_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 2901          1764358404520 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764358404521 2025.11.28 14:33:24)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code cfcdcf9b99999eda9f9adb959cc9ccc8cfc8caca99)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
V 000051 55 6792          1764359126002 structural
(_unit VHDL(cpu 0 22(structural 0 36))
	(_version vf5)
	(_time 1764359126003 2025.11.28 14:45:26)
	(_source(\../src/cpu.vhd\))
	(_parameters tan)
	(_code 1c1e191a4f4a4d0a491e0c47481a1f1b1c1b191a1f)
	(_ent
		(_time 1764351667538)
	)
	(_comp
		(instruction_fetch
			(_object
				(_port(_int CLK -1 0 51(_ent (_in))))
				(_port(_int RESET -1 0 52(_ent (_in))))
				(_port(_int enable -1 0 53(_ent (_in))))
				(_port(_int PC_out 4 0 54(_ent (_out))))
			)
		)
		(instruction_memory
			(_object
				(_port(_int addr 2 0 44(_ent (_in))))
				(_port(_int instruction 3 0 45(_ent (_out))))
			)
		)
		(instruction_decoder
			(_object
				(_port(_int instruction 5 0 60(_ent (_in))))
				(_port(_int opcode 6 0 61(_ent (_out))))
				(_port(_int rs_addr 7 0 62(_ent (_out))))
				(_port(_int rt_addr 7 0 63(_ent (_out))))
				(_port(_int rd_addr 7 0 64(_ent (_out))))
				(_port(_int immediate 8 0 65(_ent (_out))))
				(_port(_int is_r_type -1 0 66(_ent (_out))))
				(_port(_int is_i_type -1 0 67(_ent (_out))))
				(_port(_int alu_enable -1 0 68(_ent (_out))))
				(_port(_int mem_write -1 0 69(_ent (_out))))
				(_port(_int mem_read -1 0 70(_ent (_out))))
				(_port(_int reg_write -1 0 71(_ent (_out))))
				(_port(_int mem_to_reg -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst FETCH_UNIT 0 124(_comp instruction_fetch)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_out)(PC))
		)
		(_use(_ent instructionfetch instruction_fetch)
		)
	)
	(_inst INSTR_MEM 0 132(_comp instruction_memory)
		(_port
			((addr)(PC))
			((instruction)(instruction))
		)
		(_use(_ent instructionmemory instruction_memory)
		)
	)
	(_inst DECODER 0 142(_comp instruction_decoder)
		(_port
			((instruction)(instruction))
			((opcode)(opcode))
			((rs_addr)(rs_addr))
			((rt_addr)(rt_addr))
			((rd_addr)(rd_addr))
			((immediate)(immediate))
			((is_r_type)(is_r_type))
			((is_i_type)(is_i_type))
			((alu_enable)(alu_enable))
			((mem_write)(mem_write))
			((mem_read)(mem_read))
			((reg_write)(reg_write))
			((mem_to_reg)(mem_to_reg))
		)
		(_use(_ent instructiondecode instruction_decoder)
		)
	)
	(_inst REG_FILE 0 170(_ent registerfile registerFile behavioral)
		(_port
			((data_in)(reg_data_in))
			((rs_num)(rs_addr))
			((rt_num)(rt_addr))
			((rd_num)(rd_addr_final))
			((CLK)(CLK))
			((write)(reg_write))
			((rs_out)(rs_data))
			((rt_out)(rt_data))
		)
	)
	(_inst ALU 0 194(_ent alu16 alu16 behavioral)
		(_port
			((A)(alu_input_a))
			((B)(alu_input_b))
			((S2)(opcode(2)))
			((S1)(opcode(1)))
			((S0)(opcode(0)))
			((status)(alu_status))
			((R)(alu_result))
		)
	)
	(_inst DATA_MEM 0 215(_ent ram256 RAM256 behavioral)
		(_port
			((data_in)(mem_data_in))
			((rd_addr)(mem_addr))
			((wr_addr)(mem_addr))
			((CLK)(CLK))
			((write)(mem_write))
			((data_out)(mem_data_out))
		)
	)
	(_object
		(_port(_int CLK -1 0 24(_ent(_in))))
		(_port(_int RESET -1 0 25(_ent(_in))))
		(_port(_int enable -1 0 26(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 29(_array -1((_dto i 7 i 0)))))
		(_port(_int PC_debug 0 0 29(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 30(_array -1((_dto i 15 i 0)))))
		(_port(_int instruction_debug 1 0 30(_ent(_out))))
		(_port(_int r6_debug 1 0 31(_ent(_out))))
		(_port(_int r7_debug 1 0 32(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 54(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 60(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61(_array -1((_dto i 2 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~136 0 65(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~138 0 81(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC 9 0 81(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 82(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction 10 0 82(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 85(_array -1((_dto i 2 i 0)))))
		(_sig(_int opcode 11 0 85(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1314 0 86(_array -1((_dto i 3 i 0)))))
		(_sig(_int rs_addr 12 0 86(_arch(_uni))))
		(_sig(_int rt_addr 12 0 87(_arch(_uni))))
		(_sig(_int rd_addr 12 0 88(_arch(_uni))))
		(_sig(_int rd_addr_final 12 0 89(_arch(_uni))))
		(_sig(_int immediate 9 0 90(_arch(_uni))))
		(_sig(_int immediate_ext 10 0 91(_arch(_uni))))
		(_sig(_int is_r_type -1 0 94(_arch(_uni))))
		(_sig(_int is_i_type -1 0 95(_arch(_uni))))
		(_sig(_int alu_enable -1 0 96(_arch(_uni))))
		(_sig(_int mem_write -1 0 97(_arch(_uni))))
		(_sig(_int mem_read -1 0 98(_arch(_uni))))
		(_sig(_int reg_write -1 0 99(_arch(_uni))))
		(_sig(_int mem_to_reg -1 0 100(_arch(_uni))))
		(_sig(_int reg_data_in 10 0 103(_arch(_uni))))
		(_sig(_int rs_data 10 0 104(_arch(_uni))))
		(_sig(_int rt_data 10 0 105(_arch(_uni))))
		(_sig(_int alu_input_a 10 0 108(_arch(_uni))))
		(_sig(_int alu_input_b 10 0 109(_arch(_uni))))
		(_sig(_int alu_result 10 0 110(_arch(_uni))))
		(_sig(_int alu_status 11 0 111(_arch(_uni))))
		(_sig(_int mem_addr 9 0 114(_arch(_uni))))
		(_sig(_int mem_data_out 10 0 115(_arch(_uni))))
		(_sig(_int mem_data_in 10 0 116(_arch(_uni))))
		(_prcs
			(line__161(_arch 0 0 161(_assignment(_trgt(13))(_sens(8(d_11_8))(12)(17)))))
			(line__164(_arch 1 0 164(_assignment(_trgt(15))(_sens(14)))))
			(line__187(_arch 2 0 187(_assignment(_alias((alu_input_a)(rs_data)))(_trgt(26))(_sens(24)))))
			(line__188(_arch 3 0 188(_assignment(_alias((alu_input_b)(rt_data)))(_trgt(27))(_sens(25)))))
			(line__210(_arch 4 0 210(_assignment(_alias((mem_addr)(immediate)))(_trgt(30))(_sens(14)))))
			(line__213(_arch 5 0 213(_assignment(_alias((mem_data_in)(rt_data)))(_trgt(32))(_sens(25)))))
			(line__233(_arch 6 0 233(_assignment(_trgt(23))(_sens(9)(15)(22)(28)(31)))))
			(line__241(_arch 7 0 241(_assignment(_alias((PC_debug)(PC)))(_trgt(3))(_sens(7)))))
			(line__242(_arch 8 0 242(_assignment(_alias((instruction_debug)(instruction)))(_trgt(4))(_sens(8)))))
			(line__248(_arch 9 0 248(_assignment(_trgt(5)))))
			(line__249(_arch 10 0 249(_assignment(_trgt(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018)
		(197123)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 11 -1)
)
I 000051 55 2901          1764359126028 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764359126029 2025.11.28 14:45:26)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code 2b292e2e797d7a3e7b7e3f71782d282c2b2c2e2e7d)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
V 000051 55 2901          1764359678899 behavioral
(_unit VHDL(cpu_tb 0 9(behavioral 0 12))
	(_version vf5)
	(_time 1764359678900 2025.11.28 14:54:38)
	(_source(\../src/cpu_tb.vhd\))
	(_parameters tan)
	(_code d682d085d08087c38683c28c85d0d5d1d6d1d3d380)
	(_ent
		(_time 1764351812263)
	)
	(_inst UUT 0 47(_ent . cpu)
		(_port
			((CLK)(CLK))
			((RESET)(RESET))
			((enable)(enable))
			((PC_debug)(PC_debug))
			((instruction_debug)(instruction_debug))
			((r6_debug)(r6_debug))
			((r7_debug)(r7_debug))
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 20(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 21(_array -1((_dto i 15 i 0)))))
		(_sig(_int CLK -1 0 28(_arch(_uni((i 2))))))
		(_sig(_int RESET -1 0 29(_arch(_uni((i 3))))))
		(_sig(_int enable -1 0 30(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~132 0 33(_array -1((_dto i 7 i 0)))))
		(_sig(_int PC_debug 2 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int instruction_debug 3 0 34(_arch(_uni))))
		(_sig(_int r6_debug 3 0 35(_arch(_uni))))
		(_sig(_int r7_debug 3 0 36(_arch(_uni))))
		(_cnst(_int CLK_PERIOD -2 0 39(_arch((ns 4636737291354636288)))))
		(_sig(_int sim_done -3 0 42(_arch(_uni((i 0))))))
		(_cnst(_int \CLK_PERIOD/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(CLK_PROCESS(_arch 0 0 59(_prcs(_wait_for)(_trgt(0))(_read(7)))))
			(STIMULUS(_arch 1 0 71(_prcs(_wait_for)(_trgt(1)(2)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
		(_type(_ext std.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 1027423549 15677)
		(1735357008 544039282 1667594341 1869182069 1868767342 1701605485 2188660)
		(1701869637 1684370531 1936020000 1937009781 58)
		(812785696 824196384 807936048 808464504 10561)
		(829562912 891305248 807936032 808464504 10549)
		(846340128 824196384 807936053 808464504 1025517894 540029216 3481643)
		(863117344 891305248 807936048 858796152 1025517874 540029216 3481642)
		(879894560 891305248 807936032 808464504 1025517877 540029216 3481645)
		(913448992 891305248 807936032 808464504 1025517877 1634692128 543450468 1836020326 1835363616 813183067 23873)
		(930226208 891305248 807936048 858796152 1025517874 1634692128 543450468 1836020326 1835363616 813183067 23874)
		(1702129486 1867784250 1919252000 544826985 1970496882 745763948 1701339936 1998613347 1717925473 980251247)
		(539828256 1768383826 1919251571 1818846752 1868767333 1852142702 1629516660 1919251558 1702389024 1769239907 28271)
		(539828256 1869440333 1814067570 1952539503 1936617321 813183008 1851859009 2016419940 16944)
	)
	(_model . behavioral 3 -1)
)
