vhdl xil_defaultlib  \
"../../../../Pipe.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.vhdl" \

# Do not sort compile order
nosort
