// Seed: 2252745038
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_14;
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input supply1 id_2,
    output tri0 id_3,
    input supply0 id_4,
    output wor id_5,
    output tri0 id_6,
    output tri id_7,
    input tri0 id_8,
    output tri id_9,
    input supply1 id_10,
    output tri id_11,
    input supply0 id_12,
    output uwire id_13,
    input supply0 id_14,
    output wor id_15,
    input wand id_16,
    output supply1 id_17,
    input supply1 id_18,
    input tri0 id_19,
    output wor id_20,
    input tri1 id_21,
    input supply0 id_22,
    input tri0 id_23,
    output wand id_24,
    output wire id_25,
    output wire id_26,
    input tri0 id_27,
    output tri1 id_28,
    input uwire id_29,
    output tri0 id_30,
    input tri1 id_31,
    input tri id_32,
    output tri0 id_33,
    input supply1 id_34,
    input tri0 id_35
);
  wire id_37;
  always @(id_14, posedge id_23) $clog2(64);
  ;
  module_0 modCall_1 (
      id_37,
      id_37,
      id_37,
      id_37,
      id_37,
      id_37,
      id_37,
      id_37,
      id_37,
      id_37,
      id_37,
      id_37,
      id_37
  );
endmodule
