```verilog
module top_module (
    input clk,
    input reset,  // This reset input is synchronous and activates on a high signal
    output reg [3:0] q
);

    // Process to handle synchronous reset and counter logic
    always @(posedge clk) begin
        if (reset) begin
            q <= 4'b0000;  // Reset counter to zero
        end else begin
            q <= q + 1;   // Increment counter
        end
    end

endmodule
```