#-----------------------------------------------------------
# Vivado v2012.3 (64-bit)
# Build 209282 by xbuild on Thu Oct 18 20:46:04 MDT 2012
# Start of session at: Tue Nov 27 11:02:31 2012
# Process ID: 8477
# Log file: /home/cms/projects/mm705_v5/mm705/mm705/mm705.runs/synth_1/fpgaTop.rds
# Journal file: /home/cms/projects/mm705_v5/mm705/mm705/mm705.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-81] Feature available: Implementation
INFO: [Common 17-81] Feature available: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source fpgaTop.tcl
# create_project -in_memory
# set_property part xc7k325tffg900-1 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# read_verilog {
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/SizedFIFO.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO10.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO1.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/BRAM2.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/SyncResetA.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkSender.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkReceiver.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMLProducer.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMLConsumer.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMergeForkFDU.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMergeForkFAU.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkFDU.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkFAU.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkAckAggregator.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/mm705_v5/rtl/mkAckTracker.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkFTop_mm705.v
#   /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/mm705_v5/fpgaTop_mm705.v
# }
# read_xdc /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/constrs_1/imports/mm705_v5/kc705.xdc
# set_property used_in_implementation false [get_files /home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/constrs_1/imports/mm705_v5/kc705.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/cms/projects/mm705_v5/mm705/mm705/mm705.data/wt [current_project]
# set_property parent.project_dir /home/cms/projects/mm705_v5/mm705/mm705 [current_project]
# synth_design -top fpgaTop -part xc7k325tffg900-1

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
Using Xilinx IP in: /opt/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting Rtl Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 173.941 ; gain = 60.691
INFO: [Synth 8-638] synthesizing module 'fpgaTop' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/mm705_v5/fpgaTop_mm705.v:5]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/14.3/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:11172]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#19) [/opt/Xilinx/14.3/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:11172]
INFO: [Synth 8-638] synthesizing module 'mkFTop_mm705' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkFTop_mm705.v:34]
INFO: [Synth 8-638] synthesizing module 'mkAckAggregator' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkAckAggregator.v:44]
INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 134 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (2#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 16 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (2#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-256] done synthesizing module 'mkAckAggregator' (3#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkAckAggregator.v:44]
INFO: [Synth 8-638] synthesizing module 'mkAckTracker' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/mm705_v5/rtl/mkAckTracker.v:51]
INFO: [Synth 8-256] done synthesizing module 'mkAckTracker' (4#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/mm705_v5/rtl/mkAckTracker.v:51]
INFO: [Synth 8-638] synthesizing module 'mkMLConsumer' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMLConsumer.v:49]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized1' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 128 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized1' (4#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized2' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 129 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized2' (4#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized3' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized3' (4#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-256] done synthesizing module 'mkMLConsumer' (5#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMLConsumer.v:49]
INFO: [Synth 8-638] synthesizing module 'mkFAU' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkFAU.v:51]
INFO: [Synth 8-638] synthesizing module 'BRAM2' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 134 - type: integer 
	Parameter MEMSIZE bound to: 15'b100000000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2' (6#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'SizedFIFO' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/SizedFIFO.v:41]
	Parameter p1width bound to: 134 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO' (7#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/SizedFIFO.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO1' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO1.v:42]
	Parameter width bound to: 14 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO1' (8#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO1.v:42]
INFO: [Synth 8-256] done synthesizing module 'mkFAU' (9#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkFAU.v:51]
INFO: [Synth 8-638] synthesizing module 'mkFDU' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkFDU.v:58]
INFO: [Synth 8-638] synthesizing module 'FIFO10' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO10.v:41]
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO10' (10#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO10.v:41]
INFO: [Synth 8-256] done synthesizing module 'mkFDU' (11#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkFDU.v:58]
INFO: [Synth 8-638] synthesizing module 'mkMergeForkFAU' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMergeForkFAU.v:58]
INFO: [Synth 8-256] done synthesizing module 'mkMergeForkFAU' (12#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMergeForkFAU.v:58]
INFO: [Synth 8-638] synthesizing module 'mkMergeForkFDU' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMergeForkFDU.v:58]
INFO: [Synth 8-256] done synthesizing module 'mkMergeForkFDU' (13#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMergeForkFDU.v:58]
INFO: [Synth 8-638] synthesizing module 'mkMLProducer' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMLProducer.v:42]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized4' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized4' (13#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-256] done synthesizing module 'mkMLProducer' (14#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMLProducer.v:42]
INFO: [Synth 8-638] synthesizing module 'mkReceiver' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkReceiver.v:44]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized5' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 5 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized5' (14#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkReceiver.v:321]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkReceiver.v:392]
INFO: [Synth 8-256] done synthesizing module 'mkReceiver' (15#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkReceiver.v:44]
INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (16#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'mkSender' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkSender.v:44]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized6' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 133 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized6' (16#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkSender.v:462]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkSender.v:503]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkSender.v:568]
INFO: [Synth 8-256] done synthesizing module 'mkSender' (17#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkSender.v:44]
INFO: [Synth 8-256] done synthesizing module 'mkFTop_mm705' (18#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkFTop_mm705.v:34]
INFO: [Synth 8-256] done synthesizing module 'fpgaTop' (19#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/mm705_v5/fpgaTop_mm705.v:5]
finished Rtl Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 497.746 ; gain = 384.496
Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/kintex7/xc7k325t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/parts/xilinx/kintex7/ConfigModes.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.3/ISE_DS/PlanAhead/data/./parts/xilinx/kintex7/drc.xml

Processing XDC Constraints
Parsing XDC File [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/constrs_1/imports/mm705_v5/kc705.xdc]
Finished Parsing XDC File [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/constrs_1/imports/mm705_v5/kc705.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances

Phase 0 | Netlist Checksum: d8d0e151
Using Xilinx IP in: /opt/Xilinx/14.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip
starting synthesize : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 579.902 ; gain = 466.652
INFO: [Synth 8-638] synthesizing module 'fpgaTop' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/mm705_v5/fpgaTop_mm705.v:5]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [/opt/Xilinx/14.3/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:11172]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (1#19) [/opt/Xilinx/14.3/ISE_DS/PlanAhead/scripts/rt/data/unisim_comp.v:11172]
INFO: [Synth 8-638] synthesizing module 'mkFTop_mm705' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkFTop_mm705.v:34]
INFO: [Synth 8-638] synthesizing module 'mkAckAggregator' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkAckAggregator.v:44]
INFO: [Synth 8-638] synthesizing module 'FIFO2' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 134 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2' (2#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized0' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 16 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized0' (2#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-256] done synthesizing module 'mkAckAggregator' (3#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkAckAggregator.v:44]
INFO: [Synth 8-638] synthesizing module 'mkAckTracker' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/mm705_v5/rtl/mkAckTracker.v:51]
INFO: [Synth 8-256] done synthesizing module 'mkAckTracker' (4#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/mm705_v5/rtl/mkAckTracker.v:51]
INFO: [Synth 8-638] synthesizing module 'mkMLConsumer' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMLConsumer.v:49]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized1' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 128 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized1' (4#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized2' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 129 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized2' (4#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized3' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 40 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized3' (4#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-256] done synthesizing module 'mkMLConsumer' (5#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMLConsumer.v:49]
INFO: [Synth 8-638] synthesizing module 'mkFAU' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkFAU.v:51]
INFO: [Synth 8-638] synthesizing module 'BRAM2' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/BRAM2.v:30]
	Parameter PIPELINED bound to: 1'b0 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DATA_WIDTH bound to: 134 - type: integer 
	Parameter MEMSIZE bound to: 15'b100000000000000 
INFO: [Synth 8-256] done synthesizing module 'BRAM2' (6#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/BRAM2.v:30]
INFO: [Synth 8-638] synthesizing module 'SizedFIFO' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/SizedFIFO.v:41]
	Parameter p1width bound to: 134 - type: integer 
	Parameter p2depth bound to: 3 - type: integer 
	Parameter p3cntr_width bound to: 1 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SizedFIFO' (7#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/SizedFIFO.v:41]
INFO: [Synth 8-638] synthesizing module 'FIFO1' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO1.v:42]
	Parameter width bound to: 14 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO1' (8#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO1.v:42]
INFO: [Synth 8-256] done synthesizing module 'mkFAU' (9#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkFAU.v:51]
INFO: [Synth 8-638] synthesizing module 'mkFDU' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkFDU.v:58]
INFO: [Synth 8-638] synthesizing module 'FIFO10' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO10.v:41]
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO10' (10#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO10.v:41]
INFO: [Synth 8-256] done synthesizing module 'mkFDU' (11#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkFDU.v:58]
INFO: [Synth 8-638] synthesizing module 'mkMergeForkFAU' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMergeForkFAU.v:58]
INFO: [Synth 8-256] done synthesizing module 'mkMergeForkFAU' (12#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMergeForkFAU.v:58]
INFO: [Synth 8-638] synthesizing module 'mkMergeForkFDU' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMergeForkFDU.v:58]
INFO: [Synth 8-256] done synthesizing module 'mkMergeForkFDU' (13#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMergeForkFDU.v:58]
INFO: [Synth 8-638] synthesizing module 'mkMLProducer' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMLProducer.v:42]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized4' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 32 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized4' (13#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-256] done synthesizing module 'mkMLProducer' (14#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkMLProducer.v:42]
INFO: [Synth 8-638] synthesizing module 'mkReceiver' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkReceiver.v:44]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized5' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 5 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized5' (14#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkReceiver.v:321]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkReceiver.v:392]
INFO: [Synth 8-256] done synthesizing module 'mkReceiver' (15#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkReceiver.v:44]
INFO: [Synth 8-638] synthesizing module 'SyncResetA' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/SyncResetA.v:43]
	Parameter RSTDELAY bound to: 15 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncResetA' (16#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/SyncResetA.v:43]
INFO: [Synth 8-638] synthesizing module 'mkSender' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkSender.v:44]
INFO: [Synth 8-638] synthesizing module 'FIFO2__parameterized6' [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
	Parameter width bound to: 133 - type: integer 
	Parameter guarded bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FIFO2__parameterized6' (16#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/Verilog/FIFO2.v:41]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkSender.v:462]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkSender.v:503]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkSender.v:568]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkSender.v:462]
INFO: [Synth 8-256] done synthesizing module 'mkSender' (17#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkSender.v:44]
INFO: [Synth 8-256] done synthesizing module 'mkFTop_mm705' (18#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/rtl/mkFTop_mm705.v:34]
INFO: [Synth 8-256] done synthesizing module 'fpgaTop' (19#19) [/home/cms/projects/mm705_v5/mm705/mm705/mm705.srcs/sources_1/imports/mm705_v5/fpgaTop_mm705.v:5]
finished synthesize : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 701.645 ; gain = 588.395

---------------------------------------------------------------------------------
Applying 'set_property' XDC Constraints...
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:05 . Memory (MB): peak = 701.645 ; gain = 588.395
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-1
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:13 . Memory (MB): peak = 701.645 ; gain = 588.395
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   2 Input     16 Bit       Adders := 10    
	   3 Input     14 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 12    
	   2 Input      8 Bit       Adders := 70    
	   4 Input      6 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 9     
+---XORs : 
	   2 Input     14 Bit         XORs := 1     
	   2 Input      3 Bit         XORs := 4     
+---Registers : 
	              384 Bit    Registers := 2     
	              192 Bit    Registers := 1     
	              134 Bit    Registers := 42    
	              133 Bit    Registers := 2     
	              129 Bit    Registers := 12    
	              128 Bit    Registers := 6     
	               80 Bit    Registers := 1     
	               40 Bit    Registers := 4     
	               33 Bit    Registers := 3     
	               32 Bit    Registers := 12    
	               16 Bit    Registers := 33    
	               14 Bit    Registers := 13    
	                8 Bit    Registers := 8     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 116   
+---RAMs : 
	            2144K Bit         RAMs := 2     
	              268 Bit         RAMs := 4     
+---Muxes : 
	   2 Input    134 Bit        Muxes := 30    
	   4 Input    133 Bit        Muxes := 1     
	   2 Input    129 Bit        Muxes := 3     
	   2 Input    128 Bit        Muxes := 2     
	   3 Input    128 Bit        Muxes := 2     
	   2 Input     33 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 7     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 7     
	   2 Input      8 Bit        Muxes := 54    
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 170   

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[31] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[30] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[29] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[28] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[27] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[26] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[25] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[24] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[23] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[22] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[21] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[20] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[19] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[18] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[17] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[16] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[15] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[14] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[13] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[12] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[11] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[10] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[9] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[8] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[7] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[6] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[5] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrect_reg[4] ) is unused and will be removed from module reg__20.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[4] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[5] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[6] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[7] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[8] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[9] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[10] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[11] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[12] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[13] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[14] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[15] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[16] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[17] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[18] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[19] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[20] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[21] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[22] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[23] ) is unused and will be removed from module counter__1.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[24] ) is unused and will be removed from module counter__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-3332] Sequential element (\incorrectMeta_reg[25] ) is unused and will be removed from module counter__1.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 701.645 ; gain = 588.395
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftopi_1/\producer1/lfsr_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_1/\producer1/lfsr_r_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_1/\producer1/lengthR_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_1/i_13/\producer1/dataInitVal_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_1/i_13/\producer1/dataInitVal_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_1/i_13/\producer1/dataInitVal_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftopi_1/i_13/\producer1/dataInitVal_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_1/i_13/\producer1/dataInitVal_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_1/i_13/\producer1/dataInitVal_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_1/i_13/\producer1/dataInitVal_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_1/i_13/\producer1/dataInitVal_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_1/sender/\mh_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_1/sender/\fh_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_1/\producer1/nextLengthF/data1_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_0/fau/\bram_serverAdapterA_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftopi_0/producer2/\lfsr_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_0/producer2/\lfsr_r_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_0/producer2/\lengthR_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_0/producer2/i_13/\dataInitVal_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_0/producer2/i_13/\dataInitVal_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftopi_0/producer2/i_13/\dataInitVal_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_0/producer2/i_13/\dataInitVal_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_0/producer2/i_13/\dataInitVal_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_0/producer2/i_13/\dataInitVal_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_0/producer2/i_13/\dataInitVal_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_0/producer2/i_13/\dataInitVal_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_0/fdu/\timeoutVal_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (ftopi_0/fdu/\timeoutVal_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_0/fdu/\bram_serverAdapterA_cnt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ftopi_0/producer2/\nextLengthF/data1_reg_reg[24] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:01:37 . Memory (MB): peak = 701.645 ; gain = 588.395
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 701.645 ; gain = 588.395
---------------------------------------------------------------------------------

info: (0) optimizing 'ftopi_0' (path group default) @ -586.0ps(1/1) (0 secs)
info: start optimizing equally critical endpoints ...
info: done optimizing (1) equally critical endpoints.
info: done optimizing path group default
info: start optimizing sub-critical range ...
info: done optimizing sub-critical range for path group default.
info: done optimizing sub-critical range.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:01:55 . Memory (MB): peak = 701.645 ; gain = 588.395
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[24] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ftop/producer1/nextLengthF/data0_reg_reg[25] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:10 ; elapsed = 00:02:13 . Memory (MB): peak = 826.145 ; gain = 712.895
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:12 ; elapsed = 00:02:15 . Memory (MB): peak = 826.145 ; gain = 712.895
---------------------------------------------------------------------------------

Report Check Netlist: 
-----+-----------------+------+--------+------+-----------------
     |Item             |Errors|Warnings|Status|Description      
-----+-----------------+------+--------+------+-----------------
1    |multi_driven_nets|     0|       0|Passed|Multi driven nets
-----+-----------------+------+--------+------+-----------------

---------------------------------------------------------------------------------
Start renaming generated instances
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:13 ; elapsed = 00:02:16 . Memory (MB): peak = 826.145 ; gain = 712.895
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Writing Synthesis Report
---------------------------------------------------------------------------------
Report BlackBoxes: 
-----+-------------+---------
     |BlackBox name|Instances
-----+-------------+---------
-----+-------------+---------
Report Cell Usage: 
-----+----------+-----
     |Cell      |Count
-----+----------+-----
1    |BUFG      |    1
2    |CARRY4    |  143
3    |LUT1      |  361
4    |LUT2      |  723
5    |LUT3      |  942
6    |LUT4      |  821
7    |LUT5      | 1490
8    |LUT6      | 5724
9    |MUXCY_L   |    5
10   |RAM32M    |   46
11   |RAMB36E1_1|  134
12   |XORCY     |   23
13   |FD        | 2963
14   |FDC       |   16
15   |FDE       | 3029
16   |FDR       |  842
17   |FDRE      |  698
18   |FDS       |    4
19   |FDSE      |  126
20   |IBUF      |    1
21   |IBUFGDS   |    1
22   |OBUF      |    8
-----+----------+-----
Report Instance Areas: 
-----+-------------------------------------+------------------------+-----
     |Instance                             |Module                  |Cells
-----+-------------------------------------+------------------------+-----
1    |top                                  |                        |18101
2    |  ftop                               |mkFTop_mm705            |18088
3    |    producer2                        |mkMLProducer            |  983
4    |      mesgEgressF                    |FIFO2__parameterized2_33|  602
5    |      nextLengthF                    |FIFO2__parameterized4_34|   30
6    |    ackTracker                       |mkAckTracker            |  231
7    |      fidF                           |FIFO2__parameterized0_29|   58
8    |      fidEgressF                     |FIFO2__parameterized0_30|   54
9    |      fidIngressF                    |FIFO2__parameterized0_31|   64
10   |      ackIngressF                    |FIFO2_32                |   55
11   |    consumer                         |mkMLConsumer            | 2097
12   |      dataIngressRcvF                |FIFO2__parameterized1   |  466
13   |      mesgIngressRcvF                |FIFO2__parameterized2_25|  398
14   |      dataIngressExpF                |FIFO2__parameterized1_26|  392
15   |      mesgIngressExpF                |FIFO2__parameterized2_27|  398
16   |      metaIngressRcvF                |FIFO2__parameterized3   |  165
17   |      metaIngressExpF                |FIFO2__parameterized3_28|  146
18   |    mfFAU                            |mkMergeForkFAU          |  930
19   |      datagramIngressF               |FIFO2_21                |  411
20   |      ackEgressF                     |FIFO2_22                |   54
21   |      datagramEgressF                |FIFO2_23                |  408
22   |      ackIngressF                    |FIFO2_24                |   57
23   |    mfFDU                            |mkMergeForkFDU          |  930
24   |      datagramIngressF               |FIFO2_17                |  411
25   |      ackEgressF                     |FIFO2_18                |   54
26   |      datagramEgressF                |FIFO2_19                |  408
27   |      ackIngressF                    |FIFO2_20                |   57
28   |    fau                              |mkFAU                   | 1732
29   |      datagramIngressF               |FIFO2_11                |  463
30   |      bram_memory                    |BRAM2_12                |   72
31   |      lengthF                        |FIFO1_13                |   90
32   |      bram_serverAdapterB_outDataCore|SizedFIFO_14            |  445
33   |      fidEgressF                     |FIFO2__parameterized0_15|   55
34   |      datagramEgressF                |FIFO2_16                |  411
35   |    fdu                              |mkFDU                   | 1868
36   |      bram_serverAdapterB_outDataCore|SizedFIFO               |  464
37   |      fidEgressF                     |FIFO2__parameterized0_6 |   55
38   |      bram_memory                    |BRAM2                   |   67
39   |      fidIngressF                    |FIFO2__parameterized0_7 |   65
40   |      lengthF                        |FIFO1                   |   17
41   |      fidF                           |FIFO2__parameterized0_8 |   57
42   |      datagramIngressF               |FIFO2_9                 |  454
43   |      datagramEgressF                |FIFO2_10                |  411
44   |      readTriggerF                   |FIFO10                  |   24
45   |    sender                           |mkSender                | 4454
46   |      mesgIngressF                   |FIFO2__parameterized2_3 |  491
47   |      fcF                            |FIFO2__parameterized0_4 |  109
48   |      bsEnqF                         |FIFO2__parameterized6   | 1028
49   |      datagramEgressF                |FIFO2_5                 | 2079
50   |    ackAggregator                    |mkAckAggregator         |  110
51   |      ackEgressF                     |FIFO2_2                 |   54
52   |      fidIngressF                    |FIFO2__parameterized0   |   56
53   |    rstndb                           |SyncResetA              |   18
54   |    receiver                         |mkReceiver              | 3693
55   |      datagramIngressF               |FIFO2                   | 1141
56   |      nbValF                         |FIFO2__parameterized5   |  393
57   |      mesgEgressF                    |FIFO2__parameterized2_1 | 1697
58   |    producer1                        |mkMLProducer_0          |  962
59   |      mesgEgressF                    |FIFO2__parameterized2   |  444
60   |      nextLengthF                    |FIFO2__parameterized4   |   23
-----+-------------------------------------+------------------------+-----
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:13 ; elapsed = 00:02:16 . Memory (MB): peak = 826.145 ; gain = 712.895
---------------------------------------------------------------------------------

Synthesis Optimization Complete: Time (s): cpu = 00:02:11 ; elapsed = 00:02:14 . Memory (MB): peak = 826.145 ; gain = 672.484
INFO: [Netlist 29-17] Analyzing 7040 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6924 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 23 instances
  FD => FDCE: 2963 instances
  FDC => FDCE: 16 instances
  FDE => FDCE: 3029 instances
  FDR => FDRE: 842 instances
  FDS => FDSE: 4 instances
  IBUFGDS => IBUFDS: 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 46 instances

Phase 0 | Netlist Checksum: dafe6643
INFO: [Common 17-83] Releasing license: Synthesis
synth_design: Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 826.145 ; gain = 672.484
# write_checkpoint fpgaTop.dcp
# report_utilization -file fpgaTop_utilization_synth.rpt
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 826.145 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 27 11:04:56 2012...
