{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 27 16:53:16 2011 " "Info: Processing started: Sun Nov 27 16:53:16 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_test -c LCD_test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_test -c LCD_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "clkdelay.v(30) " "Warning (10268): Verilog HDL information at clkdelay.v(30): Always Construct contains both blocking and non-blocking assignments" {  } { { "clkdelay.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/clkdelay.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdelay.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file clkdelay.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdelay " "Info: Found entity 1: clkdelay" {  } { { "clkdelay.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/clkdelay.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD1602.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LCD1602.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602 " "Info: Found entity 1: LCD1602" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_test.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file LCD_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_test " "Info: Found entity 1: LCD_test" {  } { { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD_test.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCD_test " "Info: Elaborating entity \"LCD_test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602 LCD1602:inst " "Info: Elaborating entity \"LCD1602\" for hierarchy \"LCD1602:inst\"" {  } { { "LCD_test.bdf" "inst" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD_test.bdf" { { 120 272 384 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 LCD1602.v(35) " "Warning (10230): Verilog HDL assignment warning at LCD1602.v(35): truncated value with size 32 to match size of target (16)" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD1602.v(46) " "Warning (10230): Verilog HDL assignment warning at LCD1602.v(46): truncated value with size 32 to match size of target (5)" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD1602.v(94) " "Warning (10230): Verilog HDL assignment warning at LCD1602.v(94): truncated value with size 32 to match size of target (5)" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD1602.v(127) " "Warning (10230): Verilog HDL assignment warning at LCD1602.v(127): truncated value with size 32 to match size of target (5)" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdelay clkdelay:inst1 " "Info: Elaborating entity \"clkdelay\" for hierarchy \"clkdelay:inst1\"" {  } { { "LCD_test.bdf" "inst1" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD_test.bdf" { { 120 168 264 216 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "LCD1602:inst\|rw data_in GND " "Warning (14130): Reduced register \"LCD1602:inst\|rw\" with stuck data_in port to stuck value GND" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 17 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|LCD_test\|LCD1602:inst\|state 3 " "Info: State machine \"\|LCD_test\|LCD1602:inst\|state\" contains 3 states" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 25 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|LCD_test\|LCD1602:inst\|state " "Info: Selected Auto state machine encoding method for state machine \"\|LCD_test\|LCD1602:inst\|state\"" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 25 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|LCD_test\|LCD1602:inst\|state " "Info: Encoding result for state machine \"\|LCD_test\|LCD1602:inst\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "3 " "Info: Completed encoding using 3 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD1602:inst\|state.init " "Info: Encoded state bit \"LCD1602:inst\|state.init\"" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD1602:inst\|state.write_second_data " "Info: Encoded state bit \"LCD1602:inst\|state.write_second_data\"" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "LCD1602:inst\|state.write_first_data " "Info: Encoded state bit \"LCD1602:inst\|state.write_first_data\"" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 25 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD_test\|LCD1602:inst\|state.init 000 " "Info: State \"\|LCD_test\|LCD1602:inst\|state.init\" uses code string \"000\"" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD_test\|LCD1602:inst\|state.write_first_data 101 " "Info: State \"\|LCD_test\|LCD1602:inst\|state.write_first_data\" uses code string \"101\"" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|LCD_test\|LCD1602:inst\|state.write_second_data 110 " "Info: State \"\|LCD_test\|LCD1602:inst\|state.write_second_data\" uses code string \"110\"" {  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 25 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "LCD1602.v" "" { Text "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD1602.v" 25 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "lcd_rw GND " "Warning (13410): Pin \"lcd_rw\" stuck at GND" {  } { { "LCD_test.bdf" "" { Schematic "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD_test.bdf" { { 160 416 592 176 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "177 " "Info: Implemented 177 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Info: Implemented 165 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD_test.map.smsg " "Info: Generated suppressed messages file D:/EPM240/EPM240_570_DVD/HDL Code/verilog/EX12/LCD1602/LCD_test.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "141 " "Info: Allocated 141 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 27 16:53:20 2011 " "Info: Processing ended: Sun Nov 27 16:53:20 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
