module GENERIC_BUF_RVT (Y, A);
output Y;
input A;
`ifdef FPGA
assign Y = A;
`else
// synopsys dc_script_begin
// set_dont_touch u_donttouch_*
// synopsys dc_script_end
BUFV4_8TR40 u_donttouch_BUF(.Z(Y),.I(A));
`endif
endmodule

module GENERIC_CLKBUF_RVT (Y, A);
output Y;
input A;
`ifdef FPGA
assign Y = A;
`else
// synopsys dc_script_begin
// set_dont_touch u_donttouch_*
// synopsys dc_script_end
CLKBUFV4_8TR40 u_donttouch_CLKBUF(.Z(Y),.I(A));
`endif
endmodule

module GENERIC_CLKAND2_RVT (Y, A, B);
output Y;
input A, B;
`ifdef FPGA
assign Y = A & B;
`else
// synopsys dc_script_begin
// set_dont_touch u_donttouch_*
// synopsys dc_script_end
CLKAND2V4_8TR40 u_donttouch_CLKAND2(.Z(Y),.A1(A),.A2(B));
`endif
endmodule

module GENERIC_CLKNAND2_RVT (Y, A, B);
output Y;
input A, B;
`ifdef FPGA
assign Y = !(A & B);
`else
// synopsys dc_script_begin
// set_dont_touch u_donttouch_*
// synopsys dc_script_end
CLKNAND2V4_8TR40 u_donttouch_CLKNAND2(.ZN(Y),.A1(A),.A2(B));
`endif
endmodule

module GENERIC_CLKMX2_RVT (Y, S0, A, B);
input A, B, S0;
output Y;
`ifdef FPGA
assign Y = S0 ? B : A;
`else
// synopsys dc_script_begin
// set_dont_touch u_donttouch_*
// synopsys dc_script_end
CKMUX2V4_8TR40 u_donttouch_CLKMX2(.Z(Y),.S(S0),.I0(A),.I1(B));
`endif
endmodule

module GENERIC_CLKINV_RVT (Y, A);
output Y;
input A;
`ifdef FPGA
assign Y = !A;
`else
// synopsys dc_script_begin
// set_dont_touch u_donttouch_*
// synopsys dc_script_end
INV4_8TR40 u_donttouch_CLKINV(.ZN(Y),.I(A));
`endif
endmodule

module GENERIC_CLKOR2_RVT (Y, A, B);
output Y;
input A, B;
`ifdef FPGA
assign Y = A | B;
`else
// synopsys dc_script_begin
// set_dont_touch u_donttouch_*
// synopsys dc_script_end
OR2V4_8TR40 u_donttouch_CLKOR2(.Z(Y),.A1(A),.A2(B));
`endif
endmodule

module GENERIC_CLOCKGATE_RVT (ECK, E, SE, CK);
output ECK;
input E, SE, CK;
`ifdef FPGA
reg latch_out;
always @(CK or E or SE) begin
  if(!CK) begin
    latch_out = E | SE;
  end
end
assign ECK = latch_out & CK;
`else
// synopsys dc_script_begin
// set_dont_touch u_donttouch_*
// synopsys dc_script_end
CLKLANAQV4_12TH40 u_donttouch_CLOCKGATE(.Q(ECK), .E(E), .TE(SE), .CK(CK));
`endif
endmodule

module GENERIC_CLKXOR2_RVT (Y, A0, A1);
output Y;
input A0, A1;
`ifdef FPGA
assign Y = A0 ^ A1;
`else
// synopsys dc_script_begin
// set_dont_touch u_donttouch_*
// synopsys dc_script_end
CLKXOR2V4_8TR40 u_donttouch_CLKXOR2(.Z(Y),.A1(A0),.A2(A1));
`endif
endmodule

module GENERIC_INV_RVT (Y, A);
output Y;
input A;
`ifdef FPGA
assign Y = !A;
`else
// synopsys dc_script_begin
// set_dont_touch u_donttouch_*
// synopsys dc_script_end
INV4_8TR40 u_donttouch_INV(.ZN(Y),.I(A));
`endif
endmodule

module GENERIC_NAND2_RVT (Y, A, B);
output Y;
input A, B;
`ifdef FPGA
assign Y = !(A & B);
`else
// synopsys dc_script_begin
// set_dont_touch u_donttouch_*
// synopsys dc_script_end
NAND2V4_8TR40 u_donttouch_NAND2(.ZN(Y),.A1(A),.A2(B));
`endif
endmodule

module GENERIC_NOR2_RVT (Y, A, B);
output Y;
input A, B;
`ifdef FPGA
assign Y = !(A | B);
`else
// synopsys dc_script_begin
// set_dont_touch u_donttouch_*
// synopsys dc_script_end
NORV4_8TR40 u_donttouch_NOR2(.ZN(Y),.A1(A),.A2(B));
`endif
endmodule

module GENERIC_OR2_RVT (Y, A, B);
output Y;
input A, B;
`ifdef FPGA
assign Y = A | B;
`else
// synopsys dc_script_begin
// set_dont_touch u_donttouch_*
// synopsys dc_script_end
OR2V4_8TR40 u_donttouch_OR2(.Z(Y),.A1(A),.A2(B));
`endif
endmodule

module GENERIC_CLKMX8_RVT (Y, S0, S1, S2, A, B, C, D, E, F, G, H);
input S0, S1, S2, A, B, C, D, E, F, G, H;
output Y;
`ifdef FPGA
reg Y_reg;
assign Y = Y_reg;
always @ (*) begin
  Y_reg = 1'b0;
  case({S2,S1,S0})
    3'b000 : Y_reg = A;
    3'b001 : Y_reg = B;
    3'b010 : Y_reg = C;
    3'b011 : Y_reg = D;
    3'b100 : Y_reg = E;
    3'b101 : Y_reg = F;
    3'b110 : Y_reg = G;
    3'b111 : Y_reg = H;
  endcase
end
`else
// synopsys dc_script_begin
// set_dont_touch u_donttouch_*
// synopsys dc_script_end
wire O1_1, O1_2, O1_3, O1_4;
CKMUX2V4_8TR40 u_donttouch_CLKMX2_1 (.Z(O1_1), .S(S0), .I0(A), .I1(B));
CKMUX2V4_8TR40 u_donttouch_CLKMX2_2 (.Z(O1_2), .S(S0), .I0(C), .I1(D));
CKMUX2V4_8TR40 u_donttouch_CLKMX2_3 (.Z(O1_3), .S(S0), .I0(E), .I1(F));
CKMUX2V4_8TR40 u_donttouch_CLKMX2_4 (.Z(O1_4), .S(S0), .I0(G), .I1(H));
wire O2_1, O2_2;
CKMUX2V4_8TR40 u_donttouch_CLKMX2_5 (.Z(O2_1), .S(S1), .I0(O1_1), .I1(O1_2));
CKMUX2V4_8TR40 u_donttouch_CLKMX2_6 (.Z(O2_2), .S(S1), .I0(O1_3), .I1(O1_4));
CKMUX2V4_8TR40 u_donttouch_CLKMX2_7 (.Z(Y), .S(S2), .I0(O2_1), .I1(O2_2));
`endif
endmodule

module GENERIC_CLKMX4_RVT (Y, S0, S1, A, B, C, D);
input S0, S1, A, B, C, D;
output Y;
`ifdef FPGA
assign Y = S1 ? (S0 ? D : C) : (S0 ? B : A);
`else
// synopsys dc_script_begin
// set_dont_touch u_donttouch_*
// synopsys dc_script_end
wire O1, O2;
CKMUX2V4_8TR40 u_donttouch_CLKMX2_1 (.Z(O1), .S(S0), .I0(A), .I1(B));
CKMUX2V4_8TR40 u_donttouch_CLKMX2_2 (.Z(O2), .S(S0), .I0(C), .I1(D));
CKMUX2V4_8TR40 u_donttouch_CLKMX2_3 (.Z(Y), .S(S1), .I0(O1), .I1(O2));
`endif
endmodule
