/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  reg [4:0] celloutsig_0_27z;
  reg [17:0] celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  reg [11:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [28:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [24:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = ~(celloutsig_0_9z[6] & celloutsig_0_2z[8]);
  assign celloutsig_1_0z = !(in_data[153] ? in_data[175] : in_data[172]);
  assign celloutsig_1_15z = ~celloutsig_1_2z;
  assign celloutsig_0_20z = ~celloutsig_0_3z[3];
  assign celloutsig_0_0z = in_data[10] | in_data[12];
  assign celloutsig_0_9z = { celloutsig_0_3z[7:1], celloutsig_0_0z } + { celloutsig_0_7z[6:1], celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_2z = in_data[94:81] / { 1'h1, in_data[61:49] };
  assign celloutsig_1_5z = celloutsig_1_4z[16:13] === in_data[160:157];
  assign celloutsig_0_1z = in_data[50:39] === { in_data[42:33], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_23z = { celloutsig_0_9z[5:1], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_0z } === celloutsig_0_9z;
  assign celloutsig_1_10z = { celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z } >= { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_1z[10:3], celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_16z, celloutsig_1_2z, celloutsig_1_8z } >= { celloutsig_1_14z[28:6], celloutsig_1_13z };
  assign celloutsig_1_19z = { in_data[144:139], celloutsig_1_7z, celloutsig_1_18z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_11z } >= { celloutsig_1_1z[17:12], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_18z, celloutsig_1_7z, celloutsig_1_15z };
  assign celloutsig_0_15z = { celloutsig_0_3z[2:0], celloutsig_0_0z, celloutsig_0_0z } >= { celloutsig_0_2z[13:10], celloutsig_0_6z };
  assign celloutsig_1_3z = { celloutsig_1_1z[17:15], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z } && celloutsig_1_1z[14:7];
  assign celloutsig_1_8z = ! celloutsig_1_1z[16:8];
  assign celloutsig_1_9z = celloutsig_1_4z[21:10] || { in_data[116:111], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_5z = { in_data[7:6], celloutsig_0_0z } || { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_3z = celloutsig_0_1z ? { celloutsig_0_2z[13:7], 1'h1, celloutsig_0_0z } : celloutsig_0_2z[10:2];
  assign celloutsig_1_1z = in_data[106] ? in_data[160:143] : in_data[133:116];
  assign { celloutsig_1_14z[28:2], celloutsig_1_14z[0] } = celloutsig_1_5z ? { celloutsig_1_4z[9:6], celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_6z, 1'h1, celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_13z } : { celloutsig_1_4z[18:6], celloutsig_1_8z, 1'h0, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_16z = celloutsig_0_2z[12] ? celloutsig_0_9z[5:3] : { celloutsig_0_7z[4:3], celloutsig_0_8z };
  assign celloutsig_0_10z = { celloutsig_0_2z[11], celloutsig_0_6z, celloutsig_0_6z } != { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_24z = { celloutsig_0_9z[3], celloutsig_0_15z } != { celloutsig_0_22z, celloutsig_0_1z };
  assign celloutsig_1_13z = celloutsig_1_4z[20:9] !== { celloutsig_1_1z[13:5], celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_4z = in_data[37:35] !== celloutsig_0_3z[2:0];
  assign celloutsig_1_16z = { celloutsig_1_4z[24:5], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_9z } !== { in_data[154:143], celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_15z };
  assign celloutsig_0_22z = { in_data[7:5], celloutsig_0_21z, celloutsig_0_16z } !== { celloutsig_0_9z[7:3], celloutsig_0_21z, celloutsig_0_20z };
  assign celloutsig_1_11z = & { celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_6z = | celloutsig_1_1z[11:4];
  assign celloutsig_1_7z = | celloutsig_1_1z[9:2];
  assign celloutsig_0_6z = | celloutsig_0_3z[3:0];
  assign celloutsig_1_2z = ~^ in_data[168:149];
  assign celloutsig_0_8z = ~^ celloutsig_0_2z[12:4];
  assign celloutsig_0_19z = { celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_13z } >> { celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_7z = { celloutsig_0_2z[6:4], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z } <<< { in_data[62:58], celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_4z = in_data[173:149] ^ in_data[135:111];
  assign celloutsig_0_30z = ~((celloutsig_0_4z & celloutsig_0_24z) | in_data[26]);
  always_latch
    if (clkin_data[64]) celloutsig_1_12z = 12'h000;
    else if (!clkin_data[0]) celloutsig_1_12z = { celloutsig_1_1z[10:1], celloutsig_1_10z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_27z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_27z = { celloutsig_0_20z, celloutsig_0_22z, celloutsig_0_16z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_29z = 18'h00000;
    else if (celloutsig_1_18z) celloutsig_0_29z = { celloutsig_0_27z[3:0], celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_23z };
  assign celloutsig_0_21z = ~((celloutsig_0_16z[2] & celloutsig_0_0z) | (celloutsig_0_2z[0] & celloutsig_0_19z[1]));
  assign celloutsig_1_14z[1] = celloutsig_1_10z;
  assign { out_data[128], out_data[96], out_data[49:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
