

================================================================
== Vivado HLS Report for 'Conv2d_1'
================================================================
* Date:           Thu Nov  3 16:10:44 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_4_new_network
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.286|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1            |    ?|    ?|         ?|          -|          -|   196|    no    |
        | + Conv2d_label0_L  |    ?|    ?|        10|          4|          1|     ?|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      4|       0|   1401|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     355|    352|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    233|    -|
|Register         |        0|      -|    1024|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      9|    1379|   2018|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |forw_back_fadd_32bkb_U66  |forw_back_fadd_32bkb  |        0|      2|  227|  214|    0|
    |forw_back_fmul_32cud_U67  |forw_back_fmul_32cud  |        0|      3|  128|  138|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5|  355|  352|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |mul_ln30_fu_542_p2        |     *    |      4|  0|  20|          32|          32|
    |add_ln2876_fu_389_p2      |     +    |      0|  0|  39|          32|          32|
    |add_ln28_13_fu_299_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln28_14_fu_305_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln28_15_fu_311_p2     |     +    |      0|  0|  39|          32|           2|
    |add_ln28_16_fu_369_p2     |     +    |      0|  0|  39|          32|          32|
    |add_ln28_fu_287_p2        |     +    |      0|  0|  15|           8|           1|
    |add_ln29_11_fu_670_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln29_12_fu_675_p2     |     +    |      0|  0|  39|          32|           1|
    |add_ln29_13_fu_680_p2     |     +    |      0|  0|  39|          32|           2|
    |add_ln29_fu_491_p2        |     +    |      0|  0|  39|          32|          32|
    |add_ln30_fu_509_p2        |     +    |      0|  0|  16|           9|           9|
    |add_ln31_fu_570_p2        |     +    |      0|  0|  71|           1|          64|
    |add_ln32_fu_524_p2        |     +    |      0|  0|  15|           5|           2|
    |add_ln33_2_fu_649_p2      |     +    |      0|  0|  10|          32|          32|
    |add_ln33_fu_638_p2        |     +    |      0|  0|  39|          32|          32|
    |col_8_fu_576_p2           |     +    |      0|  0|  39|           1|          32|
    |i_fu_293_p2               |     +    |      0|  0|  12|           4|           1|
    |j_fu_665_p2               |     +    |      0|  0|  12|           4|           1|
    |row_6_fu_660_p2           |     +    |      0|  0|  39|           1|          32|
    |sub_ln30_4_fu_439_p2      |     -    |      0|  0|  16|           9|           9|
    |sub_ln30_fu_275_p2        |     -    |      0|  0|  16|           9|           9|
    |sub_ln32_fu_633_p2        |     -    |      0|  0|  10|          32|          32|
    |sub_ln33_12_fu_608_p2     |     -    |      0|  0|  39|          32|          32|
    |sub_ln33_13_fu_619_p2     |     -    |      0|  0|  39|          32|          32|
    |sub_ln33_8_fu_559_p2      |     -    |      0|  0|  39|          32|          32|
    |sub_ln33_fu_548_p2        |     -    |      0|  0|  39|          32|          32|
    |icmp_ln28_5_fu_355_p2     |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln28_6_fu_375_p2     |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln28_fu_281_p2       |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln29_3_fu_477_p2     |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln29_fu_317_p2       |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln31_fu_565_p2       |   icmp   |      0|  0|  29|          64|          64|
    |icmp_ln32_fu_582_p2       |   icmp   |      0|  0|  20|          32|          32|
    |select_ln2877_fu_381_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln28_21_fu_331_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln28_22_fu_339_p3  |  select  |      0|  0|  32|           1|           2|
    |select_ln28_23_fu_347_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln28_24_fu_361_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_25_fu_395_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_26_fu_403_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln28_27_fu_445_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln28_28_fu_453_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_29_fu_461_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_30_fu_469_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_323_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln29_fu_483_p3     |  select  |      0|  0|  32|           1|          32|
    |select_ln32_5_fu_594_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln32_6_fu_625_p3   |  select  |      0|  0|  32|           1|          32|
    |select_ln32_fu_587_p3     |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      4|  0|1401|         816|        1062|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  41|          8|    1|          8|
    |ap_enable_reg_pp0_iter2                  |   9|          2|    1|          2|
    |ap_phi_mux_col_0_phi_fu_215_p4           |   9|          2|   32|         64|
    |ap_phi_mux_empty_phi_fu_225_p4           |   9|          2|   32|         64|
    |ap_phi_mux_indvar_flatten_phi_fu_205_p4  |   9|          2|   64|        128|
    |ap_phi_mux_row_0_phi_fu_236_p4           |   9|          2|   32|         64|
    |col_0_reg_212                            |   9|          2|   32|         64|
    |col_reg_146                              |   9|          2|    4|          8|
    |empty_reg_221                            |   9|          2|   32|         64|
    |indvar_flatten42_reg_102                 |   9|          2|    8|         16|
    |indvar_flatten_reg_201                   |   9|          2|   64|        128|
    |indvars_iv12_reg_135                     |   9|          2|   32|         64|
    |indvars_iv19_reg_179                     |   9|          2|   32|         64|
    |out_matrix_address0                      |  15|          3|    8|         24|
    |out_matrix_d0                            |  15|          3|   32|         96|
    |phi_ln28_3_reg_124                       |   9|          2|   32|         64|
    |phi_ln28_reg_113                         |   9|          2|   32|         64|
    |phi_ln29_3_reg_168                       |   9|          2|   32|         64|
    |phi_ln29_reg_157                         |   9|          2|   32|         64|
    |row_0_reg_233                            |   9|          2|   32|         64|
    |row_reg_190                              |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 233|         50|  570|       1186|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln28_reg_689           |   8|   0|    8|          0|
    |add_ln31_reg_767           |  64|   0|   64|          0|
    |ap_CS_fsm                  |   7|   0|    7|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |col_0_reg_212              |  32|   0|   32|          0|
    |col_reg_146                |   4|   0|    4|          0|
    |empty_reg_221              |  32|   0|   32|          0|
    |icmp_ln31_reg_763          |   1|   0|    1|          0|
    |indvar_flatten42_reg_102   |   8|   0|    8|          0|
    |indvar_flatten_reg_201     |  64|   0|   64|          0|
    |indvars_iv12_reg_135       |  32|   0|   32|          0|
    |indvars_iv19_reg_179       |  32|   0|   32|          0|
    |input_matrix_load_reg_792  |  32|   0|   32|          0|
    |kernel_load_reg_797        |  32|   0|   32|          0|
    |mul_ln30_reg_758           |  64|   0|   64|          0|
    |out_matrix_addr_reg_748    |   8|   0|    8|          0|
    |phi_ln28_3_reg_124         |  32|   0|   32|          0|
    |phi_ln28_reg_113           |  32|   0|   32|          0|
    |phi_ln29_3_reg_168         |  32|   0|   32|          0|
    |phi_ln29_reg_157           |  32|   0|   32|          0|
    |row_0_reg_233              |  32|   0|   32|          0|
    |row_6_reg_802              |  32|   0|   32|          0|
    |row_cast_reg_741           |   4|   0|   32|         28|
    |row_reg_190                |   4|   0|    4|          0|
    |select_ln28_21_reg_699     |  32|   0|   32|          0|
    |select_ln28_22_reg_704     |  32|   0|   32|          0|
    |select_ln28_23_reg_709     |   4|   0|    4|          0|
    |select_ln28_26_reg_714     |   4|   0|    4|          0|
    |select_ln28_28_reg_726     |  32|   0|   32|          0|
    |select_ln28_29_reg_731     |  32|   0|   32|          0|
    |select_ln28_30_reg_736     |  32|   0|   32|          0|
    |select_ln28_reg_694        |  32|   0|   32|          0|
    |select_ln32_5_reg_777      |  32|   0|   32|          0|
    |select_ln32_reg_772        |  32|   0|   32|          0|
    |tmp_reg_807                |  32|   0|   32|          0|
    |tmp_s_reg_812              |  32|   0|   32|          0|
    |zext_ln28_reg_719          |   4|   0|   32|         28|
    |zext_ln32_reg_753          |   5|   0|   32|         27|
    |icmp_ln31_reg_763          |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1024|  32| 1044|         83|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|ap_done                | out |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   Conv2d.1   | return value |
|input_matrix_address0  | out |    8|  ap_memory | input_matrix |     array    |
|input_matrix_ce0       | out |    1|  ap_memory | input_matrix |     array    |
|input_matrix_q0        |  in |   32|  ap_memory | input_matrix |     array    |
|kernel_address0        | out |    4|  ap_memory |    kernel    |     array    |
|kernel_ce0             | out |    1|  ap_memory |    kernel    |     array    |
|kernel_q0              |  in |   32|  ap_memory |    kernel    |     array    |
|out_matrix_address0    | out |    8|  ap_memory |  out_matrix  |     array    |
|out_matrix_ce0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_we0         | out |    1|  ap_memory |  out_matrix  |     array    |
|out_matrix_d0          | out |   32|  ap_memory |  out_matrix  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

