// Seed: 4028084579
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input uwire id_2
);
  wire id_4;
  assign id_1 = 1;
  always_ff begin : LABEL_0
    `define pp_5 0
  end
  buf primCall (id_1, id_0);
  module_2 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2
  );
endmodule
module module_1 (
    input  tri  id_0,
    output tri1 id_1,
    input  wor  id_2
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_0
  );
  wire id_4;
  wire id_5;
endmodule
macromodule module_2 (
    input tri0 id_0,
    input tri id_1,
    input tri1 id_2,
    input supply1 id_3
);
  wire id_5;
  wire id_6 = id_6;
  assign module_0.type_6 = 0;
  wire id_7;
endmodule
