
*** Running vivado
    with args -log traffic_LCD.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source traffic_LCD.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source traffic_LCD.tcl -notrace
Command: synth_design -top traffic_LCD -part xc7a200tfbg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30692 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 339.078 ; gain = 72.348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'traffic_LCD' [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/traffic_LCD.v:1]
INFO: [Synth 8-6157] synthesizing module 'clock_1HZ' [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/clock_1HZ.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clock_1HZ' (1#1) [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/clock_1HZ.v:1]
INFO: [Synth 8-6157] synthesizing module 'trafficlight' [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/trafficlight.v:1]
	Parameter Y_time bound to: 6'b000011 
	Parameter AG_time bound to: 6'b011011 
INFO: [Synth 8-6157] synthesizing module 'control' [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/control.v:1]
	Parameter Y_time bound to: 6'b000011 
	Parameter S0 bound to: 2'b00 
	Parameter S1 bound to: 2'b01 
	Parameter S2 bound to: 2'b10 
	Parameter S3 bound to: 2'b11 
	Parameter RED_A bound to: 5 - type: integer 
	Parameter YELLOW_A bound to: 4 - type: integer 
	Parameter GREEN_A bound to: 3 - type: integer 
	Parameter RED_B bound to: 2 - type: integer 
	Parameter YELLOW_B bound to: 1 - type: integer 
	Parameter GREEN_B bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/control.v:47]
INFO: [Synth 8-226] default block is never used [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/control.v:75]
INFO: [Synth 8-6155] done synthesizing module 'control' (2#1) [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/control.v:1]
INFO: [Synth 8-6157] synthesizing module 'count' [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/count.v:1]
INFO: [Synth 8-6155] done synthesizing module 'count' (3#1) [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/count.v:1]
INFO: [Synth 8-6155] done synthesizing module 'trafficlight' (4#1) [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/trafficlight.v:1]
INFO: [Synth 8-6157] synthesizing module 'lcd_top' [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:3]
	Parameter CNT_1S bound to: 27'b010111110101111000010000000 
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:513]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (5#1) [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:513]
INFO: [Synth 8-6157] synthesizing module 'dvi_module' [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:529]
	Parameter CORDW bound to: 10 - type: integer 
	Parameter MAX_COLUMN bound to: 10 - type: integer 
	Parameter MAX_LINE bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'simple_480p' [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:628]
	Parameter HA_END bound to: 639 - type: integer 
	Parameter HS_STA bound to: 655 - type: integer 
	Parameter HS_END bound to: 751 - type: integer 
	Parameter LINE bound to: 799 - type: integer 
	Parameter VA_END bound to: 479 - type: integer 
	Parameter VS_STA bound to: 489 - type: integer 
	Parameter VS_END bound to: 491 - type: integer 
	Parameter SCREEN bound to: 524 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'simple_480p' (6#1) [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:628]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom_async' [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:107]
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom_async' (7#1) [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:107]
WARNING: [Synth 8-6014] Unused sequential element vga_hsync_reg was removed.  [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:610]
WARNING: [Synth 8-6014] Unused sequential element vga_vsync_reg was removed.  [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:611]
WARNING: [Synth 8-6014] Unused sequential element vga_r_reg was removed.  [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:612]
WARNING: [Synth 8-6014] Unused sequential element vga_g_reg was removed.  [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:613]
WARNING: [Synth 8-6014] Unused sequential element vga_b_reg was removed.  [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:614]
INFO: [Synth 8-6155] done synthesizing module 'dvi_module' (8#1) [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:529]
WARNING: [Synth 8-6014] Unused sequential element cnt_reg was removed.  [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:67]
WARNING: [Synth 8-6014] Unused sequential element ascii_reg was removed.  [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:83]
WARNING: [Synth 8-6014] Unused sequential element number_reg was removed.  [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:98]
INFO: [Synth 8-6155] done synthesizing module 'lcd_top' (9#1) [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/lcd_top.sv:3]
WARNING: [Synth 8-350] instance 'u2' of module 'lcd_top' requires 22 connections, but only 20 given [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/traffic_LCD.v:56]
INFO: [Synth 8-6155] done synthesizing module 'traffic_LCD' (10#1) [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/traffic_LCD.v:1]
WARNING: [Synth 8-3331] design lcd_top has unconnected port countD_shi[3]
WARNING: [Synth 8-3331] design lcd_top has unconnected port countD_shi[2]
WARNING: [Synth 8-3331] design lcd_top has unconnected port countD_shi[1]
WARNING: [Synth 8-3331] design lcd_top has unconnected port countD_shi[0]
WARNING: [Synth 8-3331] design lcd_top has unconnected port countD_ge[3]
WARNING: [Synth 8-3331] design lcd_top has unconnected port countD_ge[2]
WARNING: [Synth 8-3331] design lcd_top has unconnected port countD_ge[1]
WARNING: [Synth 8-3331] design lcd_top has unconnected port countD_ge[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 395.188 ; gain = 128.457
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 395.188 ; gain = 128.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 395.188 ; gain = 128.457
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/data/remote.xdc]
WARNING: [Vivado 12-507] No nets matched 'reset_btn_IBUF'. [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/data/remote.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/data/remote.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/data/remote.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/data/remote.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/traffic_LCD_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/traffic_LCD_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 791.902 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 791.922 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 791.922 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 791.922 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 791.922 ; gain = 525.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 791.922 ; gain = 525.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 791.922 ; gain = 525.191
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_1HZ" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'control'
INFO: [Synth 8-5544] ROM "control_led" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_C27" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "control_C3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sy" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                      S3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'control'
WARNING: [Synth 8-327] inferring latch for variable 'control_LD3n_reg' [d:/code/Verilog/DL-CD/CourseDesign-DL/basic/user/src/control.v:39]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 791.922 ; gain = 525.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module traffic_LCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
Module clock_1HZ 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module count 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module simple_480p 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dvi_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "u0/clk_1HZ" won't be mapped to RAM because address size (28) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "u2/dvi_inst/display_inst/sy" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design traffic_LCD has port leds driven by constant 0
WARNING: [Synth 8-3917] design traffic_LCD has port video_blue[1] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 791.922 ; gain = 525.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------+---------------------------------+---------------+----------------+
|Module Name     | RTL Object                      | Depth x Width | Implemented As | 
+----------------+---------------------------------+---------------+----------------+
|ascii_rom_async | data                            | 2048x8        | LUT            | 
|traffic_LCD     | u2/dvi_inst/ascii_rom_inst/data | 2048x8        | LUT            | 
+----------------+---------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 791.922 ; gain = 525.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 826.246 ; gain = 559.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 833.988 ; gain = 567.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 833.988 ; gain = 567.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 833.988 ; gain = 567.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 833.988 ; gain = 567.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 833.988 ; gain = 567.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 833.988 ; gain = 567.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 833.988 ; gain = 567.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |    15|
|5     |LUT3   |    19|
|6     |LUT4   |    23|
|7     |LUT5   |    35|
|8     |LUT6   |   100|
|9     |FDCE   |    43|
|10    |FDRE   |    21|
|11    |LD     |     1|
|12    |IBUF   |     4|
|13    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |   304|
|2     |  u0                 |clock_1HZ       |    79|
|3     |  u1                 |trafficlight    |    80|
|4     |    UC               |control         |    18|
|5     |    UD27             |count           |    47|
|6     |    UD3              |count_0         |    15|
|7     |  u2                 |lcd_top         |   106|
|8     |    clock_div_inst   |clock_divider   |     2|
|9     |    dvi_inst         |dvi_module      |   104|
|10    |      ascii_rom_inst |ascii_rom_async |    20|
|11    |      display_inst   |simple_480p     |    84|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 833.988 ; gain = 567.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 833.988 ; gain = 170.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 833.988 ; gain = 567.258
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 833.988 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE (inverted pins: G): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 21 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 833.988 ; gain = 567.258
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 833.988 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'd:/code/Verilog/DL-CD/CourseDesign-DL/basic/prj/xilinx/template.runs/synth_1/traffic_LCD.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file traffic_LCD_utilization_synth.rpt -pb traffic_LCD_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct  7 01:54:44 2025...
