Timing Analyzer report for hyperram_system
Thu Feb  8 10:43:41 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk_x8'
 14. Slow 1200mV 85C Model Setup: 'mainClk'
 15. Slow 1200mV 85C Model Setup: 'clk_50MHz'
 16. Slow 1200mV 85C Model Setup: 'rwdsgen'
 17. Slow 1200mV 85C Model Setup: 'shifted_clock'
 18. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Setup: 'clk_10kHz'
 20. Slow 1200mV 85C Model Hold: 'clk_50MHz'
 21. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Hold: 'clk_x8'
 23. Slow 1200mV 85C Model Hold: 'rwdsgen'
 24. Slow 1200mV 85C Model Hold: 'clk_10kHz'
 25. Slow 1200mV 85C Model Hold: 'mainClk'
 26. Slow 1200mV 85C Model Hold: 'shifted_clock'
 27. Slow 1200mV 85C Model Recovery: 'rwdsgen'
 28. Slow 1200mV 85C Model Recovery: 'clk_50MHz'
 29. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 30. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 31. Slow 1200mV 85C Model Removal: 'clk_50MHz'
 32. Slow 1200mV 85C Model Removal: 'rwdsgen'
 33. Slow 1200mV 85C Model Metastability Summary
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'clk_x8'
 41. Slow 1200mV 0C Model Setup: 'mainClk'
 42. Slow 1200mV 0C Model Setup: 'clk_50MHz'
 43. Slow 1200mV 0C Model Setup: 'rwdsgen'
 44. Slow 1200mV 0C Model Setup: 'shifted_clock'
 45. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Setup: 'clk_10kHz'
 47. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 48. Slow 1200mV 0C Model Hold: 'clk_50MHz'
 49. Slow 1200mV 0C Model Hold: 'clk_x8'
 50. Slow 1200mV 0C Model Hold: 'rwdsgen'
 51. Slow 1200mV 0C Model Hold: 'clk_10kHz'
 52. Slow 1200mV 0C Model Hold: 'mainClk'
 53. Slow 1200mV 0C Model Hold: 'shifted_clock'
 54. Slow 1200mV 0C Model Recovery: 'rwdsgen'
 55. Slow 1200mV 0C Model Recovery: 'clk_50MHz'
 56. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 57. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 58. Slow 1200mV 0C Model Removal: 'clk_50MHz'
 59. Slow 1200mV 0C Model Removal: 'rwdsgen'
 60. Slow 1200mV 0C Model Metastability Summary
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'clk_x8'
 67. Fast 1200mV 0C Model Setup: 'mainClk'
 68. Fast 1200mV 0C Model Setup: 'clk_50MHz'
 69. Fast 1200mV 0C Model Setup: 'rwdsgen'
 70. Fast 1200mV 0C Model Setup: 'shifted_clock'
 71. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 72. Fast 1200mV 0C Model Setup: 'clk_10kHz'
 73. Fast 1200mV 0C Model Hold: 'clk_50MHz'
 74. Fast 1200mV 0C Model Hold: 'clk_10kHz'
 75. Fast 1200mV 0C Model Hold: 'rwdsgen'
 76. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 77. Fast 1200mV 0C Model Hold: 'clk_x8'
 78. Fast 1200mV 0C Model Hold: 'mainClk'
 79. Fast 1200mV 0C Model Hold: 'shifted_clock'
 80. Fast 1200mV 0C Model Recovery: 'rwdsgen'
 81. Fast 1200mV 0C Model Recovery: 'clk_50MHz'
 82. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 83. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 84. Fast 1200mV 0C Model Removal: 'clk_50MHz'
 85. Fast 1200mV 0C Model Removal: 'rwdsgen'
 86. Fast 1200mV 0C Model Metastability Summary
 87. Multicorner Timing Analysis Summary
 88. Board Trace Model Assignments
 89. Input Transition Times
 90. Signal Integrity Metrics (Slow 1200mv 0c Model)
 91. Signal Integrity Metrics (Slow 1200mv 85c Model)
 92. Signal Integrity Metrics (Fast 1200mv 0c Model)
 93. Setup Transfers
 94. Hold Transfers
 95. Recovery Transfers
 96. Removal Transfers
 97. Report TCCS
 98. Report RSKM
 99. Unconstrained Paths Summary
100. Clock Status Summary
101. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                        ;
; Revision Name         ; hyperram_system                                        ;
; Device Family         ; Cyclone 10 LP                                          ;
; Device Name           ; 10CL025YE144C8G                                        ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.16        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.4%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                        ; Status ; Read at                  ;
+------------------------------------------------------------------------------------------------------+--------+--------------------------+
; avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.sdc                    ; OK     ; Thu Feb  8 10:43:38 2024 ;
; avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc ; OK     ; Thu Feb  8 10:43:38 2024 ;
; avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc                         ; OK     ; Thu Feb  8 10:43:38 2024 ;
; avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc                         ; OK     ; Thu Feb  8 10:43:38 2024 ;
; avs_hram_converter_TEST_advanced.sdc                                                                 ; OK     ; Thu Feb  8 10:43:38 2024 ;
+------------------------------------------------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name          ; Type      ; Period     ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                                                                                ; Targets                                                                                                                                                                                                                                                                     ;
+---------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altera_reserved_tck ; Base      ; 100.000    ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                                                       ; { altera_reserved_tck }                                                                                                                                                                                                                                                     ;
; clk_10kHz           ; Generated ; 100000.000 ; 0.01 MHz  ; 0.000 ; 50000.000 ; 50.00      ; 1000      ; 1           ;       ;        ;           ;            ; false    ; mainClk   ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]                                                ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] }                                                                                                                                                                                                                    ;
; clk_50MHz           ; Generated ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000    ; 50.00      ; 1         ; 5           ;       ;        ;           ;            ; false    ; mainClk   ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]                                                ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] }                                                                                                                                                                                                                    ;
; clk_x8              ; Generated ; 2.500      ; 400.0 MHz ; 0.000 ; 1.250     ; 50.00      ; 1         ; 8           ;       ;        ;           ;            ; false    ; clk_50MHz ; PDS|avs_hram_converter|avs_hram_mainconv|EU|pll_x8_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PDS|avs_hram_converter|avs_hram_mainconv|EU|pll_x8_inst|altpll_component|auto_generated|pll1|clk[0] }                                                                                                                                                                     ;
; hBusCk              ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                                                       ; { hBusCk }                                                                                                                                                                                                                                                                  ;
; mainClk             ; Base      ; 100.000    ; 10.0 MHz  ; 0.000 ; 50.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                                                       ; { mainClk }                                                                                                                                                                                                                                                                 ;
; rwdsgen             ; Base      ; 20.000     ; 50.0 MHz  ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                                                                       ; { avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out } ;
; shifted_clock       ; Generated ; 20.000     ; 50.0 MHz  ; 5.000 ; 15.000    ; 50.00      ; 1         ; 1           ; 90.0  ;        ;           ;            ; false    ; clk_50MHz ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|inclk[0] ; { PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0] }                                                                                                                                                                     ;
+---------------------+-----------+------------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                 ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                                          ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; 100.06 MHz ; 100.06 MHz      ; clk_50MHz           ;                                                               ;
; 123.89 MHz ; 123.89 MHz      ; altera_reserved_tck ;                                                               ;
; 250.0 MHz  ; 250.0 MHz       ; rwdsgen             ;                                                               ;
; 271.81 MHz ; 238.04 MHz      ; clk_10kHz           ; limit due to minimum period restriction (tmin)                ;
; 471.92 MHz ; 402.09 MHz      ; clk_x8              ; limit due to minimum period restriction (tmin)                ;
; 843.88 MHz ; 250.0 MHz       ; mainClk             ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary             ;
+---------------------+-----------+---------------+
; Clock               ; Slack     ; End Point TNS ;
+---------------------+-----------+---------------+
; clk_x8              ; 0.336     ; 0.000         ;
; mainClk             ; 0.987     ; 0.000         ;
; clk_50MHz           ; 3.586     ; 0.000         ;
; rwdsgen             ; 8.281     ; 0.000         ;
; shifted_clock       ; 8.425     ; 0.000         ;
; altera_reserved_tck ; 45.964    ; 0.000         ;
; clk_10kHz           ; 99996.321 ; 0.000         ;
+---------------------+-----------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Hold Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk_50MHz           ; 0.433  ; 0.000         ;
; altera_reserved_tck ; 0.453  ; 0.000         ;
; clk_x8              ; 0.455  ; 0.000         ;
; rwdsgen             ; 0.455  ; 0.000         ;
; clk_10kHz           ; 0.460  ; 0.000         ;
; mainClk             ; 0.502  ; 0.000         ;
; shifted_clock       ; 10.595 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; rwdsgen             ; 7.091  ; 0.000         ;
; clk_50MHz           ; 14.906 ; 0.000         ;
; altera_reserved_tck ; 97.386 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Removal Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 1.610  ; 0.000         ;
; clk_50MHz           ; 3.604  ; 0.000         ;
; rwdsgen             ; 11.628 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+-----------+-----------------+
; Clock               ; Slack     ; End Point TNS   ;
+---------------------+-----------+-----------------+
; clk_x8              ; 0.013     ; 0.000           ;
; clk_50MHz           ; 9.349     ; 0.000           ;
; rwdsgen             ; 9.729     ; 0.000           ;
; shifted_clock       ; 9.789     ; 0.000           ;
; hBusCk              ; 10.000    ; 0.000           ;
; altera_reserved_tck ; 49.441    ; 0.000           ;
; mainClk             ; 49.716    ; 0.000           ;
; clk_10kHz           ; 49999.645 ; 0.000           ;
+---------------------+-----------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_x8'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.336 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff1_pipe|dout           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[6] ; clk_x8       ; clk_x8      ; 1.250        ; -0.033     ; 0.882      ;
; 0.336 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff4_pipe|dout           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[0] ; clk_x8       ; clk_x8      ; 1.250        ; -0.033     ; 0.882      ;
; 0.337 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff3_pipe|dout           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[2] ; clk_x8       ; clk_x8      ; 1.250        ; -0.033     ; 0.881      ;
; 0.337 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff2_pipe|dout           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[4] ; clk_x8       ; clk_x8      ; 1.250        ; -0.033     ; 0.881      ;
; 0.381 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 2.041      ;
; 0.385 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[1]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 2.038      ;
; 0.385 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[7]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 2.038      ;
; 0.385 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[5]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 2.038      ;
; 0.385 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[2]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 2.038      ;
; 0.385 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[4]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 2.038      ;
; 0.385 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[6]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 2.038      ;
; 0.413 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[0]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 2.010      ;
; 0.413 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[3]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 2.010      ;
; 0.437 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[6]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.986      ;
; 0.437 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[5]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.986      ;
; 0.437 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[4]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.986      ;
; 0.437 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[3]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.986      ;
; 0.437 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[7]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.986      ;
; 0.437 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[0]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.986      ;
; 0.437 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[1]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.986      ;
; 0.437 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[2]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.986      ;
; 0.517 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[5]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.905      ;
; 0.560 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.862      ;
; 0.568 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.854      ;
; 0.601 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[4]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.821      ;
; 0.610 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff4|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff3|dout                 ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.812      ;
; 0.710 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.712      ;
; 0.730 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff2|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff1|dout                 ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.692      ;
; 0.739 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[3]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.684      ;
; 0.743 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.679      ;
; 0.760 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff3|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff3_pipe|dout           ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.663      ;
; 0.768 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff4|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff4_pipe|dout           ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.655      ;
; 0.776 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[0]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.647      ;
; 0.782 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[1]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.641      ;
; 0.784 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff2|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff2_pipe|dout           ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.639      ;
; 0.804 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.reset                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.618      ;
; 0.830 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; clk_x8       ; clk_x8      ; 2.500        ; -0.108     ; 1.563      ;
; 0.841 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; clk_x8       ; clk_x8      ; 2.500        ; -0.108     ; 1.552      ;
; 0.858 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[6]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.108     ; 1.535      ;
; 0.921 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.501      ;
; 0.928 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[1]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[1]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.494      ;
; 0.932 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[5]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.490      ;
; 0.938 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[7]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.485      ;
; 0.945 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[2]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.478      ;
; 0.958 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff3|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff2|dout                 ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.464      ;
; 0.959 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.463      ;
; 0.960 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.462      ;
; 0.963 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg4|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.459      ;
; 0.966 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.456      ;
; 0.972 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[4]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[4]                     ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.450      ;
; 0.975 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.447      ;
; 0.977 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg4|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.445      ;
; 0.981 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[2] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.441      ;
; 0.989 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg4|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.433      ;
; 0.991 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.431      ;
; 0.992 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.430      ;
; 0.995 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[4]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.428      ;
; 0.998 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.424      ;
; 1.001 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[3] ; clk_x8       ; clk_x8      ; 2.500        ; -0.080     ; 1.420      ;
; 1.008 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[7]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.108     ; 1.385      ;
; 1.016 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[4]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.406      ;
; 1.020 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[0]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.108     ; 1.373      ;
; 1.031 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.391      ;
; 1.045 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[3]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.109     ; 1.347      ;
; 1.046 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff1|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff1_pipe|dout           ; clk_x8       ; clk_x8      ; 2.500        ; -0.078     ; 1.377      ;
; 1.053 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[1]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.108     ; 1.340      ;
; 1.053 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[3]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[3]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.369      ;
; 1.054 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff3_pipe|dout            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[3] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.368      ;
; 1.063 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[7]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.087     ; 1.351      ;
; 1.075 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.347      ;
; 1.095 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.327      ;
; 1.095 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.327      ;
; 1.098 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.324      ;
; 1.121 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[6]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.301      ;
; 1.122 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[6] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; clk_x8       ; clk_x8      ; 2.500        ; -0.080     ; 1.299      ;
; 1.132 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[7] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; clk_x8       ; clk_x8      ; 2.500        ; -0.080     ; 1.289      ;
; 1.135 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[6] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[5] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.287      ;
; 1.140 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg4|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.282      ;
; 1.141 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.281      ;
; 1.144 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.278      ;
; 1.148 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[4]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.274      ;
; 1.159 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[7]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.263      ;
; 1.163 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.259      ;
; 1.166 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.256      ;
; 1.167 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.255      ;
; 1.170 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff1|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff1_pipe|dout            ; clk_x8       ; clk_x8      ; 2.500        ; -0.080     ; 1.251      ;
; 1.175 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[2]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.247      ;
; 1.176 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[5]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.246      ;
; 1.177 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[0]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.245      ;
; 1.177 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[7]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[7]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.245      ;
; 1.180 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.242      ;
; 1.190 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.232      ;
; 1.192 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[0]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[0]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.230      ;
; 1.196 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[5]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.226      ;
; 1.196 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[2]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[2]                     ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.226      ;
; 1.196 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[2]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[2]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.226      ;
; 1.196 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[4]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.226      ;
; 1.196 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[5]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.226      ;
; 1.197 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[3]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.225      ;
; 1.197 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[5]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[5]                     ; clk_x8       ; clk_x8      ; 2.500        ; -0.079     ; 1.225      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mainClk'                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node  ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+-------------+--------------+------------+------------+
; 0.987  ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ; hBusnCk  ; shifted_clock ; mainClk     ; 5.000        ; 3.942      ; 6.855      ;
; 0.987  ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ; hBusCk   ; shifted_clock ; mainClk     ; 5.000        ; 3.942      ; 6.855      ;
; 1.361  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[6] ; clk_50MHz     ; mainClk     ; 10.000       ; 2.640      ; 10.179     ;
; 1.393  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[4] ; clk_50MHz     ; mainClk     ; 10.000       ; 2.640      ; 10.147     ;
; 3.604  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[3] ; clk_50MHz     ; mainClk     ; 10.000       ; 2.640      ; 7.936      ;
; 3.604  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[1] ; clk_50MHz     ; mainClk     ; 10.000       ; 2.640      ; 7.936      ;
; 3.623  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[0] ; clk_50MHz     ; mainClk     ; 10.000       ; 2.640      ; 7.917      ;
; 3.640  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[5] ; clk_50MHz     ; mainClk     ; 10.000       ; 2.640      ; 7.900      ;
; 3.642  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[7] ; clk_50MHz     ; mainClk     ; 10.000       ; 2.640      ; 7.898      ;
; 3.711  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[2] ; clk_50MHz     ; mainClk     ; 10.000       ; 2.640      ; 7.829      ;
; 7.608  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 9.667      ;
; 7.801  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 9.474      ;
; 7.811  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 9.464      ;
; 7.843  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 9.432      ;
; 8.004  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 9.271      ;
; 8.036  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 9.239      ;
; 8.336  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 8.939      ;
; 8.356  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 8.904      ;
; 8.366  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 8.894      ;
; 8.529  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 8.746      ;
; 8.549  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 8.711      ;
; 8.559  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 8.701      ;
; 8.600  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 8.660      ;
; 8.738  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 8.522      ;
; 8.793  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 8.467      ;
; 8.850  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 8.410      ;
; 8.931  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 8.329      ;
; 8.938  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[4]  ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.644     ; 8.318      ;
; 9.043  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 8.217      ;
; 9.116  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[12] ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.644     ; 8.140      ;
; 9.431  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 7.829      ;
; 9.624  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 7.636      ;
; 9.780  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 7.495      ;
; 9.849  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 7.426      ;
; 9.851  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 7.424      ;
; 9.983  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 7.292      ;
; 10.015 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 7.260      ;
; 10.052 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 7.223      ;
; 10.052 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset                                             ; hBusRst  ; clk_50MHz     ; mainClk     ; 20.000       ; -1.623     ; 7.225      ;
; 10.054 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 7.221      ;
; 10.084 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 7.191      ;
; 10.086 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 7.189      ;
; 10.173 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle_burst                                        ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.620     ; 7.107      ;
; 10.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[14] ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.632     ; 7.008      ;
; 10.314 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 6.961      ;
; 10.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_1                                 ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.623     ; 6.954      ;
; 10.324 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset                                             ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.623     ; 6.953      ;
; 10.381 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[6]  ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.632     ; 6.887      ;
; 10.507 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                        ; hBusRst  ; clk_50MHz     ; mainClk     ; 20.000       ; -1.629     ; 6.764      ;
; 10.508 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 6.767      ;
; 10.517 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 6.758      ;
; 10.528 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.732      ;
; 10.538 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.722      ;
; 10.549 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 6.726      ;
; 10.577 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 6.698      ;
; 10.579 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 6.696      ;
; 10.597 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.663      ;
; 10.599 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.661      ;
; 10.607 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.653      ;
; 10.609 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.651      ;
; 10.710 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[0] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 6.565      ;
; 10.710 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[1] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 6.565      ;
; 10.758 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_virtconf                                     ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.620     ; 6.522      ;
; 10.772 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.488      ;
; 10.776 ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ; hBusCk   ; shifted_clock ; mainClk     ; 15.000       ; 3.942      ; 7.066      ;
; 10.776 ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ; hBusnCk  ; shifted_clock ; mainClk     ; 15.000       ; 3.942      ; 7.066      ;
; 10.816 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit_begin                                  ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.629     ; 6.455      ;
; 10.841 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.419      ;
; 10.843 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.417      ;
; 10.847 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusRwds ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 6.428      ;
; 10.910 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.350      ;
; 10.913 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[0] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 6.362      ;
; 10.913 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[1] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 6.362      ;
; 10.936 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[10] ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.639     ; 6.325      ;
; 10.945 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[1] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 6.330      ;
; 10.945 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[0] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 6.330      ;
; 10.979 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.281      ;
; 10.980 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                        ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.629     ; 6.291      ;
; 10.981 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.279      ;
; 10.982 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_out                                      ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.629     ; 6.289      ;
; 11.022 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.238      ;
; 11.042 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 6.233      ;
; 11.043 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.stop_burst_1                                      ; hBusRwds ; clk_50MHz     ; mainClk     ; 20.000       ; -1.620     ; 6.237      ;
; 11.062 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.198      ;
; 11.072 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.188      ;
; 11.080 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusRwds ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 6.195      ;
; 11.091 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.169      ;
; 11.093 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 6.167      ;
; 11.132 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle                                              ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.629     ; 6.139      ;
; 11.177 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_2                                 ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.629     ; 6.094      ;
; 11.203 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                        ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.629     ; 6.068      ;
; 11.234 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[2]  ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.639     ; 6.027      ;
; 11.295 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[0]                                                                                                                                             ; leds[0]  ; clk_50MHz     ; mainClk     ; 20.000       ; -1.631     ; 5.974      ;
; 11.300 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; 2.640      ; 10.240     ;
; 11.306 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 5.954      ;
; 11.329 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; 2.640      ; 10.211     ;
; 11.348 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                       ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.629     ; 5.923      ;
; 11.438 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[0] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 5.837      ;
; 11.438 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[1] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.625     ; 5.837      ;
; 11.444 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.640     ; 5.816      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.586  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[6]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 4.362      ;
; 3.592  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[6]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 4.356      ;
; 3.645  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[2]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 4.303      ;
; 3.651  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[2]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 4.297      ;
; 4.024  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[7]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 3.924      ;
; 4.025  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[3]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 3.923      ;
; 4.030  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[7]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 3.918      ;
; 4.031  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[3]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 3.917      ;
; 4.143  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[4]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 3.805      ;
; 4.149  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[4]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 3.799      ;
; 4.211  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[5]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 3.737      ;
; 4.217  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[5]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 3.731      ;
; 4.291  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[0]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 3.657      ;
; 4.297  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[0]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 3.651      ;
; 4.361  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[1]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 3.587      ;
; 4.367  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[1]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 3.581      ;
; 5.289  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[8]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.987     ; 2.665      ;
; 5.295  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[8]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.987     ; 2.659      ;
; 5.359  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[9]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.987     ; 2.595      ;
; 5.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[9]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.987     ; 2.589      ;
; 5.487  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[10]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[10]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.994     ; 2.460      ;
; 5.495  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[11]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[11]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -2.005     ; 2.441      ;
; 5.701  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[11]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[11]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 2.247      ;
; 5.740  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[13]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 2.208      ;
; 5.777  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[14]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[14]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 2.171      ;
; 5.785  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[5]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[5]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 2.163      ;
; 5.793  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[8]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[8]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -2.005     ; 2.143      ;
; 5.804  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[13]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[13]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.992     ; 2.145      ;
; 5.827  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[8]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[8]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.994     ; 2.120      ;
; 5.861  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[12]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 2.087      ;
; 5.909  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[15]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 2.039      ;
; 5.912  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[10]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 2.036      ;
; 5.919  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[3]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[3]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.983     ; 2.039      ;
; 5.947  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[15]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[15]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.992     ; 2.002      ;
; 5.952  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[0]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[0]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.995     ; 1.994      ;
; 6.038  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[10]         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.987     ; 1.916      ;
; 6.044  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[10]         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.987     ; 1.910      ;
; 6.080  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[6]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 1.868      ;
; 6.091  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[4]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[4]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.992     ; 1.858      ;
; 6.103  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[14]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[14]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 1.845      ;
; 6.106  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[2]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[2]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.995     ; 1.840      ;
; 6.109  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[6]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[6]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.992     ; 1.840      ;
; 6.111  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[0]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[0]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.983     ; 1.847      ;
; 6.123  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[3]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[3]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.995     ; 1.823      ;
; 6.131  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[7]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 1.817      ;
; 6.145  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[12]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[12]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 1.803      ;
; 6.153  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[11]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[11]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.994     ; 1.794      ;
; 6.203  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[10]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[10]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -2.005     ; 1.733      ;
; 6.217  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[5]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[5]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -2.005     ; 1.719      ;
; 6.237  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[14]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[14]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.992     ; 1.712      ;
; 6.272  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[1]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[1]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.983     ; 1.686      ;
; 6.273  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[9]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[9]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.995     ; 1.673      ;
; 6.277  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[4]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 1.671      ;
; 6.306  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[7]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[7]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 1.642      ;
; 6.317  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[5]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[5]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.992     ; 1.632      ;
; 6.368  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[12]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[12]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.992     ; 1.581      ;
; 6.388  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[7]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[7]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.992     ; 1.561      ;
; 6.431  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[9]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[9]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.983     ; 1.527      ;
; 6.448  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[1]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[1]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.995     ; 1.498      ;
; 6.474  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[2]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[2]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.983     ; 1.484      ;
; 6.487  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[2]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[2]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.995     ; 1.459      ;
; 6.490  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[6]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[6]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.992     ; 1.459      ;
; 6.509  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[6]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[6]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 1.439      ;
; 6.517  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[7]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[7]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.992     ; 1.432      ;
; 6.534  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[10]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[10]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 1.414      ;
; 6.549  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[15]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[15]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.992     ; 1.400      ;
; 6.556  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[9]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[9]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.995     ; 1.390      ;
; 6.568  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[4]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[4]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.992     ; 1.381      ;
; 6.572  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[8]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[8]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.992     ; 1.377      ;
; 6.594  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[13]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[13]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 1.354      ;
; 6.603  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[8]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[8]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.992     ; 1.346      ;
; 6.680  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[1]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[1]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.995     ; 1.266      ;
; 6.683  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[1]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[1]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.995     ; 1.263      ;
; 6.688  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.994     ; 1.259      ;
; 6.702  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[5]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[5]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 1.246      ;
; 6.713  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[0]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[0]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.995     ; 1.233      ;
; 6.718  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[4]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[4]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 1.230      ;
; 6.730  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[13]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[13]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.992     ; 1.219      ;
; 6.740  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception_init ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.994     ; 1.207      ;
; 6.864  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[2]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[2]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.995     ; 1.082      ;
; 6.866  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[15]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[15]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 1.082      ;
; 6.867  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[3]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[3]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.995     ; 1.079      ;
; 6.880  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[3]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[3]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.995     ; 1.066      ;
; 6.882  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[9]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[9]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.995     ; 1.064      ;
; 6.883  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[12]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[12]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 1.065      ;
; 6.884  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[11]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[11]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.992     ; 1.065      ;
; 7.064  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[14]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[14]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.993     ; 0.884      ;
; 7.065  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[0]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[0]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.995     ; 0.881      ;
; 10.006 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[3]                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_wr_dst_reg                                                                                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.080     ; 9.915      ;
; 10.014 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[6]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.077     ; 9.910      ;
; 10.093 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[7]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.072     ; 9.836      ;
; 10.183 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[1]                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_wr_dst_reg                                                                                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.080     ; 9.738      ;
; 10.253 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[9]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.071     ; 9.677      ;
; 10.253 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[16]                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.076     ; 9.672      ;
; 10.274 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[3]                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_ctrl_force_src2_zero                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.084     ; 9.643      ;
; 10.310 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[15]                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.072     ; 9.619      ;
; 10.359 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[6]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_valid                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.077     ; 9.565      ;
; 10.367 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[6]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_valid_from_R                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.077     ; 9.557      ;
; 10.382 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[8]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.071     ; 9.548      ;
; 10.438 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[7]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_valid                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.072     ; 9.491      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rwdsgen'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.281  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 3.048      ;
; 8.281  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 3.048      ;
; 8.281  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 3.048      ;
; 8.281  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 3.048      ;
; 8.281  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 3.048      ;
; 8.281  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 3.048      ;
; 8.281  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 3.048      ;
; 8.281  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[14]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 3.048      ;
; 8.337  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[11]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 3.004      ;
; 8.337  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[0]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 3.004      ;
; 8.337  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[1]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 3.004      ;
; 8.337  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[2]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 3.004      ;
; 8.337  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[3]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 3.004      ;
; 8.337  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[5]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 3.004      ;
; 8.337  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[8]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 3.004      ;
; 8.337  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[9]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 3.004      ;
; 8.408  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 2.921      ;
; 8.408  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 2.921      ;
; 8.408  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[14]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 2.921      ;
; 8.408  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 2.921      ;
; 8.408  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 2.921      ;
; 8.408  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 2.921      ;
; 8.408  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 2.921      ;
; 8.408  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 2.921      ;
; 8.464  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[2]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 2.877      ;
; 8.464  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[0]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 2.877      ;
; 8.464  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[5]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 2.877      ;
; 8.464  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[1]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 2.877      ;
; 8.464  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[11]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 2.877      ;
; 8.464  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[3]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 2.877      ;
; 8.464  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[9]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 2.877      ;
; 8.464  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[8]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 2.877      ;
; 8.553  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 2.776      ;
; 8.553  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 2.776      ;
; 8.553  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 2.776      ;
; 8.553  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[14]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 2.776      ;
; 8.553  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 2.776      ;
; 8.553  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 2.776      ;
; 8.553  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 2.776      ;
; 8.553  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.418      ; 2.776      ;
; 8.609  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[5]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 2.732      ;
; 8.609  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[9]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 2.732      ;
; 8.609  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[11]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 2.732      ;
; 8.609  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[2]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 2.732      ;
; 8.609  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[8]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 2.732      ;
; 8.609  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[3]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 2.732      ;
; 8.609  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[0]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 2.732      ;
; 8.609  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[1]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.430      ; 2.732      ;
; 9.072  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[7]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[7]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.433      ; 2.272      ;
; 9.311  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[5]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.428      ; 2.028      ;
; 9.311  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[4]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.428      ; 2.028      ;
; 9.311  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[6]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.428      ; 2.028      ;
; 9.311  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[1]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.428      ; 2.028      ;
; 9.311  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[7]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.428      ; 2.028      ;
; 9.311  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[2]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.428      ; 2.028      ;
; 9.311  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[0]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.428      ; 2.028      ;
; 9.311  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[3]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.428      ; 2.028      ;
; 9.316  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[8]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.422      ; 2.017      ;
; 9.316  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[9]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.422      ; 2.017      ;
; 9.316  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[10]                                          ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.422      ; 2.017      ;
; 9.387  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[9]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[9]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.426      ; 1.950      ;
; 9.542  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.429      ; 1.798      ;
; 9.697  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[3]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[3]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.432      ; 1.646      ;
; 9.702  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[0]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[0]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.433      ; 1.642      ;
; 9.707  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[1]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[1]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.432      ; 1.636      ;
; 9.742  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[6]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[6]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.432      ; 1.601      ;
; 9.893  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[10]                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[10]                                          ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.426      ; 1.444      ;
; 9.898  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[4]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[4]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.432      ; 1.445      ;
; 9.904  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[2]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[2]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.432      ; 1.439      ;
; 9.925  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.429      ; 1.415      ;
; 10.036 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[5]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[5]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.432      ; 1.307      ;
; 10.049 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.429      ; 1.291      ;
; 10.050 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.429      ; 1.290      ;
; 10.056 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.429      ; 1.284      ;
; 10.077 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.429      ; 1.263      ;
; 10.085 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.429      ; 1.255      ;
; 10.344 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.429      ; 0.996      ;
; 10.348 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.429      ; 0.992      ;
; 10.436 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[8]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[8]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.433      ; 0.908      ;
; 16.000 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.108     ; 3.893      ;
; 16.000 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.108     ; 3.893      ;
; 16.000 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.108     ; 3.893      ;
; 16.003 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.109     ; 3.889      ;
; 16.003 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.109     ; 3.889      ;
; 16.003 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.109     ; 3.889      ;
; 16.003 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.109     ; 3.889      ;
; 16.003 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.109     ; 3.889      ;
; 16.003 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.109     ; 3.889      ;
; 16.003 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.109     ; 3.889      ;
; 16.003 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.109     ; 3.889      ;
; 16.021 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.108     ; 3.872      ;
; 16.021 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.108     ; 3.872      ;
; 16.021 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.108     ; 3.872      ;
; 16.024 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.078     ; 3.899      ;
; 16.024 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.078     ; 3.899      ;
; 16.024 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.078     ; 3.899      ;
; 16.024 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.078     ; 3.899      ;
; 16.024 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.078     ; 3.899      ;
; 16.024 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.078     ; 3.899      ;
; 16.078 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.078     ; 3.845      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'shifted_clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+
; 8.425 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:hCKen_pipe|dout ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component|clkctrl1~ena_reg ; clk_50MHz    ; shifted_clock ; 15.000       ; -3.556     ; 2.877      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.964 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 4.262      ;
; 46.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 4.088      ;
; 46.285 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 3.929      ;
; 46.441 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 3.771      ;
; 46.983 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.243      ;
; 47.034 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 3.192      ;
; 47.182 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 3.045      ;
; 47.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 3.028      ;
; 47.235 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.213      ; 2.979      ;
; 47.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 2.448      ;
; 48.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 2.104      ;
; 48.259 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.226      ; 1.968      ;
; 48.275 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.223      ; 1.949      ;
; 93.097 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 6.773      ;
; 93.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.755      ;
; 93.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 6.758      ;
; 93.665 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 6.205      ;
; 93.685 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.187      ;
; 93.695 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 6.190      ;
; 93.818 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 6.052      ;
; 93.838 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 6.034      ;
; 93.848 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 6.037      ;
; 93.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 5.898      ;
; 93.992 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.880      ;
; 94.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 5.870      ;
; 94.002 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.883      ;
; 94.020 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.852      ;
; 94.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.849      ;
; 94.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.849      ;
; 94.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.849      ;
; 94.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.849      ;
; 94.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.849      ;
; 94.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.849      ;
; 94.030 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.855      ;
; 94.102 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.772      ;
; 94.103 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.771      ;
; 94.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.765      ;
; 94.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.754      ;
; 94.123 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.753      ;
; 94.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.747      ;
; 94.132 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.757      ;
; 94.133 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.756      ;
; 94.139 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.750      ;
; 94.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.748      ;
; 94.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.748      ;
; 94.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.748      ;
; 94.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.748      ;
; 94.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.748      ;
; 94.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.748      ;
; 94.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.748      ;
; 94.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.748      ;
; 94.164 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.748      ;
; 94.173 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.711      ;
; 94.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 5.671      ;
; 94.219 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.653      ;
; 94.229 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.656      ;
; 94.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.607      ;
; 94.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.531      ;
; 94.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.531      ;
; 94.343 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.127     ; 5.531      ;
; 94.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.516      ;
; 94.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.516      ;
; 94.373 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 5.516      ;
; 94.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.452      ;
; 94.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.452      ;
; 94.421 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.452      ;
; 94.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.433      ;
; 94.451 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.472      ;
; 94.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.430      ;
; 94.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.430      ;
; 94.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.430      ;
; 94.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.430      ;
; 94.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.430      ;
; 94.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.430      ;
; 94.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.430      ;
; 94.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.430      ;
; 94.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 5.430      ;
; 94.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 5.378      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.373      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.373      ;
; 94.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.125     ; 5.372      ;
; 94.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 5.360      ;
; 94.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.415      ;
; 94.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.415      ;
; 94.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.415      ;
; 94.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.415      ;
; 94.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.415      ;
; 94.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.415      ;
; 94.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.415      ;
; 94.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.415      ;
; 94.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.415      ;
; 94.522 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 5.363      ;
; 94.579 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 5.344      ;
; 94.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 5.220      ;
; 94.650 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.131     ; 5.220      ;
; 94.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.134      ;
; 94.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.134      ;
; 94.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 5.134      ;
; 94.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.143      ;
; 94.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 5.156      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10kHz'                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack     ; From Node                                                                                                                                                         ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 99996.321 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0                    ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.119     ; 3.476      ;
; 99996.699 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.223      ;
; 99996.789 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.133      ;
; 99996.789 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.133      ;
; 99996.790 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.132      ;
; 99996.790 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.132      ;
; 99996.790 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.132      ;
; 99996.790 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.132      ;
; 99996.794 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.128      ;
; 99996.821 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.101      ;
; 99996.822 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.100      ;
; 99996.822 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.100      ;
; 99996.822 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.100      ;
; 99996.822 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.100      ;
; 99996.823 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.099      ;
; 99996.834 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.088      ;
; 99996.911 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.011      ;
; 99996.911 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.011      ;
; 99996.912 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.010      ;
; 99996.912 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.010      ;
; 99996.912 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.010      ;
; 99996.912 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.010      ;
; 99996.915 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 3.007      ;
; 99996.956 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.966      ;
; 99996.957 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.965      ;
; 99996.957 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.965      ;
; 99996.957 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.965      ;
; 99996.957 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.965      ;
; 99996.958 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.964      ;
; 99996.977 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.945      ;
; 99997.075 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.847      ;
; 99997.075 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.847      ;
; 99997.075 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.847      ;
; 99997.076 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.846      ;
; 99997.076 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.846      ;
; 99997.076 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.846      ;
; 99997.076 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.846      ;
; 99997.099 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.823      ;
; 99997.100 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.822      ;
; 99997.100 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.822      ;
; 99997.100 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.822      ;
; 99997.100 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.822      ;
; 99997.101 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.821      ;
; 99997.219 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.703      ;
; 99997.219 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.703      ;
; 99997.220 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.702      ;
; 99997.220 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.702      ;
; 99997.220 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.702      ;
; 99997.220 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.702      ;
; 99997.696 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.079     ; 2.226      ;
; 99997.729 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0                    ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.026     ; 2.293      ;
; 99999.063 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.320      ; 1.305      ;
; 99999.064 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.319      ; 1.303      ;
; 99999.078 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.320      ; 1.290      ;
; 99999.079 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.319      ; 1.288      ;
; 99999.086 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.320      ; 1.282      ;
; 99999.087 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.319      ; 1.280      ;
; 99999.091 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.320      ; 1.277      ;
; 99999.092 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.319      ; 1.275      ;
; 99999.105 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.320      ; 1.263      ;
; 99999.106 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.319      ; 1.261      ;
; 99999.122 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.320      ; 1.246      ;
; 99999.123 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.319      ; 1.244      ;
; 99999.124 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.320      ; 1.244      ;
; 99999.125 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.319      ; 1.242      ;
+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[7]                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.479      ; 1.166      ;
; 0.443 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[6]                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.479      ; 1.176      ;
; 0.445 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[0]                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.479      ; 1.178      ;
; 0.449 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[1]                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.479      ; 1.182      ;
; 0.450 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[5]                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.479      ; 1.183      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_read                                                                                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_read                                                                                                                                                                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|i_read                                                                                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|i_read                                                                                                                                                                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[9]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[9]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|sr_flipflop:dpd_tracker|dout                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|sr_flipflop:dpd_tracker|dout                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                                                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                                                                                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:rwds_tracker|dout                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:rwds_tracker|dout                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_out                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_out                                                                                                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                                                                                                                                                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[15]                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[15]                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                                                                                                                                                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|break_on_reset         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|break_on_reset         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|read                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|read                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                      ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|monitor_go             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|monitor_go             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|resetlatch             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|resetlatch             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[11]                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[11]                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[13]                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[13]                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                                                                                                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                                                                                                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_1                                                                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_1                                                                                                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[14]                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[14]                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:13:chain_tff|dummy_out                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:13:chain_tff|dummy_out                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:8:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:8:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_2                                                                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_2                                                                                                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle_burst                                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle_burst                                                                                                                                                                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:7:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:7:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|jtag_rd                      ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|jtag_rd                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:1:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:1:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:11:chain_tff|dummy_out                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:11:chain_tff|dummy_out                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:10:chain_tff|dummy_out                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:10:chain_tff|dummy_out                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                                      ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writemem_wait                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writemem_wait                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:4:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:4:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:entry_tff|dummy_out                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:entry_tff|dummy_out                                                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd                                                                                                                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:2:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:2:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:5:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:5:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:dpd_req_tracker|dout                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:dpd_req_tracker|dout                                                                                                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[0]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[0]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[12]                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[12]                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                                                                                                                           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                                                                                                                           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|write                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|write                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|jtag_break             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|jtag_break             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                                                                                                                                                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[10]                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[10]                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:12:chain_tff|dummy_out                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:12:chain_tff|dummy_out                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[8]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[8]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[2]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[2]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|monitor_error          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|monitor_error          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter|t_flipflop:entry_tff|dummy_out                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter|t_flipflop:entry_tff|dummy_out                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[7]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                                                                                                                   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 0.746      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.482 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 0.794      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.786      ;
; 0.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.786      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.792      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.512 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[13]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.803      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.811      ;
; 0.519 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.811      ;
; 0.527 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.535 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.827      ;
; 0.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.833      ;
; 0.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.834      ;
; 0.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.836      ;
; 0.559 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.852      ;
; 0.643 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.936      ;
; 0.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.939      ;
; 0.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.940      ;
; 0.649 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[19]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.942      ;
; 0.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.943      ;
; 0.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.943      ;
; 0.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[23]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.946      ;
; 0.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.944      ;
; 0.654 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.945      ;
; 0.668 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[17]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.961      ;
; 0.679 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.100      ; 0.991      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.985      ;
; 0.694 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.987      ;
; 0.696 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.989      ;
; 0.697 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.989      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.991      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.993      ;
; 0.701 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.993      ;
; 0.702 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.994      ;
; 0.708 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.000      ;
; 0.709 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.001      ;
; 0.725 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.018      ;
; 0.727 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.019      ;
; 0.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.033      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.036      ;
; 0.748 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[24]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.041      ;
; 0.750 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[30]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[10]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.044      ;
; 0.753 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[14]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.044      ;
; 0.754 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[12]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.045      ;
; 0.768 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[33]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.060      ;
; 0.768 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[34]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.060      ;
; 0.775 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.068      ;
; 0.781 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.073      ;
; 0.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.074      ;
; 0.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.074      ;
; 0.786 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.078      ;
; 0.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.087      ;
; 0.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.089      ;
; 0.798 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.090      ;
; 0.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.092      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.094      ;
; 0.801 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.094      ;
; 0.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.095      ;
; 0.804 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.096      ;
; 0.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.104      ;
; 0.812 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.104      ;
; 0.816 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.109      ;
; 0.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.117      ;
; 0.840 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.133      ;
; 0.849 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.141      ;
; 0.850 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[18]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.143      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_x8'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.758      ;
; 0.636 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[5] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.927      ;
; 0.642 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.080      ; 0.934      ;
; 0.642 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff1_pipe|dout            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[7] ; clk_x8       ; clk_x8      ; 0.000        ; 0.080      ; 0.934      ;
; 0.643 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.934      ;
; 0.643 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[0]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[0]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.934      ;
; 0.643 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff2|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff1|dout                ; clk_x8       ; clk_x8      ; 0.000        ; 0.078      ; 0.933      ;
; 0.643 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.934      ;
; 0.643 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff4_pipe|dout            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[1] ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.934      ;
; 0.643 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[3]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.934      ;
; 0.643 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.080      ; 0.935      ;
; 0.643 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff4|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff3|dout                ; clk_x8       ; clk_x8      ; 0.000        ; 0.078      ; 0.933      ;
; 0.644 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[1]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.078      ; 0.934      ;
; 0.644 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.080      ; 0.936      ;
; 0.644 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[5]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[1]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.078      ; 0.934      ;
; 0.644 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[1]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[1]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[1]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[3]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[3]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.935      ;
; 0.644 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.935      ;
; 0.645 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff2_pipe|dout            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[5] ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[4]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.078      ; 0.935      ;
; 0.645 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff3|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff2|dout                ; clk_x8       ; clk_x8      ; 0.000        ; 0.078      ; 0.935      ;
; 0.645 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[7]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[7]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff3|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff3_pipe|dout            ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|rwdsgen_toggle                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:rwdsgen_pipe|dout          ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.936      ;
; 0.645 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[3]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.936      ;
; 0.646 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.937      ;
; 0.646 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.937      ;
; 0.646 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[3]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.937      ;
; 0.646 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[7]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.078      ; 0.936      ;
; 0.646 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.937      ;
; 0.647 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[7]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.078      ; 0.937      ;
; 0.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[5] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.944      ;
; 0.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[2] ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.944      ;
; 0.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.944      ;
; 0.670 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[3] ; clk_x8       ; clk_x8      ; 0.000        ; 0.080      ; 0.962      ;
; 0.672 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|rwdsgen_toggle                        ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.963      ;
; 0.684 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[3]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.975      ;
; 0.688 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[6]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.080      ; 0.980      ;
; 0.689 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.980      ;
; 0.690 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[0]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.078      ; 0.980      ;
; 0.690 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[3]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.078      ; 0.980      ;
; 0.694 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.985      ;
; 0.695 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.986      ;
; 0.696 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[3] ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.987      ;
; 0.696 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[1]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.987      ;
; 0.699 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff4|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff4_pipe|dout            ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.990      ;
; 0.699 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[0] ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.990      ;
; 0.703 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[4] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; clk_x8       ; clk_x8      ; 0.000        ; 0.080      ; 0.995      ;
; 0.704 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[1]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.995      ;
; 0.706 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[5] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg4|dout[0] ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.997      ;
; 0.708 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[2]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 0.999      ;
; 0.709 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[4] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; clk_x8       ; clk_x8      ; 0.000        ; 0.080      ; 1.001      ;
; 0.710 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[7]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.001      ;
; 0.710 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff2|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff2_pipe|dout            ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.001      ;
; 0.710 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[1]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.001      ;
; 0.712 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[5] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[1] ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.003      ;
; 0.713 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.004      ;
; 0.713 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[7]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.004      ;
; 0.714 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.005      ;
; 0.716 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|rwdsgen_toggle                        ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.007      ;
; 0.722 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:rwdsgen_pipe|dout          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out          ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.013      ;
; 0.723 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.reset                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|system_clear_n                        ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.014      ;
; 0.734 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.025      ;
; 0.743 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[7]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[7]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.034      ;
; 0.743 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[6]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[6]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.080      ; 1.035      ;
; 0.743 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.080      ; 1.035      ;
; 0.744 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[7]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.035      ;
; 0.744 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.035      ;
; 0.745 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[2]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[2]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[3]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[5]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[5]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.036      ;
; 0.746 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[2]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.037      ;
; 0.746 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.037      ;
; 0.748 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[7] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[5] ; clk_x8       ; clk_x8      ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[0]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.039      ;
; 0.750 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[2] ; clk_x8       ; clk_x8      ; 0.000        ; 0.080      ; 1.042      ;
; 0.752 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.043      ;
; 0.754 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.045      ;
; 0.767 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[7] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; clk_x8       ; clk_x8      ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[6] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; clk_x8       ; clk_x8      ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[6]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.088      ; 1.068      ;
; 0.790 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.081      ;
; 0.797 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.088      ;
; 0.862 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; clk_x8       ; clk_x8      ; 0.000        ; 0.079      ; 1.153      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rwdsgen'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.079      ; 0.746      ;
; 0.796 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.079      ; 1.087      ;
; 2.318 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.616      ;
; 2.318 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.616      ;
; 2.318 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.616      ;
; 2.318 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.616      ;
; 2.318 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.616      ;
; 2.318 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.616      ;
; 2.318 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.616      ;
; 2.318 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.616      ;
; 2.318 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.616      ;
; 2.318 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.616      ;
; 2.378 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.676      ;
; 2.378 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.676      ;
; 2.378 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.676      ;
; 2.378 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.676      ;
; 2.378 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.676      ;
; 2.378 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.676      ;
; 2.567 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.865      ;
; 2.567 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.865      ;
; 2.567 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.865      ;
; 2.567 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.865      ;
; 2.567 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.865      ;
; 2.567 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.865      ;
; 2.567 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.865      ;
; 2.567 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.865      ;
; 2.567 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.865      ;
; 2.567 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.865      ;
; 2.579 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 2.878      ;
; 2.579 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 2.878      ;
; 2.579 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 2.878      ;
; 2.579 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 2.878      ;
; 2.579 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 2.878      ;
; 2.579 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 2.878      ;
; 2.579 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 2.878      ;
; 2.579 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 2.878      ;
; 2.657 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 2.956      ;
; 2.657 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 2.956      ;
; 2.657 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 2.956      ;
; 2.657 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 2.956      ;
; 2.657 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 2.956      ;
; 2.657 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 2.956      ;
; 2.657 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 2.956      ;
; 2.657 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 2.956      ;
; 2.664 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.962      ;
; 2.664 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.962      ;
; 2.664 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.962      ;
; 2.664 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.962      ;
; 2.664 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.962      ;
; 2.664 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.086      ; 2.962      ;
; 2.782 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.081      ;
; 2.782 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.081      ;
; 2.782 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.081      ;
; 2.782 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.081      ;
; 2.782 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.081      ;
; 2.782 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.081      ;
; 2.782 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.081      ;
; 2.782 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.081      ;
; 2.782 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.081      ;
; 2.782 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.081      ;
; 2.995 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.287      ;
; 2.995 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.287      ;
; 2.995 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.287      ;
; 2.995 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.287      ;
; 2.995 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.287      ;
; 3.097 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.389      ;
; 3.097 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.389      ;
; 3.097 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.389      ;
; 3.097 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.389      ;
; 3.097 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.389      ;
; 3.097 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.389      ;
; 3.101 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.393      ;
; 3.101 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.393      ;
; 3.101 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.393      ;
; 3.101 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.393      ;
; 3.101 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.393      ;
; 3.101 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.393      ;
; 3.101 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.393      ;
; 3.101 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.393      ;
; 3.108 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.400      ;
; 3.108 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.400      ;
; 3.108 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.400      ;
; 3.108 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.400      ;
; 3.108 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.080      ; 3.400      ;
; 3.132 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.431      ;
; 3.132 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.431      ;
; 3.132 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.431      ;
; 3.132 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.431      ;
; 3.132 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.431      ;
; 3.132 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.431      ;
; 3.132 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.431      ;
; 3.132 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.431      ;
; 3.132 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.431      ;
; 3.132 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.431      ;
; 3.150 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.449      ;
; 3.150 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.449      ;
; 3.150 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.449      ;
; 3.150 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.087      ; 3.449      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10kHz'                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.460 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.476      ; 1.190      ;
; 0.460 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.475      ; 1.189      ;
; 0.463 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.476      ; 1.193      ;
; 0.463 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.475      ; 1.192      ;
; 0.482 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.476      ; 1.212      ;
; 0.482 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.475      ; 1.211      ;
; 0.494 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.475      ; 1.223      ;
; 0.494 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.476      ; 1.224      ;
; 0.496 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.475      ; 1.225      ;
; 0.496 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.476      ; 1.226      ;
; 0.498 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.476      ; 1.228      ;
; 0.498 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.475      ; 1.227      ;
; 0.510 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.475      ; 1.239      ;
; 0.510 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.476      ; 1.240      ;
; 0.966 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.257      ;
; 0.966 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.257      ;
; 0.966 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.257      ;
; 0.966 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.257      ;
; 0.966 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.257      ;
; 0.966 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.257      ;
; 0.966 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.257      ;
; 1.136 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.427      ;
; 1.136 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.427      ;
; 1.225 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.516      ;
; 1.225 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.516      ;
; 1.225 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.516      ;
; 1.225 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.516      ;
; 1.225 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.516      ;
; 1.225 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.516      ;
; 1.225 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.516      ;
; 1.291 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.582      ;
; 1.291 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.582      ;
; 1.291 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.582      ;
; 1.291 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.582      ;
; 1.291 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.582      ;
; 1.291 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.582      ;
; 1.291 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.582      ;
; 1.451 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.742      ;
; 1.602 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.893      ;
; 1.642 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 1.933      ;
; 1.780 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.071      ;
; 1.797 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.088      ;
; 1.798 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0                    ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.125      ; 2.177      ;
; 1.819 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.110      ;
; 1.918 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.209      ;
; 1.935 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.226      ;
; 1.946 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.237      ;
; 1.950 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.241      ;
; 1.966 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.257      ;
; 2.049 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.340      ;
; 2.065 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.356      ;
; 2.066 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.357      ;
; 2.082 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.373      ;
; 2.139 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.430      ;
; 2.148 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.439      ;
; 2.152 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.443      ;
; 2.238 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.529      ;
; 2.255 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.546      ;
; 2.268 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.079      ; 2.559      ;
; 3.107 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0                    ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.032      ; 3.350      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mainClk'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                  ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+
; 0.502 ; delayer:pllreset_generator|d_flipflop:\chain_generation:6:chain_dff|dout                                                                                                                                                                ; delayer:pdsreset_generator|d_flipflop:\chain_generation:7:chain_dff|dout ; mainClk       ; mainClk     ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; delayer:pdsreset_generator|d_flipflop:\chain_generation:1:chain_dff|dout                                                                                                                                                                ; delayer:pllreset_generator|d_flipflop:\chain_generation:2:chain_dff|dout ; mainClk       ; mainClk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; delayer:pdsreset_generator|d_flipflop:\chain_generation:3:chain_dff|dout                                                                                                                                                                ; delayer:pllreset_generator|d_flipflop:\chain_generation:4:chain_dff|dout ; mainClk       ; mainClk     ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; delayer:pdsreset_generator|d_flipflop:entry_dff|dout                                                                                                                                                                                    ; delayer:pdsreset_generator|d_flipflop:\chain_generation:1:chain_dff|dout ; mainClk       ; mainClk     ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; delayer:pllreset_generator|d_flipflop:\chain_generation:2:chain_dff|dout                                                                                                                                                                ; delayer:pdsreset_generator|d_flipflop:\chain_generation:3:chain_dff|dout ; mainClk       ; mainClk     ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; delayer:pllreset_generator|d_flipflop:\chain_generation:4:chain_dff|dout                                                                                                                                                                ; delayer:pdsreset_generator|d_flipflop:\chain_generation:5:chain_dff|dout ; mainClk       ; mainClk     ; 0.000        ; 0.079      ; 0.796      ;
; 0.506 ; delayer:pdsreset_generator|d_flipflop:\chain_generation:5:chain_dff|dout                                                                                                                                                                ; delayer:pllreset_generator|d_flipflop:\chain_generation:6:chain_dff|dout ; mainClk       ; mainClk     ; 0.000        ; 0.079      ; 0.797      ;
; 0.702 ; delayer:pdsreset_generator|d_flipflop:\chain_generation:7:chain_dff|dout                                                                                                                                                                ; delayer:pllreset_generator|d_flipflop:\chain_generation:8:chain_dff|dout ; mainClk       ; mainClk     ; 0.000        ; 0.079      ; 0.993      ;
; 0.710 ; delayer:pllreset_generator|d_flipflop:\chain_generation:8:chain_dff|dout                                                                                                                                                                ; delayer:pllreset_generator|d_flipflop:\chain_generation:9:chain_dff|dout ; mainClk       ; mainClk     ; 0.000        ; 0.079      ; 1.001      ;
; 0.711 ; delayer:pllreset_generator|d_flipflop:\chain_generation:8:chain_dff|dout                                                                                                                                                                ; delayer:pdsreset_generator|d_flipflop:\chain_generation:9:chain_dff|dout ; mainClk       ; mainClk     ; 0.000        ; 0.079      ; 1.002      ;
; 5.420 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[2]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; 2.872      ; 7.372      ;
; 5.489 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[7]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; 2.872      ; 7.441      ;
; 5.494 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[5]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; 2.872      ; 7.446      ;
; 5.506 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[0]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; 2.872      ; 7.458      ;
; 5.521 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[1]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; 2.872      ; 7.473      ;
; 5.522 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[3]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; 2.872      ; 7.474      ;
; 6.492 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[0]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 4.358      ;
; 6.492 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[1]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 4.358      ;
; 6.553 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[8]  ; hBusD[0]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.213     ; 4.420      ;
; 6.589 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[0]  ; hBusD[0]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.213     ; 4.456      ;
; 6.603 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[1]  ; hBusD[1]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.213     ; 4.470      ;
; 6.817 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[7]  ; hBusD[7]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.207     ; 4.690      ;
; 6.822 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[5]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 4.688      ;
; 6.899 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[9]  ; hBusD[1]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.207     ; 4.772      ;
; 6.900 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[15] ; hBusD[7]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.207     ; 4.773      ;
; 7.035 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[0]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 4.901      ;
; 7.035 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[1]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 4.901      ;
; 7.116 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[5]  ; hBusD[5]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.219     ; 4.977      ;
; 7.122 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[3]                                                                                                                                             ; leds[3]                                                                  ; clk_50MHz     ; mainClk     ; 0.000        ; -1.206     ; 4.996      ;
; 7.163 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[1]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.029      ;
; 7.163 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[0]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.029      ;
; 7.220 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[3]  ; hBusD[3]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.219     ; 5.081      ;
; 7.230 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[13] ; hBusD[5]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.219     ; 5.091      ;
; 7.255 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[1]                                                                                                                                             ; leds[1]                                                                  ; clk_50MHz     ; mainClk     ; 0.000        ; -1.206     ; 5.129      ;
; 7.257 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[7]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.123      ;
; 7.295 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[0]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.161      ;
; 7.295 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[1]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.161      ;
; 7.310 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[3]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.176      ;
; 7.312 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[2]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.178      ;
; 7.365 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[5]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.231      ;
; 7.382 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[4]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; 2.872      ; 9.334      ;
; 7.387 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[11] ; hBusD[3]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.219     ; 5.248      ;
; 7.409 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[2]                                                                                                                                             ; leds[2]                                                                  ; clk_50MHz     ; mainClk     ; 0.000        ; -1.206     ; 5.283      ;
; 7.411 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[6]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; 2.872      ; 9.363      ;
; 7.467 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusRwds                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 5.347      ;
; 7.469 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[1]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 5.349      ;
; 7.469 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[0]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 5.349      ;
; 7.493 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[5]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.359      ;
; 7.501 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[0]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.367      ;
; 7.501 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[1]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.367      ;
; 7.528 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[0]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.394      ;
; 7.528 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[1]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.394      ;
; 7.536 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_virtconf                                    ; hBusCs                                                                   ; clk_50MHz     ; mainClk     ; 0.000        ; -1.203     ; 5.413      ;
; 7.625 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[5]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.491      ;
; 7.631 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[2]  ; hBusD[2]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.213     ; 5.498      ;
; 7.640 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[0]                                                                                                                                             ; leds[0]                                                                  ; clk_50MHz     ; mainClk     ; 0.000        ; -1.206     ; 5.514      ;
; 7.723 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                       ; hBusCs                                                                   ; clk_50MHz     ; mainClk     ; 0.000        ; -1.203     ; 5.600      ;
; 7.799 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[5]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 5.679      ;
; 7.800 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[7]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.666      ;
; 7.813 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[1]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 5.693      ;
; 7.813 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[0]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 5.693      ;
; 7.831 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[5]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.697      ;
; 7.853 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[3]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.719      ;
; 7.854 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                        ; hBusCs                                                                   ; clk_50MHz     ; mainClk     ; 0.000        ; -1.203     ; 5.731      ;
; 7.854 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_2                                 ; hBusCs                                                                   ; clk_50MHz     ; mainClk     ; 0.000        ; -1.203     ; 5.731      ;
; 7.855 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[2]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.721      ;
; 7.858 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[5]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.724      ;
; 7.869 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[0]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 5.749      ;
; 7.869 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[1]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 5.749      ;
; 7.892 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle                                              ; hBusCs                                                                   ; clk_50MHz     ; mainClk     ; 0.000        ; -1.203     ; 5.769      ;
; 7.902 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusRwds                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 5.782      ;
; 7.928 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[7]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.794      ;
; 7.932 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[10] ; hBusD[2]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.213     ; 5.799      ;
; 7.966 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.stop_burst_1                                      ; hBusRwds                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.195     ; 5.851      ;
; 7.981 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[3]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.847      ;
; 7.983 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[2]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.849      ;
; 8.036 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_out                                      ; hBusCs                                                                   ; clk_50MHz     ; mainClk     ; 0.000        ; -1.203     ; 5.913      ;
; 8.047 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                        ; hBusCs                                                                   ; clk_50MHz     ; mainClk     ; 0.000        ; -1.203     ; 5.924      ;
; 8.047 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[1]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 5.927      ;
; 8.047 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[0]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 5.927      ;
; 8.060 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[7]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.926      ;
; 8.113 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[3]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.979      ;
; 8.115 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[2]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 5.981      ;
; 8.139 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusRwds                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 6.019      ;
; 8.143 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[5]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 6.023      ;
; 8.192 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit_begin                                  ; hBusCs                                                                   ; clk_50MHz     ; mainClk     ; 0.000        ; -1.203     ; 6.069      ;
; 8.199 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_virtconf                                     ; hBusCs                                                                   ; clk_50MHz     ; mainClk     ; 0.000        ; -1.195     ; 6.084      ;
; 8.199 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[5]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 6.079      ;
; 8.233 ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ; hBusCk                                                                   ; shifted_clock ; mainClk     ; -5.000       ; 4.489      ; 6.802      ;
; 8.233 ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ; hBusnCk                                                                  ; shifted_clock ; mainClk     ; -5.000       ; 4.489      ; 6.802      ;
; 8.234 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[7]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 6.114      ;
; 8.266 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[7]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 6.132      ;
; 8.269 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                        ; hBusRst                                                                  ; clk_50MHz     ; mainClk     ; 0.000        ; -1.203     ; 6.146      ;
; 8.287 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[3]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 6.167      ;
; 8.289 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[2]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.200     ; 6.169      ;
; 8.293 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[7]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 6.159      ;
; 8.319 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[3]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 6.185      ;
; 8.321 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[2]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 6.187      ;
; 8.346 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[3]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 6.212      ;
; 8.348 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[2]                                                                 ; clk_50MHz     ; mainClk     ; 0.000        ; -1.214     ; 6.214      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+---------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'shifted_clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+
; 10.595 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:hCKen_pipe|dout ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component|clkctrl1~ena_reg ; clk_50MHz    ; shifted_clock ; -5.000       ; -3.146     ; 2.570      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'rwdsgen'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.091 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.423      ; 4.243      ;
; 7.091 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.423      ; 4.243      ;
; 7.091 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.423      ; 4.243      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.906 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_2                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.101     ; 4.994      ;
; 14.906 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_1                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.101     ; 4.994      ;
; 14.906 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_end_1                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.101     ; 4.994      ;
; 14.906 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_0                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.101     ; 4.994      ;
; 14.957 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.952      ;
; 14.957 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.952      ;
; 14.957 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.952      ;
; 14.957 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                           ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.952      ;
; 14.957 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                           ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.952      ;
; 14.957 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA0                                           ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.952      ;
; 14.957 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.952      ;
; 14.977 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.103     ; 4.921      ;
; 14.977 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.103     ; 4.921      ;
; 14.977 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.103     ; 4.921      ;
; 14.977 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_out                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.103     ; 4.921      ;
; 14.977 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd_end                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.103     ; 4.921      ;
; 14.977 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit_begin                                        ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.103     ; 4.921      ;
; 14.977 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_2                                       ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.103     ; 4.921      ;
; 14.977 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_prep                                         ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.103     ; 4.921      ;
; 14.977 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_virtconf                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.103     ; 4.921      ;
; 14.977 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.103     ; 4.921      ;
; 15.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[11]                                                     ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.094     ; 4.889      ;
; 15.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[2]                                                  ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.888      ;
; 15.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[0]                                                  ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.888      ;
; 15.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[4]                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.094     ; 4.889      ;
; 15.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[1]                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.094     ; 4.889      ;
; 15.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[3]                                                  ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.888      ;
; 15.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.888      ;
; 15.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[0][64]                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.094     ; 4.889      ;
; 15.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[0][93]                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.094     ; 4.889      ;
; 15.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[4]                                                  ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.888      ;
; 15.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[0]                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.094     ; 4.889      ;
; 15.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[2]                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.094     ; 4.889      ;
; 15.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.888      ;
; 15.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[1]                                                  ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.888      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[5]                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.887      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[7]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.105     ; 4.877      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[14]                                                     ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.107     ; 4.875      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_byteenable[0]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.101     ; 4.881      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[5]                                           ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.114     ; 4.868      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[24]                                                                                                   ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.099     ; 4.883      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_cnt[3]                                                                                           ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.100     ; 4.882      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[6]                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.096     ; 4.886      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[6]                                                                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.096     ; 4.886      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[17]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.887      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[6]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.100     ; 4.882      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[9]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.106     ; 4.876      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[18]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.887      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[19]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.096     ; 4.886      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[22]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.887      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[23]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.887      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.093     ; 4.889      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[14]                                                                                                     ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.094     ; 4.888      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[8]                                                                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.100     ; 4.882      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[8]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.106     ; 4.876      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|endofpacket_reg                                                  ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.097     ; 4.885      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[8]                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.887      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[9]                                                                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.887      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[10]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.887      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[7]                                                                                        ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.105     ; 4.877      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[12]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.096     ; 4.886      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[14]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.096     ; 4.886      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_ctrl_br_uncond                                                                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.106     ; 4.876      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[13]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.887      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[21]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.887      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[24]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.887      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[5]                                                                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.110     ; 4.872      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[6]                                                                                        ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.105     ; 4.877      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[9]                                                                                        ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.105     ; 4.877      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[3]                                                                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.100     ; 4.882      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[5]                                                                                        ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.105     ; 4.877      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[9]                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.887      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[27]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.096     ; 4.886      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[14]                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.887      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[3]                                                                                        ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.105     ; 4.877      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[29]                                                                                                     ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.107     ; 4.875      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[31]                                                                                                     ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.093     ; 4.889      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.093     ; 4.889      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[7]                                                                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.110     ; 4.872      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[27]                                                                                                     ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.094     ; 4.888      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_byte3_data[6]                                                                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.097     ; 4.885      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[12]                                                     ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.107     ; 4.875      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[4]                                                                                        ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.105     ; 4.877      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg[3]                                                   ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.107     ; 4.875      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[28]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.096     ; 4.886      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg[4]                                                   ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.094     ; 4.888      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[25]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.887      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_src2_use_imm                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.098     ; 4.884      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[4]                                                                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.100     ; 4.882      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_valid                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.098     ; 4.884      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_wr_dst_reg                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.094     ; 4.888      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[17]                                                                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.108     ; 4.874      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_ocrom_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1] ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.887      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0]                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.100     ; 4.882      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[18]                                                                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.108     ; 4.874      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_byte0_data[0]                                                                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.101     ; 4.881      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[0]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.101     ; 4.881      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[13]                                                                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.108     ; 4.874      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_compare_op[1]                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.100     ; 4.882      ;
; 15.019 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_ctrl_shift_logical                                                                                         ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.100     ; 4.882      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.520      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.520      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.520      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.520      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.520      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.520      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.520      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.520      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.520      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.520      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.520      ;
; 97.386 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 2.520      ;
; 97.684 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.249      ;
; 97.900 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.019      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.008      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.008      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.008      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.008      ;
; 97.901 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 2.008      ;
; 97.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.996      ;
; 97.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.996      ;
; 97.912 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 1.996      ;
; 97.922 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.000      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.890      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.890      ;
; 1.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.890      ;
; 1.619 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.914      ;
; 1.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.921      ;
; 1.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.918      ;
; 1.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.918      ;
; 1.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.918      ;
; 1.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.918      ;
; 1.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 1.918      ;
; 1.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 2.100      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.303      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.303      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.303      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.303      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.303      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.303      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.303      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.303      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.303      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.303      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.303      ;
; 2.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.303      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.604 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.093      ; 3.909      ;
; 3.604 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception_init ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.093      ; 3.909      ;
; 3.604 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.093      ; 3.909      ;
; 3.604 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.093      ; 3.909      ;
; 3.604 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.093      ; 3.909      ;
; 3.604 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.093      ; 3.909      ;
; 3.806 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writemem_prep                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.086      ; 4.104      ;
; 3.806 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle_burst                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.086      ; 4.104      ;
; 3.806 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.stop_burst_2                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.086      ; 4.104      ;
; 3.806 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_virtconf                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.086      ; 4.104      ;
; 3.806 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.stop_burst_1                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.086      ; 4.104      ;
; 3.806 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.readmem_prep                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.086      ; 4.104      ;
; 3.806 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.restore_burst                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.086      ; 4.104      ;
; 3.840 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.089      ; 4.141      ;
; 3.840 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_1                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.089      ; 4.141      ;
; 3.840 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_end_2                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.089      ; 4.141      ;
; 3.840 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_0                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.089      ; 4.141      ;
; 3.845 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                                           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.091      ; 4.148      ;
; 3.845 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_prep                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.091      ; 4.148      ;
; 3.845 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.091      ; 4.148      ;
; 3.845 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writemem_wait                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.091      ; 4.148      ;
; 3.845 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.091      ; 4.148      ;
; 3.845 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.091      ; 4.148      ;
; 3.845 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writemem                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.091      ; 4.148      ;
; 3.845 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.091      ; 4.148      ;
; 3.845 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd_last                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.091      ; 4.148      ;
; 4.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.095      ; 4.494      ;
; 4.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.095      ; 4.494      ;
; 4.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.095      ; 4.494      ;
; 4.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_out                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.095      ; 4.494      ;
; 4.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd_end                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.095      ; 4.494      ;
; 4.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit_begin                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.095      ; 4.494      ;
; 4.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_2                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.095      ; 4.494      ;
; 4.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_prep                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.095      ; 4.494      ;
; 4.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_virtconf                                                   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.095      ; 4.494      ;
; 4.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.095      ; 4.494      ;
; 4.198 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.106      ; 4.516      ;
; 4.198 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA0                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.106      ; 4.516      ;
; 4.198 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.106      ; 4.516      ;
; 4.198 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.106      ; 4.516      ;
; 4.198 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.106      ; 4.516      ;
; 4.198 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                                   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.106      ; 4.516      ;
; 4.198 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.106      ; 4.516      ;
; 4.243 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_2                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.096      ; 4.551      ;
; 4.243 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_end_1                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.096      ; 4.551      ;
; 4.243 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_1                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.096      ; 4.551      ;
; 4.243 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_0                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.096      ; 4.551      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0]                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.555      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.555      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.555      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.555      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.555      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.555      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|write_accepted                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.555      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.555      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[13]                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.556      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[19]                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.556      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[20]                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.556      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[22]                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.556      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[23]                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.556      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[14]                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.556      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|end_begintransfer                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.555      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.555      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[5]                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.556      ;
; 4.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|read_accepted                                                                   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.555      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[1]                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 4.552      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[7]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.086      ; 4.558      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[6]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.086      ; 4.558      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[5]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.086      ; 4.558      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[4]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.086      ; 4.558      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_bstatus_reg                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.557      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_estatus_reg                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.557      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_status_reg_pie                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.557      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_control_rd_data[0]                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.557      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[2]                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.556      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[2]                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.556      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[4]                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.556      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[8]                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.556      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[10]                                                   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.556      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[11]                                                   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.556      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[13]                                                   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.556      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[14]                                                   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.556      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[7]                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.556      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[9]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.086      ; 4.558      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[2]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.086      ; 4.558      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_ctrl_exception                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.557      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[11]                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.086      ; 4.558      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[10]                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.086      ; 4.558      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[21]                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 4.552      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[12]                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.086      ; 4.558      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[10]                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 4.552      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[8]                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 4.552      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[9]                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 4.552      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[3]                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.556      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[7]                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 4.552      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|byteen_reg[0]                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 4.552      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|hbreak_enabled                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.557      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[4]                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.556      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[2]                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.556      ;
; 4.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[9]                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.084      ; 4.556      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'rwdsgen'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.628 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; clk_50MHz    ; rwdsgen     ; -10.000      ; 1.989      ; 3.909      ;
; 11.628 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; clk_50MHz    ; rwdsgen     ; -10.000      ; 1.989      ; 3.909      ;
; 11.628 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; clk_50MHz    ; rwdsgen     ; -10.000      ; 1.989      ; 3.909      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.333
Worst Case Available Settling Time: 37.389 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                  ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note                                                          ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
; 107.27 MHz ; 107.27 MHz      ; clk_50MHz           ;                                                               ;
; 139.43 MHz ; 139.43 MHz      ; altera_reserved_tck ;                                                               ;
; 262.4 MHz  ; 262.4 MHz       ; rwdsgen             ;                                                               ;
; 299.58 MHz ; 238.04 MHz      ; clk_10kHz           ; limit due to minimum period restriction (tmin)                ;
; 508.39 MHz ; 402.09 MHz      ; clk_x8              ; limit due to minimum period restriction (tmin)                ;
; 920.81 MHz ; 250.0 MHz       ; mainClk             ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+---------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary              ;
+---------------------+-----------+---------------+
; Clock               ; Slack     ; End Point TNS ;
+---------------------+-----------+---------------+
; clk_x8              ; 0.442     ; 0.000         ;
; mainClk             ; 1.230     ; 0.000         ;
; clk_50MHz           ; 4.117     ; 0.000         ;
; rwdsgen             ; 8.227     ; 0.000         ;
; shifted_clock       ; 8.946     ; 0.000         ;
; altera_reserved_tck ; 46.414    ; 0.000         ;
; clk_10kHz           ; 99996.662 ; 0.000         ;
+---------------------+-----------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Hold Summary            ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 0.402  ; 0.000         ;
; clk_50MHz           ; 0.402  ; 0.000         ;
; clk_x8              ; 0.403  ; 0.000         ;
; rwdsgen             ; 0.405  ; 0.000         ;
; clk_10kHz           ; 0.435  ; 0.000         ;
; mainClk             ; 0.471  ; 0.000         ;
; shifted_clock       ; 10.001 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; rwdsgen             ; 7.122  ; 0.000         ;
; clk_50MHz           ; 15.175 ; 0.000         ;
; altera_reserved_tck ; 97.541 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Removal Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 1.452  ; 0.000         ;
; clk_50MHz           ; 3.249  ; 0.000         ;
; rwdsgen             ; 11.538 ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+-----------+----------------+
; Clock               ; Slack     ; End Point TNS  ;
+---------------------+-----------+----------------+
; clk_x8              ; 0.013     ; 0.000          ;
; clk_50MHz           ; 9.243     ; 0.000          ;
; rwdsgen             ; 9.689     ; 0.000          ;
; shifted_clock       ; 9.768     ; 0.000          ;
; hBusCk              ; 10.000    ; 0.000          ;
; altera_reserved_tck ; 49.314    ; 0.000          ;
; mainClk             ; 49.730    ; 0.000          ;
; clk_10kHz           ; 49999.655 ; 0.000          ;
+---------------------+-----------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_x8'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.442 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff1_pipe|dout           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[6] ; clk_x8       ; clk_x8      ; 1.250        ; -0.014     ; 0.796      ;
; 0.442 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff4_pipe|dout           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[0] ; clk_x8       ; clk_x8      ; 1.250        ; -0.014     ; 0.796      ;
; 0.443 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff2_pipe|dout           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[4] ; clk_x8       ; clk_x8      ; 1.250        ; -0.014     ; 0.795      ;
; 0.443 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff3_pipe|dout           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[2] ; clk_x8       ; clk_x8      ; 1.250        ; -0.014     ; 0.795      ;
; 0.533 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[1]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.898      ;
; 0.533 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[7]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.898      ;
; 0.533 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[5]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.898      ;
; 0.533 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[2]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.898      ;
; 0.533 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[6]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.898      ;
; 0.533 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[4]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.898      ;
; 0.560 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[0]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.871      ;
; 0.560 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[3]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.871      ;
; 0.562 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.869      ;
; 0.577 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[6]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.854      ;
; 0.577 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[5]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.854      ;
; 0.577 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[4]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.854      ;
; 0.577 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[3]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.854      ;
; 0.577 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[7]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.854      ;
; 0.577 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[0]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.854      ;
; 0.577 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[1]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.854      ;
; 0.577 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[2]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.854      ;
; 0.623 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[5]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.808      ;
; 0.699 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff4|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff3|dout                 ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.732      ;
; 0.700 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[4]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.731      ;
; 0.731 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.700      ;
; 0.732 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.699      ;
; 0.806 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff2|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff1|dout                 ; clk_x8       ; clk_x8      ; 2.500        ; -0.072     ; 1.624      ;
; 0.816 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[3]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.615      ;
; 0.849 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[0]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.582      ;
; 0.857 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.574      ;
; 0.877 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff3|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff3_pipe|dout           ; clk_x8       ; clk_x8      ; 2.500        ; -0.070     ; 1.555      ;
; 0.879 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff4|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff4_pipe|dout           ; clk_x8       ; clk_x8      ; 2.500        ; -0.070     ; 1.553      ;
; 0.884 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[1]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.547      ;
; 0.892 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.reset                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.539      ;
; 0.893 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff2|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff2_pipe|dout           ; clk_x8       ; clk_x8      ; 2.500        ; -0.070     ; 1.539      ;
; 0.895 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.536      ;
; 0.926 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; clk_x8       ; clk_x8      ; 2.500        ; -0.099     ; 1.477      ;
; 0.935 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; clk_x8       ; clk_x8      ; 2.500        ; -0.099     ; 1.468      ;
; 0.948 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[6]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.099     ; 1.455      ;
; 1.005 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[1]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[1]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.426      ;
; 1.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[5]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.413      ;
; 1.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[7]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.413      ;
; 1.025 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[2]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.406      ;
; 1.035 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.396      ;
; 1.037 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.394      ;
; 1.050 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[4]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[4]                     ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.381      ;
; 1.059 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg4|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.372      ;
; 1.061 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.370      ;
; 1.063 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[4]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.368      ;
; 1.065 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.366      ;
; 1.070 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg4|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.361      ;
; 1.079 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[7]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.099     ; 1.324      ;
; 1.080 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.351      ;
; 1.085 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.346      ;
; 1.088 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[0]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.099     ; 1.315      ;
; 1.091 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg4|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.340      ;
; 1.094 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[4]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.337      ;
; 1.100 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.072     ; 1.330      ;
; 1.106 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[2] ; clk_x8       ; clk_x8      ; 2.500        ; -0.072     ; 1.324      ;
; 1.106 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff3|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff2|dout                 ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.325      ;
; 1.113 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[3]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.099     ; 1.290      ;
; 1.117 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[3]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[3]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.314      ;
; 1.120 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[1]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.099     ; 1.283      ;
; 1.127 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.304      ;
; 1.127 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff1|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff1_pipe|dout           ; clk_x8       ; clk_x8      ; 2.500        ; -0.070     ; 1.305      ;
; 1.133 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[3] ; clk_x8       ; clk_x8      ; 2.500        ; -0.072     ; 1.297      ;
; 1.140 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.072     ; 1.290      ;
; 1.140 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff3_pipe|dout            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[3] ; clk_x8       ; clk_x8      ; 2.500        ; -0.072     ; 1.290      ;
; 1.145 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[7]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.075     ; 1.282      ;
; 1.161 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.270      ;
; 1.161 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.270      ;
; 1.180 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[6]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.251      ;
; 1.190 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.241      ;
; 1.210 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.221      ;
; 1.232 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[6] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[5] ; clk_x8       ; clk_x8      ; 2.500        ; -0.072     ; 1.198      ;
; 1.244 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg4|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.187      ;
; 1.245 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.186      ;
; 1.258 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[6] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; clk_x8       ; clk_x8      ; 2.500        ; -0.072     ; 1.172      ;
; 1.262 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.072     ; 1.168      ;
; 1.265 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.072     ; 1.165      ;
; 1.266 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[7] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; clk_x8       ; clk_x8      ; 2.500        ; -0.072     ; 1.164      ;
; 1.271 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff1|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff1_pipe|dout            ; clk_x8       ; clk_x8      ; 2.500        ; -0.072     ; 1.159      ;
; 1.277 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; clk_x8       ; clk_x8      ; 2.500        ; -0.072     ; 1.153      ;
; 1.280 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[4]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.151      ;
; 1.289 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[7]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.142      ;
; 1.299 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.132      ;
; 1.306 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[2]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.125      ;
; 1.307 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[5]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.124      ;
; 1.308 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[0]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.123      ;
; 1.308 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[7]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[7]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.123      ;
; 1.310 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; clk_x8       ; clk_x8      ; 2.500        ; -0.072     ; 1.120      ;
; 1.320 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[0]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[0]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.111      ;
; 1.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.108      ;
; 1.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[2]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[2]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.108      ;
; 1.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[5]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.108      ;
; 1.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[5]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.108      ;
; 1.324 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[2]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[2]                     ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.107      ;
; 1.324 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[3]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.107      ;
; 1.324 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[4]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.107      ;
; 1.324 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[5]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[5]                     ; clk_x8       ; clk_x8      ; 2.500        ; -0.071     ; 1.107      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mainClk'                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node  ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+-------------+--------------+------------+------------+
; 1.230  ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ; hBusnCk  ; shifted_clock ; mainClk     ; 5.000        ; 3.399      ; 6.069      ;
; 1.230  ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ; hBusCk   ; shifted_clock ; mainClk     ; 5.000        ; 3.399      ; 6.069      ;
; 2.116  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[6] ; clk_50MHz     ; mainClk     ; 10.000       ; 2.244      ; 9.028      ;
; 2.144  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[4] ; clk_50MHz     ; mainClk     ; 10.000       ; 2.244      ; 9.000      ;
; 4.040  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[3] ; clk_50MHz     ; mainClk     ; 10.000       ; 2.244      ; 7.104      ;
; 4.050  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[1] ; clk_50MHz     ; mainClk     ; 10.000       ; 2.244      ; 7.094      ;
; 4.071  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[0] ; clk_50MHz     ; mainClk     ; 10.000       ; 2.244      ; 7.073      ;
; 4.085  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[7] ; clk_50MHz     ; mainClk     ; 10.000       ; 2.244      ; 7.059      ;
; 4.087  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[5] ; clk_50MHz     ; mainClk     ; 10.000       ; 2.244      ; 7.057      ;
; 4.140  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[2] ; clk_50MHz     ; mainClk     ; 10.000       ; 2.244      ; 7.004      ;
; 8.557  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 8.824      ;
; 8.742  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 8.639      ;
; 8.746  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 8.635      ;
; 8.782  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 8.599      ;
; 8.931  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 8.450      ;
; 8.967  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 8.414      ;
; 9.262  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 8.119      ;
; 9.336  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 8.036      ;
; 9.349  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 8.023      ;
; 9.447  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 7.934      ;
; 9.521  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 7.851      ;
; 9.534  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 7.838      ;
; 9.571  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 7.801      ;
; 9.706  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 7.666      ;
; 9.756  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 7.616      ;
; 9.768  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 7.604      ;
; 9.772  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[4]  ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.532     ; 7.596      ;
; 9.891  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 7.481      ;
; 9.943  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[12] ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.532     ; 7.425      ;
; 9.953  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 7.419      ;
; 10.320 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 7.052      ;
; 10.410 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.971      ;
; 10.479 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.902      ;
; 10.480 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.901      ;
; 10.505 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 6.867      ;
; 10.599 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.782      ;
; 10.635 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.746      ;
; 10.654 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset                                             ; hBusRst  ; clk_50MHz     ; mainClk     ; 20.000       ; -1.517     ; 6.729      ;
; 10.668 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.713      ;
; 10.669 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.712      ;
; 10.704 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.677      ;
; 10.705 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.676      ;
; 10.797 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle_burst                                        ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.514     ; 6.589      ;
; 10.896 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_1                                 ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.517     ; 6.487      ;
; 10.926 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.455      ;
; 10.998 ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ; hBusCk   ; shifted_clock ; mainClk     ; 15.000       ; 3.399      ; 6.301      ;
; 10.998 ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ; hBusnCk  ; shifted_clock ; mainClk     ; 15.000       ; 3.399      ; 6.301      ;
; 11.016 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset                                             ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.517     ; 6.367      ;
; 11.036 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                        ; hBusRst  ; clk_50MHz     ; mainClk     ; 20.000       ; -1.522     ; 6.342      ;
; 11.071 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[14] ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.521     ; 6.308      ;
; 11.115 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.266      ;
; 11.115 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.266      ;
; 11.151 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.230      ;
; 11.184 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.197      ;
; 11.185 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.196      ;
; 11.188 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[6]  ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.521     ; 6.191      ;
; 11.189 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 6.183      ;
; 11.202 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 6.170      ;
; 11.258 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 6.114      ;
; 11.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 6.113      ;
; 11.271 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 6.101      ;
; 11.272 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 6.100      ;
; 11.297 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[0] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.084      ;
; 11.297 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[1] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 6.084      ;
; 11.320 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_virtconf                                     ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.514     ; 6.066      ;
; 11.424 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 5.948      ;
; 11.424 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit_begin                                  ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.522     ; 5.954      ;
; 11.452 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[10] ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.527     ; 5.921      ;
; 11.486 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[0] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 5.895      ;
; 11.486 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[1] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 5.895      ;
; 11.493 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 5.879      ;
; 11.494 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 5.878      ;
; 11.507 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusRwds ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 5.874      ;
; 11.522 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[0] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 5.859      ;
; 11.522 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[1] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 5.859      ;
; 11.559 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 5.813      ;
; 11.568 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                        ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.522     ; 5.810      ;
; 11.570 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_out                                      ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.522     ; 5.808      ;
; 11.621 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 5.751      ;
; 11.628 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 5.744      ;
; 11.629 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 5.743      ;
; 11.631 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 5.750      ;
; 11.661 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.stop_burst_1                                      ; hBusRwds ; clk_50MHz     ; mainClk     ; 20.000       ; -1.514     ; 5.725      ;
; 11.690 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 5.682      ;
; 11.691 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 5.681      ;
; 11.705 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 5.667      ;
; 11.708 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusRwds ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 5.673      ;
; 11.718 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 5.654      ;
; 11.730 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle                                              ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.522     ; 5.648      ;
; 11.734 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_2                                 ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.522     ; 5.644      ;
; 11.738 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[2]  ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.527     ; 5.635      ;
; 11.780 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                        ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.522     ; 5.598      ;
; 11.841 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[0]                                                                                                                                             ; leds[0]  ; clk_50MHz     ; mainClk     ; 20.000       ; -1.523     ; 5.536      ;
; 11.917 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                       ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.522     ; 5.461      ;
; 11.940 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.528     ; 5.432      ;
; 12.002 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[0] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 5.379      ;
; 12.002 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[1] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.519     ; 5.379      ;
; 12.014 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[11] ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -1.532     ; 5.354      ;
; 12.025 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; 2.244      ; 9.119      ;
; 12.028 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_virtconf                                    ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -1.522     ; 5.350      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.117  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[6]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.717     ; 4.108      ;
; 4.130  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[6]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.717     ; 4.095      ;
; 4.166  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[2]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.717     ; 4.059      ;
; 4.179  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[2]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.717     ; 4.046      ;
; 4.508  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[7]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.717     ; 3.717      ;
; 4.508  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[3]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.717     ; 3.717      ;
; 4.521  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[7]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.717     ; 3.704      ;
; 4.521  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[3]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.717     ; 3.704      ;
; 4.617  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[4]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.717     ; 3.608      ;
; 4.630  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[4]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.717     ; 3.595      ;
; 4.682  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[5]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.717     ; 3.543      ;
; 4.695  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[5]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.717     ; 3.530      ;
; 4.753  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[0]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.717     ; 3.472      ;
; 4.766  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[0]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.717     ; 3.459      ;
; 4.820  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[1]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.717     ; 3.405      ;
; 4.833  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[1]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.717     ; 3.392      ;
; 5.715  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[8]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.714     ; 2.513      ;
; 5.728  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[8]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.714     ; 2.500      ;
; 5.782  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[9]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.714     ; 2.446      ;
; 5.795  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[9]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.714     ; 2.433      ;
; 5.864  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[11]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[11]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.730     ; 2.348      ;
; 5.886  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[10]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[10]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.722     ; 2.334      ;
; 6.091  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[11]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[11]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 2.132      ;
; 6.163  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[5]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[5]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 2.060      ;
; 6.180  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[8]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[8]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.730     ; 2.032      ;
; 6.204  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[8]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[8]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.722     ; 2.016      ;
; 6.210  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[13]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 2.013      ;
; 6.223  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[14]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[14]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 2.000      ;
; 6.233  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[13]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[13]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.990      ;
; 6.245  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[12]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.978      ;
; 6.336  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[15]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.887      ;
; 6.343  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[10]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.880      ;
; 6.351  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[3]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[3]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.707     ; 1.884      ;
; 6.360  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[15]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[15]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.863      ;
; 6.388  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[0]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[0]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 1.836      ;
; 6.420  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[10]         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.714     ; 1.808      ;
; 6.433  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[10]         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.714     ; 1.795      ;
; 6.470  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[6]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.753      ;
; 6.490  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[6]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[6]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.733      ;
; 6.496  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[14]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[14]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.727      ;
; 6.500  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[4]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[4]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.723      ;
; 6.505  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[3]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[3]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 1.719      ;
; 6.506  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[12]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[12]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.717      ;
; 6.511  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[0]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[0]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.707     ; 1.724      ;
; 6.519  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[2]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[2]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 1.705      ;
; 6.527  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[7]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.696      ;
; 6.545  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[11]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[11]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.722     ; 1.675      ;
; 6.574  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[5]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[5]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.730     ; 1.638      ;
; 6.579  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[10]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[10]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.730     ; 1.633      ;
; 6.593  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[14]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[14]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.630      ;
; 6.653  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[4]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.570      ;
; 6.654  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[9]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[9]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 1.570      ;
; 6.668  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[5]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[5]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.555      ;
; 6.677  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[1]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[1]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.707     ; 1.558      ;
; 6.704  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[7]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[7]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.519      ;
; 6.735  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[7]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[7]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.488      ;
; 6.739  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[12]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[12]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.484      ;
; 6.788  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[9]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[9]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.707     ; 1.447      ;
; 6.801  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[1]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[1]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 1.423      ;
; 6.840  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[6]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[6]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.383      ;
; 6.872  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[10]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[10]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.351      ;
; 6.881  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[7]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[7]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.342      ;
; 6.902  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[2]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[2]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.707     ; 1.333      ;
; 6.904  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[2]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[2]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 1.320      ;
; 6.927  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[6]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[6]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.296      ;
; 6.930  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[13]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[13]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.293      ;
; 6.944  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[9]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[9]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 1.280      ;
; 6.944  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[8]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[8]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.279      ;
; 6.952  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[4]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[4]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.271      ;
; 6.964  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[15]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[15]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.259      ;
; 6.978  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[8]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[8]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.245      ;
; 7.051  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[1]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[1]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 1.173      ;
; 7.079  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[1]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[1]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 1.145      ;
; 7.085  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 1.139      ;
; 7.093  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[0]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[0]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 1.131      ;
; 7.097  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[4]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[4]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.126      ;
; 7.099  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[5]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[5]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.124      ;
; 7.108  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[13]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[13]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.115      ;
; 7.137  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception_init ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 1.087      ;
; 7.195  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[15]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[15]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.028      ;
; 7.196  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[2]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[2]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 1.028      ;
; 7.198  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[3]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[3]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 1.026      ;
; 7.209  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[11]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[11]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 1.014      ;
; 7.257  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[3]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[3]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 0.967      ;
; 7.259  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[12]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[12]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 0.964      ;
; 7.260  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[9]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[9]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 0.964      ;
; 7.425  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[14]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[14]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.719     ; 0.798      ;
; 7.429  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[0]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[0]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.718     ; 0.795      ;
; 10.678 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[3]                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_wr_dst_reg                                                                                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.072     ; 9.252      ;
; 10.698 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[6]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.068     ; 9.236      ;
; 10.762 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[7]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.065     ; 9.175      ;
; 10.770 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[3]                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_ctrl_force_src2_zero                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.075     ; 9.157      ;
; 10.833 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[1]                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_wr_dst_reg                                                                                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.072     ; 9.097      ;
; 10.892 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[9]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.063     ; 9.047      ;
; 10.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[1]                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_ctrl_force_src2_zero                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.075     ; 9.002      ;
; 10.953 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[16]                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.067     ; 8.982      ;
; 10.977 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.071     ; 8.954      ;
; 10.995 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[15]                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.063     ; 8.944      ;
; 11.001 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[6]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_valid                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.068     ; 8.933      ;
; 11.012 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[8]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.063     ; 8.927      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rwdsgen'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.227  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.898      ;
; 8.227  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.898      ;
; 8.227  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.898      ;
; 8.227  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.898      ;
; 8.227  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.898      ;
; 8.227  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.898      ;
; 8.227  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.898      ;
; 8.227  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[14]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.898      ;
; 8.282  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[11]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.854      ;
; 8.282  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[0]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.854      ;
; 8.282  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[1]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.854      ;
; 8.282  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[2]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.854      ;
; 8.282  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[3]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.854      ;
; 8.282  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[5]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.854      ;
; 8.282  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[8]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.854      ;
; 8.282  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[9]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.854      ;
; 8.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.760      ;
; 8.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.760      ;
; 8.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[14]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.760      ;
; 8.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.760      ;
; 8.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.760      ;
; 8.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.760      ;
; 8.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.760      ;
; 8.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.760      ;
; 8.420  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[2]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.716      ;
; 8.420  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[0]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.716      ;
; 8.420  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[5]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.716      ;
; 8.420  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[1]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.716      ;
; 8.420  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[11]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.716      ;
; 8.420  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[3]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.716      ;
; 8.420  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[9]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.716      ;
; 8.420  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[8]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.716      ;
; 8.504  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.621      ;
; 8.504  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.621      ;
; 8.504  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.621      ;
; 8.504  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[14]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.621      ;
; 8.504  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.621      ;
; 8.504  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.621      ;
; 8.504  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.621      ;
; 8.504  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.213      ; 2.621      ;
; 8.559  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[5]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.577      ;
; 8.559  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[9]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.577      ;
; 8.559  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[11]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.577      ;
; 8.559  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[2]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.577      ;
; 8.559  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[8]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.577      ;
; 8.559  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[3]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.577      ;
; 8.559  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[0]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.577      ;
; 8.559  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[1]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 2.577      ;
; 8.972  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[7]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[7]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.225      ; 2.165      ;
; 9.216  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[5]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.221      ; 1.917      ;
; 9.216  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[4]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.221      ; 1.917      ;
; 9.216  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[6]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.221      ; 1.917      ;
; 9.216  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[1]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.221      ; 1.917      ;
; 9.216  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[7]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.221      ; 1.917      ;
; 9.216  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[2]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.221      ; 1.917      ;
; 9.216  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[0]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.221      ; 1.917      ;
; 9.216  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[3]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.221      ; 1.917      ;
; 9.221  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[8]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.218      ; 1.909      ;
; 9.221  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[9]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.218      ; 1.909      ;
; 9.221  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[10]                                          ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.218      ; 1.909      ;
; 9.292  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[9]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[9]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.221      ; 1.841      ;
; 9.516  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.223      ; 1.619      ;
; 9.577  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[3]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[3]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 1.559      ;
; 9.585  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[0]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[0]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.225      ; 1.552      ;
; 9.592  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[1]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[1]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 1.544      ;
; 9.631  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[6]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[6]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 1.505      ;
; 9.761  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[4]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[4]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 1.375      ;
; 9.764  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[2]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[2]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 1.372      ;
; 9.765  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[10]                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[10]                                          ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.221      ; 1.368      ;
; 9.838  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.223      ; 1.297      ;
; 9.921  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[5]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[5]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.224      ; 1.215      ;
; 9.974  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.223      ; 1.161      ;
; 9.975  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.223      ; 1.160      ;
; 9.981  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.223      ; 1.154      ;
; 9.999  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.223      ; 1.136      ;
; 10.006 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.223      ; 1.129      ;
; 10.239 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.223      ; 0.896      ;
; 10.242 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.223      ; 0.893      ;
; 10.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[8]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[8]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.229      ; 0.818      ;
; 16.189 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.092     ; 3.721      ;
; 16.189 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.092     ; 3.721      ;
; 16.189 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.092     ; 3.721      ;
; 16.194 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.068     ; 3.740      ;
; 16.194 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.068     ; 3.740      ;
; 16.194 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.068     ; 3.740      ;
; 16.194 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.068     ; 3.740      ;
; 16.194 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.068     ; 3.740      ;
; 16.194 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.068     ; 3.740      ;
; 16.286 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.095     ; 3.621      ;
; 16.286 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.095     ; 3.621      ;
; 16.286 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.095     ; 3.621      ;
; 16.286 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.095     ; 3.621      ;
; 16.286 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.095     ; 3.621      ;
; 16.286 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.095     ; 3.621      ;
; 16.286 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.095     ; 3.621      ;
; 16.286 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.095     ; 3.621      ;
; 16.332 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.092     ; 3.578      ;
; 16.332 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.092     ; 3.578      ;
; 16.332 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.092     ; 3.578      ;
; 16.357 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.068     ; 3.577      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'shifted_clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+
; 8.946 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:hCKen_pipe|dout ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component|clkctrl1~ena_reg ; clk_50MHz    ; shifted_clock ; 15.000       ; -3.166     ; 2.761      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.414 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 3.957      ;
; 46.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 3.823      ;
; 46.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.357      ; 3.660      ;
; 46.846 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.354      ; 3.510      ;
; 47.353 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 3.018      ;
; 47.416 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.369      ; 2.955      ;
; 47.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.370      ; 2.816      ;
; 47.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.370      ; 2.757      ;
; 47.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.357      ; 2.714      ;
; 48.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.363      ; 2.321      ;
; 48.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.365      ; 2.001      ;
; 48.511 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.366      ; 1.857      ;
; 48.560 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.370      ; 1.812      ;
; 93.388 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 6.497      ;
; 93.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 6.476      ;
; 93.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 6.385      ;
; 93.938 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.947      ;
; 93.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.926      ;
; 94.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.835      ;
; 94.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.763      ;
; 94.146 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.742      ;
; 94.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.651      ;
; 94.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.625      ;
; 94.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.602      ;
; 94.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.604      ;
; 94.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.581      ;
; 94.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.519      ;
; 94.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.519      ;
; 94.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.519      ;
; 94.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.519      ;
; 94.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.519      ;
; 94.370 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.519      ;
; 94.379 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.510      ;
; 94.384 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.513      ;
; 94.385 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.504      ;
; 94.387 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.502      ;
; 94.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.489      ;
; 94.407 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.490      ;
; 94.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.483      ;
; 94.411 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.481      ;
; 94.412 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.488      ;
; 94.458 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.427      ;
; 94.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.406      ;
; 94.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.398      ;
; 94.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.415      ;
; 94.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.415      ;
; 94.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.415      ;
; 94.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.415      ;
; 94.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.415      ;
; 94.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.415      ;
; 94.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.415      ;
; 94.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.415      ;
; 94.507 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.415      ;
; 94.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.392      ;
; 94.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.390      ;
; 94.582 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.315      ;
; 94.652 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.248      ;
; 94.677 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 5.223      ;
; 94.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.211      ;
; 94.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.211      ;
; 94.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 5.211      ;
; 94.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.147      ;
; 94.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.147      ;
; 94.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.147      ;
; 94.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.142      ;
; 94.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.133      ;
; 94.760 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.132      ;
; 94.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 5.131      ;
; 94.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 5.121      ;
; 94.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.101      ;
; 94.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.101      ;
; 94.800 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 5.101      ;
; 94.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.107      ;
; 94.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.107      ;
; 94.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.107      ;
; 94.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.107      ;
; 94.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.107      ;
; 94.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.107      ;
; 94.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.107      ;
; 94.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.107      ;
; 94.815 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 5.107      ;
; 94.825 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.109      ;
; 94.836 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 5.098      ;
; 94.867 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 5.030      ;
; 94.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.997      ;
; 94.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.997      ;
; 94.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.997      ;
; 94.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.997      ;
; 94.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.997      ;
; 94.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.997      ;
; 94.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.997      ;
; 94.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.997      ;
; 94.937 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 4.997      ;
; 94.962 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.938      ;
; 95.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.925      ;
; 95.001 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.924      ;
; 95.003 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.922      ;
; 95.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[37] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.864      ;
; 95.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.864      ;
; 95.049 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.839      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10kHz'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack     ; From Node                                                                                                                                                         ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 99996.662 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0                    ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.105     ; 3.157      ;
; 99996.987 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.944      ;
; 99997.072 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.859      ;
; 99997.072 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.859      ;
; 99997.072 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.859      ;
; 99997.072 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.859      ;
; 99997.072 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.859      ;
; 99997.073 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.858      ;
; 99997.074 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.857      ;
; 99997.104 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.827      ;
; 99997.175 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.756      ;
; 99997.175 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.756      ;
; 99997.175 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.756      ;
; 99997.175 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.756      ;
; 99997.175 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.756      ;
; 99997.176 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.755      ;
; 99997.176 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.755      ;
; 99997.176 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.755      ;
; 99997.176 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.755      ;
; 99997.176 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.755      ;
; 99997.177 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.754      ;
; 99997.177 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.754      ;
; 99997.177 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.754      ;
; 99997.227 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.704      ;
; 99997.292 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.639      ;
; 99997.292 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.639      ;
; 99997.292 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.639      ;
; 99997.292 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.639      ;
; 99997.292 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.639      ;
; 99997.294 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.637      ;
; 99997.317 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.614      ;
; 99997.318 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.613      ;
; 99997.318 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.613      ;
; 99997.318 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.613      ;
; 99997.318 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.613      ;
; 99997.318 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.613      ;
; 99997.319 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.612      ;
; 99997.415 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.516      ;
; 99997.415 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.516      ;
; 99997.415 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.516      ;
; 99997.415 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.516      ;
; 99997.415 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.516      ;
; 99997.417 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.514      ;
; 99997.444 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.487      ;
; 99997.444 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.487      ;
; 99997.444 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.487      ;
; 99997.444 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.487      ;
; 99997.444 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.487      ;
; 99997.445 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.486      ;
; 99997.875 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0                    ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.023     ; 2.141      ;
; 99997.889 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.071     ; 2.042      ;
; 99999.083 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.282      ; 1.238      ;
; 99999.085 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.282      ; 1.236      ;
; 99999.094 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.282      ; 1.227      ;
; 99999.096 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.282      ; 1.225      ;
; 99999.101 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.282      ; 1.220      ;
; 99999.103 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.282      ; 1.218      ;
; 99999.109 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.282      ; 1.212      ;
; 99999.111 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.282      ; 1.210      ;
; 99999.120 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.282      ; 1.201      ;
; 99999.122 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.282      ; 1.199      ;
; 99999.143 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.282      ; 1.178      ;
; 99999.145 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.282      ; 1.176      ;
; 99999.145 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.282      ; 1.176      ;
; 99999.147 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.282      ; 1.174      ;
+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.454 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.738      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.723      ;
; 0.459 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.725      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.730      ;
; 0.464 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.730      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.731      ;
; 0.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.480 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[13]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.745      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.746      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.747      ;
; 0.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.747      ;
; 0.486 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.752      ;
; 0.490 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.757      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.760      ;
; 0.495 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.761      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.766      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.772      ;
; 0.506 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.773      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.777      ;
; 0.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.790      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.867      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.869      ;
; 0.604 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.870      ;
; 0.608 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[19]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.874      ;
; 0.609 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.874      ;
; 0.609 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.874      ;
; 0.610 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.875      ;
; 0.611 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.876      ;
; 0.612 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[23]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.878      ;
; 0.614 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.881      ;
; 0.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.887      ;
; 0.620 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.886      ;
; 0.622 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[17]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.888      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.890      ;
; 0.624 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.891      ;
; 0.629 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.913      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.912      ;
; 0.647 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.915      ;
; 0.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.914      ;
; 0.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.915      ;
; 0.656 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.922      ;
; 0.658 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.924      ;
; 0.670 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.936      ;
; 0.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.955      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.958      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.959      ;
; 0.697 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[24]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[30]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.962      ;
; 0.698 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[10]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.963      ;
; 0.698 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.964      ;
; 0.701 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.967      ;
; 0.703 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[12]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.968      ;
; 0.704 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[14]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.969      ;
; 0.712 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[33]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.978      ;
; 0.713 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[34]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.979      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.992      ;
; 0.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.995      ;
; 0.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.997      ;
; 0.731 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.997      ;
; 0.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.001      ;
; 0.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.007      ;
; 0.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.008      ;
; 0.744 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.011      ;
; 0.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.012      ;
; 0.745 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.011      ;
; 0.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.013      ;
; 0.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.015      ;
; 0.752 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.019      ;
; 0.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.021      ;
; 0.756 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.023      ;
; 0.761 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.027      ;
; 0.772 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.039      ;
; 0.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.052      ;
; 0.790 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[18]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.056      ;
; 0.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.058      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|i_read                                                                                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|i_read                                                                                                                                                                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_1                                                                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_1                                                                                                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_2                                                                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_2                                                                                                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:rwds_tracker|dout                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:rwds_tracker|dout                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:4:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:4:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:8:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:8:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:7:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:7:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                                      ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|endofpacket_reg                                                                                                                                                                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|endofpacket_reg                                                                                                                                                                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:5:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:5:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|count[0]                                                                                                                                                                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|read                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|read                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:12:chain_tff|dummy_out                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:12:chain_tff|dummy_out                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[12]                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[12]                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|monitor_go             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|monitor_go             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                                                                                                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                                                                                                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_read                                                                                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_read                                                                                                                                                                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle_burst                                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle_burst                                                                                                                                                                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|monitor_ready          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|monitor_ready          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:1:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:1:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter|t_flipflop:entry_tff|dummy_out                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter|t_flipflop:entry_tff|dummy_out                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:entry_tff|dummy_out                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:entry_tff|dummy_out                                                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:10:chain_tff|dummy_out                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:10:chain_tff|dummy_out                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                                                                                                                                                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter|t_flipflop:\g1:1:chain_tff|dummy_out                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter|t_flipflop:\g1:1:chain_tff|dummy_out                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                                                                                                                                                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:11:chain_tff|dummy_out                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:11:chain_tff|dummy_out                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_out                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_out                                                                                                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|sr_flipflop:dpd_tracker|dout                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|sr_flipflop:dpd_tracker|dout                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writemem_wait                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writemem_wait                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|jtag_rd                      ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|jtag_rd                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd                                                                                                                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:2:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:2:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception                                                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                                                                                                                           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                                                                                                                           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|write                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|write                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|resetlatch             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|resetlatch             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:dpd_req_tracker|dout                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:dpd_req_tracker|dout                                                                                                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_virtconf                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_virtconf                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:13:chain_tff|dummy_out                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:13:chain_tff|dummy_out                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                                                                                                                                                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[9]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[9]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[0]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[0]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                      ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                                                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                                                                                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|break_on_reset         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|break_on_reset         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                      ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                                                                                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[15]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|endofpacket_reg                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|endofpacket_reg                                                                                                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|jtag_break             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|jtag_break             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|cntr_vof:cntr1|counter_reg_bit[0]                                                                                                                   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[9]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[15]                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[15]                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[13]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|monitor_error          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|monitor_error          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.071      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_x8'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.684      ;
; 0.588 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[5] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.855      ;
; 0.599 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[1]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.865      ;
; 0.599 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[1]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.865      ;
; 0.599 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[0]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[0]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.865      ;
; 0.599 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff4_pipe|dout            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[1] ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.865      ;
; 0.599 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.866      ;
; 0.599 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff1_pipe|dout            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[7] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[1]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[1]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[1]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[3]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.866      ;
; 0.600 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff4|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff3|dout                ; clk_x8       ; clk_x8      ; 0.000        ; 0.070      ; 0.865      ;
; 0.600 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff2|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff1|dout                ; clk_x8       ; clk_x8      ; 0.000        ; 0.070      ; 0.865      ;
; 0.600 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[5]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.866      ;
; 0.601 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[4]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|rwdsgen_toggle                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:rwdsgen_pipe|dout          ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff3|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff3_pipe|dout            ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[7]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[3]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[3]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[2] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.867      ;
; 0.601 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff2_pipe|dout            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[5] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.868      ;
; 0.601 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.867      ;
; 0.602 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[7]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.868      ;
; 0.602 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[7]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[7]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.868      ;
; 0.602 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.868      ;
; 0.602 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.868      ;
; 0.602 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.868      ;
; 0.602 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff3|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff2|dout                ; clk_x8       ; clk_x8      ; 0.000        ; 0.070      ; 0.867      ;
; 0.602 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[3]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.868      ;
; 0.602 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[3]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.868      ;
; 0.602 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.868      ;
; 0.603 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.869      ;
; 0.606 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[3]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.872      ;
; 0.609 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[5] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.876      ;
; 0.609 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.875      ;
; 0.611 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[0]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.877      ;
; 0.611 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[6]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.878      ;
; 0.614 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[3]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.880      ;
; 0.615 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[3] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.882      ;
; 0.616 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.882      ;
; 0.617 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.883      ;
; 0.619 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.885      ;
; 0.619 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[0] ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.885      ;
; 0.621 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[1]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.887      ;
; 0.623 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[3] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.890      ;
; 0.623 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|rwdsgen_toggle                        ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.889      ;
; 0.623 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff4|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff4_pipe|dout            ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.890      ;
; 0.625 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[2]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.891      ;
; 0.627 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff2|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff2_pipe|dout            ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.893      ;
; 0.627 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[1]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.893      ;
; 0.628 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[7]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.894      ;
; 0.628 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[1]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.894      ;
; 0.629 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[7]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.895      ;
; 0.631 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[4] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.898      ;
; 0.631 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.897      ;
; 0.632 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[4] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.899      ;
; 0.633 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.899      ;
; 0.634 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[5] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[1] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.901      ;
; 0.635 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[5] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg4|dout[0] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.902      ;
; 0.636 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|rwdsgen_toggle                        ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.902      ;
; 0.638 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.reset                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|system_clear_n                        ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.904      ;
; 0.645 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:rwdsgen_pipe|dout          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out          ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.911      ;
; 0.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.919      ;
; 0.667 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[7] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[5] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.934      ;
; 0.669 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[2] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.936      ;
; 0.688 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[6]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.075      ; 0.958      ;
; 0.690 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[6]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[6]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[7]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[7]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[7]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.958      ;
; 0.692 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.959      ;
; 0.694 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[5]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[5]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.960      ;
; 0.695 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[2]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[2]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[2]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[3]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.961      ;
; 0.698 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[0]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 0.964      ;
; 0.700 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.967      ;
; 0.702 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.969      ;
; 0.710 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[6] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[7] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; clk_x8       ; clk_x8      ; 0.000        ; 0.072      ; 0.979      ;
; 0.737 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 1.003      ;
; 0.738 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 1.004      ;
; 0.783 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; clk_x8       ; clk_x8      ; 0.000        ; 0.071      ; 1.049      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rwdsgen'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.405 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.069      ; 0.669      ;
; 0.745 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.069      ; 1.009      ;
; 2.099 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.369      ;
; 2.099 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.369      ;
; 2.099 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.369      ;
; 2.099 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.369      ;
; 2.099 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.369      ;
; 2.099 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.369      ;
; 2.099 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.369      ;
; 2.099 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.369      ;
; 2.099 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.369      ;
; 2.099 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.369      ;
; 2.150 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.420      ;
; 2.150 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.420      ;
; 2.150 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.420      ;
; 2.150 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.420      ;
; 2.150 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.420      ;
; 2.150 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.420      ;
; 2.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.593      ;
; 2.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.593      ;
; 2.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.593      ;
; 2.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.593      ;
; 2.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.593      ;
; 2.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.593      ;
; 2.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.593      ;
; 2.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.593      ;
; 2.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.593      ;
; 2.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.593      ;
; 2.332 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.602      ;
; 2.332 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.602      ;
; 2.332 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.602      ;
; 2.332 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.602      ;
; 2.332 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.602      ;
; 2.332 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.602      ;
; 2.332 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.602      ;
; 2.332 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.602      ;
; 2.419 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.689      ;
; 2.419 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.689      ;
; 2.419 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.689      ;
; 2.419 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.689      ;
; 2.419 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.689      ;
; 2.419 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.689      ;
; 2.419 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.689      ;
; 2.419 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.689      ;
; 2.422 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.692      ;
; 2.422 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.692      ;
; 2.422 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.692      ;
; 2.422 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.692      ;
; 2.422 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.692      ;
; 2.422 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.692      ;
; 2.507 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.777      ;
; 2.507 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.777      ;
; 2.507 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.777      ;
; 2.507 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.777      ;
; 2.507 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.777      ;
; 2.507 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.777      ;
; 2.507 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.777      ;
; 2.507 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.777      ;
; 2.507 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.777      ;
; 2.507 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 2.777      ;
; 2.697 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 2.962      ;
; 2.697 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 2.962      ;
; 2.697 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 2.962      ;
; 2.697 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 2.962      ;
; 2.697 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 2.962      ;
; 2.784 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.049      ;
; 2.784 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.049      ;
; 2.784 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.049      ;
; 2.784 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.049      ;
; 2.784 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.049      ;
; 2.784 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.049      ;
; 2.851 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.116      ;
; 2.851 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.116      ;
; 2.851 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.116      ;
; 2.851 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.116      ;
; 2.851 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.116      ;
; 2.851 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.116      ;
; 2.851 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.116      ;
; 2.851 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.116      ;
; 2.901 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 3.171      ;
; 2.901 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 3.171      ;
; 2.901 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 3.171      ;
; 2.901 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 3.171      ;
; 2.901 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 3.171      ;
; 2.901 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 3.171      ;
; 2.901 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 3.171      ;
; 2.901 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 3.171      ;
; 2.906 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.171      ;
; 2.906 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.171      ;
; 2.906 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.171      ;
; 2.906 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.171      ;
; 2.906 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.070      ; 3.171      ;
; 2.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 3.195      ;
; 2.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 3.195      ;
; 2.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 3.195      ;
; 2.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 3.195      ;
; 2.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 3.195      ;
; 2.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.075      ; 3.195      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10kHz'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.435 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.419      ; 1.084      ;
; 0.435 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.419      ; 1.084      ;
; 0.438 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.419      ; 1.087      ;
; 0.438 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.419      ; 1.087      ;
; 0.455 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.419      ; 1.104      ;
; 0.455 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.419      ; 1.104      ;
; 0.467 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.419      ; 1.116      ;
; 0.467 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.419      ; 1.116      ;
; 0.468 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.419      ; 1.117      ;
; 0.468 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.419      ; 1.117      ;
; 0.470 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.419      ; 1.119      ;
; 0.470 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.419      ; 1.119      ;
; 0.481 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.419      ; 1.130      ;
; 0.481 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.419      ; 1.130      ;
; 0.901 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.167      ;
; 0.901 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.167      ;
; 0.901 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.167      ;
; 0.901 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.167      ;
; 0.901 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.167      ;
; 0.901 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.167      ;
; 0.901 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.167      ;
; 1.042 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.308      ;
; 1.042 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.308      ;
; 1.042 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.308      ;
; 1.042 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.308      ;
; 1.042 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.308      ;
; 1.042 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.308      ;
; 1.042 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.308      ;
; 1.143 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.409      ;
; 1.143 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.409      ;
; 1.143 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.409      ;
; 1.143 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.409      ;
; 1.143 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.409      ;
; 1.143 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.409      ;
; 1.143 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.409      ;
; 1.184 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.450      ;
; 1.184 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.450      ;
; 1.184 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.450      ;
; 1.184 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.450      ;
; 1.184 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.450      ;
; 1.184 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.450      ;
; 1.184 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.450      ;
; 1.347 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.613      ;
; 1.458 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.724      ;
; 1.489 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.755      ;
; 1.636 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.902      ;
; 1.653 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.919      ;
; 1.673 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 1.939      ;
; 1.679 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0                    ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.111      ; 2.020      ;
; 1.756 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 2.022      ;
; 1.759 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 2.025      ;
; 1.766 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 2.032      ;
; 1.773 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 2.039      ;
; 1.777 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 2.043      ;
; 1.849 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 2.115      ;
; 1.860 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 2.126      ;
; 1.866 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 2.132      ;
; 1.877 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 2.143      ;
; 1.928 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 2.194      ;
; 1.985 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 2.251      ;
; 1.989 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 2.255      ;
; 2.011 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 2.277      ;
; 2.028 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 2.294      ;
; 2.079 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.071      ; 2.345      ;
; 2.827 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0                    ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.028      ; 3.045      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mainClk'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.471 ; delayer:pllreset_generator|d_flipflop:\chain_generation:6:chain_dff|dout                                                                                                                                                                ; delayer:pdsreset_generator|d_flipflop:\chain_generation:7:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; delayer:pdsreset_generator|d_flipflop:entry_dff|dout                                                                                                                                                                                    ; delayer:pdsreset_generator|d_flipflop:\chain_generation:1:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; delayer:pdsreset_generator|d_flipflop:\chain_generation:1:chain_dff|dout                                                                                                                                                                ; delayer:pllreset_generator|d_flipflop:\chain_generation:2:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; delayer:pllreset_generator|d_flipflop:\chain_generation:2:chain_dff|dout                                                                                                                                                                ; delayer:pdsreset_generator|d_flipflop:\chain_generation:3:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; delayer:pdsreset_generator|d_flipflop:\chain_generation:3:chain_dff|dout                                                                                                                                                                ; delayer:pllreset_generator|d_flipflop:\chain_generation:4:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.071      ; 0.738      ;
; 0.474 ; delayer:pllreset_generator|d_flipflop:\chain_generation:4:chain_dff|dout                                                                                                                                                                ; delayer:pdsreset_generator|d_flipflop:\chain_generation:5:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.071      ; 0.740      ;
; 0.475 ; delayer:pdsreset_generator|d_flipflop:\chain_generation:5:chain_dff|dout                                                                                                                                                                ; delayer:pllreset_generator|d_flipflop:\chain_generation:6:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.071      ; 0.741      ;
; 0.649 ; delayer:pdsreset_generator|d_flipflop:\chain_generation:7:chain_dff|dout                                                                                                                                                                ; delayer:pllreset_generator|d_flipflop:\chain_generation:8:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.071      ; 0.915      ;
; 0.657 ; delayer:pllreset_generator|d_flipflop:\chain_generation:8:chain_dff|dout                                                                                                                                                                ; delayer:pllreset_generator|d_flipflop:\chain_generation:9:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.071      ; 0.923      ;
; 0.658 ; delayer:pllreset_generator|d_flipflop:\chain_generation:8:chain_dff|dout                                                                                                                                                                ; delayer:pdsreset_generator|d_flipflop:\chain_generation:9:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.071      ; 0.924      ;
; 5.007 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; 2.446      ; 6.533      ;
; 5.066 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; 2.446      ; 6.592      ;
; 5.074 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; 2.446      ; 6.600      ;
; 5.080 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; 2.446      ; 6.606      ;
; 5.093 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; 2.446      ; 6.619      ;
; 5.096 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; 2.446      ; 6.622      ;
; 5.954 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 3.878      ;
; 5.954 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 3.878      ;
; 6.020 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[8]  ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.154     ; 3.946      ;
; 6.058 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[0]  ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.154     ; 3.984      ;
; 6.072 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[1]  ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.154     ; 3.998      ;
; 6.248 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.172      ;
; 6.253 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[7]  ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.149     ; 4.184      ;
; 6.324 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[15] ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.149     ; 4.255      ;
; 6.329 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[9]  ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.149     ; 4.260      ;
; 6.438 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.362      ;
; 6.438 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.362      ;
; 6.526 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[5]  ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.160     ; 4.446      ;
; 6.533 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[3]                                                                                                                                             ; leds[3]                                                                  ; clk_50MHz    ; mainClk     ; 0.000        ; -1.151     ; 4.462      ;
; 6.588 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.512      ;
; 6.588 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.512      ;
; 6.615 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[3]  ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.160     ; 4.535      ;
; 6.617 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[4]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; 2.446      ; 8.143      ;
; 6.623 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[13] ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.160     ; 4.543      ;
; 6.640 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.564      ;
; 6.642 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[1]                                                                                                                                             ; leds[1]                                                                  ; clk_50MHz    ; mainClk     ; 0.000        ; -1.151     ; 4.571      ;
; 6.646 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[6]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; 2.446      ; 8.172      ;
; 6.687 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.611      ;
; 6.689 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.613      ;
; 6.713 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.637      ;
; 6.713 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.637      ;
; 6.732 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.656      ;
; 6.755 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[11] ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.160     ; 4.675      ;
; 6.799 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[2]                                                                                                                                             ; leds[2]                                                                  ; clk_50MHz    ; mainClk     ; 0.000        ; -1.151     ; 4.728      ;
; 6.829 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 4.762      ;
; 6.829 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 4.762      ;
; 6.882 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.806      ;
; 6.883 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.807      ;
; 6.883 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.807      ;
; 6.904 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusRwds                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 4.837      ;
; 6.906 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_virtconf                                    ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -1.150     ; 4.836      ;
; 6.912 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.836      ;
; 6.912 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.836      ;
; 6.978 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[2]  ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.154     ; 4.904      ;
; 7.007 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 4.931      ;
; 7.007 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[0]                                                                                                                                             ; leds[0]                                                                  ; clk_50MHz    ; mainClk     ; 0.000        ; -1.151     ; 4.936      ;
; 7.095 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                       ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -1.150     ; 5.025      ;
; 7.123 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 5.056      ;
; 7.124 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 5.048      ;
; 7.131 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 5.064      ;
; 7.131 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 5.064      ;
; 7.171 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 5.095      ;
; 7.173 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 5.097      ;
; 7.177 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 5.101      ;
; 7.188 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 5.121      ;
; 7.188 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 5.121      ;
; 7.196 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_2                                 ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -1.150     ; 5.126      ;
; 7.206 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 5.130      ;
; 7.218 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                        ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -1.150     ; 5.148      ;
; 7.248 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[10] ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.154     ; 5.174      ;
; 7.265 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle                                              ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -1.150     ; 5.195      ;
; 7.274 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 5.198      ;
; 7.318 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusRwds                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 5.251      ;
; 7.321 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 5.245      ;
; 7.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 5.247      ;
; 7.345 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 5.278      ;
; 7.345 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 5.278      ;
; 7.371 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_out                                      ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -1.150     ; 5.301      ;
; 7.381 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                        ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -1.150     ; 5.311      ;
; 7.393 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.stop_burst_1                                      ; hBusRwds                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.142     ; 5.331      ;
; 7.399 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 5.323      ;
; 7.425 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 5.358      ;
; 7.446 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 5.370      ;
; 7.448 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 5.372      ;
; 7.482 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 5.415      ;
; 7.503 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_virtconf                                     ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -1.142     ; 5.441      ;
; 7.503 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[6]  ; hBusD[6]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.149     ; 5.434      ;
; 7.515 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 5.448      ;
; 7.533 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit_begin                                  ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -1.150     ; 5.463      ;
; 7.547 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusRwds                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 5.480      ;
; 7.550 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                        ; hBusRst                                                                  ; clk_50MHz    ; mainClk     ; 0.000        ; -1.150     ; 5.480      ;
; 7.562 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 5.495      ;
; 7.564 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 5.497      ;
; 7.569 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 5.493      ;
; 7.580 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[14] ; hBusD[6]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.149     ; 5.511      ;
; 7.598 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 5.522      ;
; 7.616 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 5.540      ;
; 7.618 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 5.542      ;
; 7.639 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.147     ; 5.572      ;
; 7.645 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -1.156     ; 5.569      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'shifted_clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+
; 10.001 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:hCKen_pipe|dout ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component|clkctrl1~ena_reg ; clk_50MHz    ; shifted_clock ; -5.000       ; -2.807     ; 2.306      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'rwdsgen'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.122 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.216      ; 4.006      ;
; 7.122 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.216      ; 4.006      ;
; 7.122 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; clk_50MHz    ; rwdsgen     ; 10.000       ; 1.216      ; 4.006      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.175 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_2                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.091     ; 4.736      ;
; 15.175 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_1                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.091     ; 4.736      ;
; 15.175 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_end_1                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.091     ; 4.736      ;
; 15.175 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_0                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.091     ; 4.736      ;
; 15.237 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.086     ; 4.679      ;
; 15.237 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.086     ; 4.679      ;
; 15.237 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.086     ; 4.679      ;
; 15.237 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.086     ; 4.679      ;
; 15.237 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.086     ; 4.679      ;
; 15.237 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA0                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.086     ; 4.679      ;
; 15.237 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.086     ; 4.679      ;
; 15.244 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.666      ;
; 15.244 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.666      ;
; 15.244 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.666      ;
; 15.244 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_out                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.666      ;
; 15.244 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd_end                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.666      ;
; 15.244 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit_begin                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.666      ;
; 15.244 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_2                                         ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.666      ;
; 15.244 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_prep                                           ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.666      ;
; 15.244 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_virtconf                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.666      ;
; 15.244 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.666      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[6]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.524      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]                                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.527      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[5]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.524      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[6]                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[9]                                                                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.099     ; 4.520      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                 ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.088     ; 4.531      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.088     ; 4.531      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[6]                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[8]                                                                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.099     ; 4.520      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[9]                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[7]                                                                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.099     ; 4.520      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[9]                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[7]                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_byteenable[0]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.096     ; 4.523      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[14]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.088     ; 4.531      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[10]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|wait_for_one_post_bret_inst                                                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.088     ; 4.531      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|hbreak_pending                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.088     ; 4.531      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[11]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[25]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[26]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[27]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[5]                                                                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.099     ; 4.520      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[28]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[29]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[30]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[1]                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[31]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[27]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[3]                                                                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.099     ; 4.520      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[31]                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.096     ; 4.523      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[4]                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_ctrl_shift_logical                                                                                           ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.524      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_byte3_data[6]                                                                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[4]                                                                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.099     ; 4.520      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg[4]                                                     ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[4]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.524      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_wr_dst_reg                                                                                                   ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_ocrom_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_alu_sub                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.524      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_compare_op[1]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.524      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[11]                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.524      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_compare_op[0]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.524      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[31]                                                                                                     ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.524      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_invert_arith_src_msb                                                                                         ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.524      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_cmp_result                                                                                                   ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.524      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_byte0_data[0]                                                                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.094     ; 4.525      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_ocrom_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[0]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.096     ; 4.523      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_ctrl_br_cmp                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.524      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_ctrl_wrctl_inst                                                                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.524      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[10]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg[1]                                                     ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_byteenable[2]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.096     ; 4.523      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_dst_regnum[0]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_dst_regnum[1]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_dst_regnum[2]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[9]                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.091     ; 4.528      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_dst_regnum[3]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_dst_regnum[4]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[9]                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][19]                                                                  ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[23]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[24]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[26]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[8]                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[5]                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[1]                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[8]                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_byte0_data[1]                                                                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.094     ; 4.525      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[5]                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.091     ; 4.528      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[2]                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg[5]                                                     ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                       ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.095     ; 4.524      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[16]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.089     ; 4.530      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_byte0_data[2]                                                                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.092     ; 4.527      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[3]                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.090     ; 4.529      ;
; 15.383 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[16]                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.096     ; 4.523      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.378      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.378      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.378      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.378      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.378      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.378      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.378      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.378      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.378      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.378      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.378      ;
; 97.541 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.378      ;
; 97.827 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.112      ;
; 98.042 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 1.888      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.862      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.862      ;
; 98.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 1.862      ;
; 98.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.862      ;
; 98.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.862      ;
; 98.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.862      ;
; 98.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.862      ;
; 98.057 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 1.862      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 1.874      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.706      ;
; 1.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.706      ;
; 1.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.706      ;
; 1.452 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.722      ;
; 1.462 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.728      ;
; 1.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.735      ;
; 1.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.735      ;
; 1.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.735      ;
; 1.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.735      ;
; 1.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.735      ;
; 1.607 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.882      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.062      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.062      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.062      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.062      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.062      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.062      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.062      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.062      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.062      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.062      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.062      ;
; 1.807 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 2.062      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.249 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.081      ; 3.525      ;
; 3.249 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception_init ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.081      ; 3.525      ;
; 3.249 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.081      ; 3.525      ;
; 3.249 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.081      ; 3.525      ;
; 3.249 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.081      ; 3.525      ;
; 3.249 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.081      ; 3.525      ;
; 3.423 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writemem_prep                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 3.693      ;
; 3.423 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle_burst                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 3.693      ;
; 3.423 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.stop_burst_2                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 3.693      ;
; 3.423 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_virtconf                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 3.693      ;
; 3.423 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.stop_burst_1                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 3.693      ;
; 3.423 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.readmem_prep                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 3.693      ;
; 3.423 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.restore_burst                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.075      ; 3.693      ;
; 3.453 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                                           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 3.728      ;
; 3.453 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_prep                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 3.728      ;
; 3.453 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 3.728      ;
; 3.453 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writemem_wait                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 3.728      ;
; 3.453 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 3.728      ;
; 3.453 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd_last                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 3.728      ;
; 3.453 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 3.728      ;
; 3.453 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writemem                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 3.728      ;
; 3.453 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.080      ; 3.728      ;
; 3.456 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 3.729      ;
; 3.456 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_1                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 3.729      ;
; 3.456 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_end_2                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 3.729      ;
; 3.456 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_0                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 3.729      ;
; 3.770 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.083      ; 4.048      ;
; 3.770 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.083      ; 4.048      ;
; 3.770 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.083      ; 4.048      ;
; 3.770 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_out                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.083      ; 4.048      ;
; 3.770 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd_end                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.083      ; 4.048      ;
; 3.770 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit_begin                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.083      ; 4.048      ;
; 3.770 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_2                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.083      ; 4.048      ;
; 3.770 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_prep                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.083      ; 4.048      ;
; 3.770 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_virtconf                                                   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.083      ; 4.048      ;
; 3.770 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.083      ; 4.048      ;
; 3.786 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.089      ; 4.070      ;
; 3.786 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA0                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.089      ; 4.070      ;
; 3.786 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.089      ; 4.070      ;
; 3.786 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.089      ; 4.070      ;
; 3.786 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.089      ; 4.070      ;
; 3.786 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                                   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.089      ; 4.070      ;
; 3.786 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.089      ; 4.070      ;
; 3.815 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_2                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.095      ;
; 3.815 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_end_1                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.095      ;
; 3.815 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_1                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.095      ;
; 3.815 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_0                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.085      ; 4.095      ;
; 3.819 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[0]                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.079      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[14]                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[7]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 4.089      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[6]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 4.089      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|F_pc[0]                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[5]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 4.089      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|F_pc[1]                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|F_pc[5]                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[3]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[28]                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[29]                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[30]                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|F_pc[2]                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|F_pc[9]                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[12]                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[4]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 4.089      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg[2]                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg[3]                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[13]                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[13]                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|F_pc[3]                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|F_pc[4]                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg[7]                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[12]                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[8]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|F_pc[6]                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[9]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 4.089      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|F_pc[7]                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[2]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 4.089      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|F_pc[8]                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg[11]                                                           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[1][93]                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.070      ; 4.085      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|endofpacket_reg                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.070      ; 4.085      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[0][93]                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.070      ; 4.085      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[11]                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 4.089      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[1][90]                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.070      ; 4.085      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[0][64]                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.070      ; 4.085      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[1][19]                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.070      ; 4.085      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[13]                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 4.089      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[10]                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 4.089      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|F_pc[10]                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.078      ; 4.093      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[19]                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 4.089      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src1[12]                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 4.089      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[20]                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 4.089      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[22]                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 4.089      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[23]                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 4.089      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[14]                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 4.089      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[0][19]                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.070      ; 4.085      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|address_reg[5]                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.074      ; 4.089      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|count[0]                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.070      ; 4.085      ;
; 3.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|use_reg                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.070      ; 4.085      ;
; 3.821 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[1]                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.067      ; 4.083      ;
; 3.821 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[15]                                                   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.070      ; 4.086      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'rwdsgen'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.538 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; clk_50MHz    ; rwdsgen     ; -10.000      ; 1.712      ; 3.525      ;
; 11.538 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; clk_50MHz    ; rwdsgen     ; -10.000      ; 1.712      ; 3.525      ;
; 11.538 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; clk_50MHz    ; rwdsgen     ; -10.000      ; 1.712      ; 3.525      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.333
Worst Case Available Settling Time: 37.629 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary              ;
+---------------------+-----------+---------------+
; Clock               ; Slack     ; End Point TNS ;
+---------------------+-----------+---------------+
; clk_x8              ; 0.809     ; 0.000         ;
; mainClk             ; 2.337     ; 0.000         ;
; clk_50MHz           ; 6.999     ; 0.000         ;
; rwdsgen             ; 9.322     ; 0.000         ;
; shifted_clock       ; 11.949    ; 0.000         ;
; altera_reserved_tck ; 48.526    ; 0.000         ;
; clk_10kHz           ; 99998.571 ; 0.000         ;
+---------------------+-----------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk_50MHz           ; 0.157 ; 0.000         ;
; clk_10kHz           ; 0.165 ; 0.000         ;
; rwdsgen             ; 0.185 ; 0.000         ;
; altera_reserved_tck ; 0.186 ; 0.000         ;
; clk_x8              ; 0.186 ; 0.000         ;
; mainClk             ; 0.193 ; 0.000         ;
; shifted_clock       ; 7.522 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; rwdsgen             ; 8.610  ; 0.000         ;
; clk_50MHz           ; 17.557 ; 0.000         ;
; altera_reserved_tck ; 98.808 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Removal Summary         ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; altera_reserved_tck ; 0.671  ; 0.000         ;
; clk_50MHz           ; 1.605  ; 0.000         ;
; rwdsgen             ; 10.535 ; 0.000         ;
+---------------------+--------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+-----------+----------------+
; Clock               ; Slack     ; End Point TNS  ;
+---------------------+-----------+----------------+
; clk_x8              ; 0.500     ; 0.000          ;
; rwdsgen             ; 9.702     ; 0.000          ;
; clk_50MHz           ; 9.720     ; 0.000          ;
; shifted_clock       ; 9.926     ; 0.000          ;
; hBusCk              ; 10.000    ; 0.000          ;
; mainClk             ; 49.247    ; 0.000          ;
; altera_reserved_tck ; 49.287    ; 0.000          ;
; clk_10kHz           ; 49999.724 ; 0.000          ;
+---------------------+-----------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_x8'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.809 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff4_pipe|dout           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[0] ; clk_x8       ; clk_x8      ; 1.250        ; -0.054     ; 0.374      ;
; 0.810 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff1_pipe|dout           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[6] ; clk_x8       ; clk_x8      ; 1.250        ; -0.054     ; 0.373      ;
; 0.810 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff3_pipe|dout           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[2] ; clk_x8       ; clk_x8      ; 1.250        ; -0.054     ; 0.373      ;
; 0.811 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff2_pipe|dout           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[4] ; clk_x8       ; clk_x8      ; 1.250        ; -0.054     ; 0.372      ;
; 1.568 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.882      ;
; 1.610 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[1]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.841      ;
; 1.610 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[7]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.841      ;
; 1.610 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[5]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.841      ;
; 1.610 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[2]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.841      ;
; 1.610 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[6]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.841      ;
; 1.610 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[4]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.841      ;
; 1.624 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[0]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.827      ;
; 1.624 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[3]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.827      ;
; 1.633 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[5]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.817      ;
; 1.634 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[6]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.817      ;
; 1.634 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[5]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.817      ;
; 1.634 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[4]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.817      ;
; 1.634 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[3]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.817      ;
; 1.634 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[7]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.817      ;
; 1.634 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[0]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.817      ;
; 1.634 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[1]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.817      ;
; 1.634 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[2]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.817      ;
; 1.642 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.808      ;
; 1.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.797      ;
; 1.658 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[4]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.792      ;
; 1.668 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff4|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff3|dout                 ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.782      ;
; 1.726 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.724      ;
; 1.733 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff4|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff4_pipe|dout           ; clk_x8       ; clk_x8      ; 2.500        ; -0.039     ; 0.715      ;
; 1.733 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff3|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff3_pipe|dout           ; clk_x8       ; clk_x8      ; 2.500        ; -0.039     ; 0.715      ;
; 1.739 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.711      ;
; 1.739 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[3]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.712      ;
; 1.740 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff2|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff1|dout                 ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.710      ;
; 1.743 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff2|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff2_pipe|dout           ; clk_x8       ; clk_x8      ; 2.500        ; -0.039     ; 0.705      ;
; 1.745 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.reset                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.705      ;
; 1.746 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[1]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.705      ;
; 1.752 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[0]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.699      ;
; 1.764 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[6]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.052     ; 0.671      ;
; 1.772 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|lsb_enable                            ; clk_x8       ; clk_x8      ; 2.500        ; -0.052     ; 0.663      ;
; 1.772 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|msb_enable                            ; clk_x8       ; clk_x8      ; 2.500        ; -0.052     ; 0.663      ;
; 1.804 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[5]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.646      ;
; 1.809 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[1]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[1]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.641      ;
; 1.810 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.641      ;
; 1.811 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.639      ;
; 1.812 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg4|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.638      ;
; 1.812 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.639      ;
; 1.813 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[4]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[4]                     ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.637      ;
; 1.815 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[7]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.636      ;
; 1.820 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[2]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.631      ;
; 1.823 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[2] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.627      ;
; 1.824 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.626      ;
; 1.825 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.625      ;
; 1.827 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[7]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.052     ; 0.608      ;
; 1.828 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg4|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.622      ;
; 1.828 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff3|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff2|dout                 ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.622      ;
; 1.829 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg4|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.621      ;
; 1.829 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[4]                       ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.621      ;
; 1.832 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[0]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.052     ; 0.603      ;
; 1.833 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[4]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.618      ;
; 1.835 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.615      ;
; 1.835 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[3] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.615      ;
; 1.837 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.613      ;
; 1.840 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[3]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.052     ; 0.595      ;
; 1.841 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.609      ;
; 1.845 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[1]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.052     ; 0.590      ;
; 1.852 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff3_pipe|dout            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[3] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.598      ;
; 1.854 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff1|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff1_pipe|dout           ; clk_x8       ; clk_x8      ; 2.500        ; -0.039     ; 0.594      ;
; 1.856 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[7]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.040     ; 0.591      ;
; 1.859 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[3]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[3]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.592      ;
; 1.865 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.585      ;
; 1.873 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.577      ;
; 1.873 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.577      ;
; 1.888 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[6]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.035     ; 0.564      ;
; 1.894 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.556      ;
; 1.894 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg4|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.556      ;
; 1.897 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.553      ;
; 1.897 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[6] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.554      ;
; 1.897 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[6] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[5] ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.554      ;
; 1.899 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[7] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.552      ;
; 1.900 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.550      ;
; 1.902 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.548      ;
; 1.906 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.544      ;
; 1.906 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[4]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.544      ;
; 1.907 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[0] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.543      ;
; 1.908 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[7]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.543      ;
; 1.910 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.540      ;
; 1.911 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff1|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff1_pipe|dout            ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.539      ;
; 1.914 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.536      ;
; 1.919 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[5]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.531      ;
; 1.919 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[2]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.532      ;
; 1.920 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[0]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[0]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.531      ;
; 1.921 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[0]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.530      ;
; 1.921 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[7]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[7]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.530      ;
; 1.922 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[5]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.528      ;
; 1.923 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[5]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.527      ;
; 1.923 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[3]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.528      ;
; 1.923 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[4]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.527      ;
; 1.924 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[5]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[5]                     ; clk_x8       ; clk_x8      ; 2.500        ; -0.037     ; 0.526      ;
; 1.924 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[2]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[2]                     ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.527      ;
; 1.924 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[2]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[2]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.527      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[2]                  ; clk_x8       ; clk_x8      ; 2.500        ; -0.036     ; 0.526      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mainClk'                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                               ; To Node  ; Launch Clock  ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+-------------+--------------+------------+------------+
; 2.337  ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ; hBusnCk  ; shifted_clock ; mainClk     ; 5.000        ; 1.966      ; 3.529      ;
; 2.337  ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ; hBusCk   ; shifted_clock ; mainClk     ; 5.000        ; 1.966      ; 3.529      ;
; 4.768  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[6] ; clk_50MHz     ; mainClk     ; 10.000       ; 1.372      ; 5.504      ;
; 4.782  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[4] ; clk_50MHz     ; mainClk     ; 10.000       ; 1.372      ; 5.490      ;
; 6.308  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[1] ; clk_50MHz     ; mainClk     ; 10.000       ; 1.372      ; 3.964      ;
; 6.314  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[3] ; clk_50MHz     ; mainClk     ; 10.000       ; 1.372      ; 3.958      ;
; 6.317  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[0] ; clk_50MHz     ; mainClk     ; 10.000       ; 1.372      ; 3.955      ;
; 6.326  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[5] ; clk_50MHz     ; mainClk     ; 10.000       ; 1.372      ; 3.946      ;
; 6.326  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[7] ; clk_50MHz     ; mainClk     ; 10.000       ; 1.372      ; 3.946      ;
; 6.360  ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[2] ; clk_50MHz     ; mainClk     ; 10.000       ; 1.372      ; 3.912      ;
; 12.308 ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ; hBusnCk  ; shifted_clock ; mainClk     ; 15.000       ; 1.966      ; 3.558      ;
; 12.308 ; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ; hBusCk   ; shifted_clock ; mainClk     ; 15.000       ; 1.966      ; 3.558      ;
; 13.066 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 5.155      ;
; 13.147 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 5.074      ;
; 13.154 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 5.067      ;
; 13.233 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 4.988      ;
; 13.314 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 4.907      ;
; 13.321 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 4.900      ;
; 13.328 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 4.893      ;
; 13.393 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 4.821      ;
; 13.416 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 4.798      ;
; 13.495 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 4.726      ;
; 13.513 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 4.701      ;
; 13.560 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 4.654      ;
; 13.569 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 4.645      ;
; 13.583 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 4.631      ;
; 13.604 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 4.610      ;
; 13.680 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 4.534      ;
; 13.736 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 4.478      ;
; 13.771 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 4.443      ;
; 13.815 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[4]  ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.691     ; 4.394      ;
; 13.850 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 4.364      ;
; 13.894 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[12] ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.691     ; 4.315      ;
; 14.017 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 4.197      ;
; 14.354 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[14] ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.681     ; 3.865      ;
; 14.405 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[6]  ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.681     ; 3.814      ;
; 14.605 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.616      ;
; 14.607 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.614      ;
; 14.643 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.578      ;
; 14.686 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.535      ;
; 14.688 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.533      ;
; 14.693 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.528      ;
; 14.695 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.526      ;
; 14.724 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.497      ;
; 14.731 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.490      ;
; 14.794 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle_burst                                        ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -0.674     ; 3.432      ;
; 14.801 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[6] ; clk_50MHz     ; mainClk     ; 20.000       ; 1.372      ; 5.471      ;
; 14.808 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset                                             ; hBusRst  ; clk_50MHz     ; mainClk     ; 20.000       ; -0.676     ; 3.416      ;
; 14.814 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[4] ; clk_50MHz     ; mainClk     ; 20.000       ; 1.372      ; 5.458      ;
; 14.848 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_1                                 ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -0.676     ; 3.376      ;
; 14.855 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset                                             ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -0.676     ; 3.369      ;
; 14.867 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.354      ;
; 14.869 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.352      ;
; 14.876 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.345      ;
; 14.905 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.316      ;
; 14.932 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                        ; hBusRst  ; clk_50MHz     ; mainClk     ; 20.000       ; -0.682     ; 3.286      ;
; 14.932 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 3.282      ;
; 14.934 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 3.280      ;
; 14.955 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 3.259      ;
; 14.957 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.264      ;
; 14.957 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 3.257      ;
; 14.964 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.257      ;
; 14.970 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 3.244      ;
; 14.993 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 3.221      ;
; 15.032 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_virtconf                                     ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -0.674     ; 3.194      ;
; 15.048 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[0] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.173      ;
; 15.048 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[1] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.173      ;
; 15.052 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 3.162      ;
; 15.054 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 3.160      ;
; 15.069 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit_begin                                  ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -0.682     ; 3.149      ;
; 15.090 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 3.124      ;
; 15.096 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusRwds ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.125      ;
; 15.108 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 3.106      ;
; 15.110 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 3.104      ;
; 15.129 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[0] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.092      ;
; 15.129 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[1] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.092      ;
; 15.136 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[0] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.085      ;
; 15.136 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[1] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.085      ;
; 15.138 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.083      ;
; 15.143 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 3.071      ;
; 15.145 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[3] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 3.069      ;
; 15.146 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 3.068      ;
; 15.147 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                        ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -0.682     ; 3.071      ;
; 15.150 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[10] ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.685     ; 3.065      ;
; 15.158 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_out                                      ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -0.682     ; 3.060      ;
; 15.181 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[7] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 3.033      ;
; 15.185 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.stop_burst_1                                      ; hBusRwds ; clk_50MHz     ; mainClk     ; 20.000       ; -0.674     ; 3.041      ;
; 15.203 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 3.011      ;
; 15.207 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusRwds ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 3.014      ;
; 15.211 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle                                              ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -0.682     ; 3.007      ;
; 15.225 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_2                                 ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -0.682     ; 2.993      ;
; 15.226 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 2.988      ;
; 15.239 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[0]                                                                                                                                             ; leds[0]  ; clk_50MHz     ; mainClk     ; 20.000       ; -0.680     ; 2.981      ;
; 15.249 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                        ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -0.682     ; 2.969      ;
; 15.302 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                       ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -0.682     ; 2.916      ;
; 15.310 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[2]  ; hBusD[2] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.685     ; 2.905      ;
; 15.310 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[0] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 2.911      ;
; 15.310 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[1] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.679     ; 2.911      ;
; 15.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[5] ; clk_50MHz     ; mainClk     ; 20.000       ; -0.686     ; 2.891      ;
; 15.361 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_virtconf                                    ; hBusCs   ; clk_50MHz     ; mainClk     ; 20.000       ; -0.682     ; 2.857      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+---------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.999  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[2]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.034     ; 1.894      ;
; 6.999  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[6]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.034     ; 1.894      ;
; 7.003  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[2]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.034     ; 1.890      ;
; 7.003  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[6]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.034     ; 1.890      ;
; 7.170  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[7]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.034     ; 1.723      ;
; 7.173  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[3]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.034     ; 1.720      ;
; 7.174  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[7]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.034     ; 1.719      ;
; 7.177  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[3]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.034     ; 1.716      ;
; 7.241  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[4]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.034     ; 1.652      ;
; 7.245  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[4]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.034     ; 1.648      ;
; 7.254  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[5]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.034     ; 1.639      ;
; 7.258  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[5]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.034     ; 1.635      ;
; 7.314  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[0]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.034     ; 1.579      ;
; 7.318  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[0]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.034     ; 1.575      ;
; 7.327  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[1]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.034     ; 1.566      ;
; 7.331  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[1]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.034     ; 1.562      ;
; 7.749  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[8]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.032     ; 1.146      ;
; 7.753  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[8]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.032     ; 1.142      ;
; 7.762  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[9]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.032     ; 1.133      ;
; 7.766  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[9]          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.032     ; 1.129      ;
; 7.799  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[10]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[10]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.037     ; 1.091      ;
; 7.831  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[11]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[11]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.042     ; 1.054      ;
; 7.913  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[11]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[11]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.978      ;
; 7.931  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[13]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.960      ;
; 7.934  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[8]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[8]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.042     ; 0.951      ;
; 7.945  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[14]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[14]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.946      ;
; 7.947  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[5]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[5]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.944      ;
; 7.954  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[8]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[8]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.037     ; 0.936      ;
; 7.956  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[13]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[13]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.035     ; 0.936      ;
; 7.988  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[12]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.903      ;
; 8.007  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[10]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.884      ;
; 8.007  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[15]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.884      ;
; 8.008  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[3]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[3]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.030     ; 0.889      ;
; 8.030  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[0]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[0]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.861      ;
; 8.031  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[15]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[15]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.035     ; 0.861      ;
; 8.072  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[10]         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.032     ; 0.823      ;
; 8.076  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[10]         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.032     ; 0.819      ;
; 8.081  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[6]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.810      ;
; 8.083  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[14]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[14]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.808      ;
; 8.086  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[0]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[0]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.030     ; 0.811      ;
; 8.086  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[11]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[11]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.037     ; 0.804      ;
; 8.086  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[4]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[4]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.035     ; 0.806      ;
; 8.099  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[6]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[6]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.035     ; 0.793      ;
; 8.104  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[2]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[2]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.787      ;
; 8.105  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[3]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[3]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.786      ;
; 8.107  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[10]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[10]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.042     ; 0.778      ;
; 8.107  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[7]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.784      ;
; 8.123  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[12]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[12]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.768      ;
; 8.140  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[5]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[5]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.042     ; 0.745      ;
; 8.142  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[14]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[14]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.035     ; 0.750      ;
; 8.169  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[1]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[1]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.030     ; 0.728      ;
; 8.174  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[4]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.717      ;
; 8.175  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[9]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[9]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.716      ;
; 8.178  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[5]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[5]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.035     ; 0.714      ;
; 8.184  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[12]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[12]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.035     ; 0.708      ;
; 8.188  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[7]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[7]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.703      ;
; 8.202  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[7]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[7]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.035     ; 0.690      ;
; 8.231  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[9]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[9]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.030     ; 0.666      ;
; 8.245  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[2]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[2]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.030     ; 0.652      ;
; 8.250  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[1]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[1]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.641      ;
; 8.257  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[10]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[10]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.634      ;
; 8.258  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[6]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[6]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.035     ; 0.634      ;
; 8.265  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[6]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[6]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.626      ;
; 8.270  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[7]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[7]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.035     ; 0.622      ;
; 8.275  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[2]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[2]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.616      ;
; 8.282  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[9]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[9]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.609      ;
; 8.285  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[15]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[15]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.035     ; 0.607      ;
; 8.290  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[4]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[4]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.035     ; 0.602      ;
; 8.290  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[8]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[8]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.035     ; 0.602      ;
; 8.304  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[13]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[13]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.587      ;
; 8.305  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[8]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[8]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.035     ; 0.587      ;
; 8.346  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[1]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[1]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.545      ;
; 8.346  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[1]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[1]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.545      ;
; 8.353  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.538      ;
; 8.360  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[5]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[5]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.531      ;
; 8.361  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[0]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[0]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.530      ;
; 8.363  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[4]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[4]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.528      ;
; 8.371  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[13]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[13]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.035     ; 0.521      ;
; 8.373  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception_init ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.518      ;
; 8.420  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[2]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[2]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.471      ;
; 8.423  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[3]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[3]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.468      ;
; 8.424  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[15]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[15]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.467      ;
; 8.432  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[11]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[11]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.035     ; 0.460      ;
; 8.445  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[3]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[3]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.446      ;
; 8.446  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[12]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[12]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.445      ;
; 8.446  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[9]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[9]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.445      ;
; 8.515  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[14]            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[14]          ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.376      ;
; 8.518  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[0]             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:outreg|dout[0]           ; rwdsgen      ; clk_50MHz   ; 10.000       ; -1.036     ; 0.373      ;
; 15.646 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[3]                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_ctrl_force_src2_zero                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.040     ; 4.301      ;
; 15.649 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[3]                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_wr_dst_reg                                                                                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.037     ; 4.301      ;
; 15.703 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[6]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.034     ; 4.250      ;
; 15.736 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[7]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.031     ; 4.220      ;
; 15.751 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[1]                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_ctrl_force_src2_zero                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.040     ; 4.196      ;
; 15.754 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[1]                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_wr_dst_reg                                                                                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.037     ; 4.196      ;
; 15.773 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[16]                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.033     ; 4.181      ;
; 15.786 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[15]                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.031     ; 4.170      ;
; 15.800 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[9]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.031     ; 4.156      ;
; 15.826 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[6]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_valid                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.034     ; 4.127      ;
; 15.837 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[6]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_valid_from_R                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.034     ; 4.116      ;
; 15.849 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[8]                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.031     ; 4.107      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rwdsgen'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 9.322  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.330      ;
; 9.322  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.330      ;
; 9.322  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.330      ;
; 9.322  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.330      ;
; 9.322  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.330      ;
; 9.322  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.330      ;
; 9.322  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.330      ;
; 9.322  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[14]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.330      ;
; 9.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[11]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.293      ;
; 9.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[0]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.293      ;
; 9.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[1]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.293      ;
; 9.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[2]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.293      ;
; 9.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[3]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.293      ;
; 9.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[5]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.293      ;
; 9.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[8]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.293      ;
; 9.365  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[9]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.293      ;
; 9.468  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.184      ;
; 9.468  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.184      ;
; 9.468  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[14]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.184      ;
; 9.468  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.184      ;
; 9.468  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.184      ;
; 9.468  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.184      ;
; 9.468  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.184      ;
; 9.468  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.184      ;
; 9.499  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[2]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.159      ;
; 9.499  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[0]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.159      ;
; 9.499  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[5]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.159      ;
; 9.499  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[1]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.159      ;
; 9.499  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[11]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.159      ;
; 9.499  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[3]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.159      ;
; 9.499  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[9]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.159      ;
; 9.499  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[8]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.159      ;
; 9.534  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.118      ;
; 9.534  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.118      ;
; 9.534  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.118      ;
; 9.534  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[14]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.118      ;
; 9.534  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.118      ;
; 9.534  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.118      ;
; 9.534  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.118      ;
; 9.534  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.755      ; 1.118      ;
; 9.565  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[5]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.093      ;
; 9.565  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[9]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.093      ;
; 9.565  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[11]                                             ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.093      ;
; 9.565  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[2]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.093      ;
; 9.565  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[8]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.093      ;
; 9.565  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[3]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.093      ;
; 9.565  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[0]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.093      ;
; 9.565  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[1]                                              ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.761      ; 1.093      ;
; 9.702  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[7]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[7]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.762      ; 0.957      ;
; 9.768  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[8]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.756      ; 0.885      ;
; 9.768  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[9]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.756      ; 0.885      ;
; 9.768  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[10]                                          ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.756      ; 0.885      ;
; 9.773  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[4]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.758      ; 0.882      ;
; 9.773  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[6]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.758      ; 0.882      ;
; 9.773  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[1]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.758      ; 0.882      ;
; 9.773  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[7]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.758      ; 0.882      ;
; 9.773  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[2]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.758      ; 0.882      ;
; 9.773  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[0]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.758      ; 0.882      ;
; 9.773  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[5]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.758      ; 0.882      ;
; 9.773  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[3]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.758      ; 0.882      ;
; 9.816  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[9]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[9]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.760      ; 0.841      ;
; 9.882  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.760      ; 0.775      ;
; 9.946  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[0]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[0]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.762      ; 0.713      ;
; 9.948  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[1]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[1]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.762      ; 0.711      ;
; 9.951  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[3]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[3]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.762      ; 0.708      ;
; 9.963  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[6]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[6]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.762      ; 0.696      ;
; 10.007 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[10]                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[10]                                          ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.760      ; 0.650      ;
; 10.014 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[4]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[4]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.762      ; 0.645      ;
; 10.017 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[2]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[2]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.762      ; 0.642      ;
; 10.081 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.760      ; 0.576      ;
; 10.101 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.760      ; 0.556      ;
; 10.103 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.760      ; 0.554      ;
; 10.108 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.760      ; 0.549      ;
; 10.113 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[5]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[5]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.762      ; 0.546      ;
; 10.116 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.760      ; 0.541      ;
; 10.124 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.760      ; 0.533      ;
; 10.227 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.760      ; 0.430      ;
; 10.232 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.760      ; 0.425      ;
; 10.279 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:burstcnt_reg|dout[8]                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:burstlen|dout[8]                                           ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.766      ; 0.384      ;
; 18.247 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.053     ; 1.687      ;
; 18.247 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.053     ; 1.687      ;
; 18.247 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.053     ; 1.687      ;
; 18.267 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.037     ; 1.683      ;
; 18.267 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.037     ; 1.683      ;
; 18.267 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.037     ; 1.683      ;
; 18.267 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.037     ; 1.683      ;
; 18.267 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.037     ; 1.683      ;
; 18.267 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.037     ; 1.683      ;
; 18.271 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.053     ; 1.663      ;
; 18.271 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.053     ; 1.663      ;
; 18.271 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.053     ; 1.663      ;
; 18.313 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.054     ; 1.620      ;
; 18.313 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.054     ; 1.620      ;
; 18.313 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.054     ; 1.620      ;
; 18.313 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.054     ; 1.620      ;
; 18.313 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.054     ; 1.620      ;
; 18.313 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.054     ; 1.620      ;
; 18.313 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.054     ; 1.620      ;
; 18.313 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.054     ; 1.620      ;
; 18.355 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 20.000       ; -0.037     ; 1.595      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'shifted_clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+
; 11.949 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:hCKen_pipe|dout ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component|clkctrl1~ena_reg ; clk_50MHz    ; shifted_clock ; 15.000       ; -1.666     ; 1.313      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.526 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.906      ;
; 48.608 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.825      ;
; 48.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.650      ;
; 48.831 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 1.593      ;
; 48.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.436      ;
; 49.104 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.330      ;
; 49.108 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.324      ;
; 49.126 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.300      ;
; 49.149 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 1.285      ;
; 49.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.092      ;
; 49.518 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 0.915      ;
; 49.574 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.447      ; 0.860      ;
; 49.591 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.839      ;
; 96.869 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 3.054      ;
; 96.875 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 3.050      ;
; 96.940 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.992      ;
; 97.142 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.781      ;
; 97.148 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.777      ;
; 97.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.719      ;
; 97.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.661      ;
; 97.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.657      ;
; 97.283 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.640      ;
; 97.289 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.636      ;
; 97.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.596      ;
; 97.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.599      ;
; 97.333 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.592      ;
; 97.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.592      ;
; 97.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.587      ;
; 97.340 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.588      ;
; 97.345 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.583      ;
; 97.348 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.583      ;
; 97.349 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.577      ;
; 97.354 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.578      ;
; 97.355 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.573      ;
; 97.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.551      ;
; 97.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.551      ;
; 97.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.551      ;
; 97.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.551      ;
; 97.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.551      ;
; 97.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.551      ;
; 97.398 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.534      ;
; 97.405 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.530      ;
; 97.410 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.525      ;
; 97.420 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.515      ;
; 97.428 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.495      ;
; 97.434 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.491      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.492      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.492      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.492      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.492      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.492      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.492      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.492      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.492      ;
; 97.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.492      ;
; 97.470 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.461      ;
; 97.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.454      ;
; 97.499 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.433      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.423      ;
; 97.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.423      ;
; 97.504 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.422      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.419      ;
; 97.509 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.419      ;
; 97.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 2.418      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.393      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.393      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.393      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.384      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.384      ;
; 97.542 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.384      ;
; 97.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.378      ;
; 97.551 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.374      ;
; 97.562 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.391      ;
; 97.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.381      ;
; 97.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 2.322      ;
; 97.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.347      ;
; 97.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.347      ;
; 97.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.347      ;
; 97.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.347      ;
; 97.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.347      ;
; 97.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.347      ;
; 97.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.347      ;
; 97.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.347      ;
; 97.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 2.347      ;
; 97.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.336      ;
; 97.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.336      ;
; 97.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.336      ;
; 97.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.336      ;
; 97.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.336      ;
; 97.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.336      ;
; 97.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.336      ;
; 97.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.336      ;
; 97.612 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.336      ;
; 97.621 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 2.310      ;
; 97.626 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.324      ;
; 97.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.323      ;
; 97.628 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.322      ;
; 97.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.299      ;
; 97.655 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.295      ;
; 97.657 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[36] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.266      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10kHz'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack     ; From Node                                                                                                                                                         ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 99998.571 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.380      ;
; 99998.595 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.356      ;
; 99998.596 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.355      ;
; 99998.596 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.355      ;
; 99998.596 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.355      ;
; 99998.597 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.354      ;
; 99998.597 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.354      ;
; 99998.617 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.334      ;
; 99998.633 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.318      ;
; 99998.636 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.315      ;
; 99998.637 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.314      ;
; 99998.637 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.314      ;
; 99998.637 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.314      ;
; 99998.637 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.314      ;
; 99998.638 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.313      ;
; 99998.645 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0                    ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.062     ; 1.248      ;
; 99998.657 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.294      ;
; 99998.658 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.293      ;
; 99998.658 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.293      ;
; 99998.658 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.293      ;
; 99998.659 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.292      ;
; 99998.659 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.292      ;
; 99998.673 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.278      ;
; 99998.691 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.260      ;
; 99998.692 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.259      ;
; 99998.692 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.259      ;
; 99998.692 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.259      ;
; 99998.692 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.259      ;
; 99998.693 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.258      ;
; 99998.700 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.251      ;
; 99998.724 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.227      ;
; 99998.725 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.226      ;
; 99998.725 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.226      ;
; 99998.725 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.226      ;
; 99998.726 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.225      ;
; 99998.726 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.225      ;
; 99998.747 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.204      ;
; 99998.768 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.183      ;
; 99998.769 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.182      ;
; 99998.769 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.182      ;
; 99998.769 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.182      ;
; 99998.769 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.182      ;
; 99998.770 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.181      ;
; 99998.835 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.116      ;
; 99998.836 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.115      ;
; 99998.836 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.115      ;
; 99998.836 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.115      ;
; 99998.836 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.115      ;
; 99998.837 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 1.114      ;
; 99998.982 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.036     ; 0.969      ;
; 99998.999 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0                    ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; -0.024     ; 0.986      ;
; 99999.551 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.141      ; 0.599      ;
; 99999.553 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.143      ; 0.599      ;
; 99999.556 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.141      ; 0.594      ;
; 99999.558 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.143      ; 0.594      ;
; 99999.558 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.141      ; 0.592      ;
; 99999.559 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.141      ; 0.591      ;
; 99999.560 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.143      ; 0.592      ;
; 99999.561 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.143      ; 0.591      ;
; 99999.566 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.141      ; 0.584      ;
; 99999.568 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.143      ; 0.584      ;
; 99999.572 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.141      ; 0.578      ;
; 99999.574 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.141      ; 0.576      ;
; 99999.574 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.143      ; 0.578      ;
; 99999.576 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 100000.000   ; 0.143      ; 0.576      ;
+-----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.157 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[6]                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.221      ; 0.482      ;
; 0.157 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[7]                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.221      ; 0.482      ;
; 0.160 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[9]                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.221      ; 0.485      ;
; 0.160 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[5]                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.221      ; 0.485      ;
; 0.163 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[3]                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[8]                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.221      ; 0.489      ;
; 0.164 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[0]                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.221      ; 0.489      ;
; 0.167 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[1]                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.221      ; 0.492      ;
; 0.172 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[2]                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.221      ; 0.497      ;
; 0.183 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_11bit_updown:burstlen_counter|lpm_counter:LPM_COUNTER_component|cntr_7lh:auto_generated|counter_reg_bit[4]                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|reg:cntpipe1|altshift_taps:dout_rtl_0|shift_taps_06m:auto_generated|altsyncram_ik31:altsyncram4|ram_block5a0~porta_datain_reg0                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.221      ; 0.508      ;
; 0.186 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[3]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[12]                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[12]                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[1]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[0]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[0]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                                                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                                                                                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|read                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|read                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|endofpacket_reg                                                                                                                                                                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|endofpacket_reg                                                                                                                                                                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[1]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:12:chain_tff|dummy_out                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:12:chain_tff|dummy_out                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[2]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[2]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:5:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:5:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[6]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|end_begintransfer                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_data_master_translator|end_begintransfer                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:13:chain_tff|dummy_out                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:13:chain_tff|dummy_out                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                                      ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                      ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_2                                                                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_2                                                                                                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[4]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[13]                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[13]                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|write                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|write                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:1:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:1:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|monitor_ready          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|monitor_ready          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|jtag_rd                      ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|jtag_rd                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writemem_wait                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writemem_wait                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter|t_flipflop:entry_tff|dummy_out                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter|t_flipflop:entry_tff|dummy_out                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:2:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:2:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[14]                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[14]                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avs_hram_converter_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avs_hram_converter_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:4:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:4:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|sr_flipflop:dpd_tracker|dout                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|sr_flipflop:dpd_tracker|dout                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[15]                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[15]                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                                                                                                                                                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter|t_flipflop:\g1:1:chain_tff|dummy_out                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:data_counter|t_flipflop:\g1:1:chain_tff|dummy_out                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[5]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|use_reg                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear                                                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:dpd_req_tracker|dout                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:dpd_req_tracker|dout                                                                                                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:entry_tff|dummy_out                                                                                                                                              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:entry_tff|dummy_out                                                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:rwds_tracker|dout                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:rwds_tracker|dout                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd                                                                                                                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[7]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_read                                                                                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_read                                                                                                                                                                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|i_read                                                                                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|i_read                                                                                                                                                                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                                                                                                                           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled                                                                                                                                           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_1                                                                                                                                                                                               ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_1                                                                                                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                                                                                                                                    ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle                                                                                                                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_virtconf                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_virtconf                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[5]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|endofpacket_reg                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|endofpacket_reg                                                                                                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[11]                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[11]                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                                                                                                                                                                                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                                                                                                                                                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[10]                                                                                                                                                                                            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[10]                                                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[9]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[9]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|avs_hram_converter_TEST_advanced_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[8]                                                                                                                                                                                             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[8]                                                                                                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|resetlatch             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|resetlatch             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                           ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|monitor_go             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|monitor_go             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_write                                                                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[4]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:instruction_ocrom_s1_agent_rsp_fifo|mem[1][19]                                                                                                                                                                                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avs_hram_converter_avalon_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[6]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|break_on_reset         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|break_on_reset         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[11]                                                                                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|jtag_break             ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|jtag_break             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:11:chain_tff|dummy_out                                                                                                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:11:chain_tff|dummy_out                                                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_ocimem|avalon_ociram_readdata_ready ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:7:chain_tff|dummy_out                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|timer_14bit:deadline_timer|counter_Nbit:cnt|t_flipflop:\g1:7:chain_tff|dummy_out                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[2]                                                                                                                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|monitor_error          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci_debug|monitor_error          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                         ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.036      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10kHz'                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                         ; To Node                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.165 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.223      ; 0.492      ;
; 0.166 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.223      ; 0.493      ;
; 0.166 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.221      ; 0.491      ;
; 0.167 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.223      ; 0.495      ;
; 0.169 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.221      ; 0.494      ;
; 0.175 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.223      ; 0.502      ;
; 0.176 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.221      ; 0.501      ;
; 0.177 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.223      ; 0.504      ;
; 0.178 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.221      ; 0.503      ;
; 0.179 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.223      ; 0.506      ;
; 0.180 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.221      ; 0.505      ;
; 0.183 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.223      ; 0.510      ;
; 0.184 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_address_reg0 ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.221      ; 0.509      ;
; 0.389 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.509      ;
; 0.390 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.510      ;
; 0.390 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.510      ;
; 0.390 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.510      ;
; 0.390 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.510      ;
; 0.390 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.510      ;
; 0.391 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.511      ;
; 0.467 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.587      ;
; 0.467 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.589      ;
; 0.497 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.617      ;
; 0.498 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.618      ;
; 0.498 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.618      ;
; 0.498 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.618      ;
; 0.498 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.618      ;
; 0.498 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.618      ;
; 0.499 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.619      ;
; 0.533 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.653      ;
; 0.533 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.654      ;
; 0.534 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.655      ;
; 0.535 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.655      ;
; 0.581 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.701      ;
; 0.639 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.759      ;
; 0.675 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.795      ;
; 0.718 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.838      ;
; 0.731 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.851      ;
; 0.740 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.860      ;
; 0.769 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0                    ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~porta_datain_reg0  ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.062      ; 0.935      ;
; 0.782 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.902      ;
; 0.795 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[4]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.915      ;
; 0.798 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.918      ;
; 0.804 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.924      ;
; 0.806 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.926      ;
; 0.846 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.966      ;
; 0.848 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.968      ;
; 0.859 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[5]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.979      ;
; 0.861 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[3]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.981      ;
; 0.875 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 0.995      ;
; 0.913 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 1.033      ;
; 0.915 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[2]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 1.035      ;
; 0.917 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 1.037      ;
; 0.930 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[6]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 1.050      ;
; 0.955 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[1]                           ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                           ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.036      ; 1.075      ;
; 1.054 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0~portb_address_reg0 ; delayer:switch0_generator|d_flipflop:entry_dff|altshift_taps:dout_rtl_0|shift_taps_d7m:auto_generated|altsyncram_me81:altsyncram2|ram_block3a0                    ; clk_10kHz    ; clk_10kHz   ; 0.000        ; 0.025      ; 1.169      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rwdsgen'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.185 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.038      ; 0.307      ;
; 0.316 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.038      ; 0.438      ;
; 0.964 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.091      ;
; 0.964 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.091      ;
; 0.964 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.091      ;
; 0.964 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.091      ;
; 0.964 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.091      ;
; 0.964 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.091      ;
; 0.964 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.091      ;
; 0.964 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.091      ;
; 0.964 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.091      ;
; 0.964 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.091      ;
; 0.979 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.106      ;
; 0.979 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.106      ;
; 0.979 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.106      ;
; 0.979 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.106      ;
; 0.979 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.106      ;
; 0.979 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.106      ;
; 1.065 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.192      ;
; 1.065 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.192      ;
; 1.065 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.192      ;
; 1.065 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.192      ;
; 1.065 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.192      ;
; 1.065 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.192      ;
; 1.065 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.192      ;
; 1.065 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.192      ;
; 1.065 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.192      ;
; 1.065 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.192      ;
; 1.066 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.194      ;
; 1.066 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.194      ;
; 1.066 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.194      ;
; 1.066 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.194      ;
; 1.066 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.194      ;
; 1.066 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.194      ;
; 1.066 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.194      ;
; 1.066 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.194      ;
; 1.098 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.226      ;
; 1.098 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.226      ;
; 1.098 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.226      ;
; 1.098 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.226      ;
; 1.098 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.226      ;
; 1.098 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.226      ;
; 1.098 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.226      ;
; 1.098 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.226      ;
; 1.102 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[6]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.229      ;
; 1.102 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.229      ;
; 1.102 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.229      ;
; 1.102 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[4]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.229      ;
; 1.102 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.229      ;
; 1.102 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[7]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.043      ; 1.229      ;
; 1.161 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.289      ;
; 1.161 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.289      ;
; 1.161 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.289      ;
; 1.161 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.289      ;
; 1.161 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.289      ;
; 1.161 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.289      ;
; 1.161 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.289      ;
; 1.161 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.289      ;
; 1.161 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.289      ;
; 1.161 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.289      ;
; 1.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.382      ;
; 1.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.382      ;
; 1.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.382      ;
; 1.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.382      ;
; 1.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.382      ;
; 1.301 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.429      ;
; 1.301 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.429      ;
; 1.301 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.429      ;
; 1.301 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.429      ;
; 1.301 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.429      ;
; 1.301 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.429      ;
; 1.301 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.429      ;
; 1.301 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.429      ;
; 1.301 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[14]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.429      ;
; 1.301 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din01|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.429      ;
; 1.304 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.427      ;
; 1.304 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.427      ;
; 1.304 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.427      ;
; 1.304 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.427      ;
; 1.304 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.427      ;
; 1.304 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din11|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.427      ;
; 1.307 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.430      ;
; 1.307 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.430      ;
; 1.307 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.430      ;
; 1.307 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.430      ;
; 1.307 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din10|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.430      ;
; 1.324 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[2]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.447      ;
; 1.324 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[9]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.447      ;
; 1.324 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[1]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.447      ;
; 1.324 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[11]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.447      ;
; 1.324 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[5]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.447      ;
; 1.324 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[3]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.447      ;
; 1.324 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[0]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.447      ;
; 1.324 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[8]                                              ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.039      ; 1.447      ;
; 1.354 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[13]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.482      ;
; 1.354 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[15]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.482      ;
; 1.354 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[12]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.482      ;
; 1.354 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|reg:din00|dout[10]                                             ; rwdsgen      ; rwdsgen     ; 0.000        ; 0.044      ; 1.482      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[13]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.327      ;
; 0.210 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.332      ;
; 0.213 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.334      ;
; 0.216 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.336      ;
; 0.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.342      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.375      ;
; 0.258 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[19]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.258 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[27]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.387      ;
; 0.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[26]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.382      ;
; 0.261 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[23]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.382      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.384      ;
; 0.265 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[17]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.389      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.273 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.280 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.400      ;
; 0.291 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.411      ;
; 0.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.414      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.298 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[30]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[24]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[10]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.419      ;
; 0.301 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[12]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[14]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[22]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.422      ;
; 0.307 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[34]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[33]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.431      ;
; 0.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.439      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.439      ;
; 0.321 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.443      ;
; 0.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.445      ;
; 0.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.445      ;
; 0.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.445      ;
; 0.325 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[18]                                                       ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci:the_avs_hram_converter_TEST_advanced_nios2_cpu_nios2_oci|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_wrapper|avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck:the_avs_hram_converter_TEST_advanced_nios2_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.445      ;
; 0.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.446      ;
; 0.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.447      ;
; 0.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.449      ;
; 0.329 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.449      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.451      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.450      ;
; 0.336 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.456      ;
; 0.337 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.457      ;
; 0.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.462      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_x8'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.314      ;
; 0.250 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff4|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff3|dout                ; clk_x8       ; clk_x8      ; 0.000        ; 0.039      ; 0.373      ;
; 0.250 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff2|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff1|dout                ; clk_x8       ; clk_x8      ; 0.000        ; 0.039      ; 0.373      ;
; 0.251 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff4_pipe|dout            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[1] ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[1]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[0]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[0]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff3|dout                ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|dff_negedge:ndff2|dout                ; clk_x8       ; clk_x8      ; 0.000        ; 0.039      ; 0.375      ;
; 0.252 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[5]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[4]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[1]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[1]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|rwdsgen_toggle                        ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:rwdsgen_pipe|dout          ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[3]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[3]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[1]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[1]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[3]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff2_pipe|dout            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[5] ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff1_pipe|dout            ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[7] ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff3|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff3_pipe|dout            ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.376      ;
; 0.255 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[7]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[7]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[7]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[7]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[3]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[3]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.375      ;
; 0.258 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[5] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.379      ;
; 0.258 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.379      ;
; 0.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[5] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.380      ;
; 0.259 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[3]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.379      ;
; 0.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[6]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.380      ;
; 0.260 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[3]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[0]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.381      ;
; 0.261 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[1]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.382      ;
; 0.262 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[2] ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.lsb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|rwdsgen_toggle                        ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.384      ;
; 0.263 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[2] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[0] ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[1]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[3] ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff4|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff4_pipe|dout            ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.384      ;
; 0.266 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[4] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[4] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[2]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff2|dout                 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:pdff2_pipe|dout            ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[3] ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.idle_intra              ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[7]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[5] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[1] ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[7]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[1]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:lsb|dout[1]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[5] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg4|dout[0] ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.390      ;
; 0.270 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|rwdsgen_toggle                        ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.reset                   ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|system_clear_n                        ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|d_flipflop:rwdsgen_pipe|dout          ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out          ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.392      ;
; 0.281 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.402      ;
; 0.283 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[7] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[5] ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg3|dout[2] ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.405      ;
; 0.293 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:msb|dout[6]                       ; clk_x8       ; clk_x8      ; 0.000        ; 0.040      ; 0.417      ;
; 0.295 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg7|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[5]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[5]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[0]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[7]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[7]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[4]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[4]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg6|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[2]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[2]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[2]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[5]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[5]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[6]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[6]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[7]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg5|dout[7]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[2]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg2|dout[2]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp1|dout[6]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[6]                     ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg3|dout[3]                  ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg4|dout[3]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.417      ;
; 0.300 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:regp2|dout[0]                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|reg:pipereg1|dout[0]                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[2] ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[3] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[3] ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.422      ;
; 0.306 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[6] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[7] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[4] ; clk_x8       ; clk_x8      ; 0.000        ; 0.036      ; 0.427      ;
; 0.319 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:tracker|dummy_out          ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.440      ;
; 0.323 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg5|dout[0] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_CU:CU|present_state.msb_tx                  ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.444      ;
; 0.330 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg1|dout[1] ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|voter:voter_inst|reg:pipereg2|dout[1] ; clk_x8       ; clk_x8      ; 0.000        ; 0.037      ; 0.451      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mainClk'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                               ; To Node                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.193 ; delayer:pdsreset_generator|d_flipflop:entry_dff|dout                                                                                                                                                                                    ; delayer:pdsreset_generator|d_flipflop:\chain_generation:1:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; delayer:pdsreset_generator|d_flipflop:\chain_generation:1:chain_dff|dout                                                                                                                                                                ; delayer:pllreset_generator|d_flipflop:\chain_generation:2:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; delayer:pllreset_generator|d_flipflop:\chain_generation:2:chain_dff|dout                                                                                                                                                                ; delayer:pdsreset_generator|d_flipflop:\chain_generation:3:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; delayer:pdsreset_generator|d_flipflop:\chain_generation:3:chain_dff|dout                                                                                                                                                                ; delayer:pllreset_generator|d_flipflop:\chain_generation:4:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; delayer:pllreset_generator|d_flipflop:\chain_generation:6:chain_dff|dout                                                                                                                                                                ; delayer:pdsreset_generator|d_flipflop:\chain_generation:7:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; delayer:pllreset_generator|d_flipflop:\chain_generation:4:chain_dff|dout                                                                                                                                                                ; delayer:pdsreset_generator|d_flipflop:\chain_generation:5:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; delayer:pdsreset_generator|d_flipflop:\chain_generation:5:chain_dff|dout                                                                                                                                                                ; delayer:pllreset_generator|d_flipflop:\chain_generation:6:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.037      ; 0.317      ;
; 0.268 ; delayer:pdsreset_generator|d_flipflop:\chain_generation:7:chain_dff|dout                                                                                                                                                                ; delayer:pllreset_generator|d_flipflop:\chain_generation:8:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.037      ; 0.389      ;
; 0.272 ; delayer:pllreset_generator|d_flipflop:\chain_generation:8:chain_dff|dout                                                                                                                                                                ; delayer:pllreset_generator|d_flipflop:\chain_generation:9:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; delayer:pllreset_generator|d_flipflop:\chain_generation:8:chain_dff|dout                                                                                                                                                                ; delayer:pdsreset_generator|d_flipflop:\chain_generation:9:chain_dff|dout ; mainClk      ; mainClk     ; 0.000        ; 0.037      ; 0.394      ;
; 3.142 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; 1.487      ; 3.709      ;
; 3.179 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; 1.487      ; 3.746      ;
; 3.179 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; 1.487      ; 3.746      ;
; 3.187 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; 1.487      ; 3.754      ;
; 3.192 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; 1.487      ; 3.759      ;
; 3.194 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; 1.487      ; 3.761      ;
; 3.568 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.170      ;
; 3.568 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.170      ;
; 3.636 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[8]  ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.477     ; 2.239      ;
; 3.658 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[0]  ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.477     ; 2.261      ;
; 3.665 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[1]  ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.477     ; 2.268      ;
; 3.717 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.319      ;
; 3.757 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[7]  ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.473     ; 2.364      ;
; 3.788 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.390      ;
; 3.788 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.390      ;
; 3.796 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[15] ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.473     ; 2.403      ;
; 3.796 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[9]  ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.473     ; 2.403      ;
; 3.877 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.479      ;
; 3.877 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.479      ;
; 3.906 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[5]  ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.482     ; 2.504      ;
; 3.924 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.526      ;
; 3.926 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[3]                                                                                                                                             ; leds[3]                                                                  ; clk_50MHz    ; mainClk     ; 0.000        ; -0.472     ; 2.534      ;
; 3.928 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.530      ;
; 3.930 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                    ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.532      ;
; 3.932 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.534      ;
; 3.932 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.534      ;
; 3.937 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.539      ;
; 3.949 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[3]  ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.482     ; 2.547      ;
; 3.963 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[13] ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.482     ; 2.561      ;
; 3.983 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[1]                                                                                                                                             ; leds[1]                                                                  ; clk_50MHz    ; mainClk     ; 0.000        ; -0.472     ; 2.591      ;
; 4.002 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.611      ;
; 4.002 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.611      ;
; 4.016 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[11] ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.482     ; 2.614      ;
; 4.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.620      ;
; 4.018 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.620      ;
; 4.026 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.628      ;
; 4.028 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.630      ;
; 4.028 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.630      ;
; 4.076 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[2]                                                                                                                                             ; leds[2]                                                                  ; clk_50MHz    ; mainClk     ; 0.000        ; -0.472     ; 2.684      ;
; 4.077 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_virtconf                                    ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -0.474     ; 2.683      ;
; 4.081 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.683      ;
; 4.087 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusRwds                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.696      ;
; 4.142 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[2]  ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.477     ; 2.745      ;
; 4.144 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.746      ;
; 4.148 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.750      ;
; 4.150 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                        ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.752      ;
; 4.151 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.760      ;
; 4.155 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                       ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -0.474     ; 2.761      ;
; 4.167 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.769      ;
; 4.168 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.777      ;
; 4.168 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.777      ;
; 4.177 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.779      ;
; 4.179 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.788      ;
; 4.179 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.788      ;
; 4.188 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[0]                                                                                                                                             ; leds[0]                                                                  ; clk_50MHz    ; mainClk     ; 0.000        ; -0.472     ; 2.796      ;
; 4.203 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_2                                 ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -0.474     ; 2.809      ;
; 4.210 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                        ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -0.474     ; 2.816      ;
; 4.233 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.835      ;
; 4.237 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.839      ;
; 4.239 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                              ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.841      ;
; 4.244 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|SDR_to_DDR_converter:writedata_converter|reg:input_reg|dout[10] ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.477     ; 2.847      ;
; 4.249 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusRwds                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.858      ;
; 4.250 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle                                              ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -0.474     ; 2.856      ;
; 4.262 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[0]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.871      ;
; 4.262 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[1]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.871      ;
; 4.269 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.stop_burst_1                                      ; hBusRwds                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.466     ; 2.883      ;
; 4.288 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.890      ;
; 4.291 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_out                                      ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -0.474     ; 2.897      ;
; 4.292 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.894      ;
; 4.294 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                     ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.896      ;
; 4.294 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                        ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -0.474     ; 2.900      ;
; 4.317 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                         ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.926      ;
; 4.328 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                        ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.937      ;
; 4.344 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusRwds                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.953      ;
; 4.356 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_virtconf                                     ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -0.466     ; 2.970      ;
; 4.358 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.967      ;
; 4.362 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.971      ;
; 4.364 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                            ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 2.973      ;
; 4.369 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit_begin                                  ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -0.474     ; 2.975      ;
; 4.374 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.976      ;
; 4.378 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.980      ;
; 4.380 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                     ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.982      ;
; 4.384 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[7]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.986      ;
; 4.388 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[3]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.990      ;
; 4.390 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                              ; hBusD[2]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.478     ; 2.992      ;
; 4.411 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                   ; hBusD[5]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; -0.471     ; 3.020      ;
; 4.426 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                        ; hBusRst                                                                  ; clk_50MHz    ; mainClk     ; 0.000        ; -0.474     ; 3.032      ;
; 4.481 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[4]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; 1.487      ; 5.048      ;
; 4.496 ; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                    ; hBusD[6]                                                                 ; clk_50MHz    ; mainClk     ; 0.000        ; 1.487      ; 5.063      ;
; 4.521 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_1                                 ; hBusCs                                                                   ; clk_50MHz    ; mainClk     ; 0.000        ; -0.468     ; 3.133      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'shifted_clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+
; 7.522 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|d_flipflop:hCKen_pipe|dout ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl:clkctrl|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0:altclkctrl_0|avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub:avs_hram_converter_TEST_advanced_avs_hram_converter_clkctrl_altclkctrl_0_sub_component|clkctrl1~ena_reg ; clk_50MHz    ; shifted_clock ; -5.000       ; -1.465     ; 1.134      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+---------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'rwdsgen'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.610 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.757      ; 2.044      ;
; 8.610 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.757      ; 2.044      ;
; 8.610 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; clk_50MHz    ; rwdsgen     ; 10.000       ; 0.757      ; 2.044      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.557 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_2                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.045     ; 2.385      ;
; 17.557 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_1                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.045     ; 2.385      ;
; 17.557 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_end_1                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.045     ; 2.385      ;
; 17.557 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_0                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.045     ; 2.385      ;
; 17.563 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.043     ; 2.381      ;
; 17.563 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.043     ; 2.381      ;
; 17.563 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.043     ; 2.381      ;
; 17.563 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.043     ; 2.381      ;
; 17.563 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.043     ; 2.381      ;
; 17.563 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA0                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.043     ; 2.381      ;
; 17.563 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.043     ; 2.381      ;
; 17.584 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.356      ;
; 17.584 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.356      ;
; 17.584 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.356      ;
; 17.584 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_out                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.356      ;
; 17.584 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd_end                                              ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.356      ;
; 17.584 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit_begin                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.356      ;
; 17.584 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_2                                         ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.356      ;
; 17.584 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_prep                                           ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.356      ;
; 17.584 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_virtconf                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.356      ;
; 17.584 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.356      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[19]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.048     ; 2.287      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[12]                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[17]                                                   ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[6]                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.048     ; 2.287      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[31]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.048     ; 2.287      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[28]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.048     ; 2.287      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_ocrom_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[30]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.048     ; 2.287      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_wr_dst_reg                                                                                                   ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_dst_regnum[2]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                 ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[15]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.048     ; 2.287      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_dst_regnum[1]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_dst_regnum[3]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_dst_regnum[4]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[23]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[24]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[1]                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.050     ; 2.285      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[2]                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[16]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[3]                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.048     ; 2.287      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[21]                                                   ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[3]                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.050     ; 2.285      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[21]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[15]                                                                                                     ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.048     ; 2.287      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_byte1_data[0]                                                                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.049     ; 2.286      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[12]                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.050     ; 2.285      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_byte1_data[6]                                                                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.049     ; 2.286      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_byte2_data[0]                                                                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.049     ; 2.286      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_dst_regnum[0]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_byte2_data[7]                                                                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.049     ; 2.286      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_byte1_data[7]                                                                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.049     ; 2.286      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                 ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[7]                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.048     ; 2.287      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[6]                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[0]                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[10]                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|data_reg[14]                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[0]                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.050     ; 2.285      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_valid                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[4]                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[27]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.048     ; 2.287      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[14]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.048     ; 2.287      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_cmd_width_adapter|byteen_reg[1]                                           ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[12]                                                                                                     ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.048     ; 2.287      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[11]                                                   ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[27]                                                   ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[11]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.048     ; 2.287      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_byte2_data[6]                                                                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.049     ; 2.286      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[1]                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[12]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.048     ; 2.287      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[27]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[6]                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.048     ; 2.287      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[26]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:instruction_ocrom_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.652 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_debug_mem_slave_translator|av_readdata_pre[3]                                                    ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.288      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[5]                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.287      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[21]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.287      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_data_master_agent|hold_waitrequest                                                                   ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.048     ; 2.286      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[17]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.287      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_cnt[0]                                                                                             ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.051     ; 2.283      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[3]                                                                                          ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.054     ; 2.280      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[31]                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.053     ; 2.281      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[4]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.052     ; 2.282      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[9]                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.287      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_src2_use_imm                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.050     ; 2.284      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[6]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.052     ; 2.282      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[11]                                                       ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.046     ; 2.288      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[2]                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.051     ; 2.283      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[8]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.055     ; 2.279      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[17]                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.056     ; 2.278      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[9]                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.047     ; 2.287      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[13]                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.056     ; 2.278      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_ctrl_shift_logical                                                                                           ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.052     ; 2.282      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_byte0_data[0]                                                                                            ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.052     ; 2.282      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[0]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.053     ; 2.281      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_ctrl_br                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.051     ; 2.283      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_compare_op[0]                                                                                                ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.052     ; 2.282      ;
; 17.653 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|W_alu_result[19]                                                                                               ; clk_50MHz    ; clk_50MHz   ; 20.000       ; -0.056     ; 2.278      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.134      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.134      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.134      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.134      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.134      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.134      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.134      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.134      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.134      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.134      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.134      ;
; 98.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 1.134      ;
; 98.924 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.030     ; 1.033      ;
; 99.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.916      ;
; 99.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.916      ;
; 99.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.916      ;
; 99.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.916      ;
; 99.029 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.916      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.896      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.896      ;
; 99.047 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 0.896      ;
; 99.048 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 0.904      ;
; 99.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.899      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.671 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 0.794      ;
; 0.675 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.795      ;
; 0.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.802      ;
; 0.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.802      ;
; 0.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.802      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.807      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.807      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.807      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.807      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.807      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.043      ; 0.869      ;
; 0.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.966      ;
; 0.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.966      ;
; 0.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.966      ;
; 0.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.966      ;
; 0.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.966      ;
; 0.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.966      ;
; 0.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.966      ;
; 0.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.966      ;
; 0.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.966      ;
; 0.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.966      ;
; 0.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.966      ;
; 0.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.966      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_50MHz'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.605 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_clear     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.043      ; 1.732      ;
; 1.605 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception_init ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.043      ; 1.732      ;
; 1.605 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle_disabled  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.043      ; 1.732      ;
; 1.605 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.idle           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.043      ; 1.732      ;
; 1.605 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reset          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.043      ; 1.732      ;
; 1.605 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_CU:CU|present_state.reception      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.043      ; 1.732      ;
; 1.684 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writemem_prep                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.037      ; 1.805      ;
; 1.684 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle_burst                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.037      ; 1.805      ;
; 1.684 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.stop_burst_2                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.037      ; 1.805      ;
; 1.684 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_virtconf                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.037      ; 1.805      ;
; 1.684 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.stop_burst_1                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.037      ; 1.805      ;
; 1.684 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.readmem_prep                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.037      ; 1.805      ;
; 1.684 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.restore_burst                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.037      ; 1.805      ;
; 1.705 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.039      ; 1.828      ;
; 1.705 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_1                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.039      ; 1.828      ;
; 1.705 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_end_2                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.039      ; 1.828      ;
; 1.705 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_0                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.039      ; 1.828      ;
; 1.709 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_end                                                           ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.042      ; 1.835      ;
; 1.709 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_prep                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.042      ; 1.835      ;
; 1.709 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_end                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.042      ; 1.835      ;
; 1.709 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writemem_wait                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.042      ; 1.835      ;
; 1.709 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.042      ; 1.835      ;
; 1.709 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.042      ; 1.835      ;
; 1.709 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writemem                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.042      ; 1.835      ;
; 1.709 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeburst_last                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.042      ; 1.835      ;
; 1.709 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd_last                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.042      ; 1.835      ;
; 1.869 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_in                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 1.998      ;
; 1.869 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 1.998      ;
; 1.869 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_wait                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 1.998      ;
; 1.869 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.wait_dpd_out                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 1.998      ;
; 1.869 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.dummycmd_end                                                     ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 1.998      ;
; 1.869 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.reset_exit_begin                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 1.998      ;
; 1.869 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.synch_restoring_2                                                ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 1.998      ;
; 1.869 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_prep                                                  ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 1.998      ;
; 1.869 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.write_virtconf                                                   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 1.998      ;
; 1.869 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.idle                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 1.998      ;
; 1.891 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_2                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.047      ; 2.022      ;
; 1.891 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_end_1                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.047      ; 2.022      ;
; 1.891 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_1                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.047      ; 2.022      ;
; 1.891 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.read_wait_0                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.047      ; 2.022      ;
; 1.896 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_1                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.049      ; 2.029      ;
; 1.896 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA0                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.049      ; 2.029      ;
; 1.896 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA1                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.049      ; 2.029      ;
; 1.896 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf_CA2                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.049      ; 2.029      ;
; 1.896 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.049      ; 2.029      ;
; 1.896 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.writeconf0_end                                                   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.049      ; 2.029      ;
; 1.896 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_CU:CU|present_state.CA_2                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.049      ; 2.029      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[14]                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.041      ; 2.050      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[9]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 2.054      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[8]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.041      ; 2.050      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[14]                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_ctrl_br_uncond                                                                                                      ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.037      ; 2.046      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[9]                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.038      ; 2.047      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[8]                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 2.054      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[8]                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.038      ; 2.047      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[9]                                                                                                        ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 2.054      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[10]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 2.054      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[7]                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.038      ; 2.047      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[13]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 2.054      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[24]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 2.054      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[6]                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.038      ; 2.047      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[25]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 2.054      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[26]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 2.054      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[5]                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.038      ; 2.047      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|d_writedata[29]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 2.054      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[3]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.041      ; 2.050      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[27]                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[1]                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[28]                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.041      ; 2.050      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[3]                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.038      ; 2.047      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[29]                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.041      ; 2.050      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[30]                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.041      ; 2.050      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[4]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.041      ; 2.050      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[12]                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.041      ; 2.050      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|av_ld_byte3_data[6]                                                                                                   ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.044      ; 2.053      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_shift_rot_result[4]                                                                                                 ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.038      ; 2.047      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_cmd_width_adapter|address_reg[4]                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_wr_dst_reg                                                                                                          ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[2]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.041      ; 2.050      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_ctrl_src_imm5_shift_rot                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.041      ; 2.050      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[0]                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.043      ; 2.052      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0]                                                                         ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.043      ; 2.052      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:instruction_ocrom_s1_rsp_width_adapter|data_reg[13]                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.041      ; 2.050      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avs_hram_converter_avalon_slave_rsp_width_adapter|data_reg[0]                                                    ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.043      ; 2.052      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[0]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.041      ; 2.050      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[10]                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[13]                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.041      ; 2.050      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_dst_regnum[0]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_dst_regnum[1]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_dst_regnum[2]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_dst_regnum[3]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[7]                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|R_dst_regnum[4]                                                                                                       ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[9]                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[23]                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[24]                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[26]                                                                                                              ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|E_src2[5]                                                                                                             ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.045      ; 2.054      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_leds:leds|data_out[1]                                                                                                                                                            ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.043      ; 2.052      ;
; 1.925 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_test_advanced_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|r_sync_rst                                                                     ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_nios2:nios2|avs_hram_converter_TEST_advanced_nios2_cpu:cpu|D_iw[8]                                                                                                               ; clk_50MHz    ; clk_50MHz   ; 0.000        ; 0.046      ; 2.055      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'rwdsgen'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 10.535 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:\g1:1:chain_tff|dummy_out ; clk_50MHz    ; rwdsgen     ; -10.000      ; 1.033      ; 1.732      ;
; 10.535 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|counter_Nbit:code_counter|t_flipflop:entry_tff|dummy_out       ; clk_50MHz    ; rwdsgen     ; -10.000      ; 1.033      ; 1.732      ;
; 10.535 ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|synchronizer:synchronizer_inst|synchronizer_EU:EU|sr_flipflop:synchronizer|dout                                  ; clk_50MHz    ; rwdsgen     ; -10.000      ; 1.033      ; 1.732      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 9
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.333
Worst Case Available Settling Time: 38.874 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                 ;
+----------------------+-----------+-------+----------+---------+---------------------+
; Clock                ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 0.336     ; 0.157 ; 7.091    ; 0.671   ; 0.013               ;
;  altera_reserved_tck ; 45.964    ; 0.186 ; 97.386   ; 0.671   ; 49.287              ;
;  clk_10kHz           ; 99996.321 ; 0.165 ; N/A      ; N/A     ; 49999.645           ;
;  clk_50MHz           ; 3.586     ; 0.157 ; 14.906   ; 1.605   ; 9.243               ;
;  clk_x8              ; 0.336     ; 0.186 ; N/A      ; N/A     ; 0.013               ;
;  hBusCk              ; N/A       ; N/A   ; N/A      ; N/A     ; 10.000              ;
;  mainClk             ; 0.987     ; 0.193 ; N/A      ; N/A     ; 49.247              ;
;  rwdsgen             ; 8.227     ; 0.185 ; 7.091    ; 10.535  ; 9.689               ;
;  shifted_clock       ; 8.425     ; 7.522 ; N/A      ; N/A     ; 9.768               ;
; Design-wide TNS      ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_10kHz           ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk_50MHz           ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk_x8              ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  hBusCk              ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  mainClk             ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  rwdsgen             ; 0.000     ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  shifted_clock       ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+----------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; hBusCk              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hBusnCk             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hBusCs              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hBusRst             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mcuUartRx           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; leds[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hBusD[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hBusD[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hBusD[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hBusD[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hBusD[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hBusD[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hBusD[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hBusD[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hBusRwds            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mcuSpiIo[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mcuSpiIo[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mcuSpiIo[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mcuSpiIo[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; mcuI2cSda           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lsasBus[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; slowClk             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; reset               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; mcuSpiCk            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; mcuSpiCs            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; mcuUartTx           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; mcuI2cScl           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; hBusD[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; hBusD[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; hBusD[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; hBusD[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; hBusD[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; hBusD[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; hBusD[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; hBusD[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; hBusRwds            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; mcuSpiIo[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; mcuSpiIo[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; mcuSpiIo[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; mcuSpiIo[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; mcuI2cSda           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[16]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[17]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[18]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[19]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[20]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[21]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[22]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[23]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[24]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[25]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[26]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[27]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[28]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[29]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[30]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; lsasBus[31]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; mainClk             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hBusCk              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; hBusnCk             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; hBusCs              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; hBusRst             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; mcuUartRx           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; leds[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; leds[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; leds[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; leds[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; hBusD[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; hBusD[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; hBusD[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; hBusD[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; hBusD[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; hBusD[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; hBusD[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; hBusD[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; hBusRwds            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; mcuSpiIo[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; mcuSpiIo[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; mcuSpiIo[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; mcuSpiIo[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; mcuI2cSda           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; lsasBus[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lsasBus[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lsasBus[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; lsasBus[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; lsasBus[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; lsasBus[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; lsasBus[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; lsasBus[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; lsasBus[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; lsasBus[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; lsasBus[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; lsasBus[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; lsasBus[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; lsasBus[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; lsasBus[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lsasBus[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lsasBus[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lsasBus[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lsasBus[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lsasBus[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; lsasBus[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lsasBus[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lsasBus[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lsasBus[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lsasBus[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lsasBus[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lsasBus[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; lsasBus[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lsasBus[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lsasBus[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lsasBus[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; lsasBus[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hBusCk              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; hBusnCk             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; hBusCs              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; hBusRst             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; mcuUartRx           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; leds[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; leds[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; leds[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; leds[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; hBusD[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; hBusD[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; hBusD[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; hBusD[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; hBusD[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; hBusD[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; hBusD[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; hBusD[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; hBusRwds            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; mcuSpiIo[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; mcuSpiIo[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; mcuSpiIo[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; mcuSpiIo[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; mcuI2cSda           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; lsasBus[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; lsasBus[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; lsasBus[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; lsasBus[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; lsasBus[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; lsasBus[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; lsasBus[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; lsasBus[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; lsasBus[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; lsasBus[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; lsasBus[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; lsasBus[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; lsasBus[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; lsasBus[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; lsasBus[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lsasBus[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lsasBus[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lsasBus[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lsasBus[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lsasBus[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; lsasBus[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lsasBus[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lsasBus[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lsasBus[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lsasBus[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lsasBus[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lsasBus[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; lsasBus[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lsasBus[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lsasBus[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lsasBus[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; lsasBus[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.165 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.165 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; hBusCk              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; hBusnCk             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; hBusCs              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; hBusRst             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; mcuUartRx           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; leds[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; leds[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; hBusD[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; hBusD[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; hBusD[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; hBusD[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; hBusD[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; hBusD[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; hBusD[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; hBusD[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; hBusRwds            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; mcuSpiIo[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; mcuSpiIo[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; mcuSpiIo[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; mcuSpiIo[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; mcuI2cSda           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lsasBus[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; lsasBus[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; lsasBus[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lsasBus[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lsasBus[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lsasBus[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lsasBus[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lsasBus[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lsasBus[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lsasBus[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; lsasBus[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lsasBus[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lsasBus[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lsasBus[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; lsasBus[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lsasBus[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lsasBus[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lsasBus[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lsasBus[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lsasBus[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lsasBus[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lsasBus[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lsasBus[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lsasBus[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lsasBus[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lsasBus[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lsasBus[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; lsasBus[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lsasBus[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lsasBus[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lsasBus[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; lsasBus[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Transfers                                                                               ;
+---------------------+---------------------+------------+------------+------------+------------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------+---------------------+------------+------------+------------+------------+
; altera_reserved_tck ; altera_reserved_tck ; 1250       ; 0          ; 30         ; 0          ;
; clk_50MHz           ; altera_reserved_tck ; false path ; 0          ; 0          ; 0          ;
; mainClk             ; altera_reserved_tck ; false path ; 0          ; 0          ; 0          ;
; clk_10kHz           ; clk_10kHz           ; 142        ; 0          ; 0          ; 0          ;
; altera_reserved_tck ; clk_50MHz           ; false path ; 0          ; 0          ; 0          ;
; clk_10kHz           ; clk_50MHz           ; 1          ; 0          ; 0          ; 0          ;
; clk_50MHz           ; clk_50MHz           ; 22511      ; 0          ; 0          ; 0          ;
; mainClk             ; clk_50MHz           ; 1          ; 0          ; 0          ; 0          ;
; rwdsgen             ; clk_50MHz           ; 0          ; 88         ; 0          ; 0          ;
; clk_50MHz           ; clk_x8              ; 12         ; 0          ; 0          ; 0          ;
; clk_x8              ; clk_x8              ; 303        ; 4          ; 8          ; 7          ;
; mainClk             ; clk_x8              ; false path ; 0          ; false path ; 0          ;
; rwdsgen             ; clk_x8              ; false path ; false path ; 0          ; 0          ;
; clk_50MHz           ; hBusCk              ; 0          ; 0          ; false path ; false path ;
; altera_reserved_tck ; mainClk             ; 0          ; false path ; 0          ; 0          ;
; clk_50MHz           ; mainClk             ; 126        ; 8          ; 0          ; 0          ;
; mainClk             ; mainClk             ; 10         ; 0          ; 0          ; 0          ;
; shifted_clock       ; mainClk             ; 2          ; 2          ; 0          ; 0          ;
; clk_50MHz           ; rwdsgen             ; 0          ; 0          ; 79         ; 0          ;
; clk_x8              ; rwdsgen             ; false path ; 0          ; false path ; 0          ;
; rwdsgen             ; rwdsgen             ; 0          ; 0          ; 0          ; 132        ;
; clk_50MHz           ; shifted_clock       ; 0          ; 0          ; 1          ; 0          ;
+---------------------+---------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                ;
+---------------------+---------------------+------------+------------+------------+------------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+---------------------+---------------------+------------+------------+------------+------------+
; altera_reserved_tck ; altera_reserved_tck ; 1250       ; 0          ; 30         ; 0          ;
; clk_50MHz           ; altera_reserved_tck ; false path ; 0          ; 0          ; 0          ;
; mainClk             ; altera_reserved_tck ; false path ; 0          ; 0          ; 0          ;
; clk_10kHz           ; clk_10kHz           ; 142        ; 0          ; 0          ; 0          ;
; altera_reserved_tck ; clk_50MHz           ; false path ; 0          ; 0          ; 0          ;
; clk_10kHz           ; clk_50MHz           ; 1          ; 0          ; 0          ; 0          ;
; clk_50MHz           ; clk_50MHz           ; 22511      ; 0          ; 0          ; 0          ;
; mainClk             ; clk_50MHz           ; 1          ; 0          ; 0          ; 0          ;
; rwdsgen             ; clk_50MHz           ; 0          ; 88         ; 0          ; 0          ;
; clk_50MHz           ; clk_x8              ; 12         ; 0          ; 0          ; 0          ;
; clk_x8              ; clk_x8              ; 303        ; 4          ; 8          ; 7          ;
; mainClk             ; clk_x8              ; false path ; 0          ; false path ; 0          ;
; rwdsgen             ; clk_x8              ; false path ; false path ; 0          ; 0          ;
; clk_50MHz           ; hBusCk              ; 0          ; 0          ; false path ; false path ;
; altera_reserved_tck ; mainClk             ; 0          ; false path ; 0          ; 0          ;
; clk_50MHz           ; mainClk             ; 126        ; 8          ; 0          ; 0          ;
; mainClk             ; mainClk             ; 10         ; 0          ; 0          ; 0          ;
; shifted_clock       ; mainClk             ; 2          ; 2          ; 0          ; 0          ;
; clk_50MHz           ; rwdsgen             ; 0          ; 0          ; 79         ; 0          ;
; clk_x8              ; rwdsgen             ; false path ; 0          ; false path ; 0          ;
; rwdsgen             ; rwdsgen             ; 0          ; 0          ; 0          ; 132        ;
; clk_50MHz           ; shifted_clock       ; 0          ; 0          ; 1          ; 0          ;
+---------------------+---------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 23       ; 0        ; 0        ; 0        ;
; clk_50MHz           ; clk_50MHz           ; 550      ; 0        ; 0        ; 0        ;
; mainClk             ; clk_50MHz           ; 6        ; 0        ; 0        ; 0        ;
; clk_50MHz           ; rwdsgen             ; 0        ; 0        ; 3        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 23       ; 0        ; 0        ; 0        ;
; clk_50MHz           ; clk_50MHz           ; 550      ; 0        ; 0        ; 0        ;
; mainClk             ; clk_50MHz           ; 6        ; 0        ; 0        ; 0        ;
; clk_50MHz           ; rwdsgen             ; 0        ; 0        ; 3        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------+-------------+
; Target                                                                                                                                                                                                                                                                  ; Clock               ; Type      ; Status      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------+-------------+
; PDS|avs_hram_converter|avs_hram_mainconv|EU|clk_shifter|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ; shifted_clock       ; Generated ; Constrained ;
; PDS|avs_hram_converter|avs_hram_mainconv|EU|pll_x8_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                     ; clk_x8              ; Generated ; Constrained ;
; altera_reserved_tck                                                                                                                                                                                                                                                     ; altera_reserved_tck ; Base      ; Constrained ;
; avs_hram_converter_TEST_advanced:PDS|avs_hram_converter_TEST_advanced_avs_hram_converter:avs_hram_converter|avs_hram_mainconv:avs_hram_mainconv|avs_hram_mainconv_EU:EU|DDR_to_SDR_converter:readdata_converter|DDR_to_SDR_converter_EU:EU|t_flipflop:rwdsgen|dummy_out ; rwdsgen             ; Base      ; Constrained ;
; hBusCk                                                                                                                                                                                                                                                                  ; hBusCk              ; Base      ; Constrained ;
; mainClk                                                                                                                                                                                                                                                                 ; mainClk             ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                    ; clk_50MHz           ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]                                                                                                                                                                                                                    ; clk_10kHz           ; Generated ; Constrained ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Thu Feb  8 10:43:37 2024
Info: Command: quartus_sta hyperram_system -c hyperram_system
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter_TEST_advanced_nios2_cpu.sdc'
Info (332104): Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'avs_hram_converter_TEST_advanced.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'avs_hram_converter_TEST_advanced/synthesis/submodules/avs_hram_converter.sdc'
Warning (332043): Overwriting existing clock: rwdsgen
Warning (332043): Overwriting existing clock: shifted_clock
Warning (332043): Overwriting existing clock: clk_x8
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_10kHz was found on node: pll_inst|altpll_component|auto_generated|pll1|clk[1] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 1), -divide_by (expected: 5000, found: 1000)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.336
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.336               0.000 clk_x8 
    Info (332119):     0.987               0.000 mainClk 
    Info (332119):     3.586               0.000 clk_50MHz 
    Info (332119):     8.281               0.000 rwdsgen 
    Info (332119):     8.425               0.000 shifted_clock 
    Info (332119):    45.964               0.000 altera_reserved_tck 
    Info (332119): 99996.321               0.000 clk_10kHz 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 clk_50MHz 
    Info (332119):     0.453               0.000 altera_reserved_tck 
    Info (332119):     0.455               0.000 clk_x8 
    Info (332119):     0.455               0.000 rwdsgen 
    Info (332119):     0.460               0.000 clk_10kHz 
    Info (332119):     0.502               0.000 mainClk 
    Info (332119):    10.595               0.000 shifted_clock 
Info (332146): Worst-case recovery slack is 7.091
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.091               0.000 rwdsgen 
    Info (332119):    14.906               0.000 clk_50MHz 
    Info (332119):    97.386               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.610
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.610               0.000 altera_reserved_tck 
    Info (332119):     3.604               0.000 clk_50MHz 
    Info (332119):    11.628               0.000 rwdsgen 
Info (332146): Worst-case minimum pulse width slack is 0.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.013               0.000 clk_x8 
    Info (332119):     9.349               0.000 clk_50MHz 
    Info (332119):     9.729               0.000 rwdsgen 
    Info (332119):     9.789               0.000 shifted_clock 
    Info (332119):    10.000               0.000 hBusCk 
    Info (332119):    49.441               0.000 altera_reserved_tck 
    Info (332119):    49.716               0.000 mainClk 
    Info (332119): 49999.645               0.000 clk_10kHz 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.333
    Info (332114): Worst Case Available Settling Time: 37.389 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_10kHz was found on node: pll_inst|altpll_component|auto_generated|pll1|clk[1] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 1), -divide_by (expected: 5000, found: 1000)
Info (332146): Worst-case setup slack is 0.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.442               0.000 clk_x8 
    Info (332119):     1.230               0.000 mainClk 
    Info (332119):     4.117               0.000 clk_50MHz 
    Info (332119):     8.227               0.000 rwdsgen 
    Info (332119):     8.946               0.000 shifted_clock 
    Info (332119):    46.414               0.000 altera_reserved_tck 
    Info (332119): 99996.662               0.000 clk_10kHz 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.402               0.000 clk_50MHz 
    Info (332119):     0.403               0.000 clk_x8 
    Info (332119):     0.405               0.000 rwdsgen 
    Info (332119):     0.435               0.000 clk_10kHz 
    Info (332119):     0.471               0.000 mainClk 
    Info (332119):    10.001               0.000 shifted_clock 
Info (332146): Worst-case recovery slack is 7.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.122               0.000 rwdsgen 
    Info (332119):    15.175               0.000 clk_50MHz 
    Info (332119):    97.541               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.452               0.000 altera_reserved_tck 
    Info (332119):     3.249               0.000 clk_50MHz 
    Info (332119):    11.538               0.000 rwdsgen 
Info (332146): Worst-case minimum pulse width slack is 0.013
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.013               0.000 clk_x8 
    Info (332119):     9.243               0.000 clk_50MHz 
    Info (332119):     9.689               0.000 rwdsgen 
    Info (332119):     9.768               0.000 shifted_clock 
    Info (332119):    10.000               0.000 hBusCk 
    Info (332119):    49.314               0.000 altera_reserved_tck 
    Info (332119):    49.730               0.000 mainClk 
    Info (332119): 49999.655               0.000 clk_10kHz 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.333
    Info (332114): Worst Case Available Settling Time: 37.629 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: clk_10kHz was found on node: pll_inst|altpll_component|auto_generated|pll1|clk[1] with settings that do not match the following PLL specifications:
        Warning (332056): -multiply_by (expected: 1, found: 1), -divide_by (expected: 5000, found: 1000)
Info (332146): Worst-case setup slack is 0.809
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.809               0.000 clk_x8 
    Info (332119):     2.337               0.000 mainClk 
    Info (332119):     6.999               0.000 clk_50MHz 
    Info (332119):     9.322               0.000 rwdsgen 
    Info (332119):    11.949               0.000 shifted_clock 
    Info (332119):    48.526               0.000 altera_reserved_tck 
    Info (332119): 99998.571               0.000 clk_10kHz 
Info (332146): Worst-case hold slack is 0.157
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.157               0.000 clk_50MHz 
    Info (332119):     0.165               0.000 clk_10kHz 
    Info (332119):     0.185               0.000 rwdsgen 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.186               0.000 clk_x8 
    Info (332119):     0.193               0.000 mainClk 
    Info (332119):     7.522               0.000 shifted_clock 
Info (332146): Worst-case recovery slack is 8.610
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.610               0.000 rwdsgen 
    Info (332119):    17.557               0.000 clk_50MHz 
    Info (332119):    98.808               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.671
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.671               0.000 altera_reserved_tck 
    Info (332119):     1.605               0.000 clk_50MHz 
    Info (332119):    10.535               0.000 rwdsgen 
Info (332146): Worst-case minimum pulse width slack is 0.500
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.500               0.000 clk_x8 
    Info (332119):     9.702               0.000 rwdsgen 
    Info (332119):     9.720               0.000 clk_50MHz 
    Info (332119):     9.926               0.000 shifted_clock 
    Info (332119):    10.000               0.000 hBusCk 
    Info (332119):    49.247               0.000 mainClk 
    Info (332119):    49.287               0.000 altera_reserved_tck 
    Info (332119): 49999.724               0.000 clk_10kHz 
Info (332114): Report Metastability: Found 9 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 9
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.333
    Info (332114): Worst Case Available Settling Time: 38.874 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 474 megabytes
    Info: Processing ended: Thu Feb  8 10:43:41 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:04


