#! /opt/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9217c595b0 .scope module, "mips_32" "mips_32" 2 375;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 32 "pc_out"
    .port_info 1 /OUTPUT 32 "alu_result"
v0x7f9217c7fd80_0 .var "Hi", 31 0;
v0x7f9217c7fe40_0 .var "Lo", 31 0;
v0x7f9217c7fee0_0 .net "aluCtrl", 2 0, v0x7f9217c7e420_0;  1 drivers
v0x7f9217c7ffb0_0 .net "aluSrcA", 0 0, L_0x7f9217c82650;  1 drivers
v0x7f9217c80040_0 .net "aluSrcB", 1 0, v0x7f9217c7e570_0;  1 drivers
v0x7f9217c80110_0 .var "alu_result", 31 0;
v0x7f9217c801a0_0 .net "branch", 0 0, L_0x7f9217c84f50;  1 drivers
v0x7f9217c80250_0 .var "clk", 0 0;
v0x7f9217c80320_0 .net "hiSel", 1 0, v0x7f9217c7e720_0;  1 drivers
v0x7f9217c80430_0 .net "hiWr", 0 0, L_0x7f9217c832d0;  1 drivers
v0x7f9217c804c0_0 .var "inp", 31 0;
v0x7f9217c80550_0 .var "inp1adder64", 63 0;
v0x7f9217c80600_0 .var "inp2adder64", 63 0;
v0x7f9217c806b0_0 .net "instr", 31 0, v0x7f9217c79940_0;  1 drivers
v0x7f9217c80760_0 .net "jalr", 0 0, L_0x7f9217c85410;  1 drivers
v0x7f9217c80810_0 .net "jump", 0 0, L_0x7f9217c851a0;  1 drivers
v0x7f9217c808c0_0 .net "loSel", 1 0, v0x7f9217c7e7b0_0;  1 drivers
v0x7f9217c80a70_0 .net "loWr", 0 0, L_0x7f9217c83c40;  1 drivers
v0x7f9217c80b00_0 .net "maluOp", 0 0, L_0x7f9217c83d30;  1 drivers
v0x7f9217c80b90_0 .var "memAccessAdr", 31 0;
v0x7f9217c80c20_0 .net "memRd", 0 0, L_0x7f9217c827b0;  1 drivers
v0x7f9217c80cf0_0 .net "memReadData", 31 0, v0x7f9217c78f60_0;  1 drivers
v0x7f9217c80d80_0 .net "memWr", 0 0, L_0x7f9217c82890;  1 drivers
v0x7f9217c80e50_0 .var "memWriteData", 31 0;
v0x7f9217c80ee0_0 .net "memtoReg", 2 0, v0x7f9217c7eae0_0;  1 drivers
v0x7f9217c80f70_0 .var "opcode", 5 0;
v0x7f9217c81000_0 .var "pc", 31 0;
v0x7f9217c810b0_0 .var "pc_beq", 31 0;
v0x7f9217c81140_0 .var "pc_j", 31 0;
v0x7f9217c811e0_0 .var "pc_next_beq", 31 0;
v0x7f9217c81290_0 .var "pc_next_j", 31 0;
v0x7f9217c81340_0 .var "pc_next_seq", 31 0;
v0x7f9217c813f0_0 .var "pc_out", 31 0;
v0x7f9217c80970_0 .var "pc_rs", 31 0;
v0x7f9217c81680_0 .var "rd", 4 0;
v0x7f9217c81710_0 .net "regDst", 0 0, v0x7f9217c7ec00_0;  1 drivers
L_0x101769008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
RS_0x101738e98 .resolv tri, L_0x101769008, L_0x7f9217c85080;
v0x7f9217c817c0_0 .net8 "regWr", 0 0, RS_0x101738e98;  2 drivers
v0x7f9217c81890_0 .net "resA", 31 0, L_0x7f9217c85770;  1 drivers
v0x7f9217c81920_0 .net "resB", 31 0, L_0x7f9217c85a60;  1 drivers
v0x7f9217c819d0_0 .var "res_Rd", 31 0;
v0x7f9217c81a60_0 .net "resadder64", 63 0, v0x7f9217c7a630_0;  1 drivers
v0x7f9217c81b20_0 .net "resultA", 31 0, L_0x7f9217c85f60;  1 drivers
v0x7f9217c81bd0_0 .net "resultB", 31 0, L_0x7f9217c86010;  1 drivers
v0x7f9217c81c80_0 .var "rs", 4 0;
v0x7f9217c81d30_0 .var "rst", 0 0;
v0x7f9217c81e00_0 .var "rt", 4 0;
v0x7f9217c81e90_0 .var "sext_imm", 31 0;
v0x7f9217c81f30_0 .var "shift_sext_imm", 31 0;
v0x7f9217c81fe0_0 .var "srcA", 31 0;
v0x7f9217c820a0_0 .var "srcB", 31 0;
v0x7f9217c82150_0 .var "t_rs", 4 0;
v0x7f9217c821f0_0 .var "tempHi", 31 0;
v0x7f9217c822a0_0 .var "tempLo", 31 0;
v0x7f9217c82350_0 .var "upper_imm", 31 0;
v0x7f9217c82400_0 .var "zext_imm", 31 0;
v0x7f9217c824b0_0 .var "zext_shamt", 31 0;
v0x7f9217c82560_0 .net "zf", 0 0, L_0x7f9217c85dc0;  1 drivers
S_0x7f9217c4e090 .scope module, "DM_tb" "DataMemory" 2 468, 2 249 0, S_0x7f9217c595b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "memRd"
    .port_info 1 /INPUT 1 "memWr"
    .port_info 2 /INPUT 32 "memAccessAdr"
    .port_info 3 /INPUT 32 "memWriteData"
    .port_info 4 /OUTPUT 32 "memReadData"
    .port_info 5 /INPUT 1 "rst"
v0x7f9217c57880_0 .net *"_s0", 31 0, L_0x7f9217c865a0;  1 drivers
v0x7f9217c78bb0_0 .net *"_s2", 29 0, L_0x7f9217c864c0;  1 drivers
L_0x101769950 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9217c78c60_0 .net *"_s4", 1 0, L_0x101769950;  1 drivers
v0x7f9217c78d20_0 .var/i "i", 31 0;
v0x7f9217c78dd0_0 .net "memAccessAdr", 31 0, v0x7f9217c80b90_0;  1 drivers
v0x7f9217c78ec0_0 .net "memRd", 0 0, L_0x7f9217c827b0;  alias, 1 drivers
v0x7f9217c78f60_0 .var "memReadData", 31 0;
v0x7f9217c79010_0 .net "memWr", 0 0, L_0x7f9217c82890;  alias, 1 drivers
v0x7f9217c790b0_0 .net "memWriteData", 31 0, v0x7f9217c80e50_0;  1 drivers
v0x7f9217c791c0 .array "ram", 0 255, 31 0;
v0x7f9217c79260_0 .net "ram_addr", 7 0, L_0x7f9217c866c0;  1 drivers
v0x7f9217c79310_0 .net "rst", 0 0, v0x7f9217c81d30_0;  1 drivers
E_0x7f9217c4f7d0 .event edge, v0x7f9217c78ec0_0;
E_0x7f9217c52020 .event edge, v0x7f9217c79010_0;
E_0x7f9217c48660 .event edge, v0x7f9217c79310_0;
L_0x7f9217c864c0 .part v0x7f9217c80b90_0, 2, 30;
L_0x7f9217c865a0 .concat [ 30 2 0 0], L_0x7f9217c864c0, L_0x101769950;
L_0x7f9217c866c0 .part L_0x7f9217c865a0, 0, 8;
S_0x7f9217c79440 .scope module, "IM_tb" "InstMem" 2 452, 2 321 0, S_0x7f9217c595b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "pc"
    .port_info 1 /OUTPUT 32 "instruction"
v0x7f9217c79710_0 .net *"_s0", 31 0, L_0x7f9217c840b0;  1 drivers
v0x7f9217c797d0_0 .net *"_s2", 29 0, L_0x7f9217c860c0;  1 drivers
L_0x101769908 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9217c79880_0 .net *"_s4", 1 0, L_0x101769908;  1 drivers
v0x7f9217c79940_0 .var "instruction", 31 0;
v0x7f9217c799f0_0 .net "pc", 31 0, v0x7f9217c81000_0;  1 drivers
v0x7f9217c79ae0 .array "rom", 0 31, 31 0;
v0x7f9217c79e80_0 .net "rom_addr", 4 0, L_0x7f9217c863e0;  1 drivers
v0x7f9217c79ae0_0 .array/port v0x7f9217c79ae0, 0;
v0x7f9217c79ae0_1 .array/port v0x7f9217c79ae0, 1;
v0x7f9217c79ae0_2 .array/port v0x7f9217c79ae0, 2;
E_0x7f9217c78e70/0 .event edge, v0x7f9217c79e80_0, v0x7f9217c79ae0_0, v0x7f9217c79ae0_1, v0x7f9217c79ae0_2;
v0x7f9217c79ae0_3 .array/port v0x7f9217c79ae0, 3;
v0x7f9217c79ae0_4 .array/port v0x7f9217c79ae0, 4;
v0x7f9217c79ae0_5 .array/port v0x7f9217c79ae0, 5;
v0x7f9217c79ae0_6 .array/port v0x7f9217c79ae0, 6;
E_0x7f9217c78e70/1 .event edge, v0x7f9217c79ae0_3, v0x7f9217c79ae0_4, v0x7f9217c79ae0_5, v0x7f9217c79ae0_6;
v0x7f9217c79ae0_7 .array/port v0x7f9217c79ae0, 7;
v0x7f9217c79ae0_8 .array/port v0x7f9217c79ae0, 8;
v0x7f9217c79ae0_9 .array/port v0x7f9217c79ae0, 9;
v0x7f9217c79ae0_10 .array/port v0x7f9217c79ae0, 10;
E_0x7f9217c78e70/2 .event edge, v0x7f9217c79ae0_7, v0x7f9217c79ae0_8, v0x7f9217c79ae0_9, v0x7f9217c79ae0_10;
v0x7f9217c79ae0_11 .array/port v0x7f9217c79ae0, 11;
v0x7f9217c79ae0_12 .array/port v0x7f9217c79ae0, 12;
v0x7f9217c79ae0_13 .array/port v0x7f9217c79ae0, 13;
v0x7f9217c79ae0_14 .array/port v0x7f9217c79ae0, 14;
E_0x7f9217c78e70/3 .event edge, v0x7f9217c79ae0_11, v0x7f9217c79ae0_12, v0x7f9217c79ae0_13, v0x7f9217c79ae0_14;
v0x7f9217c79ae0_15 .array/port v0x7f9217c79ae0, 15;
v0x7f9217c79ae0_16 .array/port v0x7f9217c79ae0, 16;
v0x7f9217c79ae0_17 .array/port v0x7f9217c79ae0, 17;
v0x7f9217c79ae0_18 .array/port v0x7f9217c79ae0, 18;
E_0x7f9217c78e70/4 .event edge, v0x7f9217c79ae0_15, v0x7f9217c79ae0_16, v0x7f9217c79ae0_17, v0x7f9217c79ae0_18;
v0x7f9217c79ae0_19 .array/port v0x7f9217c79ae0, 19;
v0x7f9217c79ae0_20 .array/port v0x7f9217c79ae0, 20;
v0x7f9217c79ae0_21 .array/port v0x7f9217c79ae0, 21;
v0x7f9217c79ae0_22 .array/port v0x7f9217c79ae0, 22;
E_0x7f9217c78e70/5 .event edge, v0x7f9217c79ae0_19, v0x7f9217c79ae0_20, v0x7f9217c79ae0_21, v0x7f9217c79ae0_22;
v0x7f9217c79ae0_23 .array/port v0x7f9217c79ae0, 23;
v0x7f9217c79ae0_24 .array/port v0x7f9217c79ae0, 24;
v0x7f9217c79ae0_25 .array/port v0x7f9217c79ae0, 25;
v0x7f9217c79ae0_26 .array/port v0x7f9217c79ae0, 26;
E_0x7f9217c78e70/6 .event edge, v0x7f9217c79ae0_23, v0x7f9217c79ae0_24, v0x7f9217c79ae0_25, v0x7f9217c79ae0_26;
v0x7f9217c79ae0_27 .array/port v0x7f9217c79ae0, 27;
v0x7f9217c79ae0_28 .array/port v0x7f9217c79ae0, 28;
v0x7f9217c79ae0_29 .array/port v0x7f9217c79ae0, 29;
v0x7f9217c79ae0_30 .array/port v0x7f9217c79ae0, 30;
E_0x7f9217c78e70/7 .event edge, v0x7f9217c79ae0_27, v0x7f9217c79ae0_28, v0x7f9217c79ae0_29, v0x7f9217c79ae0_30;
v0x7f9217c79ae0_31 .array/port v0x7f9217c79ae0, 31;
E_0x7f9217c78e70/8 .event edge, v0x7f9217c79ae0_31;
E_0x7f9217c78e70 .event/or E_0x7f9217c78e70/0, E_0x7f9217c78e70/1, E_0x7f9217c78e70/2, E_0x7f9217c78e70/3, E_0x7f9217c78e70/4, E_0x7f9217c78e70/5, E_0x7f9217c78e70/6, E_0x7f9217c78e70/7, E_0x7f9217c78e70/8;
L_0x7f9217c860c0 .part v0x7f9217c81000_0, 2, 30;
L_0x7f9217c840b0 .concat [ 30 2 0 0], L_0x7f9217c860c0, L_0x101769908;
L_0x7f9217c863e0 .part L_0x7f9217c840b0, 0, 5;
S_0x7f9217c79f60 .scope module, "add64_tb" "adder64" 2 459, 2 4 0, S_0x7f9217c595b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "inp1"
    .port_info 1 /INPUT 64 "inp2"
    .port_info 2 /INPUT 1 "maluOp"
    .port_info 3 /OUTPUT 64 "res"
    .port_info 4 /INPUT 1 "clk"
v0x7f9217c7a1f0_0 .var/real "a", 0 0;
v0x7f9217c7a2a0_0 .var/real "b", 0 0;
v0x7f9217c7a340_0 .net "clk", 0 0, v0x7f9217c80250_0;  1 drivers
v0x7f9217c7a3f0_0 .net "inp1", 63 0, v0x7f9217c80550_0;  1 drivers
v0x7f9217c7a4a0_0 .net "inp2", 63 0, v0x7f9217c80600_0;  1 drivers
v0x7f9217c7a590_0 .net "maluOp", 0 0, L_0x7f9217c83d30;  alias, 1 drivers
v0x7f9217c7a630_0 .var "res", 63 0;
E_0x7f9217c7a1c0 .event posedge, v0x7f9217c7a340_0;
S_0x7f9217c7a760 .scope module, "alu_tb" "ALU" 2 442, 2 29 0, S_0x7f9217c595b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "src1"
    .port_info 1 /INPUT 32 "src2"
    .port_info 2 /INPUT 3 "aluCtrl"
    .port_info 3 /OUTPUT 32 "resultA"
    .port_info 4 /OUTPUT 32 "resultB"
    .port_info 5 /OUTPUT 1 "zeroFlag"
L_0x7f9217c85cd0 .functor AND 1, L_0x7f9217c85b50, L_0x7f9217c85bf0, C4<1>, C4<1>;
L_0x7f9217c85f60 .functor BUFZ 32, v0x7f9217c7b0b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9217c86010 .functor BUFZ 32, v0x7f9217c7b160_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9217c7aa00_0 .net *"_s0", 0 0, L_0x7f9217c85b50;  1 drivers
L_0x1017698c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7aaa0_0 .net/2u *"_s10", 0 0, L_0x1017698c0;  1 drivers
L_0x101769830 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7ab50_0 .net/2u *"_s2", 2 0, L_0x101769830;  1 drivers
v0x7f9217c7ac10_0 .net *"_s4", 0 0, L_0x7f9217c85bf0;  1 drivers
v0x7f9217c7acb0_0 .net *"_s6", 0 0, L_0x7f9217c85cd0;  1 drivers
L_0x101769878 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7ad90_0 .net/2u *"_s8", 0 0, L_0x101769878;  1 drivers
v0x7f9217c7ae40_0 .net "aluCtrl", 2 0, v0x7f9217c7e420_0;  alias, 1 drivers
v0x7f9217c7aef0_0 .var/i "in1", 31 0;
v0x7f9217c7afa0_0 .var/i "in2", 31 0;
v0x7f9217c7b0b0_0 .var/i "outA", 31 0;
v0x7f9217c7b160_0 .var/i "outB", 31 0;
v0x7f9217c7b210_0 .net "resultA", 31 0, L_0x7f9217c85f60;  alias, 1 drivers
v0x7f9217c7b2c0_0 .net "resultB", 31 0, L_0x7f9217c86010;  alias, 1 drivers
v0x7f9217c7b370_0 .var "resultTemp", 63 0;
v0x7f9217c7b420_0 .net "src1", 31 0, v0x7f9217c81fe0_0;  1 drivers
v0x7f9217c7b4d0_0 .net "src2", 31 0, v0x7f9217c820a0_0;  1 drivers
v0x7f9217c7b580_0 .net "zeroFlag", 0 0, L_0x7f9217c85dc0;  alias, 1 drivers
E_0x7f9217c7a9a0/0 .event edge, v0x7f9217c7b420_0, v0x7f9217c7b4d0_0, v0x7f9217c7ae40_0, v0x7f9217c7aef0_0;
E_0x7f9217c7a9a0/1 .event edge, v0x7f9217c7afa0_0, v0x7f9217c7b370_0;
E_0x7f9217c7a9a0 .event/or E_0x7f9217c7a9a0/0, E_0x7f9217c7a9a0/1;
L_0x7f9217c85b50 .cmp/eq 32, v0x7f9217c7aef0_0, v0x7f9217c7afa0_0;
L_0x7f9217c85bf0 .cmp/eq 3, v0x7f9217c7e420_0, L_0x101769830;
L_0x7f9217c85dc0 .functor MUXZ 1, L_0x1017698c0, L_0x101769878, L_0x7f9217c85cd0, C4<>;
S_0x7f9217c7b770 .scope module, "cu_tb" "ControlUnit" 2 416, 2 100 0, S_0x7f9217c595b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /OUTPUT 1 "aluSrcA"
    .port_info 2 /OUTPUT 2 "aluSrcB"
    .port_info 3 /OUTPUT 3 "aluCtrl"
    .port_info 4 /OUTPUT 1 "memRd"
    .port_info 5 /OUTPUT 1 "memWr"
    .port_info 6 /OUTPUT 2 "hiSel"
    .port_info 7 /OUTPUT 2 "loSel"
    .port_info 8 /OUTPUT 1 "hiWr"
    .port_info 9 /OUTPUT 1 "loWr"
    .port_info 10 /OUTPUT 1 "maluOp"
    .port_info 11 /OUTPUT 3 "memtoReg"
    .port_info 12 /OUTPUT 1 "regDst"
    .port_info 13 /OUTPUT 1 "regWr"
    .port_info 14 /OUTPUT 1 "jump"
    .port_info 15 /OUTPUT 1 "branch"
    .port_info 16 /OUTPUT 1 "jalr"
    .port_info 17 /INPUT 1 "clk"
L_0x7f9217c82c00 .functor OR 1, L_0x7f9217c829f0, L_0x7f9217c82ad0, C4<0>, C4<0>;
L_0x7f9217c82dd0 .functor OR 1, L_0x7f9217c82c00, L_0x7f9217c82cf0, C4<0>, C4<0>;
L_0x7f9217c830c0 .functor OR 1, L_0x7f9217c82dd0, L_0x7f9217c82ee0, C4<0>, C4<0>;
L_0x7f9217c832d0 .functor OR 1, L_0x7f9217c830c0, L_0x7f9217c83230, C4<0>, C4<0>;
L_0x7f9217c835d0 .functor OR 1, L_0x7f9217c83400, L_0x7f9217c83530, C4<0>, C4<0>;
L_0x7f9217c83830 .functor OR 1, L_0x7f9217c835d0, L_0x7f9217c836f0, C4<0>, C4<0>;
L_0x7f9217c839c0 .functor OR 1, L_0x7f9217c83830, L_0x7f9217c838e0, C4<0>, C4<0>;
L_0x7f9217c83c40 .functor OR 1, L_0x7f9217c839c0, L_0x7f9217c83af0, C4<0>, C4<0>;
L_0x7f9217c83bd0 .functor OR 1, L_0x7f9217c83e10, L_0x7f9217c841b0, C4<0>, C4<0>;
L_0x7f9217c843d0 .functor OR 1, L_0x7f9217c83bd0, L_0x7f9217c842a0, C4<0>, C4<0>;
L_0x7f9217c84520 .functor OR 1, L_0x7f9217c843d0, L_0x7f9217c84440, C4<0>, C4<0>;
L_0x7f9217c847b0 .functor OR 1, L_0x7f9217c84520, L_0x7f9217c84670, C4<0>, C4<0>;
L_0x7f9217c84920 .functor OR 1, L_0x7f9217c847b0, L_0x7f9217c84840, C4<0>, C4<0>;
L_0x7f9217c84bf0 .functor OR 1, L_0x7f9217c84920, L_0x7f9217c84aa0, C4<0>, C4<0>;
L_0x7f9217c84d40 .functor OR 1, L_0x7f9217c84bf0, L_0x7f9217c84c60, C4<0>, C4<0>;
L_0x7f9217c85010 .functor OR 1, L_0x7f9217c84d40, L_0x7f9217c84eb0, C4<0>, C4<0>;
L_0x101769050 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7bb50_0 .net/2u *"_s0", 5 0, L_0x101769050;  1 drivers
L_0x1017695a8 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7bc00_0 .net/2u *"_s100", 5 0, L_0x1017695a8;  1 drivers
v0x7f9217c7bca0_0 .net *"_s102", 0 0, L_0x7f9217c84840;  1 drivers
v0x7f9217c7bd50_0 .net *"_s104", 0 0, L_0x7f9217c84920;  1 drivers
L_0x1017695f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7bde0_0 .net/2u *"_s106", 5 0, L_0x1017695f0;  1 drivers
v0x7f9217c7bed0_0 .net *"_s108", 0 0, L_0x7f9217c84aa0;  1 drivers
v0x7f9217c7bf70_0 .net *"_s110", 0 0, L_0x7f9217c84bf0;  1 drivers
L_0x101769638 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7c010_0 .net/2u *"_s112", 5 0, L_0x101769638;  1 drivers
v0x7f9217c7c0c0_0 .net *"_s114", 0 0, L_0x7f9217c84c60;  1 drivers
v0x7f9217c7c1d0_0 .net *"_s116", 0 0, L_0x7f9217c84d40;  1 drivers
L_0x101769680 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7c260_0 .net/2u *"_s118", 5 0, L_0x101769680;  1 drivers
L_0x101769128 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7c310_0 .net/2u *"_s12", 5 0, L_0x101769128;  1 drivers
v0x7f9217c7c3c0_0 .net *"_s120", 0 0, L_0x7f9217c84eb0;  1 drivers
v0x7f9217c7c460_0 .net *"_s122", 0 0, L_0x7f9217c85010;  1 drivers
L_0x1017696c8 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7c500_0 .net/2u *"_s126", 5 0, L_0x1017696c8;  1 drivers
L_0x101769710 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7c5b0_0 .net/2u *"_s130", 5 0, L_0x101769710;  1 drivers
L_0x101769758 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7c660_0 .net/2u *"_s134", 5 0, L_0x101769758;  1 drivers
v0x7f9217c7c7f0_0 .net *"_s14", 0 0, L_0x7f9217c829f0;  1 drivers
L_0x101769170 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7c880_0 .net/2u *"_s16", 5 0, L_0x101769170;  1 drivers
v0x7f9217c7c920_0 .net *"_s18", 0 0, L_0x7f9217c82ad0;  1 drivers
v0x7f9217c7c9c0_0 .net *"_s20", 0 0, L_0x7f9217c82c00;  1 drivers
L_0x1017691b8 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7ca60_0 .net/2u *"_s22", 5 0, L_0x1017691b8;  1 drivers
v0x7f9217c7cb10_0 .net *"_s24", 0 0, L_0x7f9217c82cf0;  1 drivers
v0x7f9217c7cbb0_0 .net *"_s26", 0 0, L_0x7f9217c82dd0;  1 drivers
L_0x101769200 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7cc50_0 .net/2u *"_s28", 5 0, L_0x101769200;  1 drivers
v0x7f9217c7cd00_0 .net *"_s30", 0 0, L_0x7f9217c82ee0;  1 drivers
v0x7f9217c7cda0_0 .net *"_s32", 0 0, L_0x7f9217c830c0;  1 drivers
L_0x101769248 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7ce40_0 .net/2u *"_s34", 5 0, L_0x101769248;  1 drivers
v0x7f9217c7cef0_0 .net *"_s36", 0 0, L_0x7f9217c83230;  1 drivers
L_0x101769098 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7cf90_0 .net/2u *"_s4", 5 0, L_0x101769098;  1 drivers
L_0x101769290 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7d040_0 .net/2u *"_s40", 5 0, L_0x101769290;  1 drivers
v0x7f9217c7d0f0_0 .net *"_s42", 0 0, L_0x7f9217c83400;  1 drivers
L_0x1017692d8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7d190_0 .net/2u *"_s44", 5 0, L_0x1017692d8;  1 drivers
v0x7f9217c7c710_0 .net *"_s46", 0 0, L_0x7f9217c83530;  1 drivers
v0x7f9217c7d420_0 .net *"_s48", 0 0, L_0x7f9217c835d0;  1 drivers
L_0x101769320 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7d4b0_0 .net/2u *"_s50", 5 0, L_0x101769320;  1 drivers
v0x7f9217c7d540_0 .net *"_s52", 0 0, L_0x7f9217c836f0;  1 drivers
v0x7f9217c7d5d0_0 .net *"_s54", 0 0, L_0x7f9217c83830;  1 drivers
L_0x101769368 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7d670_0 .net/2u *"_s56", 5 0, L_0x101769368;  1 drivers
v0x7f9217c7d720_0 .net *"_s58", 0 0, L_0x7f9217c838e0;  1 drivers
v0x7f9217c7d7c0_0 .net *"_s60", 0 0, L_0x7f9217c839c0;  1 drivers
L_0x1017693b0 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7d860_0 .net/2u *"_s62", 5 0, L_0x1017693b0;  1 drivers
v0x7f9217c7d910_0 .net *"_s64", 0 0, L_0x7f9217c83af0;  1 drivers
L_0x1017693f8 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7d9b0_0 .net/2u *"_s68", 5 0, L_0x1017693f8;  1 drivers
L_0x101769440 .functor BUFT 1, C4<101010>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7da60_0 .net/2u *"_s72", 5 0, L_0x101769440;  1 drivers
v0x7f9217c7db10_0 .net *"_s74", 0 0, L_0x7f9217c83e10;  1 drivers
L_0x101769488 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7dbb0_0 .net/2u *"_s76", 5 0, L_0x101769488;  1 drivers
v0x7f9217c7dc60_0 .net *"_s78", 0 0, L_0x7f9217c841b0;  1 drivers
L_0x1017690e0 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7dd00_0 .net/2u *"_s8", 5 0, L_0x1017690e0;  1 drivers
v0x7f9217c7ddb0_0 .net *"_s80", 0 0, L_0x7f9217c83bd0;  1 drivers
L_0x1017694d0 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7de50_0 .net/2u *"_s82", 5 0, L_0x1017694d0;  1 drivers
v0x7f9217c7df00_0 .net *"_s84", 0 0, L_0x7f9217c842a0;  1 drivers
v0x7f9217c7dfa0_0 .net *"_s86", 0 0, L_0x7f9217c843d0;  1 drivers
L_0x101769518 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7e040_0 .net/2u *"_s88", 5 0, L_0x101769518;  1 drivers
v0x7f9217c7e0f0_0 .net *"_s90", 0 0, L_0x7f9217c84440;  1 drivers
v0x7f9217c7e190_0 .net *"_s92", 0 0, L_0x7f9217c84520;  1 drivers
L_0x101769560 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7e230_0 .net/2u *"_s94", 5 0, L_0x101769560;  1 drivers
v0x7f9217c7e2e0_0 .net *"_s96", 0 0, L_0x7f9217c84670;  1 drivers
v0x7f9217c7e380_0 .net *"_s98", 0 0, L_0x7f9217c847b0;  1 drivers
v0x7f9217c7e420_0 .var "aluCtrl", 2 0;
v0x7f9217c7e4e0_0 .net "aluSrcA", 0 0, L_0x7f9217c82650;  alias, 1 drivers
v0x7f9217c7e570_0 .var "aluSrcB", 1 0;
v0x7f9217c7e600_0 .net "branch", 0 0, L_0x7f9217c84f50;  alias, 1 drivers
v0x7f9217c7e690_0 .net "clk", 0 0, v0x7f9217c80250_0;  alias, 1 drivers
v0x7f9217c7e720_0 .var "hiSel", 1 0;
v0x7f9217c7d220_0 .net "hiWr", 0 0, L_0x7f9217c832d0;  alias, 1 drivers
v0x7f9217c7d2b0_0 .net "jalr", 0 0, L_0x7f9217c85410;  alias, 1 drivers
v0x7f9217c7d340_0 .net "jump", 0 0, L_0x7f9217c851a0;  alias, 1 drivers
v0x7f9217c7e7b0_0 .var "loSel", 1 0;
v0x7f9217c7e840_0 .net "loWr", 0 0, L_0x7f9217c83c40;  alias, 1 drivers
v0x7f9217c7e8d0_0 .net "maluOp", 0 0, L_0x7f9217c83d30;  alias, 1 drivers
v0x7f9217c7e980_0 .net "memRd", 0 0, L_0x7f9217c827b0;  alias, 1 drivers
v0x7f9217c7ea30_0 .net "memWr", 0 0, L_0x7f9217c82890;  alias, 1 drivers
v0x7f9217c7eae0_0 .var "memtoReg", 2 0;
v0x7f9217c7eb70_0 .net "opcode", 5 0, v0x7f9217c80f70_0;  1 drivers
v0x7f9217c7ec00_0 .var "regDst", 0 0;
v0x7f9217c7eca0_0 .net8 "regWr", 0 0, RS_0x101738e98;  alias, 2 drivers
E_0x7f9217c7a110 .event edge, v0x7f9217c7a340_0;
L_0x7f9217c82650 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769050;
L_0x7f9217c827b0 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769098;
L_0x7f9217c82890 .cmp/eq 6, v0x7f9217c80f70_0, L_0x1017690e0;
L_0x7f9217c829f0 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769128;
L_0x7f9217c82ad0 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769170;
L_0x7f9217c82cf0 .cmp/eq 6, v0x7f9217c80f70_0, L_0x1017691b8;
L_0x7f9217c82ee0 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769200;
L_0x7f9217c83230 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769248;
L_0x7f9217c83400 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769290;
L_0x7f9217c83530 .cmp/eq 6, v0x7f9217c80f70_0, L_0x1017692d8;
L_0x7f9217c836f0 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769320;
L_0x7f9217c838e0 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769368;
L_0x7f9217c83af0 .cmp/eq 6, v0x7f9217c80f70_0, L_0x1017693b0;
L_0x7f9217c83d30 .cmp/eq 6, v0x7f9217c80f70_0, L_0x1017693f8;
L_0x7f9217c83e10 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769440;
L_0x7f9217c841b0 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769488;
L_0x7f9217c842a0 .cmp/eq 6, v0x7f9217c80f70_0, L_0x1017694d0;
L_0x7f9217c84440 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769518;
L_0x7f9217c84670 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769560;
L_0x7f9217c84840 .cmp/eq 6, v0x7f9217c80f70_0, L_0x1017695a8;
L_0x7f9217c84aa0 .cmp/eq 6, v0x7f9217c80f70_0, L_0x1017695f0;
L_0x7f9217c84c60 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769638;
L_0x7f9217c84eb0 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769680;
L_0x7f9217c85080 .reduce/nor L_0x7f9217c85010;
L_0x7f9217c851a0 .cmp/eq 6, v0x7f9217c80f70_0, L_0x1017696c8;
L_0x7f9217c84f50 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769710;
L_0x7f9217c85410 .cmp/eq 6, v0x7f9217c80f70_0, L_0x101769758;
S_0x7f9217c7eef0 .scope module, "regfile_tb" "RegFile" 2 431, 2 283 0, S_0x7f9217c595b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "inp"
    .port_info 1 /INPUT 5 "rd"
    .port_info 2 /OUTPUT 32 "resA"
    .port_info 3 /INPUT 5 "rs"
    .port_info 4 /OUTPUT 32 "resB"
    .port_info 5 /INPUT 5 "rt"
    .port_info 6 /INPUT 1 "regWr"
    .port_info 7 /INPUT 1 "rst"
L_0x7f9217c85770 .functor BUFZ 32, L_0x7f9217c85610, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9217c85a60 .functor BUFZ 32, L_0x7f9217c85860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9217c7b910 .array "Reg", 31 0, 31 0;
v0x7f9217c7f220_0 .net *"_s0", 31 0, L_0x7f9217c85610;  1 drivers
v0x7f9217c7f2d0_0 .net *"_s10", 6 0, L_0x7f9217c85900;  1 drivers
L_0x1017697e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7f390_0 .net *"_s13", 1 0, L_0x1017697e8;  1 drivers
v0x7f9217c7f440_0 .net *"_s2", 6 0, L_0x7f9217c852c0;  1 drivers
L_0x1017697a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9217c7f530_0 .net *"_s5", 1 0, L_0x1017697a0;  1 drivers
v0x7f9217c7f5e0_0 .net *"_s8", 31 0, L_0x7f9217c85860;  1 drivers
v0x7f9217c7f690_0 .var/i "i", 31 0;
v0x7f9217c7f740_0 .net "inp", 31 0, v0x7f9217c804c0_0;  1 drivers
v0x7f9217c7f850_0 .net "rd", 4 0, v0x7f9217c81680_0;  1 drivers
v0x7f9217c7f900_0 .net8 "regWr", 0 0, RS_0x101738e98;  alias, 2 drivers
v0x7f9217c7f9b0_0 .net "resA", 31 0, L_0x7f9217c85770;  alias, 1 drivers
v0x7f9217c7fa40_0 .net "resB", 31 0, L_0x7f9217c85a60;  alias, 1 drivers
v0x7f9217c7fad0_0 .net "rs", 4 0, v0x7f9217c81c80_0;  1 drivers
v0x7f9217c7fb70_0 .net "rst", 0 0, v0x7f9217c81d30_0;  alias, 1 drivers
v0x7f9217c7fc20_0 .net "rt", 4 0, v0x7f9217c81e00_0;  1 drivers
E_0x7f9217c7f1a0 .event edge, v0x7f9217c7eca0_0, v0x7f9217c7f740_0, v0x7f9217c7f850_0;
L_0x7f9217c85610 .array/port v0x7f9217c7b910, L_0x7f9217c852c0;
L_0x7f9217c852c0 .concat [ 5 2 0 0], v0x7f9217c81c80_0, L_0x1017697a0;
L_0x7f9217c85860 .array/port v0x7f9217c7b910, L_0x7f9217c85900;
L_0x7f9217c85900 .concat [ 5 2 0 0], v0x7f9217c81e00_0, L_0x1017697e8;
    .scope S_0x7f9217c7b770;
T_0 ;
    %wait E_0x7f9217c7a110;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 1, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 5, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9217c7e570_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9217c7e420_0, 0, 3;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 2, 0, 6;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9217c7e570_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f9217c7e420_0, 0, 3;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9217c7e570_0, 0, 2;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 38, 0, 6;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f9217c7e420_0, 0, 3;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 4, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f9217c7e420_0, 0, 3;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9217c7e420_0, 0, 3;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 34, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_0.10, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f9217c7e420_0, 0, 3;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f9217c7e420_0, 0, 3;
    %jmp T_0.13;
T_0.12 ;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7f9217c7e420_0, 0, 3;
T_0.13 ;
T_0.11 ;
T_0.9 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9217c7b770;
T_1 ;
    %wait E_0x7f9217c7a110;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9217c7e720_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x7f9217c7e7b0_0, 0, 2;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 42, 0, 6;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f9217c7e7b0_0, 0, 2;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x7f9217c7e720_0, 0, 2;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 36, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_1.4, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9217c7e720_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f9217c7e7b0_0, 0, 2;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9217c7e720_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f9217c7e7b0_0, 0, 2;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7f9217c7b770;
T_2 ;
    %wait E_0x7f9217c7a110;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 41, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 42, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 6, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 4, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 7, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 34, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 36, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 37, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 35, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x7f9217c7ec00_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 32, 0, 6;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 33, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 8, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 38, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 39, 0, 6;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 40, 0, 6;
    %flag_or 4, 8;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9217c7ec00_0, 0, 1;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9217c7ec00_0, 0, 1;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f9217c7b770;
T_3 ;
    %wait E_0x7f9217c7a110;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 39, 0, 6;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7f9217c7eae0_0, 0, 3;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_3.2, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7f9217c7eae0_0, 0, 3;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 5, 0, 6;
    %jmp/0xz  T_3.4, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7f9217c7eae0_0, 0, 3;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 3, 0, 6;
    %jmp/0xz  T_3.6, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7f9217c7eae0_0, 0, 3;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x7f9217c7eb70_0;
    %cmpi/e 8, 0, 6;
    %jmp/0xz  T_3.8, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7f9217c7eae0_0, 0, 3;
    %jmp T_3.9;
T_3.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9217c7eae0_0, 0, 3;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f9217c7eef0;
T_4 ;
    %wait E_0x7f9217c48660;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c7b910, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c7b910, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c7b910, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c7b910, 4, 0;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7f9217c7f690_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x7f9217c7f690_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9217c7f690_0;
    %store/vec4a v0x7f9217c7b910, 4, 0;
    %load/vec4 v0x7f9217c7f690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9217c7f690_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c7b910, 4, 0;
    %pushi/vec4 100, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c7b910, 4, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f9217c7eef0;
T_5 ;
    %wait E_0x7f9217c7f1a0;
    %load/vec4 v0x7f9217c7f900_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7f9217c7f740_0;
    %load/vec4 v0x7f9217c7f850_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7f9217c7b910, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f9217c7a760;
T_6 ;
    %wait E_0x7f9217c7a9a0;
    %load/vec4 v0x7f9217c7b420_0;
    %store/vec4 v0x7f9217c7aef0_0, 0, 32;
    %load/vec4 v0x7f9217c7b4d0_0;
    %store/vec4 v0x7f9217c7afa0_0, 0, 32;
    %load/vec4 v0x7f9217c7ae40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9217c7b0b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9217c7b160_0, 0, 32;
    %jmp T_6.7;
T_6.0 ;
    %load/vec4 v0x7f9217c7aef0_0;
    %load/vec4 v0x7f9217c7afa0_0;
    %add;
    %store/vec4 v0x7f9217c7b0b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9217c7b160_0, 0, 32;
    %jmp T_6.7;
T_6.1 ;
    %load/vec4 v0x7f9217c7aef0_0;
    %load/vec4 v0x7f9217c7afa0_0;
    %or;
    %store/vec4 v0x7f9217c7b0b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9217c7b160_0, 0, 32;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0x7f9217c7aef0_0;
    %load/vec4 v0x7f9217c7afa0_0;
    %sub;
    %store/vec4 v0x7f9217c7b0b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9217c7b160_0, 0, 32;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0x7f9217c7aef0_0;
    %pad/s 64;
    %load/vec4 v0x7f9217c7afa0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x7f9217c7b370_0, 0, 64;
    %load/vec4 v0x7f9217c7b370_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x7f9217c7b0b0_0, 0, 32;
    %load/vec4 v0x7f9217c7b370_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7f9217c7b160_0, 0, 32;
    %jmp T_6.7;
T_6.4 ;
    %load/vec4 v0x7f9217c7aef0_0;
    %load/vec4 v0x7f9217c7afa0_0;
    %div/s;
    %store/vec4 v0x7f9217c7b0b0_0, 0, 32;
    %load/vec4 v0x7f9217c7aef0_0;
    %load/vec4 v0x7f9217c7afa0_0;
    %mod/s;
    %store/vec4 v0x7f9217c7b160_0, 0, 32;
    %jmp T_6.7;
T_6.5 ;
    %load/vec4 v0x7f9217c7afa0_0;
    %load/vec4 v0x7f9217c7aef0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f9217c7b0b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9217c7b160_0, 0, 32;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7f9217c79440;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 2147557567, 63, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 2214668287, 2047, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 2348941311, 65535, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 2281832447, 65535, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 2420375551, 65535, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 2489581567, 65535, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 2615287999, 65011775, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 2684299263, 67045375, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 2751408127, 67045375, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 2753560575, 2097151, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 2820669439, 2097151, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 67371012, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 134479879, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 402718724, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 335872004, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 266731521, 65011712, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 268894210, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 2147557567, 63, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 268500994, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 536805405, 67043328, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 2147557567, 63, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 2281832447, 65535, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 2214666431, 63, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 570394623, 2033663, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f9217c79ae0, 4, 0;
    %end;
    .thread T_7;
    .scope S_0x7f9217c79440;
T_8 ;
    %wait E_0x7f9217c78e70;
    %load/vec4 v0x7f9217c79e80_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9217c79ae0, 4;
    %store/vec4 v0x7f9217c79940_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7f9217c79f60;
T_9 ;
    %wait E_0x7f9217c7a1c0;
    %load/vec4 v0x7f9217c7a3f0_0;
    %cvt/rv;
    %store/real v0x7f9217c7a1f0_0;
    %load/vec4 v0x7f9217c7a4a0_0;
    %cvt/rv;
    %store/real v0x7f9217c7a2a0_0;
    %load/vec4 v0x7f9217c7a590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/real v0x7f9217c7a1f0_0;
    %load/real v0x7f9217c7a2a0_0;
    %add/wr;
    %cvt/vr 64;
    %store/vec4 v0x7f9217c7a630_0, 0, 64;
    %jmp T_9.1;
T_9.0 ;
    %load/real v0x7f9217c7a1f0_0;
    %load/real v0x7f9217c7a2a0_0;
    %sub/wr;
    %cvt/vr 64;
    %store/vec4 v0x7f9217c7a630_0, 0, 64;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f9217c4e090;
T_10 ;
    %wait E_0x7f9217c48660;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9217c78d20_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x7f9217c78d20_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7f9217c78d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9217c791c0, 0, 4;
    %load/vec4 v0x7f9217c78d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9217c78d20_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f9217c4e090;
T_11 ;
    %wait E_0x7f9217c52020;
    %load/vec4 v0x7f9217c790b0_0;
    %load/vec4 v0x7f9217c79260_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x7f9217c791c0, 4, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7f9217c4e090;
T_12 ;
    %wait E_0x7f9217c4f7d0;
    %load/vec4 v0x7f9217c79260_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f9217c791c0, 4;
    %store/vec4 v0x7f9217c78f60_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7f9217c595b0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9217c81d30_0, 0, 1;
    %vpi_call 2 401 "$display", "Reset Done" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9217c81d30_0, 0, 1;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7f9217c81000_0, 0, 32;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9217c80250_0, 0, 1;
T_13.0 ;
    %delay 100, 0;
    %load/vec4 v0x7f9217c80250_0;
    %inv;
    %store/vec4 v0x7f9217c80250_0, 0, 1;
    %jmp T_13.0;
    %end;
    .thread T_13;
    .scope S_0x7f9217c595b0;
T_14 ;
    %wait E_0x7f9217c7a1c0;
    %delay 200, 0;
    %load/vec4 v0x7f9217c806b0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7f9217c80f70_0, 0, 6;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0x7f9217c806b0_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9217c824b0_0, 0, 32;
    %load/vec4 v0x7f9217c806b0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7f9217c806b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9217c81e90_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7f9217c806b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9217c82400_0, 0, 32;
    %load/vec4 v0x7f9217c806b0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7f9217c82350_0, 0, 32;
    %load/vec4 v0x7f9217c80f70_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_14.0, 4;
    %vpi_call 2 495 "$display", "BYE" {0 0 0};
    %vpi_call 2 496 "$finish" {0 0 0};
T_14.0 ;
    %vpi_call 2 500 "$monitor", "************ instr = %b", v0x7f9217c806b0_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 504 "$monitor", "************ opcode = %b zext_shamt = %b sext_imm =%b ", v0x7f9217c80f70_0, v0x7f9217c824b0_0, v0x7f9217c81e90_0 {0 0 0};
    %delay 100, 0;
    %vpi_call 2 507 "$display", "Control Signals Generated" {0 0 0};
    %delay 100, 0;
    %load/vec4 v0x7f9217c806b0_0;
    %parti/s 5, 21, 6;
    %assign/vec4 v0x7f9217c81c80_0, 0;
    %load/vec4 v0x7f9217c806b0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0x7f9217c81e00_0, 0;
    %delay 200, 0;
    %vpi_call 2 515 "$monitor", "*** rs = %d , rt = %d,resA = %d , resB = %d ", v0x7f9217c81c80_0, v0x7f9217c81e00_0, v0x7f9217c81890_0, v0x7f9217c81920_0 {0 0 0};
    %vpi_call 2 516 "$display", "Reg[rs], Reg[rt] Loaded" {0 0 0};
    %delay 100, 0;
    %load/vec4 v0x7f9217c7ffb0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_14.2, 8;
    %load/vec4 v0x7f9217c824b0_0;
    %jmp/1 T_14.3, 8;
T_14.2 ; End of true expr.
    %load/vec4 v0x7f9217c81890_0;
    %jmp/0 T_14.3, 8;
 ; End of false expr.
    %blend;
T_14.3;
    %store/vec4 v0x7f9217c81fe0_0, 0, 32;
    %load/vec4 v0x7f9217c80040_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v0x7f9217c81920_0;
    %store/vec4 v0x7f9217c820a0_0, 0, 32;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v0x7f9217c81e90_0;
    %store/vec4 v0x7f9217c820a0_0, 0, 32;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x7f9217c82400_0;
    %store/vec4 v0x7f9217c820a0_0, 0, 32;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
    %vpi_call 2 529 "$monitor", " ALUresA = %d , ALUresB = %d , zeroFlag = %b ", v0x7f9217c81b20_0, v0x7f9217c81bd0_0, v0x7f9217c82560_0 {0 0 0};
    %vpi_call 2 530 "$display", "ALU Calculation Done" {0 0 0};
    %delay 200, 0;
    %load/vec4 v0x7f9217c81710_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x7f9217c81680_0, 0, 5;
    %jmp T_14.11;
T_14.8 ;
    %load/vec4 v0x7f9217c806b0_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7f9217c81680_0, 0, 5;
    %jmp T_14.11;
T_14.9 ;
    %load/vec4 v0x7f9217c81e00_0;
    %store/vec4 v0x7f9217c81680_0, 0, 5;
    %jmp T_14.11;
T_14.11 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9217c81b20_0;
    %store/vec4 v0x7f9217c80b90_0, 0, 32;
    %load/vec4 v0x7f9217c81920_0;
    %store/vec4 v0x7f9217c80e50_0, 0, 32;
    %load/vec4 v0x7f9217c81000_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7f9217c81340_0, 0, 32;
    %load/vec4 v0x7f9217c80ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.16, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.17, 6;
    %jmp T_14.18;
T_14.12 ;
    %load/vec4 v0x7f9217c81b20_0;
    %store/vec4 v0x7f9217c804c0_0, 0, 32;
    %jmp T_14.18;
T_14.13 ;
    %load/vec4 v0x7f9217c7fd80_0;
    %store/vec4 v0x7f9217c804c0_0, 0, 32;
    %jmp T_14.18;
T_14.14 ;
    %load/vec4 v0x7f9217c7fe40_0;
    %store/vec4 v0x7f9217c804c0_0, 0, 32;
    %jmp T_14.18;
T_14.15 ;
    %load/vec4 v0x7f9217c80cf0_0;
    %store/vec4 v0x7f9217c804c0_0, 0, 32;
    %jmp T_14.18;
T_14.16 ;
    %load/vec4 v0x7f9217c82350_0;
    %store/vec4 v0x7f9217c804c0_0, 0, 32;
    %jmp T_14.18;
T_14.17 ;
    %load/vec4 v0x7f9217c81340_0;
    %store/vec4 v0x7f9217c804c0_0, 0, 32;
    %jmp T_14.18;
T_14.18 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9217c81890_0;
    %store/vec4 v0x7f9217c80970_0, 0, 32;
    %vpi_call 2 558 "$monitor", "Result Stored Back in Register File at dest = %d inp = %d", v0x7f9217c81680_0, v0x7f9217c804c0_0 {0 0 0};
    %load/vec4 v0x7f9217c7fd80_0;
    %load/vec4 v0x7f9217c7fe40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9217c80550_0, 0, 64;
    %load/vec4 v0x7f9217c81b20_0;
    %load/vec4 v0x7f9217c81bd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9217c80600_0, 0, 64;
    %load/vec4 v0x7f9217c80b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.19, 8;
    %vpi_call 2 567 "$monitor", "inp1 = %d , inp2 = %d , resadder64 = %d ", v0x7f9217c80550_0, v0x7f9217c80600_0, v0x7f9217c81a60_0 {0 0 0};
T_14.19 ;
    %delay 200, 0;
    %load/vec4 v0x7f9217c80320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.23, 6;
    %jmp T_14.24;
T_14.21 ;
    %load/vec4 v0x7f9217c81b20_0;
    %store/vec4 v0x7f9217c821f0_0, 0, 32;
    %jmp T_14.24;
T_14.22 ;
    %load/vec4 v0x7f9217c81890_0;
    %store/vec4 v0x7f9217c821f0_0, 0, 32;
    %jmp T_14.24;
T_14.23 ;
    %load/vec4 v0x7f9217c81a60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x7f9217c821f0_0, 0, 32;
    %jmp T_14.24;
T_14.24 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9217c80430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.25, 8;
    %load/vec4 v0x7f9217c821f0_0;
    %store/vec4 v0x7f9217c7fd80_0, 0, 32;
T_14.25 ;
    %load/vec4 v0x7f9217c808c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.27, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.29, 6;
    %jmp T_14.30;
T_14.27 ;
    %load/vec4 v0x7f9217c81bd0_0;
    %store/vec4 v0x7f9217c822a0_0, 0, 32;
    %jmp T_14.30;
T_14.28 ;
    %load/vec4 v0x7f9217c81890_0;
    %store/vec4 v0x7f9217c822a0_0, 0, 32;
    %jmp T_14.30;
T_14.29 ;
    %load/vec4 v0x7f9217c81a60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x7f9217c822a0_0, 0, 32;
    %jmp T_14.30;
T_14.30 ;
    %pop/vec4 1;
    %load/vec4 v0x7f9217c80a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.31, 8;
    %load/vec4 v0x7f9217c822a0_0;
    %store/vec4 v0x7f9217c7fe40_0, 0, 32;
T_14.31 ;
    %load/vec4 v0x7f9217c81c80_0;
    %store/vec4 v0x7f9217c82150_0, 0, 5;
    %load/vec4 v0x7f9217c81680_0;
    %store/vec4 v0x7f9217c81c80_0, 0, 5;
    %vpi_call 2 596 "$monitor", "rd = %d Content of Reg[rd]= %d ", v0x7f9217c81680_0, v0x7f9217c819d0_0 {0 0 0};
    %load/vec4 v0x7f9217c81890_0;
    %store/vec4 v0x7f9217c819d0_0, 0, 32;
    %load/vec4 v0x7f9217c82150_0;
    %store/vec4 v0x7f9217c81c80_0, 0, 5;
    %delay 100, 0;
    %vpi_call 2 603 "$monitor", "Hi = %d , Lo= %d ", v0x7f9217c7fd80_0, v0x7f9217c7fe40_0 {0 0 0};
    %load/vec4 v0x7f9217c80d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.33, 8;
    %vpi_call 2 608 "$monitor", "Stored %d at Memory Loc %d", v0x7f9217c81920_0, v0x7f9217c81b20_0 {0 0 0};
T_14.33 ;
    %delay 100, 0;
    %load/vec4 v0x7f9217c81e90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7f9217c81f30_0, 0, 32;
    %load/vec4 v0x7f9217c81340_0;
    %load/vec4 v0x7f9217c81f30_0;
    %add;
    %store/vec4 v0x7f9217c811e0_0, 0, 32;
    %load/vec4 v0x7f9217c81000_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7f9217c81f30_0;
    %parti/s 28, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7f9217c81290_0, 0, 32;
    %load/vec4 v0x7f9217c801a0_0;
    %load/vec4 v0x7f9217c82560_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_14.35, 8;
    %load/vec4 v0x7f9217c811e0_0;
    %jmp/1 T_14.36, 8;
T_14.35 ; End of true expr.
    %load/vec4 v0x7f9217c81340_0;
    %jmp/0 T_14.36, 8;
 ; End of false expr.
    %blend;
T_14.36;
    %store/vec4 v0x7f9217c810b0_0, 0, 32;
    %load/vec4 v0x7f9217c80810_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_14.37, 8;
    %load/vec4 v0x7f9217c81290_0;
    %jmp/1 T_14.38, 8;
T_14.37 ; End of true expr.
    %load/vec4 v0x7f9217c810b0_0;
    %jmp/0 T_14.38, 8;
 ; End of false expr.
    %blend;
T_14.38;
    %store/vec4 v0x7f9217c81140_0, 0, 32;
    %load/vec4 v0x7f9217c80760_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_14.39, 8;
    %load/vec4 v0x7f9217c80970_0;
    %jmp/1 T_14.40, 8;
T_14.39 ; End of true expr.
    %load/vec4 v0x7f9217c81140_0;
    %jmp/0 T_14.40, 8;
 ; End of false expr.
    %blend;
T_14.40;
    %store/vec4 v0x7f9217c81000_0, 0, 32;
    %vpi_call 2 631 "$monitor", "pc = %d", v0x7f9217c81000_0 {0 0 0};
    %load/vec4 v0x7f9217c81000_0;
    %store/vec4 v0x7f9217c813f0_0, 0, 32;
    %load/vec4 v0x7f9217c81b20_0;
    %store/vec4 v0x7f9217c80110_0, 0, 32;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mips32_one.v";
