//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0_param_7
)
.reqntid 32, 1, 1
{
	.reg .pred 	%p<17>;
	.reg .b32 	%r<93>;
	.reg .f32 	%f<28>;
	.reg .b64 	%rd<23>;
	.loc	1 19 0                          // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd11, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0_param_0];
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0_param_1];
$L__tmp0:
	.loc	1 22 28                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:22:33
	shl.b32 	%r30, %r1, 4;
	ld.param.u64 	%rd13, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0_param_2];
	ld.param.u64 	%rd14, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0_param_3];
	.loc	1 23 44                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:23:44
	mov.u32 	%r31, %tid.x;
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0_param_4];
	bfe.u32 	%r32, %r31, 1, 2;
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_0_param_5];
	and.b32  	%r33, %r31, 8;
	shr.u32 	%r34, %r33, 1;
	and.b32  	%r35, %r31, 16;
	shr.u32 	%r36, %r35, 1;
	and.b32  	%r37, %r31, 1;
	shl.b32 	%r38, %r37, 1;
	shl.b32 	%r39, %r31, 1;
	and.b32  	%r40, %r39, 14;
	or.b32  	%r41, %r34, %r32;
	or.b32  	%r42, %r41, %r36;
	.loc	1 23 23                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:23:23
	or.b32  	%r43, %r42, %r30;
	or.b32  	%r44, %r30, %r40;
	.loc	1 24 21                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:24:21
	setp.lt.s32 	%p2, %r43, 16;
	setp.lt.s32 	%p7, %r44, 16;
	.loc	1 25 28                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:25:33
	shl.b32 	%r45, %r2, 2;
	.loc	1 26 44                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:26:44
	or.b32  	%r46, %r33, %r35;
	shr.u32 	%r47, %r46, 3;
	.loc	1 26 23                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:26:23
	or.b32  	%r48, %r45, %r38;
	or.b32  	%r49, %r47, %r45;
	.loc	1 27 21                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:27:21
	setp.lt.s32 	%p15, %r48, 4;
	setp.lt.s32 	%p16, %r49, 4;
	.loc	1 31 19                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:31:19
	shr.s32 	%r51, %r44, 31;
	shr.u32 	%r52, %r51, 30;
	add.s32 	%r53, %r44, %r52;
	.loc	1 30 19                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:30:19
	and.b32  	%r54, %r53, -4;
	sub.s32 	%r55, %r44, %r54;
	bfe.s32 	%r56, %r1, 27, 1;
	shr.u32 	%r57, %r56, 30;
	add.s32 	%r58, %r43, %r57;
	and.b32  	%r59, %r58, -4;
	sub.s32 	%r60, %r43, %r59;
	.loc	1 32 37                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:32:37
	shl.b32 	%r61, %r43, 2;
	.loc	1 32 35                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:32:35
	add.s32 	%r62, %r48, %r61;
	.loc	1 32 30                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:32:30
	mul.wide.s32 	%rd17, %r62, 4;
	add.s64 	%rd1, %rd11, %rd17;
	.loc	1 32 50                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:32:50
	and.pred  	%p1, %p2, %p15;
	and.pred  	%p6, %p7, %p16;
	.loc	1 32 42                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:32:42
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r3, %r4 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:33:30
	mul.wide.s32 	%rd18, %r60, 4;
	add.s64 	%rd2, %rd12, %rd18;
	.loc	1 33 35                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:33:35
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r5 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r6 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 34 30                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:34:30
	add.s64 	%rd4, %rd13, %rd18;
	.loc	1 34 35                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:34:35
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r7 }, [ %rd4 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p2 ld.global.L1::evict_last.b32 { %r8 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r8;
	.loc	1 35 38                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:35:38
	shl.b32 	%r63, %r49, 3;
	.loc	1 35 46                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:35:46
	shl.b32 	%r64, %r53, 3;
	and.b32  	%r65, %r64, -32;
	.loc	1 35 36                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:35:36
	add.s32 	%r66, %r65, %r63;
	.loc	1 35 43                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:35:43
	add.s32 	%r67, %r66, %r55;
	.loc	1 35 31                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:35:31
	mul.wide.s32 	%rd19, %r67, 4;
	add.s64 	%rd6, %rd14, %rd19;
	.loc	1 35 51                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:35:51
	// begin inline asm
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p6 ld.global.L1::evict_last.v2.b32 { %r9, %r10 }, [ %rd6 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:36:31
	mul.wide.s32 	%rd20, %r55, 4;
	add.s64 	%rd7, %rd15, %rd20;
	.loc	1 36 36                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:36:36
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	@%p7 ld.global.L1::evict_last.v2.b32 { %r11, %r12 }, [ %rd7 + 0 ];
	// end inline asm
	.loc	1 37 35                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:37:35
	add.s32 	%r68, %r55, 4;
	.loc	1 37 47                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:37:47
	add.s32 	%r69, %r66, %r68;
	.loc	1 37 31                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:37:31
	mul.wide.s32 	%rd21, %r69, 4;
	add.s64 	%rd8, %rd14, %rd21;
	.loc	1 37 55                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:37:55
	// begin inline asm
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p6 ld.global.L1::evict_last.v2.b32 { %r13, %r14 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 38 31                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:38:31
	mul.wide.u32 	%rd22, %r68, 4;
	add.s64 	%rd9, %rd15, %rd22;
	.loc	1 38 40                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:38:40
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	@%p7 ld.global.L1::evict_last.v2.b32 { %r15, %r16 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 41 18                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:41:18
	add.f32 	%f2, %f1, 0f3727C5AC;
	.loc	1 42 26                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:42:26
	sqrt.approx.ftz.f32 	%f3, %f2;
	.loc	1 32 42                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:32:42
	mov.b32 	%f4, %r4;
	.loc	1 33 35                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:33:35
	mov.b32 	%f5, %r6;
	.loc	1 39 18                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:39:18
	sub.f32 	%f6, %f4, %f5;
	.loc	1 32 42                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:32:42
	mov.b32 	%f7, %r3;
	.loc	1 39 18                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:39:18
	sub.f32 	%f8, %f7, %f5;
	.loc	1 44 18                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:44:18
	mov.b32 	%r19, %f3;
	mov.b32 	%r18, 1065353216;
	// begin inline asm
	div.full.f32 %r17, %r18, %r19;
	// end inline asm
	mov.b32 	%f9, %r17;
	.loc	1 47 19                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:47:19
	mul.f32 	%f10, %f8, %f9;
	mul.f32 	%f11, %f6, %f9;
	shl.b32 	%r70, %r37, 5;
	or.b32  	%r71, %r70, %r32;
	or.b32  	%r72, %r71, %r34;
	or.b32  	%r73, %r72, %r36;
	shl.b32 	%r74, %r37, 4;
	mov.u32 	%r75, global_smem;
	add.s32 	%r76, %r75, %r74;
	shl.b32 	%r77, %r73, 2;
	add.s32 	%r20, %r76, %r77;
	mov.b32 	%r21, %f10;
	mov.pred 	%p10, -1;
	// begin inline asm
	@%p10 st.shared.b32 [ %r20 + 0 ], %r21;
	// end inline asm
	shr.u32 	%r78, %r70, 1;
	add.s32 	%r79, %r75, %r78;
	add.s32 	%r80, %r79, %r77;
	add.s32 	%r22, %r80, 72;
	mov.b32 	%r23, %f11;
	// begin inline asm
	@%p10 st.shared.b32 [ %r22 + 0 ], %r23;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r81, %r31, 24;
	add.s32 	%r82, %r75, %r81;
	shl.b32 	%r83, %r31, 3;
	and.b32  	%r84, %r83, 248;
	add.s32 	%r85, %r82, %r84;
	ld.shared.v2.f32 	{%f12, %f13}, [%r85];
	.loc	1 38 40                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:38:40
	mov.b32 	%f14, %r15;
	mov.b32 	%f15, %r11;
	.loc	1 37 55                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:37:55
	mov.b32 	%f16, %r13;
	mov.b32 	%f17, %r9;
	.loc	1 50 20                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:50:20
	add.f32 	%f18, %f17, %f15;
	add.f32 	%f19, %f16, %f14;
	.loc	1 38 40                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:38:40
	mov.b32 	%f20, %r16;
	mov.b32 	%f21, %r12;
	.loc	1 37 55                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:37:55
	mov.b32 	%f22, %r14;
	mov.b32 	%f23, %r10;
	.loc	1 50 20                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:50:20
	add.f32 	%f24, %f23, %f21;
	add.f32 	%f25, %f22, %f20;
	.loc	1 51 20                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:51:20
	fma.rn.f32 	%f26, %f18, %f12, %f19;
	fma.rn.f32 	%f27, %f24, %f13, %f25;
	.loc	1 52 25                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:52:25
	add.s64 	%rd10, %rd16, %rd17;
	.loc	1 52 44                         // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:52:44
	bar.sync 	0;
	and.b32  	%r86, %r83, 56;
	or.b32  	%r87, %r47, %r86;
	add.s32 	%r88, %r75, %r86;
	shl.b32 	%r89, %r87, 2;
	add.s32 	%r24, %r88, %r89;
	mov.b32 	%r25, %f26;
	// begin inline asm
	@%p10 st.shared.b32 [ %r24 + 0 ], %r25;
	// end inline asm
	add.s32 	%r26, %r24, 20;
	mov.b32 	%r27, %f27;
	// begin inline asm
	@%p10 st.shared.b32 [ %r26 + 0 ], %r27;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r90, %r39, 60;
	add.s32 	%r91, %r75, %r90;
	add.s32 	%r92, %r91, %r84;
	ld.shared.u32 	%r28, [%r92];
	ld.shared.u32 	%r29, [%r92+4];
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd10 + 0 ], { %r28, %r29 };
	// end inline asm
	.loc	1 52 4                          // cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py:52:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/xx/cxxyoflena5g24llmtslihkruomhqurp5hdsexeatubmdn6ppih5.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 120
.b8 120
.b8 121
.b8 111
.b8 102
.b8 108
.b8 101
.b8 110
.b8 97
.b8 53
.b8 103
.b8 50
.b8 52
.b8 108
.b8 108
.b8 109
.b8 116
.b8 115
.b8 108
.b8 105
.b8 104
.b8 107
.b8 114
.b8 117
.b8 111
.b8 109
.b8 104
.b8 113
.b8 117
.b8 114
.b8 112
.b8 53
.b8 104
.b8 100
.b8 115
.b8 101
.b8 120
.b8 101
.b8 97
.b8 116
.b8 117
.b8 98
.b8 109
.b8 100
.b8 110
.b8 54
.b8 112
.b8 112
.b8 105
.b8 104
.b8 53
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 120
.b8 120
.b8 0
	}
	.section	.debug_macinfo	{	}
