Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: keypad_controler.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "keypad_controler.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "keypad_controler"
Output Format                      : NGC
Target Device                      : xc3s200-4-ft256

---- Source Options
Top Module Name                    : keypad_controler
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "L:/CPE 4ETI/Keyboard_controller/clk_divider.vhd" in Library work.
Architecture behavioral of Entity clk_divider is up to date.
Compiling vhdl file "L:/CPE 4ETI/Keyboard_controller/debounce_fsm.vhd" in Library work.
Architecture behavioral of Entity debounce_fsm is up to date.
Compiling vhdl file "L:/CPE 4ETI/Keyboard_controller/debounce.vhd" in Library work.
Architecture behavioral of Entity debounce is up to date.
Compiling vhdl file "L:/CPE 4ETI/Keyboard_controller/counter_2b.vhd" in Library work.
Architecture behavioral of Entity counter_2b is up to date.
Compiling vhdl file "L:/CPE 4ETI/Keyboard_controller/transcoder_2v4.vhd" in Library work.
Architecture behavioral of Entity transcoder_2v4 is up to date.
Compiling vhdl file "L:/CPE 4ETI/Keyboard_controller/debounced_keyboard.vhd" in Library work.
Architecture behavioral of Entity debounced_keyboard is up to date.
Compiling vhdl file "L:/CPE 4ETI/Keyboard_controller/keydetector.vhd" in Library work.
Architecture behavioral of Entity keydetector is up to date.
Compiling vhdl file "L:/CPE 4ETI/Keyboard_controller/display_controller.vhd" in Library work.
Architecture behavioral of Entity display_controller is up to date.
Compiling vhdl file "L:/CPE 4ETI/Keyboard_controller/transcoder_7_segments.vhd" in Library work.
Architecture behavioral of Entity transcoder_7_segments is up to date.
Compiling vhdl file "L:/CPE 4ETI/Keyboard_controller/keypad_controler.vhd" in Library work.
Architecture behavioral of Entity keypad_controler is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <keypad_controler> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter_2b> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <transcoder_2v4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <debounced_keyboard> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <keydetector> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <display_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <transcoder_7_segments> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_divider> in library <work> (architecture <behavioral>) with generics.
	N = 1250000

Analyzing hierarchy for entity <debounce> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_divider> in library <work> (architecture <behavioral>) with generics.
	N = 200000

Analyzing hierarchy for entity <clk_divider> in library <work> (architecture <behavioral>) with generics.
	N = 25000

Analyzing hierarchy for entity <debounce_fsm> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <keypad_controler> in library <work> (Architecture <behavioral>).
Entity <keypad_controler> analyzed. Unit <keypad_controler> generated.

Analyzing Entity <counter_2b> in library <work> (Architecture <behavioral>).
Entity <counter_2b> analyzed. Unit <counter_2b> generated.

Analyzing generic Entity <clk_divider.1> in library <work> (Architecture <behavioral>).
	N = 1250000
Entity <clk_divider.1> analyzed. Unit <clk_divider.1> generated.

Analyzing Entity <transcoder_2v4> in library <work> (Architecture <behavioral>).
Entity <transcoder_2v4> analyzed. Unit <transcoder_2v4> generated.

Analyzing Entity <debounced_keyboard> in library <work> (Architecture <behavioral>).
Entity <debounced_keyboard> analyzed. Unit <debounced_keyboard> generated.

Analyzing Entity <debounce> in library <work> (Architecture <behavioral>).
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing generic Entity <clk_divider.3> in library <work> (Architecture <behavioral>).
	N = 25000
Entity <clk_divider.3> analyzed. Unit <clk_divider.3> generated.

Analyzing Entity <debounce_fsm> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "L:/CPE 4ETI/Keyboard_controller/debounce_fsm.vhd" line 52: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <current_state>
Entity <debounce_fsm> analyzed. Unit <debounce_fsm> generated.

Analyzing Entity <keydetector> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "L:/CPE 4ETI/Keyboard_controller/keydetector.vhd" line 67: Mux is complete : default of case is discarded
Entity <keydetector> analyzed. Unit <keydetector> generated.

Analyzing Entity <display_controller> in library <work> (Architecture <behavioral>).
Entity <display_controller> analyzed. Unit <display_controller> generated.

Analyzing generic Entity <clk_divider.2> in library <work> (Architecture <behavioral>).
	N = 200000
Entity <clk_divider.2> analyzed. Unit <clk_divider.2> generated.

Analyzing Entity <transcoder_7_segments> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "L:/CPE 4ETI/Keyboard_controller/transcoder_7_segments.vhd" line 64: Mux is complete : default of case is discarded
INFO:Xst:1561 - "L:/CPE 4ETI/Keyboard_controller/transcoder_7_segments.vhd" line 84: Mux is complete : default of case is discarded
WARNING:Xst:819 - "L:/CPE 4ETI/Keyboard_controller/transcoder_7_segments.vhd" line 73: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <first_digit>, <second_digit>, <third_digit>, <fourth_digit>
Entity <transcoder_7_segments> analyzed. Unit <transcoder_7_segments> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <transcoder_2v4>.
    Related source file is "L:/CPE 4ETI/Keyboard_controller/transcoder_2v4.vhd".
    Found 4x4-bit ROM for signal <C>.
    Summary:
	inferred   1 ROM(s).
Unit <transcoder_2v4> synthesized.


Synthesizing Unit <keydetector>.
    Related source file is "L:/CPE 4ETI/Keyboard_controller/keydetector.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <hexa_id>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <keydetector> synthesized.


Synthesizing Unit <transcoder_7_segments>.
    Related source file is "L:/CPE 4ETI/Keyboard_controller/transcoder_7_segments.vhd".
    Found 16x7-bit ROM for signal <segments_data>.
    Found 2-bit up counter for signal <counter>.
    Found 4-bit 4-to-1 multiplexer for signal <current_digit_code>.
    Found 4-bit register for signal <first_digit>.
    Found 4-bit register for signal <fourth_digit>.
    Found 4-bit register for signal <second_digit>.
    Found 4-bit register for signal <third_digit>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  16 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <transcoder_7_segments> synthesized.


Synthesizing Unit <clk_divider_1>.
    Related source file is "L:/CPE 4ETI/Keyboard_controller/clk_divider.vhd".
    Found 1-bit register for signal <clk_out_int>.
    Found 21-bit comparator less for signal <clk_out_int$cmp_lt0000> created at line 49.
    Found 21-bit up counter for signal <vcount>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_divider_1> synthesized.


Synthesizing Unit <clk_divider_3>.
    Related source file is "L:/CPE 4ETI/Keyboard_controller/clk_divider.vhd".
    Found 1-bit register for signal <clk_out_int>.
    Found 15-bit comparator less for signal <clk_out_int$cmp_lt0000> created at line 49.
    Found 15-bit up counter for signal <vcount>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_divider_3> synthesized.


Synthesizing Unit <debounce_fsm>.
    Related source file is "L:/CPE 4ETI/Keyboard_controller/debounce_fsm.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 10                                             |
    | Inputs             | 3                                              |
    | Outputs            | 6                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | zero                                           |
    | Power Up State     | zero                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <debounce_sw>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Found 5-bit up counter for signal <m_tick_0>.
    Found 5-bit up counter for signal <m_tick_1>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
Unit <debounce_fsm> synthesized.


Synthesizing Unit <clk_divider_2>.
    Related source file is "L:/CPE 4ETI/Keyboard_controller/clk_divider.vhd".
    Found 1-bit register for signal <clk_out_int>.
    Found 18-bit comparator less for signal <clk_out_int$cmp_lt0000> created at line 49.
    Found 18-bit up counter for signal <vcount>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_divider_2> synthesized.


Synthesizing Unit <counter_2b>.
    Related source file is "L:/CPE 4ETI/Keyboard_controller/counter_2b.vhd".
    Found 2-bit up counter for signal <count_int>.
    Summary:
	inferred   1 Counter(s).
Unit <counter_2b> synthesized.


Synthesizing Unit <display_controller>.
    Related source file is "L:/CPE 4ETI/Keyboard_controller/display_controller.vhd".
    Found 4x4-bit ROM for signal <AN>.
    Found 2-bit up counter for signal <counter>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
Unit <display_controller> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "L:/CPE 4ETI/Keyboard_controller/debounce.vhd".
Unit <debounce> synthesized.


Synthesizing Unit <debounced_keyboard>.
    Related source file is "L:/CPE 4ETI/Keyboard_controller/debounced_keyboard.vhd".
WARNING:Xst:646 - Signal <internal_raw_lines_out> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <debounced_keyboard> synthesized.


Synthesizing Unit <keypad_controler>.
    Related source file is "L:/CPE 4ETI/Keyboard_controller/keypad_controler.vhd".
WARNING:Xst:1306 - Output <hexa_code> is never assigned.
Unit <keypad_controler> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 3
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 2
# Counters                                             : 17
 15-bit up counter                                     : 4
 18-bit up counter                                     : 1
 2-bit up counter                                      : 3
 21-bit up counter                                     : 1
 5-bit up counter                                      : 8
# Registers                                            : 10
 1-bit register                                        : 6
 4-bit register                                        : 4
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 6
 15-bit comparator less                                : 4
 18-bit comparator less                                : 1
 21-bit comparator less                                : 1
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/current_state/FSM> on signal <current_state[1:2]> with user encoding.
Optimizing FSM <U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/current_state/FSM> on signal <current_state[1:2]> with user encoding.
Optimizing FSM <U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/current_state/FSM> on signal <current_state[1:2]> with user encoding.
Optimizing FSM <U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/current_state/FSM> on signal <current_state[1:2]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 zero         | 00
 wait_state_0 | 01
 wait_state_1 | 10
 one          | 11
--------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 3
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 2
# Counters                                             : 17
 15-bit up counter                                     : 4
 18-bit up counter                                     : 1
 2-bit up counter                                      : 3
 21-bit up counter                                     : 1
 5-bit up counter                                      : 8
# Registers                                            : 22
 Flip-Flops                                            : 22
# Latches                                              : 4
 1-bit latch                                           : 4
# Comparators                                          : 6
 15-bit comparator less                                : 4
 18-bit comparator less                                : 1
 21-bit comparator less                                : 1
# Multiplexers                                         : 5
 1-bit 4-to-1 multiplexer                              : 4
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <keypad_controler> ...

Optimizing unit <keydetector> ...

Optimizing unit <transcoder_7_segments> ...

Optimizing unit <debounce_fsm> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block keypad_controler, actual ratio is 8.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 175
 Flip-Flops                                            : 175

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : keypad_controler.ngr
Top Level Output File Name         : keypad_controler
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 529
#      GND                         : 1
#      INV                         : 33
#      LUT1                        : 107
#      LUT2                        : 57
#      LUT3                        : 32
#      LUT3_L                      : 8
#      LUT4                        : 40
#      MUXCY                       : 139
#      MUXF5                       : 12
#      VCC                         : 1
#      XORCY                       : 99
# FlipFlops/Latches                : 179
#      FD                          : 2
#      FDC                         : 8
#      FDCE                        : 40
#      FDE                         : 22
#      FDR                         : 101
#      FDRE                        : 2
#      LD                          : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 5
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-4 

 Number of Slices:                      144  out of   1920     7%  
 Number of Slice Flip Flops:            179  out of   3840     4%  
 Number of 4 input LUTs:                277  out of   3840     7%  
 Number of IOs:                          25
 Number of bonded IOBs:                  21  out of    173    12%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------+
Clock Signal                                                                                                                 | Clock buffer(FF name)                                         | Load  |
-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------+
clk                                                                                                                          | BUFGP                                                         | 113   |
U_counter_2b/U0/clk_out_int                                                                                                  | NONE(U_counter_2b/count_int_0)                                | 2     |
U_Display_Controller/u_clk_divider/clk_out_int                                                                               | NONE(U_Display_Controller/counter_1)                          | 2     |
internal_non_activated(U_Key_Detector/key_is_pressed1:O)                                                                     | NONE(*)(U_Transcoder_7seg/counter_1)                          | 18    |
U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U0/clk_out_int                                                                        | NONE(U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/m_tick_0_4)    | 10    |
U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/debounce_sw_or0000(U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/debounce_sw_or00001:O)| NONE(*)(U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/debounce_sw)| 1     |
U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U0/clk_out_int                                                                        | NONE(U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/m_tick_0_4)    | 10    |
U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/debounce_sw_or0000(U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/debounce_sw_or00001:O)| NONE(*)(U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/debounce_sw)| 1     |
U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U0/clk_out_int                                                                        | NONE(U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/m_tick_0_4)    | 10    |
U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/debounce_sw_or0000(U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/debounce_sw_or00001:O)| NONE(*)(U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/debounce_sw)| 1     |
U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U0/clk_out_int                                                                        | NONE(U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/m_tick_0_4)    | 10    |
U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/debounce_sw_or0000(U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/debounce_sw_or00001:O)| NONE(*)(U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/debounce_sw)| 1     |
-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+-------+
(*) These 5 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------+
Control Signal                                                                                                               | Buffer(FF name)                                                       | Load  |
-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------+
N0(XST_GND:G)                                                                                                                | NONE(U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/current_state_FSM_FFd1)| 8     |
U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/debounce_sw_or0000(U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/debounce_sw_or00001:O)| NONE(U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/m_tick_0_0)            | 5     |
U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/m_tick_0_not0001(U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/m_tick_1_or00001:O)     | NONE(U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/m_tick_1_0)            | 5     |
U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/debounce_sw_or0000(U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/debounce_sw_or00001:O)| NONE(U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/m_tick_0_0)            | 5     |
U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/m_tick_0_not0001(U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/m_tick_1_or00001:O)     | NONE(U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/m_tick_1_0)            | 5     |
U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/debounce_sw_or0000(U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/debounce_sw_or00001:O)| NONE(U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/m_tick_0_0)            | 5     |
U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/m_tick_0_not0001(U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/m_tick_1_or00001:O)     | NONE(U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/m_tick_1_0)            | 5     |
U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/debounce_sw_or0000(U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/debounce_sw_or00001:O)| NONE(U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/m_tick_0_0)            | 5     |
U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/m_tick_0_not0001(U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/m_tick_1_or00001:O)     | NONE(U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/m_tick_1_0)            | 5     |
-----------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.470ns (Maximum Frequency: 154.560MHz)
   Minimum input arrival time before clock: 4.199ns
   Maximum output required time after clock: 11.558ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.470ns (frequency: 154.560MHz)
  Total number of paths / destination ports: 2266 / 214
-------------------------------------------------------------------------
Delay:               6.470ns (Levels of Logic = 12)
  Source:            U_counter_2b/U0/vcount_4 (FF)
  Destination:       U_counter_2b/U0/vcount_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U_counter_2b/U0/vcount_4 to U_counter_2b/U0/vcount_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   1.216  U_counter_2b/U0/vcount_4 (U_counter_2b/U0/vcount_4)
     LUT1:I0->O            1   0.551   0.000  U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<0>_rt (U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.500   0.000  U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<0> (U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<1> (U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<2> (U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<3> (U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<4> (U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<5> (U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<6> (U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<7> (U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<8> (U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<9> (U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<9>)
     MUXCY:CI->O          22   0.281   1.600  U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<10> (U_counter_2b/U0/Mcompar_clk_out_int_cmp_lt0000_cy<10>)
     FDR:R                     1.026          U_counter_2b/U0/vcount_0
    ----------------------------------------
    Total                      6.470ns (3.654ns logic, 2.816ns route)
                                       (56.5% logic, 43.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_counter_2b/U0/clk_out_int'
  Clock period: 3.462ns (frequency: 288.850MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               3.462ns (Levels of Logic = 1)
  Source:            U_counter_2b/count_int_0 (FF)
  Destination:       U_counter_2b/count_int_0 (FF)
  Source Clock:      U_counter_2b/U0/clk_out_int rising
  Destination Clock: U_counter_2b/U0/clk_out_int rising

  Data Path: U_counter_2b/count_int_0 to U_counter_2b/count_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.720   1.187  U_counter_2b/count_int_0 (U_counter_2b/count_int_0)
     INV:I->O              1   0.551   0.801  U_counter_2b/Mcount_count_int_xor<0>11_INV_0 (Result<0>)
     FDRE:D                    0.203          U_counter_2b/count_int_0
    ----------------------------------------
    Total                      3.462ns (1.474ns logic, 1.988ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_Display_Controller/u_clk_divider/clk_out_int'
  Clock period: 2.937ns (frequency: 340.483MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.937ns (Levels of Logic = 1)
  Source:            U_Display_Controller/counter_1 (FF)
  Destination:       U_Display_Controller/counter_1 (FF)
  Source Clock:      U_Display_Controller/u_clk_divider/clk_out_int rising
  Destination Clock: U_Display_Controller/u_clk_divider/clk_out_int rising

  Data Path: U_Display_Controller/counter_1 to U_Display_Controller/counter_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.720   1.463  U_Display_Controller/counter_1 (U_Display_Controller/counter_1)
     LUT2:I0->O            1   0.551   0.000  U_Display_Controller/Mcount_counter_xor<1>11 (Result<1>3)
     FD:D                      0.203          U_Display_Controller/counter_1
    ----------------------------------------
    Total                      2.937ns (1.474ns logic, 1.463ns route)
                                       (50.2% logic, 49.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'internal_non_activated'
  Clock period: 4.132ns (frequency: 242.014MHz)
  Total number of paths / destination ports: 35 / 18
-------------------------------------------------------------------------
Delay:               4.132ns (Levels of Logic = 1)
  Source:            U_Transcoder_7seg/counter_0 (FF)
  Destination:       U_Transcoder_7seg/first_digit_3 (FF)
  Source Clock:      internal_non_activated rising
  Destination Clock: internal_non_activated rising

  Data Path: U_Transcoder_7seg/counter_0 to U_Transcoder_7seg/first_digit_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.720   1.342  U_Transcoder_7seg/counter_0 (U_Transcoder_7seg/counter_0)
     LUT2:I0->O            4   0.551   0.917  U_Transcoder_7seg/second_digit_cmp_eq00001 (U_Transcoder_7seg/second_digit_cmp_eq0000)
     FDE:CE                    0.602          U_Transcoder_7seg/second_digit_0
    ----------------------------------------
    Total                      4.132ns (1.873ns logic, 2.259ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U0/clk_out_int'
  Clock period: 3.449ns (frequency: 289.939MHz)
  Total number of paths / destination ports: 30 / 10
-------------------------------------------------------------------------
Delay:               3.449ns (Levels of Logic = 2)
  Source:            U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/m_tick_0_2 (FF)
  Destination:       U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/m_tick_0_4 (FF)
  Source Clock:      U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U0/clk_out_int rising
  Destination Clock: U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U0/clk_out_int rising

  Data Path: U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/m_tick_0_2 to U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/m_tick_0_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.720   1.256  U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/m_tick_0_2 (U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/m_tick_0_2)
     LUT3_L:I0->LO         1   0.551   0.168  U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/Mcount_m_tick_0_cy<2>11 (U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/Mcount_m_tick_0_cy<2>)
     LUT3:I2->O            1   0.551   0.000  U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/Mcount_m_tick_0_xor<4>11 (U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/Result<4>1)
     FDCE:D                    0.203          U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/m_tick_0_4
    ----------------------------------------
    Total                      3.449ns (2.025ns logic, 1.424ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U0/clk_out_int'
  Clock period: 3.449ns (frequency: 289.939MHz)
  Total number of paths / destination ports: 30 / 10
-------------------------------------------------------------------------
Delay:               3.449ns (Levels of Logic = 2)
  Source:            U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/m_tick_0_2 (FF)
  Destination:       U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/m_tick_0_4 (FF)
  Source Clock:      U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U0/clk_out_int rising
  Destination Clock: U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U0/clk_out_int rising

  Data Path: U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/m_tick_0_2 to U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/m_tick_0_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.720   1.256  U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/m_tick_0_2 (U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/m_tick_0_2)
     LUT3_L:I0->LO         1   0.551   0.168  U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/Mcount_m_tick_0_cy<2>11 (U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/Mcount_m_tick_0_cy<2>)
     LUT3:I2->O            1   0.551   0.000  U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/Mcount_m_tick_0_xor<4>11 (U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/Result<4>1)
     FDCE:D                    0.203          U_Key_Debounce/GEN_DEBOUCE_UNITY[2].UX/U1/m_tick_0_4
    ----------------------------------------
    Total                      3.449ns (2.025ns logic, 1.424ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U0/clk_out_int'
  Clock period: 3.449ns (frequency: 289.939MHz)
  Total number of paths / destination ports: 30 / 10
-------------------------------------------------------------------------
Delay:               3.449ns (Levels of Logic = 2)
  Source:            U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/m_tick_0_2 (FF)
  Destination:       U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/m_tick_0_4 (FF)
  Source Clock:      U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U0/clk_out_int rising
  Destination Clock: U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U0/clk_out_int rising

  Data Path: U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/m_tick_0_2 to U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/m_tick_0_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.720   1.256  U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/m_tick_0_2 (U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/m_tick_0_2)
     LUT3_L:I0->LO         1   0.551   0.168  U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/Mcount_m_tick_0_cy<2>11 (U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/Mcount_m_tick_0_cy<2>)
     LUT3:I2->O            1   0.551   0.000  U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/Mcount_m_tick_0_xor<4>11 (U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/Result<4>1)
     FDCE:D                    0.203          U_Key_Debounce/GEN_DEBOUCE_UNITY[1].UX/U1/m_tick_0_4
    ----------------------------------------
    Total                      3.449ns (2.025ns logic, 1.424ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U0/clk_out_int'
  Clock period: 3.449ns (frequency: 289.939MHz)
  Total number of paths / destination ports: 30 / 10
-------------------------------------------------------------------------
Delay:               3.449ns (Levels of Logic = 2)
  Source:            U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/m_tick_0_2 (FF)
  Destination:       U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/m_tick_0_4 (FF)
  Source Clock:      U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U0/clk_out_int rising
  Destination Clock: U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U0/clk_out_int rising

  Data Path: U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/m_tick_0_2 to U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/m_tick_0_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.720   1.256  U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/m_tick_0_2 (U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/m_tick_0_2)
     LUT3_L:I0->LO         1   0.551   0.168  U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/Mcount_m_tick_0_cy<2>11 (U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/Mcount_m_tick_0_cy<2>)
     LUT3:I2->O            1   0.551   0.000  U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/Mcount_m_tick_0_xor<4>11 (U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/Result<4>1)
     FDCE:D                    0.203          U_Key_Debounce/GEN_DEBOUCE_UNITY[0].UX/U1/m_tick_0_4
    ----------------------------------------
    Total                      3.449ns (2.025ns logic, 1.424ns route)
                                       (58.7% logic, 41.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U_counter_2b/U0/clk_out_int'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.724ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       U_counter_2b/count_int_0 (FF)
  Destination Clock: U_counter_2b/U0/clk_out_int rising

  Data Path: rst to U_counter_2b/count_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.821   0.877  rst_IBUF (rst_IBUF)
     FDRE:R                    1.026          U_counter_2b/count_int_0
    ----------------------------------------
    Total                      2.724ns (1.847ns logic, 0.877ns route)
                                       (67.8% logic, 32.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 12 / 8
-------------------------------------------------------------------------
Offset:              4.199ns (Levels of Logic = 3)
  Source:            lines<3> (PAD)
  Destination:       U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/current_state_FSM_FFd2 (FF)
  Destination Clock: clk rising

  Data Path: lines<3> to U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/current_state_FSM_FFd2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.821   1.246  lines_3_IBUF (lines_3_IBUF)
     LUT2:I0->O            1   0.551   0.827  U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/current_state_FSM_FFd2-In15 (U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/current_state_FSM_FFd2-In15)
     LUT4:I3->O            1   0.551   0.000  U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/current_state_FSM_FFd2-In77 (U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/current_state_FSM_FFd2-In)
     FDC:D                     0.203          U_Key_Debounce/GEN_DEBOUCE_UNITY[3].UX/U1/current_state_FSM_FFd2
    ----------------------------------------
    Total                      4.199ns (2.126ns logic, 2.073ns route)
                                       (50.6% logic, 49.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U_Display_Controller/u_clk_divider/clk_out_int'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              11.558ns (Levels of Logic = 4)
  Source:            U_Display_Controller/counter_0 (FF)
  Destination:       segments_7_data<6> (PAD)
  Source Clock:      U_Display_Controller/u_clk_divider/clk_out_int rising

  Data Path: U_Display_Controller/counter_0 to segments_7_data<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.720   1.526  U_Display_Controller/counter_0 (U_Display_Controller/counter_0)
     LUT3:I0->O            1   0.551   0.000  U_Transcoder_7seg/Mmux_current_digit_code_3 (U_Transcoder_7seg/Mmux_current_digit_code_3)
     MUXF5:I1->O           7   0.360   1.405  U_Transcoder_7seg/Mmux_current_digit_code_2_f5 (U_Transcoder_7seg/current_digit_code<0>)
     LUT4:I0->O            1   0.551   0.801  U_Transcoder_7seg/Mrom_segments_data111 (segments_7_data_1_OBUF)
     OBUF:I->O                 5.644          segments_7_data_1_OBUF (segments_7_data<1>)
    ----------------------------------------
    Total                     11.558ns (7.826ns logic, 3.732ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'internal_non_activated'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              11.028ns (Levels of Logic = 4)
  Source:            U_Transcoder_7seg/first_digit_1 (FF)
  Destination:       segments_7_data<6> (PAD)
  Source Clock:      internal_non_activated rising

  Data Path: U_Transcoder_7seg/first_digit_1 to segments_7_data<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.720   0.996  U_Transcoder_7seg/first_digit_1 (U_Transcoder_7seg/first_digit_1)
     LUT3:I1->O            1   0.551   0.000  U_Transcoder_7seg/Mmux_current_digit_code_41 (U_Transcoder_7seg/Mmux_current_digit_code_41)
     MUXF5:I0->O           7   0.360   1.405  U_Transcoder_7seg/Mmux_current_digit_code_2_f5_0 (U_Transcoder_7seg/current_digit_code<1>)
     LUT4:I0->O            1   0.551   0.801  U_Transcoder_7seg/Mrom_segments_data21 (segments_7_data_2_OBUF)
     OBUF:I->O                 5.644          segments_7_data_2_OBUF (segments_7_data<2>)
    ----------------------------------------
    Total                     11.028ns (7.826ns logic, 3.202ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U_counter_2b/U0/clk_out_int'
  Total number of paths / destination ports: 8 / 4
-------------------------------------------------------------------------
Offset:              9.242ns (Levels of Logic = 2)
  Source:            U_counter_2b/count_int_0 (FF)
  Destination:       columns<3> (PAD)
  Source Clock:      U_counter_2b/U0/clk_out_int rising

  Data Path: U_counter_2b/count_int_0 to columns<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            14   0.720   1.526  U_counter_2b/count_int_0 (U_counter_2b/count_int_0)
     LUT2:I0->O            1   0.551   0.801  U_trans_2v4/Mrom_C31 (columns_3_OBUF)
     OBUF:I->O                 5.644          columns_3_OBUF (columns<3>)
    ----------------------------------------
    Total                      9.242ns (6.915ns logic, 2.327ns route)
                                       (74.8% logic, 25.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.98 secs
 
--> 

Total memory usage is 4550280 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    5 (   0 filtered)

