Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Jun  9 12:58:12 2020
| Host         : xilinx-vm running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file mandelbrot_pinout_timing_summary_routed.rpt -pb mandelbrot_pinout_timing_summary_routed.pb -rpx mandelbrot_pinout_timing_summary_routed.rpx -warn_on_violation
| Design       : mandelbrot_pinout
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: ResetxRNI (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.539        0.000                      0                14048        0.025        0.000                      0                14048        1.747        0.000                       0                  8773  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                              ------------         ----------      --------------
VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI  {0.000 5.000}        10.000          100.000         
  ClkHdmixCO_clk_vga_hdmi_1024x600                                                 {0.000 1.951}        3.902           256.250         
  ClkVgaxCO_clk_vga_hdmi_1024x600                                                  {0.000 9.756}        19.512          51.250          
  clkfbout_clk_vga_hdmi_1024x600                                                   {0.000 5.000}        10.000          100.000         
sys_clk_pin                                                                        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI                                                                                                                                                    3.000        0.000                       0                     1  
  ClkHdmixCO_clk_vga_hdmi_1024x600                                                                                                                                                                                                   1.747        0.000                       0                    10  
  ClkVgaxCO_clk_vga_hdmi_1024x600                                                        2.539        0.000                      0                14002        0.025        0.000                      0                14002        8.776        0.000                       0                  8758  
  clkfbout_clk_vga_hdmi_1024x600                                                                                                                                                                                                     7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                                          7.845        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                ClkVgaxCO_clk_vga_hdmi_1024x600  ClkVgaxCO_clk_vga_hdmi_1024x600       12.833        0.000                      0                   46        0.650        0.000                      0                   46  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
  To Clock:  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClkHdmixCO_clk_vga_hdmi_1024x600
  To Clock:  ClkHdmixCO_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkHdmixCO_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 1.951 }
Period(ns):         3.902
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         3.902       1.747      BUFGCTRL_X0Y1    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y140    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y139    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel0xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y136    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y135    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel1xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y134    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y133    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel2xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y148    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/MasterOSERDESE2xI/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         3.902       2.235      OLOGIC_X1Y147    VgaHdmiCDxB.HdmixI/VgaToHdmixI/SerializerChannel3xI/SlaveOSERDESE2xI/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         3.902       2.653      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.902       209.458    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ClkVgaxCO_clk_vga_hdmi_1024x600
  To Clock:  ClkVgaxCO_clk_vga_hdmi_1024x600

Setup :            0  Failing Endpoints,  Worst Slack        2.539ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.776ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.539ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.879ns  (logic 1.508ns (9.497%)  route 14.371ns (90.503%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.661ns = ( 21.173 - 19.512 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.752     1.752    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X146Y111       FDCE                                         r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y111       FDCE (Prop_fdce_C_Q)         0.518     2.270 r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/Q
                         net (fo=1, routed)           1.682     3.953    FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg_n_0_[99]
    SLICE_X139Y87        LUT2 (Prop_lut2_I1_O)        0.124     4.077 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18/O
                         net (fo=1, routed)           0.000     4.077    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18_n_0
    SLICE_X139Y87        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.609 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.609    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5_n_0
    SLICE_X139Y88        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.943 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_4/O[1]
                         net (fo=150, routed)        12.688    17.631    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y34         RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.661    21.173    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y34         RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    21.168    
                         clock uncertainty           -0.082    21.086    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.916    20.170    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[75].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.170    
                         arrival time                         -17.631    
  -------------------------------------------------------------------
                         slack                                  2.539    

Slack (MET) :             2.597ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.827ns  (logic 1.508ns (9.528%)  route 14.319ns (90.472%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 21.179 - 19.512 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.752     1.752    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X146Y111       FDCE                                         r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y111       FDCE (Prop_fdce_C_Q)         0.518     2.270 r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/Q
                         net (fo=1, routed)           1.682     3.953    FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg_n_0_[99]
    SLICE_X139Y87        LUT2 (Prop_lut2_I1_O)        0.124     4.077 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18/O
                         net (fo=1, routed)           0.000     4.077    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18_n_0
    SLICE_X139Y87        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.609 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.609    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5_n_0
    SLICE_X139Y88        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.943 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_4/O[1]
                         net (fo=150, routed)        12.636    17.579    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y33         RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.667    21.179    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y33         RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    21.174    
                         clock uncertainty           -0.082    21.092    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.916    20.176    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[74].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.176    
                         arrival time                         -17.579    
  -------------------------------------------------------------------
                         slack                                  2.597    

Slack (MET) :             2.689ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.735ns  (logic 1.508ns (9.584%)  route 14.227ns (90.416%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 21.179 - 19.512 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.752     1.752    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X146Y111       FDCE                                         r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y111       FDCE (Prop_fdce_C_Q)         0.518     2.270 r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/Q
                         net (fo=1, routed)           1.682     3.953    FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg_n_0_[99]
    SLICE_X139Y87        LUT2 (Prop_lut2_I1_O)        0.124     4.077 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18/O
                         net (fo=1, routed)           0.000     4.077    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18_n_0
    SLICE_X139Y87        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.609 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.609    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5_n_0
    SLICE_X139Y88        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.943 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_4/O[1]
                         net (fo=150, routed)        12.544    17.487    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y35         RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.667    21.179    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    21.174    
                         clock uncertainty           -0.082    21.092    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.916    20.176    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.176    
                         arrival time                         -17.487    
  -------------------------------------------------------------------
                         slack                                  2.689    

Slack (MET) :             2.898ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.532ns  (logic 1.508ns (9.709%)  route 14.024ns (90.291%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.673ns = ( 21.185 - 19.512 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.752     1.752    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X146Y111       FDCE                                         r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y111       FDCE (Prop_fdce_C_Q)         0.518     2.270 r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/Q
                         net (fo=1, routed)           1.682     3.953    FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg_n_0_[99]
    SLICE_X139Y87        LUT2 (Prop_lut2_I1_O)        0.124     4.077 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18/O
                         net (fo=1, routed)           0.000     4.077    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18_n_0
    SLICE_X139Y87        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.609 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.609    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5_n_0
    SLICE_X139Y88        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.943 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_4/O[1]
                         net (fo=150, routed)        12.342    17.285    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y32         RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.673    21.185    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y32         RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    21.180    
                         clock uncertainty           -0.082    21.098    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.916    20.182    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.182    
                         arrival time                         -17.285    
  -------------------------------------------------------------------
                         slack                                  2.898    

Slack (MET) :             3.064ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.624ns  (logic 1.189ns (7.610%)  route 14.435ns (92.390%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.922ns = ( 21.434 - 19.512 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.752     1.752    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X146Y111       FDCE                                         r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y111       FDCE (Prop_fdce_C_Q)         0.518     2.270 r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/Q
                         net (fo=1, routed)           1.682     3.953    FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg_n_0_[99]
    SLICE_X139Y87        LUT2 (Prop_lut2_I1_O)        0.124     4.077 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18/O
                         net (fo=1, routed)           0.000     4.077    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18_n_0
    SLICE_X139Y87        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     4.624 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5/O[2]
                         net (fo=150, routed)        12.753    17.377    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y2          RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.922    21.434    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.003    21.437    
                         clock uncertainty           -0.082    21.355    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.915    20.440    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[134].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.440    
                         arrival time                         -17.377    
  -------------------------------------------------------------------
                         slack                                  3.064    

Slack (MET) :             3.100ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.337ns  (logic 1.508ns (9.833%)  route 13.829ns (90.167%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 21.184 - 19.512 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.752     1.752    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X146Y111       FDCE                                         r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y111       FDCE (Prop_fdce_C_Q)         0.518     2.270 r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/Q
                         net (fo=1, routed)           1.682     3.953    FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg_n_0_[99]
    SLICE_X139Y87        LUT2 (Prop_lut2_I1_O)        0.124     4.077 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18/O
                         net (fo=1, routed)           0.000     4.077    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18_n_0
    SLICE_X139Y87        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.609 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.609    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5_n_0
    SLICE_X139Y88        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.943 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_4/O[1]
                         net (fo=150, routed)        12.146    17.089    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y24         RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.672    21.184    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.003    21.187    
                         clock uncertainty           -0.082    21.105    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.916    20.189    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.189    
                         arrival time                         -17.089    
  -------------------------------------------------------------------
                         slack                                  3.100    

Slack (MET) :             3.105ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.328ns  (logic 1.508ns (9.838%)  route 13.820ns (90.162%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.676ns = ( 21.188 - 19.512 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.752     1.752    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X146Y111       FDCE                                         r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y111       FDCE (Prop_fdce_C_Q)         0.518     2.270 r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/Q
                         net (fo=1, routed)           1.682     3.953    FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg_n_0_[99]
    SLICE_X139Y87        LUT2 (Prop_lut2_I1_O)        0.124     4.077 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18/O
                         net (fo=1, routed)           0.000     4.077    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18_n_0
    SLICE_X139Y87        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.609 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.609    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5_n_0
    SLICE_X139Y88        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.943 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_4/O[1]
                         net (fo=150, routed)        12.137    17.080    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y31         RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.676    21.188    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y31         RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    21.183    
                         clock uncertainty           -0.082    21.101    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.916    20.185    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[79].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.185    
                         arrival time                         -17.080    
  -------------------------------------------------------------------
                         slack                                  3.105    

Slack (MET) :             3.231ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.190ns  (logic 1.248ns (8.216%)  route 13.942ns (91.784%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.667ns = ( 21.179 - 19.512 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    -0.005ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.752     1.752    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X146Y111       FDCE                                         r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y111       FDCE (Prop_fdce_C_Q)         0.518     2.270 r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/Q
                         net (fo=1, routed)           1.682     3.953    FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg_n_0_[99]
    SLICE_X139Y87        LUT2 (Prop_lut2_I1_O)        0.124     4.077 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18/O
                         net (fo=1, routed)           0.000     4.077    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18_n_0
    SLICE_X139Y87        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     4.683 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5/O[3]
                         net (fo=150, routed)        12.260    16.943    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X0Y35         RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.667    21.179    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y35         RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005    21.174    
                         clock uncertainty           -0.082    21.092    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.919    20.173    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[67].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.173    
                         arrival time                         -16.943    
  -------------------------------------------------------------------
                         slack                                  3.231    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.206ns  (logic 1.508ns (9.917%)  route 13.698ns (90.083%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 21.190 - 19.512 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.752     1.752    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X146Y111       FDCE                                         r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y111       FDCE (Prop_fdce_C_Q)         0.518     2.270 r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/Q
                         net (fo=1, routed)           1.682     3.953    FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg_n_0_[99]
    SLICE_X139Y87        LUT2 (Prop_lut2_I1_O)        0.124     4.077 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18/O
                         net (fo=1, routed)           0.000     4.077    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18_n_0
    SLICE_X139Y87        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.609 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.609    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5_n_0
    SLICE_X139Y88        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.943 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_4/O[1]
                         net (fo=150, routed)        12.016    16.959    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X0Y25         RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.678    21.190    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.003    21.193    
                         clock uncertainty           -0.082    21.111    
    RAMB36_X0Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.916    20.195    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[119].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.195    
                         arrival time                         -16.959    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.284ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        15.506ns  (logic 1.508ns (9.725%)  route 13.998ns (90.275%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.026ns = ( 21.538 - 19.512 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.003ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.752     1.752    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X146Y111       FDCE                                         r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y111       FDCE (Prop_fdce_C_Q)         0.518     2.270 r  FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg[99]/Q
                         net (fo=1, routed)           1.682     3.953    FpgaUserCDxB.mandel_calcv2/finishDI_sigs_reg_n_0_[99]
    SLICE_X139Y87        LUT2 (Prop_lut2_I1_O)        0.124     4.077 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18/O
                         net (fo=1, routed)           0.000     4.077    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_18_n_0
    SLICE_X139Y87        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.609 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.609    FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_5_n_0
    SLICE_X139Y88        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.943 r  FpgaUserCDxB.mandel_calcv2/FpgaUserCDxB.Mandelbrot_memory_i_4/O[1]
                         net (fo=150, routed)        12.316    17.259    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y7          RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        2.026    21.538    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.003    21.541    
                         clock uncertainty           -0.082    21.459    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.916    20.543    FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[129].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         20.543    
                         arrival time                         -17.259    
  -------------------------------------------------------------------
                         slack                                  3.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][1]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][1]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.696%)  route 0.214ns (60.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.621     0.621    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X83Y71         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDCE (Prop_fdce_C_Q)         0.141     0.762 r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][1]/Q
                         net (fo=2, routed)           0.214     0.976    FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg_n_0_[73][1]
    SLICE_X87Y71         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.894     0.894    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X87Y71         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][1]/C
                         clock pessimism             -0.008     0.885    
    SLICE_X87Y71         FDCE (Hold_fdce_C_D)         0.066     0.951    FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][1]
  -------------------------------------------------------------------
                         required time                         -0.951    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][0]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][0]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.272%)  route 0.227ns (61.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.621     0.621    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X83Y71         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDCE (Prop_fdce_C_Q)         0.141     0.762 r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][0]/Q
                         net (fo=2, routed)           0.227     0.990    FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg_n_0_[73][0]
    SLICE_X87Y71         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.894     0.894    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X87Y71         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][0]/C
                         clock pessimism             -0.008     0.885    
    SLICE_X87Y71         FDCE (Hold_fdce_C_D)         0.070     0.955    FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][0]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][12]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][12]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.425%)  route 0.217ns (60.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.618     0.618    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X83Y74         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y74         FDCE (Prop_fdce_C_Q)         0.141     0.759 r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][12]/Q
                         net (fo=2, routed)           0.217     0.976    FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg_n_0_[73][12]
    SLICE_X84Y73         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.891     0.891    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X84Y73         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][12]/C
                         clock pessimism             -0.008     0.882    
    SLICE_X84Y73         FDCE (Hold_fdce_C_D)         0.059     0.941    FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][12]
  -------------------------------------------------------------------
                         required time                         -0.941    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][8]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][8]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.140%)  route 0.239ns (62.860%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.893ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.619     0.619    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X83Y73         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDCE (Prop_fdce_C_Q)         0.141     0.760 r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][8]/Q
                         net (fo=2, routed)           0.239     0.999    FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg_n_0_[73][8]
    SLICE_X86Y72         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.893     0.893    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X86Y72         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][8]/C
                         clock pessimism             -0.008     0.884    
    SLICE_X86Y72         FDCE (Hold_fdce_C_D)         0.070     0.954    FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][8]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][4]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][4]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.887%)  route 0.241ns (63.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.894ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.619     0.619    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X83Y73         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDCE (Prop_fdce_C_Q)         0.141     0.760 r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][4]/Q
                         net (fo=2, routed)           0.241     1.001    FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg_n_0_[73][4]
    SLICE_X86Y71         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.894     0.894    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X86Y71         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][4]/C
                         clock pessimism             -0.008     0.885    
    SLICE_X86Y71         FDCE (Hold_fdce_C_D)         0.070     0.955    FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][4]
  -------------------------------------------------------------------
                         required time                         -0.955    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg[67][2]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg[68][2]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.252ns (58.926%)  route 0.176ns (41.074%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.630     0.630    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X79Y89         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg[67][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y89         FDCE (Prop_fdce_C_Q)         0.141     0.771 r  FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg[67][2]/Q
                         net (fo=1, routed)           0.176     0.947    FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg_n_0_[67][2]
    SLICE_X86Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.058 r  FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg[68][3]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.058    FpgaUserCDxB.mandel_calcv2/iterDO_sigs[67]_44[2]
    SLICE_X86Y90         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg[68][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.905     0.905    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X86Y90         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg[68][2]/C
                         clock pessimism             -0.008     0.896    
    SLICE_X86Y90         FDCE (Hold_fdce_C_D)         0.105     1.001    FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg[68][2]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg[67][6]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg[68][6]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.252ns (58.926%)  route 0.176ns (41.074%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.905ns
    Source Clock Delay      (SCD):    0.631ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.631     0.631    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X79Y90         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg[67][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y90         FDCE (Prop_fdce_C_Q)         0.141     0.772 r  FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg[67][6]/Q
                         net (fo=1, routed)           0.176     0.948    FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg_n_0_[67][6]
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.059 r  FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg[68][7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.059    FpgaUserCDxB.mandel_calcv2/iterDO_sigs[67]_44[6]
    SLICE_X86Y91         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg[68][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.905     0.905    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X86Y91         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg[68][6]/C
                         clock pessimism             -0.008     0.896    
    SLICE_X86Y91         FDCE (Hold_fdce_C_D)         0.105     1.001    FpgaUserCDxB.mandel_calcv2/iterDI_sigs_reg[68][6]
  -------------------------------------------------------------------
                         required time                         -1.001    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandel_calcv2/c_realDI_sigs_reg[73][10]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.mandel_calcv2/c_realDI_sigs_reg[74][10]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.121%)  route 0.260ns (64.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.896ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.621     0.621    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X83Y71         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_realDI_sigs_reg[73][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y71         FDCE (Prop_fdce_C_Q)         0.141     0.762 r  FpgaUserCDxB.mandel_calcv2/c_realDI_sigs_reg[73][10]/Q
                         net (fo=2, routed)           0.260     1.023    FpgaUserCDxB.mandel_calcv2/c_realDI_sigs_reg_n_0_[73][10]
    SLICE_X86Y69         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_realDI_sigs_reg[74][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.896     0.896    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X86Y69         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_realDI_sigs_reg[74][10]/C
                         clock pessimism             -0.008     0.887    
    SLICE_X86Y69         FDCE (Hold_fdce_C_D)         0.070     0.957    FpgaUserCDxB.mandel_calcv2/c_realDI_sigs_reg[74][10]
  -------------------------------------------------------------------
                         required time                         -0.957    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][9]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][9]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.748%)  route 0.265ns (65.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.619ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.619     0.619    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X83Y73         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y73         FDCE (Prop_fdce_C_Q)         0.141     0.760 r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[73][9]/Q
                         net (fo=2, routed)           0.265     1.025    FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg_n_0_[73][9]
    SLICE_X86Y73         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.891     0.891    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X86Y73         FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][9]/C
                         clock pessimism             -0.008     0.882    
    SLICE_X86Y73         FDCE (Hold_fdce_C_D)         0.072     0.954    FpgaUserCDxB.mandel_calcv2/c_imaginaryDI_sigs_reg[74][9]
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.mandel_calcv2/c_realDI_sigs_reg[84][4]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.mandel_calcv2/c_realDI_sigs_reg[85][4]/D
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             ClkVgaxCO_clk_vga_hdmi_1024x600
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.861%)  route 0.196ns (58.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.963ns
    Source Clock Delay      (SCD):    0.762ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.762     0.762    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X151Y46        FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_realDI_sigs_reg[84][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y46        FDCE (Prop_fdce_C_Q)         0.141     0.903 r  FpgaUserCDxB.mandel_calcv2/c_realDI_sigs_reg[84][4]/Q
                         net (fo=3, routed)           0.196     1.099    FpgaUserCDxB.mandel_calcv2/c_realDI_sigs_reg_n_0_[84][4]
    SLICE_X145Y51        FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_realDI_sigs_reg[85][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.963     0.963    FpgaUserCDxB.mandel_calcv2/ClkVgaxCO
    SLICE_X145Y51        FDCE                                         r  FpgaUserCDxB.mandel_calcv2/c_realDI_sigs_reg[85][4]/C
                         clock pessimism             -0.008     0.954    
    SLICE_X145Y51        FDCE (Hold_fdce_C_D)         0.070     1.024    FpgaUserCDxB.mandel_calcv2/c_realDI_sigs_reg[85][4]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.099    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClkVgaxCO_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 9.756 }
Period(ns):         19.512
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.512      16.936     RAMB36_X0Y12     FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.512      16.936     RAMB36_X0Y12     FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.512      16.936     RAMB36_X3Y22     FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.512      16.936     RAMB36_X3Y22     FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.512      16.936     RAMB36_X3Y16     FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.512      16.936     RAMB36_X3Y16     FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[101].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.512      16.936     RAMB36_X3Y19     FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.512      16.936     RAMB36_X3Y19     FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         19.512      16.936     RAMB36_X3Y15     FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         19.512      16.936     RAMB36_X3Y15     FpgaUserCDxB.Mandelbrot_memory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[103].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       19.512      193.848    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X84Y124    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[31][2]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X90Y122    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[31][4]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X90Y121    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[31][5]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X90Y119    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[31][6]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X90Y120    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[31][7]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X88Y117    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[31][8]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X90Y118    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[31][9]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X84Y124    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[63][2]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_62/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X90Y122    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[63][4]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_62/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X90Y121    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[63][5]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_62/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X84Y121    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[31][0]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X84Y122    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[31][1]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X84Y123    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[31][3]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_30/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X84Y123    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[31][3]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X90Y121    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[31][5]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X90Y119    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[31][6]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X90Y120    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[31][7]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X88Y117    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[31][8]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X90Y118    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[31][9]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_30/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         9.756       8.776      SLICE_X84Y121    FpgaUserCDxB.mandel_calcv2/screen_xDI_sigs_reg[63][0]_srl32_FpgaUserCDxB.mandel_calcv2_screen_yDI_sigs_reg_c_62/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga_hdmi_1024x600
  To Clock:  clkfbout_clk_vga_hdmi_1024x600

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga_hdmi_1024x600
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClkSys100MhzxCI }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/I



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ClkVgaxCO_clk_vga_hdmi_1024x600
  To Clock:  ClkVgaxCO_clk_vga_hdmi_1024x600

Setup :            0  Failing Endpoints,  Worst Slack       12.833ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.833ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[15]_C/CLR
                            (recovery check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 1.007ns (16.461%)  route 5.111ns (83.539%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 21.423 - 19.512 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.858     1.858    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X108Y50        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDCE (Prop_fdce_C_Q)         0.518     2.376 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/Q
                         net (fo=5, routed)           0.571     2.948    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ZoomInOutxB.CurrentWordxD_reg[3]
    SLICE_X109Y51        LUT2 (Prop_lut2_I1_O)        0.124     3.072 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9/O
                         net (fo=1, routed)           0.993     4.064    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9_n_0
    SLICE_X109Y56        LUT6 (Prop_lut6_I3_O)        0.124     4.188 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4/O
                         net (fo=1, routed)           0.703     4.891    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4_n_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I0_O)        0.124     5.015 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3/O
                         net (fo=64, routed)          1.521     6.536    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3_n_0
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.117     6.653 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2/O
                         net (fo=21, routed)          1.323     7.976    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2_n_0
    SLICE_X136Y34        FDCE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[15]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.911    21.423    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X136Y34        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[15]_C/C
                         clock pessimism              0.011    21.434    
                         clock uncertainty           -0.082    21.352    
    SLICE_X136Y34        FDCE (Recov_fdce_C_CLR)     -0.543    20.809    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[15]_C
  -------------------------------------------------------------------
                         required time                         20.809    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                 12.833    

Slack (MET) :             12.833ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[16]_C/CLR
                            (recovery check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 1.007ns (16.461%)  route 5.111ns (83.539%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 21.423 - 19.512 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.858     1.858    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X108Y50        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDCE (Prop_fdce_C_Q)         0.518     2.376 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/Q
                         net (fo=5, routed)           0.571     2.948    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ZoomInOutxB.CurrentWordxD_reg[3]
    SLICE_X109Y51        LUT2 (Prop_lut2_I1_O)        0.124     3.072 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9/O
                         net (fo=1, routed)           0.993     4.064    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9_n_0
    SLICE_X109Y56        LUT6 (Prop_lut6_I3_O)        0.124     4.188 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4/O
                         net (fo=1, routed)           0.703     4.891    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4_n_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I0_O)        0.124     5.015 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3/O
                         net (fo=64, routed)          1.521     6.536    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3_n_0
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.117     6.653 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2/O
                         net (fo=21, routed)          1.323     7.976    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2_n_0
    SLICE_X136Y34        FDCE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[16]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.911    21.423    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X136Y34        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[16]_C/C
                         clock pessimism              0.011    21.434    
                         clock uncertainty           -0.082    21.352    
    SLICE_X136Y34        FDCE (Recov_fdce_C_CLR)     -0.543    20.809    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[16]_C
  -------------------------------------------------------------------
                         required time                         20.809    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                 12.833    

Slack (MET) :             12.833ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[17]_C/CLR
                            (recovery check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        6.118ns  (logic 1.007ns (16.461%)  route 5.111ns (83.539%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.911ns = ( 21.423 - 19.512 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.858     1.858    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X108Y50        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDCE (Prop_fdce_C_Q)         0.518     2.376 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/Q
                         net (fo=5, routed)           0.571     2.948    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ZoomInOutxB.CurrentWordxD_reg[3]
    SLICE_X109Y51        LUT2 (Prop_lut2_I1_O)        0.124     3.072 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9/O
                         net (fo=1, routed)           0.993     4.064    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9_n_0
    SLICE_X109Y56        LUT6 (Prop_lut6_I3_O)        0.124     4.188 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4/O
                         net (fo=1, routed)           0.703     4.891    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4_n_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I0_O)        0.124     5.015 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3/O
                         net (fo=64, routed)          1.521     6.536    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3_n_0
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.117     6.653 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2/O
                         net (fo=21, routed)          1.323     7.976    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2_n_0
    SLICE_X136Y34        FDCE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[17]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.911    21.423    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X136Y34        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[17]_C/C
                         clock pessimism              0.011    21.434    
                         clock uncertainty           -0.082    21.352    
    SLICE_X136Y34        FDCE (Recov_fdce_C_CLR)     -0.543    20.809    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[17]_C
  -------------------------------------------------------------------
                         required time                         20.809    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                 12.833    

Slack (MET) :             13.090ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[2]_C/CLR
                            (recovery check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.007ns (17.454%)  route 4.762ns (82.546%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 21.418 - 19.512 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.858     1.858    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X108Y50        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDCE (Prop_fdce_C_Q)         0.518     2.376 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/Q
                         net (fo=5, routed)           0.571     2.948    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ZoomInOutxB.CurrentWordxD_reg[3]
    SLICE_X109Y51        LUT2 (Prop_lut2_I1_O)        0.124     3.072 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9/O
                         net (fo=1, routed)           0.993     4.064    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9_n_0
    SLICE_X109Y56        LUT6 (Prop_lut6_I3_O)        0.124     4.188 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4/O
                         net (fo=1, routed)           0.703     4.891    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4_n_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I0_O)        0.124     5.015 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3/O
                         net (fo=64, routed)          1.521     6.536    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3_n_0
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.117     6.653 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2/O
                         net (fo=21, routed)          0.975     7.628    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2_n_0
    SLICE_X130Y31        FDCE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.906    21.418    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X130Y31        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[2]_C/C
                         clock pessimism              0.011    21.429    
                         clock uncertainty           -0.082    21.347    
    SLICE_X130Y31        FDCE (Recov_fdce_C_CLR)     -0.629    20.718    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[2]_C
  -------------------------------------------------------------------
                         required time                         20.718    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 13.090    

Slack (MET) :             13.090ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[3]_C/CLR
                            (recovery check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.007ns (17.454%)  route 4.762ns (82.546%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 21.418 - 19.512 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.858     1.858    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X108Y50        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDCE (Prop_fdce_C_Q)         0.518     2.376 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/Q
                         net (fo=5, routed)           0.571     2.948    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ZoomInOutxB.CurrentWordxD_reg[3]
    SLICE_X109Y51        LUT2 (Prop_lut2_I1_O)        0.124     3.072 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9/O
                         net (fo=1, routed)           0.993     4.064    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9_n_0
    SLICE_X109Y56        LUT6 (Prop_lut6_I3_O)        0.124     4.188 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4/O
                         net (fo=1, routed)           0.703     4.891    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4_n_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I0_O)        0.124     5.015 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3/O
                         net (fo=64, routed)          1.521     6.536    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3_n_0
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.117     6.653 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2/O
                         net (fo=21, routed)          0.975     7.628    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2_n_0
    SLICE_X130Y31        FDCE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.906    21.418    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X130Y31        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[3]_C/C
                         clock pessimism              0.011    21.429    
                         clock uncertainty           -0.082    21.347    
    SLICE_X130Y31        FDCE (Recov_fdce_C_CLR)     -0.629    20.718    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[3]_C
  -------------------------------------------------------------------
                         required time                         20.718    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 13.090    

Slack (MET) :             13.090ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[6]_C/CLR
                            (recovery check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.007ns (17.454%)  route 4.762ns (82.546%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 21.418 - 19.512 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.858     1.858    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X108Y50        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDCE (Prop_fdce_C_Q)         0.518     2.376 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/Q
                         net (fo=5, routed)           0.571     2.948    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ZoomInOutxB.CurrentWordxD_reg[3]
    SLICE_X109Y51        LUT2 (Prop_lut2_I1_O)        0.124     3.072 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9/O
                         net (fo=1, routed)           0.993     4.064    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9_n_0
    SLICE_X109Y56        LUT6 (Prop_lut6_I3_O)        0.124     4.188 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4/O
                         net (fo=1, routed)           0.703     4.891    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4_n_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I0_O)        0.124     5.015 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3/O
                         net (fo=64, routed)          1.521     6.536    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3_n_0
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.117     6.653 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2/O
                         net (fo=21, routed)          0.975     7.628    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2_n_0
    SLICE_X130Y31        FDCE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.906    21.418    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X130Y31        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[6]_C/C
                         clock pessimism              0.011    21.429    
                         clock uncertainty           -0.082    21.347    
    SLICE_X130Y31        FDCE (Recov_fdce_C_CLR)     -0.629    20.718    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[6]_C
  -------------------------------------------------------------------
                         required time                         20.718    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 13.090    

Slack (MET) :             13.090ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[7]_C/CLR
                            (recovery check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.007ns (17.454%)  route 4.762ns (82.546%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 21.418 - 19.512 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.858     1.858    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X108Y50        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDCE (Prop_fdce_C_Q)         0.518     2.376 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/Q
                         net (fo=5, routed)           0.571     2.948    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ZoomInOutxB.CurrentWordxD_reg[3]
    SLICE_X109Y51        LUT2 (Prop_lut2_I1_O)        0.124     3.072 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9/O
                         net (fo=1, routed)           0.993     4.064    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9_n_0
    SLICE_X109Y56        LUT6 (Prop_lut6_I3_O)        0.124     4.188 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4/O
                         net (fo=1, routed)           0.703     4.891    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4_n_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I0_O)        0.124     5.015 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3/O
                         net (fo=64, routed)          1.521     6.536    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3_n_0
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.117     6.653 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2/O
                         net (fo=21, routed)          0.975     7.628    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2_n_0
    SLICE_X130Y31        FDCE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.906    21.418    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X130Y31        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[7]_C/C
                         clock pessimism              0.011    21.429    
                         clock uncertainty           -0.082    21.347    
    SLICE_X130Y31        FDCE (Recov_fdce_C_CLR)     -0.629    20.718    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[7]_C
  -------------------------------------------------------------------
                         required time                         20.718    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 13.090    

Slack (MET) :             13.090ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[8]_C/CLR
                            (recovery check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.007ns (17.454%)  route 4.762ns (82.546%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.906ns = ( 21.418 - 19.512 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.858     1.858    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X108Y50        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDCE (Prop_fdce_C_Q)         0.518     2.376 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/Q
                         net (fo=5, routed)           0.571     2.948    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ZoomInOutxB.CurrentWordxD_reg[3]
    SLICE_X109Y51        LUT2 (Prop_lut2_I1_O)        0.124     3.072 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9/O
                         net (fo=1, routed)           0.993     4.064    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9_n_0
    SLICE_X109Y56        LUT6 (Prop_lut6_I3_O)        0.124     4.188 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4/O
                         net (fo=1, routed)           0.703     4.891    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4_n_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I0_O)        0.124     5.015 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3/O
                         net (fo=64, routed)          1.521     6.536    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3_n_0
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.117     6.653 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2/O
                         net (fo=21, routed)          0.975     7.628    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2_n_0
    SLICE_X130Y31        FDCE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.906    21.418    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X130Y31        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[8]_C/C
                         clock pessimism              0.011    21.429    
                         clock uncertainty           -0.082    21.347    
    SLICE_X130Y31        FDCE (Recov_fdce_C_CLR)     -0.629    20.718    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[8]_C
  -------------------------------------------------------------------
                         required time                         20.718    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                 13.090    

Slack (MET) :             13.189ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[0]_C/CLR
                            (recovery check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 1.007ns (17.495%)  route 4.749ns (82.505%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 21.417 - 19.512 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.858     1.858    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X108Y50        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDCE (Prop_fdce_C_Q)         0.518     2.376 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/Q
                         net (fo=5, routed)           0.571     2.948    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ZoomInOutxB.CurrentWordxD_reg[3]
    SLICE_X109Y51        LUT2 (Prop_lut2_I1_O)        0.124     3.072 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9/O
                         net (fo=1, routed)           0.993     4.064    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9_n_0
    SLICE_X109Y56        LUT6 (Prop_lut6_I3_O)        0.124     4.188 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4/O
                         net (fo=1, routed)           0.703     4.891    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4_n_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I0_O)        0.124     5.015 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3/O
                         net (fo=64, routed)          1.521     6.536    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3_n_0
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.117     6.653 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2/O
                         net (fo=21, routed)          0.961     7.614    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2_n_0
    SLICE_X128Y30        FDCE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.905    21.417    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X128Y30        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[0]_C/C
                         clock pessimism              0.011    21.428    
                         clock uncertainty           -0.082    21.346    
    SLICE_X128Y30        FDCE (Recov_fdce_C_CLR)     -0.543    20.803    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[0]_C
  -------------------------------------------------------------------
                         required time                         20.803    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                 13.189    

Slack (MET) :             13.189ns  (required time - arrival time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[1]_C/CLR
                            (recovery check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.512ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@19.512ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        5.756ns  (logic 1.007ns (17.495%)  route 4.749ns (82.505%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.905ns = ( 21.417 - 19.512 ) 
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           2.106     2.106    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.858     1.858    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X108Y50        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y50        FDCE (Prop_fdce_C_Q)         0.518     2.376 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.CurrentWordxD_reg[3]/Q
                         net (fo=5, routed)           0.571     2.948    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ZoomInOutxB.CurrentWordxD_reg[3]
    SLICE_X109Y51        LUT2 (Prop_lut2_I1_O)        0.124     3.072 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9/O
                         net (fo=1, routed)           0.993     4.064    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_9_n_0
    SLICE_X109Y56        LUT6 (Prop_lut6_I3_O)        0.124     4.188 r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4/O
                         net (fo=1, routed)           0.703     4.891    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_4_n_0
    SLICE_X111Y54        LUT4 (Prop_lut4_I0_O)        0.124     5.015 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3/O
                         net (fo=64, routed)          1.521     6.536    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_3_n_0
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.117     6.653 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2/O
                         net (fo=21, routed)          0.961     7.614    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_2_n_0
    SLICE_X128Y30        FDCE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                     19.512    19.512 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.972    21.484    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637    16.847 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574    19.421    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    19.512 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.905    21.417    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X128Y30        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[1]_C/C
                         clock pessimism              0.011    21.428    
                         clock uncertainty           -0.082    21.346    
    SLICE_X128Y30        FDCE (Recov_fdce_C_CLR)     -0.543    20.803    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[1]_C
  -------------------------------------------------------------------
                         required time                         20.803    
                         arrival time                          -7.614    
  -------------------------------------------------------------------
                         slack                                 13.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[11]_P/PRE
                            (removal check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.746%)  route 0.382ns (67.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.730     0.730    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X131Y33        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y33        FDCE (Prop_fdce_C_Q)         0.141     0.871 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/Q
                         net (fo=21, routed)          0.235     1.106    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/C_TOP_LEFT_RE_1[0]
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.045     1.151 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1/O
                         net (fo=21, routed)          0.147     1.298    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1_n_0
    SLICE_X130Y33        FDPE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.007     1.007    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X130Y33        FDPE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[11]_P/C
                         clock pessimism             -0.264     0.743    
    SLICE_X130Y33        FDPE (Remov_fdpe_C_PRE)     -0.095     0.648    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[11]_P
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[13]_P/PRE
                            (removal check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.746%)  route 0.382ns (67.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.730     0.730    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X131Y33        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y33        FDCE (Prop_fdce_C_Q)         0.141     0.871 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/Q
                         net (fo=21, routed)          0.235     1.106    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/C_TOP_LEFT_RE_1[0]
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.045     1.151 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1/O
                         net (fo=21, routed)          0.147     1.298    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1_n_0
    SLICE_X130Y33        FDPE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[13]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.007     1.007    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X130Y33        FDPE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[13]_P/C
                         clock pessimism             -0.264     0.743    
    SLICE_X130Y33        FDPE (Remov_fdpe_C_PRE)     -0.095     0.648    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[13]_P
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_P/PRE
                            (removal check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.746%)  route 0.382ns (67.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.730     0.730    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X131Y33        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y33        FDCE (Prop_fdce_C_Q)         0.141     0.871 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/Q
                         net (fo=21, routed)          0.235     1.106    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/C_TOP_LEFT_RE_1[0]
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.045     1.151 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1/O
                         net (fo=21, routed)          0.147     1.298    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1_n_0
    SLICE_X130Y33        FDPE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.007     1.007    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X130Y33        FDPE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_P/C
                         clock pessimism             -0.264     0.743    
    SLICE_X130Y33        FDPE (Remov_fdpe_C_PRE)     -0.095     0.648    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_P
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.650ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[9]_P/PRE
                            (removal check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.746%)  route 0.382ns (67.254%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.730     0.730    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X131Y33        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y33        FDCE (Prop_fdce_C_Q)         0.141     0.871 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/Q
                         net (fo=21, routed)          0.235     1.106    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/C_TOP_LEFT_RE_1[0]
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.045     1.151 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1/O
                         net (fo=21, routed)          0.147     1.298    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1_n_0
    SLICE_X130Y33        FDPE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.007     1.007    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X130Y33        FDPE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[9]_P/C
                         clock pessimism             -0.264     0.743    
    SLICE_X130Y33        FDPE (Remov_fdpe_C_PRE)     -0.095     0.648    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.650    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[15]_P/PRE
                            (removal check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.227ns (35.021%)  route 0.421ns (64.979%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.730     0.730    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X131Y33        FDPE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y33        FDPE (Prop_fdpe_C_Q)         0.128     0.858 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[17]/Q
                         net (fo=7, routed)           0.227     1.085    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/C_TOP_LEFT_RE_1[1]
    SLICE_X132Y34        LUT3 (Prop_lut3_I1_O)        0.099     1.184 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_1/O
                         net (fo=6, routed)           0.194     1.378    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[17]_LDC_i_1_n_0
    SLICE_X132Y33        FDPE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[15]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.008     1.008    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X132Y33        FDPE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[15]_P/C
                         clock pessimism             -0.241     0.767    
    SLICE_X132Y33        FDPE (Remov_fdpe_C_PRE)     -0.071     0.696    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[15]_P
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.722ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[17]_P/PRE
                            (removal check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.048%)  route 0.502ns (72.952%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.008ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.730     0.730    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X131Y33        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y33        FDCE (Prop_fdce_C_Q)         0.141     0.871 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/Q
                         net (fo=21, routed)          0.235     1.106    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/C_TOP_LEFT_RE_1[0]
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.045     1.151 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1/O
                         net (fo=21, routed)          0.267     1.417    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1_n_0
    SLICE_X136Y33        FDPE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[17]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.008     1.008    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X136Y33        FDPE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[17]_P/C
                         clock pessimism             -0.241     0.767    
    SLICE_X136Y33        FDPE (Remov_fdpe_C_PRE)     -0.071     0.696    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[17]_P
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.722    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[12]_P/PRE
                            (removal check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.281%)  route 0.496ns (72.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.730     0.730    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X131Y33        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y33        FDCE (Prop_fdce_C_Q)         0.141     0.871 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/Q
                         net (fo=21, routed)          0.235     1.106    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/C_TOP_LEFT_RE_1[0]
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.045     1.151 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1/O
                         net (fo=21, routed)          0.261     1.412    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1_n_0
    SLICE_X134Y32        FDPE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[12]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.007     1.007    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X134Y32        FDPE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[12]_P/C
                         clock pessimism             -0.241     0.766    
    SLICE_X134Y32        FDPE (Remov_fdpe_C_PRE)     -0.095     0.671    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[12]_P
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[3]_P/PRE
                            (removal check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.281%)  route 0.496ns (72.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.730     0.730    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X131Y33        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y33        FDCE (Prop_fdce_C_Q)         0.141     0.871 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/Q
                         net (fo=21, routed)          0.235     1.106    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/C_TOP_LEFT_RE_1[0]
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.045     1.151 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1/O
                         net (fo=21, routed)          0.261     1.412    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1_n_0
    SLICE_X134Y32        FDPE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.007     1.007    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X134Y32        FDPE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[3]_P/C
                         clock pessimism             -0.241     0.766    
    SLICE_X134Y32        FDPE (Remov_fdpe_C_PRE)     -0.095     0.671    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[5]_P/PRE
                            (removal check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.281%)  route 0.496ns (72.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.730     0.730    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X131Y33        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y33        FDCE (Prop_fdce_C_Q)         0.141     0.871 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/Q
                         net (fo=21, routed)          0.235     1.106    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/C_TOP_LEFT_RE_1[0]
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.045     1.151 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1/O
                         net (fo=21, routed)          0.261     1.412    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1_n_0
    SLICE_X134Y32        FDPE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.007     1.007    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X134Y32        FDPE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[5]_P/C
                         clock pessimism             -0.241     0.766    
    SLICE_X134Y32        FDPE (Remov_fdpe_C_PRE)     -0.095     0.671    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Destination:            FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[6]_P/PRE
                            (removal check against rising-edge clock ClkVgaxCO_clk_vga_hdmi_1024x600  {rise@0.000ns fall@9.756ns period=19.512ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns - ClkVgaxCO_clk_vga_hdmi_1024x600 rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.281%)  route 0.496ns (72.719%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.007ns
    Source Clock Delay      (SCD):    0.730ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           0.745     0.745    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        0.730     0.730    FpgaUserCDxB.comp_generator/ClkVgaxCO
    SLICE_X131Y33        FDCE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y33        FDCE (Prop_fdce_C_Q)         0.141     0.871 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.C_TOP_LEFT_RE_1_reg[14]/Q
                         net (fo=21, routed)          0.235     1.106    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/C_TOP_LEFT_RE_1[0]
    SLICE_X132Y33        LUT3 (Prop_lut3_I1_O)        0.045     1.151 f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1/O
                         net (fo=21, routed)          0.261     1.412    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[14]_LDC_i_1_n_0
    SLICE_X134Y32        FDPE                                         f  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ClkVgaxCO_clk_vga_hdmi_1024x600 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O
                         net (fo=1, routed)           1.022     1.022    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkSys100MhzxCI
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/ClkVgaxCO_clk_vga_hdmi_1024x600
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  VgaHdmiCDxB.HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/inst/clkout1_buf/O
                         net (fo=8756, routed)        1.007     1.007    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/ClkVgaxCO
    SLICE_X134Y32        FDPE                                         r  FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[6]_P/C
                         clock pessimism             -0.241     0.766    
    SLICE_X134Y32        FDPE (Remov_fdpe_C_PRE)     -0.095     0.671    FpgaUserCDxB.comp_generator/ZoomInOutxB.ComplexValueGeneratorxI/c_im_i_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -0.671    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.741    





