#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Apr 17 13:44:20 2025
# Process ID: 23748
# Current directory: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25400 C:\Users\kuh4bd\Documents\FPGALab\Project_UART\ZynqComputerAES\ZynqComputer.xpr
# Log file: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/vivado.log
# Journal file: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES\vivado.jou
# Running On: ECE-EMBSYS16, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 6, Host memory: 17104 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd}
launch_runs synth_1 -jobs 6
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells AES_Full_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:AES_Full:1.0 AES_Full_0
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_RESET0_N] [get_bd_cells rst_ps7_0_50M]
delete_bd_objs [get_bd_intf_nets processing_system7_0_M_AXI_GP0] [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets rst_ps7_0_50M_peripheral_aresetn] [get_bd_cells ps7_0_axi_periph]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/AES_Full_0/s_axi_CRTLS} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins AES_Full_0/s_axi_CRTLS]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
endgroup
save_bd_design
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
close_design
open_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/Zynq_CPU_AES_UART.xsa
open_bd_design {C:/Users/kuh4bd/Documents/FPGALab/Project_UART/ZynqComputerAES/ZynqComputer.srcs/sources_1/bd/Zynq_CPU/Zynq_CPU.bd}
set_property offset 0x40000000 [get_bd_addr_segs {processing_system7_0/Data/SEG_AES_Full_0_Reg}]
save_bd_design
