{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 26 09:14:08 2018 " "Info: Processing started: Thu Apr 26 09:14:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "Up.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Up.sv" 1 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register UnidadeControle:UC\|state.LUI register Registrador:RegPC\|Saida\[30\] 20.4 MHz 49.012 ns Internal " "Info: Clock \"clock\" has Internal fmax of 20.4 MHz between source register \"UnidadeControle:UC\|state.LUI\" and destination register \"Registrador:RegPC\|Saida\[30\]\" (period= 49.012 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.282 ns + Longest register register " "Info: + Longest register to register delay is 24.282 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UnidadeControle:UC\|state.LUI 1 REG LCFF_X59_Y29_N3 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y29_N3; Fanout = 55; REG Node = 'UnidadeControle:UC\|state.LUI'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:UC|state.LUI } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/UnidadeControle.sv" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.371 ns) 2.067 ns UnidadeControle:UC\|WideOr7~3 2 COMB LCCOMB_X59_Y29_N26 2 " "Info: 2: + IC(1.696 ns) + CELL(0.371 ns) = 2.067 ns; Loc. = LCCOMB_X59_Y29_N26; Fanout = 2; COMB Node = 'UnidadeControle:UC\|WideOr7~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { UnidadeControle:UC|state.LUI UnidadeControle:UC|WideOr7~3 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/UnidadeControle.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.150 ns) 2.890 ns UnidadeControle:UC\|WideOr7 3 COMB LCCOMB_X59_Y29_N22 33 " "Info: 3: + IC(0.673 ns) + CELL(0.150 ns) = 2.890 ns; Loc. = LCCOMB_X59_Y29_N22; Fanout = 33; COMB Node = 'UnidadeControle:UC\|WideOr7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { UnidadeControle:UC|WideOr7~3 UnidadeControle:UC|WideOr7 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/UnidadeControle.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.275 ns) 4.439 ns Multiplex:MuxSrcA\|f\[2\]~3 4 COMB LCCOMB_X58_Y26_N10 3 " "Info: 4: + IC(1.274 ns) + CELL(0.275 ns) = 4.439 ns; Loc. = LCCOMB_X58_Y26_N10; Fanout = 3; COMB Node = 'Multiplex:MuxSrcA\|f\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { UnidadeControle:UC|WideOr7 Multiplex:MuxSrcA|f[2]~3 } "NODE_NAME" } } { "Multiplex.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Multiplex.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.438 ns) 5.647 ns Ula32:ULA\|carry_temp\[2\]~5 5 COMB LCCOMB_X59_Y30_N26 3 " "Info: 5: + IC(0.770 ns) + CELL(0.438 ns) = 5.647 ns; Loc. = LCCOMB_X59_Y30_N26; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[2\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { Multiplex:MuxSrcA|f[2]~3 Ula32:ULA|carry_temp[2]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.420 ns) 6.333 ns Ula32:ULA\|carry_temp\[4\]~7 6 COMB LCCOMB_X59_Y30_N22 1 " "Info: 6: + IC(0.266 ns) + CELL(0.420 ns) = 6.333 ns; Loc. = LCCOMB_X59_Y30_N22; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { Ula32:ULA|carry_temp[2]~5 Ula32:ULA|carry_temp[4]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 6.735 ns Ula32:ULA\|carry_temp\[4\]~8 7 COMB LCCOMB_X59_Y30_N8 4 " "Info: 7: + IC(0.252 ns) + CELL(0.150 ns) = 6.735 ns; Loc. = LCCOMB_X59_Y30_N8; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:ULA|carry_temp[4]~7 Ula32:ULA|carry_temp[4]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.242 ns) 7.257 ns Ula32:ULA\|carry_temp\[6\]~11 8 COMB LCCOMB_X59_Y30_N4 1 " "Info: 8: + IC(0.280 ns) + CELL(0.242 ns) = 7.257 ns; Loc. = LCCOMB_X59_Y30_N4; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { Ula32:ULA|carry_temp[4]~8 Ula32:ULA|carry_temp[6]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 7.795 ns Ula32:ULA\|carry_temp\[6\]~12 9 COMB LCCOMB_X59_Y30_N14 3 " "Info: 9: + IC(0.263 ns) + CELL(0.275 ns) = 7.795 ns; Loc. = LCCOMB_X59_Y30_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:ULA|carry_temp[6]~11 Ula32:ULA|carry_temp[6]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.242 ns) 8.309 ns Ula32:ULA\|carry_temp\[8\]~17 10 COMB LCCOMB_X59_Y30_N12 1 " "Info: 10: + IC(0.272 ns) + CELL(0.242 ns) = 8.309 ns; Loc. = LCCOMB_X59_Y30_N12; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.514 ns" { Ula32:ULA|carry_temp[6]~12 Ula32:ULA|carry_temp[8]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 8.713 ns Ula32:ULA\|carry_temp\[8\]~18 11 COMB LCCOMB_X59_Y30_N30 3 " "Info: 11: + IC(0.254 ns) + CELL(0.150 ns) = 8.713 ns; Loc. = LCCOMB_X59_Y30_N30; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[8]~17 Ula32:ULA|carry_temp[8]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.420 ns) 9.406 ns Ula32:ULA\|carry_temp\[10\]~23 12 COMB LCCOMB_X59_Y30_N20 1 " "Info: 12: + IC(0.273 ns) + CELL(0.420 ns) = 9.406 ns; Loc. = LCCOMB_X59_Y30_N20; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { Ula32:ULA|carry_temp[8]~18 Ula32:ULA|carry_temp[10]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.150 ns) 9.988 ns Ula32:ULA\|carry_temp\[10\]~24 13 COMB LCCOMB_X58_Y30_N24 3 " "Info: 13: + IC(0.432 ns) + CELL(0.150 ns) = 9.988 ns; Loc. = LCCOMB_X58_Y30_N24; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { Ula32:ULA|carry_temp[10]~23 Ula32:ULA|carry_temp[10]~24 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.150 ns) 10.591 ns Ula32:ULA\|carry_temp\[12\]~31 14 COMB LCCOMB_X58_Y30_N20 1 " "Info: 14: + IC(0.453 ns) + CELL(0.150 ns) = 10.591 ns; Loc. = LCCOMB_X58_Y30_N20; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { Ula32:ULA|carry_temp[10]~24 Ula32:ULA|carry_temp[12]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 11.123 ns Ula32:ULA\|carry_temp\[12\]~32 15 COMB LCCOMB_X58_Y30_N14 3 " "Info: 15: + IC(0.257 ns) + CELL(0.275 ns) = 11.123 ns; Loc. = LCCOMB_X58_Y30_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Ula32:ULA|carry_temp[12]~31 Ula32:ULA|carry_temp[12]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.242 ns) 11.643 ns Ula32:ULA\|carry_temp\[14\]~35 16 COMB LCCOMB_X58_Y30_N0 1 " "Info: 16: + IC(0.278 ns) + CELL(0.242 ns) = 11.643 ns; Loc. = LCCOMB_X58_Y30_N0; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { Ula32:ULA|carry_temp[12]~32 Ula32:ULA|carry_temp[14]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 12.034 ns Ula32:ULA\|carry_temp\[14\]~36 17 COMB LCCOMB_X58_Y30_N26 3 " "Info: 17: + IC(0.241 ns) + CELL(0.150 ns) = 12.034 ns; Loc. = LCCOMB_X58_Y30_N26; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { Ula32:ULA|carry_temp[14]~35 Ula32:ULA|carry_temp[14]~36 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.420 ns) 12.724 ns Ula32:ULA\|carry_temp\[16\]~41 18 COMB LCCOMB_X58_Y30_N16 1 " "Info: 18: + IC(0.270 ns) + CELL(0.420 ns) = 12.724 ns; Loc. = LCCOMB_X58_Y30_N16; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Ula32:ULA|carry_temp[14]~36 Ula32:ULA|carry_temp[16]~41 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 13.257 ns Ula32:ULA\|carry_temp\[16\]~42 19 COMB LCCOMB_X58_Y30_N10 2 " "Info: 19: + IC(0.258 ns) + CELL(0.275 ns) = 13.257 ns; Loc. = LCCOMB_X58_Y30_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:ULA|carry_temp[16]~41 Ula32:ULA|carry_temp[16]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.242 ns) 13.944 ns Ula32:ULA\|carry_temp\[18\]~47 20 COMB LCCOMB_X57_Y30_N24 1 " "Info: 20: + IC(0.445 ns) + CELL(0.242 ns) = 13.944 ns; Loc. = LCCOMB_X57_Y30_N24; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[18]~47 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 14.477 ns Ula32:ULA\|carry_temp\[18\]~48 21 COMB LCCOMB_X57_Y30_N18 3 " "Info: 21: + IC(0.258 ns) + CELL(0.275 ns) = 14.477 ns; Loc. = LCCOMB_X57_Y30_N18; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:ULA|carry_temp[18]~47 Ula32:ULA|carry_temp[18]~48 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.150 ns) 15.076 ns Ula32:ULA\|carry_temp\[19\]~50 22 COMB LCCOMB_X56_Y30_N28 2 " "Info: 22: + IC(0.449 ns) + CELL(0.150 ns) = 15.076 ns; Loc. = LCCOMB_X56_Y30_N28; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { Ula32:ULA|carry_temp[18]~48 Ula32:ULA|carry_temp[19]~50 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 15.484 ns Ula32:ULA\|carry_temp\[20\]~53 23 COMB LCCOMB_X56_Y30_N14 3 " "Info: 23: + IC(0.258 ns) + CELL(0.150 ns) = 15.484 ns; Loc. = LCCOMB_X56_Y30_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Ula32:ULA|carry_temp[19]~50 Ula32:ULA|carry_temp[20]~53 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.438 ns) 16.356 ns Ula32:ULA\|carry_temp\[22\]~55 24 COMB LCCOMB_X57_Y30_N10 1 " "Info: 24: + IC(0.434 ns) + CELL(0.438 ns) = 16.356 ns; Loc. = LCCOMB_X57_Y30_N10; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { Ula32:ULA|carry_temp[20]~53 Ula32:ULA|carry_temp[22]~55 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 16.758 ns Ula32:ULA\|carry_temp\[22\]~56 25 COMB LCCOMB_X57_Y30_N20 3 " "Info: 25: + IC(0.252 ns) + CELL(0.150 ns) = 16.758 ns; Loc. = LCCOMB_X57_Y30_N20; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:ULA|carry_temp[22]~55 Ula32:ULA|carry_temp[22]~56 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.242 ns) 17.269 ns Ula32:ULA\|carry_temp\[24\]~59 26 COMB LCCOMB_X57_Y30_N26 1 " "Info: 26: + IC(0.269 ns) + CELL(0.242 ns) = 17.269 ns; Loc. = LCCOMB_X57_Y30_N26; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Ula32:ULA|carry_temp[22]~56 Ula32:ULA|carry_temp[24]~59 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 17.673 ns Ula32:ULA\|carry_temp\[24\]~60 27 COMB LCCOMB_X57_Y30_N28 3 " "Info: 27: + IC(0.254 ns) + CELL(0.150 ns) = 17.673 ns; Loc. = LCCOMB_X57_Y30_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[24]~59 Ula32:ULA|carry_temp[24]~60 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.420 ns) 18.363 ns Ula32:ULA\|carry_temp\[25\]~62 28 COMB LCCOMB_X57_Y30_N16 2 " "Info: 28: + IC(0.270 ns) + CELL(0.420 ns) = 18.363 ns; Loc. = LCCOMB_X57_Y30_N16; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Ula32:ULA|carry_temp[24]~60 Ula32:ULA|carry_temp[25]~62 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 18.907 ns Ula32:ULA\|carry_temp\[26\]~65 29 COMB LCCOMB_X57_Y30_N14 3 " "Info: 29: + IC(0.269 ns) + CELL(0.275 ns) = 18.907 ns; Loc. = LCCOMB_X57_Y30_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { Ula32:ULA|carry_temp[25]~62 Ula32:ULA|carry_temp[26]~65 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.150 ns) 19.810 ns Ula32:ULA\|carry_temp\[27\]~66 30 COMB LCCOMB_X57_Y31_N22 2 " "Info: 30: + IC(0.753 ns) + CELL(0.150 ns) = 19.810 ns; Loc. = LCCOMB_X57_Y31_N22; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { Ula32:ULA|carry_temp[26]~65 Ula32:ULA|carry_temp[27]~66 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 20.216 ns Ula32:ULA\|carry_temp\[28\]~69 31 COMB LCCOMB_X57_Y31_N4 3 " "Info: 31: + IC(0.256 ns) + CELL(0.150 ns) = 20.216 ns; Loc. = LCCOMB_X57_Y31_N4; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[28\]~69'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { Ula32:ULA|carry_temp[27]~66 Ula32:ULA|carry_temp[28]~69 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.275 ns) 20.762 ns Ula32:ULA\|carry_temp\[29\]~70 32 COMB LCCOMB_X57_Y31_N26 1 " "Info: 32: + IC(0.271 ns) + CELL(0.275 ns) = 20.762 ns; Loc. = LCCOMB_X57_Y31_N26; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[29\]~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.546 ns" { Ula32:ULA|carry_temp[28]~69 Ula32:ULA|carry_temp[29]~70 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 21.157 ns Ula32:ULA\|soma_temp\[31\] 33 COMB LCCOMB_X57_Y31_N28 1 " "Info: 33: + IC(0.245 ns) + CELL(0.150 ns) = 21.157 ns; Loc. = LCCOMB_X57_Y31_N28; Fanout = 1; COMB Node = 'Ula32:ULA\|soma_temp\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Ula32:ULA|carry_temp[29]~70 Ula32:ULA|soma_temp[31] } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 21.556 ns Registrador:RegPC\|Saida\[31\]~31 34 COMB LCCOMB_X57_Y31_N2 5 " "Info: 34: + IC(0.249 ns) + CELL(0.150 ns) = 21.556 ns; Loc. = LCCOMB_X57_Y31_N2; Fanout = 5; COMB Node = 'Registrador:RegPC\|Saida\[31\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~31 } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.275 ns) 22.307 ns g1~14 35 COMB LCCOMB_X57_Y31_N18 1 " "Info: 35: + IC(0.476 ns) + CELL(0.275 ns) = 22.307 ns; Loc. = LCCOMB_X57_Y31_N18; Fanout = 1; COMB Node = 'g1~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { Registrador:RegPC|Saida[31]~31 g1~14 } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Up.sv" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 22.702 ns Registrador:RegPC\|Saida\[28\]~40 36 COMB LCCOMB_X57_Y31_N20 1 " "Info: 36: + IC(0.245 ns) + CELL(0.150 ns) = 22.702 ns; Loc. = LCCOMB_X57_Y31_N20; Fanout = 1; COMB Node = 'Registrador:RegPC\|Saida\[28\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { g1~14 Registrador:RegPC|Saida[28]~40 } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.275 ns) 23.230 ns Registrador:RegPC\|Saida\[28\]~41 37 COMB LCCOMB_X57_Y31_N14 4 " "Info: 37: + IC(0.253 ns) + CELL(0.275 ns) = 23.230 ns; Loc. = LCCOMB_X57_Y31_N14; Fanout = 4; COMB Node = 'Registrador:RegPC\|Saida\[28\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { Registrador:RegPC|Saida[28]~40 Registrador:RegPC|Saida[28]~41 } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.392 ns) + CELL(0.660 ns) 24.282 ns Registrador:RegPC\|Saida\[30\] 38 REG LCFF_X58_Y31_N3 5 " "Info: 38: + IC(0.392 ns) + CELL(0.660 ns) = 24.282 ns; Loc. = LCFF_X58_Y31_N3; Fanout = 5; REG Node = 'Registrador:RegPC\|Saida\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { Registrador:RegPC|Saida[28]~41 Registrador:RegPC|Saida[30] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.522 ns ( 39.21 % ) " "Info: Total cell delay = 9.522 ns ( 39.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.760 ns ( 60.79 % ) " "Info: Total interconnect delay = 14.760 ns ( 60.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.282 ns" { UnidadeControle:UC|state.LUI UnidadeControle:UC|WideOr7~3 UnidadeControle:UC|WideOr7 Multiplex:MuxSrcA|f[2]~3 Ula32:ULA|carry_temp[2]~5 Ula32:ULA|carry_temp[4]~7 Ula32:ULA|carry_temp[4]~8 Ula32:ULA|carry_temp[6]~11 Ula32:ULA|carry_temp[6]~12 Ula32:ULA|carry_temp[8]~17 Ula32:ULA|carry_temp[8]~18 Ula32:ULA|carry_temp[10]~23 Ula32:ULA|carry_temp[10]~24 Ula32:ULA|carry_temp[12]~31 Ula32:ULA|carry_temp[12]~32 Ula32:ULA|carry_temp[14]~35 Ula32:ULA|carry_temp[14]~36 Ula32:ULA|carry_temp[16]~41 Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[18]~47 Ula32:ULA|carry_temp[18]~48 Ula32:ULA|carry_temp[19]~50 Ula32:ULA|carry_temp[20]~53 Ula32:ULA|carry_temp[22]~55 Ula32:ULA|carry_temp[22]~56 Ula32:ULA|carry_temp[24]~59 Ula32:ULA|carry_temp[24]~60 Ula32:ULA|carry_temp[25]~62 Ula32:ULA|carry_temp[26]~65 Ula32:ULA|carry_temp[27]~66 Ula32:ULA|carry_temp[28]~69 Ula32:ULA|carry_temp[29]~70 Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~31 g1~14 Registrador:RegPC|Saida[28]~40 Registrador:RegPC|Saida[28]~41 Registrador:RegPC|Saida[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.282 ns" { UnidadeControle:UC|state.LUI {} UnidadeControle:UC|WideOr7~3 {} UnidadeControle:UC|WideOr7 {} Multiplex:MuxSrcA|f[2]~3 {} Ula32:ULA|carry_temp[2]~5 {} Ula32:ULA|carry_temp[4]~7 {} Ula32:ULA|carry_temp[4]~8 {} Ula32:ULA|carry_temp[6]~11 {} Ula32:ULA|carry_temp[6]~12 {} Ula32:ULA|carry_temp[8]~17 {} Ula32:ULA|carry_temp[8]~18 {} Ula32:ULA|carry_temp[10]~23 {} Ula32:ULA|carry_temp[10]~24 {} Ula32:ULA|carry_temp[12]~31 {} Ula32:ULA|carry_temp[12]~32 {} Ula32:ULA|carry_temp[14]~35 {} Ula32:ULA|carry_temp[14]~36 {} Ula32:ULA|carry_temp[16]~41 {} Ula32:ULA|carry_temp[16]~42 {} Ula32:ULA|carry_temp[18]~47 {} Ula32:ULA|carry_temp[18]~48 {} Ula32:ULA|carry_temp[19]~50 {} Ula32:ULA|carry_temp[20]~53 {} Ula32:ULA|carry_temp[22]~55 {} Ula32:ULA|carry_temp[22]~56 {} Ula32:ULA|carry_temp[24]~59 {} Ula32:ULA|carry_temp[24]~60 {} Ula32:ULA|carry_temp[25]~62 {} Ula32:ULA|carry_temp[26]~65 {} Ula32:ULA|carry_temp[27]~66 {} Ula32:ULA|carry_temp[28]~69 {} Ula32:ULA|carry_temp[29]~70 {} Ula32:ULA|soma_temp[31] {} Registrador:RegPC|Saida[31]~31 {} g1~14 {} Registrador:RegPC|Saida[28]~40 {} Registrador:RegPC|Saida[28]~41 {} Registrador:RegPC|Saida[30] {} } { 0.000ns 1.696ns 0.673ns 1.274ns 0.770ns 0.266ns 0.252ns 0.280ns 0.263ns 0.272ns 0.254ns 0.273ns 0.432ns 0.453ns 0.257ns 0.278ns 0.241ns 0.270ns 0.258ns 0.445ns 0.258ns 0.449ns 0.258ns 0.434ns 0.252ns 0.269ns 0.254ns 0.270ns 0.269ns 0.753ns 0.256ns 0.271ns 0.245ns 0.249ns 0.476ns 0.245ns 0.253ns 0.392ns } { 0.000ns 0.371ns 0.150ns 0.275ns 0.438ns 0.420ns 0.150ns 0.242ns 0.275ns 0.242ns 0.150ns 0.420ns 0.150ns 0.150ns 0.275ns 0.242ns 0.150ns 0.420ns 0.275ns 0.242ns 0.275ns 0.150ns 0.150ns 0.438ns 0.150ns 0.242ns 0.150ns 0.420ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.010 ns - Smallest " "Info: - Smallest clock skew is -0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.880 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1370 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1370; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.240 ns) + CELL(0.537 ns) 2.880 ns Registrador:RegPC\|Saida\[30\] 3 REG LCFF_X58_Y31_N3 5 " "Info: 3: + IC(1.240 ns) + CELL(0.537 ns) = 2.880 ns; Loc. = LCFF_X58_Y31_N3; Fanout = 5; REG Node = 'Registrador:RegPC\|Saida\[30\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { clock~clkctrl Registrador:RegPC|Saida[30] } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.99 % ) " "Info: Total cell delay = 1.526 ns ( 52.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.354 ns ( 47.01 % ) " "Info: Total interconnect delay = 1.354 ns ( 47.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { clock clock~clkctrl Registrador:RegPC|Saida[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegPC|Saida[30] {} } { 0.000ns 0.000ns 0.114ns 1.240ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.890 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1370 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1370; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.537 ns) 2.890 ns UnidadeControle:UC\|state.LUI 3 REG LCFF_X59_Y29_N3 55 " "Info: 3: + IC(1.250 ns) + CELL(0.537 ns) = 2.890 ns; Loc. = LCFF_X59_Y29_N3; Fanout = 55; REG Node = 'UnidadeControle:UC\|state.LUI'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { clock~clkctrl UnidadeControle:UC|state.LUI } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/UnidadeControle.sv" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.80 % ) " "Info: Total cell delay = 1.526 ns ( 52.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.364 ns ( 47.20 % ) " "Info: Total interconnect delay = 1.364 ns ( 47.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { clock clock~clkctrl UnidadeControle:UC|state.LUI } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.LUI {} } { 0.000ns 0.000ns 0.114ns 1.250ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { clock clock~clkctrl Registrador:RegPC|Saida[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegPC|Saida[30] {} } { 0.000ns 0.000ns 0.114ns 1.240ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { clock clock~clkctrl UnidadeControle:UC|state.LUI } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.LUI {} } { 0.000ns 0.000ns 0.114ns 1.250ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/UnidadeControle.sv" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/UnidadeControle.sv" 32 -1 0 } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.282 ns" { UnidadeControle:UC|state.LUI UnidadeControle:UC|WideOr7~3 UnidadeControle:UC|WideOr7 Multiplex:MuxSrcA|f[2]~3 Ula32:ULA|carry_temp[2]~5 Ula32:ULA|carry_temp[4]~7 Ula32:ULA|carry_temp[4]~8 Ula32:ULA|carry_temp[6]~11 Ula32:ULA|carry_temp[6]~12 Ula32:ULA|carry_temp[8]~17 Ula32:ULA|carry_temp[8]~18 Ula32:ULA|carry_temp[10]~23 Ula32:ULA|carry_temp[10]~24 Ula32:ULA|carry_temp[12]~31 Ula32:ULA|carry_temp[12]~32 Ula32:ULA|carry_temp[14]~35 Ula32:ULA|carry_temp[14]~36 Ula32:ULA|carry_temp[16]~41 Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[18]~47 Ula32:ULA|carry_temp[18]~48 Ula32:ULA|carry_temp[19]~50 Ula32:ULA|carry_temp[20]~53 Ula32:ULA|carry_temp[22]~55 Ula32:ULA|carry_temp[22]~56 Ula32:ULA|carry_temp[24]~59 Ula32:ULA|carry_temp[24]~60 Ula32:ULA|carry_temp[25]~62 Ula32:ULA|carry_temp[26]~65 Ula32:ULA|carry_temp[27]~66 Ula32:ULA|carry_temp[28]~69 Ula32:ULA|carry_temp[29]~70 Ula32:ULA|soma_temp[31] Registrador:RegPC|Saida[31]~31 g1~14 Registrador:RegPC|Saida[28]~40 Registrador:RegPC|Saida[28]~41 Registrador:RegPC|Saida[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.282 ns" { UnidadeControle:UC|state.LUI {} UnidadeControle:UC|WideOr7~3 {} UnidadeControle:UC|WideOr7 {} Multiplex:MuxSrcA|f[2]~3 {} Ula32:ULA|carry_temp[2]~5 {} Ula32:ULA|carry_temp[4]~7 {} Ula32:ULA|carry_temp[4]~8 {} Ula32:ULA|carry_temp[6]~11 {} Ula32:ULA|carry_temp[6]~12 {} Ula32:ULA|carry_temp[8]~17 {} Ula32:ULA|carry_temp[8]~18 {} Ula32:ULA|carry_temp[10]~23 {} Ula32:ULA|carry_temp[10]~24 {} Ula32:ULA|carry_temp[12]~31 {} Ula32:ULA|carry_temp[12]~32 {} Ula32:ULA|carry_temp[14]~35 {} Ula32:ULA|carry_temp[14]~36 {} Ula32:ULA|carry_temp[16]~41 {} Ula32:ULA|carry_temp[16]~42 {} Ula32:ULA|carry_temp[18]~47 {} Ula32:ULA|carry_temp[18]~48 {} Ula32:ULA|carry_temp[19]~50 {} Ula32:ULA|carry_temp[20]~53 {} Ula32:ULA|carry_temp[22]~55 {} Ula32:ULA|carry_temp[22]~56 {} Ula32:ULA|carry_temp[24]~59 {} Ula32:ULA|carry_temp[24]~60 {} Ula32:ULA|carry_temp[25]~62 {} Ula32:ULA|carry_temp[26]~65 {} Ula32:ULA|carry_temp[27]~66 {} Ula32:ULA|carry_temp[28]~69 {} Ula32:ULA|carry_temp[29]~70 {} Ula32:ULA|soma_temp[31] {} Registrador:RegPC|Saida[31]~31 {} g1~14 {} Registrador:RegPC|Saida[28]~40 {} Registrador:RegPC|Saida[28]~41 {} Registrador:RegPC|Saida[30] {} } { 0.000ns 1.696ns 0.673ns 1.274ns 0.770ns 0.266ns 0.252ns 0.280ns 0.263ns 0.272ns 0.254ns 0.273ns 0.432ns 0.453ns 0.257ns 0.278ns 0.241ns 0.270ns 0.258ns 0.445ns 0.258ns 0.449ns 0.258ns 0.434ns 0.252ns 0.269ns 0.254ns 0.270ns 0.269ns 0.753ns 0.256ns 0.271ns 0.245ns 0.249ns 0.476ns 0.245ns 0.253ns 0.392ns } { 0.000ns 0.371ns 0.150ns 0.275ns 0.438ns 0.420ns 0.150ns 0.242ns 0.275ns 0.242ns 0.150ns 0.420ns 0.150ns 0.150ns 0.275ns 0.242ns 0.150ns 0.420ns 0.275ns 0.242ns 0.275ns 0.150ns 0.150ns 0.438ns 0.150ns 0.242ns 0.150ns 0.420ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { clock clock~clkctrl Registrador:RegPC|Saida[30] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.880 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:RegPC|Saida[30] {} } { 0.000ns 0.000ns 0.114ns 1.240ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { clock clock~clkctrl UnidadeControle:UC|state.LUI } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.LUI {} } { 0.000ns 0.000ns 0.114ns 1.250ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock Alu\[28\] UnidadeControle:UC\|state.LUI 30.889 ns register " "Info: tco from clock \"clock\" to destination pin \"Alu\[28\]\" through register \"UnidadeControle:UC\|state.LUI\" is 30.889 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.890 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.890 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 1370 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1370; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Up.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.537 ns) 2.890 ns UnidadeControle:UC\|state.LUI 3 REG LCFF_X59_Y29_N3 55 " "Info: 3: + IC(1.250 ns) + CELL(0.537 ns) = 2.890 ns; Loc. = LCFF_X59_Y29_N3; Fanout = 55; REG Node = 'UnidadeControle:UC\|state.LUI'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.787 ns" { clock~clkctrl UnidadeControle:UC|state.LUI } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/UnidadeControle.sv" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.80 % ) " "Info: Total cell delay = 1.526 ns ( 52.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.364 ns ( 47.20 % ) " "Info: Total interconnect delay = 1.364 ns ( 47.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { clock clock~clkctrl UnidadeControle:UC|state.LUI } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.LUI {} } { 0.000ns 0.000ns 0.114ns 1.250ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/UnidadeControle.sv" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.749 ns + Longest register pin " "Info: + Longest register to pin delay is 27.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UnidadeControle:UC\|state.LUI 1 REG LCFF_X59_Y29_N3 55 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X59_Y29_N3; Fanout = 55; REG Node = 'UnidadeControle:UC\|state.LUI'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UnidadeControle:UC|state.LUI } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/UnidadeControle.sv" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.371 ns) 2.067 ns UnidadeControle:UC\|WideOr7~3 2 COMB LCCOMB_X59_Y29_N26 2 " "Info: 2: + IC(1.696 ns) + CELL(0.371 ns) = 2.067 ns; Loc. = LCCOMB_X59_Y29_N26; Fanout = 2; COMB Node = 'UnidadeControle:UC\|WideOr7~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.067 ns" { UnidadeControle:UC|state.LUI UnidadeControle:UC|WideOr7~3 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/UnidadeControle.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.673 ns) + CELL(0.150 ns) 2.890 ns UnidadeControle:UC\|WideOr7 3 COMB LCCOMB_X59_Y29_N22 33 " "Info: 3: + IC(0.673 ns) + CELL(0.150 ns) = 2.890 ns; Loc. = LCCOMB_X59_Y29_N22; Fanout = 33; COMB Node = 'UnidadeControle:UC\|WideOr7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { UnidadeControle:UC|WideOr7~3 UnidadeControle:UC|WideOr7 } "NODE_NAME" } } { "UnidadeControle.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/UnidadeControle.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.274 ns) + CELL(0.275 ns) 4.439 ns Multiplex:MuxSrcA\|f\[2\]~3 4 COMB LCCOMB_X58_Y26_N10 3 " "Info: 4: + IC(1.274 ns) + CELL(0.275 ns) = 4.439 ns; Loc. = LCCOMB_X58_Y26_N10; Fanout = 3; COMB Node = 'Multiplex:MuxSrcA\|f\[2\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { UnidadeControle:UC|WideOr7 Multiplex:MuxSrcA|f[2]~3 } "NODE_NAME" } } { "Multiplex.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Multiplex.sv" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.770 ns) + CELL(0.438 ns) 5.647 ns Ula32:ULA\|carry_temp\[2\]~5 5 COMB LCCOMB_X59_Y30_N26 3 " "Info: 5: + IC(0.770 ns) + CELL(0.438 ns) = 5.647 ns; Loc. = LCCOMB_X59_Y30_N26; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[2\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { Multiplex:MuxSrcA|f[2]~3 Ula32:ULA|carry_temp[2]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.420 ns) 6.333 ns Ula32:ULA\|carry_temp\[4\]~7 6 COMB LCCOMB_X59_Y30_N22 1 " "Info: 6: + IC(0.266 ns) + CELL(0.420 ns) = 6.333 ns; Loc. = LCCOMB_X59_Y30_N22; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.686 ns" { Ula32:ULA|carry_temp[2]~5 Ula32:ULA|carry_temp[4]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 6.735 ns Ula32:ULA\|carry_temp\[4\]~8 7 COMB LCCOMB_X59_Y30_N8 4 " "Info: 7: + IC(0.252 ns) + CELL(0.150 ns) = 6.735 ns; Loc. = LCCOMB_X59_Y30_N8; Fanout = 4; COMB Node = 'Ula32:ULA\|carry_temp\[4\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:ULA|carry_temp[4]~7 Ula32:ULA|carry_temp[4]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.280 ns) + CELL(0.242 ns) 7.257 ns Ula32:ULA\|carry_temp\[6\]~11 8 COMB LCCOMB_X59_Y30_N4 1 " "Info: 8: + IC(0.280 ns) + CELL(0.242 ns) = 7.257 ns; Loc. = LCCOMB_X59_Y30_N4; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { Ula32:ULA|carry_temp[4]~8 Ula32:ULA|carry_temp[6]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 7.795 ns Ula32:ULA\|carry_temp\[6\]~12 9 COMB LCCOMB_X59_Y30_N14 3 " "Info: 9: + IC(0.263 ns) + CELL(0.275 ns) = 7.795 ns; Loc. = LCCOMB_X59_Y30_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[6\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { Ula32:ULA|carry_temp[6]~11 Ula32:ULA|carry_temp[6]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.242 ns) 8.309 ns Ula32:ULA\|carry_temp\[8\]~17 10 COMB LCCOMB_X59_Y30_N12 1 " "Info: 10: + IC(0.272 ns) + CELL(0.242 ns) = 8.309 ns; Loc. = LCCOMB_X59_Y30_N12; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.514 ns" { Ula32:ULA|carry_temp[6]~12 Ula32:ULA|carry_temp[8]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 8.713 ns Ula32:ULA\|carry_temp\[8\]~18 11 COMB LCCOMB_X59_Y30_N30 3 " "Info: 11: + IC(0.254 ns) + CELL(0.150 ns) = 8.713 ns; Loc. = LCCOMB_X59_Y30_N30; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[8\]~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[8]~17 Ula32:ULA|carry_temp[8]~18 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.420 ns) 9.406 ns Ula32:ULA\|carry_temp\[10\]~23 12 COMB LCCOMB_X59_Y30_N20 1 " "Info: 12: + IC(0.273 ns) + CELL(0.420 ns) = 9.406 ns; Loc. = LCCOMB_X59_Y30_N20; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { Ula32:ULA|carry_temp[8]~18 Ula32:ULA|carry_temp[10]~23 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.150 ns) 9.988 ns Ula32:ULA\|carry_temp\[10\]~24 13 COMB LCCOMB_X58_Y30_N24 3 " "Info: 13: + IC(0.432 ns) + CELL(0.150 ns) = 9.988 ns; Loc. = LCCOMB_X58_Y30_N24; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[10\]~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { Ula32:ULA|carry_temp[10]~23 Ula32:ULA|carry_temp[10]~24 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.453 ns) + CELL(0.150 ns) 10.591 ns Ula32:ULA\|carry_temp\[12\]~31 14 COMB LCCOMB_X58_Y30_N20 1 " "Info: 14: + IC(0.453 ns) + CELL(0.150 ns) = 10.591 ns; Loc. = LCCOMB_X58_Y30_N20; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.603 ns" { Ula32:ULA|carry_temp[10]~24 Ula32:ULA|carry_temp[12]~31 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 11.123 ns Ula32:ULA\|carry_temp\[12\]~32 15 COMB LCCOMB_X58_Y30_N14 3 " "Info: 15: + IC(0.257 ns) + CELL(0.275 ns) = 11.123 ns; Loc. = LCCOMB_X58_Y30_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[12\]~32'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Ula32:ULA|carry_temp[12]~31 Ula32:ULA|carry_temp[12]~32 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.242 ns) 11.643 ns Ula32:ULA\|carry_temp\[14\]~35 16 COMB LCCOMB_X58_Y30_N0 1 " "Info: 16: + IC(0.278 ns) + CELL(0.242 ns) = 11.643 ns; Loc. = LCCOMB_X58_Y30_N0; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.520 ns" { Ula32:ULA|carry_temp[12]~32 Ula32:ULA|carry_temp[14]~35 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.241 ns) + CELL(0.150 ns) 12.034 ns Ula32:ULA\|carry_temp\[14\]~36 17 COMB LCCOMB_X58_Y30_N26 3 " "Info: 17: + IC(0.241 ns) + CELL(0.150 ns) = 12.034 ns; Loc. = LCCOMB_X58_Y30_N26; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[14\]~36'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.391 ns" { Ula32:ULA|carry_temp[14]~35 Ula32:ULA|carry_temp[14]~36 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.420 ns) 12.724 ns Ula32:ULA\|carry_temp\[16\]~41 18 COMB LCCOMB_X58_Y30_N16 1 " "Info: 18: + IC(0.270 ns) + CELL(0.420 ns) = 12.724 ns; Loc. = LCCOMB_X58_Y30_N16; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Ula32:ULA|carry_temp[14]~36 Ula32:ULA|carry_temp[16]~41 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 13.257 ns Ula32:ULA\|carry_temp\[16\]~42 19 COMB LCCOMB_X58_Y30_N10 2 " "Info: 19: + IC(0.258 ns) + CELL(0.275 ns) = 13.257 ns; Loc. = LCCOMB_X58_Y30_N10; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[16\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:ULA|carry_temp[16]~41 Ula32:ULA|carry_temp[16]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.242 ns) 13.944 ns Ula32:ULA\|carry_temp\[18\]~47 20 COMB LCCOMB_X57_Y30_N24 1 " "Info: 20: + IC(0.445 ns) + CELL(0.242 ns) = 13.944 ns; Loc. = LCCOMB_X57_Y30_N24; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[18]~47 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 14.477 ns Ula32:ULA\|carry_temp\[18\]~48 21 COMB LCCOMB_X57_Y30_N18 3 " "Info: 21: + IC(0.258 ns) + CELL(0.275 ns) = 14.477 ns; Loc. = LCCOMB_X57_Y30_N18; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[18\]~48'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { Ula32:ULA|carry_temp[18]~47 Ula32:ULA|carry_temp[18]~48 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.150 ns) 15.076 ns Ula32:ULA\|carry_temp\[19\]~50 22 COMB LCCOMB_X56_Y30_N28 2 " "Info: 22: + IC(0.449 ns) + CELL(0.150 ns) = 15.076 ns; Loc. = LCCOMB_X56_Y30_N28; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[19\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.599 ns" { Ula32:ULA|carry_temp[18]~48 Ula32:ULA|carry_temp[19]~50 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.150 ns) 15.484 ns Ula32:ULA\|carry_temp\[20\]~53 23 COMB LCCOMB_X56_Y30_N14 3 " "Info: 23: + IC(0.258 ns) + CELL(0.150 ns) = 15.484 ns; Loc. = LCCOMB_X56_Y30_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[20\]~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.408 ns" { Ula32:ULA|carry_temp[19]~50 Ula32:ULA|carry_temp[20]~53 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.438 ns) 16.356 ns Ula32:ULA\|carry_temp\[22\]~55 24 COMB LCCOMB_X57_Y30_N10 1 " "Info: 24: + IC(0.434 ns) + CELL(0.438 ns) = 16.356 ns; Loc. = LCCOMB_X57_Y30_N10; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.872 ns" { Ula32:ULA|carry_temp[20]~53 Ula32:ULA|carry_temp[22]~55 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.150 ns) 16.758 ns Ula32:ULA\|carry_temp\[22\]~56 25 COMB LCCOMB_X57_Y30_N20 3 " "Info: 25: + IC(0.252 ns) + CELL(0.150 ns) = 16.758 ns; Loc. = LCCOMB_X57_Y30_N20; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[22\]~56'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { Ula32:ULA|carry_temp[22]~55 Ula32:ULA|carry_temp[22]~56 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.242 ns) 17.269 ns Ula32:ULA\|carry_temp\[24\]~59 26 COMB LCCOMB_X57_Y30_N26 1 " "Info: 26: + IC(0.269 ns) + CELL(0.242 ns) = 17.269 ns; Loc. = LCCOMB_X57_Y30_N26; Fanout = 1; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { Ula32:ULA|carry_temp[22]~56 Ula32:ULA|carry_temp[24]~59 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 17.673 ns Ula32:ULA\|carry_temp\[24\]~60 27 COMB LCCOMB_X57_Y30_N28 3 " "Info: 27: + IC(0.254 ns) + CELL(0.150 ns) = 17.673 ns; Loc. = LCCOMB_X57_Y30_N28; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[24\]~60'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { Ula32:ULA|carry_temp[24]~59 Ula32:ULA|carry_temp[24]~60 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.420 ns) 18.363 ns Ula32:ULA\|carry_temp\[25\]~62 28 COMB LCCOMB_X57_Y30_N16 2 " "Info: 28: + IC(0.270 ns) + CELL(0.420 ns) = 18.363 ns; Loc. = LCCOMB_X57_Y30_N16; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[25\]~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { Ula32:ULA|carry_temp[24]~60 Ula32:ULA|carry_temp[25]~62 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.275 ns) 18.907 ns Ula32:ULA\|carry_temp\[26\]~65 29 COMB LCCOMB_X57_Y30_N14 3 " "Info: 29: + IC(0.269 ns) + CELL(0.275 ns) = 18.907 ns; Loc. = LCCOMB_X57_Y30_N14; Fanout = 3; COMB Node = 'Ula32:ULA\|carry_temp\[26\]~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { Ula32:ULA|carry_temp[25]~62 Ula32:ULA|carry_temp[26]~65 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.150 ns) 19.810 ns Ula32:ULA\|carry_temp\[27\]~66 30 COMB LCCOMB_X57_Y31_N22 2 " "Info: 30: + IC(0.753 ns) + CELL(0.150 ns) = 19.810 ns; Loc. = LCCOMB_X57_Y31_N22; Fanout = 2; COMB Node = 'Ula32:ULA\|carry_temp\[27\]~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.903 ns" { Ula32:ULA|carry_temp[26]~65 Ula32:ULA|carry_temp[27]~66 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.150 ns) 20.403 ns Registrador:RegPC\|Saida\[28\]~28 31 COMB LCCOMB_X56_Y31_N28 5 " "Info: 31: + IC(0.443 ns) + CELL(0.150 ns) = 20.403 ns; Loc. = LCCOMB_X56_Y31_N28; Fanout = 5; COMB Node = 'Registrador:RegPC\|Saida\[28\]~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { Ula32:ULA|carry_temp[27]~66 Registrador:RegPC|Saida[28]~28 } "NODE_NAME" } } { "Registrador.vhd" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.694 ns) + CELL(2.652 ns) 27.749 ns Alu\[28\] 32 PIN PIN_C24 0 " "Info: 32: + IC(4.694 ns) + CELL(2.652 ns) = 27.749 ns; Loc. = PIN_C24; Fanout = 0; PIN Node = 'Alu\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.346 ns" { Registrador:RegPC|Saida[28]~28 Alu[28] } "NODE_NAME" } } { "Up.sv" "" { Text "C:/Users/phjc/Downloads/Arquivos-Projeto/Up.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.239 ns ( 36.90 % ) " "Info: Total cell delay = 10.239 ns ( 36.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.510 ns ( 63.10 % ) " "Info: Total interconnect delay = 17.510 ns ( 63.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.749 ns" { UnidadeControle:UC|state.LUI UnidadeControle:UC|WideOr7~3 UnidadeControle:UC|WideOr7 Multiplex:MuxSrcA|f[2]~3 Ula32:ULA|carry_temp[2]~5 Ula32:ULA|carry_temp[4]~7 Ula32:ULA|carry_temp[4]~8 Ula32:ULA|carry_temp[6]~11 Ula32:ULA|carry_temp[6]~12 Ula32:ULA|carry_temp[8]~17 Ula32:ULA|carry_temp[8]~18 Ula32:ULA|carry_temp[10]~23 Ula32:ULA|carry_temp[10]~24 Ula32:ULA|carry_temp[12]~31 Ula32:ULA|carry_temp[12]~32 Ula32:ULA|carry_temp[14]~35 Ula32:ULA|carry_temp[14]~36 Ula32:ULA|carry_temp[16]~41 Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[18]~47 Ula32:ULA|carry_temp[18]~48 Ula32:ULA|carry_temp[19]~50 Ula32:ULA|carry_temp[20]~53 Ula32:ULA|carry_temp[22]~55 Ula32:ULA|carry_temp[22]~56 Ula32:ULA|carry_temp[24]~59 Ula32:ULA|carry_temp[24]~60 Ula32:ULA|carry_temp[25]~62 Ula32:ULA|carry_temp[26]~65 Ula32:ULA|carry_temp[27]~66 Registrador:RegPC|Saida[28]~28 Alu[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "27.749 ns" { UnidadeControle:UC|state.LUI {} UnidadeControle:UC|WideOr7~3 {} UnidadeControle:UC|WideOr7 {} Multiplex:MuxSrcA|f[2]~3 {} Ula32:ULA|carry_temp[2]~5 {} Ula32:ULA|carry_temp[4]~7 {} Ula32:ULA|carry_temp[4]~8 {} Ula32:ULA|carry_temp[6]~11 {} Ula32:ULA|carry_temp[6]~12 {} Ula32:ULA|carry_temp[8]~17 {} Ula32:ULA|carry_temp[8]~18 {} Ula32:ULA|carry_temp[10]~23 {} Ula32:ULA|carry_temp[10]~24 {} Ula32:ULA|carry_temp[12]~31 {} Ula32:ULA|carry_temp[12]~32 {} Ula32:ULA|carry_temp[14]~35 {} Ula32:ULA|carry_temp[14]~36 {} Ula32:ULA|carry_temp[16]~41 {} Ula32:ULA|carry_temp[16]~42 {} Ula32:ULA|carry_temp[18]~47 {} Ula32:ULA|carry_temp[18]~48 {} Ula32:ULA|carry_temp[19]~50 {} Ula32:ULA|carry_temp[20]~53 {} Ula32:ULA|carry_temp[22]~55 {} Ula32:ULA|carry_temp[22]~56 {} Ula32:ULA|carry_temp[24]~59 {} Ula32:ULA|carry_temp[24]~60 {} Ula32:ULA|carry_temp[25]~62 {} Ula32:ULA|carry_temp[26]~65 {} Ula32:ULA|carry_temp[27]~66 {} Registrador:RegPC|Saida[28]~28 {} Alu[28] {} } { 0.000ns 1.696ns 0.673ns 1.274ns 0.770ns 0.266ns 0.252ns 0.280ns 0.263ns 0.272ns 0.254ns 0.273ns 0.432ns 0.453ns 0.257ns 0.278ns 0.241ns 0.270ns 0.258ns 0.445ns 0.258ns 0.449ns 0.258ns 0.434ns 0.252ns 0.269ns 0.254ns 0.270ns 0.269ns 0.753ns 0.443ns 4.694ns } { 0.000ns 0.371ns 0.150ns 0.275ns 0.438ns 0.420ns 0.150ns 0.242ns 0.275ns 0.242ns 0.150ns 0.420ns 0.150ns 0.150ns 0.275ns 0.242ns 0.150ns 0.420ns 0.275ns 0.242ns 0.275ns 0.150ns 0.150ns 0.438ns 0.150ns 0.242ns 0.150ns 0.420ns 0.275ns 0.150ns 0.150ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.890 ns" { clock clock~clkctrl UnidadeControle:UC|state.LUI } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.890 ns" { clock {} clock~combout {} clock~clkctrl {} UnidadeControle:UC|state.LUI {} } { 0.000ns 0.000ns 0.114ns 1.250ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.749 ns" { UnidadeControle:UC|state.LUI UnidadeControle:UC|WideOr7~3 UnidadeControle:UC|WideOr7 Multiplex:MuxSrcA|f[2]~3 Ula32:ULA|carry_temp[2]~5 Ula32:ULA|carry_temp[4]~7 Ula32:ULA|carry_temp[4]~8 Ula32:ULA|carry_temp[6]~11 Ula32:ULA|carry_temp[6]~12 Ula32:ULA|carry_temp[8]~17 Ula32:ULA|carry_temp[8]~18 Ula32:ULA|carry_temp[10]~23 Ula32:ULA|carry_temp[10]~24 Ula32:ULA|carry_temp[12]~31 Ula32:ULA|carry_temp[12]~32 Ula32:ULA|carry_temp[14]~35 Ula32:ULA|carry_temp[14]~36 Ula32:ULA|carry_temp[16]~41 Ula32:ULA|carry_temp[16]~42 Ula32:ULA|carry_temp[18]~47 Ula32:ULA|carry_temp[18]~48 Ula32:ULA|carry_temp[19]~50 Ula32:ULA|carry_temp[20]~53 Ula32:ULA|carry_temp[22]~55 Ula32:ULA|carry_temp[22]~56 Ula32:ULA|carry_temp[24]~59 Ula32:ULA|carry_temp[24]~60 Ula32:ULA|carry_temp[25]~62 Ula32:ULA|carry_temp[26]~65 Ula32:ULA|carry_temp[27]~66 Registrador:RegPC|Saida[28]~28 Alu[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "27.749 ns" { UnidadeControle:UC|state.LUI {} UnidadeControle:UC|WideOr7~3 {} UnidadeControle:UC|WideOr7 {} Multiplex:MuxSrcA|f[2]~3 {} Ula32:ULA|carry_temp[2]~5 {} Ula32:ULA|carry_temp[4]~7 {} Ula32:ULA|carry_temp[4]~8 {} Ula32:ULA|carry_temp[6]~11 {} Ula32:ULA|carry_temp[6]~12 {} Ula32:ULA|carry_temp[8]~17 {} Ula32:ULA|carry_temp[8]~18 {} Ula32:ULA|carry_temp[10]~23 {} Ula32:ULA|carry_temp[10]~24 {} Ula32:ULA|carry_temp[12]~31 {} Ula32:ULA|carry_temp[12]~32 {} Ula32:ULA|carry_temp[14]~35 {} Ula32:ULA|carry_temp[14]~36 {} Ula32:ULA|carry_temp[16]~41 {} Ula32:ULA|carry_temp[16]~42 {} Ula32:ULA|carry_temp[18]~47 {} Ula32:ULA|carry_temp[18]~48 {} Ula32:ULA|carry_temp[19]~50 {} Ula32:ULA|carry_temp[20]~53 {} Ula32:ULA|carry_temp[22]~55 {} Ula32:ULA|carry_temp[22]~56 {} Ula32:ULA|carry_temp[24]~59 {} Ula32:ULA|carry_temp[24]~60 {} Ula32:ULA|carry_temp[25]~62 {} Ula32:ULA|carry_temp[26]~65 {} Ula32:ULA|carry_temp[27]~66 {} Registrador:RegPC|Saida[28]~28 {} Alu[28] {} } { 0.000ns 1.696ns 0.673ns 1.274ns 0.770ns 0.266ns 0.252ns 0.280ns 0.263ns 0.272ns 0.254ns 0.273ns 0.432ns 0.453ns 0.257ns 0.278ns 0.241ns 0.270ns 0.258ns 0.445ns 0.258ns 0.449ns 0.258ns 0.434ns 0.252ns 0.269ns 0.254ns 0.270ns 0.269ns 0.753ns 0.443ns 4.694ns } { 0.000ns 0.371ns 0.150ns 0.275ns 0.438ns 0.420ns 0.150ns 0.242ns 0.275ns 0.242ns 0.150ns 0.420ns 0.150ns 0.150ns 0.275ns 0.242ns 0.150ns 0.420ns 0.275ns 0.242ns 0.275ns 0.150ns 0.150ns 0.438ns 0.150ns 0.242ns 0.150ns 0.420ns 0.275ns 0.150ns 0.150ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 26 09:14:08 2018 " "Info: Processing ended: Thu Apr 26 09:14:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
