# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test_alu
# vsim -gui work.test_alu 
# Start time: 23:12:44 on Jun 29,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_alu(rtl)
# Loading work.alu(rtl)
# Loading work.adder_uint16(rtl)
# Loading work.fulladder(rtl)
# Loading work.bitwise_16bit(rtl)
# Loading work.shifts(rtl)
# Loading work.flags(rtl)
add wave -position insertpoint sim:/test_alu/*
run
run -all
# ** Note: Mismatch on FOUT expected 1 got 0
#    Time: 6 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 0 got '1'
#    Time: 6 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 6 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(1,0,0,0,1,0,0,0,0);
#    Time: 6 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 6 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 2 got 0
#    Time: 7 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 0 got '1'
#    Time: 7 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 7 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(1,1,5,0,2,0,0,0,0);
#    Time: 7 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 7 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 128 got 1
#    Time: 8 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 8 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(1,127,16,0,128,0,0,0,0);
#    Time: 8 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 8 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 129 got 2
#    Time: 9 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 9 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(1,128,0,0,129,0,0,0,0);
#    Time: 9 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 9 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 128
#    Time: 10 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 10 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 10 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(3,0,0,0,0,1,0,0,0);
#    Time: 10 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 10 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 2 got 129
#    Time: 11 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 11 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(3,1,1,0,2,0,0,0,0);
#    Time: 11 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 11 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 5 got 0
#    Time: 12 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 0 got '1'
#    Time: 12 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 12 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(3,2,3,0,5,0,0,0,0);
#    Time: 12 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 12 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 5 got 2
#    Time: 13 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 13 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(3,3,2,0,5,0,0,0,0);
#    Time: 13 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 13 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 129 got 5
#    Time: 14 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 14 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(3,126,3,0,129,0,0,0,0);
#    Time: 14 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 14 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 256 got 5
#    Time: 15 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 15 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(3,254,2,0,256,0,0,0,0);
#    Time: 15 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 15 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 32767 got 129
#    Time: 16 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 1 got '0'
#    Time: 16 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 16 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 16 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(3,32768,65535,0,32767,0,0,1,1);
#    Time: 16 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 16 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 32768 got 256
#    Time: 17 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 1 got '0'
#    Time: 17 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 17 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 17 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(3,32767,1,0,32768,0,1,0,1);
#    Time: 17 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 17 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 1 got 32767
#    Time: 18 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 1 got '0'
#    Time: 18 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 18 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(3,65531,6,0,1,0,0,1,0);
#    Time: 18 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 18 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 1 got 32768
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 0 got '1'
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,5,4,0,1,0,0,0,0);
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 65527 got 1
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 1 got '0'
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 0 got '1'
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,65532,5,0,65527,0,1,0,0);
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 32767 got 1
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32768,1,0,32767,0,0,0,1);
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 32768 got 65527
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32767,65535,0,32768,0,1,1,1);
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 5 got 32767
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,10,5,0,5,0,0,0,0);
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 32768
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 0 got '1'
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,0,0,0,1,0,0,0);
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 65534 got 5
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 1 got '0'
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 0 got '1'
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,65535,0,0,65534,0,1,0,0);
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 0 got '1'
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,43,0,0,1,0,0,0);
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 254 got 65534
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 0 got '1'
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,255,0,0,254,0,0,0,0);
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 65535 got 0
#    Time: 31 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 0 got '1'
#    Time: 31 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 1 got '0'
#    Time: 31 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 31 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(5,65535,65535,0,65535,0,1,0,0);
#    Time: 31 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 31 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 65535
#    Time: 32 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 32 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 32 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 32 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(6,0,0,0,0,1,0,0,0);
#    Time: 32 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 32 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 65535 got 0
#    Time: 33 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 0 got '1'
#    Time: 33 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 1 got '0'
#    Time: 33 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 33 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(6,43690,21845,0,65535,0,1,0,0);
#    Time: 33 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 33 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 65535
#    Time: 38 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 38 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 38 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 38 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(7,0,0,0,0,1,0,0,0);
#    Time: 38 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 38 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 65535 got 0
#    Time: 39 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 0 got '1'
#    Time: 39 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 1 got '0'
#    Time: 39 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 39 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(7,43690,21845,0,65535,0,1,0,0);
#    Time: 39 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 39 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 65535
#    Time: 41 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 41 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 41 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 41 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(7,65535,65535,0,0,1,0,0,0);
#    Time: 41 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 41 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 65535 got 0
#    Time: 42 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 0 got '1'
#    Time: 42 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 1 got '0'
#    Time: 42 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 42 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(8,0,0,0,65535,0,1,0,0);
#    Time: 42 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 42 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 21845 got 65535
#    Time: 43 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 43 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 43 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(8,43690,21845,0,21845,0,0,0,0);
#    Time: 43 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 43 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 42405 got 21845
#    Time: 44 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 1 got '0'
#    Time: 44 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 44 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(8,23130,42405,0,42405,0,1,0,0);
#    Time: 44 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 44 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 42405
#    Time: 45 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 45 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 45 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 45 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(8,65535,0,0,0,1,0,0,0);
#    Time: 45 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 45 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 2 got 0
#    Time: 46 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 0 got '1'
#    Time: 46 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 46 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(9,1,0,0,2,0,0,0,0);
#    Time: 46 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 46 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 32768 got 2
#    Time: 47 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 1 got '0'
#    Time: 47 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 47 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 47 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(9,16384,0,0,32768,0,1,0,1);
#    Time: 47 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 47 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 2 got 32768
#    Time: 48 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 48 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 48 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(9,32769,0,0,2,0,0,1,1);
#    Time: 48 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 48 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 2
#    Time: 49 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 49 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 49 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(10,1,0,0,0,1,0,1,0);
#    Time: 49 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 49 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 8192 got 0
#    Time: 50 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 0 got '1'
#    Time: 50 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 50 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(10,16384,0,0,8192,0,0,0,0);
#    Time: 50 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 50 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 16384 got 8192
#    Time: 51 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 51 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 51 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(10,32769,0,0,16384,0,0,1,1);
#    Time: 51 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 51 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 16384
#    Time: 52 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 52 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 52 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,1,0,0,0,1,0,1,0);
#    Time: 52 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 52 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 8192 got 0
#    Time: 53 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 0 got '1'
#    Time: 53 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 53 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,16384,0,0,8192,0,0,0,0);
#    Time: 53 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 53 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 49152 got 8192
#    Time: 54 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 1 got '0'
#    Time: 54 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 54 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,32769,0,0,49152,0,1,1,0);
#    Time: 54 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 54 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 49152
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,65535,0,0,0,1,0,1,0);
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 2 got 65535
#    Time: 56 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 56 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 56 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(12,1,0,0,2,0,0,0,0);
#    Time: 56 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 56 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 3 got 2
#    Time: 57 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 57 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(12,1,0,1,3,0,0,0,0);
#    Time: 57 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 57 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 32768 got 3
#    Time: 58 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 1 got '0'
#    Time: 58 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 58 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 58 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(12,16384,0,0,32768,0,1,0,1);
#    Time: 58 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 58 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 2 got 32768
#    Time: 59 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 59 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 59 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(12,32769,0,0,2,0,0,1,1);
#    Time: 59 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 59 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 3 got 2
#    Time: 60 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 60 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(12,32769,0,1,3,0,0,1,1);
#    Time: 60 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 60 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 3
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,1,0,0,0,1,0,1,0);
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 32768 got 0
#    Time: 62 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 0 got '1'
#    Time: 62 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 1 got '0'
#    Time: 62 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 62 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 62 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,1,0,1,32768,0,1,1,1);
#    Time: 62 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 62 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 8192 got 32768
#    Time: 63 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 63 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 63 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,16384,0,0,8192,0,0,0,0);
#    Time: 63 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 63 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 16384 got 8192
#    Time: 64 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 64 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 64 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,32769,0,0,16384,0,0,1,1);
#    Time: 64 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 64 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 49152 got 16384
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 1 got '0'
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,32769,0,1,49152,0,1,1,0);
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: Number of passed Test cases:13 out of 64 test cases
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: FAIL: 51 Test cases failed
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 72
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 65 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
quit -sim
# End time: 15:09:56 on Jun 30,2022, Elapsed time: 15:57:12
# Errors: 1, Warnings: 3
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# 8 compiles, 0 failed with no errors.
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd failed with 2 errors.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# 8 compiles, 1 failed with 2 errors.
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 15:27:02 on Jun 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(tb)
# Loading work.alu(rtl)
# Loading work.adder_uint16(rtl)
# Loading work.fulladder(rtl)
# Loading work.bitwise_16bit(rtl)
# Loading work.shifts(rtl)
# Loading work.flags(rtl)
add wave -position insertpoint sim:/alu_tb/*
run -all
quit -sim
# End time: 15:36:38 on Jun 30,2022, Elapsed time: 0:09:36
# Errors: 0, Warnings: 4
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.bitwise_tb
# vsim -gui work.bitwise_tb 
# Start time: 15:37:13 on Jun 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.bitwise_tb(tb)
# Loading work.bitwise_16bit(rtl)
add wave -position insertpoint sim:/bitwise_tb/*
run -all
quit -sim
# End time: 15:38:57 on Jun 30,2022, Elapsed time: 0:01:44
# Errors: 0, Warnings: 3
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 15:39:12 on Jun 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(tb)
# Loading work.alu(rtl)
# Loading work.adder_uint16(rtl)
# Loading work.fulladder(rtl)
# Loading work.bitwise_16bit(rtl)
# Loading work.shifts(rtl)
# Loading work.flags(rtl)
add wave -position insertpoint sim:/alu_tb/*
add wave -position insertpoint sim:/alu_tb/alu0/Bitwise0/*
run -all
add wave -position insertpoint  \
sim:/alu_tb/alu0/foutSignal_Bitwise
add wave -position insertpoint  \
sim:/alu_tb/alu0/FOUT
add wave -position insertpoint  \
sim:/alu_tb/alu0/foutSignal
restart -f
run -all
add wave -position insertpoint  \
sim:/alu_tb/alu0/Adder0/Sum_u16
add wave -position insertpoint  \
sim:/alu_tb/alu0/Adder0/sumSignal
run -all
restart -f
run -all
add wave -position insertpoint  \
sim:/alu_tb/alu0/Adder0/A_u16
add wave -position insertpoint  \
sim:/alu_tb/alu0/Adder0/A_u16 \
sim:/alu_tb/alu0/Adder0/aSignal
restart -f
run -all
add wave -position insertpoint  \
sim:/alu_tb/alu0/foutSignal_Adder
quit -sim
# End time: 16:01:33 on Jun 30,2022, Elapsed time: 0:22:21
# Errors: 0, Warnings: 1
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 16:01:46 on Jun 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(tb)
# Loading work.alu(rtl)
# Loading work.adder_uint16(rtl)
# Loading work.fulladder(rtl)
# Loading work.bitwise_16bit(rtl)
# Loading work.shifts(rtl)
# Loading work.flags(rtl)
add wave -position insertpoint sim:/alu_tb/*
add wave -position insertpoint  \
sim:/alu_tb/alu0/FOUT \
sim:/alu_tb/alu0/foutSignal \
sim:/alu_tb/alu0/foutSignal_Adder \
sim:/alu_tb/alu0/foutSignal_Bitwise
run -all
add wave -position insertpoint  \
sim:/alu_tb/alu0/foutSignal_Shifts
add wave -position insertpoint  \
sim:/alu_tb/alu0/foutSignal_Shifts
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 16:44:24 on Jun 30,2022, Elapsed time: 0:42:38
# Errors: 0, Warnings: 1
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd failed with 2 errors.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd failed with 1 errors.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 16:45:48 on Jun 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(tb)
# Loading work.alu(rtl)
# Loading work.adder_uint16(rtl)
# Loading work.fulladder(rtl)
# Loading work.bitwise_16bit(rtl)
# Loading work.shifts(rtl)
# Loading work.flags(rtl)
add wave -position insertpoint sim:/alu_tb/*
run -all
quit -sim
# End time: 17:08:54 on Jun 30,2022, Elapsed time: 0:23:06
# Errors: 0, Warnings: 4
# Compile of Adder_uint16.vhd failed with 5 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 1 failed with 5 errors.
# Compile of Adder_uint16.vhd failed with 3 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 1 failed with 3 errors.
# Compile of Adder_uint16.vhd failed with 1 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of Adder_uint16.vhd failed with 2 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of Adder_uint16.vhd failed with 2 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of Adder_uint16.vhd failed with 2 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of Adder_uint16.vhd failed with 2 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of Adder_uint16.vhd failed with 1 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 1 failed with 1 error.
# Compile of Adder_uint16.vhd failed with 2 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of test_alu.vhd was successful.
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 17:26:19 on Jun 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(tb)
# Loading work.alu(rtl)
# Loading work.adder_uint16(rtl)
# Loading work.fulladder(rtl)
# Loading work.bitwise_16bit(rtl)
# Loading work.shifts(rtl)
# Loading work.flags(rtl)
add wave -position insertpoint sim:/alu_tb/*
run -all
add wave -position insertpoint  \
sim:/alu_tb/alu0/Adder0/auxcinSignal
add wave -position insertpoint  \
sim:/alu_tb/alu0/Adder0/bSignal
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 17:33:50 on Jun 30,2022, Elapsed time: 0:07:31
# Errors: 0, Warnings: 1
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
# Compile of Adder_uint16.vhd failed with 2 errors.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 1 failed with 2 errors.
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Start time: 17:39:01 on Jun 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(tb)
# Loading work.alu(rtl)
# Loading work.adder_uint16(rtl)
# Loading work.fulladder(rtl)
# Loading work.bitwise_16bit(rtl)
# Loading work.shifts(rtl)
# Loading work.flags(rtl)
run -all
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave -position insertpoint sim:/alu_tb/*
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
quit -sim
# End time: 17:41:53 on Jun 30,2022, Elapsed time: 0:02:52
# Errors: 0, Warnings: 1
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of Flags.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim -gui work.test_alu
# vsim -gui work.test_alu 
# Start time: 17:42:09 on Jun 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_alu(rtl)
# Loading work.alu(rtl)
# Loading work.adder_uint16(rtl)
# Loading work.fulladder(rtl)
# Loading work.bitwise_16bit(rtl)
# Loading work.shifts(rtl)
# Loading work.flags(rtl)
add wave -position insertpoint sim:/test_alu/*
run -all
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,5,4,0,1,0,0,0,0);
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,65532,5,0,65527,0,1,0,0);
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32768,1,0,32767,0,0,0,1);
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 1 got '0'
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32767,65535,0,32768,0,1,1,1);
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,10,5,0,5,0,0,0,0);
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,0,0,0,1,0,0,0);
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,65535,0,0,65534,0,1,0,0);
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,43,0,0,1,0,0,0);
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,255,0,0,254,0,0,0,0);
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 47 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 47 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(9,16384,0,0,32768,0,1,0,1);
#    Time: 47 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 47 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 51 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 51 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(10,32769,0,0,16384,0,0,1,1);
#    Time: 51 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 51 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 65535
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,65535,0,0,0,1,0,1,0);
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 58 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 58 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(12,16384,0,0,32768,0,1,0,1);
#    Time: 58 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 58 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,1,0,0,0,1,0,1,0);
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 62 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 62 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,1,0,1,32768,0,1,1,1);
#    Time: 62 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 62 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 64 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 64 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,32769,0,0,16384,0,0,1,1);
#    Time: 64 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 64 ns  Iteration: 0  Instance: /test_alu
# ** Note: Number of passed Test cases:48 out of 64 test cases
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: FAIL: 16 Test cases failed
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 78
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 65 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
quit -sim
# End time: 18:22:42 on Jun 30,2022, Elapsed time: 0:40:33
# Errors: 1, Warnings: 2
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 8 compiles, 1 failed with no errors.
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 8 compiles, 0 failed with no errors.
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test_alu
# vsim -gui work.test_alu 
# Start time: 18:24:02 on Jun 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_alu(rtl)
# Loading work.alu(rtl)
# Loading work.adder_uint16(rtl)
# Loading work.fulladder(rtl)
# Loading work.bitwise_16bit(rtl)
# Loading work.shifts(rtl)
run -all
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,5,4,0,1,0,0,0,0);
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,65532,5,0,65527,0,1,0,0);
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32768,1,0,32767,0,0,0,1);
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 1 got '0'
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32767,65535,0,32768,0,1,1,1);
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,10,5,0,5,0,0,0,0);
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,0,0,0,1,0,0,0);
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,65535,0,0,65534,0,1,0,0);
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,43,0,0,1,0,0,0);
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,255,0,0,254,0,0,0,0);
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 65535
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,65535,0,0,0,1,0,1,0);
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,1,0,0,0,1,0,1,0);
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Number of passed Test cases:53 out of 64 test cases
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: FAIL: 11 Test cases failed
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 78
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 65 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
add wave -position insertpoint sim:/test_alu/*
run -all
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 84 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 84 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,5,4,0,1,0,0,0,0);
#    Time: 84 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 84 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 85 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 85 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,65532,5,0,65527,0,1,0,0);
#    Time: 85 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 85 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 86 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 86 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 86 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32768,1,0,32767,0,0,0,1);
#    Time: 86 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 86 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 1 got '0'
#    Time: 87 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 87 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 87 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32767,65535,0,32768,0,1,1,1);
#    Time: 87 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 87 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 88 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 88 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,10,5,0,5,0,0,0,0);
#    Time: 88 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 88 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 89 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 89 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,0,0,0,1,0,0,0);
#    Time: 89 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 89 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 90 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 90 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,65535,0,0,65534,0,1,0,0);
#    Time: 90 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 90 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 91 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 91 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,43,0,0,1,0,0,0);
#    Time: 91 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 91 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 92 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 92 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,255,0,0,254,0,0,0,0);
#    Time: 92 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 92 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 65535
#    Time: 120 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 120 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 120 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 120 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,65535,0,0,0,1,0,1,0);
#    Time: 120 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 120 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 126 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 126 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,1,0,0,0,1,0,1,0);
#    Time: 126 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 126 ns  Iteration: 0  Instance: /test_alu
# ** Note: Number of passed Test cases:107 out of 129 test cases
#    Time: 130 ns  Iteration: 0  Instance: /test_alu
# ** Note: FAIL: 22 Test cases failed
#    Time: 130 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 78
#    Time: 130 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 130 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
add wave -position insertpoint  \
sim:/test_alu/ALU1/overflowSignal_Adder \
sim:/test_alu/ALU1/overflowSignal_Shifts
run -all
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 149 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 149 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,5,4,0,1,0,0,0,0);
#    Time: 149 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 149 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 150 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 150 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,65532,5,0,65527,0,1,0,0);
#    Time: 150 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 150 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 151 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 151 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 151 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32768,1,0,32767,0,0,0,1);
#    Time: 151 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 151 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 1 got '0'
#    Time: 152 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 152 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 152 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32767,65535,0,32768,0,1,1,1);
#    Time: 152 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 152 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 153 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 153 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,10,5,0,5,0,0,0,0);
#    Time: 153 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 153 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 154 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 154 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,0,0,0,1,0,0,0);
#    Time: 154 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 154 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 155 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 155 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,65535,0,0,65534,0,1,0,0);
#    Time: 155 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 155 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 156 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 156 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,43,0,0,1,0,0,0);
#    Time: 156 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 156 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 157 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 157 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,255,0,0,254,0,0,0,0);
#    Time: 157 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 157 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 65535
#    Time: 185 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 185 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 185 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 185 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,65535,0,0,0,1,0,1,0);
#    Time: 185 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 185 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 191 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 191 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,1,0,0,0,1,0,1,0);
#    Time: 191 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 191 ns  Iteration: 0  Instance: /test_alu
# ** Note: Number of passed Test cases:161 out of 194 test cases
#    Time: 195 ns  Iteration: 0  Instance: /test_alu
# ** Note: FAIL: 33 Test cases failed
#    Time: 195 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 78
#    Time: 195 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 195 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
add wave -position insertpoint  \
sim:/test_alu/ALU1/coutSignal_Adder \
sim:/test_alu/ALU1/coutSignal_Shifts
run -all
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 214 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 214 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,5,4,0,1,0,0,0,0);
#    Time: 214 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 214 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 215 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 215 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,65532,5,0,65527,0,1,0,0);
#    Time: 215 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 215 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 216 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 216 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 216 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32768,1,0,32767,0,0,0,1);
#    Time: 216 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 216 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 1 got '0'
#    Time: 217 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 217 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 217 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32767,65535,0,32768,0,1,1,1);
#    Time: 217 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 217 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 218 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 218 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,10,5,0,5,0,0,0,0);
#    Time: 218 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 218 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 219 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 219 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,0,0,0,1,0,0,0);
#    Time: 219 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 219 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 220 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 220 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,65535,0,0,65534,0,1,0,0);
#    Time: 220 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 220 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 221 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 221 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,43,0,0,1,0,0,0);
#    Time: 221 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 221 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 222 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 222 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,255,0,0,254,0,0,0,0);
#    Time: 222 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 222 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 65535
#    Time: 250 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 250 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 250 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 250 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,65535,0,0,0,1,0,1,0);
#    Time: 250 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 250 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 256 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 256 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,1,0,0,0,1,0,1,0);
#    Time: 256 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 256 ns  Iteration: 0  Instance: /test_alu
# ** Note: Number of passed Test cases:215 out of 259 test cases
#    Time: 260 ns  Iteration: 0  Instance: /test_alu
# ** Note: FAIL: 44 Test cases failed
#    Time: 260 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 78
#    Time: 260 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 260 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,5,4,0,1,0,0,0,0);
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,65532,5,0,65527,0,1,0,0);
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32768,1,0,32767,0,0,0,1);
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 1 got '0'
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32767,65535,0,32768,0,1,1,1);
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,10,5,0,5,0,0,0,0);
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,0,0,0,1,0,0,0);
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,65535,0,0,65534,0,1,0,0);
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,43,0,0,1,0,0,0);
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,255,0,0,254,0,0,0,0);
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 65535
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,65535,0,0,0,1,0,1,0);
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,1,0,0,0,1,0,1,0);
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Number of passed Test cases:53 out of 64 test cases
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: FAIL: 11 Test cases failed
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 78
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 65 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
quit -sim
# End time: 18:35:19 on Jun 30,2022, Elapsed time: 0:11:17
# Errors: 1, Warnings: 1
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test_alu
# vsim -gui work.test_alu 
# Start time: 18:35:33 on Jun 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_alu(rtl)
# Loading work.alu(rtl)
# Loading work.adder_uint16(rtl)
# Loading work.fulladder(rtl)
# Loading work.bitwise_16bit(rtl)
# Loading work.shifts(rtl)
add wave -position insertpoint sim:/test_alu/*
run -all
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,5,4,0,1,0,0,0,0);
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,65532,5,0,65527,0,1,0,0);
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32768,1,0,32767,0,0,0,1);
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 1 got '0'
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32767,65535,0,32768,0,1,1,1);
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,10,5,0,5,0,0,0,0);
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,0,0,0,1,0,0,0);
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,65535,0,0,65534,0,1,0,0);
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,43,0,0,1,0,0,0);
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,255,0,0,254,0,0,0,0);
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 65535
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,65535,0,0,0,1,0,1,0);
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,1,0,0,0,1,0,1,0);
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Number of passed Test cases:53 out of 64 test cases
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: FAIL: 11 Test cases failed
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 78
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 65 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
add wave -position insertpoint  \
sim:/test_alu/ALU1/coutSignal_Adder \
sim:/test_alu/ALU1/coutSignal_Shifts
add wave -position insertpoint  \
sim:/test_alu/ALU1/Adder0/Cout \
sim:/test_alu/ALU1/Adder0/coutSignal
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,5,4,0,1,0,0,0,0);
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 19 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,65532,5,0,65527,0,1,0,0);
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 20 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32768,1,0,32767,0,0,0,1);
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 1 got '0'
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32767,65535,0,32768,0,1,1,1);
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,10,5,0,5,0,0,0,0);
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 23 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,0,0,0,1,0,0,0);
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 24 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,65535,0,0,65534,0,1,0,0);
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 25 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,43,0,0,1,0,0,0);
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 26 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,255,0,0,254,0,0,0,0);
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 27 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 65535
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,65535,0,0,0,1,0,1,0);
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,1,0,0,0,1,0,1,0);
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Number of passed Test cases:53 out of 64 test cases
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: FAIL: 11 Test cases failed
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 78
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 65 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
add wave -position insertpoint  \
sim:/test_alu/ALU1/Adder0/Op
run -all
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 84 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 84 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,5,4,0,1,0,0,0,0);
#    Time: 84 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 84 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 85 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 85 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,65532,5,0,65527,0,1,0,0);
#    Time: 85 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 85 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 86 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 86 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 86 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32768,1,0,32767,0,0,0,1);
#    Time: 86 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 86 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 1 got '0'
#    Time: 87 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 87 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 87 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32767,65535,0,32768,0,1,1,1);
#    Time: 87 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 87 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 88 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 88 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,10,5,0,5,0,0,0,0);
#    Time: 88 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 88 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 89 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 89 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,0,0,0,1,0,0,0);
#    Time: 89 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 89 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 90 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 90 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,65535,0,0,65534,0,1,0,0);
#    Time: 90 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 90 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 91 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 91 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,43,0,0,1,0,0,0);
#    Time: 91 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 91 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 92 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 92 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,255,0,0,254,0,0,0,0);
#    Time: 92 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 92 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 65535
#    Time: 120 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 120 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 120 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 120 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,65535,0,0,0,1,0,1,0);
#    Time: 120 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 120 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 126 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 126 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,1,0,0,0,1,0,1,0);
#    Time: 126 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 126 ns  Iteration: 0  Instance: /test_alu
# ** Note: Number of passed Test cases:107 out of 129 test cases
#    Time: 130 ns  Iteration: 0  Instance: /test_alu
# ** Note: FAIL: 22 Test cases failed
#    Time: 130 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 78
#    Time: 130 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 130 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
add wave -position insertpoint  \
sim:/test_alu/ALU1/Adder0/aSignal \
sim:/test_alu/ALU1/Adder0/bSignal \
sim:/test_alu/ALU1/Adder0/sumSignal
run -all
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 149 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 149 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,5,4,0,1,0,0,0,0);
#    Time: 149 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 149 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 150 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 150 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,65532,5,0,65527,0,1,0,0);
#    Time: 150 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 150 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 151 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 151 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 151 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32768,1,0,32767,0,0,0,1);
#    Time: 151 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 151 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 1 got '0'
#    Time: 152 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 152 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 152 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32767,65535,0,32768,0,1,1,1);
#    Time: 152 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 152 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 153 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 153 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,10,5,0,5,0,0,0,0);
#    Time: 153 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 153 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 154 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 154 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,0,0,0,1,0,0,0);
#    Time: 154 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 154 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 155 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 155 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,65535,0,0,65534,0,1,0,0);
#    Time: 155 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 155 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 156 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 156 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,1,43,0,0,1,0,0,0);
#    Time: 156 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 156 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on C expected 0 got '1'
#    Time: 157 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 157 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(2,255,0,0,254,0,0,0,0);
#    Time: 157 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 157 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 65535
#    Time: 185 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 185 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 185 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 185 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,65535,0,0,0,1,0,1,0);
#    Time: 185 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 185 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 191 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 191 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,1,0,0,0,1,0,1,0);
#    Time: 191 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 191 ns  Iteration: 0  Instance: /test_alu
# ** Note: Number of passed Test cases:161 out of 194 test cases
#    Time: 195 ns  Iteration: 0  Instance: /test_alu
# ** Note: FAIL: 33 Test cases failed
#    Time: 195 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 78
#    Time: 195 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 195 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
quit -sim
# End time: 19:03:28 on Jun 30,2022, Elapsed time: 0:27:55
# Errors: 3, Warnings: 1
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test_alu
# vsim -gui work.test_alu 
# Start time: 19:03:43 on Jun 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_alu(rtl)
# Loading work.alu(rtl)
# Loading work.adder_uint16(rtl)
# Loading work.fulladder(rtl)
# Loading work.bitwise_16bit(rtl)
# Loading work.shifts(rtl)
run -all
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32768,1,0,32767,0,0,0,1);
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32767,65535,0,32768,0,1,1,1);
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 65535
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,65535,0,0,0,1,0,1,0);
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,1,0,0,0,1,0,1,0);
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Number of passed Test cases:60 out of 64 test cases
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: FAIL: 4 Test cases failed
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 79
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 65 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
add wave -position insertpoint sim:/test_alu/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32768,1,0,32767,0,0,0,1);
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32767,65535,0,32768,0,1,1,1);
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 65535
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,65535,0,0,0,1,0,1,0);
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(13,1,0,0,0,1,0,1,0);
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 61 ns  Iteration: 0  Instance: /test_alu
# ** Note: Number of passed Test cases:60 out of 64 test cases
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: FAIL: 4 Test cases failed
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 79
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 65 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
quit -sim
# End time: 19:06:40 on Jun 30,2022, Elapsed time: 0:02:57
# Errors: 1, Warnings: 1
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test_alu
# vsim -gui work.test_alu 
# Start time: 19:06:56 on Jun 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_alu(rtl)
# Loading work.alu(rtl)
# Loading work.adder_uint16(rtl)
# Loading work.fulladder(rtl)
# Loading work.bitwise_16bit(rtl)
# Loading work.shifts(rtl)
add wave -position insertpoint sim:/test_alu/*
run -all
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32768,1,0,32767,0,0,0,1);
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32767,65535,0,32768,0,1,1,1);
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on FOUT expected 0 got 65535
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on Z expected 1 got '0'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on S expected 0 got '1'
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(11,65535,0,0,0,1,0,1,0);
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 55 ns  Iteration: 0  Instance: /test_alu
# ** Note: Number of passed Test cases:61 out of 64 test cases
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: FAIL: 3 Test cases failed
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 80
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 65 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
quit -sim
# End time: 19:18:18 on Jun 30,2022, Elapsed time: 0:11:22
# Errors: 1, Warnings: 2
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test_alu
# vsim -gui work.test_alu 
# Start time: 19:18:33 on Jun 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_alu(rtl)
# Loading work.alu(rtl)
# Loading work.adder_uint16(rtl)
# Loading work.fulladder(rtl)
# Loading work.bitwise_16bit(rtl)
# Loading work.shifts(rtl)
add wave -position insertpoint sim:/test_alu/*
run -all
# ** Note: Mismatch on V expected 0 got '1'
#    Time: 18 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 18 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(3,65531,6,0,1,0,0,1,0);
#    Time: 18 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 18 ns  Iteration: 0  Instance: /test_alu
# ** Note: Number of passed Test cases:63 out of 64 test cases
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: FAIL: 1 Test cases failed
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 80
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 65 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
quit -sim
# End time: 19:32:45 on Jun 30,2022, Elapsed time: 0:14:12
# Errors: 1, Warnings: 2
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test_alu
# vsim -gui work.test_alu 
# Start time: 19:33:00 on Jun 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_alu(rtl)
# Loading work.alu(rtl)
# Loading work.adder_uint16(rtl)
# Loading work.fulladder(rtl)
# Loading work.bitwise_16bit(rtl)
# Loading work.shifts(rtl)
add wave -position insertpoint sim:/test_alu/*
run -all
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32768,1,0,32767,0,0,0,1);
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 21 ns  Iteration: 0  Instance: /test_alu
# ** Note: Mismatch on V expected 1 got '0'
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Failed test case was:
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: aluop(4,32767,65535,0,32768,0,1,1,1);
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: 
#    Time: 22 ns  Iteration: 0  Instance: /test_alu
# ** Note: Number of passed Test cases:62 out of 64 test cases
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: FAIL: 2 Test cases failed
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 80
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 65 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
quit -sim
# End time: 19:35:21 on Jun 30,2022, Elapsed time: 0:02:21
# Errors: 1, Warnings: 2
# Compile of Adder_uint16.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_Tb.vhd was successful.
# Compile of Bitwise_16bit.vhd was successful.
# Compile of FullAdder.vhd was successful.
# Compile of Shifts.vhd was successful.
# Compile of test_alu.vhd was successful.
# Compile of Bitwise_Tb.vhd was successful.
# 8 compiles, 0 failed with no errors.
vsim -gui work.test_alu
# vsim -gui work.test_alu 
# Start time: 19:35:43 on Jun 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.test_alu(rtl)
# Loading work.alu(rtl)
# Loading work.adder_uint16(rtl)
# Loading work.fulladder(rtl)
# Loading work.bitwise_16bit(rtl)
# Loading work.shifts(rtl)
add wave -position insertpoint sim:/test_alu/*
run -all
# ** Note: Number of passed Test cases:64 out of 64 test cases
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: PASS: all test cases passed
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Note: Your mark will be: 80
#    Time: 65 ns  Iteration: 0  Instance: /test_alu
# ** Failure: end of Simulation
#    Time: 65 ns  Iteration: 0  Process: /test_alu/testbench File: C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd
# Break in Process testbench at C:/Users/yodav/OneDrive/Documents/Conestoga_College/FOURTH_TERM/ReconfigurableSystems/FPGA-Design-Simulations/Simulation3-IntegerALU/VHDL/test_alu.vhd line 242
# End time: 19:37:00 on Jun 30,2022, Elapsed time: 0:01:17
# Errors: 1, Warnings: 2
