# Link to Live Demo IEEE Paper

Link to IEEE paper: coming soon

# Poster References

[1] - J. Li, S. Zhang, and C. Bao, **“DuckCore: A Fault-Tolerant Processor Core Architecture Based on the RISC-V ISA,”** Electronics (Basel), vol. 11, no. 1, p. 122, Dec. 2021, doi:10.3390/electronics11010122.​

[2] - P. Bernardi, L. M. V. Bolzani, M. Rebaudengo, M. S. Reorda, F. L. Vargas, and M. Violante, **“A new hybrid fault detection technique for systems-on-a-chip,”** IEEE Transactions on Computers, vol. 55, no. 2, pp. 185–198, Feb. 2006, doi: 10.1109/TC.2006.15. ​

[3] - M. Dampfhoffer, T. Mesquida, A. Valentian, and L. Anghel, **“Backpropagation-Based Learning Techniques for Deep Spiking Neural Networks: A Survey,”** IEEE Trans Neural Netw Learn Syst, vol. 35, no. 9, pp. 11906–11921, Sep. 2024, doi:10.1109/TNNLS.2023.3263008.​

[4] - S. Nolting, **“The NEORV32 RISC-V Processor - Datasheet,”** https://stnolting.github.io/neorv32/.​

[5] - J. Eshraghian, **“SNNtorch,”** https://github.com/jeshraghian/snntorch.
