# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../hello_axis.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/942da50c/hdl/bypass_axis_v1_0_S_AXI.v"
verilog xil_defaultlib  "../../../hello_axis.srcs/sources_1/ipshared/xilinx.com/bypass_axis_v1_0/942da50c/hdl/bypass_axis_v1_0.v"
verilog xil_defaultlib  "../../../hello_axis.srcs/sources_1/bd/design_1/ip/design_1_bypass_axis_0_0/sim/design_1_bypass_axis_0_0.v"
verilog xil_defaultlib  "../../../hello_axis.srcs/sources_1/bd/design_1/hdl/design_1.v"
verilog xil_defaultlib  "../../../hello_axis.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"
verilog xil_defaultlib  "../../../hello_axis.srcs/sim_1/new/design_1_wrapper_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
