
*** Running vivado
    with args -log jack_120.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source jack_120.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source jack_120.tcl -notrace
Command: synth_design -top jack_120 -part xc7v2000tflg1925-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7v2000t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 131927 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1201.176 ; gain = 185.996 ; free physical = 79231 ; free virtual = 191696
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jack_120' [/home/wesleyguo/github/vivado/vivado/ip/dut/jack_120/jack/jack.srcs/sources_1/imports/sources_1/jack_120.v:1]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (1#1) [/home/vivado/vivado201604/Vivado/2016.4/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'jack_120' (2#1) [/home/wesleyguo/github/vivado/vivado/ip/dut/jack_120/jack/jack.srcs/sources_1/imports/sources_1/jack_120.v:1]
WARNING: [Synth 8-3331] design jack_120 has unconnected port a_out[59]
WARNING: [Synth 8-3331] design jack_120 has unconnected port b_out[59]
WARNING: [Synth 8-3331] design jack_120 has unconnected port pin_a[59]
WARNING: [Synth 8-3331] design jack_120 has unconnected port pin_b[59]
WARNING: [Synth 8-3331] design jack_120 has unconnected port a_in[59]
WARNING: [Synth 8-3331] design jack_120 has unconnected port b_in[59]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[59]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[58]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[57]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[56]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[55]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[54]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[53]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[52]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[51]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[50]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[49]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[48]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[47]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[46]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[45]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[44]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[43]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[42]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[41]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[40]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[39]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[38]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[37]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[36]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[35]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[34]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[33]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[32]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[31]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[30]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[29]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[28]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[27]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[26]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[25]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[24]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[23]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[22]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[21]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[20]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[19]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[18]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[17]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[16]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[15]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[14]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[13]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[12]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[11]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[10]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[9]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[8]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[7]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[6]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[5]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[4]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[3]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[2]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[1]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.652 ; gain = 226.473 ; free physical = 79188 ; free virtual = 191654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1241.652 ; gain = 226.473 ; free physical = 79188 ; free virtual = 191654
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7v2000tflg1925-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1251.652 ; gain = 236.473 ; free physical = 79188 ; free virtual = 191654
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1259.660 ; gain = 244.480 ; free physical = 79180 ; free virtual = 191646
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2160 (col length:60)
BRAMs: 2584 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design jack_120 has unconnected port a_out[59]
WARNING: [Synth 8-3331] design jack_120 has unconnected port b_out[59]
WARNING: [Synth 8-3331] design jack_120 has unconnected port pin_a[59]
WARNING: [Synth 8-3331] design jack_120 has unconnected port pin_b[59]
WARNING: [Synth 8-3331] design jack_120 has unconnected port a_in[59]
WARNING: [Synth 8-3331] design jack_120 has unconnected port b_in[59]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[59]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[58]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[57]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[56]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[55]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[54]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[53]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[52]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[51]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[50]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[49]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[48]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[47]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[46]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[45]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[44]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[43]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[42]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[41]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[40]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[39]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[38]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[37]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[36]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[35]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[34]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[33]
WARNING: [Synth 8-3331] design jack_120 has unconnected port mode[32]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1765.922 ; gain = 750.742 ; free physical = 78677 ; free virtual = 191142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1765.926 ; gain = 750.746 ; free physical = 78677 ; free virtual = 191142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1765.926 ; gain = 750.746 ; free physical = 78677 ; free virtual = 191142
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1765.926 ; gain = 750.746 ; free physical = 78677 ; free virtual = 191143
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1765.926 ; gain = 750.746 ; free physical = 78677 ; free virtual = 191143
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1765.926 ; gain = 750.746 ; free physical = 78677 ; free virtual = 191143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1765.926 ; gain = 750.746 ; free physical = 78677 ; free virtual = 191143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1765.926 ; gain = 750.746 ; free physical = 78677 ; free virtual = 191143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1765.926 ; gain = 750.746 ; free physical = 78677 ; free virtual = 191143
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     2|
|2     |IBUF  |   120|
|3     |IOBUF |   118|
|4     |OBUF  |   118|
|5     |OBUFT |     2|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   360|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1765.926 ; gain = 750.746 ; free physical = 78677 ; free virtual = 191143
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 132 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1765.926 ; gain = 635.750 ; free physical = 78677 ; free virtual = 191143
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1765.930 ; gain = 750.750 ; free physical = 78677 ; free virtual = 191143
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 238 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 118 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 118 instances

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1879.449 ; gain = 794.766 ; free physical = 78570 ; free virtual = 191035
INFO: [Common 17-1381] The checkpoint '/home/wesleyguo/github/vivado/vivado/ip/dut/jack_120/jack/jack.runs/synth_1/jack_120.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1909.461 ; gain = 0.000 ; free physical = 78567 ; free virtual = 191033
INFO: [Common 17-206] Exiting Vivado at Fri Jul  7 12:48:46 2017...
