
rangefinder_v021116.elf:     file format elf32-littlenios2
rangefinder_v021116.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x000001b8

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x00000020 align 2**12
         filesz 0x00004a2c memsz 0x00004a2c flags r-x
    LOAD off    0x00005a4c vaddr 0x00004a4c paddr 0x000050f8 align 2**12
         filesz 0x000006ac memsz 0x000006ac flags rw-
    LOAD off    0x000067a4 vaddr 0x000057a4 paddr 0x000057a4 align 2**12
         filesz 0x00000000 memsz 0x00000530 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000198  00000020  00000020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00004854  000001b8  000001b8  000011b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000040  00004a0c  00004a0c  00005a0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       000006ac  00004a4c  000050f8  00005a4c  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000530  000057a4  000057a4  000067a4  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000023  00000000  00000000  000060f8  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 00000710  00000000  00000000  00006120  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00009faa  00000000  00000000  00006830  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000033c1  00000000  00000000  000107da  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00003687  00000000  00000000  00013b9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000010f8  00000000  00000000  00017224  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00001ea6  00000000  00000000  0001831c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00001a2d  00000000  00000000  0001a1c2  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_alt_sim_info 00000030  00000000  00000000  0001bbf0  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000000d0  00000000  00000000  0001bc20  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .thread_model 00000003  00000000  00000000  0001e608  2**0
                  CONTENTS, READONLY
 17 .cpu          00000003  00000000  00000000  0001e60b  2**0
                  CONTENTS, READONLY
 18 .qsys         00000001  00000000  00000000  0001e60e  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  0001e60f  2**0
                  CONTENTS, READONLY
 20 .sysid_hash   00000004  00000000  00000000  0001e610  2**0
                  CONTENTS, READONLY
 21 .sysid_base   00000004  00000000  00000000  0001e614  2**0
                  CONTENTS, READONLY
 22 .sysid_time   00000004  00000000  00000000  0001e618  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   00000007  00000000  00000000  0001e61c  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    00000007  00000000  00000000  0001e623  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   00000007  00000000  00000000  0001e62a  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 00000010  00000000  00000000  0001e631  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 00000024  00000000  00000000  0001e641  2**0
                  CONTENTS, READONLY
 28 .sopcinfo     000c370c  00000000  00000000  0001e665  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
000001b8 l    d  .text	00000000 .text
00004a0c l    d  .rodata	00000000 .rodata
00004a4c l    d  .rwdata	00000000 .rwdata
000057a4 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../rangefinder_v021116_bsp//obj/HAL/src/crt0.o
00000200 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_exception_entry.o
00000094 l       .exceptions	00000000 alt_exception_unknown
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 accelerometer.c
00000000 l    df *ABS*	00000000 buttons.c
00000000 l    df *ABS*	00000000 i2c.c
00000000 l    df *ABS*	00000000 laser.c
00000000 l    df *ABS*	00000000 leds.c
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 measurement.c
00000000 l    df *ABS*	00000000 sample_loader.c
00000000 l    df *ABS*	00000000 tdc.c
00000000 l    df *ABS*	00000000 test_generator.c
00000000 l    df *ABS*	00000000 timer.c
00001e74 l     F .text	00000060 sys_timer_interrupt_handler
00001ed4 l     F .text	00000060 service_timer_interrupt_handler
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 vga.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
00002b1c l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_open.c
00002c80 l     F .text	00000050 alt_get_errno
00002cd0 l     F .text	000000cc alt_file_locked
00000000 l    df *ABS*	00000000 alt_read.c
00002ef0 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_write.c
00003090 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_sys_init.c
000031cc l     F .text	00000038 alt_dev_reg
00004a4c l     O .rwdata	000000c4 pc_uart
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
00003298 l     F .text	00000074 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
0000354c l     F .text	00000098 altera_avalon_uart_irq
000035e4 l     F .text	000000d8 altera_avalon_uart_rxirq
000036bc l     F .text	0000013c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
0000384c l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
00003a7c l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_close.c
00003c74 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00003dd0 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00003dfc l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0000422c l     F .text	000000c0 alt_open_fd
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
00004cb8 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 alt_exit.c
00000000 l    df *ABS*	00000000 
00002c08 g     F .text	00000078 alt_main
00005a44 g     O .bss	00000100 alt_irq
00005998 g     O .bss	00000088 pc_uart_receiver
000023dc g     F .text	00000184 check_buffer_pc
000050f8 g       *ABS*	00000000 __flash_rwdata_start
00000000 g       *ABS*	00000000 __alt_mem_ram_cpu
00000938 g     F .text	00000138 i2c_send_byte
000057b8 g     O .bss	00000004 b
00000dd0 g     F .text	00000068 write_command
0000034c g     F .text	00000020 get_x_coord
000057c7 g     O .bss	00000001 shift
000057ec g     O .bss	00000004 pc_uart_file
00009200 g       *ABS*	00000000 __alt_mem_ram_sample_3
00000000  w      *UND*	00000000 __errno
00000cc8 g     F .text	00000084 write_ack
00005974 g     O .bss	00000024 test_pulses
000057a4 g     O .bss	00000002 DATAX
00000000 g     F .entry	0000001c __reset
00000020 g       *ABS*	00000000 __flash_exceptions_start
00001068 g     F .text	0000003c change_axis
000057bc g     O .bss	00000004 f
00000494 g     F .text	000002b8 read_but
00005808 g     O .bss	00000004 errno
000057f8 g     O .bss	00000004 alt_argv
000050b8 g     O .rwdata	00000001 leds_status
0000201c g     F .text	00000048 service_timer_start
0000d0b8 g       *ABS*	00000000 _gp
000057c4 g     O .bss	00000001 rigth_blink
00002560 g     F .text	0000009c integrity_check
00004b38 g     O .rwdata	00000180 alt_fd_list
00003fa4 g     F .text	00000090 alt_find_dev
00002710 g     F .text	00000030 set_rs485driver_dir
00002064 g     F .text	00000048 sys_timer_stop
000042ec g     F .text	00000078 alt_io_redirect
00001200 g     F .text	00000048 sys_init
00004a0c g       *ABS*	00000000 __DTOR_END__
000057ac g     O .bss	00000004 x_angle
00009500 g       *ABS*	00000000 __alt_mem_ram_sample_0
000020ac g     F .text	00000048 service_timer_stop
00000000  w      *UND*	00000000 malloc
00001fd4 g     F .text	00000048 sys_timer_start
00004520 g     F .text	0000008c alt_icache_flush
000050e0 g     O .rwdata	00000004 alt_max_fd
00009400 g       *ABS*	00000000 __alt_mem_ram_sample_1
00001020 g     F .text	00000048 generate_pulse
00001d50 g     F .text	00000124 generate_test_pulses
0000082c g     F .text	0000008c i2c_send_bit
00001910 g     F .text	00000124 send_data_2_spi
00002740 g     F .text	0000002c vga_init
000050f0 g     O .rwdata	00000004 _global_impure_ptr
000050c8 g     O .rwdata	00000004 trans_pc
00005cd4 g       *ABS*	00000000 __bss_end
00002a2c g     F .text	000000f0 alt_iic_isr_register
000043fc g     F .text	00000104 alt_tick
000050c0 g     O .rwdata	00000004 service_timer_context_ptr
000008b8 g     F .text	00000080 i2c_read_bit
000013f8 g     F .text	00000048 start_recording
000034a4 g     F .text	000000a8 altera_avalon_uart_init
00001a34 g     F .text	000000c0 tdc_init
000029e0 g     F .text	0000004c alt_ic_irq_enabled
00004364 g     F .text	00000098 alt_alarm_stop
000057f0 g     O .bss	00000004 alt_irq_active
000057c9 g     O .bss	00000001 blinky_status
000000ec g     F .exceptions	000000cc alt_irq_handler
00004b10 g     O .rwdata	00000028 alt_dev_null
00001248 g     F .text	000000c8 mainloop
0000074c g     F .text	00000020 buttons_status
0000076c g     F .text	00000060 i2c_start
00000e38 g     F .text	000000a0 write_command_multiple
00003d8c g     F .text	00000044 alt_dcache_flush_all
000050f8 g       *ABS*	00000000 __ram_rwdata_end
000057c6 g     O .bss	00000001 direction
000050d8 g     O .rwdata	00000008 alt_dev_list
000030e0 g     F .text	000000ec write
0000266c g     F .text	000000a4 pc_cmd_handler
00004a4c g       *ABS*	00000000 __ram_rodata_end
00005cd4 g       *ABS*	00000000 end
000021b8 g     F .text	00000038 request_for_rs485_driver_switch
00003acc g     F .text	000001a8 altera_avalon_uart_write
000057cc g     O .bss	00000001 i
00004a0c g       *ABS*	00000000 __CTOR_LIST__
00008000 g       *ABS*	00000000 __alt_stack_pointer
0000330c g     F .text	00000088 alt_avalon_timer_sc_init
000033f4 g     F .text	00000060 altera_avalon_uart_write_fd
00003454 g     F .text	00000050 altera_avalon_uart_close_fd
0000223c g     F .text	00000040 uart_init
00004830 g     F .text	000001a0 __call_exitprocs
000014c8 g     F .text	0000004c reset_memory_master
000001b8 g     F .text	0000004c _start
00005800 g     O .bss	00000004 _alt_tick_rate
000057d0 g     O .bss	00000001 timer_event_flag
000057c8 g     O .bss	00000001 blinky_flag
0000581c g     O .bss	00000030 ram_buffer
00005804 g     O .bss	00000004 _alt_nticks
0000584c g     O .bss	00000028 signal
00002f40 g     F .text	000000f0 read
00003238 g     F .text	00000060 alt_sys_init
0000188c g     F .text	00000084 get_max
00004700 g     F .text	00000130 __register_exitproc
00004a4c g       *ABS*	00000000 __ram_rwdata_start
00004a0c g       *ABS*	00000000 __ram_rodata_start
0000227c g     F .text	00000068 send2pc
00001310 g     F .text	000000a4 make_measurement
000050bc g     O .rwdata	00000004 timer_context_ptr
00004148 g     F .text	000000b4 alt_get_fd
00001f34 g     F .text	000000a0 sys_timer_init
000057d8 g     O .bss	00000001 service_timer_event_flag
00001af4 g     F .text	0000005c tdc_test
000045f8 g     F .text	0000007c memcmp
00005cd4 g       *ABS*	00000000 __alt_stack_base
000057c5 g     O .bss	00000001 left_blink
000007cc g     F .text	00000060 i2c_stop
00000204 g     F .text	00000048 accelerometer_init
000057cb g     O .bss	00000001 counter
00001440 g     F .text	0000001c get_buffer_status
00004034 g     F .text	00000114 alt_find_file
00003e4c g     F .text	000000a0 alt_dev_llist_insert
000057b4 g     O .bss	00000004 z_angle
000057a4 g       *ABS*	00000000 __bss_start
000011e4 g     F .text	0000001c main
000057fc g     O .bss	00000004 alt_envp
0000580c g     O .bss	00000010 buttons
0000145c g     F .text	0000006c reset_ram_buffers
00005b44 g     O .bss	00000190 _atexit0
000050e4 g     O .rwdata	00000004 alt_errno
00009300 g       *ABS*	00000000 __alt_mem_ram_sample_2
00000c48 g     F .text	00000080 read_ack
000057e4 g     O .bss	00000004 service_timer_context
00004a0c g       *ABS*	00000000 __CTOR_END__
00004a0c g       *ABS*	00000000 __flash_rodata_start
00004a0c g       *ABS*	00000000 __DTOR_LIST__
000013b4 g     F .text	00000044 delay
00000fec g     F .text	00000034 laser_init
00003204 g     F .text	00000034 alt_irq_init
00003030 g     F .text	00000060 alt_release_fd
00002178 g     F .text	00000020 reset_timer_event_flag
000045ac g     F .text	00000014 atexit
00000ed8 g     F .text	00000074 read_command
00000a70 g     F .text	000001d8 i2c_read_byte
00001b50 g     F .text	00000120 read_tdc_result
000050f4 g     O .rwdata	00000004 _impure_ptr
000057f4 g     O .bss	00000004 alt_argc
00003f48 g     F .text	0000005c _do_dtors
00000d90 g     F .text	00000040 i2c_init
00002360 g     F .text	0000007c read_pc_cmds
00000020 g       .exceptions	00000000 alt_irq_entry
000050c4 g     O .rwdata	00000004 rec_pc
00002198 g     F .text	00000020 read_sys_time_ms
000050d0 g     O .rwdata	00000008 alt_fs_list
00009100 g       *ABS*	00000000 __alt_mem_ram_sample_4
000057d4 g     O .bss	00000004 sys_abs_time_ms
000057a8 g     O .bss	00000002 DATAZ
00000020 g       *ABS*	00000000 __ram_exceptions_start
0000024c g     F .text	00000100 refresh_accelerometer_data
00002854 g     F .text	00000050 alt_ic_isr_register
000057dc g     O .bss	00000004 service_timer_ticks_cnt
00000f4c g     F .text	000000a0 read_word_command
000050f8 g       *ABS*	00000000 _edata
00003394 g     F .text	00000060 altera_avalon_uart_read_fd
000025fc g     F .text	00000070 pc_crc_calc
000057e2 g     O .bss	00000001 rs485_switch_request_flag
00005cd4 g       *ABS*	00000000 _end
000057e0 g     O .bss	00000002 neccesary_tickes_cnt
000022e4 g     F .text	0000007c send2pc_cmdpc
00002158 g     F .text	00000020 check_timer_event
000001b8 g       *ABS*	00000000 __ram_exceptions_end
000057e8 g     O .bss	00000004 timer_context
000003ac g     F .text	000000e8 buttons_handler_init
00002940 g     F .text	000000a0 alt_ic_irq_disable
000057a6 g     O .bss	00000002 DATAY
00004500 g     F .text	00000020 altera_nios2_qsys_irq_init
000045c0 g     F .text	00000038 exit
000057c0 g     O .bss	00000004 flags
00008000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
00001c70 g     F .text	000000e0 test_pulse_generator_init
0000276c g     F .text	000000e8 write_data2vga
000037f8 g     F .text	00000054 altera_avalon_uart_close
000049d0 g     F .text	0000003c _exit
000057ca g     O .bss	00000001 axis_num
00004674 g     F .text	0000008c strlen
000021f0 g     F .text	0000004c service_timer_routine
00002d9c g     F .text	00000154 open
000020f4 g     F .text	00000064 register_sys_timer_interrupt
0000038c g     F .text	00000020 get_z_coord
000041fc g     F .text	00000030 alt_icache_flush_all
00000d4c g     F .text	00000044 i2c_delay
000050cc g     O .rwdata	00000004 alt_priority_mask
00009000 g       *ABS*	00000000 __alt_mem_ram_sample_5
000028a4 g     F .text	0000009c alt_ic_irq_enable
00001544 g     F .text	00000348 refresh_meas_data
00005874 g     O .bss	00000100 sample
0000389c g     F .text	000001e0 altera_avalon_uart_read
00005a20 g     O .bss	00000021 pc_uart_transmitter
000050e8 g     O .rwdata	00000008 alt_alarm_list
00003eec g     F .text	0000005c _do_ctors
0000036c g     F .text	00000020 get_y_coord
00003cc4 g     F .text	000000c8 close
000057b0 g     O .bss	00000004 y_angle
00002b88 g     F .text	00000080 alt_load
00001514 g     F .text	00000030 read_abs_counter
000010d0 g     F .text	00000114 leds_driver
00000000  w      *UND*	00000000 free
000010a4 g     F .text	0000002c leds_init



Disassembly of section .entry:

00000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   0:	00840014 	movui	r2,4096
#endif

0:
    initi r2
   4:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   8:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   c:	00bffd16 	blt	zero,r2,4 <_gp+0xffff2f4c>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  10:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
  14:	08406e14 	ori	at,at,440
    jmp r1
  18:	0800683a 	jmp	at
  1c:	00000000 	call	0 <__reset>

Disassembly of section .exceptions:

00000020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  44:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000ec0 	call	ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000306 	br	98 <alt_exception_unknown+0x4>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)

00000094 <alt_exception_unknown>:
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  94:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  98:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  9c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  c0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  e0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  e8:	ef80083a 	eret

000000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  ec:	defff904 	addi	sp,sp,-28
  f0:	dfc00615 	stw	ra,24(sp)
  f4:	df000515 	stw	fp,20(sp)
  f8:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
  fc:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 100:	0005313a 	rdctl	r2,ipending
 104:	e0bffe15 	stw	r2,-8(fp)

  return active;
 108:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 10c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
 110:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 114:	00800044 	movi	r2,1
 118:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 11c:	e0fffb17 	ldw	r3,-20(fp)
 120:	e0bffc17 	ldw	r2,-16(fp)
 124:	1884703a 	and	r2,r3,r2
 128:	10001726 	beq	r2,zero,188 <alt_irq_handler+0x9c>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 12c:	00c00034 	movhi	r3,0
 130:	18d69104 	addi	r3,r3,23108
 134:	e0bffd17 	ldw	r2,-12(fp)
 138:	100490fa 	slli	r2,r2,3
 13c:	1885883a 	add	r2,r3,r2
 140:	10c00017 	ldw	r3,0(r2)
 144:	01000034 	movhi	r4,0
 148:	21169104 	addi	r4,r4,23108
 14c:	e0bffd17 	ldw	r2,-12(fp)
 150:	100490fa 	slli	r2,r2,3
 154:	2085883a 	add	r2,r4,r2
 158:	10800104 	addi	r2,r2,4
 15c:	10800017 	ldw	r2,0(r2)
 160:	1009883a 	mov	r4,r2
 164:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
 168:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 16c:	0005313a 	rdctl	r2,ipending
 170:	e0bfff15 	stw	r2,-4(fp)

  return active;
 174:	e0bfff17 	ldw	r2,-4(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 178:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
 17c:	e0bffb17 	ldw	r2,-20(fp)
 180:	103fe31e 	bne	r2,zero,110 <_gp+0xffff3058>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
 184:	00000706 	br	1a4 <alt_irq_handler+0xb8>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 188:	e0bffc17 	ldw	r2,-16(fp)
 18c:	1085883a 	add	r2,r2,r2
 190:	e0bffc15 	stw	r2,-16(fp)
      i++;
 194:	e0bffd17 	ldw	r2,-12(fp)
 198:	10800044 	addi	r2,r2,1
 19c:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 1a0:	003fde06 	br	11c <_gp+0xffff3064>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 1a4:	e037883a 	mov	sp,fp
 1a8:	dfc00117 	ldw	ra,4(sp)
 1ac:	df000017 	ldw	fp,0(sp)
 1b0:	dec00204 	addi	sp,sp,8
 1b4:	f800283a 	ret

Disassembly of section .text:

000001b8 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
     1b8:	00820014 	movui	r2,2048
#endif

0:
    initd 0(r2)
     1bc:	10000033 	initd	0(r2)
#ifdef NIOS2_ECC_PRESENT
    addi r2, r2, -4
#else
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
     1c0:	10bff804 	addi	r2,r2,-32
#endif
    bgt r2, zero, 0b
     1c4:	00bffd16 	blt	zero,r2,1bc <_gp+0xffff3104>

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
     1c8:	06c00034 	movhi	sp,0
    ori sp, sp, %lo(__alt_stack_pointer)
     1cc:	dee00014 	ori	sp,sp,32768
    movhi gp, %hi(_gp)
     1d0:	06800034 	movhi	gp,0
    ori gp, gp, %lo(_gp)
     1d4:	d6b42e14 	ori	gp,gp,53432
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
     1d8:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
     1dc:	1095e914 	ori	r2,r2,22436

    movhi r3, %hi(__bss_end)
     1e0:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
     1e4:	18d73514 	ori	r3,r3,23764

    beq r2, r3, 1f
     1e8:	10c00326 	beq	r2,r3,1f8 <_start+0x40>

0:
    stw zero, (r2)
     1ec:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
     1f0:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
     1f4:	10fffd36 	bltu	r2,r3,1ec <_gp+0xffff3134>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
     1f8:	0002b880 	call	2b88 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
     1fc:	0002c080 	call	2c08 <alt_main>

00000200 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
     200:	003fff06 	br	200 <_gp+0xffff3148>

00000204 <accelerometer_init>:
int y_angle = 0;
int z_angle = 0;


void accelerometer_init()
{
     204:	defffe04 	addi	sp,sp,-8
     208:	dfc00115 	stw	ra,4(sp)
     20c:	df000015 	stw	fp,0(sp)
     210:	d839883a 	mov	fp,sp
	write_command (ACCEL_POW_CTL_REG, 0x08);     //power control - measure
     214:	01000b44 	movi	r4,45
     218:	01400204 	movi	r5,8
     21c:	0000dd00 	call	dd0 <write_command>
	write_command (ACCEL_DATA_FORMAT_REG, 0x08); //data format - full resolution
     220:	01000c44 	movi	r4,49
     224:	01400204 	movi	r5,8
     228:	0000dd00 	call	dd0 <write_command>
	write_command (ACCEL_FIFO_CTL_REG, 0x00); // fifo - bypassed
     22c:	01000e04 	movi	r4,56
     230:	000b883a 	mov	r5,zero
     234:	0000dd00 	call	dd0 <write_command>
}
     238:	e037883a 	mov	sp,fp
     23c:	dfc00117 	ldw	ra,4(sp)
     240:	df000017 	ldw	fp,0(sp)
     244:	dec00204 	addi	sp,sp,8
     248:	f800283a 	ret

0000024c <refresh_accelerometer_data>:

void refresh_accelerometer_data()
{
     24c:	defffd04 	addi	sp,sp,-12
     250:	dfc00215 	stw	ra,8(sp)
     254:	df000115 	stw	fp,4(sp)
     258:	df000104 	addi	fp,sp,4
	unsigned char buf = 0;
     25c:	e03fff05 	stb	zero,-4(fp)

	buf=read_command(ACCEL_DATAX0_REG);
     260:	01000c84 	movi	r4,50
     264:	0000ed80 	call	ed8 <read_command>
     268:	e0bfff05 	stb	r2,-4(fp)
	DATAX=buf;
     26c:	e0bfff03 	ldbu	r2,-4(fp)
     270:	d0a1bb0d 	sth	r2,-30996(gp)
	buf=read_command(ACCEL_DATAX1_REG);
     274:	01000cc4 	movi	r4,51
     278:	0000ed80 	call	ed8 <read_command>
     27c:	e0bfff05 	stb	r2,-4(fp)
	DATAX|=(buf<<8)&0xff00;
     280:	e0bfff03 	ldbu	r2,-4(fp)
     284:	1004923a 	slli	r2,r2,8
     288:	1007883a 	mov	r3,r2
     28c:	d0a1bb0b 	ldhu	r2,-30996(gp)
     290:	1884b03a 	or	r2,r3,r2
     294:	d0a1bb0d 	sth	r2,-30996(gp)
	buf=read_command(ACCEL_DATAY0_REG);
     298:	01000d04 	movi	r4,52
     29c:	0000ed80 	call	ed8 <read_command>
     2a0:	e0bfff05 	stb	r2,-4(fp)
	DATAY=buf;
     2a4:	e0bfff03 	ldbu	r2,-4(fp)
     2a8:	d0a1bb8d 	sth	r2,-30994(gp)
	buf=read_command(ACCEL_DATAY1_REG);
     2ac:	01000d44 	movi	r4,53
     2b0:	0000ed80 	call	ed8 <read_command>
     2b4:	e0bfff05 	stb	r2,-4(fp)
	DATAY|=(buf<<8)&0xff00;
     2b8:	e0bfff03 	ldbu	r2,-4(fp)
     2bc:	1004923a 	slli	r2,r2,8
     2c0:	1007883a 	mov	r3,r2
     2c4:	d0a1bb8b 	ldhu	r2,-30994(gp)
     2c8:	1884b03a 	or	r2,r3,r2
     2cc:	d0a1bb8d 	sth	r2,-30994(gp)
	buf=read_command(ACCEL_DATAZ0_REG);
     2d0:	01000d84 	movi	r4,54
     2d4:	0000ed80 	call	ed8 <read_command>
     2d8:	e0bfff05 	stb	r2,-4(fp)
	DATAZ=buf;
     2dc:	e0bfff03 	ldbu	r2,-4(fp)
     2e0:	d0a1bc0d 	sth	r2,-30992(gp)
	buf=read_command(ACCEL_DATAZ1_REG);
     2e4:	01000dc4 	movi	r4,55
     2e8:	0000ed80 	call	ed8 <read_command>
     2ec:	e0bfff05 	stb	r2,-4(fp)
	DATAZ|=(buf<<8)&0xff00;
     2f0:	e0bfff03 	ldbu	r2,-4(fp)
     2f4:	1004923a 	slli	r2,r2,8
     2f8:	1007883a 	mov	r3,r2
     2fc:	d0a1bc0b 	ldhu	r2,-30992(gp)
     300:	1884b03a 	or	r2,r3,r2
     304:	d0a1bc0d 	sth	r2,-30992(gp)

	x_angle=DATAX&0x1FFF;
     308:	d0a1bb0b 	ldhu	r2,-30996(gp)
     30c:	10bfffcc 	andi	r2,r2,65535
     310:	1087ffcc 	andi	r2,r2,8191
     314:	d0a1bd15 	stw	r2,-30988(gp)
	y_angle=DATAY&0x1FFF;
     318:	d0a1bb8b 	ldhu	r2,-30994(gp)
     31c:	10bfffcc 	andi	r2,r2,65535
     320:	1087ffcc 	andi	r2,r2,8191
     324:	d0a1be15 	stw	r2,-30984(gp)
	z_angle=DATAZ&0x1FFF;
     328:	d0a1bc0b 	ldhu	r2,-30992(gp)
     32c:	10bfffcc 	andi	r2,r2,65535
     330:	1087ffcc 	andi	r2,r2,8191
     334:	d0a1bf15 	stw	r2,-30980(gp)
}
     338:	e037883a 	mov	sp,fp
     33c:	dfc00117 	ldw	ra,4(sp)
     340:	df000017 	ldw	fp,0(sp)
     344:	dec00204 	addi	sp,sp,8
     348:	f800283a 	ret

0000034c <get_x_coord>:

unsigned short get_x_coord()
{
     34c:	deffff04 	addi	sp,sp,-4
     350:	df000015 	stw	fp,0(sp)
     354:	d839883a 	mov	fp,sp
  return x_angle;
     358:	d0a1bd17 	ldw	r2,-30988(gp)
}
     35c:	e037883a 	mov	sp,fp
     360:	df000017 	ldw	fp,0(sp)
     364:	dec00104 	addi	sp,sp,4
     368:	f800283a 	ret

0000036c <get_y_coord>:

unsigned short get_y_coord()
{
     36c:	deffff04 	addi	sp,sp,-4
     370:	df000015 	stw	fp,0(sp)
     374:	d839883a 	mov	fp,sp
  return y_angle;
     378:	d0a1be17 	ldw	r2,-30984(gp)
}
     37c:	e037883a 	mov	sp,fp
     380:	df000017 	ldw	fp,0(sp)
     384:	dec00104 	addi	sp,sp,4
     388:	f800283a 	ret

0000038c <get_z_coord>:

unsigned short get_z_coord()
{
     38c:	deffff04 	addi	sp,sp,-4
     390:	df000015 	stw	fp,0(sp)
     394:	d839883a 	mov	fp,sp
  return z_angle;
     398:	d0a1bf17 	ldw	r2,-30980(gp)
}
     39c:	e037883a 	mov	sp,fp
     3a0:	df000017 	ldw	fp,0(sp)
     3a4:	dec00104 	addi	sp,sp,4
     3a8:	f800283a 	ret

000003ac <buttons_handler_init>:
struct buttons_data *b;



void buttons_handler_init()
{
     3ac:	deffff04 	addi	sp,sp,-4
     3b0:	df000015 	stw	fp,0(sp)
     3b4:	d839883a 	mov	fp,sp
	f=&flags;
     3b8:	d0a1c204 	addi	r2,gp,-30968
     3bc:	d0a1c115 	stw	r2,-30972(gp)
	b=&buttons;
     3c0:	00800034 	movhi	r2,0
     3c4:	10960304 	addi	r2,r2,22540
     3c8:	d0a1c015 	stw	r2,-30976(gp)

    f->but_0_negedge=0;
     3cc:	d0a1c117 	ldw	r2,-30972(gp)
     3d0:	11000003 	ldbu	r4,0(r2)
     3d4:	00ffff84 	movi	r3,-2
     3d8:	20c6703a 	and	r3,r4,r3
     3dc:	10c00005 	stb	r3,0(r2)
    f->but_0_posedge=0;
     3e0:	d0a1c117 	ldw	r2,-30972(gp)
     3e4:	11000003 	ldbu	r4,0(r2)
     3e8:	00ffff44 	movi	r3,-3
     3ec:	20c6703a 	and	r3,r4,r3
     3f0:	10c00005 	stb	r3,0(r2)
    f->but_1_negedge=0;
     3f4:	d0a1c117 	ldw	r2,-30972(gp)
     3f8:	11000003 	ldbu	r4,0(r2)
     3fc:	00fffdc4 	movi	r3,-9
     400:	20c6703a 	and	r3,r4,r3
     404:	10c00005 	stb	r3,0(r2)
    f->but_1_posedge=0;
     408:	d0a1c117 	ldw	r2,-30972(gp)
     40c:	11000003 	ldbu	r4,0(r2)
     410:	00fffbc4 	movi	r3,-17
     414:	20c6703a 	and	r3,r4,r3
     418:	10c00005 	stb	r3,0(r2)
    //f->sys_timer=0;

    b->but0_posedge_cnt=0;
     41c:	d0a1c017 	ldw	r2,-30976(gp)
     420:	10000005 	stb	zero,0(r2)
    b->but0_negedge_cnt=0;
     424:	d0a1c017 	ldw	r2,-30976(gp)
     428:	10000045 	stb	zero,1(r2)
    b->but0_posedge_en=0;
     42c:	d0a1c017 	ldw	r2,-30976(gp)
     430:	11000303 	ldbu	r4,12(r2)
     434:	00ffff84 	movi	r3,-2
     438:	20c6703a 	and	r3,r4,r3
     43c:	10c00305 	stb	r3,12(r2)
    b->but0_negedge_en=1;
     440:	d0a1c017 	ldw	r2,-30976(gp)
     444:	10c00303 	ldbu	r3,12(r2)
     448:	18c00094 	ori	r3,r3,2
     44c:	10c00305 	stb	r3,12(r2)

    b->but1_posedge_cnt=0;
     450:	d0a1c017 	ldw	r2,-30976(gp)
     454:	10000085 	stb	zero,2(r2)
    b->but1_negedge_cnt=0;
     458:	d0a1c017 	ldw	r2,-30976(gp)
     45c:	100000c5 	stb	zero,3(r2)
    b->but1_posedge_en=0;
     460:	d0a1c017 	ldw	r2,-30976(gp)
     464:	11000303 	ldbu	r4,12(r2)
     468:	00fffec4 	movi	r3,-5
     46c:	20c6703a 	and	r3,r4,r3
     470:	10c00305 	stb	r3,12(r2)
    b->but1_negedge_en=1;
     474:	d0a1c017 	ldw	r2,-30976(gp)
     478:	10c00303 	ldbu	r3,12(r2)
     47c:	18c00214 	ori	r3,r3,8
     480:	10c00305 	stb	r3,12(r2)
}
     484:	e037883a 	mov	sp,fp
     488:	df000017 	ldw	fp,0(sp)
     48c:	dec00104 	addi	sp,sp,4
     490:	f800283a 	ret

00000494 <read_but>:

void read_but()
{
     494:	defffd04 	addi	sp,sp,-12
     498:	dfc00215 	stw	ra,8(sp)
     49c:	df000115 	stw	fp,4(sp)
     4a0:	df000104 	addi	fp,sp,4
	unsigned int sys_time = 0;
     4a4:	e03fff15 	stw	zero,-4(fp)
	sys_time = read_sys_time_ms();
     4a8:	00021980 	call	2198 <read_sys_time_ms>
     4ac:	e0bfff15 	stw	r2,-4(fp)

    if (BUT0)
     4b0:	00a5f014 	movui	r2,38848
     4b4:	10800037 	ldwio	r2,0(r2)
     4b8:	1080004c 	andi	r2,r2,1
     4bc:	10002226 	beq	r2,zero,548 <read_but+0xb4>
      {
        b->but0_negedge_cnt=0;
     4c0:	d0a1c017 	ldw	r2,-30976(gp)
     4c4:	10000045 	stb	zero,1(r2)
        if (b->but0_posedge_en)
     4c8:	d0a1c017 	ldw	r2,-30976(gp)
     4cc:	10800317 	ldw	r2,12(r2)
     4d0:	1080004c 	andi	r2,r2,1
     4d4:	10001826 	beq	r2,zero,538 <read_but+0xa4>
        {
            b->but0_posedge_cnt++;
     4d8:	d0a1c017 	ldw	r2,-30976(gp)
     4dc:	10c00003 	ldbu	r3,0(r2)
     4e0:	18c00044 	addi	r3,r3,1
     4e4:	10c00005 	stb	r3,0(r2)
            if (b->but0_posedge_cnt==16) {b->but0_posedge_cnt=0; f->but_0_posedge=1; b->but0_posedge_en=0; b->but0_negedge_en=1;}
     4e8:	d0a1c017 	ldw	r2,-30976(gp)
     4ec:	10800003 	ldbu	r2,0(r2)
     4f0:	10803fcc 	andi	r2,r2,255
     4f4:	10800418 	cmpnei	r2,r2,16
     4f8:	10000f1e 	bne	r2,zero,538 <read_but+0xa4>
     4fc:	d0a1c017 	ldw	r2,-30976(gp)
     500:	10000005 	stb	zero,0(r2)
     504:	d0a1c117 	ldw	r2,-30972(gp)
     508:	10c00003 	ldbu	r3,0(r2)
     50c:	18c00094 	ori	r3,r3,2
     510:	10c00005 	stb	r3,0(r2)
     514:	d0a1c017 	ldw	r2,-30976(gp)
     518:	11000303 	ldbu	r4,12(r2)
     51c:	00ffff84 	movi	r3,-2
     520:	20c6703a 	and	r3,r4,r3
     524:	10c00305 	stb	r3,12(r2)
     528:	d0a1c017 	ldw	r2,-30976(gp)
     52c:	10c00303 	ldbu	r3,12(r2)
     530:	18c00094 	ori	r3,r3,2
     534:	10c00305 	stb	r3,12(r2)
        }
        b->but0_last_pressed_time=sys_time;
     538:	d0a1c017 	ldw	r2,-30976(gp)
     53c:	e0ffff17 	ldw	r3,-4(fp)
     540:	10c00115 	stw	r3,4(r2)
     544:	00002b06 	br	5f4 <read_but+0x160>
      }
    else
     {
       b->but0_posedge_cnt=0;
     548:	d0a1c017 	ldw	r2,-30976(gp)
     54c:	10000005 	stb	zero,0(r2)
       if (b->but0_negedge_en)
     550:	d0a1c017 	ldw	r2,-30976(gp)
     554:	10800317 	ldw	r2,12(r2)
     558:	1080008c 	andi	r2,r2,2
     55c:	10001826 	beq	r2,zero,5c0 <read_but+0x12c>
        {
            b->but0_negedge_cnt++;
     560:	d0a1c017 	ldw	r2,-30976(gp)
     564:	10c00043 	ldbu	r3,1(r2)
     568:	18c00044 	addi	r3,r3,1
     56c:	10c00045 	stb	r3,1(r2)
            if (b->but0_negedge_cnt==16) {b->but0_negedge_cnt=0; f->but_0_negedge=1; b->but0_negedge_en=0; b->but0_posedge_en=1;}
     570:	d0a1c017 	ldw	r2,-30976(gp)
     574:	10800043 	ldbu	r2,1(r2)
     578:	10803fcc 	andi	r2,r2,255
     57c:	10800418 	cmpnei	r2,r2,16
     580:	10000f1e 	bne	r2,zero,5c0 <read_but+0x12c>
     584:	d0a1c017 	ldw	r2,-30976(gp)
     588:	10000045 	stb	zero,1(r2)
     58c:	d0a1c117 	ldw	r2,-30972(gp)
     590:	10c00003 	ldbu	r3,0(r2)
     594:	18c00054 	ori	r3,r3,1
     598:	10c00005 	stb	r3,0(r2)
     59c:	d0a1c017 	ldw	r2,-30976(gp)
     5a0:	11000303 	ldbu	r4,12(r2)
     5a4:	00ffff44 	movi	r3,-3
     5a8:	20c6703a 	and	r3,r4,r3
     5ac:	10c00305 	stb	r3,12(r2)
     5b0:	d0a1c017 	ldw	r2,-30976(gp)
     5b4:	10c00303 	ldbu	r3,12(r2)
     5b8:	18c00054 	ori	r3,r3,1
     5bc:	10c00305 	stb	r3,12(r2)
        }
       if ((sys_time-b->but0_last_pressed_time)>LONG_PRESS_TIME_MS) {f->but_0_long_pressed=1; b->but0_last_pressed_time=sys_time;}
     5c0:	d0a1c017 	ldw	r2,-30976(gp)
     5c4:	10800117 	ldw	r2,4(r2)
     5c8:	e0ffff17 	ldw	r3,-4(fp)
     5cc:	1885c83a 	sub	r2,r3,r2
     5d0:	10827170 	cmpltui	r2,r2,2501
     5d4:	1000071e 	bne	r2,zero,5f4 <read_but+0x160>
     5d8:	d0a1c117 	ldw	r2,-30972(gp)
     5dc:	10c00003 	ldbu	r3,0(r2)
     5e0:	18c00114 	ori	r3,r3,4
     5e4:	10c00005 	stb	r3,0(r2)
     5e8:	d0a1c017 	ldw	r2,-30976(gp)
     5ec:	e0ffff17 	ldw	r3,-4(fp)
     5f0:	10c00115 	stw	r3,4(r2)
     }

    if (BUT1)
     5f4:	00a5f014 	movui	r2,38848
     5f8:	10800037 	ldwio	r2,0(r2)
     5fc:	1080008c 	andi	r2,r2,2
     600:	10002226 	beq	r2,zero,68c <read_but+0x1f8>
      {
        b->but1_negedge_cnt=0;
     604:	d0a1c017 	ldw	r2,-30976(gp)
     608:	100000c5 	stb	zero,3(r2)
        if (b->but1_posedge_en)
     60c:	d0a1c017 	ldw	r2,-30976(gp)
     610:	10800317 	ldw	r2,12(r2)
     614:	1080010c 	andi	r2,r2,4
     618:	10001826 	beq	r2,zero,67c <read_but+0x1e8>
        {
            b->but1_posedge_cnt++;
     61c:	d0a1c017 	ldw	r2,-30976(gp)
     620:	10c00083 	ldbu	r3,2(r2)
     624:	18c00044 	addi	r3,r3,1
     628:	10c00085 	stb	r3,2(r2)
            if (b->but1_posedge_cnt==16) {b->but1_posedge_cnt=0; f->but_1_posedge=1; b->but1_posedge_en=0; b->but1_negedge_en=1;}
     62c:	d0a1c017 	ldw	r2,-30976(gp)
     630:	10800083 	ldbu	r2,2(r2)
     634:	10803fcc 	andi	r2,r2,255
     638:	10800418 	cmpnei	r2,r2,16
     63c:	10000f1e 	bne	r2,zero,67c <read_but+0x1e8>
     640:	d0a1c017 	ldw	r2,-30976(gp)
     644:	10000085 	stb	zero,2(r2)
     648:	d0a1c117 	ldw	r2,-30972(gp)
     64c:	10c00003 	ldbu	r3,0(r2)
     650:	18c00414 	ori	r3,r3,16
     654:	10c00005 	stb	r3,0(r2)
     658:	d0a1c017 	ldw	r2,-30976(gp)
     65c:	11000303 	ldbu	r4,12(r2)
     660:	00fffec4 	movi	r3,-5
     664:	20c6703a 	and	r3,r4,r3
     668:	10c00305 	stb	r3,12(r2)
     66c:	d0a1c017 	ldw	r2,-30976(gp)
     670:	10c00303 	ldbu	r3,12(r2)
     674:	18c00214 	ori	r3,r3,8
     678:	10c00305 	stb	r3,12(r2)
        }
        b->but1_last_pressed_time=sys_time;
     67c:	d0a1c017 	ldw	r2,-30976(gp)
     680:	e0ffff17 	ldw	r3,-4(fp)
     684:	10c00215 	stw	r3,8(r2)
     688:	00002b06 	br	738 <read_but+0x2a4>
      }
    else
     {
       b->but1_posedge_cnt=0;
     68c:	d0a1c017 	ldw	r2,-30976(gp)
     690:	10000085 	stb	zero,2(r2)
       if (b->but1_negedge_en)
     694:	d0a1c017 	ldw	r2,-30976(gp)
     698:	10800317 	ldw	r2,12(r2)
     69c:	1080020c 	andi	r2,r2,8
     6a0:	10001826 	beq	r2,zero,704 <read_but+0x270>
        {
            b->but1_negedge_cnt++;
     6a4:	d0a1c017 	ldw	r2,-30976(gp)
     6a8:	10c000c3 	ldbu	r3,3(r2)
     6ac:	18c00044 	addi	r3,r3,1
     6b0:	10c000c5 	stb	r3,3(r2)
            if (b->but1_negedge_cnt==16) {b->but1_negedge_cnt=0; f->but_1_negedge=1; b->but1_negedge_en=0; b->but1_posedge_en=1;}
     6b4:	d0a1c017 	ldw	r2,-30976(gp)
     6b8:	108000c3 	ldbu	r2,3(r2)
     6bc:	10803fcc 	andi	r2,r2,255
     6c0:	10800418 	cmpnei	r2,r2,16
     6c4:	10000f1e 	bne	r2,zero,704 <read_but+0x270>
     6c8:	d0a1c017 	ldw	r2,-30976(gp)
     6cc:	100000c5 	stb	zero,3(r2)
     6d0:	d0a1c117 	ldw	r2,-30972(gp)
     6d4:	10c00003 	ldbu	r3,0(r2)
     6d8:	18c00214 	ori	r3,r3,8
     6dc:	10c00005 	stb	r3,0(r2)
     6e0:	d0a1c017 	ldw	r2,-30976(gp)
     6e4:	11000303 	ldbu	r4,12(r2)
     6e8:	00fffdc4 	movi	r3,-9
     6ec:	20c6703a 	and	r3,r4,r3
     6f0:	10c00305 	stb	r3,12(r2)
     6f4:	d0a1c017 	ldw	r2,-30976(gp)
     6f8:	10c00303 	ldbu	r3,12(r2)
     6fc:	18c00114 	ori	r3,r3,4
     700:	10c00305 	stb	r3,12(r2)
        }
       if ((sys_time-b->but1_last_pressed_time)>LONG_PRESS_TIME_MS) {f->but_1_long_pressed=1; b->but1_last_pressed_time=sys_time;}
     704:	d0a1c017 	ldw	r2,-30976(gp)
     708:	10800217 	ldw	r2,8(r2)
     70c:	e0ffff17 	ldw	r3,-4(fp)
     710:	1885c83a 	sub	r2,r3,r2
     714:	10827170 	cmpltui	r2,r2,2501
     718:	1000071e 	bne	r2,zero,738 <read_but+0x2a4>
     71c:	d0a1c117 	ldw	r2,-30972(gp)
     720:	10c00003 	ldbu	r3,0(r2)
     724:	18c00814 	ori	r3,r3,32
     728:	10c00005 	stb	r3,0(r2)
     72c:	d0a1c017 	ldw	r2,-30976(gp)
     730:	e0ffff17 	ldw	r3,-4(fp)
     734:	10c00215 	stw	r3,8(r2)
     }
}
     738:	e037883a 	mov	sp,fp
     73c:	dfc00117 	ldw	ra,4(sp)
     740:	df000017 	ldw	fp,0(sp)
     744:	dec00204 	addi	sp,sp,8
     748:	f800283a 	ret

0000074c <buttons_status>:

struct flags_info* buttons_status()
{
     74c:	deffff04 	addi	sp,sp,-4
     750:	df000015 	stw	fp,0(sp)
     754:	d839883a 	mov	fp,sp
   return f;
     758:	d0a1c117 	ldw	r2,-30972(gp)
}
     75c:	e037883a 	mov	sp,fp
     760:	df000017 	ldw	fp,0(sp)
     764:	dec00104 	addi	sp,sp,4
     768:	f800283a 	ret

0000076c <i2c_start>:
unsigned char i2c_delay(unsigned int delay);



void i2c_start()
{
     76c:	defffe04 	addi	sp,sp,-8
     770:	dfc00115 	stw	ra,4(sp)
     774:	df000015 	stw	fp,0(sp)
     778:	d839883a 	mov	fp,sp
    SCL_SET;       //SCL=1;
     77c:	00c00044 	movi	r3,1
     780:	00a5cc14 	movui	r2,38704
     784:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     788:	01000304 	movi	r4,12
     78c:	0000d4c0 	call	d4c <i2c_delay>
    SDA_RESET;     //SDA=0;
     790:	00c000c4 	movi	r3,3
     794:	00a5c914 	movui	r2,38692
     798:	10c00035 	stwio	r3,0(r2)
    i2c_delay(2*I2C_SPEED);
     79c:	01000604 	movi	r4,24
     7a0:	0000d4c0 	call	d4c <i2c_delay>
    SCL_RESET;     //SCL=0;
     7a4:	00c00044 	movi	r3,1
     7a8:	00a5cd14 	movui	r2,38708
     7ac:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     7b0:	01000304 	movi	r4,12
     7b4:	0000d4c0 	call	d4c <i2c_delay>
}
     7b8:	e037883a 	mov	sp,fp
     7bc:	dfc00117 	ldw	ra,4(sp)
     7c0:	df000017 	ldw	fp,0(sp)
     7c4:	dec00204 	addi	sp,sp,8
     7c8:	f800283a 	ret

000007cc <i2c_stop>:

void i2c_stop()
{
     7cc:	defffe04 	addi	sp,sp,-8
     7d0:	dfc00115 	stw	ra,4(sp)
     7d4:	df000015 	stw	fp,0(sp)
     7d8:	d839883a 	mov	fp,sp
	SDA_WRITE_MODE;   //TRISBbits.TRISB5=0;
     7dc:	00c000c4 	movi	r3,3
     7e0:	00a5c914 	movui	r2,38692
     7e4:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     7e8:	01000304 	movi	r4,12
     7ec:	0000d4c0 	call	d4c <i2c_delay>
    SCL_SET;         //SCL=1;
     7f0:	00c00044 	movi	r3,1
     7f4:	00a5cc14 	movui	r2,38704
     7f8:	10c00035 	stwio	r3,0(r2)
    i2c_delay(2*I2C_SPEED);
     7fc:	01000604 	movi	r4,24
     800:	0000d4c0 	call	d4c <i2c_delay>
    SDA_SET;         //SDA=1;
     804:	00c00044 	movi	r3,1
     808:	00a5c914 	movui	r2,38692
     80c:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     810:	01000304 	movi	r4,12
     814:	0000d4c0 	call	d4c <i2c_delay>
}
     818:	e037883a 	mov	sp,fp
     81c:	dfc00117 	ldw	ra,4(sp)
     820:	df000017 	ldw	fp,0(sp)
     824:	dec00204 	addi	sp,sp,8
     828:	f800283a 	ret

0000082c <i2c_send_bit>:

void i2c_send_bit(unsigned char send_bit)
{
     82c:	defffd04 	addi	sp,sp,-12
     830:	dfc00215 	stw	ra,8(sp)
     834:	df000115 	stw	fp,4(sp)
     838:	df000104 	addi	fp,sp,4
     83c:	2005883a 	mov	r2,r4
     840:	e0bfff05 	stb	r2,-4(fp)
	SDA_READ_MODE;   //TRISBbits.TRISB5=0; //output
     844:	00c00044 	movi	r3,1
     848:	00a5c914 	movui	r2,38692
     84c:	10c00035 	stwio	r3,0(r2)
    if (send_bit) SDA_SET; else SDA_RESET; //SDA=(send_bit)?1:0;
     850:	e0bfff03 	ldbu	r2,-4(fp)
     854:	10000426 	beq	r2,zero,868 <i2c_send_bit+0x3c>
     858:	00c00044 	movi	r3,1
     85c:	00a5c914 	movui	r2,38692
     860:	10c00035 	stwio	r3,0(r2)
     864:	00000306 	br	874 <i2c_send_bit+0x48>
     868:	00c000c4 	movi	r3,3
     86c:	00a5c914 	movui	r2,38692
     870:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     874:	01000304 	movi	r4,12
     878:	0000d4c0 	call	d4c <i2c_delay>
    SCL_SET;        //SCL=1;
     87c:	00c00044 	movi	r3,1
     880:	00a5cc14 	movui	r2,38704
     884:	10c00035 	stwio	r3,0(r2)
    i2c_delay(2*I2C_SPEED);
     888:	01000604 	movi	r4,24
     88c:	0000d4c0 	call	d4c <i2c_delay>
    SCL_RESET;      //SCL=0;
     890:	00c00044 	movi	r3,1
     894:	00a5cd14 	movui	r2,38708
     898:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     89c:	01000304 	movi	r4,12
     8a0:	0000d4c0 	call	d4c <i2c_delay>
}
     8a4:	e037883a 	mov	sp,fp
     8a8:	dfc00117 	ldw	ra,4(sp)
     8ac:	df000017 	ldw	fp,0(sp)
     8b0:	dec00204 	addi	sp,sp,8
     8b4:	f800283a 	ret

000008b8 <i2c_read_bit>:

unsigned char i2c_read_bit()
{
     8b8:	defffd04 	addi	sp,sp,-12
     8bc:	dfc00215 	stw	ra,8(sp)
     8c0:	df000115 	stw	fp,4(sp)
     8c4:	df000104 	addi	fp,sp,4
   unsigned char read_bit;
   SDA_READ_MODE;    //LATBbits.LATB5=1; //Z
     8c8:	00c00044 	movi	r3,1
     8cc:	00a5c914 	movui	r2,38692
     8d0:	10c00035 	stwio	r3,0(r2)
   i2c_delay(I2C_SPEED);
     8d4:	01000304 	movi	r4,12
     8d8:	0000d4c0 	call	d4c <i2c_delay>
   SCL_SET;          //SCL=1;
     8dc:	00c00044 	movi	r3,1
     8e0:	00a5cc14 	movui	r2,38704
     8e4:	10c00035 	stwio	r3,0(r2)
   i2c_delay(I2C_SPEED);
     8e8:	01000304 	movi	r4,12
     8ec:	0000d4c0 	call	d4c <i2c_delay>
   read_bit=SDA;   //read_bit=PORTBbits.RB5;
     8f0:	00a5c814 	movui	r2,38688
     8f4:	10800037 	ldwio	r2,0(r2)
     8f8:	1080008c 	andi	r2,r2,2
     8fc:	1004c03a 	cmpne	r2,r2,zero
     900:	e0bfff05 	stb	r2,-4(fp)
   i2c_delay(I2C_SPEED);
     904:	01000304 	movi	r4,12
     908:	0000d4c0 	call	d4c <i2c_delay>
   SCL_RESET;      //SCL=0;
     90c:	00c00044 	movi	r3,1
     910:	00a5cd14 	movui	r2,38708
     914:	10c00035 	stwio	r3,0(r2)
   i2c_delay(I2C_SPEED);
     918:	01000304 	movi	r4,12
     91c:	0000d4c0 	call	d4c <i2c_delay>
   return read_bit;
     920:	e0bfff03 	ldbu	r2,-4(fp)
}
     924:	e037883a 	mov	sp,fp
     928:	dfc00117 	ldw	ra,4(sp)
     92c:	df000017 	ldw	fp,0(sp)
     930:	dec00204 	addi	sp,sp,8
     934:	f800283a 	ret

00000938 <i2c_send_byte>:

unsigned char i2c_send_byte(unsigned char send_byte)
{
     938:	defffc04 	addi	sp,sp,-16
     93c:	dfc00315 	stw	ra,12(sp)
     940:	df000215 	stw	fp,8(sp)
     944:	df000204 	addi	fp,sp,8
     948:	2005883a 	mov	r2,r4
     94c:	e0bfff05 	stb	r2,-4(fp)
    unsigned char i;
    for (i=0;i<8;i++)
     950:	e03ffe05 	stb	zero,-8(fp)
     954:	00003d06 	br	a4c <i2c_send_byte+0x114>
    {
        switch(i)
     958:	e0bffe03 	ldbu	r2,-8(fp)
     95c:	10c00228 	cmpgeui	r3,r2,8
     960:	1800371e 	bne	r3,zero,a40 <i2c_send_byte+0x108>
     964:	1085883a 	add	r2,r2,r2
     968:	1087883a 	add	r3,r2,r2
     96c:	00800034 	movhi	r2,0
     970:	10826004 	addi	r2,r2,2432
     974:	1885883a 	add	r2,r3,r2
     978:	10800017 	ldw	r2,0(r2)
     97c:	1000683a 	jmp	r2
     980:	000009a0 	cmpeqi	zero,zero,38
     984:	000009b4 	movhi	zero,38
     988:	000009c8 	cmpgei	zero,zero,39
     98c:	000009dc 	xori	zero,zero,39
     990:	000009f0 	cmpltui	zero,zero,39
     994:	00000a04 	movi	zero,40
     998:	00000a18 	cmpnei	zero,zero,40
     99c:	00000a2c 	andhi	zero,zero,40
        {
            case 0: {i2c_send_bit(send_byte&BIT7);} break;
     9a0:	e0bfff03 	ldbu	r2,-4(fp)
     9a4:	1080200c 	andi	r2,r2,128
     9a8:	1009883a 	mov	r4,r2
     9ac:	000082c0 	call	82c <i2c_send_bit>
     9b0:	00002306 	br	a40 <i2c_send_byte+0x108>
            case 1: {i2c_send_bit(send_byte&BIT6);} break;
     9b4:	e0bfff03 	ldbu	r2,-4(fp)
     9b8:	1080100c 	andi	r2,r2,64
     9bc:	1009883a 	mov	r4,r2
     9c0:	000082c0 	call	82c <i2c_send_bit>
     9c4:	00001e06 	br	a40 <i2c_send_byte+0x108>
            case 2: {i2c_send_bit(send_byte&BIT5);} break;
     9c8:	e0bfff03 	ldbu	r2,-4(fp)
     9cc:	1080080c 	andi	r2,r2,32
     9d0:	1009883a 	mov	r4,r2
     9d4:	000082c0 	call	82c <i2c_send_bit>
     9d8:	00001906 	br	a40 <i2c_send_byte+0x108>
            case 3: {i2c_send_bit(send_byte&BIT4);} break;
     9dc:	e0bfff03 	ldbu	r2,-4(fp)
     9e0:	1080040c 	andi	r2,r2,16
     9e4:	1009883a 	mov	r4,r2
     9e8:	000082c0 	call	82c <i2c_send_bit>
     9ec:	00001406 	br	a40 <i2c_send_byte+0x108>
            case 4: {i2c_send_bit(send_byte&BIT3);} break;
     9f0:	e0bfff03 	ldbu	r2,-4(fp)
     9f4:	1080020c 	andi	r2,r2,8
     9f8:	1009883a 	mov	r4,r2
     9fc:	000082c0 	call	82c <i2c_send_bit>
     a00:	00000f06 	br	a40 <i2c_send_byte+0x108>
            case 5: {i2c_send_bit(send_byte&BIT2);} break;
     a04:	e0bfff03 	ldbu	r2,-4(fp)
     a08:	1080010c 	andi	r2,r2,4
     a0c:	1009883a 	mov	r4,r2
     a10:	000082c0 	call	82c <i2c_send_bit>
     a14:	00000a06 	br	a40 <i2c_send_byte+0x108>
            case 6: {i2c_send_bit(send_byte&BIT1);} break;
     a18:	e0bfff03 	ldbu	r2,-4(fp)
     a1c:	1080008c 	andi	r2,r2,2
     a20:	1009883a 	mov	r4,r2
     a24:	000082c0 	call	82c <i2c_send_bit>
     a28:	00000506 	br	a40 <i2c_send_byte+0x108>
            case 7: {i2c_send_bit(send_byte&BIT0);} break;
     a2c:	e0bfff03 	ldbu	r2,-4(fp)
     a30:	1080004c 	andi	r2,r2,1
     a34:	1009883a 	mov	r4,r2
     a38:	000082c0 	call	82c <i2c_send_bit>
     a3c:	0001883a 	nop
}

unsigned char i2c_send_byte(unsigned char send_byte)
{
    unsigned char i;
    for (i=0;i<8;i++)
     a40:	e0bffe03 	ldbu	r2,-8(fp)
     a44:	10800044 	addi	r2,r2,1
     a48:	e0bffe05 	stb	r2,-8(fp)
     a4c:	e0bffe03 	ldbu	r2,-8(fp)
     a50:	10800230 	cmpltui	r2,r2,8
     a54:	103fc01e 	bne	r2,zero,958 <_gp+0xffff38a0>
            case 5: {i2c_send_bit(send_byte&BIT2);} break;
            case 6: {i2c_send_bit(send_byte&BIT1);} break;
            case 7: {i2c_send_bit(send_byte&BIT0);} break;
        }
    }
    return 1;
     a58:	00800044 	movi	r2,1
}
     a5c:	e037883a 	mov	sp,fp
     a60:	dfc00117 	ldw	ra,4(sp)
     a64:	df000017 	ldw	fp,0(sp)
     a68:	dec00204 	addi	sp,sp,8
     a6c:	f800283a 	ret

00000a70 <i2c_read_byte>:

unsigned char i2c_read_byte()
{
     a70:	defffd04 	addi	sp,sp,-12
     a74:	dfc00215 	stw	ra,8(sp)
     a78:	df000115 	stw	fp,4(sp)
     a7c:	df000104 	addi	fp,sp,4
    unsigned char i;
    unsigned char read_byte=0;
     a80:	e03fff45 	stb	zero,-3(fp)
    for (i=0;i<8;i++)
     a84:	e03fff05 	stb	zero,-4(fp)
     a88:	00006306 	br	c18 <i2c_read_byte+0x1a8>
    {
        switch(i)
     a8c:	e0bfff03 	ldbu	r2,-4(fp)
     a90:	10c00228 	cmpgeui	r3,r2,8
     a94:	18005d1e 	bne	r3,zero,c0c <i2c_read_byte+0x19c>
     a98:	1085883a 	add	r2,r2,r2
     a9c:	1087883a 	add	r3,r2,r2
     aa0:	00800034 	movhi	r2,0
     aa4:	1082ad04 	addi	r2,r2,2740
     aa8:	1885883a 	add	r2,r3,r2
     aac:	10800017 	ldw	r2,0(r2)
     ab0:	1000683a 	jmp	r2
     ab4:	00000ad4 	movui	zero,43
     ab8:	00000afc 	xorhi	zero,zero,43
     abc:	00000b24 	muli	zero,zero,44
     ac0:	00000b4c 	andi	zero,zero,45
     ac4:	00000b74 	movhi	zero,45
     ac8:	00000b9c 	xori	zero,zero,46
     acc:	00000bc4 	movi	zero,47
     ad0:	00000bec 	andhi	zero,zero,47
        {
            case 0: { read_byte|=(i2c_read_bit())?BIT7:0; } break;
     ad4:	00008b80 	call	8b8 <i2c_read_bit>
     ad8:	10803fcc 	andi	r2,r2,255
     adc:	10000226 	beq	r2,zero,ae8 <i2c_read_byte+0x78>
     ae0:	00bfe004 	movi	r2,-128
     ae4:	00000106 	br	aec <i2c_read_byte+0x7c>
     ae8:	0005883a 	mov	r2,zero
     aec:	e0ffff43 	ldbu	r3,-3(fp)
     af0:	10c4b03a 	or	r2,r2,r3
     af4:	e0bfff45 	stb	r2,-3(fp)
     af8:	00004406 	br	c0c <i2c_read_byte+0x19c>
            case 1: { read_byte|=(i2c_read_bit())?BIT6:0; } break;
     afc:	00008b80 	call	8b8 <i2c_read_bit>
     b00:	10803fcc 	andi	r2,r2,255
     b04:	10000226 	beq	r2,zero,b10 <i2c_read_byte+0xa0>
     b08:	00801004 	movi	r2,64
     b0c:	00000106 	br	b14 <i2c_read_byte+0xa4>
     b10:	0005883a 	mov	r2,zero
     b14:	e0ffff43 	ldbu	r3,-3(fp)
     b18:	10c4b03a 	or	r2,r2,r3
     b1c:	e0bfff45 	stb	r2,-3(fp)
     b20:	00003a06 	br	c0c <i2c_read_byte+0x19c>
            case 2: { read_byte|=(i2c_read_bit())?BIT5:0; } break;
     b24:	00008b80 	call	8b8 <i2c_read_bit>
     b28:	10803fcc 	andi	r2,r2,255
     b2c:	10000226 	beq	r2,zero,b38 <i2c_read_byte+0xc8>
     b30:	00800804 	movi	r2,32
     b34:	00000106 	br	b3c <i2c_read_byte+0xcc>
     b38:	0005883a 	mov	r2,zero
     b3c:	e0ffff43 	ldbu	r3,-3(fp)
     b40:	10c4b03a 	or	r2,r2,r3
     b44:	e0bfff45 	stb	r2,-3(fp)
     b48:	00003006 	br	c0c <i2c_read_byte+0x19c>
            case 3: { read_byte|=(i2c_read_bit())?BIT4:0; } break;
     b4c:	00008b80 	call	8b8 <i2c_read_bit>
     b50:	10803fcc 	andi	r2,r2,255
     b54:	10000226 	beq	r2,zero,b60 <i2c_read_byte+0xf0>
     b58:	00800404 	movi	r2,16
     b5c:	00000106 	br	b64 <i2c_read_byte+0xf4>
     b60:	0005883a 	mov	r2,zero
     b64:	e0ffff43 	ldbu	r3,-3(fp)
     b68:	10c4b03a 	or	r2,r2,r3
     b6c:	e0bfff45 	stb	r2,-3(fp)
     b70:	00002606 	br	c0c <i2c_read_byte+0x19c>
            case 4: { read_byte|=(i2c_read_bit())?BIT3:0; } break;
     b74:	00008b80 	call	8b8 <i2c_read_bit>
     b78:	10803fcc 	andi	r2,r2,255
     b7c:	10000226 	beq	r2,zero,b88 <i2c_read_byte+0x118>
     b80:	00800204 	movi	r2,8
     b84:	00000106 	br	b8c <i2c_read_byte+0x11c>
     b88:	0005883a 	mov	r2,zero
     b8c:	e0ffff43 	ldbu	r3,-3(fp)
     b90:	10c4b03a 	or	r2,r2,r3
     b94:	e0bfff45 	stb	r2,-3(fp)
     b98:	00001c06 	br	c0c <i2c_read_byte+0x19c>
            case 5: { read_byte|=(i2c_read_bit())?BIT2:0; } break;
     b9c:	00008b80 	call	8b8 <i2c_read_bit>
     ba0:	10803fcc 	andi	r2,r2,255
     ba4:	10000226 	beq	r2,zero,bb0 <i2c_read_byte+0x140>
     ba8:	00800104 	movi	r2,4
     bac:	00000106 	br	bb4 <i2c_read_byte+0x144>
     bb0:	0005883a 	mov	r2,zero
     bb4:	e0ffff43 	ldbu	r3,-3(fp)
     bb8:	10c4b03a 	or	r2,r2,r3
     bbc:	e0bfff45 	stb	r2,-3(fp)
     bc0:	00001206 	br	c0c <i2c_read_byte+0x19c>
            case 6: { read_byte|=(i2c_read_bit())?BIT1:0; } break;
     bc4:	00008b80 	call	8b8 <i2c_read_bit>
     bc8:	10803fcc 	andi	r2,r2,255
     bcc:	10000226 	beq	r2,zero,bd8 <i2c_read_byte+0x168>
     bd0:	00800084 	movi	r2,2
     bd4:	00000106 	br	bdc <i2c_read_byte+0x16c>
     bd8:	0005883a 	mov	r2,zero
     bdc:	e0ffff43 	ldbu	r3,-3(fp)
     be0:	10c4b03a 	or	r2,r2,r3
     be4:	e0bfff45 	stb	r2,-3(fp)
     be8:	00000806 	br	c0c <i2c_read_byte+0x19c>
            case 7: { read_byte|=(i2c_read_bit())?BIT0:0; } break;
     bec:	00008b80 	call	8b8 <i2c_read_bit>
     bf0:	10803fcc 	andi	r2,r2,255
     bf4:	1004c03a 	cmpne	r2,r2,zero
     bf8:	1007883a 	mov	r3,r2
     bfc:	e0bfff43 	ldbu	r2,-3(fp)
     c00:	1884b03a 	or	r2,r3,r2
     c04:	e0bfff45 	stb	r2,-3(fp)
     c08:	0001883a 	nop

unsigned char i2c_read_byte()
{
    unsigned char i;
    unsigned char read_byte=0;
    for (i=0;i<8;i++)
     c0c:	e0bfff03 	ldbu	r2,-4(fp)
     c10:	10800044 	addi	r2,r2,1
     c14:	e0bfff05 	stb	r2,-4(fp)
     c18:	e0bfff03 	ldbu	r2,-4(fp)
     c1c:	10800230 	cmpltui	r2,r2,8
     c20:	103f9a1e 	bne	r2,zero,a8c <_gp+0xffff39d4>
            case 5: { read_byte|=(i2c_read_bit())?BIT2:0; } break;
            case 6: { read_byte|=(i2c_read_bit())?BIT1:0; } break;
            case 7: { read_byte|=(i2c_read_bit())?BIT0:0; } break;
        }
    }
    SDA_READ_MODE;    //TRISBbits.TRISB5=0;
     c24:	00c00044 	movi	r3,1
     c28:	00a5c914 	movui	r2,38692
     c2c:	10c00035 	stwio	r3,0(r2)
    return read_byte;
     c30:	e0bfff43 	ldbu	r2,-3(fp)
}
     c34:	e037883a 	mov	sp,fp
     c38:	dfc00117 	ldw	ra,4(sp)
     c3c:	df000017 	ldw	fp,0(sp)
     c40:	dec00204 	addi	sp,sp,8
     c44:	f800283a 	ret

00000c48 <read_ack>:

unsigned char read_ack()
{
     c48:	defffd04 	addi	sp,sp,-12
     c4c:	dfc00215 	stw	ra,8(sp)
     c50:	df000115 	stw	fp,4(sp)
     c54:	df000104 	addi	fp,sp,4
    unsigned char ack;
    SDA_READ_MODE; //LATBbits.LATB5=1; //input
     c58:	00c00044 	movi	r3,1
     c5c:	00a5c914 	movui	r2,38692
     c60:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     c64:	01000304 	movi	r4,12
     c68:	0000d4c0 	call	d4c <i2c_delay>
    SCL_SET;       //SCL=1;
     c6c:	00c00044 	movi	r3,1
     c70:	00a5cc14 	movui	r2,38704
     c74:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     c78:	01000304 	movi	r4,12
     c7c:	0000d4c0 	call	d4c <i2c_delay>
    ack=SDA;      //PORTBbits.RB5;
     c80:	00a5c814 	movui	r2,38688
     c84:	10800037 	ldwio	r2,0(r2)
     c88:	1080008c 	andi	r2,r2,2
     c8c:	1004c03a 	cmpne	r2,r2,zero
     c90:	e0bfff05 	stb	r2,-4(fp)
    i2c_delay(I2C_SPEED);
     c94:	01000304 	movi	r4,12
     c98:	0000d4c0 	call	d4c <i2c_delay>
    SCL_RESET;     //SCL=0;
     c9c:	00c00044 	movi	r3,1
     ca0:	00a5cd14 	movui	r2,38708
     ca4:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     ca8:	01000304 	movi	r4,12
     cac:	0000d4c0 	call	d4c <i2c_delay>
    //TRISBbits.TRISB5=0; //output
    return ack;
     cb0:	e0bfff03 	ldbu	r2,-4(fp)
}
     cb4:	e037883a 	mov	sp,fp
     cb8:	dfc00117 	ldw	ra,4(sp)
     cbc:	df000017 	ldw	fp,0(sp)
     cc0:	dec00204 	addi	sp,sp,8
     cc4:	f800283a 	ret

00000cc8 <write_ack>:

unsigned char write_ack(unsigned char ack)
{
     cc8:	defffd04 	addi	sp,sp,-12
     ccc:	dfc00215 	stw	ra,8(sp)
     cd0:	df000115 	stw	fp,4(sp)
     cd4:	df000104 	addi	fp,sp,4
     cd8:	2005883a 	mov	r2,r4
     cdc:	e0bfff05 	stb	r2,-4(fp)
    //TRISBbits.TRISB5=0; //output
    if (ack) SDA_SET; else SDA_RESET;   //SDA=(ack)?0:1;
     ce0:	e0bfff03 	ldbu	r2,-4(fp)
     ce4:	10000426 	beq	r2,zero,cf8 <write_ack+0x30>
     ce8:	00c00044 	movi	r3,1
     cec:	00a5c914 	movui	r2,38692
     cf0:	10c00035 	stwio	r3,0(r2)
     cf4:	00000306 	br	d04 <write_ack+0x3c>
     cf8:	00c000c4 	movi	r3,3
     cfc:	00a5c914 	movui	r2,38692
     d00:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     d04:	01000304 	movi	r4,12
     d08:	0000d4c0 	call	d4c <i2c_delay>
    SCL_SET;    //SCL=1;
     d0c:	00c00044 	movi	r3,1
     d10:	00a5cc14 	movui	r2,38704
     d14:	10c00035 	stwio	r3,0(r2)
    i2c_delay(2*I2C_SPEED);
     d18:	01000604 	movi	r4,24
     d1c:	0000d4c0 	call	d4c <i2c_delay>
    SCL_RESET;    //SCL=0;
     d20:	00c00044 	movi	r3,1
     d24:	00a5cd14 	movui	r2,38708
     d28:	10c00035 	stwio	r3,0(r2)
    i2c_delay(I2C_SPEED);
     d2c:	01000304 	movi	r4,12
     d30:	0000d4c0 	call	d4c <i2c_delay>
    //TRISBbits.TRISB5=1; //input
    return ack;
     d34:	e0bfff03 	ldbu	r2,-4(fp)
}
     d38:	e037883a 	mov	sp,fp
     d3c:	dfc00117 	ldw	ra,4(sp)
     d40:	df000017 	ldw	fp,0(sp)
     d44:	dec00204 	addi	sp,sp,8
     d48:	f800283a 	ret

00000d4c <i2c_delay>:

unsigned char i2c_delay(unsigned int delay)
{
     d4c:	defffd04 	addi	sp,sp,-12
     d50:	df000215 	stw	fp,8(sp)
     d54:	df000204 	addi	fp,sp,8
     d58:	e13fff15 	stw	r4,-4(fp)
    int i;
    for (i=delay;i>0;i--) {}
     d5c:	e0bfff17 	ldw	r2,-4(fp)
     d60:	e0bffe15 	stw	r2,-8(fp)
     d64:	00000306 	br	d74 <i2c_delay+0x28>
     d68:	e0bffe17 	ldw	r2,-8(fp)
     d6c:	10bfffc4 	addi	r2,r2,-1
     d70:	e0bffe15 	stw	r2,-8(fp)
     d74:	e0bffe17 	ldw	r2,-8(fp)
     d78:	00bffb16 	blt	zero,r2,d68 <_gp+0xffff3cb0>
    return 1;
     d7c:	00800044 	movi	r2,1
}
     d80:	e037883a 	mov	sp,fp
     d84:	df000017 	ldw	fp,0(sp)
     d88:	dec00104 	addi	sp,sp,4
     d8c:	f800283a 	ret

00000d90 <i2c_init>:

void i2c_init()
{
     d90:	deffff04 	addi	sp,sp,-4
     d94:	df000015 	stw	fp,0(sp)
     d98:	d839883a 	mov	fp,sp
	IOWR_ALTERA_AVALON_PIO_CLEAR_BITS(I2C_PORT_BASE, BIT1); //Output 0 - on SDA
     d9c:	00c00084 	movi	r3,2
     da0:	00a5cd14 	movui	r2,38708
     da4:	10c00035 	stwio	r3,0(r2)
    SDA_SET;   //SDA=1;
     da8:	00c00044 	movi	r3,1
     dac:	00a5c914 	movui	r2,38692
     db0:	10c00035 	stwio	r3,0(r2)
    SCL_SET;   //SCL=1;
     db4:	00c00044 	movi	r3,1
     db8:	00a5cc14 	movui	r2,38704
     dbc:	10c00035 	stwio	r3,0(r2)
}
     dc0:	e037883a 	mov	sp,fp
     dc4:	df000017 	ldw	fp,0(sp)
     dc8:	dec00104 	addi	sp,sp,4
     dcc:	f800283a 	ret

00000dd0 <write_command>:

void write_command (unsigned char reg_addr, unsigned char data)
{
     dd0:	defffc04 	addi	sp,sp,-16
     dd4:	dfc00315 	stw	ra,12(sp)
     dd8:	df000215 	stw	fp,8(sp)
     ddc:	df000204 	addi	fp,sp,8
     de0:	2007883a 	mov	r3,r4
     de4:	2805883a 	mov	r2,r5
     de8:	e0fffe05 	stb	r3,-8(fp)
     dec:	e0bfff05 	stb	r2,-4(fp)
   i2c_start();
     df0:	000076c0 	call	76c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_WR);
     df4:	01000e84 	movi	r4,58
     df8:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     dfc:	0000c480 	call	c48 <read_ack>
   i2c_send_byte(reg_addr);
     e00:	e0bffe03 	ldbu	r2,-8(fp)
     e04:	1009883a 	mov	r4,r2
     e08:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     e0c:	0000c480 	call	c48 <read_ack>
   i2c_send_byte(data);
     e10:	e0bfff03 	ldbu	r2,-4(fp)
     e14:	1009883a 	mov	r4,r2
     e18:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     e1c:	0000c480 	call	c48 <read_ack>
   i2c_stop();
     e20:	00007cc0 	call	7cc <i2c_stop>
}
     e24:	e037883a 	mov	sp,fp
     e28:	dfc00117 	ldw	ra,4(sp)
     e2c:	df000017 	ldw	fp,0(sp)
     e30:	dec00204 	addi	sp,sp,8
     e34:	f800283a 	ret

00000e38 <write_command_multiple>:

void write_command_multiple (unsigned char reg_addr, unsigned char *data, unsigned char size)
{
     e38:	defffa04 	addi	sp,sp,-24
     e3c:	dfc00515 	stw	ra,20(sp)
     e40:	df000415 	stw	fp,16(sp)
     e44:	df000404 	addi	fp,sp,16
     e48:	2007883a 	mov	r3,r4
     e4c:	e17ffe15 	stw	r5,-8(fp)
     e50:	3005883a 	mov	r2,r6
     e54:	e0fffd05 	stb	r3,-12(fp)
     e58:	e0bfff05 	stb	r2,-4(fp)
   unsigned char i = 0;
     e5c:	e03ffc05 	stb	zero,-16(fp)
   i2c_start();
     e60:	000076c0 	call	76c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_WR);
     e64:	01000e84 	movi	r4,58
     e68:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     e6c:	0000c480 	call	c48 <read_ack>
   i2c_send_byte(reg_addr);
     e70:	e0bffd03 	ldbu	r2,-12(fp)
     e74:	1009883a 	mov	r4,r2
     e78:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     e7c:	0000c480 	call	c48 <read_ack>
   for (i=0;i<size;i++)
     e80:	e03ffc05 	stb	zero,-16(fp)
     e84:	00000b06 	br	eb4 <write_command_multiple+0x7c>
   {
   i2c_send_byte(data[i]);
     e88:	e0bffc03 	ldbu	r2,-16(fp)
     e8c:	e0fffe17 	ldw	r3,-8(fp)
     e90:	1885883a 	add	r2,r3,r2
     e94:	10800003 	ldbu	r2,0(r2)
     e98:	10803fcc 	andi	r2,r2,255
     e9c:	1009883a 	mov	r4,r2
     ea0:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     ea4:	0000c480 	call	c48 <read_ack>
   i2c_start();
   i2c_send_byte(I2C_ACCEL_ADDR_WR);
   read_ack();
   i2c_send_byte(reg_addr);
   read_ack();
   for (i=0;i<size;i++)
     ea8:	e0bffc03 	ldbu	r2,-16(fp)
     eac:	10800044 	addi	r2,r2,1
     eb0:	e0bffc05 	stb	r2,-16(fp)
     eb4:	e0fffc03 	ldbu	r3,-16(fp)
     eb8:	e0bfff03 	ldbu	r2,-4(fp)
     ebc:	18bff236 	bltu	r3,r2,e88 <_gp+0xffff3dd0>
   {
   i2c_send_byte(data[i]);
   read_ack();
   }
   i2c_stop();
     ec0:	00007cc0 	call	7cc <i2c_stop>
}
     ec4:	e037883a 	mov	sp,fp
     ec8:	dfc00117 	ldw	ra,4(sp)
     ecc:	df000017 	ldw	fp,0(sp)
     ed0:	dec00204 	addi	sp,sp,8
     ed4:	f800283a 	ret

00000ed8 <read_command>:

unsigned char read_command (unsigned char reg_addr)
{
     ed8:	defffc04 	addi	sp,sp,-16
     edc:	dfc00315 	stw	ra,12(sp)
     ee0:	df000215 	stw	fp,8(sp)
     ee4:	df000204 	addi	fp,sp,8
     ee8:	2005883a 	mov	r2,r4
     eec:	e0bfff05 	stb	r2,-4(fp)
   unsigned char buf_data;
   i2c_start();
     ef0:	000076c0 	call	76c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_WR);
     ef4:	01000e84 	movi	r4,58
     ef8:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     efc:	0000c480 	call	c48 <read_ack>
   i2c_send_byte(reg_addr);
     f00:	e0bfff03 	ldbu	r2,-4(fp)
     f04:	1009883a 	mov	r4,r2
     f08:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     f0c:	0000c480 	call	c48 <read_ack>
   i2c_start();
     f10:	000076c0 	call	76c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_RD);
     f14:	01000ec4 	movi	r4,59
     f18:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     f1c:	0000c480 	call	c48 <read_ack>
   buf_data=i2c_read_byte();
     f20:	0000a700 	call	a70 <i2c_read_byte>
     f24:	e0bffe05 	stb	r2,-8(fp)
   write_ack(1);
     f28:	01000044 	movi	r4,1
     f2c:	0000cc80 	call	cc8 <write_ack>
   i2c_stop();
     f30:	00007cc0 	call	7cc <i2c_stop>
   return buf_data;
     f34:	e0bffe03 	ldbu	r2,-8(fp)
}
     f38:	e037883a 	mov	sp,fp
     f3c:	dfc00117 	ldw	ra,4(sp)
     f40:	df000017 	ldw	fp,0(sp)
     f44:	dec00204 	addi	sp,sp,8
     f48:	f800283a 	ret

00000f4c <read_word_command>:

unsigned short read_word_command (unsigned char reg_addr)
{
     f4c:	defffc04 	addi	sp,sp,-16
     f50:	dfc00315 	stw	ra,12(sp)
     f54:	df000215 	stw	fp,8(sp)
     f58:	df000204 	addi	fp,sp,8
     f5c:	2005883a 	mov	r2,r4
     f60:	e0bfff05 	stb	r2,-4(fp)
   unsigned short buf_data;
   unsigned char msb,lsb;
   i2c_start();
     f64:	000076c0 	call	76c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_WR);
     f68:	01000e84 	movi	r4,58
     f6c:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     f70:	0000c480 	call	c48 <read_ack>
   i2c_send_byte(reg_addr);
     f74:	e0bfff03 	ldbu	r2,-4(fp)
     f78:	1009883a 	mov	r4,r2
     f7c:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     f80:	0000c480 	call	c48 <read_ack>
   i2c_start();
     f84:	000076c0 	call	76c <i2c_start>
   i2c_send_byte(I2C_ACCEL_ADDR_RD);
     f88:	01000ec4 	movi	r4,59
     f8c:	00009380 	call	938 <i2c_send_byte>
   read_ack();
     f90:	0000c480 	call	c48 <read_ack>
   msb=i2c_read_byte();
     f94:	0000a700 	call	a70 <i2c_read_byte>
     f98:	e0bffe05 	stb	r2,-8(fp)
   write_ack(1);
     f9c:	01000044 	movi	r4,1
     fa0:	0000cc80 	call	cc8 <write_ack>
   lsb=i2c_read_byte();
     fa4:	0000a700 	call	a70 <i2c_read_byte>
     fa8:	e0bffe45 	stb	r2,-7(fp)
   write_ack(0);
     fac:	0009883a 	mov	r4,zero
     fb0:	0000cc80 	call	cc8 <write_ack>
   i2c_stop();
     fb4:	00007cc0 	call	7cc <i2c_stop>
   buf_data=(msb<<8)&0xff00;
     fb8:	e0bffe03 	ldbu	r2,-8(fp)
     fbc:	1004923a 	slli	r2,r2,8
     fc0:	e0bffe8d 	sth	r2,-6(fp)
   buf_data|=lsb;
     fc4:	e0fffe43 	ldbu	r3,-7(fp)
     fc8:	e0bffe8b 	ldhu	r2,-6(fp)
     fcc:	1884b03a 	or	r2,r3,r2
     fd0:	e0bffe8d 	sth	r2,-6(fp)
   return buf_data;
     fd4:	e0bffe8b 	ldhu	r2,-6(fp)
}
     fd8:	e037883a 	mov	sp,fp
     fdc:	dfc00117 	ldw	ra,4(sp)
     fe0:	df000017 	ldw	fp,0(sp)
     fe4:	dec00204 	addi	sp,sp,8
     fe8:	f800283a 	ret

00000fec <laser_init>:
//01: Start by CPU (with delay), strobe length equivalent to "pulse length"
//10: Start by CPU (with delay), stop after external comparator signal (strobe length is limited by "pulse length");
//11: Start by CPU (with delay), stop after external comparator signal (with delay)

void laser_init()
{
     fec:	deffff04 	addi	sp,sp,-4
     ff0:	df000015 	stw	fp,0(sp)
     ff4:	d839883a 	mov	fp,sp
	IOWR(LASER_DRIVER_BASE,2,10);
     ff8:	00c00284 	movi	r3,10
     ffc:	00a5b214 	movui	r2,38600
    1000:	10c00035 	stwio	r3,0(r2)
	IOWR(LASER_DRIVER_BASE,3,2);
    1004:	00c00084 	movi	r3,2
    1008:	00a5b314 	movui	r2,38604
    100c:	10c00035 	stwio	r3,0(r2)
}
    1010:	e037883a 	mov	sp,fp
    1014:	df000017 	ldw	fp,0(sp)
    1018:	dec00104 	addi	sp,sp,4
    101c:	f800283a 	ret

00001020 <generate_pulse>:

void generate_pulse(unsigned short tpulse)
{
    1020:	defffe04 	addi	sp,sp,-8
    1024:	df000115 	stw	fp,4(sp)
    1028:	df000104 	addi	fp,sp,4
    102c:	2005883a 	mov	r2,r4
    1030:	e0bfff0d 	sth	r2,-4(fp)
   //mode - 0b01 control[2:1]
   IOWR(LASER_DRIVER_BASE,PULSE_LENGTH,tpulse);
    1034:	e0ffff0b 	ldhu	r3,-4(fp)
    1038:	00a5b214 	movui	r2,38600
    103c:	10c00035 	stwio	r3,0(r2)
   IOWR(LASER_DRIVER_BASE,PULSE_DELAY,0);
    1040:	0007883a 	mov	r3,zero
    1044:	00a5b314 	movui	r2,38604
    1048:	10c00035 	stwio	r3,0(r2)
   IOWR(LASER_DRIVER_BASE,DRIVER_CONTROL,0x3);
    104c:	00c000c4 	movi	r3,3
    1050:	00a5b014 	movui	r2,38592
    1054:	10c00035 	stwio	r3,0(r2)
}
    1058:	e037883a 	mov	sp,fp
    105c:	df000017 	ldw	fp,0(sp)
    1060:	dec00104 	addi	sp,sp,4
    1064:	f800283a 	ret

00001068 <change_axis>:

unsigned char counter = 0;
#define PERIOD 100

void change_axis()
{
    1068:	deffff04 	addi	sp,sp,-4
    106c:	df000015 	stw	fp,0(sp)
    1070:	d839883a 	mov	fp,sp
	axis_num++;
    1074:	d0a1c483 	ldbu	r2,-30958(gp)
    1078:	10800044 	addi	r2,r2,1
    107c:	d0a1c485 	stb	r2,-30958(gp)
	if (axis_num>2) axis_num=0;
    1080:	d0a1c483 	ldbu	r2,-30958(gp)
    1084:	10803fcc 	andi	r2,r2,255
    1088:	108000f0 	cmpltui	r2,r2,3
    108c:	1000011e 	bne	r2,zero,1094 <change_axis+0x2c>
    1090:	d021c485 	stb	zero,-30958(gp)
}
    1094:	e037883a 	mov	sp,fp
    1098:	df000017 	ldw	fp,0(sp)
    109c:	dec00104 	addi	sp,sp,4
    10a0:	f800283a 	ret

000010a4 <leds_init>:

void leds_init()
{
    10a4:	deffff04 	addi	sp,sp,-4
    10a8:	df000015 	stw	fp,0(sp)
    10ac:	d839883a 	mov	fp,sp
	IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PORT_BASE, leds_status);
    10b0:	d0a00003 	ldbu	r2,-32768(gp)
    10b4:	10c03fcc 	andi	r3,r2,255
    10b8:	00a5d014 	movui	r2,38720
    10bc:	10c00035 	stwio	r3,0(r2)
}
    10c0:	e037883a 	mov	sp,fp
    10c4:	df000017 	ldw	fp,0(sp)
    10c8:	dec00104 	addi	sp,sp,4
    10cc:	f800283a 	ret

000010d0 <leds_driver>:

void leds_driver()
{
    10d0:	defffd04 	addi	sp,sp,-12
    10d4:	dfc00215 	stw	ra,8(sp)
    10d8:	df000115 	stw	fp,4(sp)
    10dc:	df000104 	addi	fp,sp,4
	unsigned short coordinate = 0;
    10e0:	e03fff0d 	sth	zero,-4(fp)
	unsigned char shift = 0;
    10e4:	e03fff85 	stb	zero,-2(fp)

	switch (axis_num)
    10e8:	d0a1c483 	ldbu	r2,-30958(gp)
    10ec:	10803fcc 	andi	r2,r2,255
    10f0:	10c00060 	cmpeqi	r3,r2,1
    10f4:	1800061e 	bne	r3,zero,1110 <leds_driver+0x40>
    10f8:	10c000a0 	cmpeqi	r3,r2,2
    10fc:	1800071e 	bne	r3,zero,111c <leds_driver+0x4c>
    1100:	1000091e 	bne	r2,zero,1128 <leds_driver+0x58>
	{
	case 0: coordinate=get_x_coord(); break;
    1104:	000034c0 	call	34c <get_x_coord>
    1108:	e0bfff0d 	sth	r2,-4(fp)
    110c:	00000606 	br	1128 <leds_driver+0x58>
	case 1: coordinate=get_y_coord(); break;
    1110:	000036c0 	call	36c <get_y_coord>
    1114:	e0bfff0d 	sth	r2,-4(fp)
    1118:	00000306 	br	1128 <leds_driver+0x58>
	case 2: coordinate=get_z_coord(); break;
    111c:	000038c0 	call	38c <get_z_coord>
    1120:	e0bfff0d 	sth	r2,-4(fp)
    1124:	0001883a 	nop
	}

	coordinate=(coordinate>>5)&0xFF;
    1128:	e0bfff0b 	ldhu	r2,-4(fp)
    112c:	1004d17a 	srli	r2,r2,5
    1130:	10803fcc 	andi	r2,r2,255
    1134:	e0bfff0d 	sth	r2,-4(fp)

	direction=(coordinate&BIT7)?0:1; //if negative direction = 0
    1138:	e0bfff0b 	ldhu	r2,-4(fp)
    113c:	1080200c 	andi	r2,r2,128
    1140:	1005003a 	cmpeq	r2,r2,zero
    1144:	d0a1c385 	stb	r2,-30962(gp)
	coordinate=(direction)?(coordinate&0xff):((~coordinate)&0xff); //if negative - inverse
    1148:	d0a1c383 	ldbu	r2,-30962(gp)
    114c:	10803fcc 	andi	r2,r2,255
    1150:	10000326 	beq	r2,zero,1160 <leds_driver+0x90>
    1154:	e0bfff0b 	ldhu	r2,-4(fp)
    1158:	10803fcc 	andi	r2,r2,255
    115c:	00000306 	br	116c <leds_driver+0x9c>
    1160:	e0bfff0b 	ldhu	r2,-4(fp)
    1164:	0084303a 	nor	r2,zero,r2
    1168:	10803fcc 	andi	r2,r2,255
    116c:	e0bfff0d 	sth	r2,-4(fp)
	shift=(coordinate>>1)&0x7;
    1170:	e0bfff0b 	ldhu	r2,-4(fp)
    1174:	1004d07a 	srli	r2,r2,1
    1178:	108001cc 	andi	r2,r2,7
    117c:	e0bfff85 	stb	r2,-2(fp)
	leds_status=(direction)?((BIT3|BIT4)<<shift):((BIT3|BIT4)>>shift);
    1180:	d0a1c383 	ldbu	r2,-30962(gp)
    1184:	10803fcc 	andi	r2,r2,255
    1188:	10000426 	beq	r2,zero,119c <leds_driver+0xcc>
    118c:	e0bfff83 	ldbu	r2,-2(fp)
    1190:	00c00604 	movi	r3,24
    1194:	1884983a 	sll	r2,r3,r2
    1198:	00000306 	br	11a8 <leds_driver+0xd8>
    119c:	e0bfff83 	ldbu	r2,-2(fp)
    11a0:	00c00604 	movi	r3,24
    11a4:	1885d83a 	sra	r2,r3,r2
    11a8:	d0a00005 	stb	r2,-32768(gp)
	blinky_flag=((coordinate>>1)>3);
    11ac:	e0bfff0b 	ldhu	r2,-4(fp)
    11b0:	1004d07a 	srli	r2,r2,1
    11b4:	10bfffcc 	andi	r2,r2,65535
    11b8:	10800128 	cmpgeui	r2,r2,4
    11bc:	d0a1c405 	stb	r2,-30960(gp)

	IOWR_ALTERA_AVALON_PIO_DATA(LEDS_PORT_BASE, leds_status);
    11c0:	d0a00003 	ldbu	r2,-32768(gp)
    11c4:	10c03fcc 	andi	r3,r2,255
    11c8:	00a5d014 	movui	r2,38720
    11cc:	10c00035 	stwio	r3,0(r2)
}
    11d0:	e037883a 	mov	sp,fp
    11d4:	dfc00117 	ldw	ra,4(sp)
    11d8:	df000017 	ldw	fp,0(sp)
    11dc:	dec00204 	addi	sp,sp,8
    11e0:	f800283a 	ret

000011e4 <main>:
void mainloop();

unsigned char i = 0;

int main ()
{
    11e4:	defffe04 	addi	sp,sp,-8
    11e8:	dfc00115 	stw	ra,4(sp)
    11ec:	df000015 	stw	fp,0(sp)
    11f0:	d839883a 	mov	fp,sp
   sys_init();
    11f4:	00012000 	call	1200 <sys_init>
   while (1) mainloop();
    11f8:	00012480 	call	1248 <mainloop>
    11fc:	003ffe06 	br	11f8 <_gp+0xffff4140>

00001200 <sys_init>:
   return 0;
}

void sys_init()
{
    1200:	defffe04 	addi	sp,sp,-8
    1204:	dfc00115 	stw	ra,4(sp)
    1208:	df000015 	stw	fp,0(sp)
    120c:	d839883a 	mov	fp,sp
	//Modules
	sys_timer_init();
    1210:	0001f340 	call	1f34 <sys_timer_init>
	sys_timer_start();
    1214:	0001fd40 	call	1fd4 <sys_timer_start>
	service_timer_start();
    1218:	000201c0 	call	201c <service_timer_start>
	i2c_init();
    121c:	0000d900 	call	d90 <i2c_init>
	leds_init();
    1220:	00010a40 	call	10a4 <leds_init>
	test_pulse_generator_init();
    1224:	0001c700 	call	1c70 <test_pulse_generator_init>
	uart_init();
    1228:	000223c0 	call	223c <uart_init>
	//Devices
	accelerometer_init();
    122c:	00002040 	call	204 <accelerometer_init>
	//tdc_init();
	vga_init();
    1230:	00027400 	call	2740 <vga_init>
}
    1234:	e037883a 	mov	sp,fp
    1238:	dfc00117 	ldw	ra,4(sp)
    123c:	df000017 	ldw	fp,0(sp)
    1240:	dec00204 	addi	sp,sp,8
    1244:	f800283a 	ret

00001248 <mainloop>:

void mainloop()
{
    1248:	defffe04 	addi	sp,sp,-8
    124c:	dfc00115 	stw	ra,4(sp)
    1250:	df000015 	stw	fp,0(sp)
    1254:	d839883a 	mov	fp,sp
	if (check_timer_event()) //system_period - 1ms
    1258:	00021580 	call	2158 <check_timer_event>
    125c:	10803fcc 	andi	r2,r2,255
    1260:	10000f26 	beq	r2,zero,12a0 <mainloop+0x58>
	{
		i++;
    1264:	d0a1c503 	ldbu	r2,-30956(gp)
    1268:	10800044 	addi	r2,r2,1
    126c:	d0a1c505 	stb	r2,-30956(gp)
		if (i>100)
    1270:	d0a1c503 	ldbu	r2,-30956(gp)
    1274:	10803fcc 	andi	r2,r2,255
    1278:	10801970 	cmpltui	r2,r2,101
    127c:	1000041e 	bne	r2,zero,1290 <mainloop+0x48>
		{
			i=0;
    1280:	d021c505 	stb	zero,-30956(gp)
			tdc_init();
    1284:	0001a340 	call	1a34 <tdc_init>
			generate_test_pulses();
    1288:	0001d500 	call	1d50 <generate_test_pulses>
			read_tdc_result();
    128c:	0001b500 	call	1b50 <read_tdc_result>
			//tdc_test();
		}
		reset_timer_event_flag();
    1290:	00021780 	call	2178 <reset_timer_event_flag>
		refresh_accelerometer_data();
    1294:	000024c0 	call	24c <refresh_accelerometer_data>
		leds_driver();
    1298:	00010d00 	call	10d0 <leds_driver>
		read_but();
    129c:	00004940 	call	494 <read_but>
	    //generate_pulse(i++);
	}
   if (buttons_status()->but_0_negedge)
    12a0:	000074c0 	call	74c <buttons_status>
    12a4:	10800017 	ldw	r2,0(r2)
    12a8:	1080004c 	andi	r2,r2,1
    12ac:	10000526 	beq	r2,zero,12c4 <mainloop+0x7c>
   {
	   buttons_status()->but_0_negedge=0;
    12b0:	000074c0 	call	74c <buttons_status>
    12b4:	11000003 	ldbu	r4,0(r2)
    12b8:	00ffff84 	movi	r3,-2
    12bc:	20c6703a 	and	r3,r4,r3
    12c0:	10c00005 	stb	r3,0(r2)
   }
   if (buttons_status()->but_1_negedge)
    12c4:	000074c0 	call	74c <buttons_status>
    12c8:	10800017 	ldw	r2,0(r2)
    12cc:	1080020c 	andi	r2,r2,8
    12d0:	10000726 	beq	r2,zero,12f0 <mainloop+0xa8>
   {
	  buttons_status()->but_1_negedge=0;
    12d4:	000074c0 	call	74c <buttons_status>
    12d8:	11000003 	ldbu	r4,0(r2)
    12dc:	00fffdc4 	movi	r3,-9
    12e0:	20c6703a 	and	r3,r4,r3
    12e4:	10c00005 	stb	r3,0(r2)
      change_axis();
    12e8:	00010680 	call	1068 <change_axis>
      make_measurement();
    12ec:	00013100 	call	1310 <make_measurement>
   }
   vga_init();
    12f0:	00027400 	call	2740 <vga_init>
   read_pc_cmds();
    12f4:	00023600 	call	2360 <read_pc_cmds>
   service_timer_routine();
    12f8:	00021f00 	call	21f0 <service_timer_routine>
}
    12fc:	e037883a 	mov	sp,fp
    1300:	dfc00117 	ldw	ra,4(sp)
    1304:	df000017 	ldw	fp,0(sp)
    1308:	dec00204 	addi	sp,sp,8
    130c:	f800283a 	ret

00001310 <make_measurement>:
//6,671e-5s = 66,71usec
//66,71usec/5ns = 13342 counts
void delay(unsigned int time);

void make_measurement()
{
    1310:	defffc04 	addi	sp,sp,-16
    1314:	dfc00315 	stw	ra,12(sp)
    1318:	df000215 	stw	fp,8(sp)
    131c:	df000204 	addi	fp,sp,8
	unsigned int start_time=read_sys_time_ms();
    1320:	00021980 	call	2198 <read_sys_time_ms>
    1324:	e0bfff15 	stw	r2,-4(fp)
	unsigned char wait = 1;
    1328:	00800044 	movi	r2,1
    132c:	e0bffe05 	stb	r2,-8(fp)
	reset_ram_buffers(); //reset buffers and prepair for measurement
    1330:	000145c0 	call	145c <reset_ram_buffers>
	start_recording(WRITING_DELAY_COUNTS); //start signal recording
    1334:	01000284 	movi	r4,10
    1338:	00013f80 	call	13f8 <start_recording>
	generate_pulse(LASER_PULSE_COUNTS); //generate start pulse
    133c:	01000104 	movi	r4,4
    1340:	00010200 	call	1020 <generate_pulse>
	delay(100);
    1344:	01001904 	movi	r4,100
    1348:	00013b40 	call	13b4 <delay>
	generate_pulse(LASER_PULSE_COUNTS); //generate stop pulse
    134c:	01000104 	movi	r4,4
    1350:	00010200 	call	1020 <generate_pulse>
	delay(500);
    1354:	01007d04 	movi	r4,500
    1358:	00013b40 	call	13b4 <delay>
	generate_pulse(LASER_PULSE_COUNTS); //generate stop pulse
    135c:	01000104 	movi	r4,4
    1360:	00010200 	call	1020 <generate_pulse>
    while (wait)
    1364:	00000b06 	br	1394 <make_measurement+0x84>
    {
    	if (read_abs_counter()>13342)
    1368:	00015140 	call	1514 <read_abs_counter>
    136c:	10bfffcc 	andi	r2,r2,65535
    1370:	108d07f0 	cmpltui	r2,r2,13343
    1374:	1000021e 	bne	r2,zero,1380 <make_measurement+0x70>
    		wait=0;
    1378:	e03ffe05 	stb	zero,-8(fp)
    137c:	00000506 	br	1394 <make_measurement+0x84>
    	else if (read_sys_time_ms()>(start_time+2))
    1380:	00021980 	call	2198 <read_sys_time_ms>
    1384:	e0ffff17 	ldw	r3,-4(fp)
    1388:	18c00084 	addi	r3,r3,2
    138c:	1880012e 	bgeu	r3,r2,1394 <make_measurement+0x84>
    		wait=0;
    1390:	e03ffe05 	stb	zero,-8(fp)
	generate_pulse(LASER_PULSE_COUNTS); //generate start pulse
	delay(100);
	generate_pulse(LASER_PULSE_COUNTS); //generate stop pulse
	delay(500);
	generate_pulse(LASER_PULSE_COUNTS); //generate stop pulse
    while (wait)
    1394:	e0bffe03 	ldbu	r2,-8(fp)
    1398:	103ff31e 	bne	r2,zero,1368 <_gp+0xffff42b0>
    	if (read_abs_counter()>13342)
    		wait=0;
    	else if (read_sys_time_ms()>(start_time+2))
    		wait=0;
    }
    refresh_meas_data();
    139c:	00015440 	call	1544 <refresh_meas_data>
}
    13a0:	e037883a 	mov	sp,fp
    13a4:	dfc00117 	ldw	ra,4(sp)
    13a8:	df000017 	ldw	fp,0(sp)
    13ac:	dec00204 	addi	sp,sp,8
    13b0:	f800283a 	ret

000013b4 <delay>:

void delay(unsigned int time)
{
    13b4:	defffd04 	addi	sp,sp,-12
    13b8:	df000215 	stw	fp,8(sp)
    13bc:	df000204 	addi	fp,sp,8
    13c0:	e13fff15 	stw	r4,-4(fp)
	unsigned int i = 0;
    13c4:	e03ffe15 	stw	zero,-8(fp)
	for (i=0;i<time;i++) {}
    13c8:	e03ffe15 	stw	zero,-8(fp)
    13cc:	00000306 	br	13dc <delay+0x28>
    13d0:	e0bffe17 	ldw	r2,-8(fp)
    13d4:	10800044 	addi	r2,r2,1
    13d8:	e0bffe15 	stw	r2,-8(fp)
    13dc:	e0fffe17 	ldw	r3,-8(fp)
    13e0:	e0bfff17 	ldw	r2,-4(fp)
    13e4:	18bffa36 	bltu	r3,r2,13d0 <_gp+0xffff4318>
}
    13e8:	e037883a 	mov	sp,fp
    13ec:	df000017 	ldw	fp,0(sp)
    13f0:	dec00104 	addi	sp,sp,4
    13f4:	f800283a 	ret

000013f8 <start_recording>:
struct echo_signal_data signal;

unsigned char get_max (unsigned char *sample, unsigned char length);

void start_recording(unsigned char rec_delay)
{
    13f8:	defffd04 	addi	sp,sp,-12
    13fc:	df000215 	stw	fp,8(sp)
    1400:	df000204 	addi	fp,sp,8
    1404:	2005883a 	mov	r2,r4
    1408:	e0bfff05 	stb	r2,-4(fp)
	unsigned short ctrl = rec_delay;
    140c:	e0bfff03 	ldbu	r2,-4(fp)
    1410:	e0bffe0d 	sth	r2,-8(fp)
	ctrl=(ctrl<<1)|BIT0;
    1414:	e0bffe0b 	ldhu	r2,-8(fp)
    1418:	1085883a 	add	r2,r2,r2
    141c:	10800054 	ori	r2,r2,1
    1420:	e0bffe0d 	sth	r2,-8(fp)
	IOWR(SAMPLE_LOADER_BASE,CONTROL_REG,ctrl);
    1424:	e0fffe0b 	ldhu	r3,-8(fp)
    1428:	00a58014 	movui	r2,38400
    142c:	10c00035 	stwio	r3,0(r2)
}
    1430:	e037883a 	mov	sp,fp
    1434:	df000017 	ldw	fp,0(sp)
    1438:	dec00104 	addi	sp,sp,4
    143c:	f800283a 	ret

00001440 <get_buffer_status>:

unsigned int get_buffer_status()
{
    1440:	deffff04 	addi	sp,sp,-4
    1444:	df000015 	stw	fp,0(sp)
    1448:	d839883a 	mov	fp,sp

}
    144c:	e037883a 	mov	sp,fp
    1450:	df000017 	ldw	fp,0(sp)
    1454:	dec00104 	addi	sp,sp,4
    1458:	f800283a 	ret

0000145c <reset_ram_buffers>:

void reset_ram_buffers()
{
    145c:	defffe04 	addi	sp,sp,-8
    1460:	df000115 	stw	fp,4(sp)
    1464:	df000104 	addi	fp,sp,4
   unsigned int i = 0;
    1468:	e03fff15 	stw	zero,-4(fp)
   IOWR(SAMPLE_LOADER_BASE,CONTROL_REG,0x3f<<9);
    146c:	00df8004 	movi	r3,32256
    1470:	00a58014 	movui	r2,38400
    1474:	10c00035 	stwio	r3,0(r2)
   for (i=0;i<256;i++) sample[i]=0;
    1478:	e03fff15 	stw	zero,-4(fp)
    147c:	00000806 	br	14a0 <reset_ram_buffers+0x44>
    1480:	00c00034 	movhi	r3,0
    1484:	18d61d04 	addi	r3,r3,22644
    1488:	e0bfff17 	ldw	r2,-4(fp)
    148c:	1885883a 	add	r2,r3,r2
    1490:	10000005 	stb	zero,0(r2)
    1494:	e0bfff17 	ldw	r2,-4(fp)
    1498:	10800044 	addi	r2,r2,1
    149c:	e0bfff15 	stw	r2,-4(fp)
    14a0:	e0bfff17 	ldw	r2,-4(fp)
    14a4:	10804030 	cmpltui	r2,r2,256
    14a8:	103ff51e 	bne	r2,zero,1480 <_gp+0xffff43c8>
   IOWR(SAMPLE_LOADER_BASE,CONTROL_REG,0);
    14ac:	0007883a 	mov	r3,zero
    14b0:	00a58014 	movui	r2,38400
    14b4:	10c00035 	stwio	r3,0(r2)
}
    14b8:	e037883a 	mov	sp,fp
    14bc:	df000017 	ldw	fp,0(sp)
    14c0:	dec00104 	addi	sp,sp,4
    14c4:	f800283a 	ret

000014c8 <reset_memory_master>:

void reset_memory_master (unsigned char buf_num)
{
    14c8:	defffd04 	addi	sp,sp,-12
    14cc:	df000215 	stw	fp,8(sp)
    14d0:	df000204 	addi	fp,sp,8
    14d4:	2005883a 	mov	r2,r4
    14d8:	e0bfff05 	stb	r2,-4(fp)
   unsigned int reg_buf = 0;
    14dc:	e03ffe15 	stw	zero,-8(fp)
   reg_buf=IORD(SAMPLE_LOADER_BASE,CONTROL_REG);
    14e0:	00a58014 	movui	r2,38400
    14e4:	10800037 	ldwio	r2,0(r2)
    14e8:	e0bffe15 	stw	r2,-8(fp)
   reg_buf&=(BIT0<<buf_num);
    14ec:	e0bfff03 	ldbu	r2,-4(fp)
    14f0:	00c00044 	movi	r3,1
    14f4:	1884983a 	sll	r2,r3,r2
    14f8:	e0fffe17 	ldw	r3,-8(fp)
    14fc:	1884703a 	and	r2,r3,r2
    1500:	e0bffe15 	stw	r2,-8(fp)
}
    1504:	e037883a 	mov	sp,fp
    1508:	df000017 	ldw	fp,0(sp)
    150c:	dec00104 	addi	sp,sp,4
    1510:	f800283a 	ret

00001514 <read_abs_counter>:

unsigned short read_abs_counter()
{
    1514:	defffe04 	addi	sp,sp,-8
    1518:	df000115 	stw	fp,4(sp)
    151c:	df000104 	addi	fp,sp,4
	unsigned short buf = 0;
    1520:	e03fff0d 	sth	zero,-4(fp)
	buf=IORD(SAMPLE_LOADER_BASE,ABS_CNT_REG);
    1524:	00a58214 	movui	r2,38408
    1528:	10800037 	ldwio	r2,0(r2)
    152c:	e0bfff0d 	sth	r2,-4(fp)
	return buf;
    1530:	e0bfff0b 	ldhu	r2,-4(fp)
}
    1534:	e037883a 	mov	sp,fp
    1538:	df000017 	ldw	fp,0(sp)
    153c:	dec00104 	addi	sp,sp,4
    1540:	f800283a 	ret

00001544 <refresh_meas_data>:

void refresh_meas_data()
{
    1544:	defff904 	addi	sp,sp,-28
    1548:	dfc00615 	stw	ra,24(sp)
    154c:	df000515 	stw	fp,20(sp)
    1550:	dc000415 	stw	r16,16(sp)
    1554:	df000404 	addi	fp,sp,16
   unsigned int buf = 0;
    1558:	e03ffe15 	stw	zero,-8(fp)
   unsigned char i = 0;
    155c:	e03ffc05 	stb	zero,-16(fp)
   unsigned int j = 0;
    1560:	e03ffd15 	stw	zero,-12(fp)
   unsigned int word = 0;
    1564:	e03fff15 	stw	zero,-4(fp)
   for (i=0;i<6;i++)
    1568:	e03ffc05 	stb	zero,-16(fp)
    156c:	0000be06 	br	1868 <refresh_meas_data+0x324>
   {
	   buf = IORD(SAMPLE_LOADER_BASE,(START_RAM+i));
    1570:	e0bffc03 	ldbu	r2,-16(fp)
    1574:	108000c4 	addi	r2,r2,3
    1578:	1085883a 	add	r2,r2,r2
    157c:	1085883a 	add	r2,r2,r2
    1580:	1007883a 	mov	r3,r2
    1584:	00a58014 	movui	r2,38400
    1588:	1885883a 	add	r2,r3,r2
    158c:	10800037 	ldwio	r2,0(r2)
    1590:	e0bffe15 	stw	r2,-8(fp)
	   ram_buffer[i].ram_ptr=buf&0xff;
    1594:	e0bffc03 	ldbu	r2,-16(fp)
    1598:	e0fffe17 	ldw	r3,-8(fp)
    159c:	01000034 	movhi	r4,0
    15a0:	21160704 	addi	r4,r4,22556
    15a4:	100490fa 	slli	r2,r2,3
    15a8:	2085883a 	add	r2,r4,r2
    15ac:	10c000c5 	stb	r3,3(r2)
	   buf=buf>>8;
    15b0:	e0bffe17 	ldw	r2,-8(fp)
    15b4:	1004d23a 	srli	r2,r2,8
    15b8:	e0bffe15 	stw	r2,-8(fp)
	   ram_buffer[i].stop_detected=buf&BIT0;
    15bc:	e0bffc03 	ldbu	r2,-16(fp)
    15c0:	e0fffe17 	ldw	r3,-8(fp)
    15c4:	18c0004c 	andi	r3,r3,1
    15c8:	01000034 	movhi	r4,0
    15cc:	21160704 	addi	r4,r4,22556
    15d0:	100490fa 	slli	r2,r2,3
    15d4:	2085883a 	add	r2,r4,r2
    15d8:	10800104 	addi	r2,r2,4
    15dc:	18c0004c 	andi	r3,r3,1
    15e0:	18c7883a 	add	r3,r3,r3
    15e4:	11400003 	ldbu	r5,0(r2)
    15e8:	013fff44 	movi	r4,-3
    15ec:	2908703a 	and	r4,r5,r4
    15f0:	20c6b03a 	or	r3,r4,r3
    15f4:	10c00005 	stb	r3,0(r2)
	   buf=buf>>1;
    15f8:	e0bffe17 	ldw	r2,-8(fp)
    15fc:	1004d07a 	srli	r2,r2,1
    1600:	e0bffe15 	stw	r2,-8(fp)
	   ram_buffer[i].buffer_full=buf&BIT0;
    1604:	e0bffc03 	ldbu	r2,-16(fp)
    1608:	e0fffe17 	ldw	r3,-8(fp)
    160c:	18c0004c 	andi	r3,r3,1
    1610:	01000034 	movhi	r4,0
    1614:	21160704 	addi	r4,r4,22556
    1618:	100490fa 	slli	r2,r2,3
    161c:	2085883a 	add	r2,r4,r2
    1620:	10800104 	addi	r2,r2,4
    1624:	18c0004c 	andi	r3,r3,1
    1628:	11400003 	ldbu	r5,0(r2)
    162c:	013fff84 	movi	r4,-2
    1630:	2908703a 	and	r4,r5,r4
    1634:	20c6b03a 	or	r3,r4,r3
    1638:	10c00005 	stb	r3,0(r2)
	   buf=buf>>1;
    163c:	e0bffe17 	ldw	r2,-8(fp)
    1640:	1004d07a 	srli	r2,r2,1
    1644:	e0bffe15 	stw	r2,-8(fp)
	   ram_buffer[i].sample_size=buf&0xff;
    1648:	e0bffc03 	ldbu	r2,-16(fp)
    164c:	e0fffe17 	ldw	r3,-8(fp)
    1650:	01000034 	movhi	r4,0
    1654:	21160704 	addi	r4,r4,22556
    1658:	100490fa 	slli	r2,r2,3
    165c:	2085883a 	add	r2,r4,r2
    1660:	10c00085 	stb	r3,2(r2)
	   buf=buf>>8;
    1664:	e0bffe17 	ldw	r2,-8(fp)
    1668:	1004d23a 	srli	r2,r2,8
    166c:	e0bffe15 	stw	r2,-8(fp)
	   ram_buffer[i].pulse_abs_coord=buf&0x1fff;
    1670:	e0bffc03 	ldbu	r2,-16(fp)
    1674:	e0fffe17 	ldw	r3,-8(fp)
    1678:	18c7ffcc 	andi	r3,r3,8191
    167c:	01000034 	movhi	r4,0
    1680:	21160704 	addi	r4,r4,22556
    1684:	100490fa 	slli	r2,r2,3
    1688:	2085883a 	add	r2,r4,r2
    168c:	10c0000d 	sth	r3,0(r2)
	   //signal data
	   signal.pulse[i].abs_position=ram_buffer[i].pulse_abs_coord;
    1690:	e0bffc03 	ldbu	r2,-16(fp)
    1694:	e0fffc03 	ldbu	r3,-16(fp)
    1698:	01000034 	movhi	r4,0
    169c:	21160704 	addi	r4,r4,22556
    16a0:	180690fa 	slli	r3,r3,3
    16a4:	20c7883a 	add	r3,r4,r3
    16a8:	18c0000b 	ldhu	r3,0(r3)
    16ac:	01000034 	movhi	r4,0
    16b0:	21161304 	addi	r4,r4,22604
    16b4:	108001a4 	muli	r2,r2,6
    16b8:	2085883a 	add	r2,r4,r2
    16bc:	10800104 	addi	r2,r2,4
    16c0:	10c0000d 	sth	r3,0(r2)
	   if (ram_buffer[i].stop_detected)
    16c4:	e0bffc03 	ldbu	r2,-16(fp)
    16c8:	00c00034 	movhi	r3,0
    16cc:	18d60704 	addi	r3,r3,22556
    16d0:	100490fa 	slli	r2,r2,3
    16d4:	1885883a 	add	r2,r3,r2
    16d8:	10800104 	addi	r2,r2,4
    16dc:	10800017 	ldw	r2,0(r2)
    16e0:	1004d07a 	srli	r2,r2,1
    16e4:	1080004c 	andi	r2,r2,1
    16e8:	10803fcc 	andi	r2,r2,255
    16ec:	10005b26 	beq	r2,zero,185c <refresh_meas_data+0x318>
	   {
		   for (j=0;j<64;j++)
    16f0:	e03ffd15 	stw	zero,-12(fp)
    16f4:	00003406 	br	17c8 <refresh_meas_data+0x284>
			   {
			   word=IORD(RAM_SAMPLE_0_BASE-(0x100*i),j);
    16f8:	e0bffd17 	ldw	r2,-12(fp)
    16fc:	1085883a 	add	r2,r2,r2
    1700:	1085883a 	add	r2,r2,r2
    1704:	1007883a 	mov	r3,r2
    1708:	e0bffc03 	ldbu	r2,-16(fp)
    170c:	10bfc024 	muli	r2,r2,-256
    1710:	1887883a 	add	r3,r3,r2
    1714:	00a54014 	movui	r2,38144
    1718:	1885883a 	add	r2,r3,r2
    171c:	10800037 	ldwio	r2,0(r2)
    1720:	e0bfff15 	stw	r2,-4(fp)
			   sample[j*4]=word&0xff;
    1724:	e0bffd17 	ldw	r2,-12(fp)
    1728:	1085883a 	add	r2,r2,r2
    172c:	1085883a 	add	r2,r2,r2
    1730:	e0ffff17 	ldw	r3,-4(fp)
    1734:	01000034 	movhi	r4,0
    1738:	21161d04 	addi	r4,r4,22644
    173c:	2085883a 	add	r2,r4,r2
    1740:	10c00005 	stb	r3,0(r2)
			   sample[j*4+1]=(word>>8)&0xff;
    1744:	e0bffd17 	ldw	r2,-12(fp)
    1748:	1085883a 	add	r2,r2,r2
    174c:	1085883a 	add	r2,r2,r2
    1750:	10800044 	addi	r2,r2,1
    1754:	e0ffff17 	ldw	r3,-4(fp)
    1758:	1806d23a 	srli	r3,r3,8
    175c:	01000034 	movhi	r4,0
    1760:	21161d04 	addi	r4,r4,22644
    1764:	2085883a 	add	r2,r4,r2
    1768:	10c00005 	stb	r3,0(r2)
			   sample[j*4+2]=(word>>16)&0xff;
    176c:	e0bffd17 	ldw	r2,-12(fp)
    1770:	1085883a 	add	r2,r2,r2
    1774:	1085883a 	add	r2,r2,r2
    1778:	10800084 	addi	r2,r2,2
    177c:	e0ffff17 	ldw	r3,-4(fp)
    1780:	1806d43a 	srli	r3,r3,16
    1784:	01000034 	movhi	r4,0
    1788:	21161d04 	addi	r4,r4,22644
    178c:	2085883a 	add	r2,r4,r2
    1790:	10c00005 	stb	r3,0(r2)
			   sample[j*4+3]=(word>>24)&0xff;
    1794:	e0bffd17 	ldw	r2,-12(fp)
    1798:	1085883a 	add	r2,r2,r2
    179c:	1085883a 	add	r2,r2,r2
    17a0:	108000c4 	addi	r2,r2,3
    17a4:	e0ffff17 	ldw	r3,-4(fp)
    17a8:	1806d63a 	srli	r3,r3,24
    17ac:	01000034 	movhi	r4,0
    17b0:	21161d04 	addi	r4,r4,22644
    17b4:	2085883a 	add	r2,r4,r2
    17b8:	10c00005 	stb	r3,0(r2)
	   ram_buffer[i].pulse_abs_coord=buf&0x1fff;
	   //signal data
	   signal.pulse[i].abs_position=ram_buffer[i].pulse_abs_coord;
	   if (ram_buffer[i].stop_detected)
	   {
		   for (j=0;j<64;j++)
    17bc:	e0bffd17 	ldw	r2,-12(fp)
    17c0:	10800044 	addi	r2,r2,1
    17c4:	e0bffd15 	stw	r2,-12(fp)
    17c8:	e0bffd17 	ldw	r2,-12(fp)
    17cc:	10801030 	cmpltui	r2,r2,64
    17d0:	103fc91e 	bne	r2,zero,16f8 <_gp+0xffff4640>
			   sample[j*4]=word&0xff;
			   sample[j*4+1]=(word>>8)&0xff;
			   sample[j*4+2]=(word>>16)&0xff;
			   sample[j*4+3]=(word>>24)&0xff;
			   }
		   signal.pulse[i].amplitude=get_max(sample,ram_buffer[i].sample_size);
    17d4:	e43ffc03 	ldbu	r16,-16(fp)
    17d8:	e0bffc03 	ldbu	r2,-16(fp)
    17dc:	00c00034 	movhi	r3,0
    17e0:	18d60704 	addi	r3,r3,22556
    17e4:	100490fa 	slli	r2,r2,3
    17e8:	1885883a 	add	r2,r3,r2
    17ec:	10800083 	ldbu	r2,2(r2)
    17f0:	10803fcc 	andi	r2,r2,255
    17f4:	01000034 	movhi	r4,0
    17f8:	21161d04 	addi	r4,r4,22644
    17fc:	100b883a 	mov	r5,r2
    1800:	000188c0 	call	188c <get_max>
    1804:	01000034 	movhi	r4,0
    1808:	21161304 	addi	r4,r4,22604
    180c:	80c001a4 	muli	r3,r16,6
    1810:	20c7883a 	add	r3,r4,r3
    1814:	18c00104 	addi	r3,r3,4
    1818:	18800085 	stb	r2,2(r3)
		   signal.pulse[i].detected=ram_buffer[i].stop_detected;
    181c:	e0bffc03 	ldbu	r2,-16(fp)
    1820:	e0fffc03 	ldbu	r3,-16(fp)
    1824:	01000034 	movhi	r4,0
    1828:	21160704 	addi	r4,r4,22556
    182c:	180690fa 	slli	r3,r3,3
    1830:	20c7883a 	add	r3,r4,r3
    1834:	18c00104 	addi	r3,r3,4
    1838:	18c00017 	ldw	r3,0(r3)
    183c:	1806d07a 	srli	r3,r3,1
    1840:	18c0004c 	andi	r3,r3,1
    1844:	01000034 	movhi	r4,0
    1848:	21161304 	addi	r4,r4,22604
    184c:	108001a4 	muli	r2,r2,6
    1850:	2085883a 	add	r2,r4,r2
    1854:	10800204 	addi	r2,r2,8
    1858:	10c00005 	stb	r3,0(r2)
{
   unsigned int buf = 0;
   unsigned char i = 0;
   unsigned int j = 0;
   unsigned int word = 0;
   for (i=0;i<6;i++)
    185c:	e0bffc03 	ldbu	r2,-16(fp)
    1860:	10800044 	addi	r2,r2,1
    1864:	e0bffc05 	stb	r2,-16(fp)
    1868:	e0bffc03 	ldbu	r2,-16(fp)
    186c:	108001b0 	cmpltui	r2,r2,6
    1870:	103f3f1e 	bne	r2,zero,1570 <_gp+0xffff44b8>
			   }
		   signal.pulse[i].amplitude=get_max(sample,ram_buffer[i].sample_size);
		   signal.pulse[i].detected=ram_buffer[i].stop_detected;
	   }
   }
}
    1874:	e037883a 	mov	sp,fp
    1878:	dfc00217 	ldw	ra,8(sp)
    187c:	df000117 	ldw	fp,4(sp)
    1880:	dc000017 	ldw	r16,0(sp)
    1884:	dec00304 	addi	sp,sp,12
    1888:	f800283a 	ret

0000188c <get_max>:

unsigned char get_max (unsigned char *sample, unsigned char length)
{
    188c:	defffb04 	addi	sp,sp,-20
    1890:	df000415 	stw	fp,16(sp)
    1894:	df000404 	addi	fp,sp,16
    1898:	e13ffe15 	stw	r4,-8(fp)
    189c:	2805883a 	mov	r2,r5
    18a0:	e0bfff05 	stb	r2,-4(fp)
  unsigned int i = 0;
    18a4:	e03ffc15 	stw	zero,-16(fp)
  unsigned char max = 0;
    18a8:	e03ffd05 	stb	zero,-12(fp)
  for (i=0;i<length;i++)
    18ac:	e03ffc15 	stw	zero,-16(fp)
    18b0:	00000f06 	br	18f0 <get_max+0x64>
	  if (sample[i]>max) max=sample[i];
    18b4:	e0fffe17 	ldw	r3,-8(fp)
    18b8:	e0bffc17 	ldw	r2,-16(fp)
    18bc:	1885883a 	add	r2,r3,r2
    18c0:	10800003 	ldbu	r2,0(r2)
    18c4:	10803fcc 	andi	r2,r2,255
    18c8:	e0fffd03 	ldbu	r3,-12(fp)
    18cc:	1880052e 	bgeu	r3,r2,18e4 <get_max+0x58>
    18d0:	e0fffe17 	ldw	r3,-8(fp)
    18d4:	e0bffc17 	ldw	r2,-16(fp)
    18d8:	1885883a 	add	r2,r3,r2
    18dc:	10800003 	ldbu	r2,0(r2)
    18e0:	e0bffd05 	stb	r2,-12(fp)

unsigned char get_max (unsigned char *sample, unsigned char length)
{
  unsigned int i = 0;
  unsigned char max = 0;
  for (i=0;i<length;i++)
    18e4:	e0bffc17 	ldw	r2,-16(fp)
    18e8:	10800044 	addi	r2,r2,1
    18ec:	e0bffc15 	stw	r2,-16(fp)
    18f0:	e0bfff03 	ldbu	r2,-4(fp)
    18f4:	e0fffc17 	ldw	r3,-16(fp)
    18f8:	18bfee36 	bltu	r3,r2,18b4 <_gp+0xffff47fc>
	  if (sample[i]>max) max=sample[i];
  return max;
    18fc:	e0bffd03 	ldbu	r2,-12(fp)
}
    1900:	e037883a 	mov	sp,fp
    1904:	df000017 	ldw	fp,0(sp)
    1908:	dec00104 	addi	sp,sp,4
    190c:	f800283a 	ret

00001910 <send_data_2_spi>:
#define SPI_CONTROLLER_BASE 0x9750
////////////  

unsigned int send_data_2_spi(unsigned int tx_data, unsigned char clk_div,
		                    unsigned char datalen, unsigned char clk_pol, unsigned char clk_phase)
{
    1910:	defff404 	addi	sp,sp,-48
    1914:	dfc00b15 	stw	ra,44(sp)
    1918:	df000a15 	stw	fp,40(sp)
    191c:	df000a04 	addi	fp,sp,40
    1920:	e13ffb15 	stw	r4,-20(fp)
    1924:	2809883a 	mov	r4,r5
    1928:	3007883a 	mov	r3,r6
    192c:	3805883a 	mov	r2,r7
    1930:	e1400217 	ldw	r5,8(fp)
    1934:	e13ffc05 	stb	r4,-16(fp)
    1938:	e0fffd05 	stb	r3,-12(fp)
    193c:	e0bffe05 	stb	r2,-8(fp)
    1940:	e17fff05 	stb	r5,-4(fp)
   unsigned int set = 0;
    1944:	e03ff615 	stw	zero,-40(fp)
   unsigned int data = 0;
    1948:	e03ff715 	stw	zero,-36(fp)
   unsigned int buf = 0;
    194c:	e03ff815 	stw	zero,-32(fp)
   unsigned long int time_start = 0;
    1950:	e03ff915 	stw	zero,-28(fp)
   unsigned int rx_result;

   if (clk_pol) set|=0x2;
    1954:	e0bffe03 	ldbu	r2,-8(fp)
    1958:	10000326 	beq	r2,zero,1968 <send_data_2_spi+0x58>
    195c:	e0bff617 	ldw	r2,-40(fp)
    1960:	10800094 	ori	r2,r2,2
    1964:	e0bff615 	stw	r2,-40(fp)
   if (clk_phase) set|=0x4;
    1968:	e0bfff03 	ldbu	r2,-4(fp)
    196c:	10000326 	beq	r2,zero,197c <send_data_2_spi+0x6c>
    1970:	e0bff617 	ldw	r2,-40(fp)
    1974:	10800114 	ori	r2,r2,4
    1978:	e0bff615 	stw	r2,-40(fp)
   set=datalen<<3;
    197c:	e0bffd03 	ldbu	r2,-12(fp)
    1980:	100490fa 	slli	r2,r2,3
    1984:	e0bff615 	stw	r2,-40(fp)
   set|=buf;
    1988:	e0fff617 	ldw	r3,-40(fp)
    198c:	e0bff817 	ldw	r2,-32(fp)
    1990:	1884b03a 	or	r2,r3,r2
    1994:	e0bff615 	stw	r2,-40(fp)
   buf=clk_div<<11;
    1998:	e0bffc03 	ldbu	r2,-16(fp)
    199c:	100492fa 	slli	r2,r2,11
    19a0:	e0bff815 	stw	r2,-32(fp)
   set|=buf;
    19a4:	e0fff617 	ldw	r3,-40(fp)
    19a8:	e0bff817 	ldw	r2,-32(fp)
    19ac:	1884b03a 	or	r2,r3,r2
    19b0:	e0bff615 	stw	r2,-40(fp)
   IOWR(SPI_CONTROLLER_BASE,0,set);
    19b4:	e0fff617 	ldw	r3,-40(fp)
    19b8:	00a5d414 	movui	r2,38736
    19bc:	10c00035 	stwio	r3,0(r2)

   data = tx_data;
    19c0:	e0bffb17 	ldw	r2,-20(fp)
    19c4:	e0bff715 	stw	r2,-36(fp)
   IOWR(SPI_CONTROLLER_BASE,2,data);
    19c8:	e0fff717 	ldw	r3,-36(fp)
    19cc:	00a5d614 	movui	r2,38744
    19d0:	10c00035 	stwio	r3,0(r2)

   set|=0x1;
    19d4:	e0bff617 	ldw	r2,-40(fp)
    19d8:	10800054 	ori	r2,r2,1
    19dc:	e0bff615 	stw	r2,-40(fp)
   IOWR(SPI_CONTROLLER_BASE,0,set);
    19e0:	e0fff617 	ldw	r3,-40(fp)
    19e4:	00a5d414 	movui	r2,38736
    19e8:	10c00035 	stwio	r3,0(r2)

   time_start = read_sys_time_ms();
    19ec:	00021980 	call	2198 <read_sys_time_ms>
    19f0:	e0bff915 	stw	r2,-28(fp)
   time_start++;
    19f4:	e0bff917 	ldw	r2,-28(fp)
    19f8:	10800044 	addi	r2,r2,1
    19fc:	e0bff915 	stw	r2,-28(fp)
   while (time_start>read_sys_time_ms()) {}
    1a00:	0001883a 	nop
    1a04:	00021980 	call	2198 <read_sys_time_ms>
    1a08:	e0fff917 	ldw	r3,-28(fp)
    1a0c:	10fffd36 	bltu	r2,r3,1a04 <_gp+0xffff494c>

   rx_result=IORD(SPI_CONTROLLER_BASE,3);
    1a10:	00a5d714 	movui	r2,38748
    1a14:	10800037 	ldwio	r2,0(r2)
    1a18:	e0bffa15 	stw	r2,-24(fp)

   return rx_result;
    1a1c:	e0bffa17 	ldw	r2,-24(fp)
}
    1a20:	e037883a 	mov	sp,fp
    1a24:	dfc00117 	ldw	ra,4(sp)
    1a28:	df000017 	ldw	fp,0(sp)
    1a2c:	dec00204 	addi	sp,sp,8
    1a30:	f800283a 	ret

00001a34 <tdc_init>:

void tdc_init()
{
    1a34:	defffc04 	addi	sp,sp,-16
    1a38:	dfc00315 	stw	ra,12(sp)
    1a3c:	df000215 	stw	fp,8(sp)
    1a40:	df000204 	addi	fp,sp,8
	unsigned short data;
	unsigned short addr;
	data=0x4|(0x1<<6); //data
    1a44:	00801104 	movi	r2,68
    1a48:	e0bfff0d 	sth	r2,-4(fp)
	addr=0x1<<6; //wr
    1a4c:	00801004 	movi	r2,64
    1a50:	e0bfff8d 	sth	r2,-2(fp)
	addr|=0x1;   //addr
    1a54:	e0bfff8b 	ldhu	r2,-2(fp)
    1a58:	10800054 	ori	r2,r2,1
    1a5c:	e0bfff8d 	sth	r2,-2(fp)
	data|=(addr<<8);
    1a60:	e0bfff8b 	ldhu	r2,-2(fp)
    1a64:	1004923a 	slli	r2,r2,8
    1a68:	1007883a 	mov	r3,r2
    1a6c:	e0bfff0b 	ldhu	r2,-4(fp)
    1a70:	1884b03a 	or	r2,r3,r2
    1a74:	e0bfff0d 	sth	r2,-4(fp)
	send_data_2_spi(data<<16,13,16,0,0);
    1a78:	e0bfff0b 	ldhu	r2,-4(fp)
    1a7c:	1004943a 	slli	r2,r2,16
    1a80:	d8000015 	stw	zero,0(sp)
    1a84:	1009883a 	mov	r4,r2
    1a88:	01400344 	movi	r5,13
    1a8c:	01800404 	movi	r6,16
    1a90:	000f883a 	mov	r7,zero
    1a94:	00019100 	call	1910 <send_data_2_spi>
	data=0x3;
    1a98:	008000c4 	movi	r2,3
    1a9c:	e0bfff0d 	sth	r2,-4(fp)
	addr=0x1<<6; //wr
    1aa0:	00801004 	movi	r2,64
    1aa4:	e0bfff8d 	sth	r2,-2(fp)
	addr|=0x0; //addr
	data|=(addr<<8);
    1aa8:	e0bfff8b 	ldhu	r2,-2(fp)
    1aac:	1004923a 	slli	r2,r2,8
    1ab0:	1007883a 	mov	r3,r2
    1ab4:	e0bfff0b 	ldhu	r2,-4(fp)
    1ab8:	1884b03a 	or	r2,r3,r2
    1abc:	e0bfff0d 	sth	r2,-4(fp)
	send_data_2_spi(data<<16,13,16,0,0);
    1ac0:	e0bfff0b 	ldhu	r2,-4(fp)
    1ac4:	1004943a 	slli	r2,r2,16
    1ac8:	d8000015 	stw	zero,0(sp)
    1acc:	1009883a 	mov	r4,r2
    1ad0:	01400344 	movi	r5,13
    1ad4:	01800404 	movi	r6,16
    1ad8:	000f883a 	mov	r7,zero
    1adc:	00019100 	call	1910 <send_data_2_spi>
}
    1ae0:	e037883a 	mov	sp,fp
    1ae4:	dfc00117 	ldw	ra,4(sp)
    1ae8:	df000017 	ldw	fp,0(sp)
    1aec:	dec00204 	addi	sp,sp,8
    1af0:	f800283a 	ret

00001af4 <tdc_test>:

void tdc_test()
{
    1af4:	defffc04 	addi	sp,sp,-16
    1af8:	dfc00315 	stw	ra,12(sp)
    1afc:	df000215 	stw	fp,8(sp)
    1b00:	df000204 	addi	fp,sp,8
	unsigned short data;
	unsigned short rxdata;
	//data=(0x1<<6)|0x4; //DATA
	//data|=(0x1)<<8; //CONFIG1 REG ADDR
	//data|=0x4000; //wr
	data=0x0100;
    1b04:	00804004 	movi	r2,256
    1b08:	e0bfff0d 	sth	r2,-4(fp)
	rxdata=send_data_2_spi(data<<16,13,16,0,0);
    1b0c:	e0bfff0b 	ldhu	r2,-4(fp)
    1b10:	1004943a 	slli	r2,r2,16
    1b14:	d8000015 	stw	zero,0(sp)
    1b18:	1009883a 	mov	r4,r2
    1b1c:	01400344 	movi	r5,13
    1b20:	01800404 	movi	r6,16
    1b24:	000f883a 	mov	r7,zero
    1b28:	00019100 	call	1910 <send_data_2_spi>
    1b2c:	e0bfff8d 	sth	r2,-2(fp)
	data++;
    1b30:	e0bfff0b 	ldhu	r2,-4(fp)
    1b34:	10800044 	addi	r2,r2,1
    1b38:	e0bfff0d 	sth	r2,-4(fp)
	//data=3;
	//data|=0x4000; //wr
	//send_data_2_spi(data<<16,13,16,0,0);
}
    1b3c:	e037883a 	mov	sp,fp
    1b40:	dfc00117 	ldw	ra,4(sp)
    1b44:	df000017 	ldw	fp,0(sp)
    1b48:	dec00204 	addi	sp,sp,8
    1b4c:	f800283a 	ret

00001b50 <read_tdc_result>:

void read_tdc_result()
{
    1b50:	deffec04 	addi	sp,sp,-80
    1b54:	dfc01315 	stw	ra,76(sp)
    1b58:	df001215 	stw	fp,72(sp)
    1b5c:	df001204 	addi	fp,sp,72
   unsigned int data;
   unsigned int rx_data[16];

   data=0x10<<24;
    1b60:	00840034 	movhi	r2,4096
    1b64:	e0bfef15 	stw	r2,-68(fp)
   rx_data[0]=(send_data_2_spi(data,13,32,0,0))&0xFFFFFF;
    1b68:	d8000015 	stw	zero,0(sp)
    1b6c:	e13fef17 	ldw	r4,-68(fp)
    1b70:	01400344 	movi	r5,13
    1b74:	01800804 	movi	r6,32
    1b78:	000f883a 	mov	r7,zero
    1b7c:	00019100 	call	1910 <send_data_2_spi>
    1b80:	00c04034 	movhi	r3,256
    1b84:	18ffffc4 	addi	r3,r3,-1
    1b88:	10c4703a 	and	r2,r2,r3
    1b8c:	e0bff015 	stw	r2,-64(fp)
   data=0x12<<24;
    1b90:	00848034 	movhi	r2,4608
    1b94:	e0bfef15 	stw	r2,-68(fp)
   rx_data[1]=(send_data_2_spi(data,13,32,0,0))&0xFFFFFF;
    1b98:	d8000015 	stw	zero,0(sp)
    1b9c:	e13fef17 	ldw	r4,-68(fp)
    1ba0:	01400344 	movi	r5,13
    1ba4:	01800804 	movi	r6,32
    1ba8:	000f883a 	mov	r7,zero
    1bac:	00019100 	call	1910 <send_data_2_spi>
    1bb0:	00c04034 	movhi	r3,256
    1bb4:	18ffffc4 	addi	r3,r3,-1
    1bb8:	10c4703a 	and	r2,r2,r3
    1bbc:	e0bff115 	stw	r2,-60(fp)
   data=0x14<<24;
    1bc0:	00850034 	movhi	r2,5120
    1bc4:	e0bfef15 	stw	r2,-68(fp)
   rx_data[2]=(send_data_2_spi(data,13,32,0,0))&0xFFFFFF;
    1bc8:	d8000015 	stw	zero,0(sp)
    1bcc:	e13fef17 	ldw	r4,-68(fp)
    1bd0:	01400344 	movi	r5,13
    1bd4:	01800804 	movi	r6,32
    1bd8:	000f883a 	mov	r7,zero
    1bdc:	00019100 	call	1910 <send_data_2_spi>
    1be0:	00c04034 	movhi	r3,256
    1be4:	18ffffc4 	addi	r3,r3,-1
    1be8:	10c4703a 	and	r2,r2,r3
    1bec:	e0bff215 	stw	r2,-56(fp)
   data=0x16<<24;
    1bf0:	00858034 	movhi	r2,5632
    1bf4:	e0bfef15 	stw	r2,-68(fp)
   rx_data[3]=(send_data_2_spi(data,13,32,0,0))&0xFFFFFF;
    1bf8:	d8000015 	stw	zero,0(sp)
    1bfc:	e13fef17 	ldw	r4,-68(fp)
    1c00:	01400344 	movi	r5,13
    1c04:	01800804 	movi	r6,32
    1c08:	000f883a 	mov	r7,zero
    1c0c:	00019100 	call	1910 <send_data_2_spi>
    1c10:	00c04034 	movhi	r3,256
    1c14:	18ffffc4 	addi	r3,r3,-1
    1c18:	10c4703a 	and	r2,r2,r3
    1c1c:	e0bff315 	stw	r2,-52(fp)
   data=0x18<<24;
    1c20:	00860034 	movhi	r2,6144
    1c24:	e0bfef15 	stw	r2,-68(fp)
   rx_data[4]=(send_data_2_spi(data,13,32,0,0))&0xFFFFFF;
    1c28:	d8000015 	stw	zero,0(sp)
    1c2c:	e13fef17 	ldw	r4,-68(fp)
    1c30:	01400344 	movi	r5,13
    1c34:	01800804 	movi	r6,32
    1c38:	000f883a 	mov	r7,zero
    1c3c:	00019100 	call	1910 <send_data_2_spi>
    1c40:	00c04034 	movhi	r3,256
    1c44:	18ffffc4 	addi	r3,r3,-1
    1c48:	10c4703a 	and	r2,r2,r3
    1c4c:	e0bff415 	stw	r2,-48(fp)

   data++;
    1c50:	e0bfef17 	ldw	r2,-68(fp)
    1c54:	10800044 	addi	r2,r2,1
    1c58:	e0bfef15 	stw	r2,-68(fp)
}
    1c5c:	e037883a 	mov	sp,fp
    1c60:	dfc00117 	ldw	ra,4(sp)
    1c64:	df000017 	ldw	fp,0(sp)
    1c68:	dec00204 	addi	sp,sp,8
    1c6c:	f800283a 	ret

00001c70 <test_pulse_generator_init>:
} test_pulse_parameter;

test_pulse_parameter test_pulses[6];

void test_pulse_generator_init()
{
    1c70:	defffe04 	addi	sp,sp,-8
    1c74:	df000115 	stw	fp,4(sp)
    1c78:	df000104 	addi	fp,sp,4
   unsigned char i = 0;
    1c7c:	e03fff05 	stb	zero,-4(fp)
   for (i=0;i<6;i++)
    1c80:	e03fff05 	stb	zero,-4(fp)
    1c84:	00001306 	br	1cd4 <test_pulse_generator_init+0x64>
   {
	   test_pulses[i].len = 4;
    1c88:	e0bfff03 	ldbu	r2,-4(fp)
    1c8c:	00c00034 	movhi	r3,0
    1c90:	18d65d04 	addi	r3,r3,22900
    1c94:	108001a4 	muli	r2,r2,6
    1c98:	1885883a 	add	r2,r3,r2
    1c9c:	10800084 	addi	r2,r2,2
    1ca0:	00c00104 	movi	r3,4
    1ca4:	10c0000d 	sth	r3,0(r2)
	   test_pulses[i].enable = 1;
    1ca8:	e0bfff03 	ldbu	r2,-4(fp)
    1cac:	00c00034 	movhi	r3,0
    1cb0:	18d65d04 	addi	r3,r3,22900
    1cb4:	108001a4 	muli	r2,r2,6
    1cb8:	1885883a 	add	r2,r3,r2
    1cbc:	10800104 	addi	r2,r2,4
    1cc0:	00c00044 	movi	r3,1
    1cc4:	10c00005 	stb	r3,0(r2)
test_pulse_parameter test_pulses[6];

void test_pulse_generator_init()
{
   unsigned char i = 0;
   for (i=0;i<6;i++)
    1cc8:	e0bfff03 	ldbu	r2,-4(fp)
    1ccc:	10800044 	addi	r2,r2,1
    1cd0:	e0bfff05 	stb	r2,-4(fp)
    1cd4:	e0bfff03 	ldbu	r2,-4(fp)
    1cd8:	108001b0 	cmpltui	r2,r2,6
    1cdc:	103fea1e 	bne	r2,zero,1c88 <_gp+0xffff4bd0>
   {
	   test_pulses[i].len = 4;
	   test_pulses[i].enable = 1;
   }
   test_pulses[0].delay=10;
    1ce0:	00800034 	movhi	r2,0
    1ce4:	10965d04 	addi	r2,r2,22900
    1ce8:	00c00284 	movi	r3,10
    1cec:	10c0000d 	sth	r3,0(r2)
   test_pulses[1].delay=30;
    1cf0:	00800034 	movhi	r2,0
    1cf4:	10965d04 	addi	r2,r2,22900
    1cf8:	00c00784 	movi	r3,30
    1cfc:	10c0018d 	sth	r3,6(r2)
   test_pulses[2].delay=70;
    1d00:	00800034 	movhi	r2,0
    1d04:	10965d04 	addi	r2,r2,22900
    1d08:	00c01184 	movi	r3,70
    1d0c:	10c0030d 	sth	r3,12(r2)
   test_pulses[3].delay=130;
    1d10:	00800034 	movhi	r2,0
    1d14:	10965d04 	addi	r2,r2,22900
    1d18:	00c02084 	movi	r3,130
    1d1c:	10c0048d 	sth	r3,18(r2)
   test_pulses[4].delay=250;
    1d20:	00800034 	movhi	r2,0
    1d24:	10965d04 	addi	r2,r2,22900
    1d28:	00c03e84 	movi	r3,250
    1d2c:	10c0060d 	sth	r3,24(r2)
   test_pulses[5].delay=370;
    1d30:	00800034 	movhi	r2,0
    1d34:	10965d04 	addi	r2,r2,22900
    1d38:	00c05c84 	movi	r3,370
    1d3c:	10c0078d 	sth	r3,30(r2)
}
    1d40:	e037883a 	mov	sp,fp
    1d44:	df000017 	ldw	fp,0(sp)
    1d48:	dec00104 	addi	sp,sp,4
    1d4c:	f800283a 	ret

00001d50 <generate_test_pulses>:


void generate_test_pulses()
{
    1d50:	defffa04 	addi	sp,sp,-24
    1d54:	dfc00515 	stw	ra,20(sp)
    1d58:	df000415 	stw	fp,16(sp)
    1d5c:	df000404 	addi	fp,sp,16
  unsigned int data;
  unsigned int buf;
  unsigned char i = 0;
    1d60:	e03ffd05 	stb	zero,-12(fp)
  unsigned long int time = 0;
    1d64:	e03ffe15 	stw	zero,-8(fp)
  for (i=0;i<6;i++)
    1d68:	e03ffd05 	stb	zero,-12(fp)
    1d6c:	00002f06 	br	1e2c <generate_test_pulses+0xdc>
  {
	  data=test_pulses[i].delay;
    1d70:	e0bffd03 	ldbu	r2,-12(fp)
    1d74:	00c00034 	movhi	r3,0
    1d78:	18d65d04 	addi	r3,r3,22900
    1d7c:	108001a4 	muli	r2,r2,6
    1d80:	1885883a 	add	r2,r3,r2
    1d84:	1080000b 	ldhu	r2,0(r2)
    1d88:	10bfffcc 	andi	r2,r2,65535
    1d8c:	e0bffc15 	stw	r2,-16(fp)
	  buf=(test_pulses[i].len<<16)&0x7FFF0000;
    1d90:	e0bffd03 	ldbu	r2,-12(fp)
    1d94:	00c00034 	movhi	r3,0
    1d98:	18d65d04 	addi	r3,r3,22900
    1d9c:	108001a4 	muli	r2,r2,6
    1da0:	1885883a 	add	r2,r3,r2
    1da4:	10800084 	addi	r2,r2,2
    1da8:	1080000b 	ldhu	r2,0(r2)
    1dac:	10bfffcc 	andi	r2,r2,65535
    1db0:	1004943a 	slli	r2,r2,16
    1db4:	109fffec 	andhi	r2,r2,32767
    1db8:	e0bfff15 	stw	r2,-4(fp)
	  data|=buf;
    1dbc:	e0fffc17 	ldw	r3,-16(fp)
    1dc0:	e0bfff17 	ldw	r2,-4(fp)
    1dc4:	1884b03a 	or	r2,r3,r2
    1dc8:	e0bffc15 	stw	r2,-16(fp)
	  if (test_pulses[i].enable)
    1dcc:	e0bffd03 	ldbu	r2,-12(fp)
    1dd0:	00c00034 	movhi	r3,0
    1dd4:	18d65d04 	addi	r3,r3,22900
    1dd8:	108001a4 	muli	r2,r2,6
    1ddc:	1885883a 	add	r2,r3,r2
    1de0:	10800104 	addi	r2,r2,4
    1de4:	10800003 	ldbu	r2,0(r2)
    1de8:	10803fcc 	andi	r2,r2,255
    1dec:	10000326 	beq	r2,zero,1dfc <generate_test_pulses+0xac>
	  data|=0x80000000;
    1df0:	e0bffc17 	ldw	r2,-16(fp)
    1df4:	10a00034 	orhi	r2,r2,32768
    1df8:	e0bffc15 	stw	r2,-16(fp)
	  IOWR(PULSE_GENERATOR_BASE,i+1,data); //pulses parameters
    1dfc:	e0bffd03 	ldbu	r2,-12(fp)
    1e00:	10800044 	addi	r2,r2,1
    1e04:	1085883a 	add	r2,r2,r2
    1e08:	1085883a 	add	r2,r2,r2
    1e0c:	1007883a 	mov	r3,r2
    1e10:	00a5a814 	movui	r2,38560
    1e14:	1885883a 	add	r2,r3,r2
    1e18:	e0fffc17 	ldw	r3,-16(fp)
    1e1c:	10c00035 	stwio	r3,0(r2)
{
  unsigned int data;
  unsigned int buf;
  unsigned char i = 0;
  unsigned long int time = 0;
  for (i=0;i<6;i++)
    1e20:	e0bffd03 	ldbu	r2,-12(fp)
    1e24:	10800044 	addi	r2,r2,1
    1e28:	e0bffd05 	stb	r2,-12(fp)
    1e2c:	e0bffd03 	ldbu	r2,-12(fp)
    1e30:	108001b0 	cmpltui	r2,r2,6
    1e34:	103fce1e 	bne	r2,zero,1d70 <_gp+0xffff4cb8>
	  data|=buf;
	  if (test_pulses[i].enable)
	  data|=0x80000000;
	  IOWR(PULSE_GENERATOR_BASE,i+1,data); //pulses parameters
  }
  IOWR(PULSE_GENERATOR_BASE,0,0x1); //control, start
    1e38:	00c00044 	movi	r3,1
    1e3c:	00a5a814 	movui	r2,38560
    1e40:	10c00035 	stwio	r3,0(r2)
  time=read_sys_time_ms();
    1e44:	00021980 	call	2198 <read_sys_time_ms>
    1e48:	e0bffe15 	stw	r2,-8(fp)
  while (time==read_sys_time_ms()) {}
    1e4c:	0001883a 	nop
    1e50:	00021980 	call	2198 <read_sys_time_ms>
    1e54:	1007883a 	mov	r3,r2
    1e58:	e0bffe17 	ldw	r2,-8(fp)
    1e5c:	18bffc26 	beq	r3,r2,1e50 <_gp+0xffff4d98>

}
    1e60:	e037883a 	mov	sp,fp
    1e64:	dfc00117 	ldw	ra,4(sp)
    1e68:	df000017 	ldw	fp,0(sp)
    1e6c:	dec00204 	addi	sp,sp,8
    1e70:	f800283a 	ret

00001e74 <sys_timer_interrupt_handler>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void sys_timer_interrupt_handler(void* context)
#else
static void sys_timer_interrupt_handler(void* context, alt_u32 id)
#endif
{
    1e74:	defffd04 	addi	sp,sp,-12
    1e78:	df000215 	stw	fp,8(sp)
    1e7c:	df000204 	addi	fp,sp,8
    1e80:	e13fff15 	stw	r4,-4(fp)
	unsigned short status = 0;
    1e84:	e03ffe0d 	sth	zero,-8(fp)
	timer_context_ptr = (volatile int*) context;
    1e88:	e0bfff17 	ldw	r2,-4(fp)
    1e8c:	d0a00115 	stw	r2,-32764(gp)
	status=IORD_ALTERA_AVALON_TIMER_STATUS(SYS_TIMER_BASE);
    1e90:	00a5e014 	movui	r2,38784
    1e94:	10800037 	ldwio	r2,0(r2)
    1e98:	e0bffe0d 	sth	r2,-8(fp)
	IOWR_ALTERA_AVALON_TIMER_STATUS(SYS_TIMER_BASE, status&(~ALTERA_AVALON_TIMER_CONTROL_ITO_MSK));
    1e9c:	e0fffe0b 	ldhu	r3,-8(fp)
    1ea0:	00bfff84 	movi	r2,-2
    1ea4:	1886703a 	and	r3,r3,r2
    1ea8:	00a5e014 	movui	r2,38784
    1eac:	10c00035 	stwio	r3,0(r2)
	timer_event_flag=1;
    1eb0:	00800044 	movi	r2,1
    1eb4:	d0a1c605 	stb	r2,-30952(gp)
	sys_abs_time_ms++;
    1eb8:	d0a1c717 	ldw	r2,-30948(gp)
    1ebc:	10800044 	addi	r2,r2,1
    1ec0:	d0a1c715 	stw	r2,-30948(gp)
}
    1ec4:	e037883a 	mov	sp,fp
    1ec8:	df000017 	ldw	fp,0(sp)
    1ecc:	dec00104 	addi	sp,sp,4
    1ed0:	f800283a 	ret

00001ed4 <service_timer_interrupt_handler>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void service_timer_interrupt_handler(void* context)
#else
static void service_timer_interrupt_handler(void* context, alt_u32 id)
#endif
{
    1ed4:	defffd04 	addi	sp,sp,-12
    1ed8:	df000215 	stw	fp,8(sp)
    1edc:	df000204 	addi	fp,sp,8
    1ee0:	e13fff15 	stw	r4,-4(fp)
	unsigned short status = 0;
    1ee4:	e03ffe0d 	sth	zero,-8(fp)
	service_timer_context_ptr = (volatile int*) context;
    1ee8:	e0bfff17 	ldw	r2,-4(fp)
    1eec:	d0a00215 	stw	r2,-32760(gp)
	status=IORD_ALTERA_AVALON_TIMER_STATUS(SERVICE_TIMER_BASE);
    1ef0:	00a59014 	movui	r2,38464
    1ef4:	10800037 	ldwio	r2,0(r2)
    1ef8:	e0bffe0d 	sth	r2,-8(fp)
	IOWR_ALTERA_AVALON_TIMER_STATUS(SERVICE_TIMER_BASE, status&(~ALTERA_AVALON_TIMER_CONTROL_ITO_MSK));
    1efc:	e0fffe0b 	ldhu	r3,-8(fp)
    1f00:	00bfff84 	movi	r2,-2
    1f04:	1886703a 	and	r3,r3,r2
    1f08:	00a59014 	movui	r2,38464
    1f0c:	10c00035 	stwio	r3,0(r2)
	service_timer_event_flag=1;
    1f10:	00800044 	movi	r2,1
    1f14:	d0a1c805 	stb	r2,-30944(gp)
	service_timer_ticks_cnt++;
    1f18:	d0a1c917 	ldw	r2,-30940(gp)
    1f1c:	10800044 	addi	r2,r2,1
    1f20:	d0a1c915 	stw	r2,-30940(gp)
}
    1f24:	e037883a 	mov	sp,fp
    1f28:	df000017 	ldw	fp,0(sp)
    1f2c:	dec00104 	addi	sp,sp,4
    1f30:	f800283a 	ret

00001f34 <sys_timer_init>:

void sys_timer_init()
{
    1f34:	defffe04 	addi	sp,sp,-8
    1f38:	dfc00115 	stw	ra,4(sp)
    1f3c:	df000015 	stw	fp,0(sp)
    1f40:	d839883a 	mov	fp,sp
	register_sys_timer_interrupt(); //registration of interrupt
    1f44:	00020f40 	call	20f4 <register_sys_timer_interrupt>
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK);
    1f48:	00c00204 	movi	r3,8
    1f4c:	00a5e114 	movui	r2,38788
    1f50:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_STATUS(SYS_TIMER_BASE,0);
    1f54:	0007883a 	mov	r3,zero
    1f58:	00a5e014 	movui	r2,38784
    1f5c:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE, ALTERA_AVALON_TIMER_CONTROL_ITO_MSK|ALTERA_AVALON_TIMER_CONTROL_CONT_MSK);
    1f60:	00c000c4 	movi	r3,3
    1f64:	00a5e114 	movui	r2,38788
    1f68:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_PERIOD_0(SYS_TIMER_BASE, TIMER_PERIOD&0xFFFF);
    1f6c:	00c23544 	movi	r3,2261
    1f70:	00a5e214 	movui	r2,38792
    1f74:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_PERIOD_1(SYS_TIMER_BASE, (TIMER_PERIOD>>16)&0xFFFF);
    1f78:	00c00084 	movi	r3,2
    1f7c:	00a5e314 	movui	r2,38796
    1f80:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SERVICE_TIMER_BASE, ALTERA_AVALON_TIMER_CONTROL_STOP_MSK);
    1f84:	00c00204 	movi	r3,8
    1f88:	00a59114 	movui	r2,38468
    1f8c:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_STATUS(SERVICE_TIMER_BASE,0);
    1f90:	0007883a 	mov	r3,zero
    1f94:	00a59014 	movui	r2,38464
    1f98:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SERVICE_TIMER_BASE, ALTERA_AVALON_TIMER_CONTROL_ITO_MSK|ALTERA_AVALON_TIMER_CONTROL_CONT_MSK);
    1f9c:	00c000c4 	movi	r3,3
    1fa0:	00a59114 	movui	r2,38468
    1fa4:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_PERIOD_0(SERVICE_TIMER_BASE, SERVICE_TIMER_PERIOD&0xFFFF);
    1fa8:	00cd0544 	movi	r3,13333
    1fac:	00a59214 	movui	r2,38472
    1fb0:	10c00035 	stwio	r3,0(r2)
	IOWR_ALTERA_AVALON_TIMER_PERIOD_1(SERVICE_TIMER_BASE, (SERVICE_TIMER_PERIOD>>16)&0xFFFF);
    1fb4:	0007883a 	mov	r3,zero
    1fb8:	00a59314 	movui	r2,38476
    1fbc:	10c00035 	stwio	r3,0(r2)
}
    1fc0:	e037883a 	mov	sp,fp
    1fc4:	dfc00117 	ldw	ra,4(sp)
    1fc8:	df000017 	ldw	fp,0(sp)
    1fcc:	dec00204 	addi	sp,sp,8
    1fd0:	f800283a 	ret

00001fd4 <sys_timer_start>:

void sys_timer_start()
{
    1fd4:	defffe04 	addi	sp,sp,-8
    1fd8:	df000115 	stw	fp,4(sp)
    1fdc:	df000104 	addi	fp,sp,4
	unsigned short buf = 0;
    1fe0:	e03fff0d 	sth	zero,-4(fp)
	buf=IORD_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE);
    1fe4:	00a5e114 	movui	r2,38788
    1fe8:	10800037 	ldwio	r2,0(r2)
    1fec:	e0bfff0d 	sth	r2,-4(fp)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE, (buf|ALTERA_AVALON_TIMER_CONTROL_START_MSK)&(~ALTERA_AVALON_TIMER_CONTROL_STOP_MSK));
    1ff0:	e0bfff0b 	ldhu	r2,-4(fp)
    1ff4:	10800114 	ori	r2,r2,4
    1ff8:	10ffffcc 	andi	r3,r2,65535
    1ffc:	00bffdc4 	movi	r2,-9
    2000:	1886703a 	and	r3,r3,r2
    2004:	00a5e114 	movui	r2,38788
    2008:	10c00035 	stwio	r3,0(r2)
}
    200c:	e037883a 	mov	sp,fp
    2010:	df000017 	ldw	fp,0(sp)
    2014:	dec00104 	addi	sp,sp,4
    2018:	f800283a 	ret

0000201c <service_timer_start>:

void service_timer_start()
{
    201c:	defffe04 	addi	sp,sp,-8
    2020:	df000115 	stw	fp,4(sp)
    2024:	df000104 	addi	fp,sp,4
	unsigned short buf = 0;
    2028:	e03fff0d 	sth	zero,-4(fp)
	buf=IORD_ALTERA_AVALON_TIMER_CONTROL(SERVICE_TIMER_BASE);
    202c:	00a59114 	movui	r2,38468
    2030:	10800037 	ldwio	r2,0(r2)
    2034:	e0bfff0d 	sth	r2,-4(fp)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SERVICE_TIMER_BASE, (buf|ALTERA_AVALON_TIMER_CONTROL_START_MSK)&(~ALTERA_AVALON_TIMER_CONTROL_STOP_MSK));
    2038:	e0bfff0b 	ldhu	r2,-4(fp)
    203c:	10800114 	ori	r2,r2,4
    2040:	10ffffcc 	andi	r3,r2,65535
    2044:	00bffdc4 	movi	r2,-9
    2048:	1886703a 	and	r3,r3,r2
    204c:	00a59114 	movui	r2,38468
    2050:	10c00035 	stwio	r3,0(r2)
}
    2054:	e037883a 	mov	sp,fp
    2058:	df000017 	ldw	fp,0(sp)
    205c:	dec00104 	addi	sp,sp,4
    2060:	f800283a 	ret

00002064 <sys_timer_stop>:

void sys_timer_stop()
{
    2064:	defffe04 	addi	sp,sp,-8
    2068:	df000115 	stw	fp,4(sp)
    206c:	df000104 	addi	fp,sp,4
	unsigned short buf = 0;
    2070:	e03fff0d 	sth	zero,-4(fp)
	buf=IORD_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE);
    2074:	00a5e114 	movui	r2,38788
    2078:	10800037 	ldwio	r2,0(r2)
    207c:	e0bfff0d 	sth	r2,-4(fp)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SYS_TIMER_BASE, (buf|ALTERA_AVALON_TIMER_CONTROL_STOP_MSK)&(~ALTERA_AVALON_TIMER_CONTROL_START_MSK));
    2080:	e0bfff0b 	ldhu	r2,-4(fp)
    2084:	10800214 	ori	r2,r2,8
    2088:	10ffffcc 	andi	r3,r2,65535
    208c:	00bffec4 	movi	r2,-5
    2090:	1886703a 	and	r3,r3,r2
    2094:	00a5e114 	movui	r2,38788
    2098:	10c00035 	stwio	r3,0(r2)
}
    209c:	e037883a 	mov	sp,fp
    20a0:	df000017 	ldw	fp,0(sp)
    20a4:	dec00104 	addi	sp,sp,4
    20a8:	f800283a 	ret

000020ac <service_timer_stop>:

void service_timer_stop()
{
    20ac:	defffe04 	addi	sp,sp,-8
    20b0:	df000115 	stw	fp,4(sp)
    20b4:	df000104 	addi	fp,sp,4
	unsigned short buf = 0;
    20b8:	e03fff0d 	sth	zero,-4(fp)
	buf=IORD_ALTERA_AVALON_TIMER_CONTROL(SERVICE_TIMER_BASE);
    20bc:	00a59114 	movui	r2,38468
    20c0:	10800037 	ldwio	r2,0(r2)
    20c4:	e0bfff0d 	sth	r2,-4(fp)
	IOWR_ALTERA_AVALON_TIMER_CONTROL(SERVICE_TIMER_BASE, (buf|ALTERA_AVALON_TIMER_CONTROL_STOP_MSK)&(~ALTERA_AVALON_TIMER_CONTROL_START_MSK));
    20c8:	e0bfff0b 	ldhu	r2,-4(fp)
    20cc:	10800214 	ori	r2,r2,8
    20d0:	10ffffcc 	andi	r3,r2,65535
    20d4:	00bffec4 	movi	r2,-5
    20d8:	1886703a 	and	r3,r3,r2
    20dc:	00a59114 	movui	r2,38468
    20e0:	10c00035 	stwio	r3,0(r2)
}
    20e4:	e037883a 	mov	sp,fp
    20e8:	df000017 	ldw	fp,0(sp)
    20ec:	dec00104 	addi	sp,sp,4
    20f0:	f800283a 	ret

000020f4 <register_sys_timer_interrupt>:

void register_sys_timer_interrupt()
{
    20f4:	defffd04 	addi	sp,sp,-12
    20f8:	dfc00215 	stw	ra,8(sp)
    20fc:	df000115 	stw	fp,4(sp)
    2100:	df000104 	addi	fp,sp,4
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
alt_ic_isr_register(SYS_TIMER_IRQ_INTERRUPT_CONTROLLER_ID, SYS_TIMER_IRQ,
    2104:	d0a00117 	ldw	r2,-32764(gp)
    2108:	d8000015 	stw	zero,0(sp)
    210c:	0009883a 	mov	r4,zero
    2110:	000b883a 	mov	r5,zero
    2114:	01800034 	movhi	r6,0
    2118:	31879d04 	addi	r6,r6,7796
    211c:	100f883a 	mov	r7,r2
    2120:	00028540 	call	2854 <alt_ic_isr_register>
#else
  alt_irq_register(SYS_TIMER_IRQ, timer_context_ptr,
		  sys_timer_interrupt_handler);
#endif
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
alt_ic_isr_register(SERVICE_TIMER_IRQ_INTERRUPT_CONTROLLER_ID, SERVICE_TIMER_IRQ,
    2124:	d0a00217 	ldw	r2,-32760(gp)
    2128:	d8000015 	stw	zero,0(sp)
    212c:	0009883a 	mov	r4,zero
    2130:	014000c4 	movi	r5,3
    2134:	01800034 	movhi	r6,0
    2138:	3187b504 	addi	r6,r6,7892
    213c:	100f883a 	mov	r7,r2
    2140:	00028540 	call	2854 <alt_ic_isr_register>
		service_timer_interrupt_handler, service_timer_context_ptr, 0x0);
#else
  alt_irq_register(SERVICE_TIMER_IRQ, service_timer_context_ptr,
		  service_timer_interrupt_handler);
#endif
}
    2144:	e037883a 	mov	sp,fp
    2148:	dfc00117 	ldw	ra,4(sp)
    214c:	df000017 	ldw	fp,0(sp)
    2150:	dec00204 	addi	sp,sp,8
    2154:	f800283a 	ret

00002158 <check_timer_event>:

unsigned char check_timer_event()
{
    2158:	deffff04 	addi	sp,sp,-4
    215c:	df000015 	stw	fp,0(sp)
    2160:	d839883a 	mov	fp,sp
  return timer_event_flag;
    2164:	d0a1c603 	ldbu	r2,-30952(gp)
}
    2168:	e037883a 	mov	sp,fp
    216c:	df000017 	ldw	fp,0(sp)
    2170:	dec00104 	addi	sp,sp,4
    2174:	f800283a 	ret

00002178 <reset_timer_event_flag>:

void reset_timer_event_flag()
{
    2178:	deffff04 	addi	sp,sp,-4
    217c:	df000015 	stw	fp,0(sp)
    2180:	d839883a 	mov	fp,sp
	timer_event_flag=0;
    2184:	d021c605 	stb	zero,-30952(gp)
}
    2188:	e037883a 	mov	sp,fp
    218c:	df000017 	ldw	fp,0(sp)
    2190:	dec00104 	addi	sp,sp,4
    2194:	f800283a 	ret

00002198 <read_sys_time_ms>:

unsigned int read_sys_time_ms()
{
    2198:	deffff04 	addi	sp,sp,-4
    219c:	df000015 	stw	fp,0(sp)
    21a0:	d839883a 	mov	fp,sp
   return sys_abs_time_ms;
    21a4:	d0a1c717 	ldw	r2,-30948(gp)
}
    21a8:	e037883a 	mov	sp,fp
    21ac:	df000017 	ldw	fp,0(sp)
    21b0:	dec00104 	addi	sp,sp,4
    21b4:	f800283a 	ret

000021b8 <request_for_rs485_driver_switch>:

void request_for_rs485_driver_switch(unsigned char ticks)
{
    21b8:	defffe04 	addi	sp,sp,-8
    21bc:	df000115 	stw	fp,4(sp)
    21c0:	df000104 	addi	fp,sp,4
    21c4:	2005883a 	mov	r2,r4
    21c8:	e0bfff05 	stb	r2,-4(fp)
	neccesary_tickes_cnt = ticks;
    21cc:	e0bfff03 	ldbu	r2,-4(fp)
    21d0:	d0a1ca0d 	sth	r2,-30936(gp)
	service_timer_ticks_cnt = 0;
    21d4:	d021c915 	stw	zero,-30940(gp)
	rs485_switch_request_flag = 1;
    21d8:	00800044 	movi	r2,1
    21dc:	d0a1ca85 	stb	r2,-30934(gp)
}
    21e0:	e037883a 	mov	sp,fp
    21e4:	df000017 	ldw	fp,0(sp)
    21e8:	dec00104 	addi	sp,sp,4
    21ec:	f800283a 	ret

000021f0 <service_timer_routine>:

void service_timer_routine()
{
    21f0:	defffe04 	addi	sp,sp,-8
    21f4:	dfc00115 	stw	ra,4(sp)
    21f8:	df000015 	stw	fp,0(sp)
    21fc:	d839883a 	mov	fp,sp
	if (rs485_switch_request_flag)
    2200:	d0a1ca83 	ldbu	r2,-30934(gp)
    2204:	10803fcc 	andi	r2,r2,255
    2208:	10000726 	beq	r2,zero,2228 <service_timer_routine+0x38>
	{
		if (service_timer_ticks_cnt >= neccesary_tickes_cnt)
    220c:	d0a1ca0b 	ldhu	r2,-30936(gp)
    2210:	10bfffcc 	andi	r2,r2,65535
    2214:	d0e1c917 	ldw	r3,-30940(gp)
    2218:	18800336 	bltu	r3,r2,2228 <service_timer_routine+0x38>
		{
			set_rs485driver_dir(de_receiver);
    221c:	0009883a 	mov	r4,zero
    2220:	00027100 	call	2710 <set_rs485driver_dir>
			rs485_switch_request_flag = 0;
    2224:	d021ca85 	stb	zero,-30934(gp)
		}
	}
}
    2228:	e037883a 	mov	sp,fp
    222c:	dfc00117 	ldw	ra,4(sp)
    2230:	df000017 	ldw	fp,0(sp)
    2234:	dec00204 	addi	sp,sp,8
    2238:	f800283a 	ret

0000223c <uart_init>:
unsigned char pc_crc_calc(unsigned char *msg, unsigned char size);
char integrity_check (unsigned char *msg);
void check_buffer_pc();

void uart_init()
{
    223c:	defffe04 	addi	sp,sp,-8
    2240:	dfc00115 	stw	ra,4(sp)
    2244:	df000015 	stw	fp,0(sp)
    2248:	d839883a 	mov	fp,sp
	pc_uart_file=open("/dev/pc_uart",O_NONBLOCK | O_RDWR);
    224c:	01000034 	movhi	r4,0
    2250:	21128304 	addi	r4,r4,18956
    2254:	01500084 	movi	r5,16386
    2258:	0002d9c0 	call	2d9c <open>
    225c:	d0a1cd15 	stw	r2,-30924(gp)
	set_rs485driver_dir(de_receiver);
    2260:	0009883a 	mov	r4,zero
    2264:	00027100 	call	2710 <set_rs485driver_dir>
}
    2268:	e037883a 	mov	sp,fp
    226c:	dfc00117 	ldw	ra,4(sp)
    2270:	df000017 	ldw	fp,0(sp)
    2274:	dec00204 	addi	sp,sp,8
    2278:	f800283a 	ret

0000227c <send2pc>:

int send2pc(unsigned char *msg, unsigned short len)
{
    227c:	defffc04 	addi	sp,sp,-16
    2280:	dfc00315 	stw	ra,12(sp)
    2284:	df000215 	stw	fp,8(sp)
    2288:	df000204 	addi	fp,sp,8
    228c:	e13ffe15 	stw	r4,-8(fp)
    2290:	2805883a 	mov	r2,r5
    2294:	e0bfff0d 	sth	r2,-4(fp)
	set_rs485driver_dir(de_transmitter);
    2298:	01000044 	movi	r4,1
    229c:	00027100 	call	2710 <set_rs485driver_dir>
    write(pc_uart_file,msg,len);
    22a0:	d0a1cd17 	ldw	r2,-30924(gp)
    22a4:	1007883a 	mov	r3,r2
    22a8:	e0bfff0b 	ldhu	r2,-4(fp)
    22ac:	1809883a 	mov	r4,r3
    22b0:	e17ffe17 	ldw	r5,-8(fp)
    22b4:	100d883a 	mov	r6,r2
    22b8:	00030e00 	call	30e0 <write>
    request_for_rs485_driver_switch(len); //1tick - 100usec ~1byte
    22bc:	e0bfff0b 	ldhu	r2,-4(fp)
    22c0:	10803fcc 	andi	r2,r2,255
    22c4:	1009883a 	mov	r4,r2
    22c8:	00021b80 	call	21b8 <request_for_rs485_driver_switch>
    return 1;
    22cc:	00800044 	movi	r2,1
}
    22d0:	e037883a 	mov	sp,fp
    22d4:	dfc00117 	ldw	ra,4(sp)
    22d8:	df000017 	ldw	fp,0(sp)
    22dc:	dec00204 	addi	sp,sp,8
    22e0:	f800283a 	ret

000022e4 <send2pc_cmdpc>:

int send2pc_cmdpc(CmdPC *cmd)
{
    22e4:	defffc04 	addi	sp,sp,-16
    22e8:	dfc00315 	stw	ra,12(sp)
    22ec:	df000215 	stw	fp,8(sp)
    22f0:	df000204 	addi	fp,sp,8
    22f4:	e13fff15 	stw	r4,-4(fp)
	unsigned char *message = (unsigned char *)cmd;
    22f8:	e0bfff17 	ldw	r2,-4(fp)
    22fc:	e0bffe15 	stw	r2,-8(fp)
	set_rs485driver_dir(de_transmitter);
    2300:	01000044 	movi	r4,1
    2304:	00027100 	call	2710 <set_rs485driver_dir>
    write(pc_uart_file,message,cmd->dlen+4);
    2308:	d0a1cd17 	ldw	r2,-30924(gp)
    230c:	1007883a 	mov	r3,r2
    2310:	e0bfff17 	ldw	r2,-4(fp)
    2314:	10800083 	ldbu	r2,2(r2)
    2318:	10803fcc 	andi	r2,r2,255
    231c:	10800104 	addi	r2,r2,4
    2320:	1809883a 	mov	r4,r3
    2324:	e17ffe17 	ldw	r5,-8(fp)
    2328:	100d883a 	mov	r6,r2
    232c:	00030e00 	call	30e0 <write>
    request_for_rs485_driver_switch(cmd->dlen+4); //1tick - 100usec ~1byte
    2330:	e0bfff17 	ldw	r2,-4(fp)
    2334:	10800083 	ldbu	r2,2(r2)
    2338:	10800104 	addi	r2,r2,4
    233c:	10803fcc 	andi	r2,r2,255
    2340:	1009883a 	mov	r4,r2
    2344:	00021b80 	call	21b8 <request_for_rs485_driver_switch>
    return 1;
    2348:	00800044 	movi	r2,1
}
    234c:	e037883a 	mov	sp,fp
    2350:	dfc00117 	ldw	ra,4(sp)
    2354:	df000017 	ldw	fp,0(sp)
    2358:	dec00204 	addi	sp,sp,8
    235c:	f800283a 	ret

00002360 <read_pc_cmds>:

void read_pc_cmds()
{
    2360:	defffd04 	addi	sp,sp,-12
    2364:	dfc00215 	stw	ra,8(sp)
    2368:	df000115 	stw	fp,4(sp)
    236c:	df000104 	addi	fp,sp,4
	short new_data_size = 0;
    2370:	e03fff0d 	sth	zero,-4(fp)

	new_data_size=read(pc_uart_file,rec_pc->buffer+rec_pc->byte_cnt,sizeof(rec_pc->buffer));
    2374:	d0a1cd17 	ldw	r2,-30924(gp)
    2378:	1007883a 	mov	r3,r2
    237c:	d1200317 	ldw	r4,-32756(gp)
    2380:	d0a00317 	ldw	r2,-32756(gp)
    2384:	10801003 	ldbu	r2,64(r2)
    2388:	10803fcc 	andi	r2,r2,255
    238c:	2085883a 	add	r2,r4,r2
    2390:	1809883a 	mov	r4,r3
    2394:	100b883a 	mov	r5,r2
    2398:	01801004 	movi	r6,64
    239c:	0002f400 	call	2f40 <read>
    23a0:	e0bfff0d 	sth	r2,-4(fp)
    if (new_data_size>0) rec_pc->byte_cnt+=new_data_size;
    23a4:	e0bfff0f 	ldh	r2,-4(fp)
    23a8:	0080060e 	bge	zero,r2,23c4 <read_pc_cmds+0x64>
    23ac:	d0a00317 	ldw	r2,-32756(gp)
    23b0:	d0e00317 	ldw	r3,-32756(gp)
    23b4:	19001003 	ldbu	r4,64(r3)
    23b8:	e0ffff0b 	ldhu	r3,-4(fp)
    23bc:	20c7883a 	add	r3,r4,r3
    23c0:	10c01005 	stb	r3,64(r2)
    check_buffer_pc();
    23c4:	00023dc0 	call	23dc <check_buffer_pc>
}
    23c8:	e037883a 	mov	sp,fp
    23cc:	dfc00117 	ldw	ra,4(sp)
    23d0:	df000017 	ldw	fp,0(sp)
    23d4:	dec00204 	addi	sp,sp,8
    23d8:	f800283a 	ret

000023dc <check_buffer_pc>:

void check_buffer_pc()
{
    23dc:	defffb04 	addi	sp,sp,-20
    23e0:	dfc00415 	stw	ra,16(sp)
    23e4:	df000315 	stw	fp,12(sp)
    23e8:	df000304 	addi	fp,sp,12
	unsigned char i = 0;
    23ec:	e03ffd05 	stb	zero,-12(fp)
	short last_start = -1;
    23f0:	00bfffc4 	movi	r2,-1
    23f4:	e0bffd8d 	sth	r2,-10(fp)
	int last_msg_len = -1;
    23f8:	00bfffc4 	movi	r2,-1
    23fc:	e0bffe15 	stw	r2,-8(fp)

    if (rec_pc->byte_cnt>(PC_MIN_MSG_SIZE-1)) //handler of tv channel
    2400:	d0a00317 	ldw	r2,-32756(gp)
    2404:	10801003 	ldbu	r2,64(r2)
    2408:	10803fcc 	andi	r2,r2,255
    240c:	10800130 	cmpltui	r2,r2,4
    2410:	10004e1e 	bne	r2,zero,254c <check_buffer_pc+0x170>
    {
      for (i=0;i<rec_pc->byte_cnt;i++)
    2414:	e03ffd05 	stb	zero,-12(fp)
    2418:	00002206 	br	24a4 <check_buffer_pc+0xc8>
      {
    	  if (rec_pc->buffer[i]==PC_START_SIGN)
    241c:	d0e00317 	ldw	r3,-32756(gp)
    2420:	e0bffd03 	ldbu	r2,-12(fp)
    2424:	1885883a 	add	r2,r3,r2
    2428:	10800003 	ldbu	r2,0(r2)
    242c:	10803fcc 	andi	r2,r2,255
    2430:	108016d8 	cmpnei	r2,r2,91
    2434:	1000181e 	bne	r2,zero,2498 <check_buffer_pc+0xbc>
    		  {
        	  	  char length = -1;
    2438:	00bfffc4 	movi	r2,-1
    243c:	e0bfff45 	stb	r2,-3(fp)
    		  	  last_start=i; //    
    2440:	e0bffd03 	ldbu	r2,-12(fp)
    2444:	e0bffd8d 	sth	r2,-10(fp)
    		  	  length=integrity_check(rec_pc->buffer+i); //    
    2448:	d0e00317 	ldw	r3,-32756(gp)
    244c:	e0bffd03 	ldbu	r2,-12(fp)
    2450:	1885883a 	add	r2,r3,r2
    2454:	1009883a 	mov	r4,r2
    2458:	00025600 	call	2560 <integrity_check>
    245c:	e0bfff45 	stb	r2,-3(fp)
    	          if (length>0) // 
    2460:	e0bfff47 	ldb	r2,-3(fp)
    2464:	00800c0e 	bge	zero,r2,2498 <check_buffer_pc+0xbc>
    	          {
    	        	  pc_cmd_handler(rec_pc->buffer+i); //  
    2468:	d0e00317 	ldw	r3,-32756(gp)
    246c:	e0bffd03 	ldbu	r2,-12(fp)
    2470:	1885883a 	add	r2,r3,r2
    2474:	1009883a 	mov	r4,r2
    2478:	000266c0 	call	266c <pc_cmd_handler>
    	        	  i+=(length-1);//cycle increment //    
    247c:	e0ffff43 	ldbu	r3,-3(fp)
    2480:	e0bffd03 	ldbu	r2,-12(fp)
    2484:	1885883a 	add	r2,r3,r2
    2488:	10bfffc4 	addi	r2,r2,-1
    248c:	e0bffd05 	stb	r2,-12(fp)
    	        	  last_msg_len=length; //  
    2490:	e0bfff47 	ldb	r2,-3(fp)
    2494:	e0bffe15 	stw	r2,-8(fp)
	short last_start = -1;
	int last_msg_len = -1;

    if (rec_pc->byte_cnt>(PC_MIN_MSG_SIZE-1)) //handler of tv channel
    {
      for (i=0;i<rec_pc->byte_cnt;i++)
    2498:	e0bffd03 	ldbu	r2,-12(fp)
    249c:	10800044 	addi	r2,r2,1
    24a0:	e0bffd05 	stb	r2,-12(fp)
    24a4:	d0a00317 	ldw	r2,-32756(gp)
    24a8:	10801003 	ldbu	r2,64(r2)
    24ac:	10803fcc 	andi	r2,r2,255
    24b0:	e0fffd03 	ldbu	r3,-12(fp)
    24b4:	18bfd936 	bltu	r3,r2,241c <_gp+0xffff5364>
    	        	  last_msg_len=length; //  
    	          }
    		  }

      }
      if (last_start>=0) //        1 
    24b8:	e0bffd8f 	ldh	r2,-10(fp)
    24bc:	10002316 	blt	r2,zero,254c <check_buffer_pc+0x170>
      {
    	unsigned char i = 0;
    24c0:	e03fff05 	stb	zero,-4(fp)
    	unsigned char last_stop = last_start + last_msg_len - 1;
    24c4:	e0bffd8b 	ldhu	r2,-10(fp)
    24c8:	1007883a 	mov	r3,r2
    24cc:	e0bffe17 	ldw	r2,-8(fp)
    24d0:	1885883a 	add	r2,r3,r2
    24d4:	10bfffc4 	addi	r2,r2,-1
    24d8:	e0bfff85 	stb	r2,-2(fp)
    	unsigned char useful_payload = rec_pc->byte_cnt - last_stop - 1;
    24dc:	d0a00317 	ldw	r2,-32756(gp)
    24e0:	10c01003 	ldbu	r3,64(r2)
    24e4:	e0bfff83 	ldbu	r2,-2(fp)
    24e8:	1885c83a 	sub	r2,r3,r2
    24ec:	10bfffc4 	addi	r2,r2,-1
    24f0:	e0bfffc5 	stb	r2,-1(fp)
    	for (i=0;i<useful_payload;i++)
    24f4:	e03fff05 	stb	zero,-4(fp)
    24f8:	00000e06 	br	2534 <check_buffer_pc+0x158>
    		rec_pc->buffer[i]=rec_pc->buffer[i+last_stop + 1];
    24fc:	d1200317 	ldw	r4,-32756(gp)
    2500:	e0bfff03 	ldbu	r2,-4(fp)
    2504:	d1600317 	ldw	r5,-32756(gp)
    2508:	e1bfff03 	ldbu	r6,-4(fp)
    250c:	e0ffff83 	ldbu	r3,-2(fp)
    2510:	30c7883a 	add	r3,r6,r3
    2514:	18c00044 	addi	r3,r3,1
    2518:	28c7883a 	add	r3,r5,r3
    251c:	18c00003 	ldbu	r3,0(r3)
    2520:	2085883a 	add	r2,r4,r2
    2524:	10c00005 	stb	r3,0(r2)
      if (last_start>=0) //        1 
      {
    	unsigned char i = 0;
    	unsigned char last_stop = last_start + last_msg_len - 1;
    	unsigned char useful_payload = rec_pc->byte_cnt - last_stop - 1;
    	for (i=0;i<useful_payload;i++)
    2528:	e0bfff03 	ldbu	r2,-4(fp)
    252c:	10800044 	addi	r2,r2,1
    2530:	e0bfff05 	stb	r2,-4(fp)
    2534:	e0ffff03 	ldbu	r3,-4(fp)
    2538:	e0bfffc3 	ldbu	r2,-1(fp)
    253c:	18bfef36 	bltu	r3,r2,24fc <_gp+0xffff5444>
    		rec_pc->buffer[i]=rec_pc->buffer[i+last_stop + 1];
    	rec_pc->byte_cnt = useful_payload;
    2540:	d0a00317 	ldw	r2,-32756(gp)
    2544:	e0ffffc3 	ldbu	r3,-1(fp)
    2548:	10c01005 	stb	r3,64(r2)
      }
    }
}
    254c:	e037883a 	mov	sp,fp
    2550:	dfc00117 	ldw	ra,4(sp)
    2554:	df000017 	ldw	fp,0(sp)
    2558:	dec00204 	addi	sp,sp,8
    255c:	f800283a 	ret

00002560 <integrity_check>:

char integrity_check (unsigned char *msg)
{
    2560:	defffc04 	addi	sp,sp,-16
    2564:	dfc00315 	stw	ra,12(sp)
    2568:	df000215 	stw	fp,8(sp)
    256c:	df000204 	addi	fp,sp,8
    2570:	e13fff15 	stw	r4,-4(fp)
   char msg_length = -1;
    2574:	00bfffc4 	movi	r2,-1
    2578:	e0bffe05 	stb	r2,-8(fp)
   unsigned char crc = 0;
    257c:	e03ffe45 	stb	zero,-7(fp)
   crc=pc_crc_calc(msg,3+msg[2]);
    2580:	e0bfff17 	ldw	r2,-4(fp)
    2584:	10800084 	addi	r2,r2,2
    2588:	10800003 	ldbu	r2,0(r2)
    258c:	108000c4 	addi	r2,r2,3
    2590:	10803fcc 	andi	r2,r2,255
    2594:	e13fff17 	ldw	r4,-4(fp)
    2598:	100b883a 	mov	r5,r2
    259c:	00025fc0 	call	25fc <pc_crc_calc>
    25a0:	e0bffe45 	stb	r2,-7(fp)
   if (crc==msg[3+msg[2]])
    25a4:	e0bfff17 	ldw	r2,-4(fp)
    25a8:	10800084 	addi	r2,r2,2
    25ac:	10800003 	ldbu	r2,0(r2)
    25b0:	10803fcc 	andi	r2,r2,255
    25b4:	108000c4 	addi	r2,r2,3
    25b8:	e0ffff17 	ldw	r3,-4(fp)
    25bc:	1885883a 	add	r2,r3,r2
    25c0:	10800003 	ldbu	r2,0(r2)
    25c4:	10c03fcc 	andi	r3,r2,255
    25c8:	e0bffe43 	ldbu	r2,-7(fp)
    25cc:	1880051e 	bne	r3,r2,25e4 <integrity_check+0x84>
	   msg_length=4+msg[2];
    25d0:	e0bfff17 	ldw	r2,-4(fp)
    25d4:	10800084 	addi	r2,r2,2
    25d8:	10800003 	ldbu	r2,0(r2)
    25dc:	10800104 	addi	r2,r2,4
    25e0:	e0bffe05 	stb	r2,-8(fp)
   return msg_length;
    25e4:	e0bffe03 	ldbu	r2,-8(fp)
}
    25e8:	e037883a 	mov	sp,fp
    25ec:	dfc00117 	ldw	ra,4(sp)
    25f0:	df000017 	ldw	fp,0(sp)
    25f4:	dec00204 	addi	sp,sp,8
    25f8:	f800283a 	ret

000025fc <pc_crc_calc>:

unsigned char pc_crc_calc(unsigned char *msg, unsigned char size)
{
    25fc:	defffc04 	addi	sp,sp,-16
    2600:	df000315 	stw	fp,12(sp)
    2604:	df000304 	addi	fp,sp,12
    2608:	e13ffe15 	stw	r4,-8(fp)
    260c:	2805883a 	mov	r2,r5
    2610:	e0bfff05 	stb	r2,-4(fp)
  unsigned char crc = 0;
    2614:	e03ffd05 	stb	zero,-12(fp)
  unsigned char i = 0;
    2618:	e03ffd45 	stb	zero,-11(fp)
  for (i=0;i<size;i++) crc=crc^msg[i];
    261c:	e03ffd45 	stb	zero,-11(fp)
    2620:	00000a06 	br	264c <pc_crc_calc+0x50>
    2624:	e0bffd43 	ldbu	r2,-11(fp)
    2628:	e0fffe17 	ldw	r3,-8(fp)
    262c:	1885883a 	add	r2,r3,r2
    2630:	10c00003 	ldbu	r3,0(r2)
    2634:	e0bffd03 	ldbu	r2,-12(fp)
    2638:	1884f03a 	xor	r2,r3,r2
    263c:	e0bffd05 	stb	r2,-12(fp)
    2640:	e0bffd43 	ldbu	r2,-11(fp)
    2644:	10800044 	addi	r2,r2,1
    2648:	e0bffd45 	stb	r2,-11(fp)
    264c:	e0fffd43 	ldbu	r3,-11(fp)
    2650:	e0bfff03 	ldbu	r2,-4(fp)
    2654:	18bff336 	bltu	r3,r2,2624 <_gp+0xffff556c>
  return crc;
    2658:	e0bffd03 	ldbu	r2,-12(fp)
}
    265c:	e037883a 	mov	sp,fp
    2660:	df000017 	ldw	fp,0(sp)
    2664:	dec00104 	addi	sp,sp,4
    2668:	f800283a 	ret

0000266c <pc_cmd_handler>:

void pc_cmd_handler(unsigned char *msg)
{
    266c:	defffc04 	addi	sp,sp,-16
    2670:	dfc00315 	stw	ra,12(sp)
    2674:	df000215 	stw	fp,8(sp)
    2678:	df000204 	addi	fp,sp,8
    267c:	e13fff15 	stw	r4,-4(fp)
	CmdPC *cmd;
	cmd = (CmdPC*)msg;
    2680:	e0bfff17 	ldw	r2,-4(fp)
    2684:	e0bffe15 	stw	r2,-8(fp)
	switch (cmd->code)
    2688:	e0bffe17 	ldw	r2,-8(fp)
    268c:	10800043 	ldbu	r2,1(r2)
    2690:	10803fcc 	andi	r2,r2,255
    2694:	10c002e8 	cmpgeui	r3,r2,11
    2698:	1800151e 	bne	r3,zero,26f0 <pc_cmd_handler+0x84>
    269c:	1085883a 	add	r2,r2,r2
    26a0:	1087883a 	add	r3,r2,r2
    26a4:	00800034 	movhi	r2,0
    26a8:	1089ae04 	addi	r2,r2,9912
    26ac:	1885883a 	add	r2,r3,r2
    26b0:	10800017 	ldw	r2,0(r2)
    26b4:	1000683a 	jmp	r2
    26b8:	000026e4 	muli	zero,zero,155
    26bc:	000026f8 	rdprs	zero,zero,155
    26c0:	000026f8 	rdprs	zero,zero,155
    26c4:	000026f8 	rdprs	zero,zero,155
    26c8:	000026f8 	rdprs	zero,zero,155
    26cc:	000026f8 	rdprs	zero,zero,155
    26d0:	000026f8 	rdprs	zero,zero,155
    26d4:	000026f8 	rdprs	zero,zero,155
    26d8:	000026f8 	rdprs	zero,zero,155
    26dc:	000026f8 	rdprs	zero,zero,155
    26e0:	000026f8 	rdprs	zero,zero,155
	{
		case PCCOM_ECHO:
			send2pc_cmdpc(cmd);
    26e4:	e13ffe17 	ldw	r4,-8(fp)
    26e8:	00022e40 	call	22e4 <send2pc_cmdpc>
			break;
    26ec:	00000306 	br	26fc <pc_cmd_handler+0x90>
		case PCCOM_ACCELEROMETER: break;
		case PCCOM_STEPPER_IRIS: break;
		case PCCOM_STEPPER_ATTEN: break;
		case PCCOM_AMPLIFIER: break;
		case PCCOM_APD_SOURCE: break;
		default: break;
    26f0:	0001883a 	nop
    26f4:	00000106 	br	26fc <pc_cmd_handler+0x90>
		case PCCOM_LASER: break;
		case PCCOM_ACCELEROMETER: break;
		case PCCOM_STEPPER_IRIS: break;
		case PCCOM_STEPPER_ATTEN: break;
		case PCCOM_AMPLIFIER: break;
		case PCCOM_APD_SOURCE: break;
    26f8:	0001883a 	nop
		default: break;
	}
}
    26fc:	e037883a 	mov	sp,fp
    2700:	dfc00117 	ldw	ra,4(sp)
    2704:	df000017 	ldw	fp,0(sp)
    2708:	dec00204 	addi	sp,sp,8
    270c:	f800283a 	ret

00002710 <set_rs485driver_dir>:

void set_rs485driver_dir(unsigned char dir)
{
    2710:	defffe04 	addi	sp,sp,-8
    2714:	df000115 	stw	fp,4(sp)
    2718:	df000104 	addi	fp,sp,4
    271c:	2005883a 	mov	r2,r4
    2720:	e0bfff05 	stb	r2,-4(fp)
	IOWR_ALTERA_AVALON_PIO_DATA(RS485_DE_BASE,dir);
    2724:	e0ffff03 	ldbu	r3,-4(fp)
    2728:	00a5a014 	movui	r2,38528
    272c:	10c00035 	stwio	r3,0(r2)
}
    2730:	e037883a 	mov	sp,fp
    2734:	df000017 	ldw	fp,0(sp)
    2738:	dec00104 	addi	sp,sp,4
    273c:	f800283a 	ret

00002740 <vga_init>:
} t_vga_gains;

void write_data2vga(unsigned char data);

void vga_init()
{
    2740:	defffe04 	addi	sp,sp,-8
    2744:	dfc00115 	stw	ra,4(sp)
    2748:	df000015 	stw	fp,0(sp)
    274c:	d839883a 	mov	fp,sp
	write_data2vga(plus16db);
    2750:	010001c4 	movi	r4,7
    2754:	000276c0 	call	276c <write_data2vga>
}
    2758:	e037883a 	mov	sp,fp
    275c:	dfc00117 	ldw	ra,4(sp)
    2760:	df000017 	ldw	fp,0(sp)
    2764:	dec00204 	addi	sp,sp,8
    2768:	f800283a 	ret

0000276c <write_data2vga>:

void write_data2vga(unsigned char data)
{
    276c:	defffa04 	addi	sp,sp,-24
    2770:	df000515 	stw	fp,20(sp)
    2774:	df000504 	addi	fp,sp,20
    2778:	2005883a 	mov	r2,r4
    277c:	e0bfff05 	stb	r2,-4(fp)
   unsigned int buf = 0;
    2780:	e03ffc15 	stw	zero,-16(fp)
   unsigned char clk_div;
   unsigned char clk_pol;
   unsigned char clk_phase;
   unsigned char datalen;

   unsigned int set = 0;
    2784:	e03ffb15 	stw	zero,-20(fp)

   clk_div = 13;
    2788:	00800344 	movi	r2,13
    278c:	e0bffd05 	stb	r2,-12(fp)
   clk_pol = 0;
    2790:	e03ffd45 	stb	zero,-11(fp)
   clk_phase = 0;
    2794:	e03ffd85 	stb	zero,-10(fp)
   datalen = 4;
    2798:	00800104 	movi	r2,4
    279c:	e0bffdc5 	stb	r2,-9(fp)

   tx_data = data;
    27a0:	e0bfff03 	ldbu	r2,-4(fp)
    27a4:	e0bffe15 	stw	r2,-8(fp)
   tx_data = tx_data <<28;
    27a8:	e0bffe17 	ldw	r2,-8(fp)
    27ac:	1004973a 	slli	r2,r2,28
    27b0:	e0bffe15 	stw	r2,-8(fp)

   if (clk_pol) set|=0x2;
    27b4:	e0bffd43 	ldbu	r2,-11(fp)
    27b8:	10000326 	beq	r2,zero,27c8 <write_data2vga+0x5c>
    27bc:	e0bffb17 	ldw	r2,-20(fp)
    27c0:	10800094 	ori	r2,r2,2
    27c4:	e0bffb15 	stw	r2,-20(fp)
   if (clk_phase) set|=0x4;
    27c8:	e0bffd83 	ldbu	r2,-10(fp)
    27cc:	10000326 	beq	r2,zero,27dc <write_data2vga+0x70>
    27d0:	e0bffb17 	ldw	r2,-20(fp)
    27d4:	10800114 	ori	r2,r2,4
    27d8:	e0bffb15 	stw	r2,-20(fp)
   set=datalen<<3;
    27dc:	e0bffdc3 	ldbu	r2,-9(fp)
    27e0:	100490fa 	slli	r2,r2,3
    27e4:	e0bffb15 	stw	r2,-20(fp)
   set|=buf;
    27e8:	e0fffb17 	ldw	r3,-20(fp)
    27ec:	e0bffc17 	ldw	r2,-16(fp)
    27f0:	1884b03a 	or	r2,r3,r2
    27f4:	e0bffb15 	stw	r2,-20(fp)
   buf=clk_div<<11;
    27f8:	e0bffd03 	ldbu	r2,-12(fp)
    27fc:	100492fa 	slli	r2,r2,11
    2800:	e0bffc15 	stw	r2,-16(fp)
   set|=buf;
    2804:	e0fffb17 	ldw	r3,-20(fp)
    2808:	e0bffc17 	ldw	r2,-16(fp)
    280c:	1884b03a 	or	r2,r3,r2
    2810:	e0bffb15 	stw	r2,-20(fp)

#define SPI_CONTROLLER_VGA_BASE 0x9740

   IOWR(SPI_CONTROLLER_VGA_BASE,0,set);
    2814:	e0fffb17 	ldw	r3,-20(fp)
    2818:	00a5d014 	movui	r2,38720
    281c:	10c00035 	stwio	r3,0(r2)

   IOWR(SPI_CONTROLLER_VGA_BASE,2,tx_data);
    2820:	e0fffe17 	ldw	r3,-8(fp)
    2824:	00a5d214 	movui	r2,38728
    2828:	10c00035 	stwio	r3,0(r2)

   set|=0x1;
    282c:	e0bffb17 	ldw	r2,-20(fp)
    2830:	10800054 	ori	r2,r2,1
    2834:	e0bffb15 	stw	r2,-20(fp)
   IOWR(SPI_CONTROLLER_VGA_BASE,0,set);
    2838:	e0fffb17 	ldw	r3,-20(fp)
    283c:	00a5d014 	movui	r2,38720
    2840:	10c00035 	stwio	r3,0(r2)
}
    2844:	e037883a 	mov	sp,fp
    2848:	df000017 	ldw	fp,0(sp)
    284c:	dec00104 	addi	sp,sp,4
    2850:	f800283a 	ret

00002854 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    2854:	defff904 	addi	sp,sp,-28
    2858:	dfc00615 	stw	ra,24(sp)
    285c:	df000515 	stw	fp,20(sp)
    2860:	df000504 	addi	fp,sp,20
    2864:	e13ffc15 	stw	r4,-16(fp)
    2868:	e17ffd15 	stw	r5,-12(fp)
    286c:	e1bffe15 	stw	r6,-8(fp)
    2870:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
    2874:	e0800217 	ldw	r2,8(fp)
    2878:	d8800015 	stw	r2,0(sp)
    287c:	e13ffc17 	ldw	r4,-16(fp)
    2880:	e17ffd17 	ldw	r5,-12(fp)
    2884:	e1bffe17 	ldw	r6,-8(fp)
    2888:	e1ffff17 	ldw	r7,-4(fp)
    288c:	0002a2c0 	call	2a2c <alt_iic_isr_register>
}  
    2890:	e037883a 	mov	sp,fp
    2894:	dfc00117 	ldw	ra,4(sp)
    2898:	df000017 	ldw	fp,0(sp)
    289c:	dec00204 	addi	sp,sp,8
    28a0:	f800283a 	ret

000028a4 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    28a4:	defff904 	addi	sp,sp,-28
    28a8:	df000615 	stw	fp,24(sp)
    28ac:	df000604 	addi	fp,sp,24
    28b0:	e13ffe15 	stw	r4,-8(fp)
    28b4:	e17fff15 	stw	r5,-4(fp)
    28b8:	e0bfff17 	ldw	r2,-4(fp)
    28bc:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    28c0:	0005303a 	rdctl	r2,status
    28c4:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    28c8:	e0fffb17 	ldw	r3,-20(fp)
    28cc:	00bfff84 	movi	r2,-2
    28d0:	1884703a 	and	r2,r3,r2
    28d4:	1001703a 	wrctl	status,r2
  
  return context;
    28d8:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    28dc:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
    28e0:	e0bffa17 	ldw	r2,-24(fp)
    28e4:	00c00044 	movi	r3,1
    28e8:	1884983a 	sll	r2,r3,r2
    28ec:	1007883a 	mov	r3,r2
    28f0:	00800034 	movhi	r2,0
    28f4:	1095fc04 	addi	r2,r2,22512
    28f8:	10800017 	ldw	r2,0(r2)
    28fc:	1886b03a 	or	r3,r3,r2
    2900:	00800034 	movhi	r2,0
    2904:	1095fc04 	addi	r2,r2,22512
    2908:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    290c:	00800034 	movhi	r2,0
    2910:	1095fc04 	addi	r2,r2,22512
    2914:	10800017 	ldw	r2,0(r2)
    2918:	100170fa 	wrctl	ienable,r2
    291c:	e0bffc17 	ldw	r2,-16(fp)
    2920:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    2924:	e0bffd17 	ldw	r2,-12(fp)
    2928:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    292c:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
    2930:	e037883a 	mov	sp,fp
    2934:	df000017 	ldw	fp,0(sp)
    2938:	dec00104 	addi	sp,sp,4
    293c:	f800283a 	ret

00002940 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    2940:	defff904 	addi	sp,sp,-28
    2944:	df000615 	stw	fp,24(sp)
    2948:	df000604 	addi	fp,sp,24
    294c:	e13ffe15 	stw	r4,-8(fp)
    2950:	e17fff15 	stw	r5,-4(fp)
    2954:	e0bfff17 	ldw	r2,-4(fp)
    2958:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    295c:	0005303a 	rdctl	r2,status
    2960:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2964:	e0fffb17 	ldw	r3,-20(fp)
    2968:	00bfff84 	movi	r2,-2
    296c:	1884703a 	and	r2,r3,r2
    2970:	1001703a 	wrctl	status,r2
  
  return context;
    2974:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    2978:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
    297c:	e0bffa17 	ldw	r2,-24(fp)
    2980:	00c00044 	movi	r3,1
    2984:	1884983a 	sll	r2,r3,r2
    2988:	0084303a 	nor	r2,zero,r2
    298c:	1007883a 	mov	r3,r2
    2990:	00800034 	movhi	r2,0
    2994:	1095fc04 	addi	r2,r2,22512
    2998:	10800017 	ldw	r2,0(r2)
    299c:	1886703a 	and	r3,r3,r2
    29a0:	00800034 	movhi	r2,0
    29a4:	1095fc04 	addi	r2,r2,22512
    29a8:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    29ac:	00800034 	movhi	r2,0
    29b0:	1095fc04 	addi	r2,r2,22512
    29b4:	10800017 	ldw	r2,0(r2)
    29b8:	100170fa 	wrctl	ienable,r2
    29bc:	e0bffc17 	ldw	r2,-16(fp)
    29c0:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    29c4:	e0bffd17 	ldw	r2,-12(fp)
    29c8:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    29cc:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
    29d0:	e037883a 	mov	sp,fp
    29d4:	df000017 	ldw	fp,0(sp)
    29d8:	dec00104 	addi	sp,sp,4
    29dc:	f800283a 	ret

000029e0 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    29e0:	defffc04 	addi	sp,sp,-16
    29e4:	df000315 	stw	fp,12(sp)
    29e8:	df000304 	addi	fp,sp,12
    29ec:	e13ffe15 	stw	r4,-8(fp)
    29f0:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
    29f4:	000530fa 	rdctl	r2,ienable
    29f8:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
    29fc:	e0bfff17 	ldw	r2,-4(fp)
    2a00:	00c00044 	movi	r3,1
    2a04:	1884983a 	sll	r2,r3,r2
    2a08:	1007883a 	mov	r3,r2
    2a0c:	e0bffd17 	ldw	r2,-12(fp)
    2a10:	1884703a 	and	r2,r3,r2
    2a14:	1004c03a 	cmpne	r2,r2,zero
    2a18:	10803fcc 	andi	r2,r2,255
}
    2a1c:	e037883a 	mov	sp,fp
    2a20:	df000017 	ldw	fp,0(sp)
    2a24:	dec00104 	addi	sp,sp,4
    2a28:	f800283a 	ret

00002a2c <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    2a2c:	defff504 	addi	sp,sp,-44
    2a30:	dfc00a15 	stw	ra,40(sp)
    2a34:	df000915 	stw	fp,36(sp)
    2a38:	df000904 	addi	fp,sp,36
    2a3c:	e13ffc15 	stw	r4,-16(fp)
    2a40:	e17ffd15 	stw	r5,-12(fp)
    2a44:	e1bffe15 	stw	r6,-8(fp)
    2a48:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
    2a4c:	00bffa84 	movi	r2,-22
    2a50:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
    2a54:	e0bffd17 	ldw	r2,-12(fp)
    2a58:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    2a5c:	e0bff817 	ldw	r2,-32(fp)
    2a60:	10800808 	cmpgei	r2,r2,32
    2a64:	1000271e 	bne	r2,zero,2b04 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    2a68:	0005303a 	rdctl	r2,status
    2a6c:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    2a70:	e0fffa17 	ldw	r3,-24(fp)
    2a74:	00bfff84 	movi	r2,-2
    2a78:	1884703a 	and	r2,r3,r2
    2a7c:	1001703a 	wrctl	status,r2
  
  return context;
    2a80:	e0bffa17 	ldw	r2,-24(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
    2a84:	e0bff915 	stw	r2,-28(fp)

    alt_irq[id].handler = isr;
    2a88:	00c00034 	movhi	r3,0
    2a8c:	18d69104 	addi	r3,r3,23108
    2a90:	e0bff817 	ldw	r2,-32(fp)
    2a94:	100490fa 	slli	r2,r2,3
    2a98:	1885883a 	add	r2,r3,r2
    2a9c:	e0fffe17 	ldw	r3,-8(fp)
    2aa0:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
    2aa4:	00c00034 	movhi	r3,0
    2aa8:	18d69104 	addi	r3,r3,23108
    2aac:	e0bff817 	ldw	r2,-32(fp)
    2ab0:	100490fa 	slli	r2,r2,3
    2ab4:	1885883a 	add	r2,r3,r2
    2ab8:	10800104 	addi	r2,r2,4
    2abc:	e0ffff17 	ldw	r3,-4(fp)
    2ac0:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    2ac4:	e0bffe17 	ldw	r2,-8(fp)
    2ac8:	10000526 	beq	r2,zero,2ae0 <alt_iic_isr_register+0xb4>
    2acc:	e0bff817 	ldw	r2,-32(fp)
    2ad0:	e13ffc17 	ldw	r4,-16(fp)
    2ad4:	100b883a 	mov	r5,r2
    2ad8:	00028a40 	call	28a4 <alt_ic_irq_enable>
    2adc:	00000406 	br	2af0 <alt_iic_isr_register+0xc4>
    2ae0:	e0bff817 	ldw	r2,-32(fp)
    2ae4:	e13ffc17 	ldw	r4,-16(fp)
    2ae8:	100b883a 	mov	r5,r2
    2aec:	00029400 	call	2940 <alt_ic_irq_disable>
    2af0:	e0bff715 	stw	r2,-36(fp)
    2af4:	e0bff917 	ldw	r2,-28(fp)
    2af8:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    2afc:	e0bffb17 	ldw	r2,-20(fp)
    2b00:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
    2b04:	e0bff717 	ldw	r2,-36(fp)
}
    2b08:	e037883a 	mov	sp,fp
    2b0c:	dfc00117 	ldw	ra,4(sp)
    2b10:	df000017 	ldw	fp,0(sp)
    2b14:	dec00204 	addi	sp,sp,8
    2b18:	f800283a 	ret

00002b1c <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
    2b1c:	defffc04 	addi	sp,sp,-16
    2b20:	df000315 	stw	fp,12(sp)
    2b24:	df000304 	addi	fp,sp,12
    2b28:	e13ffd15 	stw	r4,-12(fp)
    2b2c:	e17ffe15 	stw	r5,-8(fp)
    2b30:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
    2b34:	e0fffe17 	ldw	r3,-8(fp)
    2b38:	e0bffd17 	ldw	r2,-12(fp)
    2b3c:	18800e26 	beq	r3,r2,2b78 <alt_load_section+0x5c>
  {
    while( to != end )
    2b40:	00000a06 	br	2b6c <alt_load_section+0x50>
    {
      *to++ = *from++;
    2b44:	e0bffd17 	ldw	r2,-12(fp)
    2b48:	10c00017 	ldw	r3,0(r2)
    2b4c:	e0bffe17 	ldw	r2,-8(fp)
    2b50:	10c00015 	stw	r3,0(r2)
    2b54:	e0bffe17 	ldw	r2,-8(fp)
    2b58:	10800104 	addi	r2,r2,4
    2b5c:	e0bffe15 	stw	r2,-8(fp)
    2b60:	e0bffd17 	ldw	r2,-12(fp)
    2b64:	10800104 	addi	r2,r2,4
    2b68:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
    2b6c:	e0fffe17 	ldw	r3,-8(fp)
    2b70:	e0bfff17 	ldw	r2,-4(fp)
    2b74:	18bff31e 	bne	r3,r2,2b44 <_gp+0xffff5a8c>
    {
      *to++ = *from++;
    }
  }
}
    2b78:	e037883a 	mov	sp,fp
    2b7c:	df000017 	ldw	fp,0(sp)
    2b80:	dec00104 	addi	sp,sp,4
    2b84:	f800283a 	ret

00002b88 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
    2b88:	defffe04 	addi	sp,sp,-8
    2b8c:	dfc00115 	stw	ra,4(sp)
    2b90:	df000015 	stw	fp,0(sp)
    2b94:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
    2b98:	01000034 	movhi	r4,0
    2b9c:	21143e04 	addi	r4,r4,20728
    2ba0:	01400034 	movhi	r5,0
    2ba4:	29529304 	addi	r5,r5,19020
    2ba8:	01800034 	movhi	r6,0
    2bac:	31943e04 	addi	r6,r6,20728
    2bb0:	0002b1c0 	call	2b1c <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
    2bb4:	01000034 	movhi	r4,0
    2bb8:	21000804 	addi	r4,r4,32
    2bbc:	01400034 	movhi	r5,0
    2bc0:	29400804 	addi	r5,r5,32
    2bc4:	01800034 	movhi	r6,0
    2bc8:	31806e04 	addi	r6,r6,440
    2bcc:	0002b1c0 	call	2b1c <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
    2bd0:	01000034 	movhi	r4,0
    2bd4:	21128304 	addi	r4,r4,18956
    2bd8:	01400034 	movhi	r5,0
    2bdc:	29528304 	addi	r5,r5,18956
    2be0:	01800034 	movhi	r6,0
    2be4:	31929304 	addi	r6,r6,19020
    2be8:	0002b1c0 	call	2b1c <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
    2bec:	0003d8c0 	call	3d8c <alt_dcache_flush_all>
  alt_icache_flush_all();
    2bf0:	00041fc0 	call	41fc <alt_icache_flush_all>
}
    2bf4:	e037883a 	mov	sp,fp
    2bf8:	dfc00117 	ldw	ra,4(sp)
    2bfc:	df000017 	ldw	fp,0(sp)
    2c00:	dec00204 	addi	sp,sp,8
    2c04:	f800283a 	ret

00002c08 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    2c08:	defffd04 	addi	sp,sp,-12
    2c0c:	dfc00215 	stw	ra,8(sp)
    2c10:	df000115 	stw	fp,4(sp)
    2c14:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    2c18:	0009883a 	mov	r4,zero
    2c1c:	00032040 	call	3204 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
    2c20:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    2c24:	00032380 	call	3238 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    2c28:	01000034 	movhi	r4,0
    2c2c:	21128704 	addi	r4,r4,18972
    2c30:	01400034 	movhi	r5,0
    2c34:	29528704 	addi	r5,r5,18972
    2c38:	01800034 	movhi	r6,0
    2c3c:	31928704 	addi	r6,r6,18972
    2c40:	00042ec0 	call	42ec <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
    2c44:	0003eec0 	call	3eec <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
    2c48:	01000034 	movhi	r4,0
    2c4c:	210fd204 	addi	r4,r4,16200
    2c50:	00045ac0 	call	45ac <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    2c54:	d121cf17 	ldw	r4,-30916(gp)
    2c58:	d0e1d017 	ldw	r3,-30912(gp)
    2c5c:	d0a1d117 	ldw	r2,-30908(gp)
    2c60:	180b883a 	mov	r5,r3
    2c64:	100d883a 	mov	r6,r2
    2c68:	00011e40 	call	11e4 <main>
    2c6c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    2c70:	01000044 	movi	r4,1
    2c74:	0003cc40 	call	3cc4 <close>
  exit (result);
    2c78:	e13fff17 	ldw	r4,-4(fp)
    2c7c:	00045c00 	call	45c0 <exit>

00002c80 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    2c80:	defffe04 	addi	sp,sp,-8
    2c84:	dfc00115 	stw	ra,4(sp)
    2c88:	df000015 	stw	fp,0(sp)
    2c8c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    2c90:	00800034 	movhi	r2,0
    2c94:	10943904 	addi	r2,r2,20708
    2c98:	10800017 	ldw	r2,0(r2)
    2c9c:	10000526 	beq	r2,zero,2cb4 <alt_get_errno+0x34>
    2ca0:	00800034 	movhi	r2,0
    2ca4:	10943904 	addi	r2,r2,20708
    2ca8:	10800017 	ldw	r2,0(r2)
    2cac:	103ee83a 	callr	r2
    2cb0:	00000206 	br	2cbc <alt_get_errno+0x3c>
    2cb4:	00800034 	movhi	r2,0
    2cb8:	10960204 	addi	r2,r2,22536
}
    2cbc:	e037883a 	mov	sp,fp
    2cc0:	dfc00117 	ldw	ra,4(sp)
    2cc4:	df000017 	ldw	fp,0(sp)
    2cc8:	dec00204 	addi	sp,sp,8
    2ccc:	f800283a 	ret

00002cd0 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    2cd0:	defffd04 	addi	sp,sp,-12
    2cd4:	df000215 	stw	fp,8(sp)
    2cd8:	df000204 	addi	fp,sp,8
    2cdc:	e13fff15 	stw	r4,-4(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    2ce0:	e0bfff17 	ldw	r2,-4(fp)
    2ce4:	10800217 	ldw	r2,8(r2)
    2ce8:	10d00034 	orhi	r3,r2,16384
    2cec:	e0bfff17 	ldw	r2,-4(fp)
    2cf0:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    2cf4:	e03ffe15 	stw	zero,-8(fp)
    2cf8:	00001d06 	br	2d70 <alt_file_locked+0xa0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    2cfc:	00c00034 	movhi	r3,0
    2d00:	18d2ce04 	addi	r3,r3,19256
    2d04:	e0bffe17 	ldw	r2,-8(fp)
    2d08:	10800324 	muli	r2,r2,12
    2d0c:	1885883a 	add	r2,r3,r2
    2d10:	10c00017 	ldw	r3,0(r2)
    2d14:	e0bfff17 	ldw	r2,-4(fp)
    2d18:	10800017 	ldw	r2,0(r2)
    2d1c:	1880111e 	bne	r3,r2,2d64 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    2d20:	00c00034 	movhi	r3,0
    2d24:	18d2ce04 	addi	r3,r3,19256
    2d28:	e0bffe17 	ldw	r2,-8(fp)
    2d2c:	10800324 	muli	r2,r2,12
    2d30:	1885883a 	add	r2,r3,r2
    2d34:	10800204 	addi	r2,r2,8
    2d38:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    2d3c:	1000090e 	bge	r2,zero,2d64 <alt_file_locked+0x94>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    2d40:	e0bffe17 	ldw	r2,-8(fp)
    2d44:	10c00324 	muli	r3,r2,12
    2d48:	00800034 	movhi	r2,0
    2d4c:	1092ce04 	addi	r2,r2,19256
    2d50:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    2d54:	e0bfff17 	ldw	r2,-4(fp)
    2d58:	18800226 	beq	r3,r2,2d64 <alt_file_locked+0x94>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    2d5c:	00bffcc4 	movi	r2,-13
    2d60:	00000a06 	br	2d8c <alt_file_locked+0xbc>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    2d64:	e0bffe17 	ldw	r2,-8(fp)
    2d68:	10800044 	addi	r2,r2,1
    2d6c:	e0bffe15 	stw	r2,-8(fp)
    2d70:	00800034 	movhi	r2,0
    2d74:	10943804 	addi	r2,r2,20704
    2d78:	10800017 	ldw	r2,0(r2)
    2d7c:	1007883a 	mov	r3,r2
    2d80:	e0bffe17 	ldw	r2,-8(fp)
    2d84:	18bfdd2e 	bgeu	r3,r2,2cfc <_gp+0xffff5c44>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    2d88:	0005883a 	mov	r2,zero
}
    2d8c:	e037883a 	mov	sp,fp
    2d90:	df000017 	ldw	fp,0(sp)
    2d94:	dec00104 	addi	sp,sp,4
    2d98:	f800283a 	ret

00002d9c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    2d9c:	defff604 	addi	sp,sp,-40
    2da0:	dfc00915 	stw	ra,36(sp)
    2da4:	df000815 	stw	fp,32(sp)
    2da8:	df000804 	addi	fp,sp,32
    2dac:	e13ffd15 	stw	r4,-12(fp)
    2db0:	e17ffe15 	stw	r5,-8(fp)
    2db4:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    2db8:	00bfffc4 	movi	r2,-1
    2dbc:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
    2dc0:	00bffb44 	movi	r2,-19
    2dc4:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
    2dc8:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    2dcc:	e13ffd17 	ldw	r4,-12(fp)
    2dd0:	01400034 	movhi	r5,0
    2dd4:	29543604 	addi	r5,r5,20696
    2dd8:	0003fa40 	call	3fa4 <alt_find_dev>
    2ddc:	e0bff815 	stw	r2,-32(fp)
    2de0:	e0bff817 	ldw	r2,-32(fp)
    2de4:	1000051e 	bne	r2,zero,2dfc <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    2de8:	e13ffd17 	ldw	r4,-12(fp)
    2dec:	00040340 	call	4034 <alt_find_file>
    2df0:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
    2df4:	00800044 	movi	r2,1
    2df8:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    2dfc:	e0bff817 	ldw	r2,-32(fp)
    2e00:	10002926 	beq	r2,zero,2ea8 <open+0x10c>
  {
    if ((index = alt_get_fd (dev)) < 0)
    2e04:	e13ff817 	ldw	r4,-32(fp)
    2e08:	00041480 	call	4148 <alt_get_fd>
    2e0c:	e0bff915 	stw	r2,-28(fp)
    2e10:	e0bff917 	ldw	r2,-28(fp)
    2e14:	1000030e 	bge	r2,zero,2e24 <open+0x88>
    {
      status = index;
    2e18:	e0bff917 	ldw	r2,-28(fp)
    2e1c:	e0bffa15 	stw	r2,-24(fp)
    2e20:	00002306 	br	2eb0 <open+0x114>
    }
    else
    {
      fd = &alt_fd_list[index];
    2e24:	e0bff917 	ldw	r2,-28(fp)
    2e28:	10c00324 	muli	r3,r2,12
    2e2c:	00800034 	movhi	r2,0
    2e30:	1092ce04 	addi	r2,r2,19256
    2e34:	1885883a 	add	r2,r3,r2
    2e38:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    2e3c:	e0fffe17 	ldw	r3,-8(fp)
    2e40:	00900034 	movhi	r2,16384
    2e44:	10bfffc4 	addi	r2,r2,-1
    2e48:	1886703a 	and	r3,r3,r2
    2e4c:	e0bffc17 	ldw	r2,-16(fp)
    2e50:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    2e54:	e0bffb17 	ldw	r2,-20(fp)
    2e58:	1000051e 	bne	r2,zero,2e70 <open+0xd4>
    2e5c:	e13ffc17 	ldw	r4,-16(fp)
    2e60:	0002cd00 	call	2cd0 <alt_file_locked>
    2e64:	e0bffa15 	stw	r2,-24(fp)
    2e68:	e0bffa17 	ldw	r2,-24(fp)
    2e6c:	10001016 	blt	r2,zero,2eb0 <open+0x114>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    2e70:	e0bff817 	ldw	r2,-32(fp)
    2e74:	10800317 	ldw	r2,12(r2)
    2e78:	10000826 	beq	r2,zero,2e9c <open+0x100>
    2e7c:	e0bff817 	ldw	r2,-32(fp)
    2e80:	10800317 	ldw	r2,12(r2)
    2e84:	e13ffc17 	ldw	r4,-16(fp)
    2e88:	e17ffd17 	ldw	r5,-12(fp)
    2e8c:	e1bffe17 	ldw	r6,-8(fp)
    2e90:	e1ffff17 	ldw	r7,-4(fp)
    2e94:	103ee83a 	callr	r2
    2e98:	00000106 	br	2ea0 <open+0x104>
    2e9c:	0005883a 	mov	r2,zero
    2ea0:	e0bffa15 	stw	r2,-24(fp)
    2ea4:	00000206 	br	2eb0 <open+0x114>
      }
    }
  }
  else
  {
    status = -ENODEV;
    2ea8:	00bffb44 	movi	r2,-19
    2eac:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    2eb0:	e0bffa17 	ldw	r2,-24(fp)
    2eb4:	1000080e 	bge	r2,zero,2ed8 <open+0x13c>
  {
    alt_release_fd (index);  
    2eb8:	e13ff917 	ldw	r4,-28(fp)
    2ebc:	00030300 	call	3030 <alt_release_fd>
    ALT_ERRNO = -status;
    2ec0:	0002c800 	call	2c80 <alt_get_errno>
    2ec4:	e0fffa17 	ldw	r3,-24(fp)
    2ec8:	00c7c83a 	sub	r3,zero,r3
    2ecc:	10c00015 	stw	r3,0(r2)
    return -1;
    2ed0:	00bfffc4 	movi	r2,-1
    2ed4:	00000106 	br	2edc <open+0x140>
  }
  
  /* return the reference upon success */

  return index;
    2ed8:	e0bff917 	ldw	r2,-28(fp)
}
    2edc:	e037883a 	mov	sp,fp
    2ee0:	dfc00117 	ldw	ra,4(sp)
    2ee4:	df000017 	ldw	fp,0(sp)
    2ee8:	dec00204 	addi	sp,sp,8
    2eec:	f800283a 	ret

00002ef0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    2ef0:	defffe04 	addi	sp,sp,-8
    2ef4:	dfc00115 	stw	ra,4(sp)
    2ef8:	df000015 	stw	fp,0(sp)
    2efc:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    2f00:	00800034 	movhi	r2,0
    2f04:	10943904 	addi	r2,r2,20708
    2f08:	10800017 	ldw	r2,0(r2)
    2f0c:	10000526 	beq	r2,zero,2f24 <alt_get_errno+0x34>
    2f10:	00800034 	movhi	r2,0
    2f14:	10943904 	addi	r2,r2,20708
    2f18:	10800017 	ldw	r2,0(r2)
    2f1c:	103ee83a 	callr	r2
    2f20:	00000206 	br	2f2c <alt_get_errno+0x3c>
    2f24:	00800034 	movhi	r2,0
    2f28:	10960204 	addi	r2,r2,22536
}
    2f2c:	e037883a 	mov	sp,fp
    2f30:	dfc00117 	ldw	ra,4(sp)
    2f34:	df000017 	ldw	fp,0(sp)
    2f38:	dec00204 	addi	sp,sp,8
    2f3c:	f800283a 	ret

00002f40 <read>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_READ (int file, void *ptr, size_t len)
{
    2f40:	defff904 	addi	sp,sp,-28
    2f44:	dfc00615 	stw	ra,24(sp)
    2f48:	df000515 	stw	fp,20(sp)
    2f4c:	df000504 	addi	fp,sp,20
    2f50:	e13ffd15 	stw	r4,-12(fp)
    2f54:	e17ffe15 	stw	r5,-8(fp)
    2f58:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    2f5c:	e0bffd17 	ldw	r2,-12(fp)
    2f60:	10000616 	blt	r2,zero,2f7c <read+0x3c>
    2f64:	e0bffd17 	ldw	r2,-12(fp)
    2f68:	10c00324 	muli	r3,r2,12
    2f6c:	00800034 	movhi	r2,0
    2f70:	1092ce04 	addi	r2,r2,19256
    2f74:	1885883a 	add	r2,r3,r2
    2f78:	00000106 	br	2f80 <read+0x40>
    2f7c:	0005883a 	mov	r2,zero
    2f80:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    2f84:	e0bffb17 	ldw	r2,-20(fp)
    2f88:	10002026 	beq	r2,zero,300c <read+0xcc>
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
    2f8c:	e0bffb17 	ldw	r2,-20(fp)
    2f90:	10800217 	ldw	r2,8(r2)
    2f94:	108000cc 	andi	r2,r2,3
    2f98:	10800060 	cmpeqi	r2,r2,1
    2f9c:	1000171e 	bne	r2,zero,2ffc <read+0xbc>
        (fd->dev->read))
    2fa0:	e0bffb17 	ldw	r2,-20(fp)
    2fa4:	10800017 	ldw	r2,0(r2)
    2fa8:	10800517 	ldw	r2,20(r2)
     * If the file has not been opened with read access, or if the driver does
     * not provide an implementation of read(), generate an error. Otherwise
     * call the drivers read() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_WRONLY) && 
    2fac:	10001326 	beq	r2,zero,2ffc <read+0xbc>
        (fd->dev->read))
      {
        if ((rval = fd->dev->read(fd, ptr, len)) < 0)
    2fb0:	e0bffb17 	ldw	r2,-20(fp)
    2fb4:	10800017 	ldw	r2,0(r2)
    2fb8:	10c00517 	ldw	r3,20(r2)
    2fbc:	e0bfff17 	ldw	r2,-4(fp)
    2fc0:	e13ffb17 	ldw	r4,-20(fp)
    2fc4:	e17ffe17 	ldw	r5,-8(fp)
    2fc8:	100d883a 	mov	r6,r2
    2fcc:	183ee83a 	callr	r3
    2fd0:	e0bffc15 	stw	r2,-16(fp)
    2fd4:	e0bffc17 	ldw	r2,-16(fp)
    2fd8:	1000060e 	bge	r2,zero,2ff4 <read+0xb4>
        {
          ALT_ERRNO = -rval;
    2fdc:	0002ef00 	call	2ef0 <alt_get_errno>
    2fe0:	e0fffc17 	ldw	r3,-16(fp)
    2fe4:	00c7c83a 	sub	r3,zero,r3
    2fe8:	10c00015 	stw	r3,0(r2)
          return -1;
    2fec:	00bfffc4 	movi	r2,-1
    2ff0:	00000a06 	br	301c <read+0xdc>
        }
        return rval;
    2ff4:	e0bffc17 	ldw	r2,-16(fp)
    2ff8:	00000806 	br	301c <read+0xdc>
      }
      else
      {
        ALT_ERRNO = EACCES;
    2ffc:	0002ef00 	call	2ef0 <alt_get_errno>
    3000:	00c00344 	movi	r3,13
    3004:	10c00015 	stw	r3,0(r2)
    3008:	00000306 	br	3018 <read+0xd8>
      }
    }
  else
  {
    ALT_ERRNO = EBADFD;
    300c:	0002ef00 	call	2ef0 <alt_get_errno>
    3010:	00c01444 	movi	r3,81
    3014:	10c00015 	stw	r3,0(r2)
  }
  return -1;
    3018:	00bfffc4 	movi	r2,-1
}
    301c:	e037883a 	mov	sp,fp
    3020:	dfc00117 	ldw	ra,4(sp)
    3024:	df000017 	ldw	fp,0(sp)
    3028:	dec00204 	addi	sp,sp,8
    302c:	f800283a 	ret

00003030 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    3030:	defffe04 	addi	sp,sp,-8
    3034:	df000115 	stw	fp,4(sp)
    3038:	df000104 	addi	fp,sp,4
    303c:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
    3040:	e0bfff17 	ldw	r2,-4(fp)
    3044:	108000d0 	cmplti	r2,r2,3
    3048:	10000d1e 	bne	r2,zero,3080 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
    304c:	00c00034 	movhi	r3,0
    3050:	18d2ce04 	addi	r3,r3,19256
    3054:	e0bfff17 	ldw	r2,-4(fp)
    3058:	10800324 	muli	r2,r2,12
    305c:	1885883a 	add	r2,r3,r2
    3060:	10800204 	addi	r2,r2,8
    3064:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    3068:	00c00034 	movhi	r3,0
    306c:	18d2ce04 	addi	r3,r3,19256
    3070:	e0bfff17 	ldw	r2,-4(fp)
    3074:	10800324 	muli	r2,r2,12
    3078:	1885883a 	add	r2,r3,r2
    307c:	10000015 	stw	zero,0(r2)
  }
}
    3080:	e037883a 	mov	sp,fp
    3084:	df000017 	ldw	fp,0(sp)
    3088:	dec00104 	addi	sp,sp,4
    308c:	f800283a 	ret

00003090 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3090:	defffe04 	addi	sp,sp,-8
    3094:	dfc00115 	stw	ra,4(sp)
    3098:	df000015 	stw	fp,0(sp)
    309c:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    30a0:	00800034 	movhi	r2,0
    30a4:	10943904 	addi	r2,r2,20708
    30a8:	10800017 	ldw	r2,0(r2)
    30ac:	10000526 	beq	r2,zero,30c4 <alt_get_errno+0x34>
    30b0:	00800034 	movhi	r2,0
    30b4:	10943904 	addi	r2,r2,20708
    30b8:	10800017 	ldw	r2,0(r2)
    30bc:	103ee83a 	callr	r2
    30c0:	00000206 	br	30cc <alt_get_errno+0x3c>
    30c4:	00800034 	movhi	r2,0
    30c8:	10960204 	addi	r2,r2,22536
}
    30cc:	e037883a 	mov	sp,fp
    30d0:	dfc00117 	ldw	ra,4(sp)
    30d4:	df000017 	ldw	fp,0(sp)
    30d8:	dec00204 	addi	sp,sp,8
    30dc:	f800283a 	ret

000030e0 <write>:
}

#else /* !ALT_USE_DIRECT_DRIVERS */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
    30e0:	defff904 	addi	sp,sp,-28
    30e4:	dfc00615 	stw	ra,24(sp)
    30e8:	df000515 	stw	fp,20(sp)
    30ec:	df000504 	addi	fp,sp,20
    30f0:	e13ffd15 	stw	r4,-12(fp)
    30f4:	e17ffe15 	stw	r5,-8(fp)
    30f8:	e1bfff15 	stw	r6,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (file < 0) ? NULL : &alt_fd_list[file];
    30fc:	e0bffd17 	ldw	r2,-12(fp)
    3100:	10000616 	blt	r2,zero,311c <write+0x3c>
    3104:	e0bffd17 	ldw	r2,-12(fp)
    3108:	10c00324 	muli	r3,r2,12
    310c:	00800034 	movhi	r2,0
    3110:	1092ce04 	addi	r2,r2,19256
    3114:	1885883a 	add	r2,r3,r2
    3118:	00000106 	br	3120 <write+0x40>
    311c:	0005883a 	mov	r2,zero
    3120:	e0bffb15 	stw	r2,-20(fp)
  
  if (fd)
    3124:	e0bffb17 	ldw	r2,-20(fp)
    3128:	10001f26 	beq	r2,zero,31a8 <write+0xc8>
     * If the file has not been opened with write access, or if the driver does
     * not provide an implementation of write(), generate an error. Otherwise
     * call the drivers write() function to process the request.
     */

    if (((fd->fd_flags & O_ACCMODE) != O_RDONLY) && fd->dev->write)
    312c:	e0bffb17 	ldw	r2,-20(fp)
    3130:	10800217 	ldw	r2,8(r2)
    3134:	108000cc 	andi	r2,r2,3
    3138:	10001726 	beq	r2,zero,3198 <write+0xb8>
    313c:	e0bffb17 	ldw	r2,-20(fp)
    3140:	10800017 	ldw	r2,0(r2)
    3144:	10800617 	ldw	r2,24(r2)
    3148:	10001326 	beq	r2,zero,3198 <write+0xb8>
    {
      
      /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */
      ALT_LOG_WRITE_FUNCTION(ptr,len);

      if ((rval = fd->dev->write(fd, ptr, len)) < 0)
    314c:	e0bffb17 	ldw	r2,-20(fp)
    3150:	10800017 	ldw	r2,0(r2)
    3154:	10c00617 	ldw	r3,24(r2)
    3158:	e0bfff17 	ldw	r2,-4(fp)
    315c:	e13ffb17 	ldw	r4,-20(fp)
    3160:	e17ffe17 	ldw	r5,-8(fp)
    3164:	100d883a 	mov	r6,r2
    3168:	183ee83a 	callr	r3
    316c:	e0bffc15 	stw	r2,-16(fp)
    3170:	e0bffc17 	ldw	r2,-16(fp)
    3174:	1000060e 	bge	r2,zero,3190 <write+0xb0>
      {
        ALT_ERRNO = -rval;
    3178:	00030900 	call	3090 <alt_get_errno>
    317c:	e0fffc17 	ldw	r3,-16(fp)
    3180:	00c7c83a 	sub	r3,zero,r3
    3184:	10c00015 	stw	r3,0(r2)
        return -1;
    3188:	00bfffc4 	movi	r2,-1
    318c:	00000a06 	br	31b8 <write+0xd8>
      }
      return rval;
    3190:	e0bffc17 	ldw	r2,-16(fp)
    3194:	00000806 	br	31b8 <write+0xd8>
    }
    else
    {
      ALT_ERRNO = EACCES;
    3198:	00030900 	call	3090 <alt_get_errno>
    319c:	00c00344 	movi	r3,13
    31a0:	10c00015 	stw	r3,0(r2)
    31a4:	00000306 	br	31b4 <write+0xd4>
    }
  }
  else  
  {
    ALT_ERRNO = EBADFD;
    31a8:	00030900 	call	3090 <alt_get_errno>
    31ac:	00c01444 	movi	r3,81
    31b0:	10c00015 	stw	r3,0(r2)
  }
  return -1;
    31b4:	00bfffc4 	movi	r2,-1
}
    31b8:	e037883a 	mov	sp,fp
    31bc:	dfc00117 	ldw	ra,4(sp)
    31c0:	df000017 	ldw	fp,0(sp)
    31c4:	dec00204 	addi	sp,sp,8
    31c8:	f800283a 	ret

000031cc <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    31cc:	defffd04 	addi	sp,sp,-12
    31d0:	dfc00215 	stw	ra,8(sp)
    31d4:	df000115 	stw	fp,4(sp)
    31d8:	df000104 	addi	fp,sp,4
    31dc:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    31e0:	e13fff17 	ldw	r4,-4(fp)
    31e4:	01400034 	movhi	r5,0
    31e8:	29543604 	addi	r5,r5,20696
    31ec:	0003e4c0 	call	3e4c <alt_dev_llist_insert>
}
    31f0:	e037883a 	mov	sp,fp
    31f4:	dfc00117 	ldw	ra,4(sp)
    31f8:	df000017 	ldw	fp,0(sp)
    31fc:	dec00204 	addi	sp,sp,8
    3200:	f800283a 	ret

00003204 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    3204:	defffd04 	addi	sp,sp,-12
    3208:	dfc00215 	stw	ra,8(sp)
    320c:	df000115 	stw	fp,4(sp)
    3210:	df000104 	addi	fp,sp,4
    3214:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, cpu);
    3218:	00045000 	call	4500 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    321c:	00800044 	movi	r2,1
    3220:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    3224:	e037883a 	mov	sp,fp
    3228:	dfc00117 	ldw	ra,4(sp)
    322c:	df000017 	ldw	fp,0(sp)
    3230:	dec00204 	addi	sp,sp,8
    3234:	f800283a 	ret

00003238 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    3238:	defffe04 	addi	sp,sp,-8
    323c:	dfc00115 	stw	ra,4(sp)
    3240:	df000015 	stw	fp,0(sp)
    3244:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( SERVICE_TIMER, service_timer);
    3248:	01259014 	movui	r4,38464
    324c:	000b883a 	mov	r5,zero
    3250:	018000c4 	movi	r6,3
    3254:	01c9c404 	movi	r7,10000
    3258:	000330c0 	call	330c <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( SYS_TIMER, sys_timer);
    ALTERA_AVALON_SPI_INIT ( SPI, spi);
    325c:	0001883a 	nop
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYS_ID, sys_id);
    3260:	0001883a 	nop
    ALTERA_AVALON_UART_INIT ( PC_UART, pc_uart);
    3264:	01000034 	movhi	r4,0
    3268:	21129d04 	addi	r4,r4,19060
    326c:	000b883a 	mov	r5,zero
    3270:	01800044 	movi	r6,1
    3274:	00034a40 	call	34a4 <altera_avalon_uart_init>
    3278:	01000034 	movhi	r4,0
    327c:	21129304 	addi	r4,r4,19020
    3280:	00031cc0 	call	31cc <alt_dev_reg>
}
    3284:	e037883a 	mov	sp,fp
    3288:	dfc00117 	ldw	ra,4(sp)
    328c:	df000017 	ldw	fp,0(sp)
    3290:	dec00204 	addi	sp,sp,8
    3294:	f800283a 	ret

00003298 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
    3298:	defffa04 	addi	sp,sp,-24
    329c:	dfc00515 	stw	ra,20(sp)
    32a0:	df000415 	stw	fp,16(sp)
    32a4:	df000404 	addi	fp,sp,16
    32a8:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
    32ac:	0007883a 	mov	r3,zero
    32b0:	e0bfff17 	ldw	r2,-4(fp)
    32b4:	10c00035 	stwio	r3,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
    32b8:	e0bfff17 	ldw	r2,-4(fp)
    32bc:	10800104 	addi	r2,r2,4
    32c0:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    32c4:	0005303a 	rdctl	r2,status
    32c8:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    32cc:	e0fffd17 	ldw	r3,-12(fp)
    32d0:	00bfff84 	movi	r2,-2
    32d4:	1884703a 	and	r2,r3,r2
    32d8:	1001703a 	wrctl	status,r2
  
  return context;
    32dc:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
    32e0:	e0bffc15 	stw	r2,-16(fp)
  alt_tick ();
    32e4:	00043fc0 	call	43fc <alt_tick>
    32e8:	e0bffc17 	ldw	r2,-16(fp)
    32ec:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    32f0:	e0bffe17 	ldw	r2,-8(fp)
    32f4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
    32f8:	e037883a 	mov	sp,fp
    32fc:	dfc00117 	ldw	ra,4(sp)
    3300:	df000017 	ldw	fp,0(sp)
    3304:	dec00204 	addi	sp,sp,8
    3308:	f800283a 	ret

0000330c <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
    330c:	defff804 	addi	sp,sp,-32
    3310:	dfc00715 	stw	ra,28(sp)
    3314:	df000615 	stw	fp,24(sp)
    3318:	df000604 	addi	fp,sp,24
    331c:	e13ffc15 	stw	r4,-16(fp)
    3320:	e17ffd15 	stw	r5,-12(fp)
    3324:	e1bffe15 	stw	r6,-8(fp)
    3328:	e1ffff15 	stw	r7,-4(fp)
    332c:	e0bfff17 	ldw	r2,-4(fp)
    3330:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
    3334:	00800034 	movhi	r2,0
    3338:	10960004 	addi	r2,r2,22528
    333c:	10800017 	ldw	r2,0(r2)
    3340:	1000041e 	bne	r2,zero,3354 <alt_avalon_timer_sc_init+0x48>
  {
    _alt_tick_rate = nticks;
    3344:	00800034 	movhi	r2,0
    3348:	10960004 	addi	r2,r2,22528
    334c:	e0fffb17 	ldw	r3,-20(fp)
    3350:	10c00015 	stw	r3,0(r2)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
    3354:	e0bffc17 	ldw	r2,-16(fp)
    3358:	10800104 	addi	r2,r2,4
    335c:	00c001c4 	movi	r3,7
    3360:	10c00035 	stwio	r3,0(r2)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
    3364:	d8000015 	stw	zero,0(sp)
    3368:	e13ffd17 	ldw	r4,-12(fp)
    336c:	e17ffe17 	ldw	r5,-8(fp)
    3370:	01800034 	movhi	r6,0
    3374:	318ca604 	addi	r6,r6,12952
    3378:	e1fffc17 	ldw	r7,-16(fp)
    337c:	00028540 	call	2854 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
    3380:	e037883a 	mov	sp,fp
    3384:	dfc00117 	ldw	ra,4(sp)
    3388:	df000017 	ldw	fp,0(sp)
    338c:	dec00204 	addi	sp,sp,8
    3390:	f800283a 	ret

00003394 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    3394:	defffa04 	addi	sp,sp,-24
    3398:	dfc00515 	stw	ra,20(sp)
    339c:	df000415 	stw	fp,16(sp)
    33a0:	df000404 	addi	fp,sp,16
    33a4:	e13ffd15 	stw	r4,-12(fp)
    33a8:	e17ffe15 	stw	r5,-8(fp)
    33ac:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    33b0:	e0bffd17 	ldw	r2,-12(fp)
    33b4:	10800017 	ldw	r2,0(r2)
    33b8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
    33bc:	e0bffc17 	ldw	r2,-16(fp)
    33c0:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    33c4:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_read(&dev->state, buffer, space,
    33c8:	10800217 	ldw	r2,8(r2)
    33cc:	1809883a 	mov	r4,r3
    33d0:	e17ffe17 	ldw	r5,-8(fp)
    33d4:	e1bfff17 	ldw	r6,-4(fp)
    33d8:	100f883a 	mov	r7,r2
    33dc:	000389c0 	call	389c <altera_avalon_uart_read>
      fd->fd_flags);
}
    33e0:	e037883a 	mov	sp,fp
    33e4:	dfc00117 	ldw	ra,4(sp)
    33e8:	df000017 	ldw	fp,0(sp)
    33ec:	dec00204 	addi	sp,sp,8
    33f0:	f800283a 	ret

000033f4 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    33f4:	defffa04 	addi	sp,sp,-24
    33f8:	dfc00515 	stw	ra,20(sp)
    33fc:	df000415 	stw	fp,16(sp)
    3400:	df000404 	addi	fp,sp,16
    3404:	e13ffd15 	stw	r4,-12(fp)
    3408:	e17ffe15 	stw	r5,-8(fp)
    340c:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    3410:	e0bffd17 	ldw	r2,-12(fp)
    3414:	10800017 	ldw	r2,0(r2)
    3418:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
    341c:	e0bffc17 	ldw	r2,-16(fp)
    3420:	10c00a04 	addi	r3,r2,40
      fd->fd_flags);
    3424:	e0bffd17 	ldw	r2,-12(fp)
int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 

    return altera_avalon_uart_write(&dev->state, buffer, space,
    3428:	10800217 	ldw	r2,8(r2)
    342c:	1809883a 	mov	r4,r3
    3430:	e17ffe17 	ldw	r5,-8(fp)
    3434:	e1bfff17 	ldw	r6,-4(fp)
    3438:	100f883a 	mov	r7,r2
    343c:	0003acc0 	call	3acc <altera_avalon_uart_write>
      fd->fd_flags);
}
    3440:	e037883a 	mov	sp,fp
    3444:	dfc00117 	ldw	ra,4(sp)
    3448:	df000017 	ldw	fp,0(sp)
    344c:	dec00204 	addi	sp,sp,8
    3450:	f800283a 	ret

00003454 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
    3454:	defffc04 	addi	sp,sp,-16
    3458:	dfc00315 	stw	ra,12(sp)
    345c:	df000215 	stw	fp,8(sp)
    3460:	df000204 	addi	fp,sp,8
    3464:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
    3468:	e0bfff17 	ldw	r2,-4(fp)
    346c:	10800017 	ldw	r2,0(r2)
    3470:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
    3474:	e0bffe17 	ldw	r2,-8(fp)
    3478:	10c00a04 	addi	r3,r2,40
    347c:	e0bfff17 	ldw	r2,-4(fp)
    3480:	10800217 	ldw	r2,8(r2)
    3484:	1809883a 	mov	r4,r3
    3488:	100b883a 	mov	r5,r2
    348c:	00037f80 	call	37f8 <altera_avalon_uart_close>
}
    3490:	e037883a 	mov	sp,fp
    3494:	dfc00117 	ldw	ra,4(sp)
    3498:	df000017 	ldw	fp,0(sp)
    349c:	dec00204 	addi	sp,sp,8
    34a0:	f800283a 	ret

000034a4 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
    34a4:	defff804 	addi	sp,sp,-32
    34a8:	dfc00715 	stw	ra,28(sp)
    34ac:	df000615 	stw	fp,24(sp)
    34b0:	df000604 	addi	fp,sp,24
    34b4:	e13ffd15 	stw	r4,-12(fp)
    34b8:	e17ffe15 	stw	r5,-8(fp)
    34bc:	e1bfff15 	stw	r6,-4(fp)
  void* base = sp->base;
    34c0:	e0bffd17 	ldw	r2,-12(fp)
    34c4:	10800017 	ldw	r2,0(r2)
    34c8:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
    34cc:	0005883a 	mov	r2,zero
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
    34d0:	1000041e 	bne	r2,zero,34e4 <altera_avalon_uart_init+0x40>
    34d4:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
    34d8:	1000021e 	bne	r2,zero,34e4 <altera_avalon_uart_init+0x40>
    34dc:	0005883a 	mov	r2,zero
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
    34e0:	10000226 	beq	r2,zero,34ec <altera_avalon_uart_init+0x48>
    34e4:	00800044 	movi	r2,1
    34e8:	00000106 	br	34f0 <altera_avalon_uart_init+0x4c>
    34ec:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
    34f0:	e0bffc15 	stw	r2,-16(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
    34f4:	e0bffc17 	ldw	r2,-16(fp)
    34f8:	10000f1e 	bne	r2,zero,3538 <altera_avalon_uart_init+0x94>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
    34fc:	e0bffd17 	ldw	r2,-12(fp)
    3500:	00c32004 	movi	r3,3200
    3504:	10c00115 	stw	r3,4(r2)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
    3508:	e0bffb17 	ldw	r2,-20(fp)
    350c:	10800304 	addi	r2,r2,12
    3510:	e0fffd17 	ldw	r3,-12(fp)
    3514:	18c00117 	ldw	r3,4(r3)
    3518:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
    351c:	d8000015 	stw	zero,0(sp)
    3520:	e13ffe17 	ldw	r4,-8(fp)
    3524:	e17fff17 	ldw	r5,-4(fp)
    3528:	01800034 	movhi	r6,0
    352c:	318d5304 	addi	r6,r6,13644
    3530:	e1fffd17 	ldw	r7,-12(fp)
    3534:	00028540 	call	2854 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
    3538:	e037883a 	mov	sp,fp
    353c:	dfc00117 	ldw	ra,4(sp)
    3540:	df000017 	ldw	fp,0(sp)
    3544:	dec00204 	addi	sp,sp,8
    3548:	f800283a 	ret

0000354c <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
    354c:	defffa04 	addi	sp,sp,-24
    3550:	dfc00515 	stw	ra,20(sp)
    3554:	df000415 	stw	fp,16(sp)
    3558:	df000404 	addi	fp,sp,16
    355c:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
    3560:	e0bfff17 	ldw	r2,-4(fp)
    3564:	e0bffc15 	stw	r2,-16(fp)
  void* base               = sp->base;
    3568:	e0bffc17 	ldw	r2,-16(fp)
    356c:	10800017 	ldw	r2,0(r2)
    3570:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
    3574:	e0bffd17 	ldw	r2,-12(fp)
    3578:	10800204 	addi	r2,r2,8
    357c:	10800037 	ldwio	r2,0(r2)
    3580:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
    3584:	e0bffd17 	ldw	r2,-12(fp)
    3588:	10800204 	addi	r2,r2,8
    358c:	0007883a 	mov	r3,zero
    3590:	10c00035 	stwio	r3,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
    3594:	e0bffd17 	ldw	r2,-12(fp)
    3598:	10800204 	addi	r2,r2,8
    359c:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
    35a0:	e0bffe17 	ldw	r2,-8(fp)
    35a4:	1080200c 	andi	r2,r2,128
    35a8:	10000326 	beq	r2,zero,35b8 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
    35ac:	e13ffc17 	ldw	r4,-16(fp)
    35b0:	e17ffe17 	ldw	r5,-8(fp)
    35b4:	00035e40 	call	35e4 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
    35b8:	e0bffe17 	ldw	r2,-8(fp)
    35bc:	1081100c 	andi	r2,r2,1088
    35c0:	10000326 	beq	r2,zero,35d0 <altera_avalon_uart_irq+0x84>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
    35c4:	e13ffc17 	ldw	r4,-16(fp)
    35c8:	e17ffe17 	ldw	r5,-8(fp)
    35cc:	00036bc0 	call	36bc <altera_avalon_uart_txirq>
  }
  

}
    35d0:	e037883a 	mov	sp,fp
    35d4:	dfc00117 	ldw	ra,4(sp)
    35d8:	df000017 	ldw	fp,0(sp)
    35dc:	dec00204 	addi	sp,sp,8
    35e0:	f800283a 	ret

000035e4 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
    35e4:	defffc04 	addi	sp,sp,-16
    35e8:	df000315 	stw	fp,12(sp)
    35ec:	df000304 	addi	fp,sp,12
    35f0:	e13ffe15 	stw	r4,-8(fp)
    35f4:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
    35f8:	e0bfff17 	ldw	r2,-4(fp)
    35fc:	108000cc 	andi	r2,r2,3
    3600:	1000291e 	bne	r2,zero,36a8 <altera_avalon_uart_rxirq+0xc4>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
    3604:	e0bffe17 	ldw	r2,-8(fp)
    3608:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    360c:	e0bffe17 	ldw	r2,-8(fp)
    3610:	10800317 	ldw	r2,12(r2)
    3614:	10800044 	addi	r2,r2,1
    3618:	10800fcc 	andi	r2,r2,63
    361c:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
    3620:	e0bffe17 	ldw	r2,-8(fp)
    3624:	10800317 	ldw	r2,12(r2)
    3628:	e0fffe17 	ldw	r3,-8(fp)
    362c:	18c00017 	ldw	r3,0(r3)
    3630:	18c00037 	ldwio	r3,0(r3)
    3634:	e13ffe17 	ldw	r4,-8(fp)
    3638:	2085883a 	add	r2,r4,r2
    363c:	10800704 	addi	r2,r2,28
    3640:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
    3644:	e0bffe17 	ldw	r2,-8(fp)
    3648:	e0fffd17 	ldw	r3,-12(fp)
    364c:	10c00315 	stw	r3,12(r2)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    3650:	e0bffe17 	ldw	r2,-8(fp)
    3654:	10800317 	ldw	r2,12(r2)
    3658:	10800044 	addi	r2,r2,1
    365c:	10800fcc 	andi	r2,r2,63
    3660:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
    3664:	e0bffe17 	ldw	r2,-8(fp)
    3668:	10c00217 	ldw	r3,8(r2)
    366c:	e0bffd17 	ldw	r2,-12(fp)
    3670:	18800e1e 	bne	r3,r2,36ac <altera_avalon_uart_rxirq+0xc8>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    3674:	e0bffe17 	ldw	r2,-8(fp)
    3678:	10c00117 	ldw	r3,4(r2)
    367c:	00bfdfc4 	movi	r2,-129
    3680:	1886703a 	and	r3,r3,r2
    3684:	e0bffe17 	ldw	r2,-8(fp)
    3688:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
    368c:	e0bffe17 	ldw	r2,-8(fp)
    3690:	10800017 	ldw	r2,0(r2)
    3694:	10800304 	addi	r2,r2,12
    3698:	e0fffe17 	ldw	r3,-8(fp)
    369c:	18c00117 	ldw	r3,4(r3)
    36a0:	10c00035 	stwio	r3,0(r2)
    36a4:	00000106 	br	36ac <altera_avalon_uart_rxirq+0xc8>
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
                  ALTERA_AVALON_UART_STATUS_FE_MSK))
  {
    return;
    36a8:	0001883a 	nop
  if (next == sp->rx_start)
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
  }   
}
    36ac:	e037883a 	mov	sp,fp
    36b0:	df000017 	ldw	fp,0(sp)
    36b4:	dec00104 	addi	sp,sp,4
    36b8:	f800283a 	ret

000036bc <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
    36bc:	defffd04 	addi	sp,sp,-12
    36c0:	df000215 	stw	fp,8(sp)
    36c4:	df000204 	addi	fp,sp,8
    36c8:	e13ffe15 	stw	r4,-8(fp)
    36cc:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
    36d0:	e0bffe17 	ldw	r2,-8(fp)
    36d4:	10c00417 	ldw	r3,16(r2)
    36d8:	e0bffe17 	ldw	r2,-8(fp)
    36dc:	10800517 	ldw	r2,20(r2)
    36e0:	18803026 	beq	r3,r2,37a4 <altera_avalon_uart_txirq+0xe8>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    36e4:	e0bffe17 	ldw	r2,-8(fp)
    36e8:	10800617 	ldw	r2,24(r2)
    36ec:	1080008c 	andi	r2,r2,2
    36f0:	10000326 	beq	r2,zero,3700 <altera_avalon_uart_txirq+0x44>
      (status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    36f4:	e0bfff17 	ldw	r2,-4(fp)
    36f8:	1082000c 	andi	r2,r2,2048
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
    36fc:	10001b26 	beq	r2,zero,376c <altera_avalon_uart_txirq+0xb0>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
    3700:	e0bffe17 	ldw	r2,-8(fp)
    3704:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
    3708:	e0bffe17 	ldw	r2,-8(fp)
    370c:	10800017 	ldw	r2,0(r2)
    3710:	10800104 	addi	r2,r2,4
    3714:	e0fffe17 	ldw	r3,-8(fp)
    3718:	18c00417 	ldw	r3,16(r3)
    371c:	e13ffe17 	ldw	r4,-8(fp)
    3720:	20c7883a 	add	r3,r4,r3
    3724:	18c01704 	addi	r3,r3,92
    3728:	18c00003 	ldbu	r3,0(r3)
    372c:	18c03fcc 	andi	r3,r3,255
    3730:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
    3734:	e0bffe17 	ldw	r2,-8(fp)
    3738:	10800417 	ldw	r2,16(r2)
    373c:	10800044 	addi	r2,r2,1
    3740:	e0fffe17 	ldw	r3,-8(fp)
    3744:	18800415 	stw	r2,16(r3)
    3748:	10c00fcc 	andi	r3,r2,63
    374c:	e0bffe17 	ldw	r2,-8(fp)
    3750:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    3754:	e0bffe17 	ldw	r2,-8(fp)
    3758:	10800117 	ldw	r2,4(r2)
    375c:	10c01014 	ori	r3,r2,64
    3760:	e0bffe17 	ldw	r2,-8(fp)
    3764:	10c00115 	stw	r3,4(r2)
    3768:	00000e06 	br	37a4 <altera_avalon_uart_txirq+0xe8>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
    376c:	e0bffe17 	ldw	r2,-8(fp)
    3770:	10800017 	ldw	r2,0(r2)
    3774:	10800204 	addi	r2,r2,8
    3778:	10800037 	ldwio	r2,0(r2)
    377c:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
    3780:	e0bfff17 	ldw	r2,-4(fp)
    3784:	1082000c 	andi	r2,r2,2048
    3788:	1000061e 	bne	r2,zero,37a4 <altera_avalon_uart_txirq+0xe8>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
    378c:	e0bffe17 	ldw	r2,-8(fp)
    3790:	10c00117 	ldw	r3,4(r2)
    3794:	00bfefc4 	movi	r2,-65
    3798:	1886703a 	and	r3,r3,r2
    379c:	e0bffe17 	ldw	r2,-8(fp)
    37a0:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
    37a4:	e0bffe17 	ldw	r2,-8(fp)
    37a8:	10c00417 	ldw	r3,16(r2)
    37ac:	e0bffe17 	ldw	r2,-8(fp)
    37b0:	10800517 	ldw	r2,20(r2)
    37b4:	1880061e 	bne	r3,r2,37d0 <altera_avalon_uart_txirq+0x114>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    37b8:	e0bffe17 	ldw	r2,-8(fp)
    37bc:	10c00117 	ldw	r3,4(r2)
    37c0:	00beefc4 	movi	r2,-1089
    37c4:	1886703a 	and	r3,r3,r2
    37c8:	e0bffe17 	ldw	r2,-8(fp)
    37cc:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    37d0:	e0bffe17 	ldw	r2,-8(fp)
    37d4:	10800017 	ldw	r2,0(r2)
    37d8:	10800304 	addi	r2,r2,12
    37dc:	e0fffe17 	ldw	r3,-8(fp)
    37e0:	18c00117 	ldw	r3,4(r3)
    37e4:	10c00035 	stwio	r3,0(r2)
}
    37e8:	e037883a 	mov	sp,fp
    37ec:	df000017 	ldw	fp,0(sp)
    37f0:	dec00104 	addi	sp,sp,4
    37f4:	f800283a 	ret

000037f8 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
    37f8:	defffd04 	addi	sp,sp,-12
    37fc:	df000215 	stw	fp,8(sp)
    3800:	df000204 	addi	fp,sp,8
    3804:	e13ffe15 	stw	r4,-8(fp)
    3808:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    380c:	00000506 	br	3824 <altera_avalon_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
    3810:	e0bfff17 	ldw	r2,-4(fp)
    3814:	1090000c 	andi	r2,r2,16384
    3818:	10000226 	beq	r2,zero,3824 <altera_avalon_uart_close+0x2c>
      return -EWOULDBLOCK; 
    381c:	00bffd44 	movi	r2,-11
    3820:	00000606 	br	383c <altera_avalon_uart_close+0x44>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
    3824:	e0bffe17 	ldw	r2,-8(fp)
    3828:	10c00417 	ldw	r3,16(r2)
    382c:	e0bffe17 	ldw	r2,-8(fp)
    3830:	10800517 	ldw	r2,20(r2)
    3834:	18bff61e 	bne	r3,r2,3810 <_gp+0xffff6758>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    3838:	0005883a 	mov	r2,zero
}
    383c:	e037883a 	mov	sp,fp
    3840:	df000017 	ldw	fp,0(sp)
    3844:	dec00104 	addi	sp,sp,4
    3848:	f800283a 	ret

0000384c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    384c:	defffe04 	addi	sp,sp,-8
    3850:	dfc00115 	stw	ra,4(sp)
    3854:	df000015 	stw	fp,0(sp)
    3858:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    385c:	00800034 	movhi	r2,0
    3860:	10943904 	addi	r2,r2,20708
    3864:	10800017 	ldw	r2,0(r2)
    3868:	10000526 	beq	r2,zero,3880 <alt_get_errno+0x34>
    386c:	00800034 	movhi	r2,0
    3870:	10943904 	addi	r2,r2,20708
    3874:	10800017 	ldw	r2,0(r2)
    3878:	103ee83a 	callr	r2
    387c:	00000206 	br	3888 <alt_get_errno+0x3c>
    3880:	00800034 	movhi	r2,0
    3884:	10960204 	addi	r2,r2,22536
}
    3888:	e037883a 	mov	sp,fp
    388c:	dfc00117 	ldw	ra,4(sp)
    3890:	df000017 	ldw	fp,0(sp)
    3894:	dec00204 	addi	sp,sp,8
    3898:	f800283a 	ret

0000389c <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
    389c:	defff204 	addi	sp,sp,-56
    38a0:	dfc00d15 	stw	ra,52(sp)
    38a4:	df000c15 	stw	fp,48(sp)
    38a8:	df000c04 	addi	fp,sp,48
    38ac:	e13ffc15 	stw	r4,-16(fp)
    38b0:	e17ffd15 	stw	r5,-12(fp)
    38b4:	e1bffe15 	stw	r6,-8(fp)
    38b8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             block;
  alt_u8          read_would_block = 0;
    38bc:	e03ff405 	stb	zero,-48(fp)
  int             count = 0;
    38c0:	e03ff515 	stw	zero,-44(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
    38c4:	e0bfff17 	ldw	r2,-4(fp)
    38c8:	1090000c 	andi	r2,r2,16384
    38cc:	1005003a 	cmpeq	r2,r2,zero
    38d0:	10803fcc 	andi	r2,r2,255
    38d4:	e0bff615 	stw	r2,-40(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    38d8:	00001506 	br	3930 <altera_avalon_uart_read+0x94>
    {
      count++;
    38dc:	e0bff517 	ldw	r2,-44(fp)
    38e0:	10800044 	addi	r2,r2,1
    38e4:	e0bff515 	stw	r2,-44(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
    38e8:	e0bffc17 	ldw	r2,-16(fp)
    38ec:	10800217 	ldw	r2,8(r2)
    38f0:	e0fffc17 	ldw	r3,-16(fp)
    38f4:	1885883a 	add	r2,r3,r2
    38f8:	10800704 	addi	r2,r2,28
    38fc:	10800003 	ldbu	r2,0(r2)
    3900:	1007883a 	mov	r3,r2
    3904:	e0bffd17 	ldw	r2,-12(fp)
    3908:	10c00005 	stb	r3,0(r2)
    390c:	e0bffd17 	ldw	r2,-12(fp)
    3910:	10800044 	addi	r2,r2,1
    3914:	e0bffd15 	stw	r2,-12(fp)
      
      sp->rx_start = (sp->rx_start+1) & ALT_AVALON_UART_BUF_MSK;
    3918:	e0bffc17 	ldw	r2,-16(fp)
    391c:	10800217 	ldw	r2,8(r2)
    3920:	10800044 	addi	r2,r2,1
    3924:	10c00fcc 	andi	r3,r2,63
    3928:	e0bffc17 	ldw	r2,-16(fp)
    392c:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
    3930:	e0fff517 	ldw	r3,-44(fp)
    3934:	e0bffe17 	ldw	r2,-8(fp)
    3938:	1880050e 	bge	r3,r2,3950 <altera_avalon_uart_read+0xb4>
    393c:	e0bffc17 	ldw	r2,-16(fp)
    3940:	10c00217 	ldw	r3,8(r2)
    3944:	e0bffc17 	ldw	r2,-16(fp)
    3948:	10800317 	ldw	r2,12(r2)
    394c:	18bfe31e 	bne	r3,r2,38dc <_gp+0xffff6824>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
    3950:	e0bff517 	ldw	r2,-44(fp)
    3954:	1000241e 	bne	r2,zero,39e8 <altera_avalon_uart_read+0x14c>
    3958:	e0bffc17 	ldw	r2,-16(fp)
    395c:	10c00217 	ldw	r3,8(r2)
    3960:	e0bffc17 	ldw	r2,-16(fp)
    3964:	10800317 	ldw	r2,12(r2)
    3968:	18801f1e 	bne	r3,r2,39e8 <altera_avalon_uart_read+0x14c>
    {
      if (!block)
    396c:	e0bff617 	ldw	r2,-40(fp)
    3970:	1000061e 	bne	r2,zero,398c <altera_avalon_uart_read+0xf0>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
    3974:	000384c0 	call	384c <alt_get_errno>
    3978:	00c002c4 	movi	r3,11
    397c:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
    3980:	00800044 	movi	r2,1
    3984:	e0bff405 	stb	r2,-48(fp)
        break;
    3988:	00001b06 	br	39f8 <altera_avalon_uart_read+0x15c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    398c:	0005303a 	rdctl	r2,status
    3990:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3994:	e0fff817 	ldw	r3,-32(fp)
    3998:	00bfff84 	movi	r2,-2
    399c:	1884703a 	and	r2,r3,r2
    39a0:	1001703a 	wrctl	status,r2
  
  return context;
    39a4:	e0bff817 	ldw	r2,-32(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
    39a8:	e0bff715 	stw	r2,-36(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    39ac:	e0bffc17 	ldw	r2,-16(fp)
    39b0:	10800117 	ldw	r2,4(r2)
    39b4:	10c02014 	ori	r3,r2,128
    39b8:	e0bffc17 	ldw	r2,-16(fp)
    39bc:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    39c0:	e0bffc17 	ldw	r2,-16(fp)
    39c4:	10800017 	ldw	r2,0(r2)
    39c8:	10800304 	addi	r2,r2,12
    39cc:	e0fffc17 	ldw	r3,-16(fp)
    39d0:	18c00117 	ldw	r3,4(r3)
    39d4:	10c00035 	stwio	r3,0(r2)
    39d8:	e0bff717 	ldw	r2,-36(fp)
    39dc:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    39e0:	e0bff917 	ldw	r2,-28(fp)
    39e4:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
    39e8:	e0bff517 	ldw	r2,-44(fp)
    39ec:	1000021e 	bne	r2,zero,39f8 <altera_avalon_uart_read+0x15c>
    39f0:	e0bffe17 	ldw	r2,-8(fp)
    39f4:	103fce1e 	bne	r2,zero,3930 <_gp+0xffff6878>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    39f8:	0005303a 	rdctl	r2,status
    39fc:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3a00:	e0fffa17 	ldw	r3,-24(fp)
    3a04:	00bfff84 	movi	r2,-2
    3a08:	1884703a 	and	r2,r3,r2
    3a0c:	1001703a 	wrctl	status,r2
  
  return context;
    3a10:	e0bffa17 	ldw	r2,-24(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
    3a14:	e0bff715 	stw	r2,-36(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
    3a18:	e0bffc17 	ldw	r2,-16(fp)
    3a1c:	10800117 	ldw	r2,4(r2)
    3a20:	10c02014 	ori	r3,r2,128
    3a24:	e0bffc17 	ldw	r2,-16(fp)
    3a28:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    3a2c:	e0bffc17 	ldw	r2,-16(fp)
    3a30:	10800017 	ldw	r2,0(r2)
    3a34:	10800304 	addi	r2,r2,12
    3a38:	e0fffc17 	ldw	r3,-16(fp)
    3a3c:	18c00117 	ldw	r3,4(r3)
    3a40:	10c00035 	stwio	r3,0(r2)
    3a44:	e0bff717 	ldw	r2,-36(fp)
    3a48:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3a4c:	e0bffb17 	ldw	r2,-20(fp)
    3a50:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
    3a54:	e0bff403 	ldbu	r2,-48(fp)
    3a58:	10000226 	beq	r2,zero,3a64 <altera_avalon_uart_read+0x1c8>
    return -EWOULDBLOCK;
    3a5c:	00bffd44 	movi	r2,-11
    3a60:	00000106 	br	3a68 <altera_avalon_uart_read+0x1cc>
  }
  else {
    return count;
    3a64:	e0bff517 	ldw	r2,-44(fp)
  }
}
    3a68:	e037883a 	mov	sp,fp
    3a6c:	dfc00117 	ldw	ra,4(sp)
    3a70:	df000017 	ldw	fp,0(sp)
    3a74:	dec00204 	addi	sp,sp,8
    3a78:	f800283a 	ret

00003a7c <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3a7c:	defffe04 	addi	sp,sp,-8
    3a80:	dfc00115 	stw	ra,4(sp)
    3a84:	df000015 	stw	fp,0(sp)
    3a88:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    3a8c:	00800034 	movhi	r2,0
    3a90:	10943904 	addi	r2,r2,20708
    3a94:	10800017 	ldw	r2,0(r2)
    3a98:	10000526 	beq	r2,zero,3ab0 <alt_get_errno+0x34>
    3a9c:	00800034 	movhi	r2,0
    3aa0:	10943904 	addi	r2,r2,20708
    3aa4:	10800017 	ldw	r2,0(r2)
    3aa8:	103ee83a 	callr	r2
    3aac:	00000206 	br	3ab8 <alt_get_errno+0x3c>
    3ab0:	00800034 	movhi	r2,0
    3ab4:	10960204 	addi	r2,r2,22536
}
    3ab8:	e037883a 	mov	sp,fp
    3abc:	dfc00117 	ldw	ra,4(sp)
    3ac0:	df000017 	ldw	fp,0(sp)
    3ac4:	dec00204 	addi	sp,sp,8
    3ac8:	f800283a 	ret

00003acc <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
    3acc:	defff204 	addi	sp,sp,-56
    3ad0:	dfc00d15 	stw	ra,52(sp)
    3ad4:	df000c15 	stw	fp,48(sp)
    3ad8:	df000c04 	addi	fp,sp,48
    3adc:	e13ffc15 	stw	r4,-16(fp)
    3ae0:	e17ffd15 	stw	r5,-12(fp)
    3ae4:	e1bffe15 	stw	r6,-8(fp)
    3ae8:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
    3aec:	e0bffe17 	ldw	r2,-8(fp)
    3af0:	e0bff415 	stw	r2,-48(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
    3af4:	e0bfff17 	ldw	r2,-4(fp)
    3af8:	1090000c 	andi	r2,r2,16384
    3afc:	e0bff515 	stw	r2,-44(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    3b00:	00003b06 	br	3bf0 <altera_avalon_uart_write+0x124>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
    3b04:	e0bffc17 	ldw	r2,-16(fp)
    3b08:	10800517 	ldw	r2,20(r2)
    3b0c:	10800044 	addi	r2,r2,1
    3b10:	10800fcc 	andi	r2,r2,63
    3b14:	e0bff615 	stw	r2,-40(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
    3b18:	e0bffc17 	ldw	r2,-16(fp)
    3b1c:	10c00417 	ldw	r3,16(r2)
    3b20:	e0bff617 	ldw	r2,-40(fp)
    3b24:	1880211e 	bne	r3,r2,3bac <altera_avalon_uart_write+0xe0>
    {
      if (no_block)
    3b28:	e0bff517 	ldw	r2,-44(fp)
    3b2c:	10000426 	beq	r2,zero,3b40 <altera_avalon_uart_write+0x74>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
    3b30:	0003a7c0 	call	3a7c <alt_get_errno>
    3b34:	00c002c4 	movi	r3,11
    3b38:	10c00015 	stw	r3,0(r2)
        break;
    3b3c:	00002e06 	br	3bf8 <altera_avalon_uart_write+0x12c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3b40:	0005303a 	rdctl	r2,status
    3b44:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3b48:	e0fff817 	ldw	r3,-32(fp)
    3b4c:	00bfff84 	movi	r2,-2
    3b50:	1884703a 	and	r2,r3,r2
    3b54:	1001703a 	wrctl	status,r2
  
  return context;
    3b58:	e0bff817 	ldw	r2,-32(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
    3b5c:	e0bff715 	stw	r2,-36(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    3b60:	e0bffc17 	ldw	r2,-16(fp)
    3b64:	10800117 	ldw	r2,4(r2)
    3b68:	10c11014 	ori	r3,r2,1088
    3b6c:	e0bffc17 	ldw	r2,-16(fp)
    3b70:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    3b74:	e0bffc17 	ldw	r2,-16(fp)
    3b78:	10800017 	ldw	r2,0(r2)
    3b7c:	10800304 	addi	r2,r2,12
    3b80:	e0fffc17 	ldw	r3,-16(fp)
    3b84:	18c00117 	ldw	r3,4(r3)
    3b88:	10c00035 	stwio	r3,0(r2)
    3b8c:	e0bff717 	ldw	r2,-36(fp)
    3b90:	e0bff915 	stw	r2,-28(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3b94:	e0bff917 	ldw	r2,-28(fp)
    3b98:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
    3b9c:	e0bffc17 	ldw	r2,-16(fp)
    3ba0:	10c00417 	ldw	r3,16(r2)
    3ba4:	e0bff617 	ldw	r2,-40(fp)
    3ba8:	18bffc26 	beq	r3,r2,3b9c <_gp+0xffff6ae4>
      }
    }

    count--;
    3bac:	e0bff417 	ldw	r2,-48(fp)
    3bb0:	10bfffc4 	addi	r2,r2,-1
    3bb4:	e0bff415 	stw	r2,-48(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
    3bb8:	e0bffc17 	ldw	r2,-16(fp)
    3bbc:	10800517 	ldw	r2,20(r2)
    3bc0:	e0fffd17 	ldw	r3,-12(fp)
    3bc4:	18c00003 	ldbu	r3,0(r3)
    3bc8:	e13ffc17 	ldw	r4,-16(fp)
    3bcc:	2085883a 	add	r2,r4,r2
    3bd0:	10801704 	addi	r2,r2,92
    3bd4:	10c00005 	stb	r3,0(r2)
    3bd8:	e0bffd17 	ldw	r2,-12(fp)
    3bdc:	10800044 	addi	r2,r2,1
    3be0:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
    3be4:	e0bffc17 	ldw	r2,-16(fp)
    3be8:	e0fff617 	ldw	r3,-40(fp)
    3bec:	10c00515 	stw	r3,20(r2)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
    3bf0:	e0bff417 	ldw	r2,-48(fp)
    3bf4:	103fc31e 	bne	r2,zero,3b04 <_gp+0xffff6a4c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    3bf8:	0005303a 	rdctl	r2,status
    3bfc:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    3c00:	e0fffa17 	ldw	r3,-24(fp)
    3c04:	00bfff84 	movi	r2,-2
    3c08:	1884703a 	and	r2,r3,r2
    3c0c:	1001703a 	wrctl	status,r2
  
  return context;
    3c10:	e0bffa17 	ldw	r2,-24(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
    3c14:	e0bff715 	stw	r2,-36(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
    3c18:	e0bffc17 	ldw	r2,-16(fp)
    3c1c:	10800117 	ldw	r2,4(r2)
    3c20:	10c11014 	ori	r3,r2,1088
    3c24:	e0bffc17 	ldw	r2,-16(fp)
    3c28:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
    3c2c:	e0bffc17 	ldw	r2,-16(fp)
    3c30:	10800017 	ldw	r2,0(r2)
    3c34:	10800304 	addi	r2,r2,12
    3c38:	e0fffc17 	ldw	r3,-16(fp)
    3c3c:	18c00117 	ldw	r3,4(r3)
    3c40:	10c00035 	stwio	r3,0(r2)
    3c44:	e0bff717 	ldw	r2,-36(fp)
    3c48:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    3c4c:	e0bffb17 	ldw	r2,-20(fp)
    3c50:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
    3c54:	e0fffe17 	ldw	r3,-8(fp)
    3c58:	e0bff417 	ldw	r2,-48(fp)
    3c5c:	1885c83a 	sub	r2,r3,r2
}
    3c60:	e037883a 	mov	sp,fp
    3c64:	dfc00117 	ldw	ra,4(sp)
    3c68:	df000017 	ldw	fp,0(sp)
    3c6c:	dec00204 	addi	sp,sp,8
    3c70:	f800283a 	ret

00003c74 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3c74:	defffe04 	addi	sp,sp,-8
    3c78:	dfc00115 	stw	ra,4(sp)
    3c7c:	df000015 	stw	fp,0(sp)
    3c80:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    3c84:	00800034 	movhi	r2,0
    3c88:	10943904 	addi	r2,r2,20708
    3c8c:	10800017 	ldw	r2,0(r2)
    3c90:	10000526 	beq	r2,zero,3ca8 <alt_get_errno+0x34>
    3c94:	00800034 	movhi	r2,0
    3c98:	10943904 	addi	r2,r2,20708
    3c9c:	10800017 	ldw	r2,0(r2)
    3ca0:	103ee83a 	callr	r2
    3ca4:	00000206 	br	3cb0 <alt_get_errno+0x3c>
    3ca8:	00800034 	movhi	r2,0
    3cac:	10960204 	addi	r2,r2,22536
}
    3cb0:	e037883a 	mov	sp,fp
    3cb4:	dfc00117 	ldw	ra,4(sp)
    3cb8:	df000017 	ldw	fp,0(sp)
    3cbc:	dec00204 	addi	sp,sp,8
    3cc0:	f800283a 	ret

00003cc4 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    3cc4:	defffb04 	addi	sp,sp,-20
    3cc8:	dfc00415 	stw	ra,16(sp)
    3ccc:	df000315 	stw	fp,12(sp)
    3cd0:	df000304 	addi	fp,sp,12
    3cd4:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    3cd8:	e0bfff17 	ldw	r2,-4(fp)
    3cdc:	10000616 	blt	r2,zero,3cf8 <close+0x34>
    3ce0:	e0bfff17 	ldw	r2,-4(fp)
    3ce4:	10c00324 	muli	r3,r2,12
    3ce8:	00800034 	movhi	r2,0
    3cec:	1092ce04 	addi	r2,r2,19256
    3cf0:	1885883a 	add	r2,r3,r2
    3cf4:	00000106 	br	3cfc <close+0x38>
    3cf8:	0005883a 	mov	r2,zero
    3cfc:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
    3d00:	e0bffd17 	ldw	r2,-12(fp)
    3d04:	10001826 	beq	r2,zero,3d68 <close+0xa4>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    3d08:	e0bffd17 	ldw	r2,-12(fp)
    3d0c:	10800017 	ldw	r2,0(r2)
    3d10:	10800417 	ldw	r2,16(r2)
    3d14:	10000626 	beq	r2,zero,3d30 <close+0x6c>
    3d18:	e0bffd17 	ldw	r2,-12(fp)
    3d1c:	10800017 	ldw	r2,0(r2)
    3d20:	10800417 	ldw	r2,16(r2)
    3d24:	e13ffd17 	ldw	r4,-12(fp)
    3d28:	103ee83a 	callr	r2
    3d2c:	00000106 	br	3d34 <close+0x70>
    3d30:	0005883a 	mov	r2,zero
    3d34:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    3d38:	e13fff17 	ldw	r4,-4(fp)
    3d3c:	00030300 	call	3030 <alt_release_fd>
    if (rval < 0)
    3d40:	e0bffe17 	ldw	r2,-8(fp)
    3d44:	1000060e 	bge	r2,zero,3d60 <close+0x9c>
    {
      ALT_ERRNO = -rval;
    3d48:	0003c740 	call	3c74 <alt_get_errno>
    3d4c:	e0fffe17 	ldw	r3,-8(fp)
    3d50:	00c7c83a 	sub	r3,zero,r3
    3d54:	10c00015 	stw	r3,0(r2)
      return -1;
    3d58:	00bfffc4 	movi	r2,-1
    3d5c:	00000606 	br	3d78 <close+0xb4>
    }
    return 0;
    3d60:	0005883a 	mov	r2,zero
    3d64:	00000406 	br	3d78 <close+0xb4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    3d68:	0003c740 	call	3c74 <alt_get_errno>
    3d6c:	00c01444 	movi	r3,81
    3d70:	10c00015 	stw	r3,0(r2)
    return -1;
    3d74:	00bfffc4 	movi	r2,-1
  }
}
    3d78:	e037883a 	mov	sp,fp
    3d7c:	dfc00117 	ldw	ra,4(sp)
    3d80:	df000017 	ldw	fp,0(sp)
    3d84:	dec00204 	addi	sp,sp,8
    3d88:	f800283a 	ret

00003d8c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    3d8c:	defffe04 	addi	sp,sp,-8
    3d90:	df000115 	stw	fp,4(sp)
    3d94:	df000104 	addi	fp,sp,4
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
    3d98:	e03fff15 	stw	zero,-4(fp)
    3d9c:	00000506 	br	3db4 <alt_dcache_flush_all+0x28>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
    3da0:	e0bfff17 	ldw	r2,-4(fp)
    3da4:	1000003b 	flushd	0(r2)
void alt_dcache_flush_all (void)
{
#if NIOS2_DCACHE_SIZE > 0
  char* i;
  
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
    3da8:	e0bfff17 	ldw	r2,-4(fp)
    3dac:	10800804 	addi	r2,r2,32
    3db0:	e0bfff15 	stw	r2,-4(fp)
    3db4:	e0bfff17 	ldw	r2,-4(fp)
    3db8:	10820030 	cmpltui	r2,r2,2048
    3dbc:	103ff81e 	bne	r2,zero,3da0 <_gp+0xffff6ce8>
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    3dc0:	e037883a 	mov	sp,fp
    3dc4:	df000017 	ldw	fp,0(sp)
    3dc8:	dec00104 	addi	sp,sp,4
    3dcc:	f800283a 	ret

00003dd0 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    3dd0:	defffc04 	addi	sp,sp,-16
    3dd4:	df000315 	stw	fp,12(sp)
    3dd8:	df000304 	addi	fp,sp,12
    3ddc:	e13ffd15 	stw	r4,-12(fp)
    3de0:	e17ffe15 	stw	r5,-8(fp)
    3de4:	e1bfff15 	stw	r6,-4(fp)
  return len;
    3de8:	e0bfff17 	ldw	r2,-4(fp)
}
    3dec:	e037883a 	mov	sp,fp
    3df0:	df000017 	ldw	fp,0(sp)
    3df4:	dec00104 	addi	sp,sp,4
    3df8:	f800283a 	ret

00003dfc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    3dfc:	defffe04 	addi	sp,sp,-8
    3e00:	dfc00115 	stw	ra,4(sp)
    3e04:	df000015 	stw	fp,0(sp)
    3e08:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    3e0c:	00800034 	movhi	r2,0
    3e10:	10943904 	addi	r2,r2,20708
    3e14:	10800017 	ldw	r2,0(r2)
    3e18:	10000526 	beq	r2,zero,3e30 <alt_get_errno+0x34>
    3e1c:	00800034 	movhi	r2,0
    3e20:	10943904 	addi	r2,r2,20708
    3e24:	10800017 	ldw	r2,0(r2)
    3e28:	103ee83a 	callr	r2
    3e2c:	00000206 	br	3e38 <alt_get_errno+0x3c>
    3e30:	00800034 	movhi	r2,0
    3e34:	10960204 	addi	r2,r2,22536
}
    3e38:	e037883a 	mov	sp,fp
    3e3c:	dfc00117 	ldw	ra,4(sp)
    3e40:	df000017 	ldw	fp,0(sp)
    3e44:	dec00204 	addi	sp,sp,8
    3e48:	f800283a 	ret

00003e4c <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
    3e4c:	defffa04 	addi	sp,sp,-24
    3e50:	dfc00515 	stw	ra,20(sp)
    3e54:	df000415 	stw	fp,16(sp)
    3e58:	df000404 	addi	fp,sp,16
    3e5c:	e13ffe15 	stw	r4,-8(fp)
    3e60:	e17fff15 	stw	r5,-4(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
    3e64:	e0bffe17 	ldw	r2,-8(fp)
    3e68:	10000326 	beq	r2,zero,3e78 <alt_dev_llist_insert+0x2c>
    3e6c:	e0bffe17 	ldw	r2,-8(fp)
    3e70:	10800217 	ldw	r2,8(r2)
    3e74:	1000051e 	bne	r2,zero,3e8c <alt_dev_llist_insert+0x40>
  {
    ALT_ERRNO = EINVAL;
    3e78:	0003dfc0 	call	3dfc <alt_get_errno>
    3e7c:	00c00584 	movi	r3,22
    3e80:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
    3e84:	00bffa84 	movi	r2,-22
    3e88:	00001306 	br	3ed8 <alt_dev_llist_insert+0x8c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
    3e8c:	e0bffe17 	ldw	r2,-8(fp)
    3e90:	e0ffff17 	ldw	r3,-4(fp)
    3e94:	e0fffc15 	stw	r3,-16(fp)
    3e98:	e0bffd15 	stw	r2,-12(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    3e9c:	e0bffd17 	ldw	r2,-12(fp)
    3ea0:	e0fffc17 	ldw	r3,-16(fp)
    3ea4:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    3ea8:	e0bffc17 	ldw	r2,-16(fp)
    3eac:	10c00017 	ldw	r3,0(r2)
    3eb0:	e0bffd17 	ldw	r2,-12(fp)
    3eb4:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    3eb8:	e0bffc17 	ldw	r2,-16(fp)
    3ebc:	10800017 	ldw	r2,0(r2)
    3ec0:	e0fffd17 	ldw	r3,-12(fp)
    3ec4:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    3ec8:	e0bffc17 	ldw	r2,-16(fp)
    3ecc:	e0fffd17 	ldw	r3,-12(fp)
    3ed0:	10c00015 	stw	r3,0(r2)

  return 0;  
    3ed4:	0005883a 	mov	r2,zero
}
    3ed8:	e037883a 	mov	sp,fp
    3edc:	dfc00117 	ldw	ra,4(sp)
    3ee0:	df000017 	ldw	fp,0(sp)
    3ee4:	dec00204 	addi	sp,sp,8
    3ee8:	f800283a 	ret

00003eec <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
    3eec:	defffd04 	addi	sp,sp,-12
    3ef0:	dfc00215 	stw	ra,8(sp)
    3ef4:	df000115 	stw	fp,4(sp)
    3ef8:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    3efc:	00800034 	movhi	r2,0
    3f00:	10928204 	addi	r2,r2,18952
    3f04:	e0bfff15 	stw	r2,-4(fp)
    3f08:	00000606 	br	3f24 <_do_ctors+0x38>
        (*ctor) (); 
    3f0c:	e0bfff17 	ldw	r2,-4(fp)
    3f10:	10800017 	ldw	r2,0(r2)
    3f14:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
    3f18:	e0bfff17 	ldw	r2,-4(fp)
    3f1c:	10bfff04 	addi	r2,r2,-4
    3f20:	e0bfff15 	stw	r2,-4(fp)
    3f24:	e0ffff17 	ldw	r3,-4(fp)
    3f28:	00800034 	movhi	r2,0
    3f2c:	10928304 	addi	r2,r2,18956
    3f30:	18bff62e 	bgeu	r3,r2,3f0c <_gp+0xffff6e54>
        (*ctor) (); 
}
    3f34:	e037883a 	mov	sp,fp
    3f38:	dfc00117 	ldw	ra,4(sp)
    3f3c:	df000017 	ldw	fp,0(sp)
    3f40:	dec00204 	addi	sp,sp,8
    3f44:	f800283a 	ret

00003f48 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
    3f48:	defffd04 	addi	sp,sp,-12
    3f4c:	dfc00215 	stw	ra,8(sp)
    3f50:	df000115 	stw	fp,4(sp)
    3f54:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    3f58:	00800034 	movhi	r2,0
    3f5c:	10928204 	addi	r2,r2,18952
    3f60:	e0bfff15 	stw	r2,-4(fp)
    3f64:	00000606 	br	3f80 <_do_dtors+0x38>
        (*dtor) (); 
    3f68:	e0bfff17 	ldw	r2,-4(fp)
    3f6c:	10800017 	ldw	r2,0(r2)
    3f70:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
    3f74:	e0bfff17 	ldw	r2,-4(fp)
    3f78:	10bfff04 	addi	r2,r2,-4
    3f7c:	e0bfff15 	stw	r2,-4(fp)
    3f80:	e0ffff17 	ldw	r3,-4(fp)
    3f84:	00800034 	movhi	r2,0
    3f88:	10928304 	addi	r2,r2,18956
    3f8c:	18bff62e 	bgeu	r3,r2,3f68 <_gp+0xffff6eb0>
        (*dtor) (); 
}
    3f90:	e037883a 	mov	sp,fp
    3f94:	dfc00117 	ldw	ra,4(sp)
    3f98:	df000017 	ldw	fp,0(sp)
    3f9c:	dec00204 	addi	sp,sp,8
    3fa0:	f800283a 	ret

00003fa4 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    3fa4:	defffa04 	addi	sp,sp,-24
    3fa8:	dfc00515 	stw	ra,20(sp)
    3fac:	df000415 	stw	fp,16(sp)
    3fb0:	df000404 	addi	fp,sp,16
    3fb4:	e13ffe15 	stw	r4,-8(fp)
    3fb8:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
    3fbc:	e0bfff17 	ldw	r2,-4(fp)
    3fc0:	10800017 	ldw	r2,0(r2)
    3fc4:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    3fc8:	e13ffe17 	ldw	r4,-8(fp)
    3fcc:	00046740 	call	4674 <strlen>
    3fd0:	10800044 	addi	r2,r2,1
    3fd4:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    3fd8:	00000d06 	br	4010 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    3fdc:	e0bffc17 	ldw	r2,-16(fp)
    3fe0:	10c00217 	ldw	r3,8(r2)
    3fe4:	e0bffd17 	ldw	r2,-12(fp)
    3fe8:	1809883a 	mov	r4,r3
    3fec:	e17ffe17 	ldw	r5,-8(fp)
    3ff0:	100d883a 	mov	r6,r2
    3ff4:	00045f80 	call	45f8 <memcmp>
    3ff8:	1000021e 	bne	r2,zero,4004 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    3ffc:	e0bffc17 	ldw	r2,-16(fp)
    4000:	00000706 	br	4020 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    4004:	e0bffc17 	ldw	r2,-16(fp)
    4008:	10800017 	ldw	r2,0(r2)
    400c:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    4010:	e0fffc17 	ldw	r3,-16(fp)
    4014:	e0bfff17 	ldw	r2,-4(fp)
    4018:	18bff01e 	bne	r3,r2,3fdc <_gp+0xffff6f24>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    401c:	0005883a 	mov	r2,zero
}
    4020:	e037883a 	mov	sp,fp
    4024:	dfc00117 	ldw	ra,4(sp)
    4028:	df000017 	ldw	fp,0(sp)
    402c:	dec00204 	addi	sp,sp,8
    4030:	f800283a 	ret

00004034 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    4034:	defffb04 	addi	sp,sp,-20
    4038:	dfc00415 	stw	ra,16(sp)
    403c:	df000315 	stw	fp,12(sp)
    4040:	df000304 	addi	fp,sp,12
    4044:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    4048:	00800034 	movhi	r2,0
    404c:	10943404 	addi	r2,r2,20688
    4050:	10800017 	ldw	r2,0(r2)
    4054:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    4058:	00003106 	br	4120 <alt_find_file+0xec>
  {
    len = strlen(next->name);
    405c:	e0bffd17 	ldw	r2,-12(fp)
    4060:	10800217 	ldw	r2,8(r2)
    4064:	1009883a 	mov	r4,r2
    4068:	00046740 	call	4674 <strlen>
    406c:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
    4070:	e0bffd17 	ldw	r2,-12(fp)
    4074:	10c00217 	ldw	r3,8(r2)
    4078:	e0bffe17 	ldw	r2,-8(fp)
    407c:	10bfffc4 	addi	r2,r2,-1
    4080:	1885883a 	add	r2,r3,r2
    4084:	10800003 	ldbu	r2,0(r2)
    4088:	10803fcc 	andi	r2,r2,255
    408c:	1080201c 	xori	r2,r2,128
    4090:	10bfe004 	addi	r2,r2,-128
    4094:	10800bd8 	cmpnei	r2,r2,47
    4098:	1000031e 	bne	r2,zero,40a8 <alt_find_file+0x74>
    {
      len -= 1;
    409c:	e0bffe17 	ldw	r2,-8(fp)
    40a0:	10bfffc4 	addi	r2,r2,-1
    40a4:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    40a8:	e0bffe17 	ldw	r2,-8(fp)
    40ac:	e0ffff17 	ldw	r3,-4(fp)
    40b0:	1885883a 	add	r2,r3,r2
    40b4:	10800003 	ldbu	r2,0(r2)
    40b8:	10803fcc 	andi	r2,r2,255
    40bc:	1080201c 	xori	r2,r2,128
    40c0:	10bfe004 	addi	r2,r2,-128
    40c4:	10800be0 	cmpeqi	r2,r2,47
    40c8:	1000081e 	bne	r2,zero,40ec <alt_find_file+0xb8>
    40cc:	e0bffe17 	ldw	r2,-8(fp)
    40d0:	e0ffff17 	ldw	r3,-4(fp)
    40d4:	1885883a 	add	r2,r3,r2
    40d8:	10800003 	ldbu	r2,0(r2)
    40dc:	10803fcc 	andi	r2,r2,255
    40e0:	1080201c 	xori	r2,r2,128
    40e4:	10bfe004 	addi	r2,r2,-128
    40e8:	10000a1e 	bne	r2,zero,4114 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    40ec:	e0bffd17 	ldw	r2,-12(fp)
    40f0:	10c00217 	ldw	r3,8(r2)
    40f4:	e0bffe17 	ldw	r2,-8(fp)
    40f8:	1809883a 	mov	r4,r3
    40fc:	e17fff17 	ldw	r5,-4(fp)
    4100:	100d883a 	mov	r6,r2
    4104:	00045f80 	call	45f8 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    4108:	1000021e 	bne	r2,zero,4114 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    410c:	e0bffd17 	ldw	r2,-12(fp)
    4110:	00000806 	br	4134 <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
    4114:	e0bffd17 	ldw	r2,-12(fp)
    4118:	10800017 	ldw	r2,0(r2)
    411c:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    4120:	e0fffd17 	ldw	r3,-12(fp)
    4124:	00800034 	movhi	r2,0
    4128:	10943404 	addi	r2,r2,20688
    412c:	18bfcb1e 	bne	r3,r2,405c <_gp+0xffff6fa4>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    4130:	0005883a 	mov	r2,zero
}
    4134:	e037883a 	mov	sp,fp
    4138:	dfc00117 	ldw	ra,4(sp)
    413c:	df000017 	ldw	fp,0(sp)
    4140:	dec00204 	addi	sp,sp,8
    4144:	f800283a 	ret

00004148 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    4148:	defffc04 	addi	sp,sp,-16
    414c:	df000315 	stw	fp,12(sp)
    4150:	df000304 	addi	fp,sp,12
    4154:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
    4158:	00bffa04 	movi	r2,-24
    415c:	e0bffe15 	stw	r2,-8(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    4160:	e03ffd15 	stw	zero,-12(fp)
    4164:	00001d06 	br	41dc <alt_get_fd+0x94>
  {
    if (!alt_fd_list[i].dev)
    4168:	00c00034 	movhi	r3,0
    416c:	18d2ce04 	addi	r3,r3,19256
    4170:	e0bffd17 	ldw	r2,-12(fp)
    4174:	10800324 	muli	r2,r2,12
    4178:	1885883a 	add	r2,r3,r2
    417c:	10800017 	ldw	r2,0(r2)
    4180:	1000131e 	bne	r2,zero,41d0 <alt_get_fd+0x88>
    {
      alt_fd_list[i].dev = dev;
    4184:	00c00034 	movhi	r3,0
    4188:	18d2ce04 	addi	r3,r3,19256
    418c:	e0bffd17 	ldw	r2,-12(fp)
    4190:	10800324 	muli	r2,r2,12
    4194:	1885883a 	add	r2,r3,r2
    4198:	e0ffff17 	ldw	r3,-4(fp)
    419c:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
    41a0:	00800034 	movhi	r2,0
    41a4:	10943804 	addi	r2,r2,20704
    41a8:	10c00017 	ldw	r3,0(r2)
    41ac:	e0bffd17 	ldw	r2,-12(fp)
    41b0:	1880040e 	bge	r3,r2,41c4 <alt_get_fd+0x7c>
      {
        alt_max_fd = i;
    41b4:	00800034 	movhi	r2,0
    41b8:	10943804 	addi	r2,r2,20704
    41bc:	e0fffd17 	ldw	r3,-12(fp)
    41c0:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
    41c4:	e0bffd17 	ldw	r2,-12(fp)
    41c8:	e0bffe15 	stw	r2,-8(fp)
      goto alt_get_fd_exit;
    41cc:	00000606 	br	41e8 <alt_get_fd+0xa0>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    41d0:	e0bffd17 	ldw	r2,-12(fp)
    41d4:	10800044 	addi	r2,r2,1
    41d8:	e0bffd15 	stw	r2,-12(fp)
    41dc:	e0bffd17 	ldw	r2,-12(fp)
    41e0:	10800810 	cmplti	r2,r2,32
    41e4:	103fe01e 	bne	r2,zero,4168 <_gp+0xffff70b0>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    41e8:	e0bffe17 	ldw	r2,-8(fp)
}
    41ec:	e037883a 	mov	sp,fp
    41f0:	df000017 	ldw	fp,0(sp)
    41f4:	dec00104 	addi	sp,sp,4
    41f8:	f800283a 	ret

000041fc <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    41fc:	defffe04 	addi	sp,sp,-8
    4200:	dfc00115 	stw	ra,4(sp)
    4204:	df000015 	stw	fp,0(sp)
    4208:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
    420c:	0009883a 	mov	r4,zero
    4210:	01440004 	movi	r5,4096
    4214:	00045200 	call	4520 <alt_icache_flush>
#endif
}
    4218:	e037883a 	mov	sp,fp
    421c:	dfc00117 	ldw	ra,4(sp)
    4220:	df000017 	ldw	fp,0(sp)
    4224:	dec00204 	addi	sp,sp,8
    4228:	f800283a 	ret

0000422c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    422c:	defff904 	addi	sp,sp,-28
    4230:	dfc00615 	stw	ra,24(sp)
    4234:	df000515 	stw	fp,20(sp)
    4238:	df000504 	addi	fp,sp,20
    423c:	e13ffc15 	stw	r4,-16(fp)
    4240:	e17ffd15 	stw	r5,-12(fp)
    4244:	e1bffe15 	stw	r6,-8(fp)
    4248:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
    424c:	e13ffd17 	ldw	r4,-12(fp)
    4250:	e17ffe17 	ldw	r5,-8(fp)
    4254:	e1bfff17 	ldw	r6,-4(fp)
    4258:	0002d9c0 	call	2d9c <open>
    425c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
    4260:	e0bffb17 	ldw	r2,-20(fp)
    4264:	10001c16 	blt	r2,zero,42d8 <alt_open_fd+0xac>
  {
    fd->dev      = alt_fd_list[old].dev;
    4268:	00c00034 	movhi	r3,0
    426c:	18d2ce04 	addi	r3,r3,19256
    4270:	e0bffb17 	ldw	r2,-20(fp)
    4274:	10800324 	muli	r2,r2,12
    4278:	1885883a 	add	r2,r3,r2
    427c:	10c00017 	ldw	r3,0(r2)
    4280:	e0bffc17 	ldw	r2,-16(fp)
    4284:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    4288:	00c00034 	movhi	r3,0
    428c:	18d2ce04 	addi	r3,r3,19256
    4290:	e0bffb17 	ldw	r2,-20(fp)
    4294:	10800324 	muli	r2,r2,12
    4298:	1885883a 	add	r2,r3,r2
    429c:	10800104 	addi	r2,r2,4
    42a0:	10c00017 	ldw	r3,0(r2)
    42a4:	e0bffc17 	ldw	r2,-16(fp)
    42a8:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    42ac:	00c00034 	movhi	r3,0
    42b0:	18d2ce04 	addi	r3,r3,19256
    42b4:	e0bffb17 	ldw	r2,-20(fp)
    42b8:	10800324 	muli	r2,r2,12
    42bc:	1885883a 	add	r2,r3,r2
    42c0:	10800204 	addi	r2,r2,8
    42c4:	10c00017 	ldw	r3,0(r2)
    42c8:	e0bffc17 	ldw	r2,-16(fp)
    42cc:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    42d0:	e13ffb17 	ldw	r4,-20(fp)
    42d4:	00030300 	call	3030 <alt_release_fd>
  }
} 
    42d8:	e037883a 	mov	sp,fp
    42dc:	dfc00117 	ldw	ra,4(sp)
    42e0:	df000017 	ldw	fp,0(sp)
    42e4:	dec00204 	addi	sp,sp,8
    42e8:	f800283a 	ret

000042ec <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    42ec:	defffb04 	addi	sp,sp,-20
    42f0:	dfc00415 	stw	ra,16(sp)
    42f4:	df000315 	stw	fp,12(sp)
    42f8:	df000304 	addi	fp,sp,12
    42fc:	e13ffd15 	stw	r4,-12(fp)
    4300:	e17ffe15 	stw	r5,-8(fp)
    4304:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    4308:	01000034 	movhi	r4,0
    430c:	2112d104 	addi	r4,r4,19268
    4310:	e17ffd17 	ldw	r5,-12(fp)
    4314:	01800044 	movi	r6,1
    4318:	01c07fc4 	movi	r7,511
    431c:	000422c0 	call	422c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    4320:	01000034 	movhi	r4,0
    4324:	2112ce04 	addi	r4,r4,19256
    4328:	e17ffe17 	ldw	r5,-8(fp)
    432c:	000d883a 	mov	r6,zero
    4330:	01c07fc4 	movi	r7,511
    4334:	000422c0 	call	422c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    4338:	01000034 	movhi	r4,0
    433c:	2112d404 	addi	r4,r4,19280
    4340:	e17fff17 	ldw	r5,-4(fp)
    4344:	01800044 	movi	r6,1
    4348:	01c07fc4 	movi	r7,511
    434c:	000422c0 	call	422c <alt_open_fd>
}  
    4350:	e037883a 	mov	sp,fp
    4354:	dfc00117 	ldw	ra,4(sp)
    4358:	df000017 	ldw	fp,0(sp)
    435c:	dec00204 	addi	sp,sp,8
    4360:	f800283a 	ret

00004364 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    4364:	defffa04 	addi	sp,sp,-24
    4368:	df000515 	stw	fp,20(sp)
    436c:	df000504 	addi	fp,sp,20
    4370:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    4374:	0005303a 	rdctl	r2,status
    4378:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    437c:	e0fffc17 	ldw	r3,-16(fp)
    4380:	00bfff84 	movi	r2,-2
    4384:	1884703a 	and	r2,r3,r2
    4388:	1001703a 	wrctl	status,r2
  
  return context;
    438c:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    4390:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
    4394:	e0bfff17 	ldw	r2,-4(fp)
    4398:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    439c:	e0bffd17 	ldw	r2,-12(fp)
    43a0:	10800017 	ldw	r2,0(r2)
    43a4:	e0fffd17 	ldw	r3,-12(fp)
    43a8:	18c00117 	ldw	r3,4(r3)
    43ac:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
    43b0:	e0bffd17 	ldw	r2,-12(fp)
    43b4:	10800117 	ldw	r2,4(r2)
    43b8:	e0fffd17 	ldw	r3,-12(fp)
    43bc:	18c00017 	ldw	r3,0(r3)
    43c0:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    43c4:	e0bffd17 	ldw	r2,-12(fp)
    43c8:	e0fffd17 	ldw	r3,-12(fp)
    43cc:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
    43d0:	e0bffd17 	ldw	r2,-12(fp)
    43d4:	e0fffd17 	ldw	r3,-12(fp)
    43d8:	10c00015 	stw	r3,0(r2)
    43dc:	e0bffb17 	ldw	r2,-20(fp)
    43e0:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    43e4:	e0bffe17 	ldw	r2,-8(fp)
    43e8:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    43ec:	e037883a 	mov	sp,fp
    43f0:	df000017 	ldw	fp,0(sp)
    43f4:	dec00104 	addi	sp,sp,4
    43f8:	f800283a 	ret

000043fc <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    43fc:	defffb04 	addi	sp,sp,-20
    4400:	dfc00415 	stw	ra,16(sp)
    4404:	df000315 	stw	fp,12(sp)
    4408:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    440c:	d0a00c17 	ldw	r2,-32720(gp)
    4410:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    4414:	d0a1d317 	ldw	r2,-30900(gp)
    4418:	10800044 	addi	r2,r2,1
    441c:	d0a1d315 	stw	r2,-30900(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    4420:	00002e06 	br	44dc <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
    4424:	e0bffd17 	ldw	r2,-12(fp)
    4428:	10800017 	ldw	r2,0(r2)
    442c:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    4430:	e0bffd17 	ldw	r2,-12(fp)
    4434:	10800403 	ldbu	r2,16(r2)
    4438:	10803fcc 	andi	r2,r2,255
    443c:	10000426 	beq	r2,zero,4450 <alt_tick+0x54>
    4440:	d0a1d317 	ldw	r2,-30900(gp)
    4444:	1000021e 	bne	r2,zero,4450 <alt_tick+0x54>
    {
      alarm->rollover = 0;
    4448:	e0bffd17 	ldw	r2,-12(fp)
    444c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    4450:	e0bffd17 	ldw	r2,-12(fp)
    4454:	10800217 	ldw	r2,8(r2)
    4458:	d0e1d317 	ldw	r3,-30900(gp)
    445c:	18801d36 	bltu	r3,r2,44d4 <alt_tick+0xd8>
    4460:	e0bffd17 	ldw	r2,-12(fp)
    4464:	10800403 	ldbu	r2,16(r2)
    4468:	10803fcc 	andi	r2,r2,255
    446c:	1000191e 	bne	r2,zero,44d4 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
    4470:	e0bffd17 	ldw	r2,-12(fp)
    4474:	10c00317 	ldw	r3,12(r2)
    4478:	e0bffd17 	ldw	r2,-12(fp)
    447c:	10800517 	ldw	r2,20(r2)
    4480:	1009883a 	mov	r4,r2
    4484:	183ee83a 	callr	r3
    4488:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    448c:	e0bfff17 	ldw	r2,-4(fp)
    4490:	1000031e 	bne	r2,zero,44a0 <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
    4494:	e13ffd17 	ldw	r4,-12(fp)
    4498:	00043640 	call	4364 <alt_alarm_stop>
    449c:	00000d06 	br	44d4 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
    44a0:	e0bffd17 	ldw	r2,-12(fp)
    44a4:	10c00217 	ldw	r3,8(r2)
    44a8:	e0bfff17 	ldw	r2,-4(fp)
    44ac:	1887883a 	add	r3,r3,r2
    44b0:	e0bffd17 	ldw	r2,-12(fp)
    44b4:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    44b8:	e0bffd17 	ldw	r2,-12(fp)
    44bc:	10c00217 	ldw	r3,8(r2)
    44c0:	d0a1d317 	ldw	r2,-30900(gp)
    44c4:	1880032e 	bgeu	r3,r2,44d4 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
    44c8:	e0bffd17 	ldw	r2,-12(fp)
    44cc:	00c00044 	movi	r3,1
    44d0:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
    44d4:	e0bffe17 	ldw	r2,-8(fp)
    44d8:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    44dc:	e0fffd17 	ldw	r3,-12(fp)
    44e0:	d0a00c04 	addi	r2,gp,-32720
    44e4:	18bfcf1e 	bne	r3,r2,4424 <_gp+0xffff736c>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
    44e8:	0001883a 	nop
}
    44ec:	e037883a 	mov	sp,fp
    44f0:	dfc00117 	ldw	ra,4(sp)
    44f4:	df000017 	ldw	fp,0(sp)
    44f8:	dec00204 	addi	sp,sp,8
    44fc:	f800283a 	ret

00004500 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
    4500:	deffff04 	addi	sp,sp,-4
    4504:	df000015 	stw	fp,0(sp)
    4508:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    450c:	000170fa 	wrctl	ienable,zero
}
    4510:	e037883a 	mov	sp,fp
    4514:	df000017 	ldw	fp,0(sp)
    4518:	dec00104 	addi	sp,sp,4
    451c:	f800283a 	ret

00004520 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
    4520:	defffb04 	addi	sp,sp,-20
    4524:	df000415 	stw	fp,16(sp)
    4528:	df000404 	addi	fp,sp,16
    452c:	e13ffe15 	stw	r4,-8(fp)
    4530:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
    4534:	e0bfff17 	ldw	r2,-4(fp)
    4538:	10840070 	cmpltui	r2,r2,4097
    453c:	1000021e 	bne	r2,zero,4548 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
    4540:	00840004 	movi	r2,4096
    4544:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
    4548:	e0fffe17 	ldw	r3,-8(fp)
    454c:	e0bfff17 	ldw	r2,-4(fp)
    4550:	1885883a 	add	r2,r3,r2
    4554:	e0bffd15 	stw	r2,-12(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    4558:	e0bffe17 	ldw	r2,-8(fp)
    455c:	e0bffc15 	stw	r2,-16(fp)
    4560:	00000506 	br	4578 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
    4564:	e0bffc17 	ldw	r2,-16(fp)
    4568:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
    456c:	e0bffc17 	ldw	r2,-16(fp)
    4570:	10800804 	addi	r2,r2,32
    4574:	e0bffc15 	stw	r2,-16(fp)
    4578:	e0fffc17 	ldw	r3,-16(fp)
    457c:	e0bffd17 	ldw	r2,-12(fp)
    4580:	18bff836 	bltu	r3,r2,4564 <_gp+0xffff74ac>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
    4584:	e0bffe17 	ldw	r2,-8(fp)
    4588:	108007cc 	andi	r2,r2,31
    458c:	10000226 	beq	r2,zero,4598 <alt_icache_flush+0x78>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
    4590:	e0bffc17 	ldw	r2,-16(fp)
    4594:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
    4598:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
    459c:	e037883a 	mov	sp,fp
    45a0:	df000017 	ldw	fp,0(sp)
    45a4:	dec00104 	addi	sp,sp,4
    45a8:	f800283a 	ret

000045ac <atexit>:
    45ac:	200b883a 	mov	r5,r4
    45b0:	000d883a 	mov	r6,zero
    45b4:	0009883a 	mov	r4,zero
    45b8:	000f883a 	mov	r7,zero
    45bc:	00047001 	jmpi	4700 <__register_exitproc>

000045c0 <exit>:
    45c0:	defffe04 	addi	sp,sp,-8
    45c4:	000b883a 	mov	r5,zero
    45c8:	dc000015 	stw	r16,0(sp)
    45cc:	dfc00115 	stw	ra,4(sp)
    45d0:	2021883a 	mov	r16,r4
    45d4:	00048300 	call	4830 <__call_exitprocs>
    45d8:	00800034 	movhi	r2,0
    45dc:	10943c04 	addi	r2,r2,20720
    45e0:	11000017 	ldw	r4,0(r2)
    45e4:	20800f17 	ldw	r2,60(r4)
    45e8:	10000126 	beq	r2,zero,45f0 <exit+0x30>
    45ec:	103ee83a 	callr	r2
    45f0:	8009883a 	mov	r4,r16
    45f4:	00049d00 	call	49d0 <_exit>

000045f8 <memcmp>:
    45f8:	01c000c4 	movi	r7,3
    45fc:	3980192e 	bgeu	r7,r6,4664 <memcmp+0x6c>
    4600:	2904b03a 	or	r2,r5,r4
    4604:	11c4703a 	and	r2,r2,r7
    4608:	10000f26 	beq	r2,zero,4648 <memcmp+0x50>
    460c:	20c00003 	ldbu	r3,0(r4)
    4610:	28800003 	ldbu	r2,0(r5)
    4614:	1880151e 	bne	r3,r2,466c <memcmp+0x74>
    4618:	31bfff84 	addi	r6,r6,-2
    461c:	01ffffc4 	movi	r7,-1
    4620:	00000406 	br	4634 <memcmp+0x3c>
    4624:	20c00003 	ldbu	r3,0(r4)
    4628:	28800003 	ldbu	r2,0(r5)
    462c:	31bfffc4 	addi	r6,r6,-1
    4630:	18800e1e 	bne	r3,r2,466c <memcmp+0x74>
    4634:	21000044 	addi	r4,r4,1
    4638:	29400044 	addi	r5,r5,1
    463c:	31fff91e 	bne	r6,r7,4624 <_gp+0xffff756c>
    4640:	0005883a 	mov	r2,zero
    4644:	f800283a 	ret
    4648:	20c00017 	ldw	r3,0(r4)
    464c:	28800017 	ldw	r2,0(r5)
    4650:	1880041e 	bne	r3,r2,4664 <memcmp+0x6c>
    4654:	31bfff04 	addi	r6,r6,-4
    4658:	21000104 	addi	r4,r4,4
    465c:	29400104 	addi	r5,r5,4
    4660:	39bff936 	bltu	r7,r6,4648 <_gp+0xffff7590>
    4664:	303fe91e 	bne	r6,zero,460c <_gp+0xffff7554>
    4668:	003ff506 	br	4640 <_gp+0xffff7588>
    466c:	1885c83a 	sub	r2,r3,r2
    4670:	f800283a 	ret

00004674 <strlen>:
    4674:	208000cc 	andi	r2,r4,3
    4678:	10001f1e 	bne	r2,zero,46f8 <strlen+0x84>
    467c:	20800017 	ldw	r2,0(r4)
    4680:	01ffbff4 	movhi	r7,65279
    4684:	39ffbfc4 	addi	r7,r7,-257
    4688:	01a02074 	movhi	r6,32897
    468c:	31a02004 	addi	r6,r6,-32640
    4690:	11c7883a 	add	r3,r2,r7
    4694:	0084303a 	nor	r2,zero,r2
    4698:	1886703a 	and	r3,r3,r2
    469c:	1986703a 	and	r3,r3,r6
    46a0:	2005883a 	mov	r2,r4
    46a4:	1800101e 	bne	r3,zero,46e8 <strlen+0x74>
    46a8:	10800104 	addi	r2,r2,4
    46ac:	10c00017 	ldw	r3,0(r2)
    46b0:	19cb883a 	add	r5,r3,r7
    46b4:	00c6303a 	nor	r3,zero,r3
    46b8:	28c6703a 	and	r3,r5,r3
    46bc:	1986703a 	and	r3,r3,r6
    46c0:	1800091e 	bne	r3,zero,46e8 <strlen+0x74>
    46c4:	10800104 	addi	r2,r2,4
    46c8:	10c00017 	ldw	r3,0(r2)
    46cc:	19cb883a 	add	r5,r3,r7
    46d0:	00c6303a 	nor	r3,zero,r3
    46d4:	28c6703a 	and	r3,r5,r3
    46d8:	1986703a 	and	r3,r3,r6
    46dc:	183ff226 	beq	r3,zero,46a8 <_gp+0xffff75f0>
    46e0:	00000106 	br	46e8 <strlen+0x74>
    46e4:	10800044 	addi	r2,r2,1
    46e8:	10c00007 	ldb	r3,0(r2)
    46ec:	183ffd1e 	bne	r3,zero,46e4 <_gp+0xffff762c>
    46f0:	1105c83a 	sub	r2,r2,r4
    46f4:	f800283a 	ret
    46f8:	2005883a 	mov	r2,r4
    46fc:	003ffa06 	br	46e8 <_gp+0xffff7630>

00004700 <__register_exitproc>:
    4700:	defffa04 	addi	sp,sp,-24
    4704:	00800034 	movhi	r2,0
    4708:	10943c04 	addi	r2,r2,20720
    470c:	dc000315 	stw	r16,12(sp)
    4710:	14000017 	ldw	r16,0(r2)
    4714:	dc400415 	stw	r17,16(sp)
    4718:	dfc00515 	stw	ra,20(sp)
    471c:	80805217 	ldw	r2,328(r16)
    4720:	2023883a 	mov	r17,r4
    4724:	10003e26 	beq	r2,zero,4820 <__register_exitproc+0x120>
    4728:	10c00117 	ldw	r3,4(r2)
    472c:	020007c4 	movi	r8,31
    4730:	40c0180e 	bge	r8,r3,4794 <__register_exitproc+0x94>
    4734:	00800034 	movhi	r2,0
    4738:	10800004 	addi	r2,r2,0
    473c:	1000061e 	bne	r2,zero,4758 <__register_exitproc+0x58>
    4740:	00bfffc4 	movi	r2,-1
    4744:	dfc00517 	ldw	ra,20(sp)
    4748:	dc400417 	ldw	r17,16(sp)
    474c:	dc000317 	ldw	r16,12(sp)
    4750:	dec00604 	addi	sp,sp,24
    4754:	f800283a 	ret
    4758:	01006404 	movi	r4,400
    475c:	d9400015 	stw	r5,0(sp)
    4760:	d9800115 	stw	r6,4(sp)
    4764:	d9c00215 	stw	r7,8(sp)
    4768:	00000000 	call	0 <__reset>
    476c:	d9400017 	ldw	r5,0(sp)
    4770:	d9800117 	ldw	r6,4(sp)
    4774:	d9c00217 	ldw	r7,8(sp)
    4778:	103ff126 	beq	r2,zero,4740 <_gp+0xffff7688>
    477c:	80c05217 	ldw	r3,328(r16)
    4780:	10000115 	stw	zero,4(r2)
    4784:	10c00015 	stw	r3,0(r2)
    4788:	80805215 	stw	r2,328(r16)
    478c:	10006215 	stw	zero,392(r2)
    4790:	10006315 	stw	zero,396(r2)
    4794:	10c00117 	ldw	r3,4(r2)
    4798:	88000d1e 	bne	r17,zero,47d0 <__register_exitproc+0xd0>
    479c:	19000084 	addi	r4,r3,2
    47a0:	2109883a 	add	r4,r4,r4
    47a4:	18c00044 	addi	r3,r3,1
    47a8:	2109883a 	add	r4,r4,r4
    47ac:	1109883a 	add	r4,r2,r4
    47b0:	10c00115 	stw	r3,4(r2)
    47b4:	0005883a 	mov	r2,zero
    47b8:	21400015 	stw	r5,0(r4)
    47bc:	dfc00517 	ldw	ra,20(sp)
    47c0:	dc400417 	ldw	r17,16(sp)
    47c4:	dc000317 	ldw	r16,12(sp)
    47c8:	dec00604 	addi	sp,sp,24
    47cc:	f800283a 	ret
    47d0:	02400044 	movi	r9,1
    47d4:	12806217 	ldw	r10,392(r2)
    47d8:	48d2983a 	sll	r9,r9,r3
    47dc:	19000804 	addi	r4,r3,32
    47e0:	18d1883a 	add	r8,r3,r3
    47e4:	2109883a 	add	r4,r4,r4
    47e8:	4211883a 	add	r8,r8,r8
    47ec:	2109883a 	add	r4,r4,r4
    47f0:	1109883a 	add	r4,r2,r4
    47f4:	1211883a 	add	r8,r2,r8
    47f8:	5254b03a 	or	r10,r10,r9
    47fc:	21c02215 	stw	r7,136(r4)
    4800:	41802215 	stw	r6,136(r8)
    4804:	12806215 	stw	r10,392(r2)
    4808:	01000084 	movi	r4,2
    480c:	893fe31e 	bne	r17,r4,479c <_gp+0xffff76e4>
    4810:	11006317 	ldw	r4,396(r2)
    4814:	2252b03a 	or	r9,r4,r9
    4818:	12406315 	stw	r9,396(r2)
    481c:	003fdf06 	br	479c <_gp+0xffff76e4>
    4820:	00800034 	movhi	r2,0
    4824:	1096d104 	addi	r2,r2,23364
    4828:	80805215 	stw	r2,328(r16)
    482c:	003fbe06 	br	4728 <_gp+0xffff7670>

00004830 <__call_exitprocs>:
    4830:	00800034 	movhi	r2,0
    4834:	10943c04 	addi	r2,r2,20720
    4838:	10800017 	ldw	r2,0(r2)
    483c:	defff304 	addi	sp,sp,-52
    4840:	df000b15 	stw	fp,44(sp)
    4844:	d8800015 	stw	r2,0(sp)
    4848:	10805204 	addi	r2,r2,328
    484c:	dd400815 	stw	r21,32(sp)
    4850:	dfc00c15 	stw	ra,48(sp)
    4854:	ddc00a15 	stw	r23,40(sp)
    4858:	dd800915 	stw	r22,36(sp)
    485c:	dd000715 	stw	r20,28(sp)
    4860:	dcc00615 	stw	r19,24(sp)
    4864:	dc800515 	stw	r18,20(sp)
    4868:	dc400415 	stw	r17,16(sp)
    486c:	dc000315 	stw	r16,12(sp)
    4870:	d9000115 	stw	r4,4(sp)
    4874:	2839883a 	mov	fp,r5
    4878:	d8800215 	stw	r2,8(sp)
    487c:	057fffc4 	movi	r21,-1
    4880:	d8800017 	ldw	r2,0(sp)
    4884:	ddc00217 	ldw	r23,8(sp)
    4888:	14805217 	ldw	r18,328(r2)
    488c:	90001726 	beq	r18,zero,48ec <__call_exitprocs+0xbc>
    4890:	94400117 	ldw	r17,4(r18)
    4894:	8c3fffc4 	addi	r16,r17,-1
    4898:	80001116 	blt	r16,zero,48e0 <__call_exitprocs+0xb0>
    489c:	8c400044 	addi	r17,r17,1
    48a0:	8427883a 	add	r19,r16,r16
    48a4:	8c63883a 	add	r17,r17,r17
    48a8:	95802204 	addi	r22,r18,136
    48ac:	9ce7883a 	add	r19,r19,r19
    48b0:	8c63883a 	add	r17,r17,r17
    48b4:	b4e7883a 	add	r19,r22,r19
    48b8:	9463883a 	add	r17,r18,r17
    48bc:	e0001726 	beq	fp,zero,491c <__call_exitprocs+0xec>
    48c0:	8c87c83a 	sub	r3,r17,r18
    48c4:	b0c7883a 	add	r3,r22,r3
    48c8:	18c01e17 	ldw	r3,120(r3)
    48cc:	1f001326 	beq	r3,fp,491c <__call_exitprocs+0xec>
    48d0:	843fffc4 	addi	r16,r16,-1
    48d4:	9cffff04 	addi	r19,r19,-4
    48d8:	8c7fff04 	addi	r17,r17,-4
    48dc:	857ff71e 	bne	r16,r21,48bc <_gp+0xffff7804>
    48e0:	00800034 	movhi	r2,0
    48e4:	10800004 	addi	r2,r2,0
    48e8:	10002a1e 	bne	r2,zero,4994 <__call_exitprocs+0x164>
    48ec:	dfc00c17 	ldw	ra,48(sp)
    48f0:	df000b17 	ldw	fp,44(sp)
    48f4:	ddc00a17 	ldw	r23,40(sp)
    48f8:	dd800917 	ldw	r22,36(sp)
    48fc:	dd400817 	ldw	r21,32(sp)
    4900:	dd000717 	ldw	r20,28(sp)
    4904:	dcc00617 	ldw	r19,24(sp)
    4908:	dc800517 	ldw	r18,20(sp)
    490c:	dc400417 	ldw	r17,16(sp)
    4910:	dc000317 	ldw	r16,12(sp)
    4914:	dec00d04 	addi	sp,sp,52
    4918:	f800283a 	ret
    491c:	91000117 	ldw	r4,4(r18)
    4920:	88c00017 	ldw	r3,0(r17)
    4924:	213fffc4 	addi	r4,r4,-1
    4928:	24001526 	beq	r4,r16,4980 <__call_exitprocs+0x150>
    492c:	88000015 	stw	zero,0(r17)
    4930:	183fe726 	beq	r3,zero,48d0 <_gp+0xffff7818>
    4934:	00800044 	movi	r2,1
    4938:	1408983a 	sll	r4,r2,r16
    493c:	91406217 	ldw	r5,392(r18)
    4940:	95000117 	ldw	r20,4(r18)
    4944:	214a703a 	and	r5,r4,r5
    4948:	28000b26 	beq	r5,zero,4978 <__call_exitprocs+0x148>
    494c:	91406317 	ldw	r5,396(r18)
    4950:	2148703a 	and	r4,r4,r5
    4954:	20000c1e 	bne	r4,zero,4988 <__call_exitprocs+0x158>
    4958:	99400017 	ldw	r5,0(r19)
    495c:	d9000117 	ldw	r4,4(sp)
    4960:	183ee83a 	callr	r3
    4964:	90c00117 	ldw	r3,4(r18)
    4968:	1d3fc51e 	bne	r3,r20,4880 <_gp+0xffff77c8>
    496c:	b8c00017 	ldw	r3,0(r23)
    4970:	1cbfd726 	beq	r3,r18,48d0 <_gp+0xffff7818>
    4974:	003fc206 	br	4880 <_gp+0xffff77c8>
    4978:	183ee83a 	callr	r3
    497c:	003ff906 	br	4964 <_gp+0xffff78ac>
    4980:	94000115 	stw	r16,4(r18)
    4984:	003fea06 	br	4930 <_gp+0xffff7878>
    4988:	99000017 	ldw	r4,0(r19)
    498c:	183ee83a 	callr	r3
    4990:	003ff406 	br	4964 <_gp+0xffff78ac>
    4994:	90c00117 	ldw	r3,4(r18)
    4998:	1800071e 	bne	r3,zero,49b8 <__call_exitprocs+0x188>
    499c:	90c00017 	ldw	r3,0(r18)
    49a0:	18000926 	beq	r3,zero,49c8 <__call_exitprocs+0x198>
    49a4:	9009883a 	mov	r4,r18
    49a8:	b8c00015 	stw	r3,0(r23)
    49ac:	00000000 	call	0 <__reset>
    49b0:	bc800017 	ldw	r18,0(r23)
    49b4:	003fb506 	br	488c <_gp+0xffff77d4>
    49b8:	90c00017 	ldw	r3,0(r18)
    49bc:	902f883a 	mov	r23,r18
    49c0:	1825883a 	mov	r18,r3
    49c4:	003fb106 	br	488c <_gp+0xffff77d4>
    49c8:	0007883a 	mov	r3,zero
    49cc:	003ffb06 	br	49bc <_gp+0xffff7904>

000049d0 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    49d0:	defffc04 	addi	sp,sp,-16
    49d4:	df000315 	stw	fp,12(sp)
    49d8:	df000304 	addi	fp,sp,12
    49dc:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
    49e0:	0001883a 	nop
    49e4:	e0bfff17 	ldw	r2,-4(fp)
    49e8:	e0bffd15 	stw	r2,-12(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  int r2 = exit_code;
    49ec:	e0bffd17 	ldw	r2,-12(fp)
    49f0:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    49f4:	e0bffe17 	ldw	r2,-8(fp)
    49f8:	10000226 	beq	r2,zero,4a04 <_exit+0x34>
    ALT_SIM_FAIL();
    49fc:	002af070 	cmpltui	zero,zero,43969
    4a00:	00000106 	br	4a08 <_exit+0x38>
  } else {
    ALT_SIM_PASS();
    4a04:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    4a08:	003fff06 	br	4a08 <_gp+0xffff7950>
