$date
	Sun May 16 18:22:48 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module mux3_1_tb $end
$var wire 2 ! sel [1:0] $end
$var wire 1 " out $end
$var wire 1 # d2 $end
$var wire 1 $ d1 $end
$var wire 1 % d0 $end
$var reg 5 & in [4:0] $end
$scope module muxBeh3_1 $end
$var wire 1 % d0 $end
$var wire 1 $ d1 $end
$var wire 1 # d2 $end
$var wire 2 ' sel [1:0] $end
$var wire 1 " out $end
$var wire 1 ( lowerSelect $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
b0 '
b0 &
0%
0$
0#
0"
b0 !
$end
#2
b1 !
b1 '
b1 &
#4
b10 !
b10 '
b10 &
#6
b11 !
b11 '
b11 &
#8
1#
b0 !
b0 '
b100 &
#10
b1 !
b1 '
b101 &
#12
1"
b10 !
b10 '
b110 &
#14
b11 !
b11 '
b111 &
#16
0"
1$
0#
b0 !
b0 '
b1000 &
#18
1"
1(
b1 !
b1 '
b1001 &
#20
0(
0"
b10 !
b10 '
b1010 &
#22
1(
b11 !
b11 '
b1011 &
#24
0(
0"
1#
b0 !
b0 '
b1100 &
#26
1"
1(
b1 !
b1 '
b1101 &
#28
0(
b10 !
b10 '
b1110 &
#30
1(
b11 !
b11 '
b1111 &
#32
1%
0$
0#
b0 !
b0 '
b10000 &
#34
0"
0(
b1 !
b1 '
b10001 &
#36
1(
b10 !
b10 '
b10010 &
#38
0(
b11 !
b11 '
b10011 &
#40
1"
1(
1#
b0 !
b0 '
b10100 &
#42
0"
0(
b1 !
b1 '
b10101 &
#44
1(
1"
b10 !
b10 '
b10110 &
#46
0(
b11 !
b11 '
b10111 &
#48
1(
1"
1$
0#
b0 !
b0 '
b11000 &
#50
b1 !
b1 '
b11001 &
#52
0"
b10 !
b10 '
b11010 &
#54
b11 !
b11 '
b11011 &
#56
1"
1#
b0 !
b0 '
b11100 &
#58
b1 !
b1 '
b11101 &
#60
b10 !
b10 '
b11110 &
#62
b11 !
b11 '
b11111 &
#64
0"
0(
0%
0$
0#
b0 !
b0 '
b0 &
#66
b1 !
b1 '
b1 &
#68
b10 !
b10 '
b10 &
#70
b11 !
b11 '
b11 &
#72
1#
b0 !
b0 '
b100 &
#74
b1 !
b1 '
b101 &
#76
1"
b10 !
b10 '
b110 &
#78
b11 !
b11 '
b111 &
#80
0"
1$
0#
b0 !
b0 '
b1000 &
