{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "Block_design_i/system_ila_0/inst/ila_lib",
                        "spec": "labtools_ila_v6",
                        "ipName": "ila",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "E1E4B876C9B85ABD94F8999CFA746AFC",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[31]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[30]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[29]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[28]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[27]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[26]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[25]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[24]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[23]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[22]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[21]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[20]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[19]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[18]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[17]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[16]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[15]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[14]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[13]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[12]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[11]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[10]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[9]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[8]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[7]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[6]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[5]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[4]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[3]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[2]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[1]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 3,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tkeep",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tkeep[3]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tkeep[2]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tkeep[1]"
                                            },
                                            {
                                                "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tkeep[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tvalid",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tready",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "Block_design_i/system_ila_0/inst/net_slot_0_axis_tlast",
                                        "isBus": false
                                    }
                                ]
                            }
                        ],
                        "bus_interfaces": [
                            {
                                "name": "SLOT_0_AXIS",
                                "vlnv": "xilinx.com:interface:axis:1.0",
                                "connectedBus": "axi_dma_0_M_AXIS_MM2S",
                                "port_maps": [
                                    {
                                        "logical_port": "TDATA",
                                        "physical_pin": {
                                            "id": 0,
                                            "name": "probe0",
                                            "leftBit": 0,
                                            "width": 32
                                        }
                                    },
                                    {
                                        "logical_port": "TKEEP",
                                        "physical_pin": {
                                            "id": 1,
                                            "name": "probe1",
                                            "leftBit": 0,
                                            "width": 4
                                        }
                                    },
                                    {
                                        "logical_port": "TLAST",
                                        "physical_pin": {
                                            "id": 4,
                                            "name": "probe4",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TREADY",
                                        "physical_pin": {
                                            "id": 3,
                                            "name": "probe3",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    },
                                    {
                                        "logical_port": "TVALID",
                                        "physical_pin": {
                                            "id": 2,
                                            "name": "probe2",
                                            "leftBit": 0,
                                            "width": 1
                                        }
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}