TimeQuest Timing Analyzer report for Relogio
Fri May  5 16:48:16 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Relogio                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; CLOCK_50                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                          ;
; Divisor50Clk:divisor_clk|clk_temp ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Divisor50Clk:divisor_clk|clk_temp } ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; 228.26 MHz ; 228.26 MHz      ; CLOCK_50                          ;                                                       ;
; 476.64 MHz ; 450.05 MHz      ; Divisor50Clk:divisor_clk|clk_temp ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -3.381 ; -58.896       ;
; Divisor50Clk:divisor_clk|clk_temp ; -1.098 ; -15.949       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -2.681 ; -2.681        ;
; Divisor50Clk:divisor_clk|clk_temp ; 0.445  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -1.631 ; -33.403       ;
; Divisor50Clk:divisor_clk|clk_temp ; -0.611 ; -43.992       ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.381 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.415      ;
; -3.349 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.383      ;
; -3.333 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 4.372      ;
; -3.304 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 4.337      ;
; -3.272 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 4.305      ;
; -3.268 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.302      ;
; -3.256 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.294      ;
; -3.191 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 4.224      ;
; -3.159 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.193      ;
; -3.154 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.192      ;
; -3.153 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.191      ;
; -3.141 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.179      ;
; -3.140 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.178      ;
; -3.096 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.130      ;
; -3.083 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.117      ;
; -3.082 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 4.115      ;
; -3.068 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 4.101      ;
; -3.062 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.096      ;
; -3.048 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.086      ;
; -3.047 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.085      ;
; -3.036 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 4.069      ;
; -3.036 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 4.069      ;
; -3.030 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.064      ;
; -3.026 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 4.059      ;
; -3.020 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.058      ;
; -3.015 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.053      ;
; -3.014 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.048      ;
; -3.014 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 4.053      ;
; -3.014 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.052      ;
; -3.013 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 4.046      ;
; -3.011 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.049      ;
; -3.010 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.048      ;
; -3.004 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 4.037      ;
; -2.991 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.025      ;
; -2.990 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 4.024      ;
; -2.988 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.026      ;
; -2.959 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.993      ;
; -2.955 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.988      ;
; -2.953 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.987      ;
; -2.949 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.983      ;
; -2.946 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.979      ;
; -2.946 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.979      ;
; -2.944 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.977      ;
; -2.943 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.982      ;
; -2.941 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.974      ;
; -2.938 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.976      ;
; -2.937 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.970      ;
; -2.937 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.975      ;
; -2.933 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.966      ;
; -2.933 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.966      ;
; -2.931 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.964      ;
; -2.928 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.961      ;
; -2.923 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.956      ;
; -2.920 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.953      ;
; -2.904 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.942      ;
; -2.903 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.941      ;
; -2.890 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.924      ;
; -2.887 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.920      ;
; -2.885 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.918      ;
; -2.883 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.916      ;
; -2.880 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.914      ;
; -2.878 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.916      ;
; -2.877 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.915      ;
; -2.863 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.901      ;
; -2.862 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.900      ;
; -2.853 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.886      ;
; -2.846 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.879      ;
; -2.846 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.880      ;
; -2.842 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.876      ;
; -2.841 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.875      ;
; -2.840 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.874      ;
; -2.840 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.873      ;
; -2.838 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.871      ;
; -2.837 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.875      ;
; -2.829 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.863      ;
; -2.828 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.862      ;
; -2.820 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.854      ;
; -2.815 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.853      ;
; -2.814 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.847      ;
; -2.814 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.852      ;
; -2.813 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.846      ;
; -2.810 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.843      ;
; -2.807 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.840      ;
; -2.805 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.839      ;
; -2.803 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.836      ;
; -2.803 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.836      ;
; -2.801 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.834      ;
; -2.798 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.831      ;
; -2.797 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.830      ;
; -2.797 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.830      ;
; -2.797 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.830      ;
; -2.789 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.822      ;
; -2.784 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.817      ;
; -2.784 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.817      ;
; -2.784 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.817      ;
; -2.776 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.809      ;
; -2.776 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.809      ;
; -2.757 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 3.791      ;
; -2.750 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.783      ;
; -2.746 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.784      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                       ;
+--------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.098 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.136      ;
; -1.095 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.133      ;
; -1.010 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.048      ;
; -1.007 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.045      ;
; -0.929 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.967      ;
; -0.928 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.966      ;
; -0.928 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.966      ;
; -0.922 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.960      ;
; -0.918 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.956      ;
; -0.918 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.956      ;
; -0.909 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.947      ;
; -0.906 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.944      ;
; -0.890 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.928      ;
; -0.875 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.913      ;
; -0.874 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.912      ;
; -0.873 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.911      ;
; -0.873 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.911      ;
; -0.864 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.902      ;
; -0.842 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.880      ;
; -0.841 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.879      ;
; -0.838 ; ContadorMod10:dezena_hora|Q[2]  ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.875      ;
; -0.836 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.874      ;
; -0.836 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.874      ;
; -0.835 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.873      ;
; -0.832 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.870      ;
; -0.832 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.870      ;
; -0.825 ; ContadorMod10:dezena_min|Q[2]   ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.863      ;
; -0.749 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.787      ;
; -0.746 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.786      ;
; -0.743 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.783      ;
; -0.741 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.781      ;
; -0.730 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.768      ;
; -0.727 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.765      ;
; -0.711 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.749      ;
; -0.708 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.746      ;
; -0.707 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.745      ;
; -0.704 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.742      ;
; -0.703 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.741      ;
; -0.703 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.741      ;
; -0.693 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.731      ;
; -0.692 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.730      ;
; -0.692 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.730      ;
; -0.682 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.720      ;
; -0.681 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.719      ;
; -0.563 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.601      ;
; -0.556 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.594      ;
; -0.555 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.593      ;
; -0.555 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.593      ;
; -0.541 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.579      ;
; -0.540 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.578      ;
; -0.533 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.571      ;
; -0.533 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.571      ;
; -0.514 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.551      ;
; -0.513 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.550      ;
; -0.484 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.521      ;
; -0.482 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.520      ;
; -0.478 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.516      ;
; -0.477 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.515      ;
; -0.446 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.484      ;
; -0.441 ; ContadorMod10:unidade_hora|Q[1] ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.481      ;
; -0.395 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.435      ;
; -0.381 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.419      ;
; -0.370 ; ContadorMod10:unidade_hora|Q[2] ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.410      ;
; -0.298 ; ContadorMod10:unidade_min|Q[3]  ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.336      ;
; -0.297 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.335      ;
; -0.296 ; ContadorMod10:unidade_hora|Q[0] ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.336      ;
; -0.293 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.331      ;
; -0.277 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.314      ;
; -0.275 ; ContadorMod10:dezena_min|Q[1]   ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.313      ;
; -0.273 ; ContadorMod10:dezena_min|Q[1]   ; display1_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.311      ;
; -0.267 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.305      ;
; -0.255 ; ContadorMod10:dezena_hora|Q[0]  ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.292      ;
; -0.239 ; ContadorMod10:dezena_min|Q[3]   ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.277      ;
; -0.136 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.174      ;
; -0.126 ; ContadorMod10:unidade_min|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.164      ;
; -0.108 ; ContadorMod10:dezena_hora|Q[3]  ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.145      ;
; -0.104 ; ContadorMod10:dezena_hora|Q[1]  ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.141      ;
; -0.103 ; ContadorMod10:unidade_hora|Q[3] ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 1.143      ;
; -0.072 ; ContadorMod10:dezena_min|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.110      ;
; -0.045 ; ContadorMod10:unidade_min|Q[2]  ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.083      ;
; 0.078  ; ContadorMod10:unidade_min|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.960      ;
; 0.079  ; ContadorMod10:unidade_min|Q[1]  ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.959      ;
; 0.086  ; ContadorMod10:unidade_min|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.952      ;
; 0.090  ; ContadorMod10:dezena_min|Q[0]   ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.948      ;
; 0.093  ; ContadorMod10:dezena_min|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.945      ;
; 0.095  ; ContadorMod10:unidade_min|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.943      ;
; 0.097  ; ContadorMod10:unidade_min|Q[0]  ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.941      ;
; 0.113  ; ContadorMod10:dezena_min|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.925      ;
; 0.307  ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.731      ;
; 0.307  ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.731      ;
+--------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                 ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.681 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; 0.000        ; 2.849      ; 0.731      ;
; -2.181 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; -0.500       ; 2.849      ; 0.731      ;
; 0.972  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.980  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 1.011  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.297      ;
; 1.012  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.298      ;
; 1.012  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.298      ;
; 1.015  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.016  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.249  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.535      ;
; 1.401  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.687      ;
; 1.404  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.690      ;
; 1.412  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.698      ;
; 1.444  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.730      ;
; 1.448  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.734      ;
; 1.448  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.734      ;
; 1.448  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.734      ;
; 1.449  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.735      ;
; 1.481  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.767      ;
; 1.484  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.770      ;
; 1.484  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.770      ;
; 1.491  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.777      ;
; 1.513  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.799      ;
; 1.524  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.810      ;
; 1.525  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.811      ;
; 1.529  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.815      ;
; 1.561  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.847      ;
; 1.564  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.850      ;
; 1.564  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.850      ;
; 1.570  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.856      ;
; 1.593  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.879      ;
; 1.598  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.884      ;
; 1.601  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.887      ;
; 1.608  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.894      ;
; 1.609  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 1.896      ;
; 1.622  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.908      ;
; 1.627  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 1.914      ;
; 1.628  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 1.915      ;
; 1.644  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.930      ;
; 1.688  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.974      ;
; 1.702  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.988      ;
; 1.703  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.989      ;
; 1.713  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.000      ;
; 1.724  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.010      ;
; 1.735  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.021      ;
; 1.753  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.039      ;
; 1.759  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.004     ; 2.041      ;
; 1.768  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.054      ;
; 1.783  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.069      ;
; 1.788  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.075      ;
; 1.813  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.099      ;
; 1.815  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.101      ;
; 1.817  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.004     ; 2.099      ;
; 1.833  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.119      ;
; 1.834  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.121      ;
; 1.848  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.134      ;
; 1.862  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.148      ;
; 1.873  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.160      ;
; 1.879  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.165      ;
; 1.897  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.183      ;
; 1.897  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.004     ; 2.179      ;
; 1.903  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.189      ;
; 1.912  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.198      ;
; 1.913  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.199      ;
; 1.919  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.004     ; 2.201      ;
; 1.927  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.005      ; 2.218      ;
; 1.939  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.225      ;
; 1.942  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.228      ;
; 1.943  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.229      ;
; 1.959  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.244      ;
; 1.967  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.252      ;
; 1.967  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.252      ;
; 1.967  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.252      ;
; 1.975  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.261      ;
; 1.977  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.004     ; 2.259      ;
; 1.989  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.276      ;
; 1.993  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.279      ;
; 1.994  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.281      ;
; 2.007  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.005      ; 2.298      ;
; 2.009  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.004     ; 2.291      ;
; 2.012  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.298      ;
; 2.016  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.302      ;
; 2.022  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.308      ;
; 2.023  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.309      ;
; 2.023  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.309      ;
; 2.028  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.315      ;
; 2.029  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.315      ;
; 2.033  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.319      ;
; 2.049  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.004     ; 2.331      ;
; 2.055  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.341      ;
; 2.057  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.004     ; 2.339      ;
; 2.087  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.005      ; 2.378      ;
; 2.099  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.385      ;
; 2.099  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.385      ;
; 2.102  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.388      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                       ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.445 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.639 ; ContadorMod10:dezena_min|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.925      ;
; 0.655 ; ContadorMod10:unidade_min|Q[0]  ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.941      ;
; 0.657 ; ContadorMod10:unidade_min|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.943      ;
; 0.659 ; ContadorMod10:dezena_min|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.945      ;
; 0.662 ; ContadorMod10:dezena_min|Q[0]   ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.948      ;
; 0.666 ; ContadorMod10:unidade_min|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.952      ;
; 0.673 ; ContadorMod10:unidade_min|Q[1]  ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.959      ;
; 0.674 ; ContadorMod10:unidade_min|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.960      ;
; 0.797 ; ContadorMod10:unidade_min|Q[2]  ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.083      ;
; 0.824 ; ContadorMod10:dezena_min|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.110      ;
; 0.855 ; ContadorMod10:unidade_hora|Q[3] ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 1.143      ;
; 0.856 ; ContadorMod10:dezena_hora|Q[1]  ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.141      ;
; 0.860 ; ContadorMod10:dezena_hora|Q[3]  ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.145      ;
; 0.878 ; ContadorMod10:unidade_min|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.164      ;
; 0.888 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.174      ;
; 0.991 ; ContadorMod10:dezena_min|Q[3]   ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.277      ;
; 1.007 ; ContadorMod10:dezena_hora|Q[0]  ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.292      ;
; 1.019 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.305      ;
; 1.025 ; ContadorMod10:dezena_min|Q[1]   ; display1_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.311      ;
; 1.027 ; ContadorMod10:dezena_min|Q[1]   ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.313      ;
; 1.029 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.314      ;
; 1.045 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.331      ;
; 1.048 ; ContadorMod10:unidade_hora|Q[0] ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 1.336      ;
; 1.049 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.335      ;
; 1.050 ; ContadorMod10:unidade_min|Q[3]  ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.336      ;
; 1.114 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.400      ;
; 1.122 ; ContadorMod10:unidade_hora|Q[2] ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 1.410      ;
; 1.124 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.410      ;
; 1.131 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.417      ;
; 1.133 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.419      ;
; 1.133 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.419      ;
; 1.136 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.422      ;
; 1.137 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.423      ;
; 1.139 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.425      ;
; 1.147 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 1.435      ;
; 1.147 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.433      ;
; 1.158 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.444      ;
; 1.193 ; ContadorMod10:unidade_hora|Q[1] ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 1.481      ;
; 1.198 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.484      ;
; 1.229 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.515      ;
; 1.230 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.516      ;
; 1.234 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.520      ;
; 1.236 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.521      ;
; 1.264 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.550      ;
; 1.265 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.550      ;
; 1.266 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.551      ;
; 1.267 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.553      ;
; 1.274 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.560      ;
; 1.276 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.562      ;
; 1.276 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.562      ;
; 1.280 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.566      ;
; 1.289 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.575      ;
; 1.292 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.578      ;
; 1.293 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.579      ;
; 1.296 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.582      ;
; 1.305 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.591      ;
; 1.312 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.598      ;
; 1.315 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.601      ;
; 1.317 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.603      ;
; 1.318 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.604      ;
; 1.413 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.699      ;
; 1.429 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.715      ;
; 1.434 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.720      ;
; 1.444 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.730      ;
; 1.444 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.730      ;
; 1.459 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.745      ;
; 1.466 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.752      ;
; 1.467 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.753      ;
; 1.471 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.757      ;
; 1.479 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.765      ;
; 1.493 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 1.781      ;
; 1.495 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 1.783      ;
; 1.497 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.783      ;
; 1.498 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.002      ; 1.786      ;
; 1.509 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.795      ;
; 1.517 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.803      ;
; 1.518 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.804      ;
; 1.519 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.805      ;
; 1.545 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.831      ;
; 1.577 ; ContadorMod10:dezena_min|Q[2]   ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.863      ;
; 1.584 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.870      ;
; 1.590 ; ContadorMod10:dezena_hora|Q[2]  ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.875      ;
; 1.610 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.896      ;
; 1.625 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.911      ;
; 1.625 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.911      ;
; 1.670 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.956      ;
; 1.674 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.960      ;
; 1.759 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 2.045      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[5]|clk           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[4]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[4]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[5]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[5]                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_hora|Q[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_hora|Q[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_hora|Q[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_hora|Q[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_hora|Q[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_hora|Q[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_hora|Q[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_hora|Q[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_min|Q[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_min|Q[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_min|Q[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_min|Q[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_min|Q[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_min|Q[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_min|Q[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_min|Q[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]|clk             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; KEY[*]    ; Divisor50Clk:divisor_clk|clk_temp ; 5.977 ; 5.977 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  KEY[0]   ; Divisor50Clk:divisor_clk|clk_temp ; 5.977 ; 5.977 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 1.243 ; 1.243 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.175 ; 1.175 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.175 ; 1.175 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.081 ; 1.081 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.137 ; 1.137 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.461 ; 0.461 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.007 ; 1.007 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.917 ; 0.917 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.243 ; 1.243 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; KEY[*]    ; Divisor50Clk:divisor_clk|clk_temp ; -5.484 ; -5.484 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  KEY[0]   ; Divisor50Clk:divisor_clk|clk_temp ; -5.484 ; -5.484 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.570  ; 0.570  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.496 ; -0.496 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.911 ; -0.911 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.779 ; -0.779 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.271 ; -0.271 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.196 ; -0.196 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.149 ; -0.149 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.570  ; 0.570  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.108 ; -0.108 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.933 ; 8.933 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.773 ; 8.773 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.901 ; 8.901 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.583 ; 8.583 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.579 ; 8.579 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.819 ; 8.819 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.905 ; 8.905 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.933 ; 8.933 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.660 ; 8.660 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.768 ; 7.768 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.277 ; 8.277 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.272 ; 8.272 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.273 ; 8.273 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.283 ; 8.283 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.527 ; 8.527 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.660 ; 8.660 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 9.005 ; 9.005 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.780 ; 8.780 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.629 ; 8.629 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.671 ; 8.671 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.635 ; 8.635 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.841 ; 8.841 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.968 ; 8.968 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.005 ; 9.005 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.879 ; 8.879 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.563 ; 8.563 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.879 ; 8.879 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.846 ; 8.846 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.709 ; 8.709 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.693 ; 8.693 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.343 ; 8.343 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.711 ; 8.711 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.227 ; 8.227 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.419 ; 8.419 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.535 ; 8.535 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.228 ; 8.228 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.227 ; 8.227 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.450 ; 8.450 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.568 ; 8.568 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.577 ; 8.577 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.366 ; 7.366 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.366 ; 7.366 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.930 ; 7.930 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.924 ; 7.924 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.938 ; 7.938 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.947 ; 7.947 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.184 ; 8.184 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.312 ; 8.312 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.279 ; 8.279 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.500 ; 8.500 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.279 ; 8.279 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.317 ; 8.317 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.317 ; 8.317 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.519 ; 8.519 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.623 ; 8.623 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.645 ; 8.645 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.957 ; 7.957 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.176 ; 8.176 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.491 ; 8.491 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.490 ; 8.490 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.323 ; 8.323 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.306 ; 8.306 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.957 ; 7.957 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.322 ; 8.322 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -0.837 ; -9.630        ;
; Divisor50Clk:divisor_clk|clk_temp ; 0.188  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -1.712 ; -1.712        ;
; Divisor50Clk:divisor_clk|clk_temp ; 0.215  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -1.380 ; -27.380       ;
; Divisor50Clk:divisor_clk|clk_temp ; -0.500 ; -36.000       ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.837 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.865      ;
; -0.819 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.847      ;
; -0.784 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.812      ;
; -0.774 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.801      ;
; -0.756 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.783      ;
; -0.747 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.780      ;
; -0.735 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.763      ;
; -0.721 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.748      ;
; -0.698 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.726      ;
; -0.684 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.716      ;
; -0.680 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.708      ;
; -0.678 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.705      ;
; -0.672 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.699      ;
; -0.660 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.687      ;
; -0.655 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.683      ;
; -0.651 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.679      ;
; -0.649 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.676      ;
; -0.645 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.673      ;
; -0.637 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.665      ;
; -0.631 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.658      ;
; -0.625 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.652      ;
; -0.608 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.641      ;
; -0.602 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.630      ;
; -0.602 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.630      ;
; -0.597 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.625      ;
; -0.596 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.624      ;
; -0.596 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.623      ;
; -0.591 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.623      ;
; -0.590 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.622      ;
; -0.589 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.617      ;
; -0.588 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.615      ;
; -0.588 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.620      ;
; -0.585 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.612      ;
; -0.583 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.615      ;
; -0.582 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.614      ;
; -0.576 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.603      ;
; -0.567 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.594      ;
; -0.565 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.598      ;
; -0.561 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.589      ;
; -0.559 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.591      ;
; -0.553 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.581      ;
; -0.549 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.576      ;
; -0.549 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.576      ;
; -0.547 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.574      ;
; -0.547 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.574      ;
; -0.543 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.570      ;
; -0.543 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.570      ;
; -0.543 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.571      ;
; -0.541 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.568      ;
; -0.541 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.568      ;
; -0.540 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.568      ;
; -0.539 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.566      ;
; -0.539 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.566      ;
; -0.538 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.570      ;
; -0.537 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.569      ;
; -0.535 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.562      ;
; -0.535 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.562      ;
; -0.534 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.566      ;
; -0.533 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.565      ;
; -0.532 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.560      ;
; -0.532 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.559      ;
; -0.519 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.551      ;
; -0.518 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.550      ;
; -0.512 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.540      ;
; -0.512 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.540      ;
; -0.508 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.536      ;
; -0.496 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.523      ;
; -0.495 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.527      ;
; -0.492 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.519      ;
; -0.492 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.519      ;
; -0.492 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.519      ;
; -0.490 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.517      ;
; -0.490 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.517      ;
; -0.486 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.513      ;
; -0.486 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.513      ;
; -0.483 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.510      ;
; -0.480 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.508      ;
; -0.477 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.504      ;
; -0.472 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.499      ;
; -0.472 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.500      ;
; -0.472 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.500      ;
; -0.471 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.498      ;
; -0.471 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.498      ;
; -0.471 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.504      ;
; -0.471 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.498      ;
; -0.469 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.496      ;
; -0.469 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.497      ;
; -0.466 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.494      ;
; -0.465 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.493      ;
; -0.464 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.491      ;
; -0.463 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.490      ;
; -0.463 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.491      ;
; -0.463 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.490      ;
; -0.463 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.490      ;
; -0.463 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 1.490      ;
; -0.460 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.492      ;
; -0.459 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.491      ;
; -0.459 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.491      ;
; -0.459 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 1.487      ;
; -0.458 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.490      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.188 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.844      ;
; 0.191 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.841      ;
; 0.195 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.837      ;
; 0.198 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.834      ;
; 0.244 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.788      ;
; 0.250 ; ContadorMod10:dezena_hora|Q[2]  ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.781      ;
; 0.250 ; ContadorMod10:dezena_min|Q[2]   ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.782      ;
; 0.256 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.776      ;
; 0.257 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.775      ;
; 0.257 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.775      ;
; 0.258 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.774      ;
; 0.264 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.768      ;
; 0.266 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.766      ;
; 0.266 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.766      ;
; 0.266 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.766      ;
; 0.266 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.766      ;
; 0.268 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.764      ;
; 0.268 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.764      ;
; 0.269 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.763      ;
; 0.270 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.762      ;
; 0.270 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.762      ;
; 0.279 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.753      ;
; 0.280 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.752      ;
; 0.280 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.752      ;
; 0.282 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.750      ;
; 0.283 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.749      ;
; 0.283 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.749      ;
; 0.308 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.724      ;
; 0.308 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.724      ;
; 0.312 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.720      ;
; 0.312 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.720      ;
; 0.325 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.708      ;
; 0.325 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.708      ;
; 0.326 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.707      ;
; 0.330 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.702      ;
; 0.331 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.701      ;
; 0.333 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.699      ;
; 0.341 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.691      ;
; 0.342 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.690      ;
; 0.343 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.689      ;
; 0.344 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.688      ;
; 0.346 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.686      ;
; 0.353 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.679      ;
; 0.353 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.679      ;
; 0.377 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.655      ;
; 0.389 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.643      ;
; 0.390 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.642      ;
; 0.390 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.642      ;
; 0.399 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.633      ;
; 0.399 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.633      ;
; 0.401 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.631      ;
; 0.401 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.631      ;
; 0.403 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.628      ;
; 0.410 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.621      ;
; 0.412 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.619      ;
; 0.418 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.614      ;
; 0.423 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.609      ;
; 0.424 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.608      ;
; 0.440 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.592      ;
; 0.443 ; ContadorMod10:unidade_hora|Q[1] ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.590      ;
; 0.445 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.588      ;
; 0.450 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.582      ;
; 0.462 ; ContadorMod10:unidade_hora|Q[2] ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.571      ;
; 0.480 ; ContadorMod10:unidade_hora|Q[0] ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.553      ;
; 0.483 ; ContadorMod10:dezena_min|Q[1]   ; display1_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.549      ;
; 0.486 ; ContadorMod10:dezena_min|Q[1]   ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.546      ;
; 0.487 ; ContadorMod10:unidade_min|Q[3]  ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.545      ;
; 0.489 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.543      ;
; 0.489 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.543      ;
; 0.490 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.541      ;
; 0.494 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.538      ;
; 0.505 ; ContadorMod10:dezena_hora|Q[0]  ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.526      ;
; 0.507 ; ContadorMod10:dezena_min|Q[3]   ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.525      ;
; 0.537 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.495      ;
; 0.539 ; ContadorMod10:dezena_min|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.493      ;
; 0.543 ; ContadorMod10:unidade_min|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.489      ;
; 0.555 ; ContadorMod10:dezena_hora|Q[3]  ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.476      ;
; 0.557 ; ContadorMod10:dezena_hora|Q[1]  ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 0.474      ;
; 0.558 ; ContadorMod10:unidade_hora|Q[3] ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.475      ;
; 0.575 ; ContadorMod10:unidade_min|Q[2]  ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.457      ;
; 0.608 ; ContadorMod10:unidade_min|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.424      ;
; 0.609 ; ContadorMod10:unidade_min|Q[1]  ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.423      ;
; 0.613 ; ContadorMod10:unidade_min|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.419      ;
; 0.616 ; ContadorMod10:dezena_min|Q[0]   ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.416      ;
; 0.619 ; ContadorMod10:unidade_min|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.413      ;
; 0.619 ; ContadorMod10:dezena_min|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.413      ;
; 0.621 ; ContadorMod10:unidade_min|Q[0]  ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.411      ;
; 0.629 ; ContadorMod10:dezena_min|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.403      ;
; 0.665 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                 ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.712 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; 0.000        ; 1.786      ; 0.367      ;
; -1.212 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; -0.500       ; 1.786      ; 0.367      ;
; 0.358  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.364  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.369  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.374  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.484  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.636      ;
; 0.496  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.502  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.654      ;
; 0.510  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.511  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.514  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.526  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.678      ;
; 0.531  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.531  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.532  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.684      ;
; 0.535  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.544  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.546  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.549  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.701      ;
; 0.559  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.711      ;
; 0.566  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.718      ;
; 0.566  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.718      ;
; 0.567  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.719      ;
; 0.570  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.722      ;
; 0.575  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.728      ;
; 0.576  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.729      ;
; 0.577  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.730      ;
; 0.580  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.732      ;
; 0.594  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.746      ;
; 0.601  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.753      ;
; 0.604  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.756      ;
; 0.608  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.760      ;
; 0.608  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.760      ;
; 0.613  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.766      ;
; 0.615  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.767      ;
; 0.636  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.643  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.643  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.645  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.798      ;
; 0.650  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.802      ;
; 0.661  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.814      ;
; 0.661  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.663  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.815      ;
; 0.663  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.004     ; 0.811      ;
; 0.664  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.664  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.676  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.005      ; 0.833      ;
; 0.678  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.830      ;
; 0.683  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.836      ;
; 0.685  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.837      ;
; 0.686  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.838      ;
; 0.687  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.839      ;
; 0.693  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.845      ;
; 0.696  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.848      ;
; 0.699  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.851      ;
; 0.699  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.004     ; 0.847      ;
; 0.711  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.005      ; 0.868      ;
; 0.713  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.865      ;
; 0.731  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.884      ;
; 0.733  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.004     ; 0.881      ;
; 0.733  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.004     ; 0.881      ;
; 0.734  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.886      ;
; 0.737  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.889      ;
; 0.743  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.895      ;
; 0.746  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.005      ; 0.903      ;
; 0.746  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.897      ;
; 0.746  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.899      ;
; 0.748  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.899      ;
; 0.748  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.748  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.754  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.905      ;
; 0.754  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.905      ;
; 0.755  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.906      ;
; 0.761  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.913      ;
; 0.763  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.764  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.916      ;
; 0.765  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.766  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.769  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.921      ;
; 0.769  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.004     ; 0.917      ;
; 0.777  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.004     ; 0.925      ;
; 0.778  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.931      ;
; 0.779  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.931      ;
; 0.780  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.932      ;
; 0.781  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.005      ; 0.938      ;
; 0.783  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.935      ;
; 0.783  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.934      ;
; 0.783  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.935      ;
; 0.787  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.939      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                       ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.251 ; ContadorMod10:dezena_min|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.403      ;
; 0.259 ; ContadorMod10:unidade_min|Q[0]  ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.411      ;
; 0.261 ; ContadorMod10:unidade_min|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.413      ;
; 0.261 ; ContadorMod10:dezena_min|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.413      ;
; 0.264 ; ContadorMod10:dezena_min|Q[0]   ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.416      ;
; 0.267 ; ContadorMod10:unidade_min|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.419      ;
; 0.271 ; ContadorMod10:unidade_min|Q[1]  ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.423      ;
; 0.272 ; ContadorMod10:unidade_min|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.424      ;
; 0.305 ; ContadorMod10:unidade_min|Q[2]  ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.457      ;
; 0.322 ; ContadorMod10:unidade_hora|Q[3] ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.475      ;
; 0.323 ; ContadorMod10:dezena_hora|Q[1]  ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.474      ;
; 0.325 ; ContadorMod10:dezena_hora|Q[3]  ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.476      ;
; 0.337 ; ContadorMod10:unidade_min|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.489      ;
; 0.341 ; ContadorMod10:dezena_min|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.493      ;
; 0.343 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.495      ;
; 0.373 ; ContadorMod10:dezena_min|Q[3]   ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.525      ;
; 0.375 ; ContadorMod10:dezena_hora|Q[0]  ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.526      ;
; 0.386 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.538      ;
; 0.390 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.541      ;
; 0.391 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.543      ;
; 0.391 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.543      ;
; 0.393 ; ContadorMod10:unidade_min|Q[3]  ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.545      ;
; 0.394 ; ContadorMod10:dezena_min|Q[1]   ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.546      ;
; 0.397 ; ContadorMod10:dezena_min|Q[1]   ; display1_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.549      ;
; 0.400 ; ContadorMod10:unidade_hora|Q[0] ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.553      ;
; 0.417 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.569      ;
; 0.418 ; ContadorMod10:unidade_hora|Q[2] ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.571      ;
; 0.423 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.575      ;
; 0.426 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.578      ;
; 0.426 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.578      ;
; 0.427 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.579      ;
; 0.430 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.582      ;
; 0.432 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.584      ;
; 0.434 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.586      ;
; 0.435 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.588      ;
; 0.437 ; ContadorMod10:unidade_hora|Q[1] ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.590      ;
; 0.439 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.591      ;
; 0.440 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.592      ;
; 0.440 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.592      ;
; 0.456 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.608      ;
; 0.457 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.609      ;
; 0.462 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.614      ;
; 0.467 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.619      ;
; 0.468 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.619      ;
; 0.470 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.621      ;
; 0.471 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.623      ;
; 0.471 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.623      ;
; 0.472 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.624      ;
; 0.473 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.625      ;
; 0.477 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.628      ;
; 0.478 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.630      ;
; 0.481 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.633      ;
; 0.483 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.635      ;
; 0.483 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.635      ;
; 0.483 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.635      ;
; 0.486 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.638      ;
; 0.491 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.643      ;
; 0.494 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.646      ;
; 0.498 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.650      ;
; 0.503 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.655      ;
; 0.523 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.675      ;
; 0.527 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.679      ;
; 0.537 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.689      ;
; 0.537 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.689      ;
; 0.537 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.689      ;
; 0.540 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.692      ;
; 0.541 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.693      ;
; 0.542 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.694      ;
; 0.542 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.694      ;
; 0.547 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.699      ;
; 0.554 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.706      ;
; 0.554 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.707      ;
; 0.555 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.708      ;
; 0.555 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.708      ;
; 0.557 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.709      ;
; 0.565 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.717      ;
; 0.566 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.718      ;
; 0.570 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.722      ;
; 0.594 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.746      ;
; 0.597 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.749      ;
; 0.597 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.749      ;
; 0.610 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.762      ;
; 0.612 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.764      ;
; 0.616 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.768      ;
; 0.630 ; ContadorMod10:dezena_hora|Q[2]  ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.781      ;
; 0.630 ; ContadorMod10:dezena_min|Q[2]   ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.782      ;
; 0.682 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.834      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[5]|clk           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[5]                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_hora|Q[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_hora|Q[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_hora|Q[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_hora|Q[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_hora|Q[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_hora|Q[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_hora|Q[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_hora|Q[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_min|Q[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_min|Q[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_min|Q[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_min|Q[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_min|Q[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_min|Q[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_min|Q[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; dezena_min|Q[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]|clk             ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; KEY[*]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.888  ; 2.888  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  KEY[0]   ; Divisor50Clk:divisor_clk|clk_temp ; 2.888  ; 2.888  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.140  ; 0.140  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.109  ; 0.109  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.101  ; 0.101  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.088  ; 0.088  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.101  ; 0.101  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.154 ; -0.154 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.033  ; 0.033  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.037 ; -0.037 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.140  ; 0.140  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; KEY[*]    ; Divisor50Clk:divisor_clk|clk_temp ; -2.680 ; -2.680 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  KEY[0]   ; Divisor50Clk:divisor_clk|clk_temp ; -2.680 ; -2.680 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.622  ; 0.622  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.169  ; 0.169  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.026  ; 0.026  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.051  ; 0.051  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.250  ; 0.250  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.298  ; 0.298  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.304  ; 0.304  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.622  ; 0.622  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.323  ; 0.323  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.374 ; 4.374 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.286 ; 4.286 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.352 ; 4.352 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.235 ; 4.235 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.243 ; 4.243 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.324 ; 4.324 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.374 ; 4.374 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.373 ; 4.373 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.287 ; 4.287 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.952 ; 3.952 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.118 ; 4.118 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.114 ; 4.114 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.126 ; 4.126 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.136 ; 4.136 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.229 ; 4.229 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.287 ; 4.287 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.422 ; 4.422 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.332 ; 4.332 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.262 ; 4.262 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.302 ; 4.302 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.306 ; 4.306 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.362 ; 4.362 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.392 ; 4.392 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.422 ; 4.422 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.430 ; 4.430 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.235 ; 4.235 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.430 ; 4.430 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.429 ; 4.429 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.311 ; 4.311 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.289 ; 4.289 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.162 ; 4.162 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.307 ; 4.307 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.124 ; 4.124 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.169 ; 4.169 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.233 ; 4.233 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.124 ; 4.124 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.124 ; 4.124 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.198 ; 4.198 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.248 ; 4.248 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.260 ; 4.260 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.807 ; 3.807 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.807 ; 3.807 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.996 ; 3.996 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.992 ; 3.992 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.004 ; 4.004 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.015 ; 4.015 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.102 ; 4.102 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.165 ; 4.165 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.150 ; 4.150 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.226 ; 4.226 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.150 ; 4.150 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.190 ; 4.190 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.189 ; 4.189 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.244 ; 4.244 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.283 ; 4.283 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.304 ; 4.304 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.025 ; 4.025 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.096 ; 4.096 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.297 ; 4.297 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.297 ; 4.297 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.173 ; 4.173 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.158 ; 4.158 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.025 ; 4.025 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.175 ; 4.175 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                              ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                   ; -3.381  ; -2.681 ; N/A      ; N/A     ; -1.631              ;
;  CLOCK_50                          ; -3.381  ; -2.681 ; N/A      ; N/A     ; -1.631              ;
;  Divisor50Clk:divisor_clk|clk_temp ; -1.098  ; 0.215  ; N/A      ; N/A     ; -0.611              ;
; Design-wide TNS                    ; -74.845 ; -2.681 ; 0.0      ; 0.0     ; -77.395             ;
;  CLOCK_50                          ; -58.896 ; -2.681 ; N/A      ; N/A     ; -33.403             ;
;  Divisor50Clk:divisor_clk|clk_temp ; -15.949 ; 0.000  ; N/A      ; N/A     ; -43.992             ;
+------------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; KEY[*]    ; Divisor50Clk:divisor_clk|clk_temp ; 5.977 ; 5.977 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  KEY[0]   ; Divisor50Clk:divisor_clk|clk_temp ; 5.977 ; 5.977 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 1.243 ; 1.243 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.175 ; 1.175 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.175 ; 1.175 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.081 ; 1.081 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.137 ; 1.137 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.461 ; 0.461 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.007 ; 1.007 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.917 ; 0.917 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.243 ; 1.243 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; KEY[*]    ; Divisor50Clk:divisor_clk|clk_temp ; -2.680 ; -2.680 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  KEY[0]   ; Divisor50Clk:divisor_clk|clk_temp ; -2.680 ; -2.680 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.622  ; 0.622  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.169  ; 0.169  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.026  ; 0.026  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.051  ; 0.051  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.250  ; 0.250  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.298  ; 0.298  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.304  ; 0.304  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.622  ; 0.622  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.323  ; 0.323  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.933 ; 8.933 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.773 ; 8.773 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.901 ; 8.901 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.583 ; 8.583 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.579 ; 8.579 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.819 ; 8.819 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.905 ; 8.905 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.933 ; 8.933 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.660 ; 8.660 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.768 ; 7.768 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.277 ; 8.277 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.272 ; 8.272 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.273 ; 8.273 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.283 ; 8.283 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.527 ; 8.527 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.660 ; 8.660 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 9.005 ; 9.005 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.780 ; 8.780 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.629 ; 8.629 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.671 ; 8.671 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.635 ; 8.635 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.841 ; 8.841 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.968 ; 8.968 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.005 ; 9.005 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.879 ; 8.879 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.563 ; 8.563 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.879 ; 8.879 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.846 ; 8.846 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.709 ; 8.709 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.693 ; 8.693 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.343 ; 8.343 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.711 ; 8.711 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.124 ; 4.124 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.169 ; 4.169 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.233 ; 4.233 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.124 ; 4.124 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.124 ; 4.124 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.198 ; 4.198 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.248 ; 4.248 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.260 ; 4.260 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.807 ; 3.807 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.807 ; 3.807 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.996 ; 3.996 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 3.992 ; 3.992 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.004 ; 4.004 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.015 ; 4.015 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.102 ; 4.102 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.165 ; 4.165 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.150 ; 4.150 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.226 ; 4.226 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.150 ; 4.150 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.190 ; 4.190 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.189 ; 4.189 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.244 ; 4.244 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.283 ; 4.283 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.304 ; 4.304 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.025 ; 4.025 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.096 ; 4.096 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.297 ; 4.297 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.297 ; 4.297 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.173 ; 4.173 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.158 ; 4.158 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.025 ; 4.025 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.175 ; 4.175 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; CLOCK_50                          ; CLOCK_50                          ; 675      ; 0        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50                          ; 1        ; 1        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 128      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; CLOCK_50                          ; CLOCK_50                          ; 675      ; 0        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50                          ; 1        ; 1        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 128      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 64    ; 64   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May  5 16:48:16 2017
Info: Command: quartus_sta ex2c -c Relogio
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Relogio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name Divisor50Clk:divisor_clk|clk_temp Divisor50Clk:divisor_clk|clk_temp
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.381
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.381       -58.896 CLOCK_50 
    Info (332119):    -1.098       -15.949 Divisor50Clk:divisor_clk|clk_temp 
Info (332146): Worst-case hold slack is -2.681
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.681        -2.681 CLOCK_50 
    Info (332119):     0.445         0.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631       -33.403 CLOCK_50 
    Info (332119):    -0.611       -43.992 Divisor50Clk:divisor_clk|clk_temp 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.837
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.837        -9.630 CLOCK_50 
    Info (332119):     0.188         0.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332146): Worst-case hold slack is -1.712
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.712        -1.712 CLOCK_50 
    Info (332119):     0.215         0.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -27.380 CLOCK_50 
    Info (332119):    -0.500       -36.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 301 megabytes
    Info: Processing ended: Fri May  5 16:48:16 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


