$date
	Sun Oct 23 02:05:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#695629
b10000 !
1"
#695630
b10000 &
b10000 %
1$
#695631
0"
#695634
b1000 &
b1000 %
#695638
b100 &
b100 %
#695642
b10 &
b10 %
#695646
b1 &
1#
b1 %
#695650
b0 &
b0 %
0#
0$
#1628043
b11110 !
1"
#1628046
b11110 &
b11110 %
1$
#1628047
0"
#1628050
b1111 &
b1111 %
#1628054
b101110 &
b101110 %
#1628058
b10111 &
b10111 %
#1628062
b1000110 &
b1000110 %
#1628066
b100011 &
b100011 %
#1628070
b1101010 &
b1101010 %
#1628074
b110101 &
b110101 %
#1628078
b10100000 &
b10100000 %
#1628082
b1010000 &
b1010000 %
#1628086
b101000 &
b101000 %
#1628090
b10100 &
b10100 %
#1628094
b1010 &
b1010 %
#1628098
b101 &
b101 %
#1628102
b10000 &
b10000 %
#1628106
b1000 &
b1000 %
#1628110
b100 &
b100 %
#1628114
b10 &
b10 %
#1628118
b1 &
1#
b1 %
#1628122
b0 &
b0 %
0#
0$
#2699241
b10000 !
1"
#2699242
b10000 &
b10000 %
1$
#2699243
0"
#2699246
b1000 &
b1000 %
#2699250
b100 &
b100 %
#2699254
b10 &
b10 %
#2699258
b1 &
b1 %
1#
#2699262
b0 &
0#
b0 %
0$
#4500012
