# system info nios_system on 2019.10.07.19:51:29
system_info:
name,value
DEVICE,EP2C35F672C6
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1570492259
#
#
# Files generated for nios_system on 2019.10.07.19:51:29
files:
filepath,kind,attributes,module,is_top
nios_system/simulation/nios_system.vhd,VHDL,,nios_system,true
nios_system/simulation/nios_system_cpu_jtag_debug_module_translator.vhd,VHDL,,nios_system,false
nios_system/simulation/nios_system_ram_s1_translator.vhd,VHDL,,nios_system,false
nios_system/simulation/nios_system_bridge_avalon_slave_translator.vhd,VHDL,,nios_system,false
nios_system/simulation/nios_system_cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd,VHDL,,nios_system,false
nios_system/simulation/nios_system_bridge_avalon_slave_translator_avalon_universal_slave_0_agent.vhd,VHDL,,nios_system,false
nios_system/simulation/nios_system_width_adapter.vhd,VHDL,,nios_system,false
nios_system/simulation/nios_system_width_adapter_001.vhd,VHDL,,nios_system,false
nios_system/simulation/nios_system_cpu_instruction_master_translator.vhd,VHDL,,nios_system,false
nios_system/simulation/nios_system_cpu_data_master_translator.vhd,VHDL,,nios_system,false
nios_system/simulation/submodules/nios_system_CPU.ocp,OTHER,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU.sdc,SDC,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU.vhd,VHDL_ENCRYPT,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU.vho,VHDL,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_ic_tag_ram.dat,DAT,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_ic_tag_ram.hex,HEX,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_ic_tag_ram.mif,MIF,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_jtag_debug_module_sysclk.vhd,VHDL,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_jtag_debug_module_tck.vhd,VHDL,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_jtag_debug_module_wrapper.vhd,VHDL,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_mult_cell.vhd,VHDL,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_nios2_waves.do,OTHER,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_ociram_default_contents.dat,DAT,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_ociram_default_contents.hex,HEX,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_ociram_default_contents.mif,MIF,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_oci_test_bench.vhd,VHDL,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_rf_ram_a.dat,DAT,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_rf_ram_a.hex,HEX,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_rf_ram_a.mif,MIF,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_rf_ram_b.dat,DAT,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_rf_ram_b.hex,HEX,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_rf_ram_b.mif,MIF,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_CPU_test_bench.vhd,VHDL,,nios_system_CPU,false
nios_system/simulation/submodules/nios_system_RAM.hex,HEX,,nios_system_RAM,false
nios_system/simulation/submodules/nios_system_RAM.vhd,VHDL,,nios_system_RAM,false
nios_system/simulation/submodules/nios_system_BRIDGE.vhd,VHDL,,nios_system_BRIDGE,false
nios_system/simulation/submodules/mentor/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_translator,false
nios_system/simulation/submodules/aldec/altera_merlin_master_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_translator,false
nios_system/simulation/submodules/mentor/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_translator,false
nios_system/simulation/submodules/aldec/altera_merlin_slave_translator.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_translator,false
nios_system/simulation/submodules/mentor/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_master_agent,false
nios_system/simulation/submodules/aldec/altera_merlin_master_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_master_agent,false
nios_system/simulation/submodules/mentor/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
nios_system/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_slave_agent,false
nios_system/simulation/submodules/aldec/altera_merlin_slave_agent.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
nios_system/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_slave_agent,false
nios_system/simulation/submodules/nios_system_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,nios_system_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,false
nios_system/simulation/submodules/nios_system_BRIDGE_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vho,VHDL,,nios_system_BRIDGE_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,false
nios_system/simulation/submodules/nios_system_addr_router.vho,VHDL,,nios_system_addr_router,false
nios_system/simulation/submodules/nios_system_id_router.vho,VHDL,,nios_system_id_router,false
nios_system/simulation/submodules/nios_system_id_router_002.vho,VHDL,,nios_system_id_router_002,false
nios_system/simulation/submodules/mentor/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
nios_system/simulation/submodules/mentor/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_traffic_limiter,false
nios_system/simulation/submodules/aldec/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
nios_system/simulation/submodules/aldec/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_traffic_limiter,false
nios_system/simulation/submodules/mentor/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
nios_system/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_burst_adapter,false
nios_system/simulation/submodules/aldec/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
nios_system/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_burst_adapter,false
nios_system/simulation/submodules/mentor/altera_reset_controller.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
nios_system/simulation/submodules/mentor/altera_reset_synchronizer.v,VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_reset_controller,false
nios_system/simulation/submodules/aldec/altera_reset_controller.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
nios_system/simulation/submodules/aldec/altera_reset_synchronizer.v,VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_reset_controller,false
nios_system/simulation/submodules/nios_system_cmd_xbar_demux.vho,VHDL,,nios_system_cmd_xbar_demux,false
nios_system/simulation/submodules/nios_system_cmd_xbar_demux_001.vho,VHDL,,nios_system_cmd_xbar_demux_001,false
nios_system/simulation/submodules/nios_system_cmd_xbar_mux.vho,VHDL,,nios_system_cmd_xbar_mux,false
nios_system/simulation/submodules/nios_system_rsp_xbar_demux.vho,VHDL,,nios_system_rsp_xbar_demux,false
nios_system/simulation/submodules/nios_system_rsp_xbar_mux.vho,VHDL,,nios_system_rsp_xbar_mux,false
nios_system/simulation/submodules/mentor/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
nios_system/simulation/submodules/mentor/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
nios_system/simulation/submodules/mentor/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,MENTOR_SPECIFIC,altera_merlin_width_adapter,false
nios_system/simulation/submodules/aldec/altera_merlin_width_adapter.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
nios_system/simulation/submodules/aldec/altera_merlin_address_alignment.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
nios_system/simulation/submodules/aldec/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG_ENCRYPT,ALDEC_SPECIFIC,altera_merlin_width_adapter,false
nios_system/simulation/submodules/nios_system_irq_mapper.vho,VHDL,,nios_system_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nios_system.CPU,nios_system_CPU
nios_system.RAM,nios_system_RAM
nios_system.BRIDGE,nios_system_BRIDGE
nios_system.CPU_instruction_master_translator,altera_merlin_master_translator
nios_system.CPU_data_master_translator,altera_merlin_master_translator
nios_system.CPU_instruction_master_translator,altera_merlin_master_translator
nios_system.CPU_data_master_translator,altera_merlin_master_translator
nios_system.CPU_jtag_debug_module_translator,altera_merlin_slave_translator
nios_system.RAM_s1_translator,altera_merlin_slave_translator
nios_system.BRIDGE_avalon_slave_translator,altera_merlin_slave_translator
nios_system.CPU_jtag_debug_module_translator,altera_merlin_slave_translator
nios_system.RAM_s1_translator,altera_merlin_slave_translator
nios_system.BRIDGE_avalon_slave_translator,altera_merlin_slave_translator
nios_system.CPU_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
nios_system.CPU_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
nios_system.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_system.RAM_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_system.BRIDGE_avalon_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_system.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_system.BRIDGE_avalon_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
nios_system.CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,nios_system_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
nios_system.RAM_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,nios_system_CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo
nios_system.BRIDGE_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,nios_system_BRIDGE_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo
nios_system.addr_router,nios_system_addr_router
nios_system.addr_router_001,nios_system_addr_router
nios_system.id_router,nios_system_id_router
nios_system.id_router_001,nios_system_id_router
nios_system.id_router_002,nios_system_id_router_002
nios_system.limiter,altera_merlin_traffic_limiter
nios_system.burst_adapter,altera_merlin_burst_adapter
nios_system.rst_controller,altera_reset_controller
nios_system.cmd_xbar_demux,nios_system_cmd_xbar_demux
nios_system.cmd_xbar_demux_001,nios_system_cmd_xbar_demux_001
nios_system.cmd_xbar_mux,nios_system_cmd_xbar_mux
nios_system.cmd_xbar_mux_001,nios_system_cmd_xbar_mux
nios_system.cmd_xbar_mux_002,nios_system_cmd_xbar_mux
nios_system.rsp_xbar_demux,nios_system_rsp_xbar_demux
nios_system.rsp_xbar_demux_001,nios_system_rsp_xbar_demux
nios_system.rsp_xbar_demux_002,nios_system_rsp_xbar_demux
nios_system.rsp_xbar_mux,nios_system_rsp_xbar_mux
nios_system.rsp_xbar_mux_001,nios_system_rsp_xbar_mux
nios_system.width_adapter,altera_merlin_width_adapter
nios_system.width_adapter_001,altera_merlin_width_adapter
nios_system.width_adapter,altera_merlin_width_adapter
nios_system.width_adapter_001,altera_merlin_width_adapter
nios_system.irq_mapper,nios_system_irq_mapper
