4-Bit Synchronous Down Counter
A simple Verilog HDL implementation of a 4-bit synchronous down counter. This module decrements its value by 1 on every positive edge of the clock signal and features a synchronous reset to initialize the counter value
