/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Wed Feb 11 10:14:00 2015
 *                 Full Compile MD5 Checksum  f7f4bd55341805fcfe958ba5e47e65f4
 *                     (minus title and desc)
 *                 MD5 Checksum               95b679a9655597a92593cae55222c397
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15653
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_DPFE_CONTROLLER_0_H__
#define BCHP_DPFE_CONTROLLER_0_H__

/***************************************************************************
 *DPFE_CONTROLLER_0 - DPFE Controller
 ***************************************************************************/
#define BCHP_DPFE_CONTROLLER_0_CONFIG            0x00922000 /* [RW] Configuration Register */
#define BCHP_DPFE_CONTROLLER_0_CORE_REV_ID       0x00922004 /* [RO] Core Revision ID Register. */
#define BCHP_DPFE_CONTROLLER_0_CORE_OPTIONS      0x00922008 /* [RO] Core Options Register. */
#define BCHP_DPFE_CONTROLLER_0_SPARE_1           0x0092200c /* [XRW] Spare Register 1 (R/W) */
#define BCHP_DPFE_CONTROLLER_0_SPARE_2           0x00922010 /* [RO] Spare Register 2 (RO) */
#define BCHP_DPFE_CONTROLLER_0_ARB_REQ_MASK      0x00922014 /* [RW] Arbiter Request Mask register */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_CONTROL   0x00922018 /* [RW] REFRESH Client Control */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_ADDR      0x0092201c /* [RW] REFRESH Client Address */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_PERIOD    0x00922020 /* [RW] REFRESH Client Request Period */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_STATUS    0x00922024 /* [XRW] REFRESH Client Status */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_CONTROL      0x00922028 /* [RW] ZQCS Client Control */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_ADDR         0x0092202c /* [RW] ZQCS Client Address */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_PERIOD       0x00922030 /* [RW] ZQCS Client Request Period */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_STATUS       0x00922034 /* [XRW] ZQCS Client Status */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_0      0x00922038 /* [RW] Sequencer Timing Register 0 */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_1      0x0092203c /* [RW] Sequencer Timing Register 1 */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_2      0x00922040 /* [RW] Sequencer Timing Register 2 */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_3      0x00922044 /* [RW] Sequencer Timing Register 3 */
#define BCHP_DPFE_CONTROLLER_0_DFI_PHASE_ENABLE  0x00922048 /* [RW] Sequencer DFI Phase Enable */
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD      0x0092204c /* [RW] IDLE Command register */
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL       0x00922050 /* [RW] DFI Control Register */
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS        0x00922054 /* [XRW] DFI Status Register */

/***************************************************************************
 *CONFIG - Configuration Register
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: CONFIG :: reserved0 [31:22] */
#define BCHP_DPFE_CONTROLLER_0_CONFIG_reserved0_MASK               0xffc00000
#define BCHP_DPFE_CONTROLLER_0_CONFIG_reserved0_SHIFT              22

/* DPFE_CONTROLLER_0 :: CONFIG :: GEARDOWN_ENABLE [21:21] */
#define BCHP_DPFE_CONTROLLER_0_CONFIG_GEARDOWN_ENABLE_MASK         0x00200000
#define BCHP_DPFE_CONTROLLER_0_CONFIG_GEARDOWN_ENABLE_SHIFT        21
#define BCHP_DPFE_CONTROLLER_0_CONFIG_GEARDOWN_ENABLE_DEFAULT      0x00000000

/* DPFE_CONTROLLER_0 :: CONFIG :: DRAM_COMMANDS_2T [20:20] */
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_COMMANDS_2T_MASK        0x00100000
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_COMMANDS_2T_SHIFT       20
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_COMMANDS_2T_DEFAULT     0x00000000

/* DPFE_CONTROLLER_0 :: CONFIG :: BANK_GROUPS_ENABLE [19:19] */
#define BCHP_DPFE_CONTROLLER_0_CONFIG_BANK_GROUPS_ENABLE_MASK      0x00080000
#define BCHP_DPFE_CONTROLLER_0_CONFIG_BANK_GROUPS_ENABLE_SHIFT     19
#define BCHP_DPFE_CONTROLLER_0_CONFIG_BANK_GROUPS_ENABLE_DEFAULT   0x00000000

/* DPFE_CONTROLLER_0 :: CONFIG :: GROUPAGE_ENABLE [18:18] */
#define BCHP_DPFE_CONTROLLER_0_CONFIG_GROUPAGE_ENABLE_MASK         0x00040000
#define BCHP_DPFE_CONTROLLER_0_CONFIG_GROUPAGE_ENABLE_SHIFT        18
#define BCHP_DPFE_CONTROLLER_0_CONFIG_GROUPAGE_ENABLE_DEFAULT      0x00000000

/* DPFE_CONTROLLER_0 :: CONFIG :: BANK_BITS [17:15] */
#define BCHP_DPFE_CONTROLLER_0_CONFIG_BANK_BITS_MASK               0x00038000
#define BCHP_DPFE_CONTROLLER_0_CONFIG_BANK_BITS_SHIFT              15
#define BCHP_DPFE_CONTROLLER_0_CONFIG_BANK_BITS_DEFAULT            0x00000003

/* DPFE_CONTROLLER_0 :: CONFIG :: ROW_BITS [14:10] */
#define BCHP_DPFE_CONTROLLER_0_CONFIG_ROW_BITS_MASK                0x00007c00
#define BCHP_DPFE_CONTROLLER_0_CONFIG_ROW_BITS_SHIFT               10
#define BCHP_DPFE_CONTROLLER_0_CONFIG_ROW_BITS_DEFAULT             0x00000010

/* DPFE_CONTROLLER_0 :: CONFIG :: COL_BITS [09:06] */
#define BCHP_DPFE_CONTROLLER_0_CONFIG_COL_BITS_MASK                0x000003c0
#define BCHP_DPFE_CONTROLLER_0_CONFIG_COL_BITS_SHIFT               6
#define BCHP_DPFE_CONTROLLER_0_CONFIG_COL_BITS_DEFAULT             0x0000000a

/* DPFE_CONTROLLER_0 :: CONFIG :: DRAM_TOTAL_WIDTH [05:04] */
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_TOTAL_WIDTH_MASK        0x00000030
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_TOTAL_WIDTH_SHIFT       4
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_TOTAL_WIDTH_DEFAULT     0x00000002
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_TOTAL_WIDTH_reserved_x8 0
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_TOTAL_WIDTH_x16         1
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_TOTAL_WIDTH_x32         2
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_TOTAL_WIDTH_x36         3

/* DPFE_CONTROLLER_0 :: CONFIG :: DRAM_DEVICE_TYPE [03:00] */
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_MASK        0x0000000f
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_SHIFT       0
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_DEFAULT     0x00000001
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_reserved_0  0
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_DDR3        1
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_DDR4        2
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_reserved_3  3
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_GDDR5       4
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_reserved_5  5
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_reserved_6  6
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_reserved_7  7
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_reserved_8  8
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_reserved_9  9
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_reserved_10 10
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_reserved_11 11
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_reserved_12 12
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_reserved_13 13
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_reserved_14 14
#define BCHP_DPFE_CONTROLLER_0_CONFIG_DRAM_DEVICE_TYPE_reserved_15 15

/***************************************************************************
 *CORE_REV_ID - Core Revision ID Register.
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: CORE_REV_ID :: reserved0 [31:16] */
#define BCHP_DPFE_CONTROLLER_0_CORE_REV_ID_reserved0_MASK          0xffff0000
#define BCHP_DPFE_CONTROLLER_0_CORE_REV_ID_reserved0_SHIFT         16

/* DPFE_CONTROLLER_0 :: CORE_REV_ID :: ARCH_REV_ID [15:12] */
#define BCHP_DPFE_CONTROLLER_0_CORE_REV_ID_ARCH_REV_ID_MASK        0x0000f000
#define BCHP_DPFE_CONTROLLER_0_CORE_REV_ID_ARCH_REV_ID_SHIFT       12
#define BCHP_DPFE_CONTROLLER_0_CORE_REV_ID_ARCH_REV_ID_DEFAULT     0x0000000a

/* DPFE_CONTROLLER_0 :: CORE_REV_ID :: CFG_REV_ID [11:08] */
#define BCHP_DPFE_CONTROLLER_0_CORE_REV_ID_CFG_REV_ID_MASK         0x00000f00
#define BCHP_DPFE_CONTROLLER_0_CORE_REV_ID_CFG_REV_ID_SHIFT        8
#define BCHP_DPFE_CONTROLLER_0_CORE_REV_ID_CFG_REV_ID_DEFAULT      0x00000000

/* DPFE_CONTROLLER_0 :: CORE_REV_ID :: SUB_CFG_REV_ID [07:04] */
#define BCHP_DPFE_CONTROLLER_0_CORE_REV_ID_SUB_CFG_REV_ID_MASK     0x000000f0
#define BCHP_DPFE_CONTROLLER_0_CORE_REV_ID_SUB_CFG_REV_ID_SHIFT    4
#define BCHP_DPFE_CONTROLLER_0_CORE_REV_ID_SUB_CFG_REV_ID_DEFAULT  0x00000000

/* DPFE_CONTROLLER_0 :: CORE_REV_ID :: METAL_LAYER_ID [03:00] */
#define BCHP_DPFE_CONTROLLER_0_CORE_REV_ID_METAL_LAYER_ID_MASK     0x0000000f
#define BCHP_DPFE_CONTROLLER_0_CORE_REV_ID_METAL_LAYER_ID_SHIFT    0
#define BCHP_DPFE_CONTROLLER_0_CORE_REV_ID_METAL_LAYER_ID_DEFAULT  0x00000000

/***************************************************************************
 *CORE_OPTIONS - Core Options Register.
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: CORE_OPTIONS :: DFI_MUX_BLOCKED [31:31] */
#define BCHP_DPFE_CONTROLLER_0_CORE_OPTIONS_DFI_MUX_BLOCKED_MASK   0x80000000
#define BCHP_DPFE_CONTROLLER_0_CORE_OPTIONS_DFI_MUX_BLOCKED_SHIFT  31
#define BCHP_DPFE_CONTROLLER_0_CORE_OPTIONS_DFI_MUX_BLOCKED_DEFAULT 0x00000000

/* DPFE_CONTROLLER_0 :: CORE_OPTIONS :: reserved_for_padding0 [30:01] */
#define BCHP_DPFE_CONTROLLER_0_CORE_OPTIONS_reserved_for_padding0_MASK 0x7ffffffe
#define BCHP_DPFE_CONTROLLER_0_CORE_OPTIONS_reserved_for_padding0_SHIFT 1

/* DPFE_CONTROLLER_0 :: CORE_OPTIONS :: CPU_PRESENT [00:00] */
#define BCHP_DPFE_CONTROLLER_0_CORE_OPTIONS_CPU_PRESENT_MASK       0x00000001
#define BCHP_DPFE_CONTROLLER_0_CORE_OPTIONS_CPU_PRESENT_SHIFT      0
#define BCHP_DPFE_CONTROLLER_0_CORE_OPTIONS_CPU_PRESENT_DEFAULT    0x00000000

/***************************************************************************
 *SPARE_1 - Spare Register 1 (R/W)
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: SPARE_1 :: SPARE [31:00] */
#define BCHP_DPFE_CONTROLLER_0_SPARE_1_SPARE_MASK                  0xffffffff
#define BCHP_DPFE_CONTROLLER_0_SPARE_1_SPARE_SHIFT                 0
#define BCHP_DPFE_CONTROLLER_0_SPARE_1_SPARE_DEFAULT               0x00000000

/***************************************************************************
 *SPARE_2 - Spare Register 2 (RO)
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: SPARE_2 :: SPARE [31:00] */
#define BCHP_DPFE_CONTROLLER_0_SPARE_2_SPARE_MASK                  0xffffffff
#define BCHP_DPFE_CONTROLLER_0_SPARE_2_SPARE_SHIFT                 0
#define BCHP_DPFE_CONTROLLER_0_SPARE_2_SPARE_DEFAULT               0x00000000

/***************************************************************************
 *ARB_REQ_MASK - Arbiter Request Mask register
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: ARB_REQ_MASK :: reserved0 [31:04] */
#define BCHP_DPFE_CONTROLLER_0_ARB_REQ_MASK_reserved0_MASK         0xfffffff0
#define BCHP_DPFE_CONTROLLER_0_ARB_REQ_MASK_reserved0_SHIFT        4

/* DPFE_CONTROLLER_0 :: ARB_REQ_MASK :: edis1 [03:03] */
#define BCHP_DPFE_CONTROLLER_0_ARB_REQ_MASK_edis1_MASK             0x00000008
#define BCHP_DPFE_CONTROLLER_0_ARB_REQ_MASK_edis1_SHIFT            3
#define BCHP_DPFE_CONTROLLER_0_ARB_REQ_MASK_edis1_DEFAULT          0x00000000

/* DPFE_CONTROLLER_0 :: ARB_REQ_MASK :: edis0 [02:02] */
#define BCHP_DPFE_CONTROLLER_0_ARB_REQ_MASK_edis0_MASK             0x00000004
#define BCHP_DPFE_CONTROLLER_0_ARB_REQ_MASK_edis0_SHIFT            2
#define BCHP_DPFE_CONTROLLER_0_ARB_REQ_MASK_edis0_DEFAULT          0x00000000

/* DPFE_CONTROLLER_0 :: ARB_REQ_MASK :: zqcs [01:01] */
#define BCHP_DPFE_CONTROLLER_0_ARB_REQ_MASK_zqcs_MASK              0x00000002
#define BCHP_DPFE_CONTROLLER_0_ARB_REQ_MASK_zqcs_SHIFT             1
#define BCHP_DPFE_CONTROLLER_0_ARB_REQ_MASK_zqcs_DEFAULT           0x00000000

/* DPFE_CONTROLLER_0 :: ARB_REQ_MASK :: refresh [00:00] */
#define BCHP_DPFE_CONTROLLER_0_ARB_REQ_MASK_refresh_MASK           0x00000001
#define BCHP_DPFE_CONTROLLER_0_ARB_REQ_MASK_refresh_SHIFT          0
#define BCHP_DPFE_CONTROLLER_0_ARB_REQ_MASK_refresh_DEFAULT        0x00000000

/***************************************************************************
 *REFRESH_CONTROL - REFRESH Client Control
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: REFRESH_CONTROL :: enable [31:31] */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_CONTROL_enable_MASK         0x80000000
#define BCHP_DPFE_CONTROLLER_0_REFRESH_CONTROL_enable_SHIFT        31
#define BCHP_DPFE_CONTROLLER_0_REFRESH_CONTROL_enable_DEFAULT      0x00000000

/* DPFE_CONTROLLER_0 :: REFRESH_CONTROL :: single_shot [30:30] */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_CONTROL_single_shot_MASK    0x40000000
#define BCHP_DPFE_CONTROLLER_0_REFRESH_CONTROL_single_shot_SHIFT   30
#define BCHP_DPFE_CONTROLLER_0_REFRESH_CONTROL_single_shot_DEFAULT 0x00000000

/* DPFE_CONTROLLER_0 :: REFRESH_CONTROL :: reserved_for_padding0 [29:17] */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_CONTROL_reserved_for_padding0_MASK 0x3ffe0000
#define BCHP_DPFE_CONTROLLER_0_REFRESH_CONTROL_reserved_for_padding0_SHIFT 17

/* DPFE_CONTROLLER_0 :: REFRESH_CONTROL :: command [16:12] */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_CONTROL_command_MASK        0x0001f000
#define BCHP_DPFE_CONTROLLER_0_REFRESH_CONTROL_command_SHIFT       12
#define BCHP_DPFE_CONTROLLER_0_REFRESH_CONTROL_command_DEFAULT     0x00000000

/* DPFE_CONTROLLER_0 :: REFRESH_CONTROL :: post_delay [11:00] */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_CONTROL_post_delay_MASK     0x00000fff
#define BCHP_DPFE_CONTROLLER_0_REFRESH_CONTROL_post_delay_SHIFT    0
#define BCHP_DPFE_CONTROLLER_0_REFRESH_CONTROL_post_delay_DEFAULT  0x00000000

/***************************************************************************
 *REFRESH_ADDR - REFRESH Client Address
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: REFRESH_ADDR :: reserved0 [31:24] */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_ADDR_reserved0_MASK         0xff000000
#define BCHP_DPFE_CONTROLLER_0_REFRESH_ADDR_reserved0_SHIFT        24

/* DPFE_CONTROLLER_0 :: REFRESH_ADDR :: bank_addr [23:20] */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_ADDR_bank_addr_MASK         0x00f00000
#define BCHP_DPFE_CONTROLLER_0_REFRESH_ADDR_bank_addr_SHIFT        20
#define BCHP_DPFE_CONTROLLER_0_REFRESH_ADDR_bank_addr_DEFAULT      0x00000000

/* DPFE_CONTROLLER_0 :: REFRESH_ADDR :: reserved_for_padding1 [19:17] */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_ADDR_reserved_for_padding1_MASK 0x000e0000
#define BCHP_DPFE_CONTROLLER_0_REFRESH_ADDR_reserved_for_padding1_SHIFT 17

/* DPFE_CONTROLLER_0 :: REFRESH_ADDR :: row_addr [16:00] */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_ADDR_row_addr_MASK          0x0001ffff
#define BCHP_DPFE_CONTROLLER_0_REFRESH_ADDR_row_addr_SHIFT         0
#define BCHP_DPFE_CONTROLLER_0_REFRESH_ADDR_row_addr_DEFAULT       0x00000000

/***************************************************************************
 *REFRESH_PERIOD - REFRESH Client Request Period
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: REFRESH_PERIOD :: period [31:00] */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_PERIOD_period_MASK          0xffffffff
#define BCHP_DPFE_CONTROLLER_0_REFRESH_PERIOD_period_SHIFT         0
#define BCHP_DPFE_CONTROLLER_0_REFRESH_PERIOD_period_DEFAULT       0x00000000

/***************************************************************************
 *REFRESH_STATUS - REFRESH Client Status
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: REFRESH_STATUS :: busy [31:31] */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_STATUS_busy_MASK            0x80000000
#define BCHP_DPFE_CONTROLLER_0_REFRESH_STATUS_busy_SHIFT           31
#define BCHP_DPFE_CONTROLLER_0_REFRESH_STATUS_busy_DEFAULT         0x00000000

/* DPFE_CONTROLLER_0 :: REFRESH_STATUS :: done [30:30] */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_STATUS_done_MASK            0x40000000
#define BCHP_DPFE_CONTROLLER_0_REFRESH_STATUS_done_SHIFT           30
#define BCHP_DPFE_CONTROLLER_0_REFRESH_STATUS_done_DEFAULT         0x00000000

/* DPFE_CONTROLLER_0 :: REFRESH_STATUS :: reserved_for_padding0 [29:01] */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_STATUS_reserved_for_padding0_MASK 0x3ffffffe
#define BCHP_DPFE_CONTROLLER_0_REFRESH_STATUS_reserved_for_padding0_SHIFT 1

/* DPFE_CONTROLLER_0 :: REFRESH_STATUS :: timeout [00:00] */
#define BCHP_DPFE_CONTROLLER_0_REFRESH_STATUS_timeout_MASK         0x00000001
#define BCHP_DPFE_CONTROLLER_0_REFRESH_STATUS_timeout_SHIFT        0
#define BCHP_DPFE_CONTROLLER_0_REFRESH_STATUS_timeout_DEFAULT      0x00000000

/***************************************************************************
 *ZQCS_CONTROL - ZQCS Client Control
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: ZQCS_CONTROL :: enable [31:31] */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_CONTROL_enable_MASK            0x80000000
#define BCHP_DPFE_CONTROLLER_0_ZQCS_CONTROL_enable_SHIFT           31
#define BCHP_DPFE_CONTROLLER_0_ZQCS_CONTROL_enable_DEFAULT         0x00000000

/* DPFE_CONTROLLER_0 :: ZQCS_CONTROL :: single_shot [30:30] */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_CONTROL_single_shot_MASK       0x40000000
#define BCHP_DPFE_CONTROLLER_0_ZQCS_CONTROL_single_shot_SHIFT      30
#define BCHP_DPFE_CONTROLLER_0_ZQCS_CONTROL_single_shot_DEFAULT    0x00000000

/* DPFE_CONTROLLER_0 :: ZQCS_CONTROL :: reserved_for_padding0 [29:17] */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_CONTROL_reserved_for_padding0_MASK 0x3ffe0000
#define BCHP_DPFE_CONTROLLER_0_ZQCS_CONTROL_reserved_for_padding0_SHIFT 17

/* DPFE_CONTROLLER_0 :: ZQCS_CONTROL :: command [16:12] */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_CONTROL_command_MASK           0x0001f000
#define BCHP_DPFE_CONTROLLER_0_ZQCS_CONTROL_command_SHIFT          12
#define BCHP_DPFE_CONTROLLER_0_ZQCS_CONTROL_command_DEFAULT        0x00000000

/* DPFE_CONTROLLER_0 :: ZQCS_CONTROL :: post_delay [11:00] */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_CONTROL_post_delay_MASK        0x00000fff
#define BCHP_DPFE_CONTROLLER_0_ZQCS_CONTROL_post_delay_SHIFT       0
#define BCHP_DPFE_CONTROLLER_0_ZQCS_CONTROL_post_delay_DEFAULT     0x00000000

/***************************************************************************
 *ZQCS_ADDR - ZQCS Client Address
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: ZQCS_ADDR :: reserved0 [31:24] */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_ADDR_reserved0_MASK            0xff000000
#define BCHP_DPFE_CONTROLLER_0_ZQCS_ADDR_reserved0_SHIFT           24

/* DPFE_CONTROLLER_0 :: ZQCS_ADDR :: bank_addr [23:20] */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_ADDR_bank_addr_MASK            0x00f00000
#define BCHP_DPFE_CONTROLLER_0_ZQCS_ADDR_bank_addr_SHIFT           20
#define BCHP_DPFE_CONTROLLER_0_ZQCS_ADDR_bank_addr_DEFAULT         0x00000000

/* DPFE_CONTROLLER_0 :: ZQCS_ADDR :: reserved_for_padding1 [19:17] */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_ADDR_reserved_for_padding1_MASK 0x000e0000
#define BCHP_DPFE_CONTROLLER_0_ZQCS_ADDR_reserved_for_padding1_SHIFT 17

/* DPFE_CONTROLLER_0 :: ZQCS_ADDR :: row_addr [16:00] */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_ADDR_row_addr_MASK             0x0001ffff
#define BCHP_DPFE_CONTROLLER_0_ZQCS_ADDR_row_addr_SHIFT            0
#define BCHP_DPFE_CONTROLLER_0_ZQCS_ADDR_row_addr_DEFAULT          0x00000000

/***************************************************************************
 *ZQCS_PERIOD - ZQCS Client Request Period
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: ZQCS_PERIOD :: period [31:00] */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_PERIOD_period_MASK             0xffffffff
#define BCHP_DPFE_CONTROLLER_0_ZQCS_PERIOD_period_SHIFT            0
#define BCHP_DPFE_CONTROLLER_0_ZQCS_PERIOD_period_DEFAULT          0x00000000

/***************************************************************************
 *ZQCS_STATUS - ZQCS Client Status
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: ZQCS_STATUS :: busy [31:31] */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_STATUS_busy_MASK               0x80000000
#define BCHP_DPFE_CONTROLLER_0_ZQCS_STATUS_busy_SHIFT              31
#define BCHP_DPFE_CONTROLLER_0_ZQCS_STATUS_busy_DEFAULT            0x00000000

/* DPFE_CONTROLLER_0 :: ZQCS_STATUS :: done [30:30] */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_STATUS_done_MASK               0x40000000
#define BCHP_DPFE_CONTROLLER_0_ZQCS_STATUS_done_SHIFT              30
#define BCHP_DPFE_CONTROLLER_0_ZQCS_STATUS_done_DEFAULT            0x00000000

/* DPFE_CONTROLLER_0 :: ZQCS_STATUS :: reserved_for_padding0 [29:01] */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_STATUS_reserved_for_padding0_MASK 0x3ffffffe
#define BCHP_DPFE_CONTROLLER_0_ZQCS_STATUS_reserved_for_padding0_SHIFT 1

/* DPFE_CONTROLLER_0 :: ZQCS_STATUS :: timeout [00:00] */
#define BCHP_DPFE_CONTROLLER_0_ZQCS_STATUS_timeout_MASK            0x00000001
#define BCHP_DPFE_CONTROLLER_0_ZQCS_STATUS_timeout_SHIFT           0
#define BCHP_DPFE_CONTROLLER_0_ZQCS_STATUS_timeout_DEFAULT         0x00000000

/***************************************************************************
 *SEQ_TIMING_0 - Sequencer Timing Register 0
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: SEQ_TIMING_0 :: tRRD [31:24] */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_0_tRRD_MASK              0xff000000
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_0_tRRD_SHIFT             24
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_0_tRRD_DEFAULT           0x00000000

/* DPFE_CONTROLLER_0 :: SEQ_TIMING_0 :: tRRD_L [23:16] */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_0_tRRD_L_MASK            0x00ff0000
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_0_tRRD_L_SHIFT           16
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_0_tRRD_L_DEFAULT         0x00000000

/* DPFE_CONTROLLER_0 :: SEQ_TIMING_0 :: tRCD_ext [15:08] */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_0_tRCD_ext_MASK          0x0000ff00
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_0_tRCD_ext_SHIFT         8
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_0_tRCD_ext_DEFAULT       0x00000000

/* DPFE_CONTROLLER_0 :: SEQ_TIMING_0 :: tRC [07:00] */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_0_tRC_MASK               0x000000ff
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_0_tRC_SHIFT              0
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_0_tRC_DEFAULT            0x00000000

/***************************************************************************
 *SEQ_TIMING_1 - Sequencer Timing Register 1
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: SEQ_TIMING_1 :: tCCD [31:24] */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_1_tCCD_MASK              0xff000000
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_1_tCCD_SHIFT             24
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_1_tCCD_DEFAULT           0x00000000

/* DPFE_CONTROLLER_0 :: SEQ_TIMING_1 :: tCCD_L [23:16] */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_1_tCCD_L_MASK            0x00ff0000
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_1_tCCD_L_SHIFT           16
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_1_tCCD_L_DEFAULT         0x00000000

/* DPFE_CONTROLLER_0 :: SEQ_TIMING_1 :: tWR2ACT [15:08] */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_1_tWR2ACT_MASK           0x0000ff00
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_1_tWR2ACT_SHIFT          8
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_1_tWR2ACT_DEFAULT        0x00000000

/* DPFE_CONTROLLER_0 :: SEQ_TIMING_1 :: tRD2ACT [07:00] */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_1_tRD2ACT_MASK           0x000000ff
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_1_tRD2ACT_SHIFT          0
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_1_tRD2ACT_DEFAULT        0x00000000

/***************************************************************************
 *SEQ_TIMING_2 - Sequencer Timing Register 2
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: SEQ_TIMING_2 :: tWR2RD [31:24] */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_2_tWR2RD_MASK            0xff000000
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_2_tWR2RD_SHIFT           24
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_2_tWR2RD_DEFAULT         0x00000000

/* DPFE_CONTROLLER_0 :: SEQ_TIMING_2 :: tWR2RD_L [23:16] */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_2_tWR2RD_L_MASK          0x00ff0000
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_2_tWR2RD_L_SHIFT         16
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_2_tWR2RD_L_DEFAULT       0x00000000

/* DPFE_CONTROLLER_0 :: SEQ_TIMING_2 :: tRD2WR [15:08] */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_2_tRD2WR_MASK            0x0000ff00
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_2_tRD2WR_SHIFT           8
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_2_tRD2WR_DEFAULT         0x00000000

/* DPFE_CONTROLLER_0 :: SEQ_TIMING_2 :: tFAW [07:00] */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_2_tFAW_MASK              0x000000ff
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_2_tFAW_SHIFT             0
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_2_tFAW_DEFAULT           0x00000000

/***************************************************************************
 *SEQ_TIMING_3 - Sequencer Timing Register 3
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: SEQ_TIMING_3 :: reserved0 [31:16] */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_3_reserved0_MASK         0xffff0000
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_3_reserved0_SHIFT        16

/* DPFE_CONTROLLER_0 :: SEQ_TIMING_3 :: tCWDEL [15:08] */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_3_tCWDEL_MASK            0x0000ff00
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_3_tCWDEL_SHIFT           8
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_3_tCWDEL_DEFAULT         0x00000000

/* DPFE_CONTROLLER_0 :: SEQ_TIMING_3 :: tCRDEL [07:00] */
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_3_tCRDEL_MASK            0x000000ff
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_3_tCRDEL_SHIFT           0
#define BCHP_DPFE_CONTROLLER_0_SEQ_TIMING_3_tCRDEL_DEFAULT         0x00000000

/***************************************************************************
 *DFI_PHASE_ENABLE - Sequencer DFI Phase Enable
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: DFI_PHASE_ENABLE :: reserved0 [31:04] */
#define BCHP_DPFE_CONTROLLER_0_DFI_PHASE_ENABLE_reserved0_MASK     0xfffffff0
#define BCHP_DPFE_CONTROLLER_0_DFI_PHASE_ENABLE_reserved0_SHIFT    4

/* DPFE_CONTROLLER_0 :: DFI_PHASE_ENABLE :: DFI_PHASE_ENABLE [03:00] */
#define BCHP_DPFE_CONTROLLER_0_DFI_PHASE_ENABLE_DFI_PHASE_ENABLE_MASK 0x0000000f
#define BCHP_DPFE_CONTROLLER_0_DFI_PHASE_ENABLE_DFI_PHASE_ENABLE_SHIFT 0
#define BCHP_DPFE_CONTROLLER_0_DFI_PHASE_ENABLE_DFI_PHASE_ENABLE_DEFAULT 0x0000000f

/***************************************************************************
 *DFI_IDLE_CMD - IDLE Command register
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: DFI_IDLE_CMD :: bank [31:28] */
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_bank_MASK              0xf0000000
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_bank_SHIFT             28
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_bank_DEFAULT           0x00000000

/* DPFE_CONTROLLER_0 :: DFI_IDLE_CMD :: addr [27:11] */
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_addr_MASK              0x0ffff800
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_addr_SHIFT             11
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_addr_DEFAULT           0x00000000

/* DPFE_CONTROLLER_0 :: DFI_IDLE_CMD :: rst [10:10] */
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_rst_MASK               0x00000400
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_rst_SHIFT              10
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_rst_DEFAULT            0x00000001

/* DPFE_CONTROLLER_0 :: DFI_IDLE_CMD :: odt [09:08] */
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_odt_MASK               0x00000300
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_odt_SHIFT              8
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_odt_DEFAULT            0x00000003

/* DPFE_CONTROLLER_0 :: DFI_IDLE_CMD :: cke [07:06] */
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_cke_MASK               0x000000c0
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_cke_SHIFT              6
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_cke_DEFAULT            0x00000003

/* DPFE_CONTROLLER_0 :: DFI_IDLE_CMD :: cs [05:04] */
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_cs_MASK                0x00000030
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_cs_SHIFT               4
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_cs_DEFAULT             0x00000003

/* DPFE_CONTROLLER_0 :: DFI_IDLE_CMD :: act [03:03] */
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_act_MASK               0x00000008
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_act_SHIFT              3
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_act_DEFAULT            0x00000001

/* DPFE_CONTROLLER_0 :: DFI_IDLE_CMD :: ras [02:02] */
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_ras_MASK               0x00000004
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_ras_SHIFT              2
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_ras_DEFAULT            0x00000001

/* DPFE_CONTROLLER_0 :: DFI_IDLE_CMD :: cas [01:01] */
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_cas_MASK               0x00000002
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_cas_SHIFT              1
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_cas_DEFAULT            0x00000001

/* DPFE_CONTROLLER_0 :: DFI_IDLE_CMD :: we [00:00] */
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_we_MASK                0x00000001
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_we_SHIFT               0
#define BCHP_DPFE_CONTROLLER_0_DFI_IDLE_CMD_we_DEFAULT             0x00000001

/***************************************************************************
 *DFI_CONTROL - DFI Control Register
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: DFI_CONTROL :: OWN_DFI [31:31] */
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_OWN_DFI_MASK            0x80000000
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_OWN_DFI_SHIFT           31
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_OWN_DFI_DEFAULT         0x00000000

/* DPFE_CONTROLLER_0 :: DFI_CONTROL :: CLOCK_DISABLE [30:30] */
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_CLOCK_DISABLE_MASK      0x40000000
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_CLOCK_DISABLE_SHIFT     30
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_CLOCK_DISABLE_DEFAULT   0x00000001

/* DPFE_CONTROLLER_0 :: DFI_CONTROL :: reserved_for_padding0 [29:21] */
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_reserved_for_padding0_MASK 0x3fe00000
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_reserved_for_padding0_SHIFT 21

/* DPFE_CONTROLLER_0 :: DFI_CONTROL :: PHYUPD_ACK [20:20] */
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_PHYUPD_ACK_MASK         0x00100000
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_PHYUPD_ACK_SHIFT        20
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_PHYUPD_ACK_DEFAULT      0x00000000

/* DPFE_CONTROLLER_0 :: DFI_CONTROL :: SEL_AUX2 [19:15] */
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_MASK           0x000f8000
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_SHIFT          15
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_DEFAULT        0x0000001f
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_addr0          0
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_addr1          1
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_addr2          2
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_addr3          3
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_addr4          4
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_addr5          5
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_addr6          6
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_addr7          7
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_addr8          8
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_addr9          9
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_addr10         10
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_addr11         11
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_bank0          12
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_bank1          13
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_bank2          14
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_bank3          15
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_cs0            16
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_cs1            17
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX2_idle           31

/* DPFE_CONTROLLER_0 :: DFI_CONTROL :: SEL_AUX1 [14:10] */
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_MASK           0x00007c00
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_SHIFT          10
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_DEFAULT        0x0000001f
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_addr0          0
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_addr1          1
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_addr2          2
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_addr3          3
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_addr4          4
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_addr5          5
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_addr6          6
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_addr7          7
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_addr8          8
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_addr9          9
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_addr10         10
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_addr11         11
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_bank0          12
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_bank1          13
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_bank2          14
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_bank3          15
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_cs0            16
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_cs1            17
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX1_idle           31

/* DPFE_CONTROLLER_0 :: DFI_CONTROL :: SEL_AUX0 [09:05] */
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_MASK           0x000003e0
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_SHIFT          5
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_DEFAULT        0x0000001f
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_addr0          0
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_addr1          1
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_addr2          2
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_addr3          3
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_addr4          4
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_addr5          5
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_addr6          6
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_addr7          7
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_addr8          8
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_addr9          9
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_addr10         10
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_addr11         11
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_bank0          12
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_bank1          13
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_bank2          14
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_bank3          15
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_cs0            16
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_cs1            17
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_SEL_AUX0_idle           31

/* DPFE_CONTROLLER_0 :: DFI_CONTROL :: AUX_IDLE [04:02] */
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_AUX_IDLE_MASK           0x0000001c
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_AUX_IDLE_SHIFT          2
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_AUX_IDLE_DEFAULT        0x00000000

/* DPFE_CONTROLLER_0 :: DFI_CONTROL :: CS_N_ACTIVE [01:00] */
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_CS_N_ACTIVE_MASK        0x00000003
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_CS_N_ACTIVE_SHIFT       0
#define BCHP_DPFE_CONTROLLER_0_DFI_CONTROL_CS_N_ACTIVE_DEFAULT     0x00000002

/***************************************************************************
 *DFI_STATUS - DFI Status Register
 ***************************************************************************/
/* DPFE_CONTROLLER_0 :: DFI_STATUS :: reserved0 [31:10] */
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_reserved0_MASK           0xfffffc00
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_reserved0_SHIFT          10

/* DPFE_CONTROLLER_0 :: DFI_STATUS :: DATA_CONTROL_FIFO_OVERFLOW [09:09] */
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_DATA_CONTROL_FIFO_OVERFLOW_MASK 0x00000200
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_DATA_CONTROL_FIFO_OVERFLOW_SHIFT 9
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_DATA_CONTROL_FIFO_OVERFLOW_DEFAULT 0x00000000

/* DPFE_CONTROLLER_0 :: DFI_STATUS :: DATA_CONTROL_FIFO_UNDERFLOW [08:08] */
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_DATA_CONTROL_FIFO_UNDERFLOW_MASK 0x00000100
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_DATA_CONTROL_FIFO_UNDERFLOW_SHIFT 8
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_DATA_CONTROL_FIFO_UNDERFLOW_DEFAULT 0x00000000

/* DPFE_CONTROLLER_0 :: DFI_STATUS :: READ_DATA_TRACKING_ERROR [07:07] */
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_READ_DATA_TRACKING_ERROR_MASK 0x00000080
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_READ_DATA_TRACKING_ERROR_SHIFT 7
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_READ_DATA_TRACKING_ERROR_DEFAULT 0x00000000

/* DPFE_CONTROLLER_0 :: DFI_STATUS :: READ_DATA_VALID_ERROR [06:06] */
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_READ_DATA_VALID_ERROR_MASK 0x00000040
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_READ_DATA_VALID_ERROR_SHIFT 6
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_READ_DATA_VALID_ERROR_DEFAULT 0x00000000

/* DPFE_CONTROLLER_0 :: DFI_STATUS :: READ_DATA_TIMEOUT [05:05] */
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_READ_DATA_TIMEOUT_MASK   0x00000020
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_READ_DATA_TIMEOUT_SHIFT  5
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_READ_DATA_TIMEOUT_DEFAULT 0x00000000

/* DPFE_CONTROLLER_0 :: DFI_STATUS :: READ_DATA_BUSY [04:04] */
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_READ_DATA_BUSY_MASK      0x00000010
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_READ_DATA_BUSY_SHIFT     4
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_READ_DATA_BUSY_DEFAULT   0x00000000

/* DPFE_CONTROLLER_0 :: DFI_STATUS :: WRITE_DATA_BUSY [03:03] */
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_WRITE_DATA_BUSY_MASK     0x00000008
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_WRITE_DATA_BUSY_SHIFT    3
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_WRITE_DATA_BUSY_DEFAULT  0x00000000

/* DPFE_CONTROLLER_0 :: DFI_STATUS :: SEQ_BUSY [02:02] */
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_SEQ_BUSY_MASK            0x00000004
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_SEQ_BUSY_SHIFT           2
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_SEQ_BUSY_DEFAULT         0x00000000

/* DPFE_CONTROLLER_0 :: DFI_STATUS :: MUX_BLOCKED [01:01] */
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_MUX_BLOCKED_MASK         0x00000002
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_MUX_BLOCKED_SHIFT        1
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_MUX_BLOCKED_DEFAULT      0x00000000

/* DPFE_CONTROLLER_0 :: DFI_STATUS :: PHYUPD_REQ [00:00] */
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_PHYUPD_REQ_MASK          0x00000001
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_PHYUPD_REQ_SHIFT         0
#define BCHP_DPFE_CONTROLLER_0_DFI_STATUS_PHYUPD_REQ_DEFAULT       0x00000000

#endif /* #ifndef BCHP_DPFE_CONTROLLER_0_H__ */

/* End of File */
