$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 32 # input_value [31:0] $end
  $var wire 4 $ coefficients [3:0] $end
  $scope module DecimalToBitConverter $end
   $var wire 32 # input_value [31:0] $end
   $var wire 4 $ coefficients [3:0] $end
   $var wire 8 % bit_list [7:0] $end
   $scope module unnamedblk1 $end
    $var wire 32 & i [31:0] $end
    $scope module unnamedblk2 $end
     $var wire 32 ' j [31:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000000000000000000000000000 #
b0000 $
b00000000 %
b00000000000000000000000000000100 &
b00000000000000000000000000000010 '
#1
b00000000000000000000000001000101 #
b1011 $
b01000101 %
#2
#3
#4
#5
#6
#7
#8
#9
#10
