<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>libopencm3: rcc.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">libopencm3
   </div>
   <div id="projectbrief">A free/libre/open-source firmware library for various ARM Cortex-M3 microcontrollers.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>libopencm3</span></a></li>
      <li><a href="../../html/index.html"><span>Back&#160;to&#160;Top</span></a></li>
      <li><a href="../../cm3/html/modules.html"><span>CM3&#160;Core</span></a></li>
      <li><a href="../../usb/html/modules.html"><span>Generic&#160;USB</span></a></li>
      <li><a href="modules.html"><span>STM32F1</span></a></li>
      <li><a href="../../stm32f2/html/modules.html"><span>STM32F2</span></a></li>
      <li><a href="../../stm32f4/html/modules.html"><span>STM32F4</span></a></li>
      <li><a href="../../stm32l1/html/modules.html"><span>STM32L1</span></a></li>
      <li><a href="../../lm3s/html/modules.html"><span>LM3S</span></a></li>
      <li><a href="../../lm4f/html/modules.html"><span>LM4F</span></a></li>
      <li><a href="../../lpc13xx/html/modules.html"><span>LPC13</span></a></li>
      <li><a href="../../lpc17xx/html/modules.html"><span>LPC17</span></a></li>
      <li><a href="../../lpc43xx/html/modules.html"><span>LPC43</span></a></li>
      <li><a href="../../emf32g/html/modules.html"><span>EMF32&#160;Gecko</span></a></li>
      <li><a href="../../emf32gg/html/modules.html"><span>EMF32&#160;Giant&#160;Gecko</span></a></li>
      <li><a href="../../emf32lg/html/modules.html"><span>EMF32&#160;Leopard&#160;Gecko</span></a></li>
      <li><a href="../../emf32tg/html/modules.html"><span>EMF32&#160;Tiny&#160;Gecko</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rcc_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">rcc.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;libopencm3/stm32/memorymap.h&gt;</code><br/>
<code>#include &lt;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html">libopencm3/cm3/common.h</a>&gt;</code><br/>
</div><div class="textblock"><div class="dynheader">
Include dependency graph for rcc.h:</div>
<div class="dyncontent">
<div class="center"><img src="rcc_8h__incl.png" border="0" usemap="#rcc_8h" alt=""/></div>
<map name="rcc_8h" id="rcc_8h">
<area shape="rect" id="node5" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html" title="libopencm3/cm3/common.h" alt="" coords="243,83,424,112"/></map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="rcc_8h__dep__incl.png" border="0" usemap="#rcc_8hdep" alt=""/></div>
<map name="rcc_8hdep" id="rcc_8hdep">
<area shape="rect" id="node3" href="rtc_8h.html" title="rtc.h" alt="" coords="5,83,53,112"/><area shape="rect" id="node5" href="rcc_8c.html" title="rcc.c" alt="" coords="77,83,128,112"/></map>
</div>
</div>
<p><a href="rcc_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga3465fac46f8d87fc7e243765777af052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga3465fac46f8d87fc7e243765777af052">RCC_CR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x00)</td></tr>
<tr class="memitem:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga8f7780f390ef4cbb05efa06554ba0998">RCC_CFGR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x04)</td></tr>
<tr class="memitem:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga10536e1ad45c689f571d5de3d7b3de55">RCC_CIR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x08)</td></tr>
<tr class="memitem:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaec8fff978fdbc3903c85e1bb5b4fa698">RCC_APB2RSTR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x0c)</td></tr>
<tr class="memitem:ga758db6d69dc2816cd403e5361ab124f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga758db6d69dc2816cd403e5361ab124f2">RCC_APB1RSTR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x10)</td></tr>
<tr class="memitem:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gac80336b2b7c3c43e36370c84ab122b1f">RCC_AHBENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x14)</td></tr>
<tr class="memitem:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga6d4cd87f49d551c356fed82cbbddc5a4">RCC_APB2ENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x18)</td></tr>
<tr class="memitem:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad4baa1f26b04719fe3d4e2f02d7dde40">RCC_APB1ENR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x1c)</td></tr>
<tr class="memitem:gabd13837c4c33c5df3bdff96f8886d438"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gabd13837c4c33c5df3bdff96f8886d438">RCC_BDCR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x20)</td></tr>
<tr class="memitem:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga6e483b8da7b5a5da25e9a745bb19f6ec">RCC_CSR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x24)</td></tr>
<tr class="memitem:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad97b07e757b67cb8711ca5d20ea8ad3e">RCC_AHBRSTR</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x28) /* (**) */</td></tr>
<tr class="memitem:ga64199667e9ebcac6859f3f9c275fc7d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga64199667e9ebcac6859f3f9c275fc7d9">RCC_CFGR2</a>&#160;&#160;&#160;<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#aa424823d5a675828feee4e8be0a64a65">MMIO32</a>(<a class="el" href="memorymap_8h.html#a0e681b03f364532055d88f63fec0d99d">RCC_BASE</a> + 0x2c) /* (**) */</td></tr>
<tr class="memitem:ga3ea07157abac14618b2ac3f2e9bfa9b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga3ea07157abac14618b2ac3f2e9bfa9b9">RCC_CR_PLL3RDY</a>&#160;&#160;&#160;(1 &lt;&lt; 29) /* (**) */</td></tr>
<tr class="memitem:ga7e7f10468741ab47dc34808af0e49b2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga7e7f10468741ab47dc34808af0e49b2b">RCC_CR_PLL3ON</a>&#160;&#160;&#160;(1 &lt;&lt; 28) /* (**) */</td></tr>
<tr class="memitem:ga24fa002379ec3fd9063457f412250327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga24fa002379ec3fd9063457f412250327">RCC_CR_PLL2RDY</a>&#160;&#160;&#160;(1 &lt;&lt; 27) /* (**) */</td></tr>
<tr class="memitem:ga250f64c1041b823f2bd5dbbb4c54a2d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga250f64c1041b823f2bd5dbbb4c54a2d5">RCC_CR_PLL2ON</a>&#160;&#160;&#160;(1 &lt;&lt; 26) /* (**) */</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:gae5cca64c29290cda14213761e3f69830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__co.html#gae5cca64c29290cda14213761e3f69830">RCC_CFGR_MCO_NOCLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__co.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:ga8d3d47b43c4a3f97ba2365df114766c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__co.html#ga8d3d47b43c4a3f97ba2365df114766c1">RCC_CFGR_MCO_HSICLK</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:ga29638cf404bfccc933434221c6cd7362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__co.html#ga29638cf404bfccc933434221c6cd7362">RCC_CFGR_MCO_HSECLK</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:gaf501b78192ef13a7016e1f2089c9f8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__co.html#gaf501b78192ef13a7016e1f2089c9f8a3">RCC_CFGR_MCO_PLLCLK_DIV2</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:ga67f0710fb7f789f54fccd6251ed42a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__co.html#ga67f0710fb7f789f54fccd6251ed42a4b">RCC_CFGR_MCO_PLL2CLK</a>&#160;&#160;&#160;0x8 /* (**) */</td></tr>
<tr class="memitem:ga0c4a11f74a62e4afbe31911878f860fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__co.html#ga0c4a11f74a62e4afbe31911878f860fc">RCC_CFGR_MCO_PLL3CLK_DIV2</a>&#160;&#160;&#160;0x9 /* (**) */</td></tr>
<tr class="memitem:gab74219fe4e57853a65c23831dbbf7844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__co.html#gab74219fe4e57853a65c23831dbbf7844">RCC_CFGR_MCO_XT1</a>&#160;&#160;&#160;0xa /* (**) */</td></tr>
<tr class="memitem:gaab650e8e44501d2a9961fc6ea18481e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__co.html#gaab650e8e44501d2a9961fc6ea18481e9">RCC_CFGR_MCO_PLL3</a>&#160;&#160;&#160;0xb /* (**) */</td></tr>
<tr class="memitem:gaf3b20f691a1f3189072ed383dc9994d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__usbpre.html#gaf3b20f691a1f3189072ed383dc9994d0">RCC_CFGR_USBPRE_PLL_CLK_DIV1_5</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:gae29da6a19335a48cee00327e32a01474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__usbpre.html#gae29da6a19335a48cee00327e32a01474">RCC_CFGR_USBPRE_PLL_CLK_NODIV</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga9ed985d9488fd0a558ee5be632a86744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga9ed985d9488fd0a558ee5be632a86744">RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga66a295e433f36c83f511a7ac3e74453a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga66a295e433f36c83f511a7ac3e74453a">RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV2</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga8ca669cb9c3f3f371c81058f9a5cd77f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html#ga8ca669cb9c3f3f371c81058f9a5cd77f">RCC_CFGR_PLLMUL_PLL_CLK_MUL2</a>&#160;&#160;&#160;0x0 /* (XX) */</td></tr>
<tr class="memitem:ga3bd70f927de3222b4e60fbfc6c01a42a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html#ga3bd70f927de3222b4e60fbfc6c01a42a">RCC_CFGR_PLLMUL_PLL_CLK_MUL3</a>&#160;&#160;&#160;0x1 /* (XX) */</td></tr>
<tr class="memitem:ga7b22ad26586dc63d760bcdd1c223ba05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html#ga7b22ad26586dc63d760bcdd1c223ba05">RCC_CFGR_PLLMUL_PLL_CLK_MUL4</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:gafb24cd58beb5fda1eb5b91a720a28eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html#gafb24cd58beb5fda1eb5b91a720a28eb2">RCC_CFGR_PLLMUL_PLL_CLK_MUL5</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga941f0c02ee62a1322e9696bffca43d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html#ga941f0c02ee62a1322e9696bffca43d6f">RCC_CFGR_PLLMUL_PLL_CLK_MUL6</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:ga0f8b45cd82db96882e668267dc42658d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html#ga0f8b45cd82db96882e668267dc42658d">RCC_CFGR_PLLMUL_PLL_CLK_MUL7</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:gacb1a373d3635d1bb189bd82f5291ad8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html#gacb1a373d3635d1bb189bd82f5291ad8d">RCC_CFGR_PLLMUL_PLL_CLK_MUL8</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:gaba6a14a20b28d0f71e99d48a951f64fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html#gaba6a14a20b28d0f71e99d48a951f64fc">RCC_CFGR_PLLMUL_PLL_CLK_MUL9</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:gae7e5e6f18d736ebc4e940e749ad5e697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html#gae7e5e6f18d736ebc4e940e749ad5e697">RCC_CFGR_PLLMUL_PLL_CLK_MUL10</a>&#160;&#160;&#160;0x8 /* (XX) */</td></tr>
<tr class="memitem:ga1beafd1f9964bf9c98a8cdb411a8edaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html#ga1beafd1f9964bf9c98a8cdb411a8edaa">RCC_CFGR_PLLMUL_PLL_CLK_MUL11</a>&#160;&#160;&#160;0x9 /* (XX) */</td></tr>
<tr class="memitem:gaf06acc20cc61d92fac6b2296c7cff576"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html#gaf06acc20cc61d92fac6b2296c7cff576">RCC_CFGR_PLLMUL_PLL_CLK_MUL12</a>&#160;&#160;&#160;0xa /* (XX) */</td></tr>
<tr class="memitem:ga664382c0879f1c5785690b7232a35bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html#ga664382c0879f1c5785690b7232a35bf6">RCC_CFGR_PLLMUL_PLL_CLK_MUL13</a>&#160;&#160;&#160;0xb /* (XX) */</td></tr>
<tr class="memitem:ga431c9274847a300efd9231d13c1320bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html#ga431c9274847a300efd9231d13c1320bf">RCC_CFGR_PLLMUL_PLL_CLK_MUL14</a>&#160;&#160;&#160;0xc /* (XX) */</td></tr>
<tr class="memitem:gadff147f80398a85842c9eac19b6f1e51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html#gadff147f80398a85842c9eac19b6f1e51">RCC_CFGR_PLLMUL_PLL_CLK_MUL15</a>&#160;&#160;&#160;0xd /* 0xd: PLL x 15 */</td></tr>
<tr class="memitem:ga5aab8aef2a5ad1a9d102e21e3683d3f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html#ga5aab8aef2a5ad1a9d102e21e3683d3f0">RCC_CFGR_PLLMUL_PLL_CLK_MUL6_5</a>&#160;&#160;&#160;0xd /* 0xd: PLL x 6.5 for conn. line */</td></tr>
<tr class="memitem:ga3aa8fed034d89d3dab603ff65f8eebd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html#ga3aa8fed034d89d3dab603ff65f8eebd9">RCC_CFGR_PLLMUL_PLL_CLK_MUL16</a>&#160;&#160;&#160;0xe /* (XX) */</td></tr>
<tr class="memitem:gaf76a3e67c0ccd7d58ded96d9ad6b8b1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__hsepre.html#gaf76a3e67c0ccd7d58ded96d9ad6b8b1e">RCC_CFGR_PLLXTPRE_HSE_CLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga15d3f6df78807020267171081ef97b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__hsepre.html#ga15d3f6df78807020267171081ef97b82">RCC_CFGR_PLLXTPRE_HSE_CLK_DIV2</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:gad02753e7bee6f503c08dc540f1def3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pcs.html#gad02753e7bee6f503c08dc540f1def3d4">RCC_CFGR_PLLSRC_HSI_CLK_DIV2</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga20a48b08666d4fe8bbb20692ac6ee96b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pcs.html#ga20a48b08666d4fe8bbb20692ac6ee96b">RCC_CFGR_PLLSRC_HSE_CLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:gac2711eb7f3f3496ce6a17bb310eda290"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pcs.html#gac2711eb7f3f3496ce6a17bb310eda290">RCC_CFGR_PLLSRC_PREDIV1_CLK</a>&#160;&#160;&#160;0x1 /* On conn. line */</td></tr>
<tr class="memitem:ga50bd290837f7ae680b618759ad27bad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__adcpre.html#ga50bd290837f7ae680b618759ad27bad9">RCC_CFGR_ADCPRE_PCLK2_DIV2</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:gab33a430c4371cb3fa4f45fac5cf54f39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__adcpre.html#gab33a430c4371cb3fa4f45fac5cf54f39">RCC_CFGR_ADCPRE_PCLK2_DIV4</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga1e5ae2f3dc2573181cf03b032b3e03b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__adcpre.html#ga1e5ae2f3dc2573181cf03b032b3e03b7">RCC_CFGR_ADCPRE_PCLK2_DIV6</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:gabf7cee95d3f96dc8f6db6e9169339d9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__adcpre.html#gabf7cee95d3f96dc8f6db6e9169339d9d">RCC_CFGR_ADCPRE_PCLK2_DIV8</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga1a780d4b6db101967459b5af2477d43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb2pre.html#ga1a780d4b6db101967459b5af2477d43d">RCC_CFGR_PPRE2_HCLK_NODIV</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga29c729d03a8e109b3fcbab256cc91fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb2pre.html#ga29c729d03a8e109b3fcbab256cc91fbd">RCC_CFGR_PPRE2_HCLK_DIV2</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:ga12a4ef2243261b35dff52d4d9ca2a168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb2pre.html#ga12a4ef2243261b35dff52d4d9ca2a168">RCC_CFGR_PPRE2_HCLK_DIV4</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:gaa86bd8b7295aa4b086fdbf77584aeb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb2pre.html#gaa86bd8b7295aa4b086fdbf77584aeb1f">RCC_CFGR_PPRE2_HCLK_DIV8</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:ga129b052c1e232ce982b3793335d5aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb2pre.html#ga129b052c1e232ce982b3793335d5aecd">RCC_CFGR_PPRE2_HCLK_DIV16</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:ga2f566d03233f7da450d0e3575694cfb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb1pre.html#ga2f566d03233f7da450d0e3575694cfb1">RCC_CFGR_PPRE1_HCLK_NODIV</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga0c4ecccb2a31f8816d04bbcc6d7b1bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb1pre.html#ga0c4ecccb2a31f8816d04bbcc6d7b1bf9">RCC_CFGR_PPRE1_HCLK_DIV2</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:gae7f3ac3b95111b2255b13ae26098e8a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb1pre.html#gae7f3ac3b95111b2255b13ae26098e8a1">RCC_CFGR_PPRE1_HCLK_DIV4</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:ga5e8eb17532dc779e98abcb5b4d877aa6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb1pre.html#ga5e8eb17532dc779e98abcb5b4d877aa6">RCC_CFGR_PPRE1_HCLK_DIV8</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:ga1c08b15bfcdddd7cd1fcfe0088ff5632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb1pre.html#ga1c08b15bfcdddd7cd1fcfe0088ff5632">RCC_CFGR_PPRE1_HCLK_DIV16</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:ga40c164dc946f4cba1e3fc87b0c997016"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__ahbpre.html#ga40c164dc946f4cba1e3fc87b0c997016">RCC_CFGR_HPRE_SYSCLK_NODIV</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:gad7a5dc47685ce3efb764848512e0c862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__ahbpre.html#gad7a5dc47685ce3efb764848512e0c862">RCC_CFGR_HPRE_SYSCLK_DIV2</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memitem:ga184a0c682421a2321442448a3918b434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__ahbpre.html#ga184a0c682421a2321442448a3918b434">RCC_CFGR_HPRE_SYSCLK_DIV4</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="memitem:gaefb930af5334ee30be8179dbd7a816ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__ahbpre.html#gaefb930af5334ee30be8179dbd7a816ea">RCC_CFGR_HPRE_SYSCLK_DIV8</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="memitem:gab8246eb4443f6ad431f68e288c657c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__ahbpre.html#gab8246eb4443f6ad431f68e288c657c25">RCC_CFGR_HPRE_SYSCLK_DIV16</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="memitem:ga47d0a7e326c0acf2e2f834aa22e0faf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__ahbpre.html#ga47d0a7e326c0acf2e2f834aa22e0faf3">RCC_CFGR_HPRE_SYSCLK_DIV64</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="memitem:gaf008cd8819deee072bd97bf975e7d14a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__ahbpre.html#gaf008cd8819deee072bd97bf975e7d14a">RCC_CFGR_HPRE_SYSCLK_DIV128</a>&#160;&#160;&#160;0xd</td></tr>
<tr class="memitem:ga431e24972b5319db8aa2cac25bba73ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__ahbpre.html#ga431e24972b5319db8aa2cac25bba73ed">RCC_CFGR_HPRE_SYSCLK_DIV256</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="memitem:ga91a35a9a7294fbc6375cc53e35d544c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__ahbpre.html#ga91a35a9a7294fbc6375cc53e35d544c2">RCC_CFGR_HPRE_SYSCLK_DIV512</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="memitem:ga1b39857ee3bea562521b9dedee8de7a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga1b39857ee3bea562521b9dedee8de7a0">RCC_CFGR_SWS_SYSCLKSEL_HSICLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga3c892bf770b3b7c2b55bf1b6b9d9c35b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga3c892bf770b3b7c2b55bf1b6b9d9c35b">RCC_CFGR_SWS_SYSCLKSEL_HSECLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:gadcc8b3374113007079d1aafaaf896825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gadcc8b3374113007079d1aafaaf896825">RCC_CFGR_SWS_SYSCLKSEL_PLLCLK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:ga07284cd0c135bca6eb2c177f416e8d61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__scs.html#ga07284cd0c135bca6eb2c177f416e8d61">RCC_CFGR_SW_SYSCLKSEL_HSICLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:gad3d957694199b9ed8475d2470fa3ecff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__scs.html#gad3d957694199b9ed8475d2470fa3ecff">RCC_CFGR_SW_SYSCLKSEL_HSECLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga81ce757b20164fa21501b15fd91c9691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__scs.html#ga81ce757b20164fa21501b15fd91c9691">RCC_CFGR_SW_SYSCLKSEL_PLLCLK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="memitem:gaa2657f572e9f24f599f8fd9ec9453718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaa2657f572e9f24f599f8fd9ec9453718">RCC_CIR_PLL3RDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 22) /* (**) */</td></tr>
<tr class="memitem:gadc7fabc8e19c3085b93190142655ff28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gadc7fabc8e19c3085b93190142655ff28">RCC_CIR_PLL2RDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 21) /* (**) */</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:ga9459caf4aa04950627a7f9aace92d6c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga9459caf4aa04950627a7f9aace92d6c1">RCC_CIR_PLL3RDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 14) /* (**) */</td></tr>
<tr class="memitem:ga76d5216c09e764ecd88869ae06377351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga76d5216c09e764ecd88869ae06377351">RCC_CIR_PLL2RDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 13) /* (**) */</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="memitem:ga90cb7241f48c9caa1c569644b59e2e17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga90cb7241f48c9caa1c569644b59e2e17">RCC_CIR_PLL3RDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 6) /* (**) */</td></tr>
<tr class="memitem:gad77508f4113577c9cbdce5fc50cfcb9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad77508f4113577c9cbdce5fc50cfcb9d">RCC_CIR_PLL2RDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 5) /* (**) */</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga285db3fa6eae87b5e23595bed50216ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html#ga285db3fa6eae87b5e23595bed50216ae">RCC_APB2RSTR_ADC3RST</a>&#160;&#160;&#160;(1 &lt;&lt; 15) /* (XX) */</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memitem:gaa129b34dbaf6c5301f751410ab4668ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html#gaa129b34dbaf6c5301f751410ab4668ca">RCC_APB2RSTR_TIM8RST</a>&#160;&#160;&#160;(1 &lt;&lt; 13) /* (XX) */</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:ga080ce46887825380c2c3aa902f31c3ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html#ga080ce46887825380c2c3aa902f31c3ae">RCC_APB2RSTR_ADC2RST</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memitem:ga7b818d0d9747621c936ad16c93a4956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:ga5909d3306f632f4f3fcaa1d3319b3506"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html#ga5909d3306f632f4f3fcaa1d3319b3506">RCC_APB2RSTR_IOPGRST</a>&#160;&#160;&#160;(1 &lt;&lt; 8)  /* (XX) */</td></tr>
<tr class="memitem:gaeaf521ea67482ea73540f02db44d2f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html#gaeaf521ea67482ea73540f02db44d2f0e">RCC_APB2RSTR_IOPFRST</a>&#160;&#160;&#160;(1 &lt;&lt; 7)  /* (XX) */</td></tr>
<tr class="memitem:ga881a72d9654ea036eabb104279b8d5e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html#ga881a72d9654ea036eabb104279b8d5e8">RCC_APB2RSTR_IOPERST</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memitem:ga206daa5c302d774247f217d6eec788df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html#ga206daa5c302d774247f217d6eec788df">RCC_APB2RSTR_IOPDRST</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:ga2db2325306703e2f20b6ea2658b79ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html#ga2db2325306703e2f20b6ea2658b79ae9">RCC_APB2RSTR_IOPCRST</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga86b613f6af828f006926a59d2000c4d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html#ga86b613f6af828f006926a59d2000c4d8">RCC_APB2RSTR_IOPBRST</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:ga364c5d4966543fe7fa3ef02e1d6c9bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html#ga364c5d4966543fe7fa3ef02e1d6c9bde">RCC_APB2RSTR_IOPARST</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga54c01f7eac4d00d2011162116931a165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html#ga54c01f7eac4d00d2011162116931a165">RCC_APB2RSTR_AFIORST</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga7fb9c125237cfe5b6436ca795e7f3564">RCC_APB1RSTR_DACRST</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="memitem:ga3d90a520513e93163dd96058874ba7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga3d90a520513e93163dd96058874ba7b0">RCC_APB1RSTR_BKPRST</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="memitem:ga86b5d7042e23d54c7ecfcef2fbedad6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga86b5d7042e23d54c7ecfcef2fbedad6e">RCC_APB1RSTR_CAN2RST</a>&#160;&#160;&#160;(1 &lt;&lt; 26) /* (**) */</td></tr>
<tr class="memitem:ga23f9a8bfc02baedd992d13e489234242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga23f9a8bfc02baedd992d13e489234242">RCC_APB1RSTR_CAN1RST</a>&#160;&#160;&#160;(1 &lt;&lt; 25) /* (**) */</td></tr>
<tr class="memitem:gabc9931aa7274a24666d5f7c45f77849e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#gabc9931aa7274a24666d5f7c45f77849e">RCC_APB1RSTR_CANRST</a>&#160;&#160;&#160;(1 &lt;&lt; 25) /* (XX) Alias for CAN1RST */</td></tr>
<tr class="memitem:ga51baa4f973f66eb9781d690fa061f97f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>&#160;&#160;&#160;(1 &lt;&lt; 23) /* (XX) */</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="memitem:ga5e4d54359192c58725e5ece2b539f8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga5e4d54359192c58725e5ece2b539f8ee">RCC_APB1RSTR_UART5RST</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="memitem:ga0802e99fa9eb9388393af3135ca2cb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga0802e99fa9eb9388393af3135ca2cb2b">RCC_APB1RSTR_UART4RST</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="memitem:ga766478ebdcbb647eb3f32962543bd194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga766478ebdcbb647eb3f32962543bd194">RCC_APB1RSTR_USART3RST</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="memitem:ga261e0f1b39cd1cab41ec6bf40c21867b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga40b1d355ee76ad9a044ad37f1629e760">RCC_APB1RSTR_TIM7RST</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:ga8d64bd82cf47a209afebc7d663e28383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga8d64bd82cf47a209afebc7d663e28383">RCC_APB1RSTR_TIM6RST</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:ga6a720364de988965b6d2f91ed6519570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga4e2f43c535bca0663f0c57d39f14aff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#ga4e2f43c535bca0663f0c57d39f14aff0">RCC_AHBENR_ETHMACENRX</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:ga7835a40cb1b699408007dcfd9c306d43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#ga7835a40cb1b699408007dcfd9c306d43">RCC_AHBENR_ETHMACENTX</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memitem:ga006485a3b0e4397f8e8b4218de5bdfb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#ga006485a3b0e4397f8e8b4218de5bdfb3">RCC_AHBENR_ETHMACEN</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memitem:ga677cdffa3a621f009cea9b073417fbd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#ga677cdffa3a621f009cea9b073417fbd5">RCC_AHBENR_OTGFSEN</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:gaaedfef4e0ebcbd9d052b33bb496801f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#gaaedfef4e0ebcbd9d052b33bb496801f4">RCC_AHBENR_SDIOEN</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memitem:gaa9cb07b151b9ea4c8e34f2af743ee0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#gaa9cb07b151b9ea4c8e34f2af743ee0ea">RCC_AHBENR_FSMCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="memitem:gade3ee302bf659a2bfbf75e1a00630242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memitem:ga67a12de126652d191a1bc2c114c3395a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga295a704767cb94ee624cbc4dd4c4cd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga5c1919d23da5027f6d44fda6963fc984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#ga5c1919d23da5027f6d44fda6963fc984">RCC_AHBENR_DMA2EN</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga5df23f931ddad97274ce7e2050b90a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#ga5df23f931ddad97274ce7e2050b90a5a">RCC_APB2ENR_ADC3EN</a>&#160;&#160;&#160;(1 &lt;&lt; 15) /* (XX) */</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memitem:ga3669393b3538bc4543184d4bccd0b292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#ga3669393b3538bc4543184d4bccd0b292">RCC_APB2ENR_TIM8EN</a>&#160;&#160;&#160;(1 &lt;&lt; 13) /* (XX) */</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga25852ad4ebc09edc724814de967816bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:ga11a9732e1cef24f107e815caecdbb445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#ga11a9732e1cef24f107e815caecdbb445">RCC_APB2ENR_ADC2EN</a>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="memitem:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="memitem:ga3456ae618be58c593cff70c4b04e15cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#ga3456ae618be58c593cff70c4b04e15cc">RCC_APB2ENR_IOPGEN</a>&#160;&#160;&#160;(1 &lt;&lt; 8)  /* (XX) */</td></tr>
<tr class="memitem:ga362395fa4b2b8375717f4bf521411596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#ga362395fa4b2b8375717f4bf521411596">RCC_APB2ENR_IOPFEN</a>&#160;&#160;&#160;(1 &lt;&lt; 7)  /* (XX) */</td></tr>
<tr class="memitem:gae6193d7181f2f19656f08d40182b6f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#gae6193d7181f2f19656f08d40182b6f9d">RCC_APB2ENR_IOPEEN</a>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="memitem:ga778a0ac70714122cf143a6b7b275cc83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#ga778a0ac70714122cf143a6b7b275cc83">RCC_APB2ENR_IOPDEN</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:ga443ef1518a62fa7ecee3f1386b545d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#ga443ef1518a62fa7ecee3f1386b545d8c">RCC_APB2ENR_IOPCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:gaa9ba85777143e752841c2e6a6977deb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#gaa9ba85777143e752841c2e6a6977deb9">RCC_APB2ENR_IOPBEN</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:gad7b860fbeb386425bd7d4ef00ce17c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#gad7b860fbeb386425bd7d4ef00ce17c27">RCC_APB2ENR_IOPAEN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:gaf67d9fc402ce254dd914525bee7361a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html#gaf67d9fc402ce254dd914525bee7361a6">RCC_APB2ENR_AFIOEN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga087968e2786321fb8645c46b22eea132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga087968e2786321fb8645c46b22eea132">RCC_APB1ENR_DACEN</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="memitem:gad32a0efcb7062b8ffbf77865951d2a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gad32a0efcb7062b8ffbf77865951d2a54">RCC_APB1ENR_BKPEN</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="memitem:gae64f792b7a3401cff4d95e31d3867422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gae64f792b7a3401cff4d95e31d3867422">RCC_APB1ENR_CAN2EN</a>&#160;&#160;&#160;(1 &lt;&lt; 26) /* (**) */</td></tr>
<tr class="memitem:ga66b5172158cf0170d29091064ea63a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga66b5172158cf0170d29091064ea63a29">RCC_APB1ENR_CAN1EN</a>&#160;&#160;&#160;(1 &lt;&lt; 25) /* (**) */</td></tr>
<tr class="memitem:gad447a7fe0f4949f283ea5617eb0535f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gad447a7fe0f4949f283ea5617eb0535f7">RCC_APB1ENR_CANEN</a>&#160;&#160;&#160;(1 &lt;&lt; 25) /* (XX) Alias for CAN1EN */</td></tr>
<tr class="memitem:ga563ec3f13e60adc91bc8741c5cc8184f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>&#160;&#160;&#160;(1 &lt;&lt; 23) /* (XX) */</td></tr>
<tr class="memitem:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="memitem:ga24a9eea153892405f53007f521efee2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga24a9eea153892405f53007f521efee2e">RCC_APB1ENR_UART5EN</a>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="memitem:gae6b0fe571aa29ed30389f87bdbf37b46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gae6b0fe571aa29ed30389f87bdbf37b46">RCC_APB1ENR_UART4EN</a>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="memitem:ga8033e0312aea02ae7eb2d57da13e8298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga8033e0312aea02ae7eb2d57da13e8298">RCC_APB1ENR_USART3EN</a>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="memitem:gab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="memitem:ga8757f8d1e1ff1447e08e5abea4615083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memitem:gafdce64692c44bf95efbf2fed054e59be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="memitem:gab595fbaf4167297d8fe2825e41f41990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gab595fbaf4167297d8fe2825e41f41990">RCC_APB1ENR_TIM7EN</a>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="memitem:gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gafb0279b1f0ff35c2df728d9653cabc0c">RCC_APB1ENR_TIM6EN</a>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="memitem:ga49abbbc8fd297c544df2d337b28f80e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="memitem:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:gae6caf96e98f5b8370a29838633ed0dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbrstr__rst.html#gae6caf96e98f5b8370a29838633ed0dc6">RCC_AHBRSTR_ETHMACRST</a>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="memitem:ga8d960c28bc23ce16f69b65c4862ad5e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbrstr__rst.html#ga8d960c28bc23ce16f69b65c4862ad5e8">RCC_AHBRSTR_OTGFSRST</a>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="memitem:ga688695acc883e66c30c3c38f6131c796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga688695acc883e66c30c3c38f6131c796">RCC_CFGR2_I2S3SRC_SYSCLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga415eaff0e448cde7adfb7c1014711862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga415eaff0e448cde7adfb7c1014711862">RCC_CFGR2_I2S3SRC_PLL3_VCO_CLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga9e24c3d1ff8857bd2dd21302eb228c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga9e24c3d1ff8857bd2dd21302eb228c47">RCC_CFGR2_I2S2SRC_SYSCLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga84741a7e4d0d974e1fbb80718dee378d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga84741a7e4d0d974e1fbb80718dee378d">RCC_CFGR2_I2S2SRC_PLL3_VCO_CLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga1dfd5260c132d0d85e06be0cda8b6996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga1dfd5260c132d0d85e06be0cda8b6996">RCC_CFGR2_PREDIV1SRC_HSE_CLK</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga017674a2614bb741ddf187bbf6ebbb5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga017674a2614bb741ddf187bbf6ebbb5f">RCC_CFGR2_PREDIV1SRC_PLL2_CLK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga80323743f310bf9836ef1374a0e47425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga80323743f310bf9836ef1374a0e47425">RCC_CFGR2_PLL2MUL</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga02260a8205d4b876dcef7fb57569b6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga02260a8205d4b876dcef7fb57569b6e6">RCC_CFGR2_PREDIV2</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga29c2e4e6138d343351d8d234178b407b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga29c2e4e6138d343351d8d234178b407b">RCC_CFGR2_PREDIV1</a>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="memitem:ga78f06a7233454e784fd122fe24a0f6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga78f06a7233454e784fd122fe24a0f6d7">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL8</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:ga3ac4a0d55d9114dff5b5c194334849d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga3ac4a0d55d9114dff5b5c194334849d6">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL9</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:gaa29ea494093701ee7f9e266ea02f82b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaa29ea494093701ee7f9e266ea02f82b4">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL10</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memitem:ga151d395e54ca4ef56d63e68aa1af4d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga151d395e54ca4ef56d63e68aa1af4d5b">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL11</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="memitem:ga7f1369a578c72e31c63b447ad3375d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga7f1369a578c72e31c63b447ad3375d53">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL12</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="memitem:gad3e9845f7508f743092922937c586eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad3e9845f7508f743092922937c586eaf">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL13</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="memitem:gad17c84d82ccfb1231af5a8e58510ad7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad17c84d82ccfb1231af5a8e58510ad7b">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL14</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="memitem:gacc13de3bb440446de2697a12f2ae602a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gacc13de3bb440446de2697a12f2ae602a">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL16</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="memitem:ga59542e4de3b134396f847aa7255d11fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga59542e4de3b134396f847aa7255d11fe">RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL20</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="memitem:ga1195141f8cc44ef3f2b61c1e6208feff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga1195141f8cc44ef3f2b61c1e6208feff">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:ga61d62046329e0e6f39de67874d0f2b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga61d62046329e0e6f39de67874d0f2b80">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL9</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:ga96e5ea3a79529110cf002929fb61593d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga96e5ea3a79529110cf002929fb61593d">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL10</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memitem:gaffb5109f7eba9988568e5047a6c16720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaffb5109f7eba9988568e5047a6c16720">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL11</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="memitem:ga15ff4e94a07086cf706b6d160ebcd130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga15ff4e94a07086cf706b6d160ebcd130">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL12</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="memitem:gae489a738b93f2b17edce892834cf5c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gae489a738b93f2b17edce892834cf5c71">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL13</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="memitem:gaa053ec389f053d2b980a037b0450e997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaa053ec389f053d2b980a037b0450e997">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL14</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="memitem:ga9188dab3a5e82734ea75888c4be08223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga9188dab3a5e82734ea75888c4be08223">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL16</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="memitem:gae88afcd043f6ae31d055b0e862a10adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gae88afcd043f6ae31d055b0e862a10adc">RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL20</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="memitem:ga8a587751e0aa065d5cc0597ddafcbe2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga8a587751e0aa065d5cc0597ddafcbe2f">RCC_CFGR2_PREDIV_NODIV</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga8beaa356ccf238b4f9d8ef61dbeae7b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga8beaa356ccf238b4f9d8ef61dbeae7b1">RCC_CFGR2_PREDIV_DIV2</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga554c3890138f4fabc86af31ec7508f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga554c3890138f4fabc86af31ec7508f26">RCC_CFGR2_PREDIV_DIV3</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:ga03989668fed9fe564f60fb13cfcae681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga03989668fed9fe564f60fb13cfcae681">RCC_CFGR2_PREDIV_DIV4</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:ga51d5a6f6ad3d9865ed8b6ab562c254d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga51d5a6f6ad3d9865ed8b6ab562c254d0">RCC_CFGR2_PREDIV_DIV5</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:gad76c4165380e49e9d9784e7bf5fab1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad76c4165380e49e9d9784e7bf5fab1b6">RCC_CFGR2_PREDIV_DIV6</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:gaa63b565a6b48cee1ea49a0be9f2f9185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaa63b565a6b48cee1ea49a0be9f2f9185">RCC_CFGR2_PREDIV_DIV7</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:ga25aec8f8ebb84c4716db308dc179339b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga25aec8f8ebb84c4716db308dc179339b">RCC_CFGR2_PREDIV_DIV8</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:ga97a9c6bb08a63295636119df733d0f9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga97a9c6bb08a63295636119df733d0f9f">RCC_CFGR2_PREDIV_DIV9</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memitem:ga2b94190a5066c1679c7d82c652536445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga2b94190a5066c1679c7d82c652536445">RCC_CFGR2_PREDIV_DIV10</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="memitem:gac9932904c30e68bb7b52cea28cbeae69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gac9932904c30e68bb7b52cea28cbeae69">RCC_CFGR2_PREDIV_DIV11</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="memitem:ga5402db0b8522c06ce3e1ff6813a508f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga5402db0b8522c06ce3e1ff6813a508f0">RCC_CFGR2_PREDIV_DIV12</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="memitem:gae35fc61c8c5b86c6b1d484a132bb3e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gae35fc61c8c5b86c6b1d484a132bb3e45">RCC_CFGR2_PREDIV_DIV13</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="memitem:ga7d58f429410f5aaa9475a3a4b63492bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga7d58f429410f5aaa9475a3a4b63492bc">RCC_CFGR2_PREDIV_DIV14</a>&#160;&#160;&#160;0xd</td></tr>
<tr class="memitem:ga579a0cc7dcca708fef65e3217c55666e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga579a0cc7dcca708fef65e3217c55666e">RCC_CFGR2_PREDIV_DIV15</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="memitem:ga95d845a26c3d1e98a883e6e1007c401e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga95d845a26c3d1e98a883e6e1007c401e">RCC_CFGR2_PREDIV_DIV16</a>&#160;&#160;&#160;0xf</td></tr>
<tr class="memitem:ga25973f81620adc104dc81c726fd6e7cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga25973f81620adc104dc81c726fd6e7cb">RCC_CFGR2_PREDIV2_NODIV</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="memitem:ga1713c33cac3cbbb7db662565b5522f66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga1713c33cac3cbbb7db662565b5522f66">RCC_CFGR2_PREDIV2_DIV2</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memitem:ga4fe9c72ed41134d0949fa8dff900ab9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga4fe9c72ed41134d0949fa8dff900ab9a">RCC_CFGR2_PREDIV2_DIV3</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memitem:gaeced6d5efa836ce65a07118e5b4ddece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaeced6d5efa836ce65a07118e5b4ddece">RCC_CFGR2_PREDIV2_DIV4</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memitem:gabf21dbdc54c80f40bcf9f9c7ed3563e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gabf21dbdc54c80f40bcf9f9c7ed3563e9">RCC_CFGR2_PREDIV2_DIV5</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memitem:ga4fe5ecac82418c2b93632986669d6ba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga4fe5ecac82418c2b93632986669d6ba2">RCC_CFGR2_PREDIV2_DIV6</a>&#160;&#160;&#160;0x5</td></tr>
<tr class="memitem:gadc4a6cac4e28b2031391f57954894399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gadc4a6cac4e28b2031391f57954894399">RCC_CFGR2_PREDIV2_DIV7</a>&#160;&#160;&#160;0x6</td></tr>
<tr class="memitem:ga44fab2ce7085f913ab04a5b8bdd2b201"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga44fab2ce7085f913ab04a5b8bdd2b201">RCC_CFGR2_PREDIV2_DIV8</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memitem:ga091cc112601a0cc5500f1f1a2e8936a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga091cc112601a0cc5500f1f1a2e8936a7">RCC_CFGR2_PREDIV2_DIV9</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memitem:gac11c72c60ca011844875b4be8f1085f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gac11c72c60ca011844875b4be8f1085f0">RCC_CFGR2_PREDIV2_DIV10</a>&#160;&#160;&#160;0x9</td></tr>
<tr class="memitem:ga64511610b9e7d177503c09a075ba566d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga64511610b9e7d177503c09a075ba566d">RCC_CFGR2_PREDIV2_DIV11</a>&#160;&#160;&#160;0xa</td></tr>
<tr class="memitem:gaf0f9dbdba62c75e8162072d64037aa50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaf0f9dbdba62c75e8162072d64037aa50">RCC_CFGR2_PREDIV2_DIV12</a>&#160;&#160;&#160;0xb</td></tr>
<tr class="memitem:gac3ba9062bdaa5dacac8c28a949db7017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gac3ba9062bdaa5dacac8c28a949db7017">RCC_CFGR2_PREDIV2_DIV13</a>&#160;&#160;&#160;0xc</td></tr>
<tr class="memitem:gad6aee9f108e92eaded7f71910a13e3a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gad6aee9f108e92eaded7f71910a13e3a9">RCC_CFGR2_PREDIV2_DIV14</a>&#160;&#160;&#160;0xd</td></tr>
<tr class="memitem:gabc0dc66cb6f2e90143262de87c6ecd63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gabc0dc66cb6f2e90143262de87c6ecd63">RCC_CFGR2_PREDIV2_DIV15</a>&#160;&#160;&#160;0xe</td></tr>
<tr class="memitem:ga60a0120fe28c17e84b20bf25b269a838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga60a0120fe28c17e84b20bf25b269a838">RCC_CFGR2_PREDIV2_DIV16</a>&#160;&#160;&#160;0xf</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaf2418102b7993f2a6f0060e1efdca823"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> { <br/>
&#160;&#160;<a class="el" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a5c7fe827c28117f11dd14f9197d7d5a2">PLL</a>, 
<a class="el" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a98d505f310a7a1e3a1cb888397e8b456">PLL2</a>, 
<a class="el" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a2be1996c2c7e2cdf1e614e4f9a18f10c">PLL3</a>, 
<a class="el" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823a744bf841212e605b891f8ced6e20eb43">HSE</a>, 
<br/>
&#160;&#160;<a class="el" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aae2bb333077d91b3c2aa75978f89e084">HSI</a>, 
<a class="el" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823aa07a47bdd221bde7ab7f08d41c03de40">LSE</a>, 
<a class="el" href="group__STM32F1xx__rcc__defines.html#ggaf2418102b7993f2a6f0060e1efdca823ac59b221b111954833c988555d5972f88">LSI</a>
<br/>
 }</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gafb2280aff17e5e44119435da2aec144d"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#acd011fce71bdd0f1884aa638d921487a">BEGIN_DECLS</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gafb2280aff17e5e44119435da2aec144d">rcc_osc_ready_int_clear</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:gafb2280aff17e5e44119435da2aec144d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Oscillator Ready Interrupt Flag.  <a href="group__STM32F1xx__rcc__defines.html#gafb2280aff17e5e44119435da2aec144d"></a><br/></td></tr>
<tr class="memitem:ga147836b03e1dd972e365ce0732818078"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga147836b03e1dd972e365ce0732818078">rcc_osc_ready_int_enable</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:ga147836b03e1dd972e365ce0732818078"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Oscillator Ready Interrupt.  <a href="group__STM32F1xx__rcc__defines.html#ga147836b03e1dd972e365ce0732818078"></a><br/></td></tr>
<tr class="memitem:gab6ebab9be1d0f9fe163a4d8dd88f6522"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gab6ebab9be1d0f9fe163a4d8dd88f6522">rcc_osc_ready_int_disable</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:gab6ebab9be1d0f9fe163a4d8dd88f6522"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Oscillator Ready Interrupt.  <a href="group__STM32F1xx__rcc__defines.html#gab6ebab9be1d0f9fe163a4d8dd88f6522"></a><br/></td></tr>
<tr class="memitem:gab01089842913b18e3df6e0e3ec89fd71"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gab01089842913b18e3df6e0e3ec89fd71">rcc_osc_ready_int_flag</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:gab01089842913b18e3df6e0e3ec89fd71"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Oscillator Ready Interrupt Flag.  <a href="group__STM32F1xx__rcc__defines.html#gab01089842913b18e3df6e0e3ec89fd71"></a><br/></td></tr>
<tr class="memitem:gab1b45443e00d0774628de632257ba9f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a> (void)</td></tr>
<tr class="memdesc:gab1b45443e00d0774628de632257ba9f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Clock Security System Interrupt Flag.  <a href="group__STM32F1xx__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4"></a><br/></td></tr>
<tr class="memitem:ga0d3d34d807e0934127960914833a1b4d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a> (void)</td></tr>
<tr class="memdesc:ga0d3d34d807e0934127960914833a1b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Clock Security System Interrupt Flag.  <a href="group__STM32F1xx__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d"></a><br/></td></tr>
<tr class="memitem:ga0f9fac6ac510e119aebe5f62c53f073a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga0f9fac6ac510e119aebe5f62c53f073a">rcc_wait_for_osc_ready</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:ga0f9fac6ac510e119aebe5f62c53f073a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Wait for Oscillator Ready.  <a href="group__STM32F1xx__rcc__defines.html#ga0f9fac6ac510e119aebe5f62c53f073a"></a><br/></td></tr>
<tr class="memitem:ga8dbd64d58e019803bf109609203d1afd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga8dbd64d58e019803bf109609203d1afd">rcc_osc_on</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:ga8dbd64d58e019803bf109609203d1afd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn on an Oscillator.  <a href="group__STM32F1xx__rcc__defines.html#ga8dbd64d58e019803bf109609203d1afd"></a><br/></td></tr>
<tr class="memitem:ga5f5d6161e92d2708ee1e2d0517c10c28"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga5f5d6161e92d2708ee1e2d0517c10c28">rcc_osc_off</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:ga5f5d6161e92d2708ee1e2d0517c10c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn off an Oscillator.  <a href="group__STM32F1xx__rcc__defines.html#ga5f5d6161e92d2708ee1e2d0517c10c28"></a><br/></td></tr>
<tr class="memitem:gaddb943f9f25dc2df52890c90d468f373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a> (void)</td></tr>
<tr class="memdesc:gaddb943f9f25dc2df52890c90d468f373"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Clock Security System.  <a href="group__STM32F1xx__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373"></a><br/></td></tr>
<tr class="memitem:ga2297cce07d5113023bf8eff03fc62c66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a> (void)</td></tr>
<tr class="memdesc:ga2297cce07d5113023bf8eff03fc62c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Clock Security System.  <a href="group__STM32F1xx__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66"></a><br/></td></tr>
<tr class="memitem:gac677415398035d6a65da1650789243ce"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gac677415398035d6a65da1650789243ce">rcc_set_mco</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> mcosrc)</td></tr>
<tr class="memitem:ga3e144ef62bd737fe6cab45eddec41da3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga3e144ef62bd737fe6cab45eddec41da3">rcc_osc_bypass_enable</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:ga3e144ef62bd737fe6cab45eddec41da3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Bypass.  <a href="group__STM32F1xx__rcc__defines.html#ga3e144ef62bd737fe6cab45eddec41da3"></a><br/></td></tr>
<tr class="memitem:ga9152b74c16322ae76cec62ef93403916"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga9152b74c16322ae76cec62ef93403916">rcc_osc_bypass_disable</a> (<a class="el" href="group__STM32F1xx__rcc__defines.html#gaf2418102b7993f2a6f0060e1efdca823">osc_t</a> osc)</td></tr>
<tr class="memdesc:ga9152b74c16322ae76cec62ef93403916"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Bypass.  <a href="group__STM32F1xx__rcc__defines.html#ga9152b74c16322ae76cec62ef93403916"></a><br/></td></tr>
<tr class="memitem:ga3b3e26e0374ad984ec7c442b738a8cd2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga3b3e26e0374ad984ec7c442b738a8cd2">rcc_peripheral_enable_clock</a> (volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *reg, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> en)</td></tr>
<tr class="memdesc:ga3b3e26e0374ad984ec7c442b738a8cd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Peripheral Clocks.  <a href="group__STM32F1xx__rcc__defines.html#ga3b3e26e0374ad984ec7c442b738a8cd2"></a><br/></td></tr>
<tr class="memitem:ga20b04813e5b27577fe2ef013a8337eee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga20b04813e5b27577fe2ef013a8337eee">rcc_peripheral_disable_clock</a> (volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *reg, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> en)</td></tr>
<tr class="memdesc:ga20b04813e5b27577fe2ef013a8337eee"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Peripheral Clocks.  <a href="group__STM32F1xx__rcc__defines.html#ga20b04813e5b27577fe2ef013a8337eee"></a><br/></td></tr>
<tr class="memitem:ga076c5e84cf8bf9293559648e72b0a04f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga076c5e84cf8bf9293559648e72b0a04f">rcc_peripheral_reset</a> (volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *reg, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> reset)</td></tr>
<tr class="memdesc:ga076c5e84cf8bf9293559648e72b0a04f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset Peripherals.  <a href="group__STM32F1xx__rcc__defines.html#ga076c5e84cf8bf9293559648e72b0a04f"></a><br/></td></tr>
<tr class="memitem:ga6f657d65ef6704cf3fdc8a78b0a042a8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga6f657d65ef6704cf3fdc8a78b0a042a8">rcc_peripheral_clear_reset</a> (volatile <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> *reg, <a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> clear_reset)</td></tr>
<tr class="memdesc:ga6f657d65ef6704cf3fdc8a78b0a042a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Remove Reset on Peripherals.  <a href="group__STM32F1xx__rcc__defines.html#ga6f657d65ef6704cf3fdc8a78b0a042a8"></a><br/></td></tr>
<tr class="memitem:ga3edbf52144a86a1b8292b3e21e3959d7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga3edbf52144a86a1b8292b3e21e3959d7">rcc_set_sysclk_source</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> clk)</td></tr>
<tr class="memdesc:ga3edbf52144a86a1b8292b3e21e3959d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the Source for the System Clock.  <a href="group__STM32F1xx__rcc__defines.html#ga3edbf52144a86a1b8292b3e21e3959d7"></a><br/></td></tr>
<tr class="memitem:gac4e29905a035f775bae9d4273c3767af"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gac4e29905a035f775bae9d4273c3767af">rcc_set_pll_multiplication_factor</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> mul)</td></tr>
<tr class="memdesc:gac4e29905a035f775bae9d4273c3767af"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Multiplication Factor.  <a href="group__STM32F1xx__rcc__defines.html#gac4e29905a035f775bae9d4273c3767af"></a><br/></td></tr>
<tr class="memitem:ga592aefe9e6864f9b5f3872006b05dc7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga592aefe9e6864f9b5f3872006b05dc7e">rcc_set_pll2_multiplication_factor</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> mul)</td></tr>
<tr class="memdesc:ga592aefe9e6864f9b5f3872006b05dc7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL2 Multiplication Factor.  <a href="group__STM32F1xx__rcc__defines.html#ga592aefe9e6864f9b5f3872006b05dc7e"></a><br/></td></tr>
<tr class="memitem:ga94cea07a3bb5a95bbbaf3de4b7a8a23c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga94cea07a3bb5a95bbbaf3de4b7a8a23c">rcc_set_pll3_multiplication_factor</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> mul)</td></tr>
<tr class="memdesc:ga94cea07a3bb5a95bbbaf3de4b7a8a23c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL3 Multiplication Factor.  <a href="group__STM32F1xx__rcc__defines.html#ga94cea07a3bb5a95bbbaf3de4b7a8a23c"></a><br/></td></tr>
<tr class="memitem:ga2c3543cb0fc5e01678bb6d5bae1a51a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga2c3543cb0fc5e01678bb6d5bae1a51a1">rcc_set_pll_source</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> pllsrc)</td></tr>
<tr class="memdesc:ga2c3543cb0fc5e01678bb6d5bae1a51a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Clock Source.  <a href="group__STM32F1xx__rcc__defines.html#ga2c3543cb0fc5e01678bb6d5bae1a51a1"></a><br/></td></tr>
<tr class="memitem:ga41ac1b6752615c234079c76a23a99989"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga41ac1b6752615c234079c76a23a99989">rcc_set_pllxtpre</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> pllxtpre)</td></tr>
<tr class="memdesc:ga41ac1b6752615c234079c76a23a99989"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the HSE Frequency Divider used as PLL Clock Source.  <a href="group__STM32F1xx__rcc__defines.html#ga41ac1b6752615c234079c76a23a99989"></a><br/></td></tr>
<tr class="memitem:gab59dc079275228143e1c8922c2b124d2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gab59dc079275228143e1c8922c2b124d2">rcc_set_adcpre</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> adcpre)</td></tr>
<tr class="memdesc:gab59dc079275228143e1c8922c2b124d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Setup the A/D Clock.  <a href="group__STM32F1xx__rcc__defines.html#gab59dc079275228143e1c8922c2b124d2"></a><br/></td></tr>
<tr class="memitem:ga411748dd9a8a99b746e802af6b448763"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga411748dd9a8a99b746e802af6b448763">rcc_set_ppre2</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> ppre2)</td></tr>
<tr class="memdesc:ga411748dd9a8a99b746e802af6b448763"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB2 Prescale Factor.  <a href="group__STM32F1xx__rcc__defines.html#ga411748dd9a8a99b746e802af6b448763"></a><br/></td></tr>
<tr class="memitem:ga8cb53f3681507b9819229b24bd3417cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga8cb53f3681507b9819229b24bd3417cd">rcc_set_ppre1</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> ppre1)</td></tr>
<tr class="memdesc:ga8cb53f3681507b9819229b24bd3417cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB1 Prescale Factor.  <a href="group__STM32F1xx__rcc__defines.html#ga8cb53f3681507b9819229b24bd3417cd"></a><br/></td></tr>
<tr class="memitem:ga587f5be40f38a0bf0418ae4125129dc0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga587f5be40f38a0bf0418ae4125129dc0">rcc_set_hpre</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> hpre)</td></tr>
<tr class="memdesc:ga587f5be40f38a0bf0418ae4125129dc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the AHB Prescale Factor.  <a href="group__STM32F1xx__rcc__defines.html#ga587f5be40f38a0bf0418ae4125129dc0"></a><br/></td></tr>
<tr class="memitem:gaa57d9566802a3e2df024cb679df1e990"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaa57d9566802a3e2df024cb679df1e990">rcc_set_usbpre</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> usbpre)</td></tr>
<tr class="memdesc:gaa57d9566802a3e2df024cb679df1e990"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the USB Prescale Factor.  <a href="group__STM32F1xx__rcc__defines.html#gaa57d9566802a3e2df024cb679df1e990"></a><br/></td></tr>
<tr class="memitem:ga404b3270910c8bf40125728b25b5f30a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga404b3270910c8bf40125728b25b5f30a">rcc_set_prediv1</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> prediv)</td></tr>
<tr class="memitem:ga62f650e3f349ef9b12b56e1964ac31ac"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga62f650e3f349ef9b12b56e1964ac31ac">rcc_set_prediv2</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> prediv)</td></tr>
<tr class="memitem:ga28b46eb99d3eaf3602229f378f874a66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga28b46eb99d3eaf3602229f378f874a66">rcc_set_prediv1_source</a> (<a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a> rccsrc)</td></tr>
<tr class="memitem:ga02ae4c7c3c5566f2d92738177d8f6367"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga02ae4c7c3c5566f2d92738177d8f6367">rcc_system_clock_source</a> (void)</td></tr>
<tr class="memdesc:ga02ae4c7c3c5566f2d92738177d8f6367"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Get the System Clock Source.  <a href="group__STM32F1xx__rcc__defines.html#ga02ae4c7c3c5566f2d92738177d8f6367"></a><br/></td></tr>
<tr class="memitem:gae75d09f5953c113b10c266937e0d36a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gae75d09f5953c113b10c266937e0d36a7">rcc_clock_setup_in_hsi_out_64mhz</a> (void)</td></tr>
<tr class="memdesc:gae75d09f5953c113b10c266937e0d36a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 64MHz from HSI.  <a href="group__STM32F1xx__rcc__defines.html#gae75d09f5953c113b10c266937e0d36a7"></a><br/></td></tr>
<tr class="memitem:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gadd6354a9a1404b23b5baa00b51b03cc2">rcc_clock_setup_in_hsi_out_48mhz</a> (void)</td></tr>
<tr class="memdesc:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 48MHz from HSI.  <a href="group__STM32F1xx__rcc__defines.html#gadd6354a9a1404b23b5baa00b51b03cc2"></a><br/></td></tr>
<tr class="memitem:ga63c14a3f3ed2799c6ad21564f97d0e99"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga63c14a3f3ed2799c6ad21564f97d0e99">rcc_clock_setup_in_hsi_out_24mhz</a> (void)</td></tr>
<tr class="memdesc:ga63c14a3f3ed2799c6ad21564f97d0e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSI.  <a href="group__STM32F1xx__rcc__defines.html#ga63c14a3f3ed2799c6ad21564f97d0e99"></a><br/></td></tr>
<tr class="memitem:ga2a1d0a3e6272c2268ed5b560fb37262c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga2a1d0a3e6272c2268ed5b560fb37262c">rcc_clock_setup_in_hse_8mhz_out_24mhz</a> (void)</td></tr>
<tr class="memdesc:ga2a1d0a3e6272c2268ed5b560fb37262c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSE at 8MHz.  <a href="group__STM32F1xx__rcc__defines.html#ga2a1d0a3e6272c2268ed5b560fb37262c"></a><br/></td></tr>
<tr class="memitem:ga7de5e411afdd8f22d01d91613acfc844"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga7de5e411afdd8f22d01d91613acfc844">rcc_clock_setup_in_hse_8mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:ga7de5e411afdd8f22d01d91613acfc844"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 72MHz from HSE at 8MHz.  <a href="group__STM32F1xx__rcc__defines.html#ga7de5e411afdd8f22d01d91613acfc844"></a><br/></td></tr>
<tr class="memitem:gae6012c8bf33f8cfa406a37ef88e9a47b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gae6012c8bf33f8cfa406a37ef88e9a47b">rcc_clock_setup_in_hse_12mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gae6012c8bf33f8cfa406a37ef88e9a47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSE at 12MHz.  <a href="group__STM32F1xx__rcc__defines.html#gae6012c8bf33f8cfa406a37ef88e9a47b"></a><br/></td></tr>
<tr class="memitem:gaec148e144431957a5a0dff4d3ce581b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaec148e144431957a5a0dff4d3ce581b1">rcc_clock_setup_in_hse_16mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gaec148e144431957a5a0dff4d3ce581b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSE at 16MHz.  <a href="group__STM32F1xx__rcc__defines.html#gaec148e144431957a5a0dff4d3ce581b1"></a><br/></td></tr>
<tr class="memitem:gae61f5759a5cbcd628e873e951ade7f1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gae61f5759a5cbcd628e873e951ade7f1b">rcc_clock_setup_in_hse_25mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gae61f5759a5cbcd628e873e951ade7f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 72MHz from HSE at 25MHz.  <a href="group__STM32F1xx__rcc__defines.html#gae61f5759a5cbcd628e873e951ade7f1b"></a><br/></td></tr>
<tr class="memitem:gaa02e63deae78644c393004fb900fe584"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a> (void)</td></tr>
<tr class="memdesc:gaa02e63deae78644c393004fb900fe584"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset the backup domain.  <a href="group__STM32F1xx__rcc__defines.html#gaa02e63deae78644c393004fb900fe584"></a><br/></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:ga2ef92a5b2a7fffd75a80adb496391c8c"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga2ef92a5b2a7fffd75a80adb496391c8c">rcc_ppre1_frequency</a></td></tr>
<tr class="memdesc:ga2ef92a5b2a7fffd75a80adb496391c8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default ppre1 peripheral clock frequency after reset.  <a href="group__STM32F1xx__rcc__defines.html#ga2ef92a5b2a7fffd75a80adb496391c8c"></a><br/></td></tr>
<tr class="memitem:ga734b4f30d6b0845a57f5e8d4dc434f85"><td class="memItemLeft" align="right" valign="top"><a class="elRef" doxygen="cm3.tag:../../cm3/html/" href="../../cm3/html/common_8h.html#afaa62991928fb9fb18ff0db62a040aba">u32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__STM32F1xx__rcc__defines.html#ga734b4f30d6b0845a57f5e8d4dc434f85">rcc_ppre2_frequency</a></td></tr>
<tr class="memdesc:ga734b4f30d6b0845a57f5e8d4dc434f85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default ppre2 peripheral clock frequency after reset.  <a href="group__STM32F1xx__rcc__defines.html#ga734b4f30d6b0845a57f5e8d4dc434f85"></a><br/></td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_ead20f0c10569fc5b4f0cc70c3cf6bea.html">include</a></li><li class="navelem"><a class="el" href="dir_e1040081471ffd682e8357aa53c82f70.html">libopencm3</a></li><li class="navelem"><a class="el" href="dir_45f2d6d22892326e20da1249658b8a7a.html">stm32</a></li><li class="navelem"><a class="el" href="dir_26e2099944f53a27f6cdf710ec04616c.html">f1</a></li><li class="navelem"><a class="el" href="rcc_8h.html">rcc.h</a></li>
    <li class="footer">Generated on Tue Jun 11 2013 03:21:21 for libopencm3 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.1.2 </li>
  </ul>
</div>
</body>
</html>
