/// Auto-generated bit field definitions for MATRIX
/// Device: ATSAME70N21B
/// Vendor: Microchip Technology
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::same70::atsame70n21b::matrix {

using namespace alloy::hal::bitfields;

// ============================================================================
// MATRIX Bit Field Definitions
// ============================================================================

/// MCFG[13] - Master Configuration Register 0
namespace mcfg[13] {
    /// Undefined Length Burst Type
    /// Position: 0, Width: 3
    using ULBT = BitField<0, 3>;
    constexpr uint32_t ULBT_Pos = 0;
    constexpr uint32_t ULBT_Msk = ULBT::mask;
    /// Enumerated values for ULBT
    namespace ulbt {
        constexpr uint32_t UNLTD_LENGTH = 0;
        constexpr uint32_t SINGLE_ACCESS = 1;
        constexpr uint32_t _4BEAT_BURST = 2;
        constexpr uint32_t _8BEAT_BURST = 3;
        constexpr uint32_t _16BEAT_BURST = 4;
        constexpr uint32_t _32BEAT_BURST = 5;
        constexpr uint32_t _64BEAT_BURST = 6;
        constexpr uint32_t _128BEAT_BURST = 7;
    }

}  // namespace mcfg[13]

/// PRAS - Priority Register A for Slave 0
namespace pras {
    /// Master 0 Priority
    /// Position: 0, Width: 2
    using M0PR = BitField<0, 2>;
    constexpr uint32_t M0PR_Pos = 0;
    constexpr uint32_t M0PR_Msk = M0PR::mask;

    /// Master 1 Priority
    /// Position: 4, Width: 2
    using M1PR = BitField<4, 2>;
    constexpr uint32_t M1PR_Pos = 4;
    constexpr uint32_t M1PR_Msk = M1PR::mask;

    /// Master 2 Priority
    /// Position: 8, Width: 2
    using M2PR = BitField<8, 2>;
    constexpr uint32_t M2PR_Pos = 8;
    constexpr uint32_t M2PR_Msk = M2PR::mask;

    /// Master 3 Priority
    /// Position: 12, Width: 2
    using M3PR = BitField<12, 2>;
    constexpr uint32_t M3PR_Pos = 12;
    constexpr uint32_t M3PR_Msk = M3PR::mask;

    /// Master 4 Priority
    /// Position: 16, Width: 2
    using M4PR = BitField<16, 2>;
    constexpr uint32_t M4PR_Pos = 16;
    constexpr uint32_t M4PR_Msk = M4PR::mask;

    /// Master 5 Priority
    /// Position: 20, Width: 2
    using M5PR = BitField<20, 2>;
    constexpr uint32_t M5PR_Pos = 20;
    constexpr uint32_t M5PR_Msk = M5PR::mask;

    /// Master 6 Priority
    /// Position: 24, Width: 2
    using M6PR = BitField<24, 2>;
    constexpr uint32_t M6PR_Pos = 24;
    constexpr uint32_t M6PR_Msk = M6PR::mask;

}  // namespace pras

/// PRBS - Priority Register B for Slave 0
namespace prbs {
    /// Master 8 Priority
    /// Position: 0, Width: 2
    using M8PR = BitField<0, 2>;
    constexpr uint32_t M8PR_Pos = 0;
    constexpr uint32_t M8PR_Msk = M8PR::mask;

    /// Master 9 Priority
    /// Position: 4, Width: 2
    using M9PR = BitField<4, 2>;
    constexpr uint32_t M9PR_Pos = 4;
    constexpr uint32_t M9PR_Msk = M9PR::mask;

    /// Master 10 Priority
    /// Position: 8, Width: 2
    using M10PR = BitField<8, 2>;
    constexpr uint32_t M10PR_Pos = 8;
    constexpr uint32_t M10PR_Msk = M10PR::mask;

    /// Master 11 Priority
    /// Position: 12, Width: 2
    using M11PR = BitField<12, 2>;
    constexpr uint32_t M11PR_Pos = 12;
    constexpr uint32_t M11PR_Msk = M11PR::mask;

    /// Master 12 Priority
    /// Position: 16, Width: 2
    using M12PR = BitField<16, 2>;
    constexpr uint32_t M12PR_Pos = 16;
    constexpr uint32_t M12PR_Msk = M12PR::mask;

}  // namespace prbs

/// SCFG[9] - Slave Configuration Register 0
namespace scfg[9] {
    /// Maximum Bus Grant Duration for Masters
    /// Position: 0, Width: 9
    using SLOT_CYCLE = BitField<0, 9>;
    constexpr uint32_t SLOT_CYCLE_Pos = 0;
    constexpr uint32_t SLOT_CYCLE_Msk = SLOT_CYCLE::mask;

    /// Default Master Type
    /// Position: 16, Width: 2
    using DEFMSTR_TYPE = BitField<16, 2>;
    constexpr uint32_t DEFMSTR_TYPE_Pos = 16;
    constexpr uint32_t DEFMSTR_TYPE_Msk = DEFMSTR_TYPE::mask;
    /// Enumerated values for DEFMSTR_TYPE
    namespace defmstr_type {
        constexpr uint32_t NONE = 0;
        constexpr uint32_t LAST = 1;
        constexpr uint32_t FIXED = 2;
    }

    /// Fixed Default Master
    /// Position: 18, Width: 4
    using FIXED_DEFMSTR = BitField<18, 4>;
    constexpr uint32_t FIXED_DEFMSTR_Pos = 18;
    constexpr uint32_t FIXED_DEFMSTR_Msk = FIXED_DEFMSTR::mask;

}  // namespace scfg[9]

/// MRCR - Master Remap Control Register
namespace mrcr {
    /// Remap Command Bit for Master 0
    /// Position: 0, Width: 1
    using RCB0 = BitField<0, 1>;
    constexpr uint32_t RCB0_Pos = 0;
    constexpr uint32_t RCB0_Msk = RCB0::mask;

    /// Remap Command Bit for Master 1
    /// Position: 1, Width: 1
    using RCB1 = BitField<1, 1>;
    constexpr uint32_t RCB1_Pos = 1;
    constexpr uint32_t RCB1_Msk = RCB1::mask;

    /// Remap Command Bit for Master 2
    /// Position: 2, Width: 1
    using RCB2 = BitField<2, 1>;
    constexpr uint32_t RCB2_Pos = 2;
    constexpr uint32_t RCB2_Msk = RCB2::mask;

    /// Remap Command Bit for Master 3
    /// Position: 3, Width: 1
    using RCB3 = BitField<3, 1>;
    constexpr uint32_t RCB3_Pos = 3;
    constexpr uint32_t RCB3_Msk = RCB3::mask;

    /// Remap Command Bit for Master 4
    /// Position: 4, Width: 1
    using RCB4 = BitField<4, 1>;
    constexpr uint32_t RCB4_Pos = 4;
    constexpr uint32_t RCB4_Msk = RCB4::mask;

    /// Remap Command Bit for Master 5
    /// Position: 5, Width: 1
    using RCB5 = BitField<5, 1>;
    constexpr uint32_t RCB5_Pos = 5;
    constexpr uint32_t RCB5_Msk = RCB5::mask;

    /// Remap Command Bit for Master 6
    /// Position: 6, Width: 1
    using RCB6 = BitField<6, 1>;
    constexpr uint32_t RCB6_Pos = 6;
    constexpr uint32_t RCB6_Msk = RCB6::mask;

    /// Remap Command Bit for Master 8
    /// Position: 8, Width: 1
    using RCB8 = BitField<8, 1>;
    constexpr uint32_t RCB8_Pos = 8;
    constexpr uint32_t RCB8_Msk = RCB8::mask;

    /// Remap Command Bit for Master 9
    /// Position: 9, Width: 1
    using RCB9 = BitField<9, 1>;
    constexpr uint32_t RCB9_Pos = 9;
    constexpr uint32_t RCB9_Msk = RCB9::mask;

    /// Remap Command Bit for Master 10
    /// Position: 10, Width: 1
    using RCB10 = BitField<10, 1>;
    constexpr uint32_t RCB10_Pos = 10;
    constexpr uint32_t RCB10_Msk = RCB10::mask;

    /// Remap Command Bit for Master 11
    /// Position: 11, Width: 1
    using RCB11 = BitField<11, 1>;
    constexpr uint32_t RCB11_Pos = 11;
    constexpr uint32_t RCB11_Msk = RCB11::mask;

    /// Remap Command Bit for Master 12
    /// Position: 12, Width: 1
    using RCB12 = BitField<12, 1>;
    constexpr uint32_t RCB12_Pos = 12;
    constexpr uint32_t RCB12_Msk = RCB12::mask;

}  // namespace mrcr

/// CCFG_CAN0 - CAN0 Configuration Register
namespace ccfg_can0 {
    /// CAN0 DMA Base Address
    /// Position: 16, Width: 16
    using CAN0DMABA = BitField<16, 16>;
    constexpr uint32_t CAN0DMABA_Pos = 16;
    constexpr uint32_t CAN0DMABA_Msk = CAN0DMABA::mask;

}  // namespace ccfg_can0

/// CCFG_SYSIO - System I/O and CAN1 Configuration Register
namespace ccfg_sysio {
    /// PB4 or TDI Assignment
    /// Position: 4, Width: 1
    using SYSIO4 = BitField<4, 1>;
    constexpr uint32_t SYSIO4_Pos = 4;
    constexpr uint32_t SYSIO4_Msk = SYSIO4::mask;

    /// PB5 or TDO/TRACESWO Assignment
    /// Position: 5, Width: 1
    using SYSIO5 = BitField<5, 1>;
    constexpr uint32_t SYSIO5_Pos = 5;
    constexpr uint32_t SYSIO5_Msk = SYSIO5::mask;

    /// PB6 or TMS/SWDIO Assignment
    /// Position: 6, Width: 1
    using SYSIO6 = BitField<6, 1>;
    constexpr uint32_t SYSIO6_Pos = 6;
    constexpr uint32_t SYSIO6_Msk = SYSIO6::mask;

    /// PB7 or TCK/SWCLK Assignment
    /// Position: 7, Width: 1
    using SYSIO7 = BitField<7, 1>;
    constexpr uint32_t SYSIO7_Pos = 7;
    constexpr uint32_t SYSIO7_Msk = SYSIO7::mask;

    /// PB12 or ERASE Assignment
    /// Position: 12, Width: 1
    using SYSIO12 = BitField<12, 1>;
    constexpr uint32_t SYSIO12_Pos = 12;
    constexpr uint32_t SYSIO12_Msk = SYSIO12::mask;

    /// CAN1 DMA Base Address
    /// Position: 16, Width: 16
    using CAN1DMABA = BitField<16, 16>;
    constexpr uint32_t CAN1DMABA_Pos = 16;
    constexpr uint32_t CAN1DMABA_Msk = CAN1DMABA::mask;

}  // namespace ccfg_sysio

/// CCFG_PCCR - Peripheral Clock Configuration Register
namespace ccfg_pccr {
    /// TC0 Clock Configuration
    /// Position: 20, Width: 1
    using TC0CC = BitField<20, 1>;
    constexpr uint32_t TC0CC_Pos = 20;
    constexpr uint32_t TC0CC_Msk = TC0CC::mask;

    /// I2SC0 Clock Configuration
    /// Position: 21, Width: 1
    using I2SC0CC = BitField<21, 1>;
    constexpr uint32_t I2SC0CC_Pos = 21;
    constexpr uint32_t I2SC0CC_Msk = I2SC0CC::mask;

    /// I2SC1 Clock Configuration
    /// Position: 22, Width: 1
    using I2SC1CC = BitField<22, 1>;
    constexpr uint32_t I2SC1CC_Pos = 22;
    constexpr uint32_t I2SC1CC_Msk = I2SC1CC::mask;

}  // namespace ccfg_pccr

/// CCFG_DYNCKG - Dynamic Clock Gating Register
namespace ccfg_dynckg {
    /// MATRIX Dynamic Clock Gating
    /// Position: 0, Width: 1
    using MATCKG = BitField<0, 1>;
    constexpr uint32_t MATCKG_Pos = 0;
    constexpr uint32_t MATCKG_Msk = MATCKG::mask;

    /// Bridge Dynamic Clock Gating Enable
    /// Position: 1, Width: 1
    using BRIDCKG = BitField<1, 1>;
    constexpr uint32_t BRIDCKG_Pos = 1;
    constexpr uint32_t BRIDCKG_Msk = BRIDCKG::mask;

    /// EFC Dynamic Clock Gating Enable
    /// Position: 2, Width: 1
    using EFCCKG = BitField<2, 1>;
    constexpr uint32_t EFCCKG_Pos = 2;
    constexpr uint32_t EFCCKG_Msk = EFCCKG::mask;

}  // namespace ccfg_dynckg

/// CCFG_SMCNFCS - SMC NAND Flash Chip Select Configuration Register
namespace ccfg_smcnfcs {
    /// SMC NAND Flash Chip Select 0 Assignment
    /// Position: 0, Width: 1
    using SMC_NFCS0 = BitField<0, 1>;
    constexpr uint32_t SMC_NFCS0_Pos = 0;
    constexpr uint32_t SMC_NFCS0_Msk = SMC_NFCS0::mask;

    /// SMC NAND Flash Chip Select 1 Assignment
    /// Position: 1, Width: 1
    using SMC_NFCS1 = BitField<1, 1>;
    constexpr uint32_t SMC_NFCS1_Pos = 1;
    constexpr uint32_t SMC_NFCS1_Msk = SMC_NFCS1::mask;

    /// SMC NAND Flash Chip Select 2 Assignment
    /// Position: 2, Width: 1
    using SMC_NFCS2 = BitField<2, 1>;
    constexpr uint32_t SMC_NFCS2_Pos = 2;
    constexpr uint32_t SMC_NFCS2_Msk = SMC_NFCS2::mask;

    /// SMC NAND Flash Chip Select 3 Assignment
    /// Position: 3, Width: 1
    using SMC_NFCS3 = BitField<3, 1>;
    constexpr uint32_t SMC_NFCS3_Pos = 3;
    constexpr uint32_t SMC_NFCS3_Msk = SMC_NFCS3::mask;

    /// SDRAM Enable
    /// Position: 4, Width: 1
    using SDRAMEN = BitField<4, 1>;
    constexpr uint32_t SDRAMEN_Pos = 4;
    constexpr uint32_t SDRAMEN_Msk = SDRAMEN::mask;

}  // namespace ccfg_smcnfcs

/// WPMR - Write Protection Mode Register
namespace wpmr {
    /// Write Protection Enable
    /// Position: 0, Width: 1
    using WPEN = BitField<0, 1>;
    constexpr uint32_t WPEN_Pos = 0;
    constexpr uint32_t WPEN_Msk = WPEN::mask;

    /// Write Protection Key
    /// Position: 8, Width: 24
    using WPKEY = BitField<8, 24>;
    constexpr uint32_t WPKEY_Pos = 8;
    constexpr uint32_t WPKEY_Msk = WPKEY::mask;
    /// Enumerated values for WPKEY
    namespace wpkey {
        constexpr uint32_t PASSWD = 5062996;
    }

}  // namespace wpmr

/// WPSR - Write Protection Status Register
namespace wpsr {
    /// Write Protection Violation Status
    /// Position: 0, Width: 1
    using WPVS = BitField<0, 1>;
    constexpr uint32_t WPVS_Pos = 0;
    constexpr uint32_t WPVS_Msk = WPVS::mask;

    /// Write Protection Violation Source
    /// Position: 8, Width: 16
    using WPVSRC = BitField<8, 16>;
    constexpr uint32_t WPVSRC_Pos = 8;
    constexpr uint32_t WPVSRC_Msk = WPVSRC::mask;

}  // namespace wpsr

}  // namespace alloy::hal::atmel::same70::atsame70n21b::matrix
