Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Sat Sep 26 20:48:02 2020
| Host             : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command          : report_power -file Conv_Accel_Top_power_routed.rpt -pb Conv_Accel_Top_power_summary_routed.pb -rpx Conv_Accel_Top_power_routed.rpx
| Design           : Conv_Accel_Top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.652        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.514        |
| Device Static (W)        | 0.139        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 65.9         |
| Junction Temperature (C) | 44.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.015 |        6 |       --- |             --- |
| Slice Logic              |     0.062 |    10992 |       --- |             --- |
|   LUT as Logic           |     0.061 |     6816 |     52400 |           13.01 |
|   CARRY4                 |    <0.001 |      314 |     13100 |            2.40 |
|   Register               |    <0.001 |     2252 |    104800 |            2.15 |
|   LUT as Distributed RAM |    <0.001 |      176 |     17000 |            1.04 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register  |    <0.001 |       62 |     17000 |            0.36 |
|   Others                 |     0.000 |      367 |       --- |             --- |
| Signals                  |     0.072 |     8208 |       --- |             --- |
| MMCM                     |     0.106 |        1 |         4 |           25.00 |
| DSPs                     |     0.003 |        3 |       220 |            1.36 |
| PS7                      |     1.256 |        1 |       --- |             --- |
| Static Power             |     0.139 |          |           |                 |
| Total                    |     1.652 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.167 |       0.152 |      0.015 |
| Vccaux    |       1.800 |     0.074 |       0.059 |      0.015 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.677 |       0.647 |      0.030 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.354 |       0.352 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+-----------------------------------------------------------------------+-----------------+
| Clock                         | Domain                                                                | Constraint (ns) |
+-------------------------------+-----------------------------------------------------------------------+-----------------+
| clk_fpga_0                    | processer/design_2_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                    | processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_design_2_clk_wiz_0_0 | processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0     |            10.0 |
| clkfbout_design_2_clk_wiz_0_0 | processer/design_2_i/clk_wiz_0/inst/clkfbout_design_2_clk_wiz_0_0     |            10.0 |
+-------------------------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| Conv_Accel_Top               |     1.514 |
|   ConvAccel                  |     0.140 |
|     controller               |     0.004 |
|     inputBuffer              |     0.003 |
|     matrixAccel              |     0.131 |
|       finalAdder             |     0.036 |
|       genblk3[0].inputMulti  |     0.001 |
|       genblk3[1].inputMulti  |     0.001 |
|       genblk3[2].inputMulti  |     0.001 |
|       genblk4[0].outputAdder |     0.029 |
|       genblk4[1].outputAdder |     0.029 |
|       genblk4[2].outputAdder |     0.032 |
|     outputBuffer             |     0.003 |
|   processer                  |     1.373 |
|     design_2_i               |     1.373 |
|       axi_gpio_7             |     0.001 |
|       axi_interconnect_0     |     0.006 |
|       clk_wiz_0              |     0.107 |
|       processing_system7_0   |     1.256 |
+------------------------------+-----------+


