============================================================
  Generated by:           Genus(TM) Synthesis Solution 25.11-s095_1
  Generated on:           Feb 09 2026  01:48:31 pm
  Module:                 counter_16bit
  Operating conditions:   tt_1.8_25 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-413 ps) Setup Check with Pin count_reg[15]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[7]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[15]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-    1066                  
             Slack:=    -413                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  count_reg[7]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_reg[7]/clk       -       -       R     (arrival)             16    -   150     0       0    (-,-) 
  count_reg[7]/q         (u)     clk->q  R     unmapped_d_flop        6 68.0     0   505     505    (-,-) 
  inc_ADD_UNS_OP/g1741/z (u)     in_1->z F     unmapped_nand2         1  5.5     0    64     569    (-,-) 
  inc_ADD_UNS_OP/g1735/z (u)     in_0->z F     unmapped_complex2      1  5.5     0    64     633    (-,-) 
  inc_ADD_UNS_OP/g1714/z (u)     in_1->z F     unmapped_or2           1  5.5     0    64     697    (-,-) 
  inc_ADD_UNS_OP/g1707/z (u)     in_1->z F     unmapped_or2           7 38.5     0   158     855    (-,-) 
  inc_ADD_UNS_OP/g1698/z (u)     in_1->z F     unmapped_or2           2 11.0     0    83     938    (-,-) 
  inc_ADD_UNS_OP/g1672/z (u)     in_0->z F     unmapped_or2           1  5.5     0    64    1002    (-,-) 
  inc_ADD_UNS_OP/g1673/z (u)     in_1->z R     unmapped_nand2         1  5.5     0    64    1066    (-,-) 
  count_reg[15]/d        -       -       R     unmapped_d_flop        1    -     -     0    1066    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#------------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  clk               (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  count_reg[15]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 2: VIOLATED (-413 ps) Setup Check with Pin count_reg[14]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[7]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[14]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-    1066                  
             Slack:=    -413                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  count_reg[7]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_reg[7]/clk       -       -       R     (arrival)             16    -   150     0       0    (-,-) 
  count_reg[7]/q         (u)     clk->q  R     unmapped_d_flop        6 68.0     0   505     505    (-,-) 
  inc_ADD_UNS_OP/g1741/z (u)     in_1->z F     unmapped_nand2         1  5.5     0    64     569    (-,-) 
  inc_ADD_UNS_OP/g1735/z (u)     in_0->z F     unmapped_complex2      1  5.5     0    64     633    (-,-) 
  inc_ADD_UNS_OP/g1714/z (u)     in_1->z F     unmapped_or2           1  5.5     0    64     697    (-,-) 
  inc_ADD_UNS_OP/g1707/z (u)     in_1->z F     unmapped_or2           7 38.5     0   158     855    (-,-) 
  inc_ADD_UNS_OP/g1697/z (u)     in_1->z F     unmapped_or2           2 11.0     0    83     938    (-,-) 
  inc_ADD_UNS_OP/g1669/z (u)     in_0->z F     unmapped_or2           1  5.5     0    64    1002    (-,-) 
  inc_ADD_UNS_OP/g1670/z (u)     in_1->z R     unmapped_nand2         1  5.5     0    64    1066    (-,-) 
  count_reg[14]/d        -       -       R     unmapped_d_flop        1    -     -     0    1066    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#------------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  clk               (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  count_reg[14]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 3: VIOLATED (-413 ps) Setup Check with Pin count_reg[13]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[7]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[13]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-    1066                  
             Slack:=    -413                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  count_reg[7]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_reg[7]/clk       -       -       R     (arrival)             16    -   150     0       0    (-,-) 
  count_reg[7]/q         (u)     clk->q  R     unmapped_d_flop        6 68.0     0   505     505    (-,-) 
  inc_ADD_UNS_OP/g1741/z (u)     in_1->z F     unmapped_nand2         1  5.5     0    64     569    (-,-) 
  inc_ADD_UNS_OP/g1735/z (u)     in_0->z F     unmapped_complex2      1  5.5     0    64     633    (-,-) 
  inc_ADD_UNS_OP/g1714/z (u)     in_1->z F     unmapped_or2           1  5.5     0    64     697    (-,-) 
  inc_ADD_UNS_OP/g1707/z (u)     in_1->z F     unmapped_or2           7 38.5     0   158     855    (-,-) 
  inc_ADD_UNS_OP/g1696/z (u)     in_1->z F     unmapped_or2           2 11.0     0    83     938    (-,-) 
  inc_ADD_UNS_OP/g1675/z (u)     in_0->z F     unmapped_or2           1  5.5     0    64    1002    (-,-) 
  inc_ADD_UNS_OP/g1676/z (u)     in_1->z R     unmapped_nand2         1  5.5     0    64    1066    (-,-) 
  count_reg[13]/d        -       -       R     unmapped_d_flop        1    -     -     0    1066    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#------------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  clk               (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  count_reg[13]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 4: VIOLATED (-413 ps) Setup Check with Pin count_reg[12]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[7]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[12]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-    1066                  
             Slack:=    -413                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  count_reg[7]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_reg[7]/clk       -       -       R     (arrival)             16    -   150     0       0    (-,-) 
  count_reg[7]/q         (u)     clk->q  R     unmapped_d_flop        6 68.0     0   505     505    (-,-) 
  inc_ADD_UNS_OP/g1741/z (u)     in_1->z F     unmapped_nand2         1  5.5     0    64     569    (-,-) 
  inc_ADD_UNS_OP/g1735/z (u)     in_0->z F     unmapped_complex2      1  5.5     0    64     633    (-,-) 
  inc_ADD_UNS_OP/g1714/z (u)     in_1->z F     unmapped_or2           1  5.5     0    64     697    (-,-) 
  inc_ADD_UNS_OP/g1707/z (u)     in_1->z F     unmapped_or2           7 38.5     0   158     855    (-,-) 
  inc_ADD_UNS_OP/g1677/z (u)     in_1->z F     unmapped_or2           2 11.0     0    83     938    (-,-) 
  inc_ADD_UNS_OP/g1666/z (u)     in_0->z F     unmapped_or2           1  5.5     0    64    1002    (-,-) 
  inc_ADD_UNS_OP/g1667/z (u)     in_1->z R     unmapped_nand2         1  5.5     0    64    1066    (-,-) 
  count_reg[12]/d        -       -       R     unmapped_d_flop        1    -     -     0    1066    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#------------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  clk               (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  count_reg[12]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 5: VIOLATED (-413 ps) Setup Check with Pin count_reg[11]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[7]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[11]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-    1066                  
             Slack:=    -413                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  count_reg[7]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_reg[7]/clk       -       -       R     (arrival)             16    -   150     0       0    (-,-) 
  count_reg[7]/q         (u)     clk->q  R     unmapped_d_flop        6 68.0     0   505     505    (-,-) 
  inc_ADD_UNS_OP/g1741/z (u)     in_1->z F     unmapped_nand2         1  5.5     0    64     569    (-,-) 
  inc_ADD_UNS_OP/g1735/z (u)     in_0->z F     unmapped_complex2      1  5.5     0    64     633    (-,-) 
  inc_ADD_UNS_OP/g1714/z (u)     in_1->z F     unmapped_or2           1  5.5     0    64     697    (-,-) 
  inc_ADD_UNS_OP/g1707/z (u)     in_1->z F     unmapped_or2           7 38.5     0   158     855    (-,-) 
  inc_ADD_UNS_OP/g1699/z (u)     in_1->z F     unmapped_or2           2 11.0     0    83     938    (-,-) 
  inc_ADD_UNS_OP/g1663/z (u)     in_0->z F     unmapped_or2           1  5.5     0    64    1002    (-,-) 
  inc_ADD_UNS_OP/g1664/z (u)     in_1->z R     unmapped_nand2         1  5.5     0    64    1066    (-,-) 
  count_reg[11]/d        -       -       R     unmapped_d_flop        1    -     -     0    1066    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#------------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  clk               (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  count_reg[11]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 6: VIOLATED (-407 ps) Setup Check with Pin count_reg[7]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[7]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-    1060                  
             Slack:=    -407                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  count_reg[0]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_reg[0]/clk       -       -       R     (arrival)             16    -   150     0       0    (-,-) 
  count_reg[0]/q         (u)     clk->q  R     unmapped_d_flop        5 62.5     0   500     500    (-,-) 
  inc_ADD_UNS_OP/g1/z    (u)     in_0->z F     unmapped_nand2         3 16.5     0   101     601    (-,-) 
  inc_ADD_UNS_OP/g1733/z (u)     in_0->z F     unmapped_complex2      4 22.0     0   117     718    (-,-) 
  inc_ADD_UNS_OP/g1715/z (u)     in_1->z F     unmapped_or2           5 27.5     0   131     848    (-,-) 
  inc_ADD_UNS_OP/g1702/z (u)     in_1->z F     unmapped_or2           2 11.0     0    83     932    (-,-) 
  inc_ADD_UNS_OP/g1691/z (u)     in_1->z F     unmapped_or2           1  5.5     0    64     996    (-,-) 
  inc_ADD_UNS_OP/g1692/z (u)     in_1->z R     unmapped_nand2         1  5.5     0    64    1060    (-,-) 
  count_reg[7]/d         -       -       R     unmapped_d_flop        1    -     -     0    1060    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  count_reg[7]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 7: VIOLATED (-407 ps) Setup Check with Pin count_reg[6]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[6]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-    1060                  
             Slack:=    -407                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  count_reg[0]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_reg[0]/clk       -       -       R     (arrival)             16    -   150     0       0    (-,-) 
  count_reg[0]/q         (u)     clk->q  R     unmapped_d_flop        5 62.5     0   500     500    (-,-) 
  inc_ADD_UNS_OP/g1/z    (u)     in_0->z F     unmapped_nand2         3 16.5     0   101     601    (-,-) 
  inc_ADD_UNS_OP/g1733/z (u)     in_0->z F     unmapped_complex2      4 22.0     0   117     718    (-,-) 
  inc_ADD_UNS_OP/g1715/z (u)     in_1->z F     unmapped_or2           5 27.5     0   131     848    (-,-) 
  inc_ADD_UNS_OP/g1703/z (u)     in_1->z F     unmapped_or2           2 11.0     0    83     932    (-,-) 
  inc_ADD_UNS_OP/g1688/z (u)     in_1->z F     unmapped_or2           1  5.5     0    64     996    (-,-) 
  inc_ADD_UNS_OP/g1689/z (u)     in_1->z R     unmapped_nand2         1  5.5     0    64    1060    (-,-) 
  count_reg[6]/d         -       -       R     unmapped_d_flop        1    -     -     0    1060    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  count_reg[6]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 8: VIOLATED (-407 ps) Setup Check with Pin count_reg[5]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[5]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-    1060                  
             Slack:=    -407                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  count_reg[0]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_reg[0]/clk       -       -       R     (arrival)             16    -   150     0       0    (-,-) 
  count_reg[0]/q         (u)     clk->q  R     unmapped_d_flop        5 62.5     0   500     500    (-,-) 
  inc_ADD_UNS_OP/g1/z    (u)     in_0->z F     unmapped_nand2         3 16.5     0   101     601    (-,-) 
  inc_ADD_UNS_OP/g1733/z (u)     in_0->z F     unmapped_complex2      4 22.0     0   117     718    (-,-) 
  inc_ADD_UNS_OP/g1715/z (u)     in_1->z F     unmapped_or2           5 27.5     0   131     848    (-,-) 
  inc_ADD_UNS_OP/g1701/z (u)     in_0->z F     unmapped_complex2      2 11.0     0    83     932    (-,-) 
  inc_ADD_UNS_OP/g1685/z (u)     in_1->z F     unmapped_or2           1  5.5     0    64     996    (-,-) 
  inc_ADD_UNS_OP/g1686/z (u)     in_1->z R     unmapped_nand2         1  5.5     0    64    1060    (-,-) 
  count_reg[5]/d         -       -       R     unmapped_d_flop        1    -     -     0    1060    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  count_reg[5]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 9: VIOLATED (-330 ps) Setup Check with Pin count_reg[8]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[7]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[8]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-     983                  
             Slack:=    -330                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  count_reg[7]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_reg[7]/clk       -       -       R     (arrival)             16    -   150     0       0    (-,-) 
  count_reg[7]/q         (u)     clk->q  R     unmapped_d_flop        6 68.0     0   505     505    (-,-) 
  inc_ADD_UNS_OP/g1741/z (u)     in_1->z F     unmapped_nand2         1  5.5     0    64     569    (-,-) 
  inc_ADD_UNS_OP/g1735/z (u)     in_0->z F     unmapped_complex2      1  5.5     0    64     633    (-,-) 
  inc_ADD_UNS_OP/g1714/z (u)     in_1->z F     unmapped_or2           1  5.5     0    64     697    (-,-) 
  inc_ADD_UNS_OP/g1707/z (u)     in_1->z F     unmapped_or2           7 38.5     0   158     855    (-,-) 
  inc_ADD_UNS_OP/g1694/z (u)     in_1->z F     unmapped_or2           1  5.5     0    64     919    (-,-) 
  inc_ADD_UNS_OP/g1695/z (u)     in_1->z R     unmapped_nand2         1  5.5     0    64     983    (-,-) 
  count_reg[8]/d         -       -       R     unmapped_d_flop        1    -     -     0     983    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  count_reg[8]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 10: VIOLATED (-324 ps) Setup Check with Pin count_reg[4]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[4]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-     976                  
             Slack:=    -324                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  count_reg[0]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_reg[0]/clk       -       -       R     (arrival)             16    -   150     0       0    (-,-) 
  count_reg[0]/q         (u)     clk->q  R     unmapped_d_flop        5 62.5     0   500     500    (-,-) 
  inc_ADD_UNS_OP/g1/z    (u)     in_0->z F     unmapped_nand2         3 16.5     0   101     601    (-,-) 
  inc_ADD_UNS_OP/g1733/z (u)     in_0->z F     unmapped_complex2      4 22.0     0   117     718    (-,-) 
  inc_ADD_UNS_OP/g1715/z (u)     in_1->z F     unmapped_or2           5 27.5     0   131     848    (-,-) 
  inc_ADD_UNS_OP/g1705/z (u)     in_0->z F     unmapped_or2           1  5.5     0    64     912    (-,-) 
  inc_ADD_UNS_OP/g1706/z (u)     in_1->z R     unmapped_nand2         1  5.5     0    64     976    (-,-) 
  count_reg[4]/d         -       -       R     unmapped_d_flop        1    -     -     0     976    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  count_reg[4]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 11: VIOLATED (-287 ps) Setup Check with Pin count_reg[10]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[10]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-     940                  
             Slack:=    -287                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  count_reg[0]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_reg[0]/clk       -       -       R     (arrival)           16    -   150     0       0    (-,-) 
  count_reg[0]/q         (u)     clk->q  R     unmapped_d_flop      5 62.5     0   500     500    (-,-) 
  inc_ADD_UNS_OP/g1738/z (u)     in_1->z F     unmapped_nand2       3 16.5     0   101     601    (-,-) 
  inc_ADD_UNS_OP/g1729/z (u)     in_1->z F     unmapped_or2         1  5.5     0    64     665    (-,-) 
  inc_ADD_UNS_OP/g1720/z (u)     in_1->z F     unmapped_or2         1  5.5     0    64     729    (-,-) 
  inc_ADD_UNS_OP/g1708/z (u)     in_1->z F     unmapped_or2         2 11.0     0    83     812    (-,-) 
  inc_ADD_UNS_OP/g1682/z (u)     in_0->z F     unmapped_or2         1  5.5     0    64     876    (-,-) 
  inc_ADD_UNS_OP/g1683/z (u)     in_1->z R     unmapped_nand2       1  5.5     0    64     940    (-,-) 
  count_reg[10]/d        -       -       R     unmapped_d_flop      1    -     -     0     940    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#------------------------------------------------------------------------------------------------
#   Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  clk               (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  count_reg[10]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#------------------------------------------------------------------------------------------------



Path 12: VIOLATED (-287 ps) Setup Check with Pin count_reg[9]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[3]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[9]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-     940                  
             Slack:=    -287                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  count_reg[3]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_reg[3]/clk       -       -       R     (arrival)           16    -   150     0       0    (-,-) 
  count_reg[3]/q         (u)     clk->q  R     unmapped_d_flop      5 62.5     0   500     500    (-,-) 
  inc_ADD_UNS_OP/g1739/z (u)     in_1->z F     unmapped_nand2       3 16.5     0   101     601    (-,-) 
  inc_ADD_UNS_OP/g1736/z (u)     in_1->z F     unmapped_or2         1  5.5     0    64     665    (-,-) 
  inc_ADD_UNS_OP/g1713/z (u)     in_1->z F     unmapped_or2         1  5.5     0    64     729    (-,-) 
  inc_ADD_UNS_OP/g1700/z (u)     in_1->z F     unmapped_or2         2 11.0     0    83     812    (-,-) 
  inc_ADD_UNS_OP/g1679/z (u)     in_0->z F     unmapped_or2         1  5.5     0    64     876    (-,-) 
  inc_ADD_UNS_OP/g1680/z (u)     in_1->z R     unmapped_nand2       1  5.5     0    64     940    (-,-) 
  count_reg[9]/d         -       -       R     unmapped_d_flop      1    -     -     0     940    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  count_reg[9]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 13: VIOLATED (-276 ps) Setup Check with Pin count_reg[3]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[3]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-     929                  
             Slack:=    -276                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  count_reg[0]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_reg[0]/clk       -       -       R     (arrival)             16    -   150     0       0    (-,-) 
  count_reg[0]/q         (u)     clk->q  R     unmapped_d_flop        5 62.5     0   500     500    (-,-) 
  inc_ADD_UNS_OP/g1/z    (u)     in_0->z F     unmapped_nand2         3 16.5     0   101     601    (-,-) 
  inc_ADD_UNS_OP/g1733/z (u)     in_0->z F     unmapped_complex2      4 22.0     0   117     718    (-,-) 
  inc_ADD_UNS_OP/g1721/z (u)     in_0->z F     unmapped_complex2      2 11.0     0    83     801    (-,-) 
  inc_ADD_UNS_OP/g1710/z (u)     in_0->z F     unmapped_or2           1  5.5     0    64     865    (-,-) 
  inc_ADD_UNS_OP/g1711/z (u)     in_1->z R     unmapped_nand2         1  5.5     0    64     929    (-,-) 
  count_reg[3]/d         -       -       R     unmapped_d_flop        1    -     -     0     929    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  count_reg[3]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 14: VIOLATED (-193 ps) Setup Check with Pin count_reg[2]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[2]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-     846                  
             Slack:=    -193                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  count_reg[0]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_reg[0]/clk       -       -       R     (arrival)             16    -   150     0       0    (-,-) 
  count_reg[0]/q         (u)     clk->q  R     unmapped_d_flop        5 62.5     0   500     500    (-,-) 
  inc_ADD_UNS_OP/g1/z    (u)     in_0->z F     unmapped_nand2         3 16.5     0   101     601    (-,-) 
  inc_ADD_UNS_OP/g1733/z (u)     in_0->z F     unmapped_complex2      4 22.0     0   117     718    (-,-) 
  inc_ADD_UNS_OP/g1717/z (u)     in_1->z F     unmapped_or2           1  5.5     0    64     782    (-,-) 
  inc_ADD_UNS_OP/g1718/z (u)     in_1->z R     unmapped_nand2         1  5.5     0    64     846    (-,-) 
  count_reg[2]/d         -       -       R     unmapped_d_flop        1    -     -     0     846    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  count_reg[2]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 15: VIOLATED (-76 ps) Setup Check with Pin count_reg[1]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[1]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-     729                  
             Slack:=     -76                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  count_reg[0]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#-------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                                     (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------
  count_reg[0]/clk       -       -       R     (arrival)           16    -   150     0       0    (-,-) 
  count_reg[0]/q         (u)     clk->q  R     unmapped_d_flop      5 62.5     0   500     500    (-,-) 
  inc_ADD_UNS_OP/g1/z    (u)     in_0->z F     unmapped_nand2       3 16.5     0   101     601    (-,-) 
  inc_ADD_UNS_OP/g1724/z (u)     in_0->z F     unmapped_or2         1  5.5     0    64     665    (-,-) 
  inc_ADD_UNS_OP/g1725/z (u)     in_1->z R     unmapped_nand2       1  5.5     0    64     729    (-,-) 
  count_reg[1]/d         -       -       R     unmapped_d_flop      1    -     -     0     729    (-,-) 
#-------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  count_reg[1]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------------



Path 16: MET (25 ps) Setup Check with Pin count_reg[0]/clk->d
           View: tt_v1.8_25C_Nominal_25_func
          Group: core_clock
     Startpoint: (R) count_reg[0]/clk
          Clock: (R) core_clock
       Endpoint: (R) count_reg[0]/d
          Clock: (R) core_clock

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      97                  
       Uncertainty:-     250                  
     Required Time:=     653                  
      Launch Clock:-       0                  
         Data Path:-     628                  
             Slack:=      25                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0       0    (-,-) 
  count_reg[0]/clk <<<     -     R     unmapped_d_flop     16    -   150     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#---------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  count_reg[0]/clk       -       -       R     (arrival)             16    -   150     0       0    (-,-) 
  count_reg[0]/q         (u)     clk->q  F     unmapped_d_flop        5 62.5     0   500     500    (-,-) 
  inc_ADD_UNS_OP/g1743/z (u)     in_0->z F     unmapped_complex2      1  5.5     0    64     564    (-,-) 
  inc_ADD_UNS_OP/g1744/z (u)     in_1->z R     unmapped_nand2         1  5.5     0    64     628    (-,-) 
  count_reg[0]/d         -       -       R     unmapped_d_flop        1    -     -     0     628    (-,-) 
#---------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

Capture clock path:
#-----------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge      Cell        Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk              (i,u)   -     R     (arrival)           16  0.0     0     0    1000    (-,-) 
  count_reg[0]/clk <<<     -     R     unmapped_d_flop     16    -   150     0    1000    (-,-) 
#-----------------------------------------------------------------------------------------------


