// Seed: 3036983847
module module_0 (
    input  tri0 id_0,
    input  wire id_1,
    input  tri1 id_2,
    output wire id_3
);
  assign id_3 = -1 ? (-1'b0) : -1 ? 1 : id_1;
  module_2 modCall_1 (
      id_2,
      id_2
  );
  wire id_5;
endmodule
module module_1 (
    input  uwire   id_0
    , id_5,
    output uwire   id_1,
    output supply0 id_2,
    output uwire   id_3
);
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1
  );
endmodule
module module_2 (
    input wor  id_0,
    input wand id_1
);
  wire [1 : -1] id_3;
endmodule
