{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1514305629019 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1514305629022 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 26 11:27:08 2017 " "Processing started: Tue Dec 26 11:27:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1514305629022 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305629022 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HexpointThermostat -c HexpointThermostat " "Command: quartus_map --read_settings_files=on --write_settings_files=off HexpointThermostat -c HexpointThermostat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305629022 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "currentTempReg.qip " "Tcl Script File currentTempReg.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE currentTempReg.qip " "set_global_assignment -name QIP_FILE currentTempReg.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1514305629144 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1514305629144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1514305629384 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1514305629384 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "HexpointThermostat/HexpointThermostat.bdf " "Can't analyze file -- file HexpointThermostat/HexpointThermostat.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1514305639436 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparator.vhd " "Can't analyze file -- file comparator.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1514305639439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "setpointregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file setpointregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SetpointRegister " "Found entity 1: SetpointRegister" {  } { { "SetpointRegister.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/SetpointRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305639442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305639442 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "comparatorLessThan.vhd " "Can't analyze file -- file comparatorLessThan.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1514305639445 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "31mux.bdf " "Can't analyze file -- file 31mux.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1514305639449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file stop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stop-SYN " "Found design unit 1: stop-SYN" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305639829 ""} { "Info" "ISGN_ENTITY_NAME" "1 StoP " "Found entity 1: StoP" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305639829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305639829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compare13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compare13bits-SYN " "Found design unit 1: compare13bits-SYN" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305639832 ""} { "Info" "ISGN_ENTITY_NAME" "1 compare13bits " "Found entity 1: compare13bits" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305639832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305639832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add13bits-SYN " "Found design unit 1: add13bits-SYN" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305639834 ""} { "Info" "ISGN_ENTITY_NAME" "1 add13bits " "Found entity 1: add13bits" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305639834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305639834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count5bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count5bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count5bits " "Found entity 1: count5bits" {  } { { "count5bits.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/count5bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305639836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305639836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count7bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count7bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count7bits " "Found entity 1: count7bits" {  } { { "count7bits.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/count7bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305639838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305639838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimalator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decimalator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decimalator-SYN " "Found design unit 1: decimalator-SYN" {  } { { "decimalator.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/decimalator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305639841 ""} { "Info" "ISGN_ENTITY_NAME" "1 decimalator " "Found entity 1: decimalator" {  } { { "decimalator.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/decimalator.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305639841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305639841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_7seg-Behavioral " "Found design unit 1: bcd_7seg-Behavioral" {  } { { "bcd_7seg.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/bcd_7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305639843 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_7seg " "Found entity 1: bcd_7seg" {  } { { "bcd_7seg.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/bcd_7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305639843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305639843 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hexpointthermostat.bdf 1 1 " "Using design file hexpointthermostat.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HexpointThermostat " "Found entity 1: HexpointThermostat" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305640142 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1514305640142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "HexpointThermostat " "Elaborating entity \"HexpointThermostat\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1514305640144 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "count5bits inst1 " "Block or symbol \"count5bits\" of instance \"inst1\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -864 104 200 -736 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1514305640156 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst66 " "Block or symbol \"AND4\" of instance \"inst66\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -480 16 80 -400 "inst66" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1514305640156 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst67 " "Block or symbol \"AND4\" of instance \"inst67\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -352 80 144 -272 "inst67" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1514305640156 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst72 " "Block or symbol \"AND4\" of instance \"inst72\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -16 -48 16 64 "inst72" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1514305640156 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst73 " "Block or symbol \"AND4\" of instance \"inst73\" overlaps another block or symbol" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 120 16 80 200 "inst73" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1514305640156 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK count5bits inst1 " "Port \"CLK\" of type count5bits and instance \"inst1\" is missing source signal" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -864 104 200 -736 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1514305640157 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "fbctestclk " "Pin \"fbctestclk\" not connected" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -840 -64 112 -824 "fbctestclk" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1514305640158 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "fbctestrestart " "Pin \"fbctestrestart\" not connected" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -824 -64 112 -808 "fbctestrestart" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1514305640158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count7bits count7bits:inst22 " "Elaborating entity \"count7bits\" for hierarchy \"count7bits:inst22\"" {  } { { "hexpointthermostat.bdf" "inst22" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 952 880 976 1112 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compare13bits compare13bits:inst24 " "Elaborating entity \"compare13bits\" for hierarchy \"compare13bits:inst24\"" {  } { { "hexpointthermostat.bdf" "inst24" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -296 992 1120 -200 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare13bits.vhd" "LPM_COMPARE_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\"" {  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compare13bits:inst24\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640212 ""}  } { { "compare13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/compare13bits.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514305640212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_46g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_46g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_46g " "Found entity 1: cmpr_46g" {  } { { "db/cmpr_46g.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/cmpr_46g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305640251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305640251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_46g compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_46g:auto_generated " "Elaborating entity \"cmpr_46g\" for hierarchy \"compare13bits:inst24\|lpm_compare:LPM_COMPARE_component\|cmpr_46g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst5 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst5\"" {  } { { "hexpointthermostat.bdf" "inst5" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst5 " "Instantiated megafunction \"BUSMUX:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640268 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514305640268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst5\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640290 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst5\|lpm_mux:\$00000 BUSMUX:inst5 " "Elaborated megafunction instantiation \"BUSMUX:inst5\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst5\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -368 824 936 -280 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_58c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_58c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_58c " "Found entity 1: mux_58c" {  } { { "db/mux_58c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/mux_58c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305640329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305640329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_58c BUSMUX:inst5\|lpm_mux:\$00000\|mux_58c:auto_generated " "Elaborating entity \"mux_58c\" for hierarchy \"BUSMUX:inst5\|lpm_mux:\$00000\|mux_58c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SetpointRegister SetpointRegister:inst9 " "Elaborating entity \"SetpointRegister\" for hierarchy \"SetpointRegister:inst9\"" {  } { { "hexpointthermostat.bdf" "inst9" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -504 152 312 -344 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add13bits SetpointRegister:inst9\|add13bits:inst " "Elaborating entity \"add13bits\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\"" {  } { { "SetpointRegister.bdf" "inst" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/SetpointRegister.bdf" { { 360 976 1136 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add13bits.vhd" "LPM_ADD_SUB_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640429 ""}  } { { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514305640429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_stratix_add_sub SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder " "Elaborating entity \"alt_stratix_add_sub\" for hierarchy \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder\"" {  } { { "lpm_add_sub.tdf" "stratix_adder" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 122 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640449 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\|alt_stratix_add_sub:stratix_adder\", which is child of megafunction instantiation \"SetpointRegister:inst9\|add13bits:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 122 5 0 } } { "add13bits.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/add13bits.vhd" 81 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640451 ""}
{ "Warning" "WSGN_SEARCH_FILE" "loadsignalgen.vhd 2 1 " "Using design file loadsignalgen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 loadSignalGen-BEHAVIOR " "Found design unit 1: loadSignalGen-BEHAVIOR" {  } { { "loadsignalgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/loadsignalgen.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305640554 ""} { "Info" "ISGN_ENTITY_NAME" "1 loadSignalGen " "Found entity 1: loadSignalGen" {  } { { "loadsignalgen.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/loadsignalgen.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305640554 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1514305640554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadSignalGen loadSignalGen:inst34 " "Elaborating entity \"loadSignalGen\" for hierarchy \"loadSignalGen:inst34\"" {  } { { "hexpointthermostat.bdf" "inst34" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 512 -664 -488 624 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count5bits count5bits:inst15 " "Elaborating entity \"count5bits\" for hierarchy \"count5bits:inst15\"" {  } { { "hexpointthermostat.bdf" "inst15" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 712 896 992 840 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StoP StoP:inst6 " "Elaborating entity \"StoP\" for hierarchy \"StoP:inst6\"" {  } { { "hexpointthermostat.bdf" "inst6" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 520 -40 104 616 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "StoP.vhd" "LPM_SHIFTREG_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640585 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"StoP:inst6\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640585 ""}  } { { "StoP.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/StoP.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514305640585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ABS LPM_ABS:inst57 " "Elaborating entity \"LPM_ABS\" for hierarchy \"LPM_ABS:inst57\"" {  } { { "hexpointthermostat.bdf" "inst57" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1704 1832 672 "inst57" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640748 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ABS:inst57 " "Elaborated megafunction instantiation \"LPM_ABS:inst57\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1704 1832 672 "inst57" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ABS:inst57 " "Instantiated megafunction \"LPM_ABS:inst57\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640748 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1704 1832 672 "inst57" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514305640748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub LPM_ABS:inst57\|lpm_add_sub:adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"LPM_ABS:inst57\|lpm_add_sub:adder\"" {  } { { "lpm_abs.tdf" "adder" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_abs.tdf" 49 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640754 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ABS:inst57\|lpm_add_sub:adder LPM_ABS:inst57 " "Elaborated megafunction instantiation \"LPM_ABS:inst57\|lpm_add_sub:adder\", which is child of megafunction instantiation \"LPM_ABS:inst57\"" {  } { { "lpm_abs.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_abs.tdf" 49 3 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1704 1832 672 "inst57" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addcore LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder " "Elaborating entity \"addcore\" for hierarchy \"LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\"" {  } { { "lpm_add_sub.tdf" "adder" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640779 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder LPM_ABS:inst57 " "Elaborated megafunction instantiation \"LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\", which is child of megafunction instantiation \"LPM_ABS:inst57\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 250 4 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1704 1832 672 "inst57" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\|a_csnbuffer:oflow_node " "Elaborating entity \"a_csnbuffer\" for hierarchy \"LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\|a_csnbuffer:oflow_node\"" {  } { { "addcore.tdf" "oflow_node" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640795 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\|a_csnbuffer:oflow_node LPM_ABS:inst57 " "Elaborated megafunction instantiation \"LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"LPM_ABS:inst57\"" {  } { { "addcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.tdf" 86 2 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1704 1832 672 "inst57" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_csnbuffer LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\|a_csnbuffer:result_node " "Elaborating entity \"a_csnbuffer\" for hierarchy \"LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\|a_csnbuffer:result_node\"" {  } { { "addcore.tdf" "result_node" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640800 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\|a_csnbuffer:result_node LPM_ABS:inst57 " "Elaborated megafunction instantiation \"LPM_ABS:inst57\|lpm_add_sub:adder\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"LPM_ABS:inst57\"" {  } { { "addcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/addcore.tdf" 112 6 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1704 1832 672 "inst57" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift LPM_ABS:inst57\|lpm_add_sub:adder\|altshift:result_ext_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"LPM_ABS:inst57\|lpm_add_sub:adder\|altshift:result_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "result_ext_latency_ffs" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640818 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ABS:inst57\|lpm_add_sub:adder\|altshift:result_ext_latency_ffs LPM_ABS:inst57 " "Elaborated megafunction instantiation \"LPM_ABS:inst57\|lpm_add_sub:adder\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"LPM_ABS:inst57\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 2 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1704 1832 672 "inst57" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift LPM_ABS:inst57\|lpm_add_sub:adder\|altshift:carry_ext_latency_ffs " "Elaborating entity \"altshift\" for hierarchy \"LPM_ABS:inst57\|lpm_add_sub:adder\|altshift:carry_ext_latency_ffs\"" {  } { { "lpm_add_sub.tdf" "carry_ext_latency_ffs" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640823 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ABS:inst57\|lpm_add_sub:adder\|altshift:carry_ext_latency_ffs LPM_ABS:inst57 " "Elaborated megafunction instantiation \"LPM_ABS:inst57\|lpm_add_sub:adder\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"LPM_ABS:inst57\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 270 2 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 608 1704 1832 672 "inst57" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimalator decimalator:inst58 " "Elaborating entity \"decimalator\" for hierarchy \"decimalator:inst58\"" {  } { { "hexpointthermostat.bdf" "inst58" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 616 2112 2288 712 "inst58" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide decimalator:inst58\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "decimalator.vhd" "LPM_DIVIDE_component" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/decimalator.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "decimalator:inst58\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "decimalator.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/decimalator.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640859 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "decimalator:inst58\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 4 " "Parameter \"lpm_widthd\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640859 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 8 " "Parameter \"lpm_widthn\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305640859 ""}  } { { "decimalator.vhd" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/decimalator.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514305640859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dbp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dbp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dbp " "Found entity 1: lpm_divide_dbp" {  } { { "db/lpm_divide_dbp.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/lpm_divide_dbp.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305640899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305640899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_dbp decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated " "Elaborating entity \"lpm_divide_dbp\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305640912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305640912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_bkh decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider " "Elaborating entity \"sign_div_unsign_bkh\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\"" {  } { { "db/lpm_divide_dbp.tdf" "divider" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/lpm_divide_dbp.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_lfe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_lfe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_lfe " "Found entity 1: alt_u_div_lfe" {  } { { "db/alt_u_div_lfe.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/alt_u_div_lfe.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305640928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305640928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_lfe decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider " "Elaborating entity \"alt_u_div_lfe\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\"" {  } { { "db/sign_div_unsign_bkh.tdf" "divider" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/sign_div_unsign_bkh.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i4c " "Found entity 1: add_sub_i4c" {  } { { "db/add_sub_i4c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/add_sub_i4c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305640971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305640971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i4c decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_i4c:add_sub_0 " "Elaborating entity \"add_sub_i4c\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_i4c:add_sub_0\"" {  } { { "db/alt_u_div_lfe.tdf" "add_sub_0" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/alt_u_div_lfe.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305640975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j4c " "Found entity 1: add_sub_j4c" {  } { { "db/add_sub_j4c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/add_sub_j4c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305641014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305641014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_j4c decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_j4c:add_sub_1 " "Elaborating entity \"add_sub_j4c\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_j4c:add_sub_1\"" {  } { { "db/alt_u_div_lfe.tdf" "add_sub_1" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/alt_u_div_lfe.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305641017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k4c " "Found entity 1: add_sub_k4c" {  } { { "db/add_sub_k4c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/add_sub_k4c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305641055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305641055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k4c decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_k4c:add_sub_2 " "Elaborating entity \"add_sub_k4c\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_k4c:add_sub_2\"" {  } { { "db/alt_u_div_lfe.tdf" "add_sub_2" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/alt_u_div_lfe.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305641059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l4c " "Found entity 1: add_sub_l4c" {  } { { "db/add_sub_l4c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/add_sub_l4c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305641098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305641098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l4c decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_l4c:add_sub_3 " "Elaborating entity \"add_sub_l4c\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_l4c:add_sub_3\"" {  } { { "db/alt_u_div_lfe.tdf" "add_sub_3" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/alt_u_div_lfe.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305641101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_m4c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_m4c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_m4c " "Found entity 1: add_sub_m4c" {  } { { "db/add_sub_m4c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/add_sub_m4c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305641140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305641140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_m4c decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_m4c:add_sub_4 " "Elaborating entity \"add_sub_m4c\" for hierarchy \"decimalator:inst58\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_dbp:auto_generated\|sign_div_unsign_bkh:divider\|alt_u_div_lfe:divider\|add_sub_m4c:add_sub_4\"" {  } { { "db/alt_u_div_lfe.tdf" "add_sub_4" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/alt_u_div_lfe.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305641144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_7seg bcd_7seg:inst86 " "Elaborating entity \"bcd_7seg\" for hierarchy \"bcd_7seg:inst86\"" {  } { { "hexpointthermostat.bdf" "inst86" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 408 2352 2504 584 "inst86" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305641157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst92 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst92\"" {  } { { "hexpointthermostat.bdf" "inst92" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 824 2240 2352 912 "inst92" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305641180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst92 " "Elaborated megafunction instantiation \"BUSMUX:inst92\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 824 2240 2352 912 "inst92" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305641190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst92 " "Instantiated megafunction \"BUSMUX:inst92\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305641191 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 824 2240 2352 912 "inst92" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514305641191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst92\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst92\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305641200 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst92\|lpm_mux:\$00000 BUSMUX:inst92 " "Elaborated megafunction instantiation \"BUSMUX:inst92\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst92\"" {  } { { "busmux.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 824 2240 2352 912 "inst92" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305641213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l6c " "Found entity 1: mux_l6c" {  } { { "db/mux_l6c.tdf" "" { Text "C:/intelFPGA_lite/17.1/HexpointThermostat/db/mux_l6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1514305641251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305641251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l6c BUSMUX:inst92\|lpm_mux:\$00000\|mux_l6c:auto_generated " "Elaborating entity \"mux_l6c\" for hierarchy \"BUSMUX:inst92\|lpm_mux:\$00000\|mux_l6c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305641253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst94 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst94\"" {  } { { "hexpointthermostat.bdf" "inst94" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 760 1992 2104 848 "inst94" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305641266 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst94 " "Elaborated megafunction instantiation \"BUSMUX:inst94\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 760 1992 2104 848 "inst94" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305641274 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst94 " "Instantiated megafunction \"BUSMUX:inst94\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305641274 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 760 1992 2104 848 "inst94" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514305641274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst93 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst93\"" {  } { { "hexpointthermostat.bdf" "inst93" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 912 1992 2104 1000 "inst93" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305641284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst93 " "Elaborated megafunction instantiation \"BUSMUX:inst93\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 912 1992 2104 1000 "inst93" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1514305641292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst93 " "Instantiated megafunction \"BUSMUX:inst93\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1514305641292 ""}  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { 912 1992 2104 1000 "inst93" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1514305641292 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fbc0 GND " "Pin \"fbc0\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -840 200 376 -824 "fbc0" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514305641760 "|HexpointThermostat|fbc0"} { "Warning" "WMLS_MLS_STUCK_PIN" "fbc1 GND " "Pin \"fbc1\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -824 200 376 -808 "fbc1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514305641760 "|HexpointThermostat|fbc1"} { "Warning" "WMLS_MLS_STUCK_PIN" "fbc3 GND " "Pin \"fbc3\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -792 200 376 -776 "fbc3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514305641760 "|HexpointThermostat|fbc3"} { "Warning" "WMLS_MLS_STUCK_PIN" "fbc4 GND " "Pin \"fbc4\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -776 200 376 -760 "fbc4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514305641760 "|HexpointThermostat|fbc4"} { "Warning" "WMLS_MLS_STUCK_PIN" "fbc2 GND " "Pin \"fbc2\" is stuck at GND" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -808 200 376 -792 "fbc2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1514305641760 "|HexpointThermostat|fbc2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1514305641760 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fbctestclk " "No output dependent on input pin \"fbctestclk\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -840 -64 112 -824 "fbctestclk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1514305641807 "|HexpointThermostat|fbctestclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fbctestrestart " "No output dependent on input pin \"fbctestrestart\"" {  } { { "hexpointthermostat.bdf" "" { Schematic "C:/intelFPGA_lite/17.1/HexpointThermostat/hexpointthermostat.bdf" { { -824 -64 112 -808 "fbctestrestart" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1514305641807 "|HexpointThermostat|fbctestrestart"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1514305641807 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "372 " "Implemented 372 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1514305641807 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1514305641807 ""} { "Info" "ICUT_CUT_TM_LCELLS" "335 " "Implemented 335 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1514305641807 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1514305641807 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1514305642003 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 26 11:27:22 2017 " "Processing ended: Tue Dec 26 11:27:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1514305642003 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1514305642003 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1514305642003 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1514305642003 ""}
