$date
	Thu Jul  4 22:56:48 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tbMultiplier $end
$var wire 4 ! product [3:0] $end
$var reg 2 " A [1:0] $end
$var reg 2 # B [1:0] $end
$scope module instanceM $end
$var wire 2 $ A [1:0] $end
$var wire 2 % B [1:0] $end
$var wire 1 & a1 $end
$var wire 1 ' a2 $end
$var wire 1 ( b2 $end
$var wire 4 ) product [3:0] $end
$var wire 1 * b1 $end
$scope module instance1 $end
$var wire 1 & A $end
$var wire 1 ' B $end
$var wire 1 * carry $end
$var wire 1 + sum $end
$upscope $end
$scope module instance2 $end
$var wire 1 * A $end
$var wire 1 ( B $end
$var wire 1 , carry $end
$var wire 1 - sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
0+
0*
b0 )
0(
0'
0&
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b1 #
b1 %
#20
b10 #
b10 %
#30
b11 #
b11 %
#40
b0 #
b0 %
b1 "
b1 $
#50
b1 !
b1 )
b1 #
b1 %
#60
b10 !
b10 )
1+
1'
b10 #
b10 %
#70
b11 !
b11 )
b11 #
b11 %
#80
b0 !
b0 )
0+
0'
b0 #
b0 %
b10 "
b10 $
#90
b10 !
b10 )
1+
1&
b1 #
b1 %
#100
b100 !
b100 )
0+
1-
0&
1(
b10 #
b10 %
#110
b110 !
b110 )
1+
1&
b11 #
b11 %
#120
b0 !
b0 )
0+
0-
0&
0(
b0 #
b0 %
b11 "
b11 $
#130
b11 !
b11 )
1+
1&
b1 #
b1 %
#140
b110 !
b110 )
1-
0&
1'
1(
b10 #
b10 %
#150
0-
1,
b1001 !
b1001 )
0+
1*
1&
b11 #
b11 %
#160
