#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e7e390 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e7e520 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1e75d80 .functor NOT 1, L_0x1ead540, C4<0>, C4<0>, C4<0>;
L_0x1ead2a0 .functor XOR 1, L_0x1ead140, L_0x1ead200, C4<0>, C4<0>;
L_0x1ead430 .functor XOR 1, L_0x1ead2a0, L_0x1ead360, C4<0>, C4<0>;
v0x1eaa8f0_0 .net *"_ivl_10", 0 0, L_0x1ead360;  1 drivers
v0x1eaa9f0_0 .net *"_ivl_12", 0 0, L_0x1ead430;  1 drivers
v0x1eaaad0_0 .net *"_ivl_2", 0 0, L_0x1ead0a0;  1 drivers
v0x1eaab90_0 .net *"_ivl_4", 0 0, L_0x1ead140;  1 drivers
v0x1eaac70_0 .net *"_ivl_6", 0 0, L_0x1ead200;  1 drivers
v0x1eaada0_0 .net *"_ivl_8", 0 0, L_0x1ead2a0;  1 drivers
v0x1eaae80_0 .var "clk", 0 0;
v0x1eaaf20_0 .net "f_dut", 0 0, L_0x1eacf90;  1 drivers
v0x1eaafc0_0 .net "f_ref", 0 0, L_0x1eac130;  1 drivers
v0x1eab0f0_0 .var/2u "stats1", 159 0;
v0x1eab190_0 .var/2u "strobe", 0 0;
v0x1eab230_0 .net "tb_match", 0 0, L_0x1ead540;  1 drivers
v0x1eab2f0_0 .net "tb_mismatch", 0 0, L_0x1e75d80;  1 drivers
v0x1eab3b0_0 .net "wavedrom_enable", 0 0, v0x1ea9340_0;  1 drivers
v0x1eab450_0 .net "wavedrom_title", 511 0, v0x1ea9400_0;  1 drivers
v0x1eab520_0 .net "x1", 0 0, v0x1ea94c0_0;  1 drivers
v0x1eab5c0_0 .net "x2", 0 0, v0x1ea9560_0;  1 drivers
v0x1eab770_0 .net "x3", 0 0, v0x1ea9650_0;  1 drivers
L_0x1ead0a0 .concat [ 1 0 0 0], L_0x1eac130;
L_0x1ead140 .concat [ 1 0 0 0], L_0x1eac130;
L_0x1ead200 .concat [ 1 0 0 0], L_0x1eacf90;
L_0x1ead360 .concat [ 1 0 0 0], L_0x1eac130;
L_0x1ead540 .cmp/eeq 1, L_0x1ead0a0, L_0x1ead430;
S_0x1e7e6b0 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x1e7e520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1e6ae70 .functor NOT 1, v0x1ea9650_0, C4<0>, C4<0>, C4<0>;
L_0x1e7edd0 .functor AND 1, L_0x1e6ae70, v0x1ea9560_0, C4<1>, C4<1>;
L_0x1e75df0 .functor NOT 1, v0x1ea94c0_0, C4<0>, C4<0>, C4<0>;
L_0x1eaba10 .functor AND 1, L_0x1e7edd0, L_0x1e75df0, C4<1>, C4<1>;
L_0x1eabae0 .functor NOT 1, v0x1ea9650_0, C4<0>, C4<0>, C4<0>;
L_0x1eabb50 .functor AND 1, L_0x1eabae0, v0x1ea9560_0, C4<1>, C4<1>;
L_0x1eabc00 .functor AND 1, L_0x1eabb50, v0x1ea94c0_0, C4<1>, C4<1>;
L_0x1eabcc0 .functor OR 1, L_0x1eaba10, L_0x1eabc00, C4<0>, C4<0>;
L_0x1eabe20 .functor NOT 1, v0x1ea9560_0, C4<0>, C4<0>, C4<0>;
L_0x1eabe90 .functor AND 1, v0x1ea9650_0, L_0x1eabe20, C4<1>, C4<1>;
L_0x1eabfb0 .functor AND 1, L_0x1eabe90, v0x1ea94c0_0, C4<1>, C4<1>;
L_0x1eac020 .functor OR 1, L_0x1eabcc0, L_0x1eabfb0, C4<0>, C4<0>;
L_0x1eac1a0 .functor AND 1, v0x1ea9650_0, v0x1ea9560_0, C4<1>, C4<1>;
L_0x1eac210 .functor AND 1, L_0x1eac1a0, v0x1ea94c0_0, C4<1>, C4<1>;
L_0x1eac130 .functor OR 1, L_0x1eac020, L_0x1eac210, C4<0>, C4<0>;
v0x1e75ff0_0 .net *"_ivl_0", 0 0, L_0x1e6ae70;  1 drivers
v0x1e76090_0 .net *"_ivl_10", 0 0, L_0x1eabb50;  1 drivers
v0x1e6aee0_0 .net *"_ivl_12", 0 0, L_0x1eabc00;  1 drivers
v0x1ea7ca0_0 .net *"_ivl_14", 0 0, L_0x1eabcc0;  1 drivers
v0x1ea7d80_0 .net *"_ivl_16", 0 0, L_0x1eabe20;  1 drivers
v0x1ea7eb0_0 .net *"_ivl_18", 0 0, L_0x1eabe90;  1 drivers
v0x1ea7f90_0 .net *"_ivl_2", 0 0, L_0x1e7edd0;  1 drivers
v0x1ea8070_0 .net *"_ivl_20", 0 0, L_0x1eabfb0;  1 drivers
v0x1ea8150_0 .net *"_ivl_22", 0 0, L_0x1eac020;  1 drivers
v0x1ea82c0_0 .net *"_ivl_24", 0 0, L_0x1eac1a0;  1 drivers
v0x1ea83a0_0 .net *"_ivl_26", 0 0, L_0x1eac210;  1 drivers
v0x1ea8480_0 .net *"_ivl_4", 0 0, L_0x1e75df0;  1 drivers
v0x1ea8560_0 .net *"_ivl_6", 0 0, L_0x1eaba10;  1 drivers
v0x1ea8640_0 .net *"_ivl_8", 0 0, L_0x1eabae0;  1 drivers
v0x1ea8720_0 .net "f", 0 0, L_0x1eac130;  alias, 1 drivers
v0x1ea87e0_0 .net "x1", 0 0, v0x1ea94c0_0;  alias, 1 drivers
v0x1ea88a0_0 .net "x2", 0 0, v0x1ea9560_0;  alias, 1 drivers
v0x1ea8960_0 .net "x3", 0 0, v0x1ea9650_0;  alias, 1 drivers
S_0x1ea8aa0 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x1e7e520;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x1ea9280_0 .net "clk", 0 0, v0x1eaae80_0;  1 drivers
v0x1ea9340_0 .var "wavedrom_enable", 0 0;
v0x1ea9400_0 .var "wavedrom_title", 511 0;
v0x1ea94c0_0 .var "x1", 0 0;
v0x1ea9560_0 .var "x2", 0 0;
v0x1ea9650_0 .var "x3", 0 0;
E_0x1e79270/0 .event negedge, v0x1ea9280_0;
E_0x1e79270/1 .event posedge, v0x1ea9280_0;
E_0x1e79270 .event/or E_0x1e79270/0, E_0x1e79270/1;
E_0x1e79030 .event negedge, v0x1ea9280_0;
E_0x1e649f0 .event posedge, v0x1ea9280_0;
S_0x1ea8d80 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1ea8aa0;
 .timescale -12 -12;
v0x1ea8f80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1ea9080 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1ea8aa0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ea9750 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x1e7e520;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x1eac440 .functor NOT 1, v0x1ea94c0_0, C4<0>, C4<0>, C4<0>;
L_0x1eac5c0 .functor AND 1, v0x1ea9560_0, L_0x1eac440, C4<1>, C4<1>;
L_0x1eac7b0 .functor AND 1, v0x1ea9650_0, v0x1ea94c0_0, C4<1>, C4<1>;
L_0x1eac930 .functor OR 1, L_0x1eac5c0, L_0x1eac7b0, C4<0>, C4<0>;
L_0x1eaca70 .functor AND 1, v0x1ea9650_0, v0x1ea9560_0, C4<1>, C4<1>;
L_0x1eacae0 .functor NOT 1, v0x1ea94c0_0, C4<0>, C4<0>, C4<0>;
L_0x1eacb90 .functor AND 1, L_0x1eaca70, L_0x1eacae0, C4<1>, C4<1>;
L_0x1eacca0 .functor OR 1, L_0x1eac930, L_0x1eacb90, C4<0>, C4<0>;
L_0x1eace00 .functor AND 1, v0x1ea9650_0, v0x1ea9560_0, C4<1>, C4<1>;
L_0x1eace70 .functor AND 1, L_0x1eace00, v0x1ea94c0_0, C4<1>, C4<1>;
L_0x1eacf90 .functor OR 1, L_0x1eacca0, L_0x1eace70, C4<0>, C4<0>;
v0x1ea9960_0 .net *"_ivl_0", 0 0, L_0x1eac440;  1 drivers
v0x1ea9a40_0 .net *"_ivl_10", 0 0, L_0x1eacae0;  1 drivers
v0x1ea9b20_0 .net *"_ivl_12", 0 0, L_0x1eacb90;  1 drivers
v0x1ea9c10_0 .net *"_ivl_14", 0 0, L_0x1eacca0;  1 drivers
v0x1ea9cf0_0 .net *"_ivl_16", 0 0, L_0x1eace00;  1 drivers
v0x1ea9e20_0 .net *"_ivl_18", 0 0, L_0x1eace70;  1 drivers
v0x1ea9f00_0 .net *"_ivl_2", 0 0, L_0x1eac5c0;  1 drivers
v0x1ea9fe0_0 .net *"_ivl_4", 0 0, L_0x1eac7b0;  1 drivers
v0x1eaa0c0_0 .net *"_ivl_6", 0 0, L_0x1eac930;  1 drivers
v0x1eaa230_0 .net *"_ivl_8", 0 0, L_0x1eaca70;  1 drivers
v0x1eaa310_0 .net "f", 0 0, L_0x1eacf90;  alias, 1 drivers
v0x1eaa3d0_0 .net "x1", 0 0, v0x1ea94c0_0;  alias, 1 drivers
v0x1eaa470_0 .net "x2", 0 0, v0x1ea9560_0;  alias, 1 drivers
v0x1eaa560_0 .net "x3", 0 0, v0x1ea9650_0;  alias, 1 drivers
S_0x1eaa6d0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x1e7e520;
 .timescale -12 -12;
E_0x1e794c0 .event anyedge, v0x1eab190_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1eab190_0;
    %nor/r;
    %assign/vec4 v0x1eab190_0, 0;
    %wait E_0x1e794c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ea8aa0;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ea94c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea9560_0, 0;
    %assign/vec4 v0x1ea9650_0, 0;
    %wait E_0x1e79030;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e649f0;
    %load/vec4 v0x1ea9650_0;
    %load/vec4 v0x1ea9560_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1ea94c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x1ea94c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea9560_0, 0;
    %assign/vec4 v0x1ea9650_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1e79030;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1ea9080;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e79270;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x1ea94c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1ea9560_0, 0;
    %assign/vec4 v0x1ea9650_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1e7e520;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eaae80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eab190_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1e7e520;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1eaae80_0;
    %inv;
    %store/vec4 v0x1eaae80_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1e7e520;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ea9280_0, v0x1eab2f0_0, v0x1eab770_0, v0x1eab5c0_0, v0x1eab520_0, v0x1eaafc0_0, v0x1eaaf20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1e7e520;
T_7 ;
    %load/vec4 v0x1eab0f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1eab0f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1eab0f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1eab0f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1eab0f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1eab0f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1eab0f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1e7e520;
T_8 ;
    %wait E_0x1e79270;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eab0f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eab0f0_0, 4, 32;
    %load/vec4 v0x1eab230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1eab0f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eab0f0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eab0f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eab0f0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1eaafc0_0;
    %load/vec4 v0x1eaafc0_0;
    %load/vec4 v0x1eaaf20_0;
    %xor;
    %load/vec4 v0x1eaafc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1eab0f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eab0f0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1eab0f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eab0f0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/truthtable1/iter0/response0/top_module.sv";
