Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Oct 29 16:17:23 2016
| Host         : ECE400-9877QW1 running 64-bit Service Pack 1  (build 7601)
| Command      : report_drc -file nexys4DDR_drc_opted.rpt
| Design       : nexys4DDR
| Device       : xc7a100tcsg324-1
| Speed File   : -1
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_nexys4DDR
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2

2. REPORT DETAILS
-----------------
PLIO-3#1 Warning
Placement Constraints Check for IO constraints  
Partially locked IO Bus is found. Following components of the IO Bus SW[15:0] are not locked:  SW[13] SW[12] SW[11] SW[10] SW[9] SW[8] SW[7]
Related violations: <none>

PLIO-7#1 Warning
Placement Constraints Check for IO constraints  
An IO Bus SW[15:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (SW[13], SW[12], SW[11], SW[10], SW[9], SW[8], SW[7]); LVCMOS33 (SW[15], SW[14], SW[6], SW[5], SW[4], SW[3], SW[2], SW[1], SW[0]); 
Related violations: <none>


