<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p80" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_80{left:96px;bottom:1124px;letter-spacing:0.17px;}
#t2_80{left:450px;bottom:1130px;}
#t3_80{left:450px;bottom:1124px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t4_80{left:83px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t5_80{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t6_80{left:138px;bottom:967px;letter-spacing:0.13px;}
#t7_80{left:206px;bottom:967px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t8_80{left:726px;bottom:967px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t9_80{left:138px;bottom:932px;letter-spacing:0.12px;}
#ta_80{left:204px;bottom:932px;letter-spacing:0.11px;word-spacing:0.01px;}
#tb_80{left:138px;bottom:888px;letter-spacing:0.09px;}
#tc_80{left:138px;bottom:854px;letter-spacing:0.11px;}
#td_80{left:222px;bottom:855px;letter-spacing:-0.24px;}
#te_80{left:247px;bottom:854px;}
#tf_80{left:270px;bottom:855px;letter-spacing:-0.15px;word-spacing:0.01px;}
#tg_80{left:369px;bottom:854px;}
#th_80{left:388px;bottom:855px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#ti_80{left:138px;bottom:828px;letter-spacing:0.1px;}
#tj_80{left:138px;bottom:792px;}
#tk_80{left:165px;bottom:792px;letter-spacing:0.1px;word-spacing:-0.02px;}
#tl_80{left:434px;bottom:792px;letter-spacing:0.12px;}
#tm_80{left:446px;bottom:792px;letter-spacing:0.11px;}
#tn_80{left:538px;bottom:792px;letter-spacing:0.03px;}
#to_80{left:553px;bottom:792px;letter-spacing:0.19px;word-spacing:-0.12px;}
#tp_80{left:165px;bottom:773px;letter-spacing:0.1px;word-spacing:-0.23px;}
#tq_80{left:165px;bottom:755px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tr_80{left:137px;bottom:729px;letter-spacing:0.1px;word-spacing:-0.02px;}
#ts_80{left:137px;bottom:692px;}
#tt_80{left:165px;bottom:692px;letter-spacing:0.09px;word-spacing:-0.15px;}
#tu_80{left:433px;bottom:692px;letter-spacing:0.12px;}
#tv_80{left:445px;bottom:692px;letter-spacing:0.11px;word-spacing:-0.15px;}
#tw_80{left:709px;bottom:692px;letter-spacing:0.12px;}
#tx_80{left:725px;bottom:692px;letter-spacing:0.09px;word-spacing:-0.14px;}
#ty_80{left:165px;bottom:674px;letter-spacing:0.09px;word-spacing:0.02px;}
#tz_80{left:165px;bottom:656px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t10_80{left:138px;bottom:630px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t11_80{left:198px;bottom:630px;letter-spacing:0.13px;}
#t12_80{left:265px;bottom:630px;letter-spacing:0.1px;word-spacing:-0.09px;}
#t13_80{left:138px;bottom:611px;letter-spacing:0.12px;word-spacing:1.09px;}
#t14_80{left:249px;bottom:611px;letter-spacing:0.11px;}
#t15_80{left:269px;bottom:611px;letter-spacing:0.11px;word-spacing:1.12px;}
#t16_80{left:589px;bottom:611px;letter-spacing:0.11px;}
#t17_80{left:604px;bottom:611px;letter-spacing:0.11px;word-spacing:1.13px;}
#t18_80{left:138px;bottom:593px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t19_80{left:431px;bottom:593px;letter-spacing:0.11px;}
#t1a_80{left:446px;bottom:593px;}
#t1b_80{left:138px;bottom:567px;letter-spacing:0.11px;word-spacing:2.04px;}
#t1c_80{left:138px;bottom:549px;letter-spacing:0.1px;}
#t1d_80{left:138px;bottom:523px;letter-spacing:0.11px;}
#t1e_80{left:138px;bottom:489px;letter-spacing:0.11px;}
#t1f_80{left:138px;bottom:463px;letter-spacing:0.11px;word-spacing:1.79px;}
#t1g_80{left:138px;bottom:445px;letter-spacing:0.1px;word-spacing:-0.32px;}
#t1h_80{left:138px;bottom:427px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1i_80{left:648px;bottom:427px;letter-spacing:0.11px;}
#t1j_80{left:138px;bottom:400px;letter-spacing:0.11px;word-spacing:0.19px;}
#t1k_80{left:784px;bottom:400px;letter-spacing:0.09px;}
#t1l_80{left:800px;bottom:400px;letter-spacing:0.1px;word-spacing:0.21px;}
#t1m_80{left:138px;bottom:382px;letter-spacing:0.11px;word-spacing:0.76px;}
#t1n_80{left:138px;bottom:364px;letter-spacing:0.1px;}
#t1o_80{left:138px;bottom:338px;letter-spacing:0.11px;word-spacing:-0.26px;}
#t1p_80{left:770px;bottom:338px;letter-spacing:0.12px;}
#t1q_80{left:786px;bottom:338px;letter-spacing:0.11px;word-spacing:-0.26px;}
#t1r_80{left:138px;bottom:320px;letter-spacing:0.11px;}
#t1s_80{left:138px;bottom:294px;letter-spacing:0.11px;word-spacing:-0.11px;}
#t1t_80{left:138px;bottom:275px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1u_80{left:138px;bottom:242px;letter-spacing:0.13px;}
#t1v_80{left:193px;bottom:217px;letter-spacing:-0.1px;}
#t1w_80{left:217px;bottom:217px;}
#t1x_80{left:241px;bottom:217px;letter-spacing:-0.17px;}
#t1y_80{left:298px;bottom:215px;letter-spacing:-0.01px;}
#t1z_80{left:379px;bottom:217px;letter-spacing:-0.15px;}
#t20_80{left:193px;bottom:201px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t21_80{left:291px;bottom:198px;}
#t22_80{left:319px;bottom:201px;letter-spacing:-0.2px;word-spacing:0.05px;}
#t23_80{left:220px;bottom:184px;letter-spacing:-0.15px;}
#t24_80{left:286px;bottom:183px;}
#t25_80{left:309px;bottom:184px;letter-spacing:-0.17px;}
#t26_80{left:367px;bottom:182px;}
#t27_80{left:193px;bottom:167px;letter-spacing:-0.17px;}
#t28_80{left:193px;bottom:150px;letter-spacing:-0.15px;}
#t29_80{left:234px;bottom:150px;}
#t2a_80{left:255px;bottom:150px;letter-spacing:-0.16px;word-spacing:0.01px;}
#t2b_80{left:552px;bottom:157px;}
#t2c_80{left:559px;bottom:150px;}
#t2d_80{left:192px;bottom:133px;letter-spacing:-0.15px;}
#t2e_80{left:258px;bottom:133px;}
#t2f_80{left:280px;bottom:133px;letter-spacing:-0.18px;}
#t2g_80{left:296px;bottom:1053px;letter-spacing:-0.16px;}
#t2h_80{left:405px;bottom:1053px;letter-spacing:-0.26px;}
#t2i_80{left:430px;bottom:1053px;}
#t2j_80{left:517px;bottom:1053px;}
#t2k_80{left:540px;bottom:1053px;}
#t2l_80{left:629px;bottom:1053px;}
#t2m_80{left:327px;bottom:1025px;letter-spacing:-0.16px;}
#t2n_80{left:336px;bottom:1008px;letter-spacing:-0.13px;}
#t2o_80{left:448px;bottom:1017px;letter-spacing:-0.12px;}
#t2p_80{left:546px;bottom:1025px;letter-spacing:-0.16px;}
#t2q_80{left:571px;bottom:1008px;letter-spacing:-0.26px;}
#t2r_80{left:354px;bottom:989px;}
#t2s_80{left:474px;bottom:987px;}
#t2t_80{left:585px;bottom:987px;}

.s1_80{font-size:15px;font-family:Arial-Bold_od1;color:#000;}
.s2_80{font-size:3px;font-family:Arial-Bold_od1;color:#7F7F7F;}
.s3_80{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s4_80{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s5_80{font-size:14px;font-family:Courier_ws;color:#000;}
.s6_80{font-size:14px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s7_80{font-size:15px;font-family:TimesNewRomanPSMT_wq;color:#000;}
.s8_80{font-size:15px;font-family:SymbolMT_wy;color:#000;}
.s9_80{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sa_80{font-size:11px;font-family:Courier_ws;color:#000;}
.sb_80{font-size:14px;font-family:SymbolMT_wy;color:#000;}
.sc_80{font-size:11px;font-family:sub_ArialMT_lsr;color:#000;}
.sd_80{font-size:14px;font-family:TimesNewRomanPSMT_wq;color:#000;}
.t.v0_80{transform:scaleX(0.126);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts80" type="text/css" >

@font-face {
	font-family: Arial-Bold_od1;
	src: url("fonts/Arial-Bold_od1.woff") format("woff");
}

@font-face {
	font-family: Courier_ws;
	src: url("fonts/Courier_ws.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_wy;
	src: url("fonts/SymbolMT_wy.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_wq;
	src: url("fonts/TimesNewRomanPSMT_wq.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg80Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg80" style="-webkit-user-select: none;"><object width="935" height="1210" data="80/80.svg" type="image/svg+xml" id="pdf80" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_80" class="t s1_80">JRCADDIUSP </span><span id="t2_80" class="t v0_80 s2_80">I</span><span id="t3_80" class="t s1_80">Jump Register Compact, Adjust Stack Pointer (16-bit) </span>
<span id="t4_80" class="t s3_80">MIPS® Architecture for Programmers Volume II-B: microMIPS32™ Instruction Set, Revision 6.05 </span><span id="t5_80" class="t s3_80">80 </span>
<span id="t6_80" class="t s4_80">Format: </span><span id="t7_80" class="t s5_80">JRCADDIUSP decoded_immediate </span><span id="t8_80" class="t s6_80">microMIPS Release 6 </span>
<span id="t9_80" class="t s4_80">Purpose: </span><span id="ta_80" class="t s7_80">Jump Register Compact, Adjust Stack Pointer (16-bit) </span>
<span id="tb_80" class="t s7_80">To execute a branch to an instruction address in a register and adjust stack pointer </span>
<span id="tc_80" class="t s4_80">Description: </span><span id="td_80" class="t s5_80">PC </span><span id="te_80" class="t s8_80"> </span><span id="tf_80" class="t s5_80">GPR[ra]; SP </span><span id="tg_80" class="t s8_80"> </span><span id="th_80" class="t s5_80">SP + zero_extend(Immediate &lt;&lt; 2) </span>
<span id="ti_80" class="t s9_80">For processors that do not implement the MIPS ISA: </span>
<span id="tj_80" class="t s7_80">• </span><span id="tk_80" class="t s7_80">Jump to the effective target address in GPR </span><span id="tl_80" class="t s9_80">rs</span><span id="tm_80" class="t s7_80">. Bit 0 of GPR </span><span id="tn_80" class="t s9_80">rs </span><span id="to_80" class="t s7_80">is interpreted as the target ISA Mode: if this bit </span>
<span id="tp_80" class="t s7_80">is 0, signal an Address Error exception when the target instruction is fetched because this target ISA Mode is not </span>
<span id="tq_80" class="t s7_80">supported. Otherwise, set bit 0 of the target address to zero, and fetch the instruction. </span>
<span id="tr_80" class="t s9_80">For processors that do implement the MIPS ISA: </span>
<span id="ts_80" class="t s7_80">• </span><span id="tt_80" class="t s7_80">Jump to the effective target address in GPR </span><span id="tu_80" class="t s9_80">rs</span><span id="tv_80" class="t s7_80">. Set the ISA Mode bit to the value in GPR </span><span id="tw_80" class="t s9_80">rs </span><span id="tx_80" class="t s7_80">bit 0. Set bit 0 of the </span>
<span id="ty_80" class="t s7_80">target address to zero. If the target ISA Mode bit is 0 and the target address is not 4-byte aligned, an Address </span>
<span id="tz_80" class="t s7_80">Error exception will occur when the target instruction is fetched. </span>
<span id="t10_80" class="t s7_80">The 5-bit </span><span id="t11_80" class="t s9_80">immediate </span><span id="t12_80" class="t s7_80">field is first shifted left by two bits and then zero-extended. This amount is then added to the 32- </span>
<span id="t13_80" class="t s7_80">bit value of GPR </span><span id="t14_80" class="t s9_80">29 </span><span id="t15_80" class="t s7_80">and the 32-bit arithmetic result is placed into GPR </span><span id="t16_80" class="t s9_80">29</span><span id="t17_80" class="t s7_80">. No Integer Overflow exception occurs </span>
<span id="t18_80" class="t s7_80">under any circumstances for the update of GPR </span><span id="t19_80" class="t s9_80">29</span><span id="t1a_80" class="t s7_80">. </span>
<span id="t1b_80" class="t s7_80">It is implementation-specific whether interrupts are disabled during the sequence of operations generated by this </span>
<span id="t1c_80" class="t s7_80">instruction. </span>
<span id="t1d_80" class="t s7_80">Compact jumps do not have delay slots. The instruction after the jump is NOT executed when the jump is executed. </span>
<span id="t1e_80" class="t s4_80">Restrictions: </span>
<span id="t1f_80" class="t s7_80">If only one instruction set is implemented, then the effective target address must obey the alignment rules of the </span>
<span id="t1g_80" class="t s7_80">instruction set. If multiple instruction sets are implemented, the effective target address must obey the alignment rules </span>
<span id="t1h_80" class="t s7_80">of the intended instruction set of the target address as specified by the bit 0 or GPR </span><span id="t1i_80" class="t s9_80">rs. </span>
<span id="t1j_80" class="t s7_80">For processors which implement MIPS and the ISAMode bit of the target address is MIPS (bit 0 of GPR </span><span id="t1k_80" class="t s9_80">rs </span><span id="t1l_80" class="t s7_80">is 0) and </span>
<span id="t1m_80" class="t s7_80">address bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruc- </span>
<span id="t1n_80" class="t s7_80">tion. </span>
<span id="t1o_80" class="t s7_80">For processors that do not implement MIPS ISA, if the intended target ISAMode is MIPS (bit 0 of GPR </span><span id="t1p_80" class="t s9_80">rs </span><span id="t1q_80" class="t s7_80">is zero), an </span>
<span id="t1r_80" class="t s7_80">Address Error exception occurs when the jump target is fetched as an instruction. </span>
<span id="t1s_80" class="t s7_80">Any instruction, including a branch or jump, may immediately follow a branch or jump, that is, delay slot restrictions </span>
<span id="t1t_80" class="t s7_80">do not apply in Release 6. </span>
<span id="t1u_80" class="t s4_80">Operation: </span>
<span id="t1v_80" class="t s5_80">PC </span><span id="t1w_80" class="t s8_80"> </span><span id="t1x_80" class="t s5_80">GPR[31] </span>
<span id="t1y_80" class="t sa_80">GPRLEN-1..1 </span>
<span id="t1z_80" class="t s5_80">|| 0 </span>
<span id="t20_80" class="t s5_80">if ( Config3 </span>
<span id="t21_80" class="t sa_80">ISA </span>
<span id="t22_80" class="t s5_80">&gt; 1 ) </span>
<span id="t23_80" class="t s5_80">ISAMode </span><span id="t24_80" class="t s8_80"> </span><span id="t25_80" class="t s5_80">GPR[31] </span>
<span id="t26_80" class="t sa_80">0 </span>
<span id="t27_80" class="t s5_80">endif </span>
<span id="t28_80" class="t s5_80">temp </span><span id="t29_80" class="t sb_80"> </span><span id="t2a_80" class="t s5_80">GPR[29] + zero_extend(immediate || 0 </span>
<span id="t2b_80" class="t sa_80">2 </span>
<span id="t2c_80" class="t s5_80">) </span>
<span id="t2d_80" class="t s5_80">GPR[29] </span><span id="t2e_80" class="t sb_80"> </span><span id="t2f_80" class="t s5_80">temp </span>
<span id="t2g_80" class="t sc_80">15 </span><span id="t2h_80" class="t sc_80">10 </span><span id="t2i_80" class="t sc_80">9 </span><span id="t2j_80" class="t sc_80">5 </span><span id="t2k_80" class="t sc_80">4 </span><span id="t2l_80" class="t sc_80">0 </span>
<span id="t2m_80" class="t sd_80">POOL16C </span>
<span id="t2n_80" class="t sd_80">010001 </span>
<span id="t2o_80" class="t sd_80">immediate </span>
<span id="t2p_80" class="t sd_80">JRCADDIUSP </span>
<span id="t2q_80" class="t sd_80">10011 </span>
<span id="t2r_80" class="t sc_80">6 </span>
<span id="t2s_80" class="t sc_80">5 </span><span id="t2t_80" class="t sc_80">5 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
