

================================================================
== Vitis HLS Report for 'pe'
================================================================
* Date:           Thu Oct 15 18:47:18 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        CONV_LAYER
* Solution:       SOTA (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 4.667 ns |   0.81 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       74|       74| 0.345 us | 0.345 us |   75|   75|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_3_VITIS_LOOP_27_1_VITIS_LOOP_30_2  |       72|       72|         7|          6|          1|    12|    yes   |
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 6, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%input_registers_0_3_V_4 = alloca i32"   --->   Operation 10 'alloca' 'input_registers_0_3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_3 = alloca i32"   --->   Operation 11 'alloca' 'input_registers_1_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_registers_1_3_V_4 = alloca i32"   --->   Operation 12 'alloca' 'input_registers_1_3_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_registers_2_0_V = alloca i32"   --->   Operation 13 'alloca' 'input_registers_2_0_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_registers_2_1_V = alloca i32"   --->   Operation 14 'alloca' 'input_registers_2_1_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_8, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_7, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_6, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_5, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_4, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_3, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_input_stream_V_0, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_8"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_7"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_6"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_5"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_4"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_3"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_2"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_1"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_input_stream_V_0"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 33 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_buffers, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_buffers"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %weight_stream_V, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %weight_stream_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pe_weight_stream_V, void @empty_1, i32, i32, void @empty_0, i32, i32, void @empty_0, void @empty_0, void @empty_0, i32, i32, i32, i32, void @empty_0, void @empty_0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %pe_weight_stream_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%weight_registers_V = alloca i64" [CONV_LAYER/buf2pe.cpp:17]   --->   Operation 40 'alloca' 'weight_registers_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%inner_fifos_0_0_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 41 'alloca' 'inner_fifos_0_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V"   --->   Operation 42 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inner_fifos_0_1_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 44 'alloca' 'inner_fifos_0_1_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%empty_8 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V"   --->   Operation 45 'specchannel' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%inner_fifos_0_2_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 47 'alloca' 'inner_fifos_0_2_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%empty_9 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_0_NF_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V"   --->   Operation 48 'specchannel' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_0_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%inner_fifos_1_0_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 50 'alloca' 'inner_fifos_1_0_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_10 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_0_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V"   --->   Operation 51 'specchannel' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_0_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%inner_fifos_1_1_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 53 'alloca' 'inner_fifos_1_1_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_11 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_1_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V"   --->   Operation 54 'specchannel' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_1_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%inner_fifos_1_2_V_V = alloca i64" [CONV_LAYER/buf2pe.cpp:18]   --->   Operation 56 'alloca' 'inner_fifos_1_2_V_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_12 = specchannel i32 @_ssdm_op_SpecChannel, void @inner_fifos_LF_1_NF_LF_2_NF_OC_V_OC_V_str, i32, void @p_str, void @p_str, i32, i32, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V"   --->   Operation 57 'specchannel' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inner_fifos_1_2_V_V, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @p_str"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.60ns)   --->   "%br_ln25 = br void" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 59 'br' 'br_ln25' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 4.66>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten26 = phi i4, void %bb164, i4 %add_ln25, void %bb157.2.2.2" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 60 'phi' 'indvar_flatten26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%output_x = phi i2, void %bb164, i2 %select_ln25_3, void %bb157.2.2.2" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 61 'phi' 'output_x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4, void %bb164, i4 %select_ln27_4, void %bb157.2.2.2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 62 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%output_y = phi i2, void %bb164, i2 %select_ln27_3, void %bb157.2.2.2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 63 'phi' 'output_y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%kernel_y = phi i2, void %bb164, i2 %add_ln30, void %bb157.2.2.2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 64 'phi' 'kernel_y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%input_num_index = phi i32, void %bb164, i32 %input_num_index_2, void %bb157.2.2.2"   --->   Operation 65 'phi' 'input_num_index' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i2 %output_x" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 66 'trunc' 'trunc_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i2 %output_y" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 67 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.12ns)   --->   "%empty_13 = or i1 %trunc_ln27, i1 %trunc_ln25" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 68 'or' 'empty_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.65ns)   --->   "%icmp_ln25 = icmp_eq  i4 %indvar_flatten26, i4" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 69 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.70ns)   --->   "%add_ln25 = add i4, i4 %indvar_flatten26" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 70 'add' 'add_ln25' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split10, void" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 71 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.65ns)   --->   "%icmp_ln27 = icmp_eq  i4 %indvar_flatten, i4" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 72 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.27ns)   --->   "%select_ln25 = select i1 %icmp_ln27, i2, i2 %output_y" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 73 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.43ns)   --->   "%add_ln25_1 = add i2, i2 %output_x" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 74 'add' 'add_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln25_1 = trunc i2 %add_ln25_1" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 75 'trunc' 'trunc_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%select_ln25_1 = select i1 %icmp_ln27, i1 %trunc_ln25_1, i1 %trunc_ln25" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 76 'select' 'select_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln27_2)   --->   "%select_ln25_2 = select i1 %icmp_ln27, i1 %trunc_ln25_1, i1 %empty_13" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 77 'select' 'select_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln25)   --->   "%xor_ln25 = xor i1 %icmp_ln27, i1" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 78 'xor' 'xor_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.34ns)   --->   "%icmp_ln30 = icmp_eq  i2 %kernel_y, i2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 79 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln25 = and i1 %icmp_ln30, i1 %xor_ln25" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 80 'and' 'and_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.27ns)   --->   "%select_ln25_3 = select i1 %icmp_ln27, i2 %add_ln25_1, i2 %output_x" [CONV_LAYER/buf2pe.cpp:25]   --->   Operation 81 'select' 'select_ln25_3' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.43ns)   --->   "%output_y_2 = add i2, i2 %select_ln25" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 82 'add' 'output_y_2' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.12ns)   --->   "%or_ln27 = or i1 %and_ln25, i1 %icmp_ln27" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 83 'or' 'or_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.27ns)   --->   "%select_ln27 = select i1 %or_ln27, i2, i2 %kernel_y" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 84 'select' 'select_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.22ns)   --->   "%select_ln27_1 = select i1 %or_ln27, i32, i32 %input_num_index" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 85 'select' 'select_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node p_mid1)   --->   "%trunc_ln27_1 = trunc i2 %output_y_2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 86 'trunc' 'trunc_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.27ns) (out node of the LUT)   --->   "%p_mid1 = or i1 %trunc_ln27_1, i1 %select_ln25_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 87 'or' 'p_mid1' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln27_2 = select i1 %and_ln25, i1 %p_mid1, i1 %select_ln25_2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 88 'select' 'select_ln27_2' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.27ns)   --->   "%select_ln27_3 = select i1 %and_ln25, i2 %output_y_2, i2 %select_ln25" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 89 'select' 'select_ln27_3' <Predicate = (!icmp_ln25)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%kernel_y_cast6 = zext i2 %select_ln27" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 90 'zext' 'kernel_y_cast6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.57ns)   --->   "%empty_27 = add i3, i3 %kernel_y_cast6" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 91 'add' 'empty_27' <Predicate = (!icmp_ln25)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_cast40 = zext i3 %empty_27" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 92 'zext' 'p_cast40' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.91ns)   --->   "%mul = mul i7, i7 %p_cast40" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 93 'mul' 'mul' <Predicate = (!icmp_ln25)> <Delay = 0.91> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %mul, i32" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 94 'bitselect' 'tmp_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.34ns)   --->   "%cmp50 = icmp_eq  i2 %select_ln27, i2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 95 'icmp' 'cmp50' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.34ns)   --->   "%notrhs = icmp_ne  i2 %select_ln27, i2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 96 'icmp' 'notrhs' <Predicate = (!icmp_ln25)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %select_ln27_2, void %bb163.0, void %.split4._crit_edge.0" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 97 'br' 'br_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%empty_18 = trunc i32 %select_ln27_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 98 'trunc' 'empty_18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%p_shl18 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_18, i1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 99 'bitconcatenate' 'p_shl18' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.60ns)   --->   "%br_ln70 = br i1 %cmp50, void %bb162.0.0.0, void %bb157.0.0.0" [CONV_LAYER/buf2pe.cpp:70]   --->   Operation 100 'br' 'br_ln70' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln55 = trunc i32 %select_ln27_1" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 101 'trunc' 'trunc_ln55' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i2.i1.i1, i2 %trunc_ln55, i2, i1 %tmp_1, i1" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 102 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.70ns)   --->   "%add_ln55 = add i6 %tmp, i6 %p_shl18" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 103 'add' 'add_ln55' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %cmp50, void %bb162.0.0.1, void %bb160.0.0.1" [CONV_LAYER/buf2pe.cpp:72]   --->   Operation 104 'br' 'br_ln72' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i6 %add_ln55" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 105 'zext' 'zext_ln74' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%input_buffers_addr = getelementptr i8 %input_buffers, i64, i64 %zext_ln74"   --->   Operation 106 'getelementptr' 'input_buffers_addr' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_2 : Operation 107 [2/2] (0.59ns)   --->   "%input_buffers_load = load i6 %input_buffers_addr"   --->   Operation 107 'load' 'input_buffers_load' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_2 : Operation 108 [1/1] (0.70ns)   --->   "%add_ln55_1 = add i6 %add_ln55, i6" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 108 'add' 'add_ln55_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %cmp50, void %bb162.0.0.2, void %bb160.0.0.2" [CONV_LAYER/buf2pe.cpp:72]   --->   Operation 109 'br' 'br_ln72' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i6 %add_ln55_1" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 110 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%input_buffers_addr_1 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_1"   --->   Operation 111 'getelementptr' 'input_buffers_addr_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_2 : Operation 112 [2/2] (0.59ns)   --->   "%input_buffers_load_1 = load i6 %input_buffers_addr_1"   --->   Operation 112 'load' 'input_buffers_load_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_2 : Operation 113 [1/1] (0.85ns)   --->   "%icmp_ln121 = icmp_eq  i32 %select_ln27_1, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 113 'icmp' 'icmp_ln121' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.88ns)   --->   "%add_ln124 = add i32, i32 %select_ln27_1" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 114 'add' 'add_ln124' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.60ns)   --->   "%br_ln70 = br i1 %cmp50, void %bb162.0.1.0, void %._crit_edge4.0.1.0" [CONV_LAYER/buf2pe.cpp:70]   --->   Operation 115 'br' 'br_ln70' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.0.1.0, void %.thread.0.1.0" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 116 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.0.1.1, void %.thread.0.1.1" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 117 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.0.1.2_ifconv, void %.thread.0.1.2" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 118 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.0.2.0, void %.thread.0.2.0" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 119 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.0.2.1, void %.thread.0.2.1" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 120 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.0.2.2, void %.thread.0.2.2" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 121 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %select_ln27_2, void %bb163.1, void %.split4._crit_edge.1" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 122 'br' 'br_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.1.1.0, void %.thread.1.1.0" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 123 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.1.1.1, void %.thread.1.1.1" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 124 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.1.1.2_ifconv, void %.thread.1.1.2" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 125 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.1.2.1.critedge, void %.thread.1.2.0" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 126 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.1.2.2, void %.thread.1.2.2" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 127 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %select_ln27_2, void %bb163.2, void %.split4._crit_edge.2" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 128 'br' 'br_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.2.0.0, void %bb161.2.0.1.critedge" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 129 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.2.1.0, void %.thread.2.1.0" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 130 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.2.1.1, void %.thread.2.1.1" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 131 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.2.1.2, void %.thread.2.1.2" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 132 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.2.2.1.critedge, void %.thread.2.2.0" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 133 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %notrhs, void %bb157.2.2.2, void %.thread.2.2.2" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 134 'br' 'br_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.70ns)   --->   "%add_ln27_1 = add i4 %indvar_flatten, i4" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 135 'add' 'add_ln27_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.35ns)   --->   "%select_ln27_4 = select i1 %icmp_ln27, i4, i4 %add_ln27_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 136 'select' 'select_ln27_4' <Predicate = (!icmp_ln25)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.13>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @LOOP_3_VITIS_LOOP_27_1_VITIS_LOOP_30_2_str"   --->   Operation 137 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 138 'speclooptripcount' 'empty_25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_27_1_VITIS_LOOP_30_2_str"   --->   Operation 139 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i2 %select_ln27" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 140 'zext' 'zext_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 141 'specpipeline' 'specpipeline_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 142 'specloopname' 'specloopname_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln27, i2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 143 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.70ns)   --->   "%empty_26 = sub i4 %p_shl, i4 %zext_ln30" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 144 'sub' 'empty_26' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty_26" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 145 'zext' 'p_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%mul1 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %tmp_1, i1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 146 'bitconcatenate' 'mul1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%mul34_cast = zext i2 %mul1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 147 'zext' 'mul34_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.09ns)   --->   "%weight_stream_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 148 'read' 'weight_stream_V_read' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%weight_registers_V_addr = getelementptr i8 %weight_registers_V, i64, i64 %p_cast" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 149 'getelementptr' 'weight_registers_V_addr' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.59ns)   --->   "%store_ln182 = store i8 %weight_stream_V_read, i4 %weight_registers_V_addr"   --->   Operation 150 'store' 'store_ln182' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.split4._crit_edge.0" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 151 'br' 'br_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (1.09ns)   --->   "%inner_fifos_0_0_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 152 'read' 'inner_fifos_0_0_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 153 [1/1] (0.60ns)   --->   "%br_ln87 = br void %bb157.0.0.0" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 153 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_3 : Operation 154 [1/1] (1.09ns)   --->   "%inner_fifos_0_1_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 154 'read' 'inner_fifos_0_1_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 155 [1/1] (0.60ns)   --->   "%br_ln87 = br void %bb157.0.0.1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 155 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_3 : Operation 156 [1/2] (0.59ns)   --->   "%input_buffers_load = load i6 %input_buffers_addr"   --->   Operation 156 'load' 'input_buffers_load' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_3 : Operation 157 [1/1] (0.60ns)   --->   "%br_ln79 = br void %bb157.0.0.1" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 157 'br' 'br_ln79' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_3_load = load i8 %input_registers_1_0_V_3" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 158 'load' 'input_registers_1_0_V_3_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V_3_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 159 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 160 [1/1] (1.09ns)   --->   "%inner_fifos_0_2_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 160 'read' 'inner_fifos_0_2_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 161 [1/1] (0.60ns)   --->   "%br_ln87 = br void %bb157.0.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 161 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_3 : Operation 162 [1/2] (0.59ns)   --->   "%input_buffers_load_1 = load i6 %input_buffers_addr_1"   --->   Operation 162 'load' 'input_buffers_load_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_3 : Operation 163 [1/1] (0.60ns)   --->   "%br_ln79 = br void %bb157.0.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 163 'br' 'br_ln79' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%input_registers_2_0_V_load = load i8 %input_registers_2_0_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 164 'load' 'input_registers_2_0_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8 %input_registers_2_0_V_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 165 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 166 [1/1] (0.22ns)   --->   "%select_ln121 = select i1 %icmp_ln121, i32, i32 %add_ln124" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 166 'select' 'select_ln121' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%empty_14 = trunc i32 %select_ln121" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 167 'trunc' 'empty_14' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%p_shl17_0_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_14, i4" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 168 'bitconcatenate' 'p_shl17_0_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%empty_15 = trunc i32 %select_ln121" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 169 'trunc' 'empty_15' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%p_shl18_0_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_15, i1" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 170 'bitconcatenate' 'p_shl18_0_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (1.09ns)   --->   "%inner_fifos_1_0_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 171 'read' 'inner_fifos_1_0_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 172 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.0.1.0" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 172 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_3 : Operation 173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_12 = add i6 %p_shl18_0_1, i6 %mul34_cast" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 173 'add' 'add_ln55_12' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 174 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln55_3 = add i6 %add_ln55_12, i6 %p_shl17_0_1" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 174 'add' 'add_ln55_3' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %cmp50, void %bb162.0.1.1, void %bb160.0.1.1" [CONV_LAYER/buf2pe.cpp:72]   --->   Operation 175 'br' 'br_ln72' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i6 %add_ln55_3" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 176 'zext' 'zext_ln74_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%input_buffers_addr_3 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_3"   --->   Operation 177 'getelementptr' 'input_buffers_addr_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_3 : Operation 178 [2/2] (0.59ns)   --->   "%input_buffers_load_3 = load i6 %input_buffers_addr_3"   --->   Operation 178 'load' 'input_buffers_load_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_3 : Operation 179 [1/1] (0.70ns)   --->   "%add_ln55_4 = add i6 %add_ln55_3, i6" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 179 'add' 'add_ln55_4' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %cmp50, void %bb162.0.1.2, void %bb160.0.1.2" [CONV_LAYER/buf2pe.cpp:72]   --->   Operation 180 'br' 'br_ln72' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln74_4 = zext i6 %add_ln55_4" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 181 'zext' 'zext_ln74_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%input_buffers_addr_4 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_4"   --->   Operation 182 'getelementptr' 'input_buffers_addr_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_3 : Operation 183 [2/2] (0.59ns)   --->   "%input_buffers_load_4 = load i6 %input_buffers_addr_4"   --->   Operation 183 'load' 'input_buffers_load_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%input_registers_2_1_V_load = load i8 %input_registers_2_1_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 184 'load' 'input_registers_2_1_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_1_V_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 185 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 186 [1/1] (0.85ns)   --->   "%icmp_ln121_1 = icmp_eq  i32 %select_ln121, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 186 'icmp' 'icmp_ln121_1' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.88ns)   --->   "%add_ln124_1 = add i32, i32 %select_ln121" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 187 'add' 'add_ln124_1' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.22ns)   --->   "%select_ln121_1 = select i1 %icmp_ln121_1, i32, i32 %add_ln124_1" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 188 'select' 'select_ln121_1' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%empty_16 = trunc i32 %select_ln121_1" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 189 'trunc' 'empty_16' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%p_shl17_0_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_16, i4" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 190 'bitconcatenate' 'p_shl17_0_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%empty_17 = trunc i32 %select_ln121_1" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 191 'trunc' 'empty_17' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%p_shl18_0_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_17, i1" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 192 'bitconcatenate' 'p_shl18_0_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8, i8 %inner_fifos_1_0_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 193 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.0.2.0" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 194 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_13 = add i6 %p_shl18_0_2, i6 %mul34_cast" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 195 'add' 'add_ln55_13' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_3 : Operation 196 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln55_6 = add i6 %add_ln55_13, i6 %p_shl17_0_2" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 196 'add' 'add_ln55_6' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>

State 4 <SV = 3> <Delay = 1.98>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%storemerge = phi i8 %inner_fifos_0_0_V_V_read, void %bb162.0.0.0, i8, void %.split4._crit_edge.0" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 197 'phi' 'storemerge' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %storemerge" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 198 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 199 [1/1] (0.00ns)   --->   "%input_registers_0_1_V = phi i8 %input_buffers_load, void %bb160.0.0.1, i8 %inner_fifos_0_1_V_V_read, void %bb162.0.0.1"   --->   Operation 199 'phi' 'input_registers_0_1_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (0.00ns)   --->   "%input_registers_0_2_V = phi i8 %input_buffers_load_1, void %bb160.0.0.2, i8 %inner_fifos_0_2_V_V_read, void %bb162.0.0.2"   --->   Operation 200 'phi' 'input_registers_0_2_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%input_registers_1_0_V = phi i8 %inner_fifos_1_0_V_V_read, void %bb162.0.1.0, i8, void %bb157.0.0.2_ifconv" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 201 'phi' 'input_registers_1_0_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V, i8 %inner_fifos_0_0_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 202 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.0.1.0" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 203 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_1_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 204 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 205 [1/1] (1.09ns)   --->   "%inner_fifos_1_1_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 205 'read' 'inner_fifos_1_1_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_4 : Operation 206 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.0.1.1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 206 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_4 : Operation 207 [1/2] (0.59ns)   --->   "%input_buffers_load_3 = load i6 %input_buffers_addr_3"   --->   Operation 207 'load' 'input_buffers_load_3' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_4 : Operation 208 [1/1] (0.60ns)   --->   "%br_ln79 = br void %._crit_edge4.0.1.1" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 208 'br' 'br_ln79' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_4 : Operation 209 [1/1] (1.09ns)   --->   "%inner_fifos_1_2_V_V_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 209 'read' 'inner_fifos_1_2_V_V_read' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_4 : Operation 210 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.0.1.2" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 210 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_4 : Operation 211 [1/2] (0.59ns)   --->   "%input_buffers_load_4 = load i6 %input_buffers_addr_4"   --->   Operation 211 'load' 'input_buffers_load_4' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_4 : Operation 212 [1/1] (0.60ns)   --->   "%br_ln79 = br void %._crit_edge4.0.1.2" [CONV_LAYER/buf2pe.cpp:79]   --->   Operation 212 'br' 'br_ln79' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_4 : Operation 213 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 213 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln74_6 = zext i6 %add_ln55_6" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 214 'zext' 'zext_ln74_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%input_buffers_addr_6 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_6"   --->   Operation 215 'getelementptr' 'input_buffers_addr_6' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 216 [2/2] (0.59ns)   --->   "%input_registers_2_1_V_4 = load i6 %input_buffers_addr_6"   --->   Operation 216 'load' 'input_registers_2_1_V_4' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_4 : Operation 217 [1/1] (0.70ns)   --->   "%add_ln55_7 = add i6 %add_ln55_6, i6" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 217 'add' 'add_ln55_7' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln74_7 = zext i6 %add_ln55_7" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 218 'zext' 'zext_ln74_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%input_buffers_addr_7 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_7"   --->   Operation 219 'getelementptr' 'input_buffers_addr_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 220 [2/2] (0.59ns)   --->   "%input_registers_2_2_V_1 = load i6 %input_buffers_addr_7"   --->   Operation 220 'load' 'input_registers_2_2_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_4 : Operation 221 [1/1] (0.85ns)   --->   "%icmp_ln121_2 = icmp_eq  i32 %select_ln121_1, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 221 'icmp' 'icmp_ln121_2' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (0.88ns)   --->   "%add_ln124_2 = add i32 %select_ln121_1, i32" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 222 'add' 'add_ln124_2' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.22ns)   --->   "%select_ln121_2 = select i1 %icmp_ln121_2, i32, i32 %add_ln124_2" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 223 'select' 'select_ln121_2' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_1 = getelementptr i8 %weight_registers_V, i64, i64 %p_cast" [CONV_LAYER/buf2pe.cpp:127]   --->   Operation 224 'getelementptr' 'weight_registers_V_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 225 [2/2] (0.59ns)   --->   "%weight_registers_V_load = load i4 %weight_registers_V_addr_1, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 225 'load' 'weight_registers_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 226 [1/1] (1.09ns)   --->   "%weight_stream_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V, i8 %weight_stream_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 226 'read' 'weight_stream_V_read_1' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 227 [1/1] (0.70ns)   --->   "%add_ln38 = add i4 %empty_26, i4" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 227 'add' 'add_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i4 %add_ln38" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 228 'zext' 'zext_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_3 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln38" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 229 'getelementptr' 'weight_registers_V_addr_3' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.59ns)   --->   "%store_ln182 = store i8 %weight_stream_V_read_1, i4 %weight_registers_V_addr_3"   --->   Operation 230 'store' 'store_ln182' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.split4._crit_edge.1" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 231 'br' 'br_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%empty_23 = trunc i32 %select_ln121_2" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 232 'trunc' 'empty_23' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%empty_24 = trunc i32 %select_ln121_2" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 233 'trunc' 'empty_24' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.1.0.0, void %bb161.1.0.1.critedge" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 234 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 235 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 236 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 236 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 237 [1/1] (0.85ns)   --->   "%icmp_ln121_3 = icmp_eq  i32 %select_ln121_2, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 237 'icmp' 'icmp_ln121_3' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.88ns)   --->   "%add_ln124_3 = add i32, i32 %select_ln121_2" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 238 'add' 'add_ln124_3' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.94>
ST_5 : Operation 239 [1/1] (0.70ns)   --->   "%add_ln55_2 = add i6, i6 %add_ln55" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 239 'add' 'add_ln55_2' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i6 %add_ln55_2" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 240 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%input_buffers_addr_2 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_2"   --->   Operation 241 'getelementptr' 'input_buffers_addr_2' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 242 [2/2] (0.59ns)   --->   "%input_registers_0_3_V = load i6 %input_buffers_addr_2"   --->   Operation 242 'load' 'input_registers_0_3_V' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%input_registers_1_1_V = phi i8 %input_buffers_load_3, void %bb160.0.1.1, i8 %inner_fifos_1_1_V_V_read, void %bb162.0.1.1"   --->   Operation 243 'phi' 'input_registers_1_1_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 244 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_1_V, i8 %inner_fifos_0_1_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 244 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.0.1.1" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 245 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_5 : Operation 246 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_1_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 246 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%input_registers_1_2_V = phi i8 %input_buffers_load_4, void %bb160.0.1.2, i8 %inner_fifos_1_2_V_V_read, void %bb162.0.1.2"   --->   Operation 247 'phi' 'input_registers_1_2_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_2_V, i8 %inner_fifos_0_2_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 248 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.0.1.2_ifconv" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 249 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (0.70ns)   --->   "%add_ln55_5 = add i6, i6 %add_ln55_3" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 250 'add' 'add_ln55_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln74_5 = zext i6 %add_ln55_5" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 251 'zext' 'zext_ln74_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (0.00ns)   --->   "%input_buffers_addr_5 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_5"   --->   Operation 252 'getelementptr' 'input_buffers_addr_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 253 [2/2] (0.59ns)   --->   "%input_registers_1_3_V = load i6 %input_buffers_addr_5"   --->   Operation 253 'load' 'input_registers_1_3_V' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_5 : Operation 254 [1/2] (0.59ns)   --->   "%input_registers_2_1_V_4 = load i6 %input_buffers_addr_6"   --->   Operation 254 'load' 'input_registers_2_1_V_4' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_5 : Operation 255 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_1_V_4, i8 %inner_fifos_1_1_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 255 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.0.2.1" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 256 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_5 : Operation 257 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_2_V" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 257 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 258 [1/2] (0.59ns)   --->   "%input_registers_2_2_V_1 = load i6 %input_buffers_addr_7"   --->   Operation 258 'load' 'input_registers_2_2_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_5 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln106 = store i8 %input_registers_2_2_V_1, i8 %input_registers_2_0_V, i8 %input_registers_2_0_V_load" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 259 'store' 'store_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 260 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_2_V_1, i8 %inner_fifos_1_2_V_V_read" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 260 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.0.2.2" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 261 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_2_V_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 262 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 263 [1/2] (0.59ns)   --->   "%weight_registers_V_load = load i4 %weight_registers_V_addr_1, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 263 'load' 'weight_registers_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 264 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 264 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 265 [1/1] (0.00ns)   --->   "%input_depth_index_142 = or i2 %mul1, i2" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 265 'or' 'input_depth_index_142' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 266 [1/1] (0.00ns)   --->   "%input_depth_index_142_cast = zext i2 %input_depth_index_142" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 266 'zext' 'input_depth_index_142_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 267 [1/1] (0.00ns)   --->   "%p_shl17_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_23, i4" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 267 'bitconcatenate' 'p_shl17_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 268 [1/1] (0.00ns)   --->   "%p_shl18_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_24, i1" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 268 'bitconcatenate' 'p_shl18_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 269 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %input_registers_0_1_V, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 269 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 270 [1/1] (0.60ns)   --->   "%br_ln83 = br void %bb157.1.0.1" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 270 'br' 'br_ln83' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_5 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_14 = add i6 %p_shl18_1, i6 %input_depth_index_142_cast" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 271 'add' 'add_ln55_14' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 272 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln55_9 = add i6 %add_ln55_14, i6 %p_shl17_1" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 272 'add' 'add_ln55_9' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 273 [1/1] (0.22ns)   --->   "%select_ln121_3 = select i1 %icmp_ln121_3, i32, i32 %add_ln124_3" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 273 'select' 'select_ln121_3' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%empty_19 = trunc i32 %select_ln121_3" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 274 'trunc' 'empty_19' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%p_shl17_1_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_19, i4" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 275 'bitconcatenate' 'p_shl17_1_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%empty_20 = trunc i32 %select_ln121_3" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 276 'trunc' 'empty_20' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%p_shl18_1_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_20, i1" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 277 'bitconcatenate' 'p_shl18_1_1' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.60ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.1.1.0, void %._crit_edge4.1.1.0" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 278 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_5 : Operation 279 [1/1] (1.09ns)   --->   "%inner_fifos_1_0_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 279 'read' 'inner_fifos_1_0_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_5 : Operation 280 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.1.1.0" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 280 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_5 : Operation 281 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_1_V_4, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 281 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 282 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_15 = add i6 %p_shl18_1_1, i6 %input_depth_index_142_cast" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 282 'add' 'add_ln55_15' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 283 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln55_10 = add i6 %add_ln55_15, i6 %p_shl17_1_1" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 283 'add' 'add_ln55_10' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 284 [1/1] (0.85ns)   --->   "%icmp_ln121_4 = icmp_eq  i32 %select_ln121_3, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 284 'icmp' 'icmp_ln121_4' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.88ns)   --->   "%add_ln124_4 = add i32, i32 %select_ln121_3" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 285 'add' 'add_ln124_4' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 286 [1/1] (0.22ns)   --->   "%select_ln121_4 = select i1 %icmp_ln121_4, i32, i32 %add_ln124_4" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 286 'select' 'select_ln121_4' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 287 [1/1] (0.00ns)   --->   "%empty_21 = trunc i32 %select_ln121_4" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 287 'trunc' 'empty_21' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%p_shl17_1_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %empty_21, i4" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 288 'bitconcatenate' 'p_shl17_1_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%empty_22 = trunc i32 %select_ln121_4" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 289 'trunc' 'empty_22' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%p_shl18_1_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_22, i1" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 290 'bitconcatenate' 'p_shl18_1_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_16 = add i6 %p_shl18_1_2, i6 %input_depth_index_142_cast" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 291 'add' 'add_ln55_16' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 292 [1/1] (0.60ns) (root node of TernaryAdder)   --->   "%add_ln55_11 = add i6 %add_ln55_16, i6 %p_shl17_1_2" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 292 'add' 'add_ln55_11' <Predicate = (!icmp_ln25)> <Delay = 0.60> <CoreInst = "TAddSub">   --->   Core 3 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.30> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 293 [1/1] (0.70ns)   --->   "%add_ln127 = add i4 %empty_26, i4" [CONV_LAYER/buf2pe.cpp:127]   --->   Operation 293 'add' 'add_ln127' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i4 %add_ln127" [CONV_LAYER/buf2pe.cpp:127]   --->   Operation 294 'zext' 'zext_ln127' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_4 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln127" [CONV_LAYER/buf2pe.cpp:127]   --->   Operation 295 'getelementptr' 'weight_registers_V_addr_4' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_5 : Operation 296 [2/2] (0.59ns)   --->   "%weight_registers_V_load_1 = load i4 %weight_registers_V_addr_4, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 296 'load' 'weight_registers_V_load_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 297 [1/1] (1.09ns)   --->   "%weight_stream_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %weight_stream_V, i8 %weight_stream_V_read, i8 %weight_stream_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 297 'read' 'weight_stream_V_read_2' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_5 : Operation 298 [1/1] (0.70ns)   --->   "%add_ln38_1 = add i4 %empty_26, i4" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 298 'add' 'add_ln38_1' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i4 %add_ln38_1" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 299 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_2 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln38_1" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 300 'getelementptr' 'weight_registers_V_addr_2' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_5 : Operation 301 [1/1] (0.59ns)   --->   "%store_ln182 = store i8 %weight_stream_V_read_2, i4 %weight_registers_V_addr_2"   --->   Operation 301 'store' 'store_ln182' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln38 = br void %.split4._crit_edge.2" [CONV_LAYER/buf2pe.cpp:38]   --->   Operation 302 'br' 'br_ln38' <Predicate = (!icmp_ln25 & !select_ln27_2)> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_2, i8 %input_registers_2_1_V_4, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 303 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>

State 6 <SV = 5> <Delay = 2.19>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%input_registers_0_3_V_4_load = load i8 %input_registers_0_3_V_4"   --->   Operation 304 'load' 'input_registers_0_3_V_4_load' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.00>
ST_6 : Operation 305 [1/2] (0.59ns)   --->   "%input_registers_0_3_V = load i6 %input_buffers_addr_2"   --->   Operation 305 'load' 'input_registers_0_3_V' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_6 : Operation 306 [1/1] (0.30ns)   --->   "%input_registers_0_3_V_1 = select i1 %cmp50, i8 %input_registers_0_3_V, i8 %input_registers_0_3_V_4_load" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 306 'select' 'input_registers_0_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%input_registers_1_3_V_4_load = load i8 %input_registers_1_3_V_4"   --->   Operation 307 'load' 'input_registers_1_3_V_4_load' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.00>
ST_6 : Operation 308 [1/2] (0.59ns)   --->   "%input_registers_1_3_V = load i6 %input_buffers_addr_5"   --->   Operation 308 'load' 'input_registers_1_3_V' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_6 : Operation 309 [1/1] (0.30ns)   --->   "%input_registers_1_3_V_1 = select i1 %cmp50, i8 %input_registers_1_3_V, i8 %input_registers_1_3_V_4_load" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 309 'select' 'input_registers_1_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 310 [1/1] (0.70ns)   --->   "%add_ln55_8 = add i6 %add_ln55_6, i6" [CONV_LAYER/buf2pe.cpp:55]   --->   Operation 310 'add' 'add_ln55_8' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln74_8 = zext i6 %add_ln55_8" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 311 'zext' 'zext_ln74_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%input_buffers_addr_8 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_8"   --->   Operation 312 'getelementptr' 'input_buffers_addr_8' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 313 [2/2] (0.59ns)   --->   "%input_registers_2_3_V = load i6 %input_buffers_addr_8"   --->   Operation 313 'load' 'input_registers_2_3_V' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_6 : Operation 314 [1/1] (1.09ns)   --->   "%inner_fifos_0_0_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 314 'read' 'inner_fifos_0_0_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 315 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %inner_fifos_0_0_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 315 'write' 'write_ln167' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 316 [1/1] (1.09ns)   --->   "%inner_fifos_0_1_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 316 'read' 'inner_fifos_0_1_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 317 [1/1] (0.60ns)   --->   "%br_ln87 = br void %bb157.1.0.1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 317 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_6 : Operation 318 [1/1] (0.60ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.1.0.2, void %bb157.1.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 318 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_6 : Operation 319 [1/1] (1.09ns)   --->   "%inner_fifos_0_2_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 319 'read' 'inner_fifos_0_2_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 320 [1/1] (0.60ns)   --->   "%br_ln87 = br void %bb157.1.0.2_ifconv" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 320 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln74_9 = zext i6 %add_ln55_9" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 321 'zext' 'zext_ln74_9' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%input_buffers_addr_9 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_9"   --->   Operation 322 'getelementptr' 'input_buffers_addr_9' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_6 : Operation 323 [2/2] (0.59ns)   --->   "%input_registers_0_3_V_5 = load i6 %input_buffers_addr_9"   --->   Operation 323 'load' 'input_registers_0_3_V_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_1 = phi i8 %inner_fifos_1_0_V_V_read_1, void %bb162.1.1.0, i8 %input_registers_1_1_V, void %bb157.1.0.2_ifconv"   --->   Operation 324 'phi' 'input_registers_1_0_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V_1, i8 %inner_fifos_0_0_V_V_read, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 325 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.1.1.0" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 326 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.60ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.1.1.1, void %._crit_edge4.1.1.1" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 327 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_6 : Operation 328 [1/1] (1.09ns)   --->   "%inner_fifos_1_1_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 328 'read' 'inner_fifos_1_1_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 329 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.1.1.1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 329 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_6 : Operation 330 [1/1] (0.60ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.1.1.2, void %._crit_edge4.1.1.2" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 330 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_6 : Operation 331 [1/1] (1.09ns)   --->   "%inner_fifos_1_2_V_V_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V_read, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 331 'read' 'inner_fifos_1_2_V_V_read_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 332 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.1.1.2" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 332 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_6 : Operation 333 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %input_registers_2_1_V_4, i8 %inner_fifos_1_0_V_V_read, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 333 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 334 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_2_V_1, i8 %inner_fifos_1_1_V_V_read, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 334 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_6 : Operation 335 [1/1] (0.85ns)   --->   "%icmp_ln121_5 = icmp_eq  i32 %select_ln121_4, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 335 'icmp' 'icmp_ln121_5' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 336 [1/1] (0.88ns)   --->   "%add_ln124_5 = add i32 %select_ln121_4, i32" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 336 'add' 'add_ln124_5' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 337 [1/1] (0.22ns)   --->   "%select_ln121_5 = select i1 %icmp_ln121_5, i32, i32 %add_ln124_5" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 337 'select' 'select_ln121_5' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 338 [1/2] (0.59ns)   --->   "%weight_registers_V_load_1 = load i4 %weight_registers_V_addr_4, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 338 'load' 'weight_registers_V_load_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_6 : Operation 339 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_1, i8 %input_registers_1_0_V_1, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 339 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 340 [1/1] (0.85ns)   --->   "%icmp_ln121_6 = icmp_eq  i32 %select_ln121_5, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 340 'icmp' 'icmp_ln121_6' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 341 [1/1] (0.88ns)   --->   "%add_ln124_6 = add i32 %select_ln121_5, i32" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 341 'add' 'add_ln124_6' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_5, i8 %input_registers_2_2_V_1, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 342 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_6 : Operation 343 [1/1] (0.70ns)   --->   "%add_ln127_1 = add i4 %empty_26, i4" [CONV_LAYER/buf2pe.cpp:127]   --->   Operation 343 'add' 'add_ln127_1' <Predicate = (!icmp_ln25)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i4 %add_ln127_1" [CONV_LAYER/buf2pe.cpp:127]   --->   Operation 344 'zext' 'zext_ln127_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%weight_registers_V_addr_5 = getelementptr i8 %weight_registers_V, i64, i64 %zext_ln127_1" [CONV_LAYER/buf2pe.cpp:127]   --->   Operation 345 'getelementptr' 'weight_registers_V_addr_5' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_6 : Operation 346 [2/2] (0.59ns)   --->   "%weight_registers_V_load_2 = load i4 %weight_registers_V_addr_5, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 346 'load' 'weight_registers_V_load_2' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 7 <SV = 6> <Delay = 3.54>
ST_7 : Operation 347 [1/2] (0.59ns)   --->   "%input_registers_2_3_V = load i6 %input_buffers_addr_8"   --->   Operation 347 'load' 'input_registers_2_3_V' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_7 : Operation 348 [1/1] (0.00ns)   --->   "%store_ln37 = store i8 %input_registers_2_3_V, i8 %input_registers_2_1_V, i8 %input_registers_2_1_V_load" [CONV_LAYER/buf2pe.cpp:37]   --->   Operation 348 'store' 'store_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 349 [1/1] (0.00ns)   --->   "%input_registers_0_1_V_1 = phi i8 %inner_fifos_0_1_V_V_read_1, void %bb162.1.0.0, i8 %input_registers_0_2_V, void %bb161.1.0.1.critedge"   --->   Operation 349 'phi' 'input_registers_0_1_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 350 [1/1] (0.00ns)   --->   "%input_registers_0_2_V_1 = phi i8 %inner_fifos_0_2_V_V_read_1, void %bb162.1.0.2, i8 %input_registers_0_3_V_1, void %bb157.1.0.1"   --->   Operation 350 'phi' 'input_registers_0_2_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 351 [1/1] (0.00ns)   --->   "%input_registers_0_3_V_4_load_1 = load i8 %input_registers_0_3_V_4"   --->   Operation 351 'load' 'input_registers_0_3_V_4_load_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.00>
ST_7 : Operation 352 [1/2] (0.59ns)   --->   "%input_registers_0_3_V_5 = load i6 %input_buffers_addr_9"   --->   Operation 352 'load' 'input_registers_0_3_V_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_7 : Operation 353 [1/1] (0.30ns)   --->   "%input_registers_0_3_V_3 = select i1 %cmp50, i8 %input_registers_0_3_V_5, i8 %input_registers_0_3_V_4_load_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 353 'select' 'input_registers_0_3_V_3' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 354 [1/1] (0.00ns)   --->   "%store_ln82 = store i8 %input_registers_0_3_V_3, i8 %input_registers_0_3_V_4, i8 %input_registers_0_3_V_4_load_1, i8 %input_registers_0_3_V_4_load" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 354 'store' 'store_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 355 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_1_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 355 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 356 [1/1] (0.00ns)   --->   "%input_registers_1_1_V_1 = phi i8 %inner_fifos_1_1_V_V_read_1, void %bb162.1.1.1, i8 %input_registers_1_2_V, void %bb157.1.1.0"   --->   Operation 356 'phi' 'input_registers_1_1_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 357 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_1_V_1, i8 %inner_fifos_0_1_V_V_read, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 357 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.1.1.1" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 358 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_7 : Operation 359 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_1_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 359 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 360 [1/1] (0.00ns)   --->   "%input_registers_1_2_V_1 = phi i8 %inner_fifos_1_2_V_V_read_1, void %bb162.1.1.2, i8 %input_registers_1_3_V_1, void %bb157.1.1.1"   --->   Operation 360 'phi' 'input_registers_1_2_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 361 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_2_V_1, i8 %inner_fifos_0_2_V_V_read, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 361 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.1.1.2_ifconv" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 362 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_7 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln74_10 = zext i6 %add_ln55_10" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 363 'zext' 'zext_ln74_10' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_7 : Operation 364 [1/1] (0.00ns)   --->   "%input_buffers_addr_10 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_10"   --->   Operation 364 'getelementptr' 'input_buffers_addr_10' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.00>
ST_7 : Operation 365 [2/2] (0.59ns)   --->   "%input_registers_1_3_V_5 = load i6 %input_buffers_addr_10"   --->   Operation 365 'load' 'input_registers_1_3_V_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_7 : Operation 366 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 366 'write' 'write_ln167' <Predicate = (!icmp_ln25 & !notrhs)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb157.1.2.1"   --->   Operation 367 'br' 'br_ln0' <Predicate = (!icmp_ln25 & !notrhs)> <Delay = 0.00>
ST_7 : Operation 368 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 368 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.1.2.1" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 369 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_7 : Operation 370 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_2_V_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 370 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 371 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_3_V, i8 %inner_fifos_1_2_V_V_read, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_1" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 371 'write' 'write_ln167' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.1.2.2" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 372 'br' 'br_ln109' <Predicate = (!icmp_ln25 & notrhs)> <Delay = 0.00>
ST_7 : Operation 373 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_3_V, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 373 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln74_11 = zext i6 %add_ln55_11" [CONV_LAYER/buf2pe.cpp:74]   --->   Operation 374 'zext' 'zext_ln74_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%input_buffers_addr_11 = getelementptr i8 %input_buffers, i64, i64 %zext_ln74_11"   --->   Operation 375 'getelementptr' 'input_buffers_addr_11' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_7 : Operation 376 [2/2] (0.59ns)   --->   "%input_registers_2_3_V_1 = load i6 %input_buffers_addr_11"   --->   Operation 376 'load' 'input_registers_2_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_7 : Operation 377 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 377 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 378 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %input_registers_0_1_V_1, void %write_ln167, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 378 'write' 'write_ln167' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_7 : Operation 379 [1/1] (0.60ns)   --->   "%br_ln83 = br void %bb157.2.0.1" [CONV_LAYER/buf2pe.cpp:83]   --->   Operation 379 'br' 'br_ln83' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.60>
ST_7 : Operation 380 [1/1] (0.60ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.2.0.2, void %bb157.2.0.2" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 380 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_7 : Operation 381 [1/1] (0.22ns)   --->   "%select_ln121_6 = select i1 %icmp_ln121_6, i32, i32 %add_ln124_6" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 381 'select' 'select_ln121_6' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 382 [1/1] (0.60ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.2.1.0, void %._crit_edge4.2.1.0" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 382 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_7 : Operation 383 [1/1] (1.09ns)   --->   "%inner_fifos_1_0_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %inner_fifos_1_0_V_V_read, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 383 'read' 'inner_fifos_1_0_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 384 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.2.1.0" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 384 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_7 : Operation 385 [1/1] (0.60ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.2.1.1, void %._crit_edge4.2.1.1" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 385 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_7 : Operation 386 [1/1] (1.09ns)   --->   "%inner_fifos_1_1_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %inner_fifos_1_1_V_V_read, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 386 'read' 'inner_fifos_1_1_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_7 : Operation 387 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.2.1.1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 387 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_7 : Operation 388 [1/1] (0.85ns)   --->   "%icmp_ln121_7 = icmp_eq  i32 %select_ln121_6, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 388 'icmp' 'icmp_ln121_7' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 389 [1/1] (0.88ns)   --->   "%add_ln124_7 = add i32 %select_ln121_6, i32" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 389 'add' 'add_ln124_7' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 390 [1/1] (0.22ns)   --->   "%select_ln121_7 = select i1 %icmp_ln121_7, i32, i32 %add_ln124_7" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 390 'select' 'select_ln121_7' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 391 [1/1] (0.85ns)   --->   "%icmp_ln121_8 = icmp_eq  i32 %select_ln121_7, i32" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 391 'icmp' 'icmp_ln121_8' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 392 [1/1] (0.88ns)   --->   "%add_ln124_8 = add i32 %select_ln121_7, i32" [CONV_LAYER/buf2pe.cpp:124]   --->   Operation 392 'add' 'add_ln124_8' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 393 [1/1] (0.22ns)   --->   "%select_ln121_8 = select i1 %icmp_ln121_8, i32, i32 %add_ln124_8" [CONV_LAYER/buf2pe.cpp:121]   --->   Operation 393 'select' 'select_ln121_8' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 394 [1/2] (0.59ns)   --->   "%weight_registers_V_load_2 = load i4 %weight_registers_V_addr_5, void %store_ln182" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 394 'load' 'weight_registers_V_load_2' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_7 : Operation 395 [1/1] (0.85ns)   --->   "%icmp_ln157 = icmp_eq  i32 %select_ln121_8, i32" [CONV_LAYER/buf2pe.cpp:157]   --->   Operation 395 'icmp' 'icmp_ln157' <Predicate = (!icmp_ln25)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 396 [1/1] (0.88ns)   --->   "%input_num_index_1 = add i32 %select_ln121_8, i32" [CONV_LAYER/buf2pe.cpp:160]   --->   Operation 396 'add' 'input_num_index_1' <Predicate = (!icmp_ln25)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [1/1] (0.22ns)   --->   "%input_num_index_2 = select i1 %icmp_ln157, i32, i32 %input_num_index_1" [CONV_LAYER/buf2pe.cpp:157]   --->   Operation 397 'select' 'input_num_index_2' <Predicate = (!icmp_ln25)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 398 [1/1] (0.43ns)   --->   "%add_ln30 = add i2 %select_ln27, i2" [CONV_LAYER/buf2pe.cpp:30]   --->   Operation 398 'add' 'add_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.79>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%input_registers_1_3_V_4_load_1 = load i8 %input_registers_1_3_V_4"   --->   Operation 399 'load' 'input_registers_1_3_V_4_load_1' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.00>
ST_8 : Operation 400 [1/2] (0.59ns)   --->   "%input_registers_1_3_V_5 = load i6 %input_buffers_addr_10"   --->   Operation 400 'load' 'input_registers_1_3_V_5' <Predicate = (!icmp_ln25 & cmp50)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_8 : Operation 401 [1/1] (0.30ns)   --->   "%input_registers_1_3_V_3 = select i1 %cmp50, i8 %input_registers_1_3_V_5, i8 %input_registers_1_3_V_4_load_1" [CONV_LAYER/buf2pe.cpp:27]   --->   Operation 401 'select' 'input_registers_1_3_V_3' <Predicate = (!icmp_ln25)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 402 [1/1] (0.00ns)   --->   "%store_ln106 = store i8 %input_registers_1_3_V_3, i8 %input_registers_1_3_V_4, i8 %input_registers_1_3_V_4_load_1, i8 %input_registers_1_3_V_4_load" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 402 'store' 'store_ln106' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 403 [1/2] (0.59ns)   --->   "%input_registers_2_3_V_1 = load i6 %input_buffers_addr_11"   --->   Operation 403 'load' 'input_registers_2_3_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.59> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 54> <RAM>
ST_8 : Operation 404 [1/1] (1.09ns)   --->   "%inner_fifos_0_0_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %inner_fifos_0_0_V_V_read, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 404 'read' 'inner_fifos_0_0_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 405 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_0, i8 %inner_fifos_0_0_V_V_read_2, void %write_ln167, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 405 'write' 'write_ln167' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 406 [1/1] (1.09ns)   --->   "%inner_fifos_0_1_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %inner_fifos_0_1_V_V_read, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 406 'read' 'inner_fifos_0_1_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 407 [1/1] (0.60ns)   --->   "%br_ln87 = br void %bb157.2.0.1" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 407 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_8 : Operation 408 [1/1] (0.00ns)   --->   "%input_registers_0_1_V_2 = phi i8 %inner_fifos_0_1_V_V_read_2, void %bb162.2.0.0, i8 %input_registers_0_2_V_1, void %bb161.2.0.1.critedge"   --->   Operation 408 'phi' 'input_registers_0_1_V_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 409 [1/1] (1.09ns)   --->   "%inner_fifos_0_2_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %inner_fifos_0_2_V_V_read, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 409 'read' 'inner_fifos_0_2_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 410 [1/1] (0.60ns)   --->   "%br_ln87 = br void %bb157.2.0.2" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 410 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_8 : Operation 411 [1/1] (0.00ns)   --->   "%input_registers_0_2_V_2 = phi i8 %inner_fifos_0_2_V_V_read_2, void %bb162.2.0.2, i8 %input_registers_0_3_V_3, void %bb157.2.0.1"   --->   Operation 411 'phi' 'input_registers_0_2_V_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 412 [1/1] (0.00ns)   --->   "%input_registers_1_0_V_2 = phi i8 %inner_fifos_1_0_V_V_read_2, void %bb162.2.1.0, i8 %input_registers_1_1_V_1, void %bb157.2.0.2"   --->   Operation 412 'phi' 'input_registers_1_0_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 413 [1/1] (0.00ns)   --->   "%store_ln106 = store i8 %input_registers_1_0_V_2, i8 %input_registers_1_0_V_3, i8 %input_registers_1_0_V_3_load" [CONV_LAYER/buf2pe.cpp:106]   --->   Operation 413 'store' 'store_ln106' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 414 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_0_V_V, i8 %input_registers_1_0_V_2, i8 %inner_fifos_0_0_V_V_read, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_1, void %write_ln167, i8 %inner_fifos_0_0_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 414 'write' 'write_ln167' <Predicate = (notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.2.1.0" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 415 'br' 'br_ln109' <Predicate = (notrhs)> <Delay = 0.00>
ST_8 : Operation 416 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_3, i8 %input_registers_0_1_V_2, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 416 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 417 [1/1] (0.00ns)   --->   "%input_registers_1_1_V_2 = phi i8 %inner_fifos_1_1_V_V_read_2, void %bb162.2.1.1, i8 %input_registers_1_2_V_1, void %bb157.2.1.0"   --->   Operation 417 'phi' 'input_registers_1_1_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 418 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_1_V_V, i8 %input_registers_1_1_V_2, i8 %inner_fifos_0_1_V_V_read, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_1, void %write_ln167, i8 %inner_fifos_0_1_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 418 'write' 'write_ln167' <Predicate = (notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.2.1.1" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 419 'br' 'br_ln109' <Predicate = (notrhs)> <Delay = 0.00>
ST_8 : Operation 420 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_4, i8 %input_registers_1_1_V_2, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 420 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 421 [1/1] (0.60ns)   --->   "%br_ln82 = br i1 %cmp50, void %bb162.2.1.2, void %._crit_edge4.2.1.2" [CONV_LAYER/buf2pe.cpp:82]   --->   Operation 421 'br' 'br_ln82' <Predicate = (!icmp_ln25)> <Delay = 0.60>
ST_8 : Operation 422 [1/1] (1.09ns)   --->   "%inner_fifos_1_2_V_V_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %inner_fifos_1_2_V_V_read, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_1, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 422 'read' 'inner_fifos_1_2_V_V_read_2' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 423 [1/1] (0.60ns)   --->   "%br_ln87 = br void %._crit_edge4.2.1.2" [CONV_LAYER/buf2pe.cpp:87]   --->   Operation 423 'br' 'br_ln87' <Predicate = (!icmp_ln25 & !cmp50)> <Delay = 0.60>
ST_8 : Operation 424 [1/1] (0.00ns)   --->   "%input_registers_1_2_V_2 = phi i8 %inner_fifos_1_2_V_V_read_2, void %bb162.2.1.2, i8 %input_registers_1_3_V_3, void %bb157.2.1.1"   --->   Operation 424 'phi' 'input_registers_1_2_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 425 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_0_2_V_V, i8 %input_registers_1_2_V_2, i8 %inner_fifos_0_2_V_V_read, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_1, void %write_ln167, i8 %inner_fifos_0_2_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 425 'write' 'write_ln167' <Predicate = (notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.2.1.2" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 426 'br' 'br_ln109' <Predicate = (notrhs)> <Delay = 0.00>
ST_8 : Operation 427 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_2, void %write_ln167, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 427 'write' 'write_ln167' <Predicate = (!notrhs)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln0 = br void %bb157.2.2.1"   --->   Operation 428 'br' 'br_ln0' <Predicate = (!notrhs)> <Delay = 0.00>
ST_8 : Operation 429 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_0_V_V, i8 %input_registers_2_2_V_1, i8 %inner_fifos_1_0_V_V_read, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_1, void %write_ln167, i8 %inner_fifos_1_0_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 429 'write' 'write_ln167' <Predicate = (notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 430 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_6, i8 %input_registers_0_2_V_2, void %write_ln167, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 430 'write' 'write_ln167' <Predicate = (notrhs)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 431 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_1_V_V, i8 %input_registers_2_3_V, i8 %inner_fifos_1_1_V_V_read, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_1, void %write_ln167, i8 %inner_fifos_1_1_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 431 'write' 'write_ln167' <Predicate = (notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.2.2.1" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 432 'br' 'br_ln109' <Predicate = (notrhs)> <Delay = 0.00>
ST_8 : Operation 433 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_7, i8 %input_registers_1_2_V_2, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 433 'write' 'write_ln167' <Predicate = true> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 434 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %inner_fifos_1_2_V_V, i8 %input_registers_2_3_V_1, i8 %inner_fifos_1_2_V_V_read, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_1, void %write_ln167, i8 %inner_fifos_1_2_V_V_read_2" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 434 'write' 'write_ln167' <Predicate = (notrhs)> <Delay = 1.09> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.48> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 6> <FIFO>
ST_8 : Operation 435 [1/1] (0.00ns)   --->   "%br_ln109 = br void %bb157.2.2.2" [CONV_LAYER/buf2pe.cpp:109]   --->   Operation 435 'br' 'br_ln109' <Predicate = (notrhs)> <Delay = 0.00>
ST_8 : Operation 436 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_input_stream_V_8, i8 %input_registers_2_3_V_1, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 436 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 437 [1/1] (1.09ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P, i8 %pe_weight_stream_V, i8 %weight_registers_V_load_2, void %write_ln167, void %write_ln167" [C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167]   --->   Operation 437 'write' 'write_ln167' <Predicate = (!icmp_ln25)> <Delay = 1.09> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.59> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_8 : Operation 438 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 438 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 439 [1/1] (0.00ns)   --->   "%ret_ln166 = ret" [CONV_LAYER/buf2pe.cpp:166]   --->   Operation 439 'ret' 'ret_ln166' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.81ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten26', CONV_LAYER/buf2pe.cpp:25) with incoming values : ('add_ln25', CONV_LAYER/buf2pe.cpp:25) [64]  (0.603 ns)

 <State 2>: 4.67ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', CONV_LAYER/buf2pe.cpp:27) with incoming values : ('select_ln27_4', CONV_LAYER/buf2pe.cpp:27) [66]  (0 ns)
	'icmp' operation ('icmp_ln27', CONV_LAYER/buf2pe.cpp:27) [79]  (0.656 ns)
	'xor' operation ('xor_ln25', CONV_LAYER/buf2pe.cpp:25) [85]  (0 ns)
	'and' operation ('and_ln25', CONV_LAYER/buf2pe.cpp:25) [87]  (0.122 ns)
	'or' operation ('or_ln27', CONV_LAYER/buf2pe.cpp:27) [91]  (0.122 ns)
	'select' operation ('select_ln27', CONV_LAYER/buf2pe.cpp:27) [92]  (0.278 ns)
	'add' operation ('empty_27', CONV_LAYER/buf2pe.cpp:27) [105]  (0.572 ns)
	'mul' operation ('mul', CONV_LAYER/buf2pe.cpp:27) [107]  (0.91 ns)
	'add' operation ('add_ln55', CONV_LAYER/buf2pe.cpp:55) [131]  (0.706 ns)
	'add' operation ('add_ln55_1', CONV_LAYER/buf2pe.cpp:55) [145]  (0.706 ns)
	'getelementptr' operation ('input_buffers_addr_1') [152]  (0 ns)
	'load' operation ('input_buffers_load_1') on array 'input_buffers' [153]  (0.594 ns)

 <State 3>: 2.14ns
The critical path consists of the following:
	'select' operation ('select_ln121', CONV_LAYER/buf2pe.cpp:121) [167]  (0.227 ns)
	'add' operation ('add_ln55_3', CONV_LAYER/buf2pe.cpp:55) [185]  (0.608 ns)
	'add' operation ('add_ln55_4', CONV_LAYER/buf2pe.cpp:55) [203]  (0.706 ns)
	'getelementptr' operation ('input_buffers_addr_4') [210]  (0 ns)
	'load' operation ('input_buffers_load_4') on array 'input_buffers' [211]  (0.594 ns)

 <State 4>: 1.99ns
The critical path consists of the following:
	'add' operation ('add_ln124_2', CONV_LAYER/buf2pe.cpp:124) [268]  (0.88 ns)
	'select' operation ('select_ln121_2', CONV_LAYER/buf2pe.cpp:121) [269]  (0.227 ns)
	'add' operation ('add_ln124_3', CONV_LAYER/buf2pe.cpp:124) [316]  (0.88 ns)

 <State 5>: 1.94ns
The critical path consists of the following:
	'select' operation ('select_ln121_3', CONV_LAYER/buf2pe.cpp:121) [317]  (0.227 ns)
	'add' operation ('add_ln124_4', CONV_LAYER/buf2pe.cpp:124) [367]  (0.88 ns)
	'select' operation ('select_ln121_4', CONV_LAYER/buf2pe.cpp:121) [368]  (0.227 ns)
	'add' operation ('add_ln55_11', CONV_LAYER/buf2pe.cpp:55) [392]  (0.608 ns)

 <State 6>: 2.19ns
The critical path consists of the following:
	fifo read on port 'inner_fifos[0][0].V.V', CONV_LAYER/buf2pe.cpp:18 (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [291]  (1.1 ns)
	fifo write on port 'pe_input_stream_V_0' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [292]  (1.1 ns)

 <State 7>: 3.55ns
The critical path consists of the following:
	'select' operation ('select_ln121_6', CONV_LAYER/buf2pe.cpp:121) [434]  (0.227 ns)
	'add' operation ('add_ln124_7', CONV_LAYER/buf2pe.cpp:124) [473]  (0.88 ns)
	'select' operation ('select_ln121_7', CONV_LAYER/buf2pe.cpp:121) [474]  (0.227 ns)
	'add' operation ('add_ln124_8', CONV_LAYER/buf2pe.cpp:124) [493]  (0.88 ns)
	'select' operation ('select_ln121_8', CONV_LAYER/buf2pe.cpp:121) [494]  (0.227 ns)
	'add' operation ('input_num_index', CONV_LAYER/buf2pe.cpp:160) [501]  (0.88 ns)
	'select' operation ('input_num_index', CONV_LAYER/buf2pe.cpp:157) [502]  (0.227 ns)

 <State 8>: 2.79ns
The critical path consists of the following:
	fifo read on port 'inner_fifos[0][1].V.V', CONV_LAYER/buf2pe.cpp:18 (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [417]  (1.1 ns)
	multiplexor before 'phi' operation ('input_registers[0][2].V') with incoming values : ('input_registers[0][3].V', CONV_LAYER/buf2pe.cpp:27) ('inner_fifos_0_2_V_V_read_1', C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) ('inner_fifos_0_1_V_V_read_2', C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [423]  (0.603 ns)
	'phi' operation ('input_registers[0][2].V') with incoming values : ('input_registers[0][3].V', CONV_LAYER/buf2pe.cpp:27) ('inner_fifos_0_2_V_V_read_1', C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) ('inner_fifos_0_1_V_V_read_2', C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:145) [423]  (0 ns)
	fifo write on port 'pe_input_stream_V_3' (C:/Xilinx/Vitis/2020.1/common/technology/autopilot/hls_stream_39.h:167) [447]  (1.1 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
