Timing Analyzer report for FFT_demo
Tue Jan 21 20:55:30 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Setup: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; FFT_demo                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6F17C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.46        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  10.6%      ;
;     Processor 3            ;   5.8%      ;
;     Processor 4            ;   4.2%      ;
;     Processors 5-12        ;   3.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; clk                                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { clk }                                                       ;
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500  ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clk    ; PLL_200M_inst|altpll_component|auto_generated|pll1|inclk[0] ; { PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+-----------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                        ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; 129.35 MHz ; 129.35 MHz      ; clk                                                       ;                                                ;
; 273.6 MHz  ; 238.04 MHz      ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; clk                                                       ; 0.908 ; 0.000         ;
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.345 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; clk                                                       ; 0.349 ; 0.000         ;
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.369 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.799 ; 0.000         ;
; clk                                                       ; 9.471 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                                  ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.908  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[1]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.764      ; 5.777      ;
; 1.014  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[4]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.746      ; 5.653      ;
; 1.025  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[5]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.746      ; 5.642      ;
; 1.031  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[0]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.764      ; 5.654      ;
; 1.031  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[11]                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.746      ; 5.636      ;
; 1.089  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[3]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.766      ; 5.598      ;
; 1.108  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[10]                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.746      ; 5.559      ;
; 1.109  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[8]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.766      ; 5.578      ;
; 1.170  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[6]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.748      ; 5.499      ;
; 1.181  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[2]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.766      ; 5.506      ;
; 1.222  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[7]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.748      ; 5.447      ;
; 1.260  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[9]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.766      ; 5.427      ;
; 12.269 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.626      ;
; 12.269 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.626      ;
; 12.269 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.626      ;
; 12.269 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.626      ;
; 12.269 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.626      ;
; 12.269 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.626      ;
; 12.269 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.626      ;
; 12.269 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.626      ;
; 12.269 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.626      ;
; 12.269 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.626      ;
; 12.269 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.626      ;
; 12.269 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.626      ;
; 12.281 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.084     ; 7.636      ;
; 12.281 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.084     ; 7.636      ;
; 12.281 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.084     ; 7.636      ;
; 12.281 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.084     ; 7.636      ;
; 12.281 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.084     ; 7.636      ;
; 12.281 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.084     ; 7.636      ;
; 12.281 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.084     ; 7.636      ;
; 12.281 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.084     ; 7.636      ;
; 12.281 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.084     ; 7.636      ;
; 12.281 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.084     ; 7.636      ;
; 12.281 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.084     ; 7.636      ;
; 12.281 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.084     ; 7.636      ;
; 12.408 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.487      ;
; 12.408 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.487      ;
; 12.408 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.487      ;
; 12.408 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.487      ;
; 12.408 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.487      ;
; 12.408 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.487      ;
; 12.408 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.487      ;
; 12.408 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.487      ;
; 12.408 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.487      ;
; 12.408 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.487      ;
; 12.408 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.487      ;
; 12.408 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 7.487      ;
; 12.976 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.081     ; 6.944      ;
; 12.976 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.081     ; 6.944      ;
; 12.976 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.081     ; 6.944      ;
; 12.976 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.081     ; 6.944      ;
; 12.976 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.081     ; 6.944      ;
; 12.976 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.081     ; 6.944      ;
; 12.976 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.081     ; 6.944      ;
; 12.976 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.081     ; 6.944      ;
; 12.976 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.081     ; 6.944      ;
; 12.976 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.081     ; 6.944      ;
; 12.976 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.081     ; 6.944      ;
; 12.976 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.081     ; 6.944      ;
; 13.059 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[1]                          ; clk                                                       ; clk         ; 20.000       ; -0.111     ; 6.831      ;
; 13.059 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[2]                          ; clk                                                       ; clk         ; 20.000       ; -0.111     ; 6.831      ;
; 13.059 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[3]                          ; clk                                                       ; clk         ; 20.000       ; -0.111     ; 6.831      ;
; 13.139 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[11]                         ; clk                                                       ; clk         ; 20.000       ; -0.109     ; 6.753      ;
; 13.139 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[8]                          ; clk                                                       ; clk         ; 20.000       ; -0.109     ; 6.753      ;
; 13.139 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[7]                          ; clk                                                       ; clk         ; 20.000       ; -0.109     ; 6.753      ;
; 13.139 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[6]                          ; clk                                                       ; clk         ; 20.000       ; -0.109     ; 6.753      ;
; 13.139 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[5]                          ; clk                                                       ; clk         ; 20.000       ; -0.109     ; 6.753      ;
; 13.139 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[3]                          ; clk                                                       ; clk         ; 20.000       ; -0.109     ; 6.753      ;
; 13.139 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[1]                          ; clk                                                       ; clk         ; 20.000       ; -0.109     ; 6.753      ;
; 13.139 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_real_held[11]                         ; clk                                                       ; clk         ; 20.000       ; -0.109     ; 6.753      ;
; 13.139 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_real_held[5]                          ; clk                                                       ; clk         ; 20.000       ; -0.109     ; 6.753      ;
; 13.139 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_real_held[2]                          ; clk                                                       ; clk         ; 20.000       ; -0.109     ; 6.753      ;
; 13.298 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.601      ;
; 13.298 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.601      ;
; 13.298 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.601      ;
; 13.298 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.601      ;
; 13.298 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.601      ;
; 13.298 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.601      ;
; 13.298 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.601      ;
; 13.298 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.601      ;
; 13.298 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.601      ;
; 13.298 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.601      ;
; 13.298 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.601      ;
; 13.298 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.601      ;
; 13.363 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.536      ;
; 13.363 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.536      ;
; 13.363 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.536      ;
; 13.363 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.536      ;
; 13.363 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.536      ;
; 13.363 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.536      ;
; 13.363 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.536      ;
; 13.363 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.536      ;
; 13.363 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.536      ;
; 13.363 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.536      ;
; 13.363 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.536      ;
; 13.363 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.102     ; 6.536      ;
; 13.382 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[1][1][1]                    ; clk                                                       ; clk         ; 20.000       ; -0.106     ; 6.513      ;
; 13.416 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached          ; clk                                                       ; clk         ; 20.000       ; -0.078     ; 6.507      ;
; 13.563 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[3][1][7]                    ; clk                                                       ; clk         ; 20.000       ; -0.108     ; 6.330      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                   ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.345 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.577      ;
; 1.377 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.545      ;
; 1.382 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 4.015      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[11] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[10] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[9]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[8]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[7]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[6]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[5]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[4]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[3]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[2]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[1]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.398 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[0]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.090     ; 3.428      ;
; 1.407 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.515      ;
; 1.414 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.983      ;
; 1.444 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.953      ;
; 1.476 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.446      ;
; 1.491 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.431      ;
; 1.513 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.884      ;
; 1.523 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.399      ;
; 1.526 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.396      ;
; 1.528 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.869      ;
; 1.528 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.869      ;
; 1.556 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.366      ;
; 1.560 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.837      ;
; 1.563 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.834      ;
; 1.590 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.807      ;
; 1.593 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.804      ;
; 1.621 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.301      ;
; 1.622 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.300      ;
; 1.636 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.286      ;
; 1.637 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.285      ;
; 1.658 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.739      ;
; 1.659 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.738      ;
; 1.669 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.253      ;
; 1.671 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.251      ;
; 1.672 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.250      ;
; 1.673 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.724      ;
; 1.674 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.723      ;
; 1.674 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.723      ;
; 1.699 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.223      ;
; 1.701 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.221      ;
; 1.706 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.691      ;
; 1.708 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.689      ;
; 1.709 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.688      ;
; 1.736 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.661      ;
; 1.738 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.659      ;
; 1.739 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.658      ;
; 1.766 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.156      ;
; 1.767 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.155      ;
; 1.768 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.154      ;
; 1.783 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[19]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.139      ;
; 1.783 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.139      ;
; 1.785 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.137      ;
; 1.803 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.594      ;
; 1.804 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.593      ;
; 1.805 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.592      ;
; 1.813 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.109      ;
; 1.815 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[18]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.107      ;
; 1.817 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.105      ;
; 1.818 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.104      ;
; 1.819 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.578      ;
; 1.820 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.577      ;
; 1.822 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.575      ;
; 1.843 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.079      ;
; 1.845 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[19]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.077      ;
; 1.848 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.074      ;
; 1.850 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.547      ;
; 1.854 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.543      ;
; 1.855 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.542      ;
; 1.880 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.517      ;
; 1.884 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.513      ;
; 1.885 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.512      ;
; 1.904 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.018      ;
; 1.912 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.010      ;
; 1.913 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.009      ;
; 1.914 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[18]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 3.008      ;
; 1.927 ; get_phase:get_phase_inst|phase[8]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.995      ;
; 1.928 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.994      ;
; 1.929 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[17]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.993      ;
; 1.929 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[19]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.993      ;
; 1.941 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.456      ;
; 1.949 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.448      ;
; 1.950 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.447      ;
; 1.959 ; get_phase:get_phase_inst|phase[9]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.963      ;
; 1.959 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.963      ;
; 1.961 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[16]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.961      ;
; 1.963 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.959      ;
; 1.964 ; get_phase:get_phase_inst|phase[8]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.433      ;
; 1.964 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[18]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.958      ;
; 1.965 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.432      ;
; 1.966 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[23]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.431      ;
; 1.968 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.429      ;
; 1.989 ; get_phase:get_phase_inst|phase[9]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.933      ;
; 1.991 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[17]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.931      ;
; 1.993 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.929      ;
; 1.994 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[19]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.079     ; 2.928      ;
; 1.996 ; get_phase:get_phase_inst|phase[9]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.396      ; 3.401      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.349 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|wraddress_a_bus[1]                                                                                                                                  ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_address_reg0     ; clk          ; clk         ; 0.000        ; 0.470      ; 1.073      ;
; 0.386 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|wraddress_a_bus[0]                                                                                                                                  ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_address_reg0     ; clk          ; clk         ; 0.000        ; 0.470      ; 1.110      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[3]                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a0~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.480      ; 1.135      ;
; 0.405 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[3]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.478      ; 1.137      ;
; 0.407 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[2]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.478      ; 1.139      ;
; 0.408 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[2]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.477      ; 1.139      ;
; 0.409 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[5]                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a0~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.487      ; 1.150      ;
; 0.409 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[16]                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.479      ; 1.142      ;
; 0.411 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[4]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.478      ; 1.143      ;
; 0.413 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[6]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.478      ; 1.145      ;
; 0.414 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[9]                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.480      ; 1.148      ;
; 0.416 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[17]                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.487      ; 1.157      ;
; 0.423 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[7]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.477      ; 1.154      ;
; 0.424 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[1]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.477      ; 1.155      ;
; 0.427 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[1]                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a0~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.477      ; 1.158      ;
; 0.430 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[0]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.477      ; 1.161      ;
; 0.432 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[13]                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.487      ; 1.173      ;
; 0.436 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|rdaddress_a_bus[9]                                                                                                                                  ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~portb_address_reg0     ; clk          ; clk         ; 0.000        ; 0.474      ; 1.164      ;
; 0.439 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[4]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.477      ; 1.170      ;
; 0.441 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|wraddress_a_bus[9]                                                                                                                                  ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_address_reg0     ; clk          ; clk         ; 0.000        ; 0.470      ; 1.165      ;
; 0.443 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[3]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.477      ; 1.174      ;
; 0.443 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1] ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|altsyncram_o8j1:FIFOram|ram_block1a0~porta_address_reg0                      ; clk          ; clk         ; 0.000        ; 0.474      ; 1.171      ;
; 0.445 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[5]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.477      ; 1.176      ;
; 0.445 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[6]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.477      ; 1.176      ;
; 0.447 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[7]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.478      ; 1.179      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|k_count_tw_en                                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|k_count_tw_en                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state.end1                                                                                        ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state.end1                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|was_stalled                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|was_stalled                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sop                                                                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sop                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[0]                                                                                                        ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[0]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[1]                                                                                                        ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[1]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[3]                                                                                                        ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[3]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[2]                                                                                                        ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[2]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|k_count_wr_en                                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|k_count_wr_en                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet.BLOCK_READY                                                                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet.BLOCK_READY                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet.DISABLE                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet.DISABLE                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[0]                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[0]                                                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[1]                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[1]                                                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[2]                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[2]                                                              ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_in_work                                                                                                                                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_in_work                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.WRITE_INPUT                                                                                                                                                             ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.WRITE_INPUT                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.EARLY_DONE                                                                                                                                                              ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.EARLY_DONE                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.FFT_PROCESS_A                                                                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.FFT_PROCESS_A                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.NO_WRITE                                                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.NO_WRITE                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.DONE_WRITING                                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.DONE_WRITING                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.LPP_OUTPUT_RDY                                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.LPP_OUTPUT_RDY                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.START_LPP                                                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.START_LPP                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|data_rdy_int                                                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|data_rdy_int                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[2]                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[2]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[3]                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[3]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[1]                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[1]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|k_state.RUN_CNT                                                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|k_state.RUN_CNT                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|burst_count_en                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|burst_count_en                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_start                                                                                                                 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_start                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.start                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.start                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|usedw_is_1_dff                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|usedw_is_1_dff                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|usedw_is_0_dff                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|usedw_is_0_dff                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|dffe_af                                                 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|dffe_af                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.457 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|rdaddress_a_bus[7]                                                                                                                                  ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~portb_address_reg0     ; clk          ; clk         ; 0.000        ; 0.481      ; 1.192      ;
; 0.458 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[5]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.478      ; 1.190      ;
; 0.464 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|rd_ptr_lsb                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|rd_ptr_lsb                                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[0]                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[0]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; cnt[0]                                                                                                                                                                                                                                                         ; cnt[0]                                                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.471 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[1]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.478      ; 1.203      ;
; 0.474 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|rdaddress_a_bus[7]                                                                                                                                  ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a18~portb_address_reg0    ; clk          ; clk         ; 0.000        ; 0.491      ; 1.219      ;
; 0.480 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[12]                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a0~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.511      ; 1.245      ;
; 0.481 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[0]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.478      ; 1.213      ;
; 0.483 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|usedw_is_1_dff                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|usedw_is_0_dff                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.776      ;
; 0.486 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[11]                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.480      ; 1.220      ;
; 0.490 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.NO_WRITE                                                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|wren_a                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.784      ;
; 0.498 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[23]                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a18~porta_datain_reg0     ; clk          ; clk         ; 0.000        ; 0.490      ; 1.242      ;
; 0.499 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][8]                                                 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][8]                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_imag_out[10]                                                                                                                                                                   ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int[16]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][0][7]                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_real_held[7]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][0][3]                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_real_held[3]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][0][2]                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_real_held[2]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[2]                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[3]                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2|tdl_arr[0]                                                                                  ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[1]                                                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sop_out                                                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|master_source_sop                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][1][6]                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[6]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|wr_address_i_int[7]                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|wraddress_a_bus[7]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen|rd_addr_a[7]                                                                                                                             ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|wraddress_a_bus_ctrl_i[7]                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|p_tdl[14][1]                                                                                                                                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|p_tdl[15][1]                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[4]                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|rdaddress_a_bus[4]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[6]                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[7]                                                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_imag_out[4]                                                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int[10]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][1][0]                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[0]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|tdl_arr[0][2]                                                 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|tdl_arr[0][4]                                                 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][4]                                                                                           ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][1][8]                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[8]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|data_in_r[9]                                                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[21]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[3][1][4]                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_4_imag_held[4]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|wr_address_i_int[1]                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|wraddress_a_bus[1]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|wr_address_i_int[8]                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|wraddress_a_bus[8]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen|rd_addr_a[9]                                                                                                                             ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|wraddress_a_bus_ctrl_i[9]                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.795      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                          ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.369 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.102      ;
; 0.624 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.411      ;
; 0.683 ; get_phase:get_phase_inst|phase[25] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.416      ;
; 0.691 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.424      ;
; 0.707 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.460      ;
; 0.736 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[6]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.736 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[2]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.737 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[18]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; get_phase:get_phase_inst|phase[15] ; get_phase:get_phase_inst|phase[15]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; get_phase:get_phase_inst|phase[14] ; get_phase:get_phase_inst|phase[14]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; get_phase:get_phase_inst|phase[12] ; get_phase:get_phase_inst|phase[12]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; get_phase:get_phase_inst|phase[10] ; get_phase:get_phase_inst|phase[10]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[4]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.737 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[3]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.030      ;
; 0.738 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[19]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; get_phase:get_phase_inst|phase[13] ; get_phase:get_phase_inst|phase[13]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; get_phase:get_phase_inst|phase[11] ; get_phase:get_phase_inst|phase[11]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; get_phase:get_phase_inst|phase[8]  ; get_phase:get_phase_inst|phase[8]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[5]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.738 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[1]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.739 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[9]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[7]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.744 ; get_phase:get_phase_inst|phase[31] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.056      ;
; 0.744 ; get_phase:get_phase_inst|phase[30] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.056      ;
; 0.745 ; get_phase:get_phase_inst|phase[29] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[28]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.057      ;
; 0.745 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[27]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.057      ;
; 0.747 ; get_phase:get_phase_inst|phase[23] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.059      ;
; 0.755 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[27]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.542      ;
; 0.756 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[0]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.763 ; get_phase:get_phase_inst|phase[20] ; get_phase:get_phase_inst|phase[20]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[28]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.551      ;
; 0.766 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[25]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.772 ; get_phase:get_phase_inst|phase[20] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.559      ;
; 0.785 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.538      ;
; 0.796 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.549      ;
; 0.812 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.599      ;
; 0.852 ; get_phase:get_phase_inst|phase[23] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.004      ; 1.110      ;
; 0.868 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.655      ;
; 0.886 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.673      ;
; 0.895 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.682      ;
; 0.904 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.691      ;
; 0.907 ; get_phase:get_phase_inst|phase[21] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.694      ;
; 0.921 ; get_phase:get_phase_inst|phase[20] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.708      ;
; 0.938 ; get_phase:get_phase_inst|phase[26] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.250      ;
; 0.949 ; get_phase:get_phase_inst|phase[25] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.702      ;
; 0.957 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[22]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.250      ;
; 0.960 ; get_phase:get_phase_inst|phase[21] ; get_phase:get_phase_inst|phase[21]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.253      ;
; 0.975 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.710      ;
; 0.975 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.762      ;
; 0.996 ; get_phase:get_phase_inst|phase[17] ; get_phase:get_phase_inst|phase[17]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.289      ;
; 1.016 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.749      ;
; 1.017 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.804      ;
; 1.025 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.812      ;
; 1.035 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.822      ;
; 1.035 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.822      ;
; 1.038 ; get_phase:get_phase_inst|phase[25] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.773      ;
; 1.047 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.780      ;
; 1.052 ; get_phase:get_phase_inst|phase[20] ; get_phase:get_phase_inst|phase[27]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.839      ;
; 1.054 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.805      ;
; 1.061 ; get_phase:get_phase_inst|phase[20] ; get_phase:get_phase_inst|phase[28]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.848      ;
; 1.086 ; get_phase:get_phase_inst|phase[25] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.819      ;
; 1.088 ; get_phase:get_phase_inst|phase[15] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.383      ;
; 1.090 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[2]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.383      ;
; 1.090 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[4]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.383      ;
; 1.091 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[6]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; get_phase:get_phase_inst|phase[13] ; get_phase:get_phase_inst|phase[14]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; get_phase:get_phase_inst|phase[11] ; get_phase:get_phase_inst|phase[12]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[10]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.091 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[20]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.384      ;
; 1.092 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[8]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.092 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[27]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.879      ;
; 1.094 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.829      ;
; 1.098 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[28]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.410      ;
; 1.098 ; get_phase:get_phase_inst|phase[29] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.410      ;
; 1.098 ; get_phase:get_phase_inst|phase[21] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.575      ; 1.885      ;
; 1.099 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[3]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[1]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[7]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.099 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[17]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; get_phase:get_phase_inst|phase[14] ; get_phase:get_phase_inst|phase[15]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[19]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; get_phase:get_phase_inst|phase[12] ; get_phase:get_phase_inst|phase[13]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; get_phase:get_phase_inst|phase[10] ; get_phase:get_phase_inst|phase[11]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.100 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[5]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; get_phase:get_phase_inst|phase[8]  ; get_phase:get_phase_inst|phase[9]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.104 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.499      ; 1.857      ;
; 1.107 ; get_phase:get_phase_inst|phase[30] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.419      ;
; 1.107 ; get_phase:get_phase_inst|phase[14] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.402      ;
; 1.108 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[18]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 1.420      ;
; 1.108 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[2]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[4]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.108 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[8]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[6]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; get_phase:get_phase_inst|phase[12] ; get_phase:get_phase_inst|phase[14]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; get_phase:get_phase_inst|phase[10] ; get_phase:get_phase_inst|phase[12]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[20]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.861      ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 72
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 34.682 ns




+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                         ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; 137.74 MHz ; 137.74 MHz      ; clk                                                       ;                                                ;
; 305.34 MHz ; 238.04 MHz      ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; clk                                                       ; 0.893 ; 0.000         ;
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.725 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; clk                                                       ; 0.334 ; 0.000         ;
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.348 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.799 ; 0.000         ;
; clk                                                       ; 9.500 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                                  ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; 0.893  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[1]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.524      ; 5.553      ;
; 0.944  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[4]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.508      ; 5.486      ;
; 0.992  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[0]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.524      ; 5.454      ;
; 0.992  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[5]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.508      ; 5.438      ;
; 1.001  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[11]                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.506      ; 5.427      ;
; 1.068  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[3]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.526      ; 5.380      ;
; 1.097  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[10]                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.506      ; 5.331      ;
; 1.103  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[8]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.522      ; 5.341      ;
; 1.196  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[2]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.526      ; 5.252      ;
; 1.203  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[9]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.522      ; 5.241      ;
; 1.205  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[7]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.510      ; 5.227      ;
; 1.213  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[6]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 1.510      ; 5.219      ;
; 12.740 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.166      ;
; 12.740 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.166      ;
; 12.740 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.166      ;
; 12.740 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.166      ;
; 12.740 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.166      ;
; 12.740 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.166      ;
; 12.740 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.166      ;
; 12.740 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.166      ;
; 12.740 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.166      ;
; 12.740 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.166      ;
; 12.740 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.166      ;
; 12.740 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.166      ;
; 12.750 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.076     ; 7.176      ;
; 12.750 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.076     ; 7.176      ;
; 12.750 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.076     ; 7.176      ;
; 12.750 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.076     ; 7.176      ;
; 12.750 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.076     ; 7.176      ;
; 12.750 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.076     ; 7.176      ;
; 12.750 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.076     ; 7.176      ;
; 12.750 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.076     ; 7.176      ;
; 12.750 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.076     ; 7.176      ;
; 12.750 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.076     ; 7.176      ;
; 12.750 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.076     ; 7.176      ;
; 12.750 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.076     ; 7.176      ;
; 12.867 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.039      ;
; 12.867 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.039      ;
; 12.867 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.039      ;
; 12.867 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.039      ;
; 12.867 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.039      ;
; 12.867 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.039      ;
; 12.867 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.039      ;
; 12.867 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.039      ;
; 12.867 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.039      ;
; 12.867 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.039      ;
; 12.867 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.039      ;
; 12.867 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 7.039      ;
; 13.362 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.073     ; 6.567      ;
; 13.362 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.073     ; 6.567      ;
; 13.362 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.073     ; 6.567      ;
; 13.362 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.073     ; 6.567      ;
; 13.362 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.073     ; 6.567      ;
; 13.362 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.073     ; 6.567      ;
; 13.362 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.073     ; 6.567      ;
; 13.362 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.073     ; 6.567      ;
; 13.362 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.073     ; 6.567      ;
; 13.362 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.073     ; 6.567      ;
; 13.362 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.073     ; 6.567      ;
; 13.362 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.073     ; 6.567      ;
; 13.472 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[1]                          ; clk                                                       ; clk         ; 20.000       ; -0.099     ; 6.431      ;
; 13.472 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[2]                          ; clk                                                       ; clk         ; 20.000       ; -0.099     ; 6.431      ;
; 13.472 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[3]                          ; clk                                                       ; clk         ; 20.000       ; -0.099     ; 6.431      ;
; 13.556 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[11]                         ; clk                                                       ; clk         ; 20.000       ; -0.098     ; 6.348      ;
; 13.556 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[8]                          ; clk                                                       ; clk         ; 20.000       ; -0.098     ; 6.348      ;
; 13.556 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[7]                          ; clk                                                       ; clk         ; 20.000       ; -0.098     ; 6.348      ;
; 13.556 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[6]                          ; clk                                                       ; clk         ; 20.000       ; -0.098     ; 6.348      ;
; 13.556 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[5]                          ; clk                                                       ; clk         ; 20.000       ; -0.098     ; 6.348      ;
; 13.556 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[3]                          ; clk                                                       ; clk         ; 20.000       ; -0.098     ; 6.348      ;
; 13.556 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[1]                          ; clk                                                       ; clk         ; 20.000       ; -0.098     ; 6.348      ;
; 13.556 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_real_held[11]                         ; clk                                                       ; clk         ; 20.000       ; -0.098     ; 6.348      ;
; 13.556 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_real_held[5]                          ; clk                                                       ; clk         ; 20.000       ; -0.098     ; 6.348      ;
; 13.556 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_real_held[2]                          ; clk                                                       ; clk         ; 20.000       ; -0.098     ; 6.348      ;
; 13.635 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.274      ;
; 13.635 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.274      ;
; 13.635 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.274      ;
; 13.635 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.274      ;
; 13.635 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.274      ;
; 13.635 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.274      ;
; 13.635 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.274      ;
; 13.635 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.274      ;
; 13.635 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.274      ;
; 13.635 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.274      ;
; 13.635 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.274      ;
; 13.635 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.274      ;
; 13.734 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.175      ;
; 13.734 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.175      ;
; 13.734 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.175      ;
; 13.734 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.175      ;
; 13.734 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.175      ;
; 13.734 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.175      ;
; 13.734 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.175      ;
; 13.734 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.175      ;
; 13.734 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.175      ;
; 13.734 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.175      ;
; 13.734 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.175      ;
; 13.734 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.093     ; 6.175      ;
; 13.784 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[1][1][1]                    ; clk                                                       ; clk         ; 20.000       ; -0.096     ; 6.122      ;
; 13.930 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sop                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[3]                          ; clk                                                       ; clk         ; 20.000       ; -0.107     ; 5.965      ;
; 13.930 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sop                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[2]                          ; clk                                                       ; clk         ; 20.000       ; -0.107     ; 5.965      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                   ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[11] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[10] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[9]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[8]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[5]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[4]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[7]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[6]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[1]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[0]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[3]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.725 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[2]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.080     ; 3.119      ;
; 1.753 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 3.179      ;
; 1.801 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 3.131      ;
; 1.818 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.557      ;
; 1.840 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 3.092      ;
; 1.866 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.509      ;
; 1.879 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 3.053      ;
; 1.891 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 3.041      ;
; 1.905 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.470      ;
; 1.927 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 3.005      ;
; 1.930 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 3.002      ;
; 1.944 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.431      ;
; 1.944 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.431      ;
; 1.956 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.419      ;
; 1.969 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.963      ;
; 1.992 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.383      ;
; 1.995 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.380      ;
; 2.004 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.928      ;
; 2.005 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.927      ;
; 2.016 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.916      ;
; 2.017 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.915      ;
; 2.031 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.344      ;
; 2.034 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.341      ;
; 2.053 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.879      ;
; 2.055 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.877      ;
; 2.056 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.876      ;
; 2.069 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.306      ;
; 2.070 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.305      ;
; 2.070 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.305      ;
; 2.081 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.294      ;
; 2.082 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.293      ;
; 2.092 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.840      ;
; 2.094 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.838      ;
; 2.118 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.257      ;
; 2.120 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.255      ;
; 2.121 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.254      ;
; 2.131 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[19]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.801      ;
; 2.131 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.801      ;
; 2.134 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.798      ;
; 2.142 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.790      ;
; 2.142 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.790      ;
; 2.143 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.789      ;
; 2.157 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.218      ;
; 2.159 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.216      ;
; 2.160 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.215      ;
; 2.177 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.755      ;
; 2.179 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[18]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.753      ;
; 2.181 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.751      ;
; 2.182 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.750      ;
; 2.195 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.180      ;
; 2.196 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.179      ;
; 2.199 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.176      ;
; 2.207 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.168      ;
; 2.207 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.168      ;
; 2.208 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.167      ;
; 2.216 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.716      ;
; 2.218 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[19]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.714      ;
; 2.221 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.711      ;
; 2.242 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.133      ;
; 2.246 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.129      ;
; 2.247 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.128      ;
; 2.255 ; get_phase:get_phase_inst|phase[8]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.677      ;
; 2.256 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.676      ;
; 2.257 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[17]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.675      ;
; 2.257 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[19]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.675      ;
; 2.260 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.672      ;
; 2.268 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.664      ;
; 2.268 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.664      ;
; 2.269 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[18]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.663      ;
; 2.281 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.094      ;
; 2.285 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.090      ;
; 2.286 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.089      ;
; 2.303 ; get_phase:get_phase_inst|phase[9]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.629      ;
; 2.303 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.629      ;
; 2.305 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[16]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.627      ;
; 2.307 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.625      ;
; 2.308 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[18]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.624      ;
; 2.320 ; get_phase:get_phase_inst|phase[8]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.055      ;
; 2.321 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.054      ;
; 2.322 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[23]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.053      ;
; 2.325 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.050      ;
; 2.325 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.050      ;
; 2.333 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.042      ;
; 2.333 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.042      ;
; 2.342 ; get_phase:get_phase_inst|phase[9]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.590      ;
; 2.344 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[17]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.588      ;
; 2.346 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.586      ;
; 2.347 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[19]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.585      ;
; 2.368 ; get_phase:get_phase_inst|phase[9]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.373      ; 3.007      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.334 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|wraddress_a_bus[1]                                                                                                                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_address_reg0     ; clk          ; clk         ; 0.000        ; 0.414      ; 0.978      ;
; 0.369 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|wraddress_a_bus[0]                                                                                                                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_address_reg0     ; clk          ; clk         ; 0.000        ; 0.414      ; 1.013      ;
; 0.384 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[2]                                                                                                                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.037      ;
; 0.385 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[3]                                                                                                                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.038      ;
; 0.386 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[2]                                                                                                                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.039      ;
; 0.386 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[3]                                                                                                                                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a0~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.424      ; 1.040      ;
; 0.388 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[4]                                                                                                                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.041      ;
; 0.392 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[16]                                                                                                                                                                                                                                                   ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.424      ; 1.046      ;
; 0.393 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[6]                                                                                                                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.046      ;
; 0.394 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[5]                                                                                                                                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a0~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.431      ; 1.055      ;
; 0.397 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[9]                                                                                                                                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.425      ; 1.052      ;
; 0.400 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state.end1                                                                                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state.end1                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[0]                                                                                                                                        ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[0]                                                              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[1]                                                                                                                                        ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[1]                                                              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[2]                                                                                                                                        ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[2]                                                              ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_in_work                                                                                                                                                                                                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_in_work                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.LPP_OUTPUT_RDY                                                                                                                                                                                                                                                                              ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.LPP_OUTPUT_RDY                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.START_LPP                                                                                                                                                                                                                                                                                   ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.START_LPP                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|data_rdy_int                                                                                                                                                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|data_rdy_int                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[2]                                                                                                                                                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[2]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[3]                                                                                                                                                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[3]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[1]                                                                                                                                                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[1]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|k_state.RUN_CNT                                                                                                                                                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|k_state.RUN_CNT                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|burst_count_en                                                                                                                                                                                                                                                             ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|burst_count_en                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_start                                                                                                                                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_start                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[7]                                                                                                                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.054      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|k_count_tw_en                                                                                                                                                                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|k_count_tw_en                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|was_stalled                                                                                                                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|was_stalled                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.start                                                                                                                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.start                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached                                                                                                                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|usedw_is_1_dff                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|usedw_is_1_dff                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|usedw_is_0_dff                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|usedw_is_0_dff                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|dffe_af                                                                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|dffe_af                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                                                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sop                                                                                                                                                                                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sop                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[0]                                                                                                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[0]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[1]                                                                                                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[1]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[3]                                                                                                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[3]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[2]                                                                                                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[2]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|k_count_wr_en                                                                                                                                                                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|k_count_wr_en                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet.BLOCK_READY                                                                                                                                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet.BLOCK_READY                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet.DISABLE                                                                                                                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet.DISABLE                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.WRITE_INPUT                                                                                                                                                                                                                                                                                 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.WRITE_INPUT                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.EARLY_DONE                                                                                                                                                                                                                                                                                  ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.EARLY_DONE                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                                                                                                                                                                                                                              ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.FFT_PROCESS_A                                                                                                                                                                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.FFT_PROCESS_A                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.NO_WRITE                                                                                                                                                                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.NO_WRITE                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.DONE_WRITING                                                                                                                                                                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.DONE_WRITING                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[1]                                                                                                                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.055      ;
; 0.402 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[17]                                                                                                                                                                                                                                                   ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.431      ; 1.063      ;
; 0.406 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[0]                                                                                                                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.059      ;
; 0.409 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[1]                                                                                                                                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a0~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.420      ; 1.059      ;
; 0.414 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[4]                                                                                                                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.067      ;
; 0.415 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[0]                                                                                                                                                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[0]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|rd_ptr_lsb                                                                                                                                             ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|rd_ptr_lsb                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; cnt[0]                                                                                                                                                                                                                                                                                                                                                                             ; cnt[0]                                                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[13]                                                                                                                                                                                                                                                   ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.431      ; 1.077      ;
; 0.416 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|rdaddress_a_bus[9]                                                                                                                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~portb_address_reg0     ; clk          ; clk         ; 0.000        ; 0.418      ; 1.064      ;
; 0.419 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[3]                                                                                                                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.072      ;
; 0.419 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[6]                                                                                                                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.072      ;
; 0.419 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|wraddress_a_bus[9]                                                                                                                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_address_reg0     ; clk          ; clk         ; 0.000        ; 0.414      ; 1.063      ;
; 0.420 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[5]                                                                                                                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.073      ;
; 0.421 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[7]                                                                                                                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.074      ;
; 0.421 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|altsyncram_o8j1:FIFOram|ram_block1a0~porta_address_reg0                      ; clk          ; clk         ; 0.000        ; 0.419      ; 1.070      ;
; 0.432 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[5]                                                                                                                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.085      ;
; 0.435 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|rdaddress_a_bus[7]                                                                                                                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~portb_address_reg0     ; clk          ; clk         ; 0.000        ; 0.425      ; 1.090      ;
; 0.444 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[1]                                                                                                                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.097      ;
; 0.447 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|usedw_is_1_dff                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|usedw_is_0_dff                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.715      ;
; 0.449 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|rdaddress_a_bus[7]                                                                                                                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a18~portb_address_reg0    ; clk          ; clk         ; 0.000        ; 0.431      ; 1.110      ;
; 0.451 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[0]                                                                                                                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.423      ; 1.104      ;
; 0.456 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.NO_WRITE                                                                                                                                                                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|wren_a                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.724      ;
; 0.459 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[12]                                                                                                                                                                                                                                                   ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a0~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.454      ; 1.143      ;
; 0.459 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[11]                                                                                                                                                                                                                                                   ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.425      ; 1.114      ;
; 0.469 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_imag_out[4]                                                                                                                                                                                                                                                                                        ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int[10]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][0][7]                                                                                                                                                                                                                                              ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_real_held[7]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][0][3]                                                                                                                                                                                                                                              ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_real_held[3]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][0][2]                                                                                                                                                                                                                                              ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_real_held[2]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[2]                                                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[3]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2|tdl_arr[0]                                                                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[1]                                                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sop_out                                                                                                                                                                                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|master_source_sop                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][8]                                                                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][8]                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[6]                                                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[7]                                                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_imag_out[10]                                                                                                                                                                                                                                                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int[16]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][1][0]                                                                                                                                                                                                                                              ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[0]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|tdl_arr[0][2]                                                                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|tdl_arr[0][4]                                                                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][4]                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][11]                                                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][11]                                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][1][6]                                                                                                                                                                                                                                              ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[6]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_mult_add:\gen_ma:gen_ma_full:ma|altera_fft_mult_add:MULT_ADD_component|altera_fft_mult_add_old:\use_old_mult_add_gen:ALTMULT_ADD_component|altmult_add:ALTMULT_ADD_component|mult_add_sk6g:auto_generated|dffe5a[20] ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|result_i_tmp[20]                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|data_in_r[9]                                                                                                                                                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[21]                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|wr_address_i_int[1]                                                                                                                                                                                                                                                        ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|wraddress_a_bus[1]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|wr_address_i_int[7]                                                                                                                                                                                                                                                        ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|wraddress_a_bus[7]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:\gen_wraddr_se:wr_adgen|rd_addr_a[7]                                                                                                                                                                                                                                                 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|wraddress_a_bus_ctrl_i[7]                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|p_tdl[15][1]                                                                                                                                                                                                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|p_tdl[16][1]                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|p_tdl[14][1]                                                                                                                                                                                                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|p_tdl[15][1]                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[4]                                                                                                                                                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|rdaddress_a_bus[4]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_pround:\gen_ma:gen_ma_full:u0|lpm_add_sub:\gbrnd:nev:gp:lpm_add_sub_component|add_sub_lnj:auto_generated|pipeline_dffe[23]                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|tdl_arr[0][11]                                                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][3]                                                                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.738      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.348 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.003      ;
; 0.572 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.300      ;
; 0.633 ; get_phase:get_phase_inst|phase[25] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.288      ;
; 0.635 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.290      ;
; 0.652 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.323      ;
; 0.667 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[27]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.395      ;
; 0.684 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[6]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.685 ; get_phase:get_phase_inst|phase[15] ; get_phase:get_phase_inst|phase[15]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.952      ;
; 0.686 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; get_phase:get_phase_inst|phase[14] ; get_phase:get_phase_inst|phase[14]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; get_phase:get_phase_inst|phase[13] ; get_phase:get_phase_inst|phase[13]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; get_phase:get_phase_inst|phase[11] ; get_phase:get_phase_inst|phase[11]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[5]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[3]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.686 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[2]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.687 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[19]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[18]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; get_phase:get_phase_inst|phase[12] ; get_phase:get_phase_inst|phase[12]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; get_phase:get_phase_inst|phase[10] ; get_phase:get_phase_inst|phase[10]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; get_phase:get_phase_inst|phase[8]  ; get_phase:get_phase_inst|phase[8]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.687 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[4]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.688 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[1]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.690 ; get_phase:get_phase_inst|phase[31] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.975      ;
; 0.690 ; get_phase:get_phase_inst|phase[29] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.975      ;
; 0.690 ; get_phase:get_phase_inst|phase[20] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.418      ;
; 0.690 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[9]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[7]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; get_phase:get_phase_inst|phase[30] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.976      ;
; 0.691 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[28]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.976      ;
; 0.691 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[27]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.976      ;
; 0.694 ; get_phase:get_phase_inst|phase[23] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.979      ;
; 0.694 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[28]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.422      ;
; 0.707 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[0]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.709 ; get_phase:get_phase_inst|phase[20] ; get_phase:get_phase_inst|phase[20]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.437      ;
; 0.712 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[25]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.726 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.397      ;
; 0.738 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.409      ;
; 0.760 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.488      ;
; 0.789 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.517      ;
; 0.790 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.518      ;
; 0.794 ; get_phase:get_phase_inst|phase[21] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.522      ;
; 0.796 ; get_phase:get_phase_inst|phase[23] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.018     ; 1.008      ;
; 0.816 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.544      ;
; 0.829 ; get_phase:get_phase_inst|phase[20] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.557      ;
; 0.851 ; get_phase:get_phase_inst|phase[26] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.136      ;
; 0.868 ; get_phase:get_phase_inst|phase[25] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.539      ;
; 0.868 ; get_phase:get_phase_inst|phase[21] ; get_phase:get_phase_inst|phase[21]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.135      ;
; 0.874 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[22]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.141      ;
; 0.884 ; get_phase:get_phase_inst|phase[17] ; get_phase:get_phase_inst|phase[17]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.151      ;
; 0.891 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.544      ;
; 0.903 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.631      ;
; 0.911 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.639      ;
; 0.911 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.639      ;
; 0.912 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.640      ;
; 0.929 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.580      ;
; 0.929 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.657      ;
; 0.934 ; get_phase:get_phase_inst|phase[20] ; get_phase:get_phase_inst|phase[27]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.662      ;
; 0.951 ; get_phase:get_phase_inst|phase[20] ; get_phase:get_phase_inst|phase[28]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.679      ;
; 0.953 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[27]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.681      ;
; 0.955 ; get_phase:get_phase_inst|phase[25] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.608      ;
; 0.957 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.608      ;
; 0.964 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.631      ;
; 0.996 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.649      ;
; 0.999 ; get_phase:get_phase_inst|phase[25] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.421      ; 1.650      ;
; 1.001 ; get_phase:get_phase_inst|phase[15] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 1.731      ;
; 1.003 ; get_phase:get_phase_inst|phase[15] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.272      ;
; 1.004 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[27]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.732      ;
; 1.005 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[1]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[7]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.272      ;
; 1.006 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[6]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; get_phase:get_phase_inst|phase[14] ; get_phase:get_phase_inst|phase[15]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; get_phase:get_phase_inst|phase[13] ; get_phase:get_phase_inst|phase[14]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[3]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; get_phase:get_phase_inst|phase[11] ; get_phase:get_phase_inst|phase[12]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[4]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.006 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[17]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.007 ; get_phase:get_phase_inst|phase[12] ; get_phase:get_phase_inst|phase[13]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; get_phase:get_phase_inst|phase[10] ; get_phase:get_phase_inst|phase[11]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[5]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[19]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; get_phase:get_phase_inst|phase[8]  ; get_phase:get_phase_inst|phase[9]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.007 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[20]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.274      ;
; 1.009 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[2]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.276      ;
; 1.010 ; get_phase:get_phase_inst|phase[29] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.295      ;
; 1.011 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.680      ;
; 1.011 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[10]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[8]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.278      ;
; 1.011 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[28]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.296      ;
; 1.012 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.297      ;
; 1.012 ; get_phase:get_phase_inst|phase[30] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 1.297      ;
; 1.015 ; get_phase:get_phase_inst|phase[21] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 1.743      ;
; 1.020 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[8]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.021 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.437      ; 1.688      ;
; 1.021 ; get_phase:get_phase_inst|phase[14] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.290      ;
; 1.022 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[2]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.289      ;
; 1.023 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[18]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.290      ;
; 1.023 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[4]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.290      ;
; 1.024 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[6]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.291      ;
; 1.024 ; get_phase:get_phase_inst|phase[12] ; get_phase:get_phase_inst|phase[14]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.291      ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 72
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 35.100 ns




+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; clk                                                       ; 3.063 ; 0.000         ;
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.366 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; clk                                                       ; 0.109 ; 0.000         ;
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.115 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.233 ; 0.000         ;
; clk                                                       ; 9.371 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                                                                                  ; Launch Clock                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+
; 3.063  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[6]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 0.892      ; 2.736      ;
; 3.122  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[1]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 0.898      ; 2.683      ;
; 3.146  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[8]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 0.896      ; 2.657      ;
; 3.148  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[10]                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 0.888      ; 2.647      ;
; 3.171  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[5]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 0.890      ; 2.626      ;
; 3.186  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[2]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 0.899      ; 2.620      ;
; 3.197  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[3]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 0.899      ; 2.609      ;
; 3.213  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[11]                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 0.888      ; 2.582      ;
; 3.221  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[0]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 0.898      ; 2.584      ;
; 3.287  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[4]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 0.890      ; 2.510      ;
; 3.302  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[7]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 0.892      ; 2.497      ;
; 3.310  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[9]                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk         ; 5.000        ; 0.896      ; 2.493      ;
; 16.541 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.039     ; 3.407      ;
; 16.541 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.039     ; 3.407      ;
; 16.541 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.039     ; 3.407      ;
; 16.541 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.039     ; 3.407      ;
; 16.541 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.039     ; 3.407      ;
; 16.541 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.039     ; 3.407      ;
; 16.541 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.039     ; 3.407      ;
; 16.541 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.039     ; 3.407      ;
; 16.541 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.039     ; 3.407      ;
; 16.541 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.039     ; 3.407      ;
; 16.541 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.039     ; 3.407      ;
; 16.541 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.039     ; 3.407      ;
; 16.594 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.345      ;
; 16.594 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.345      ;
; 16.594 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.345      ;
; 16.594 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.345      ;
; 16.594 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.345      ;
; 16.594 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.345      ;
; 16.594 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.345      ;
; 16.594 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.345      ;
; 16.594 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.345      ;
; 16.594 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.345      ;
; 16.594 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.345      ;
; 16.594 ; sink_sop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.345      ;
; 16.647 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.292      ;
; 16.647 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.292      ;
; 16.647 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.292      ;
; 16.647 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.292      ;
; 16.647 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.292      ;
; 16.647 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.292      ;
; 16.647 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.292      ;
; 16.647 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.292      ;
; 16.647 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.292      ;
; 16.647 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.292      ;
; 16.647 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.292      ;
; 16.647 ; sink_eop                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.048     ; 3.292      ;
; 16.752 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.036     ; 3.199      ;
; 16.752 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.036     ; 3.199      ;
; 16.752 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.036     ; 3.199      ;
; 16.752 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.036     ; 3.199      ;
; 16.752 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.036     ; 3.199      ;
; 16.752 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.036     ; 3.199      ;
; 16.752 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.036     ; 3.199      ;
; 16.752 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.036     ; 3.199      ;
; 16.752 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.036     ; 3.199      ;
; 16.752 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.036     ; 3.199      ;
; 16.752 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.036     ; 3.199      ;
; 16.752 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.036     ; 3.199      ;
; 16.894 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[1]                          ; clk                                                       ; clk         ; 20.000       ; -0.054     ; 3.039      ;
; 16.894 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[2]                          ; clk                                                       ; clk         ; 20.000       ; -0.054     ; 3.039      ;
; 16.894 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[3]                          ; clk                                                       ; clk         ; 20.000       ; -0.054     ; 3.039      ;
; 16.917 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[11]                         ; clk                                                       ; clk         ; 20.000       ; -0.053     ; 3.017      ;
; 16.917 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[8]                          ; clk                                                       ; clk         ; 20.000       ; -0.053     ; 3.017      ;
; 16.917 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[7]                          ; clk                                                       ; clk         ; 20.000       ; -0.053     ; 3.017      ;
; 16.917 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[6]                          ; clk                                                       ; clk         ; 20.000       ; -0.053     ; 3.017      ;
; 16.917 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[5]                          ; clk                                                       ; clk         ; 20.000       ; -0.053     ; 3.017      ;
; 16.917 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[3]                          ; clk                                                       ; clk         ; 20.000       ; -0.053     ; 3.017      ;
; 16.917 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_imag_held[1]                          ; clk                                                       ; clk         ; 20.000       ; -0.053     ; 3.017      ;
; 16.917 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_real_held[11]                         ; clk                                                       ; clk         ; 20.000       ; -0.053     ; 3.017      ;
; 16.917 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_real_held[5]                          ; clk                                                       ; clk         ; 20.000       ; -0.053     ; 3.017      ;
; 16.917 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_3_real_held[2]                          ; clk                                                       ; clk         ; 20.000       ; -0.053     ; 3.017      ;
; 16.993 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.945      ;
; 16.993 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.945      ;
; 16.993 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.945      ;
; 16.993 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.945      ;
; 16.993 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.945      ;
; 16.993 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.945      ;
; 16.993 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.945      ;
; 16.993 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.945      ;
; 16.993 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.945      ;
; 16.993 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.945      ;
; 16.993 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.945      ;
; 16.993 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.run1 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.945      ;
; 17.008 ; sink_valid                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached          ; clk                                                       ; clk         ; 20.000       ; -0.034     ; 2.945      ;
; 17.021 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[23] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.917      ;
; 17.021 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[22] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.917      ;
; 17.021 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[21] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.917      ;
; 17.021 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[20] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.917      ;
; 17.021 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[19] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.917      ;
; 17.021 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[18] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.917      ;
; 17.021 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[17] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.917      ;
; 17.021 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[16] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.917      ;
; 17.021 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[15] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.917      ;
; 17.021 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[14] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.917      ;
; 17.021 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[13] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.917      ;
; 17.021 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_ready_s ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|at_sink_data_int[12] ; clk                                                       ; clk         ; 20.000       ; -0.049     ; 2.917      ;
; 17.041 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_ready_ctrl_d                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[1][1][1]                    ; clk                                                       ; clk         ; 20.000       ; -0.051     ; 2.895      ;
; 17.118 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sop                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[3]                          ; clk                                                       ; clk         ; 20.000       ; -0.058     ; 2.811      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                          ; To Node                                                                                   ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 3.366 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.778      ;
; 3.370 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.774      ;
; 3.379 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.574      ;
; 3.380 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.764      ;
; 3.383 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.570      ;
; 3.393 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.560      ;
; 3.418 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.726      ;
; 3.431 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.522      ;
; 3.434 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.710      ;
; 3.436 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.708      ;
; 3.438 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.706      ;
; 3.440 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.704      ;
; 3.447 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.697      ;
; 3.448 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.696      ;
; 3.449 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.504      ;
; 3.451 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.502      ;
; 3.453 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.500      ;
; 3.460 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.493      ;
; 3.485 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.659      ;
; 3.486 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.658      ;
; 3.498 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.455      ;
; 3.499 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.454      ;
; 3.502 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.642      ;
; 3.504 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.640      ;
; 3.505 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.639      ;
; 3.506 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.638      ;
; 3.508 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.636      ;
; 3.509 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.635      ;
; 3.514 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.630      ;
; 3.515 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.438      ;
; 3.515 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.629      ;
; 3.516 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.628      ;
; 3.518 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.435      ;
; 3.519 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.434      ;
; 3.521 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.432      ;
; 3.522 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.431      ;
; 3.527 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.426      ;
; 3.529 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.424      ;
; 3.553 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.591      ;
; 3.553 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.591      ;
; 3.554 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.590      ;
; 3.566 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.387      ;
; 3.566 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.387      ;
; 3.567 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.386      ;
; 3.569 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.575      ;
; 3.572 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.572      ;
; 3.573 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.571      ;
; 3.573 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.571      ;
; 3.576 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.568      ;
; 3.577 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.567      ;
; 3.582 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.371      ;
; 3.582 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.562      ;
; 3.583 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[19]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.370      ;
; 3.583 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.561      ;
; 3.583 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.561      ;
; 3.585 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.368      ;
; 3.586 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.367      ;
; 3.587 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[18]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.366      ;
; 3.589 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.364      ;
; 3.590 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.363      ;
; 3.596 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.357      ;
; 3.596 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.357      ;
; 3.597 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[19]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.356      ;
; 3.621 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.523      ;
; 3.621 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.523      ;
; 3.622 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.522      ;
; 3.634 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.319      ;
; 3.634 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.319      ;
; 3.635 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.318      ;
; 3.635 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[18]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.318      ;
; 3.637 ; get_phase:get_phase_inst|phase[9]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.507      ;
; 3.637 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.507      ;
; 3.638 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[23]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.506      ;
; 3.641 ; get_phase:get_phase_inst|phase[9]                                                                                  ; get_phase:get_phase_inst|phase[30]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.503      ;
; 3.641 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[28]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.503      ;
; 3.641 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.503      ;
; 3.645 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[26]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.499      ;
; 3.650 ; get_phase:get_phase_inst|phase[9]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.303      ;
; 3.650 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[27]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.494      ;
; 3.651 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[17]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.302      ;
; 3.651 ; get_phase:get_phase_inst|phase[8]                                                                                  ; get_phase:get_phase_inst|phase[31]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.493      ;
; 3.651 ; get_phase:get_phase_inst|phase[6]                                                                                  ; get_phase:get_phase_inst|phase[29]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.493      ;
; 3.652 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[23]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; 0.157      ; 1.492      ;
; 3.653 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[19]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.300      ;
; 3.654 ; get_phase:get_phase_inst|phase[9]                                                                                  ; get_phase:get_phase_inst|phase[24]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.299      ;
; 3.654 ; get_phase:get_phase_inst|phase[7]                                                                                  ; get_phase:get_phase_inst|phase[22]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.299      ;
; 3.654 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.299      ;
; 3.655 ; get_phase:get_phase_inst|phase[1]                                                                                  ; get_phase:get_phase_inst|phase[16]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.298      ;
; 3.657 ; get_phase:get_phase_inst|phase[3]                                                                                  ; get_phase:get_phase_inst|phase[18]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.296      ;
; 3.658 ; get_phase:get_phase_inst|phase[5]                                                                                  ; get_phase:get_phase_inst|phase[20]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.295      ;
; 3.663 ; get_phase:get_phase_inst|phase[4]                                                                                  ; get_phase:get_phase_inst|phase[21]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.290      ;
; 3.664 ; get_phase:get_phase_inst|phase[8]                                                                                  ; get_phase:get_phase_inst|phase[25]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.289      ;
; 3.664 ; get_phase:get_phase_inst|phase[2]                                                                                  ; get_phase:get_phase_inst|phase[19]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.289      ;
; 3.665 ; get_phase:get_phase_inst|phase[0]                                                                                  ; get_phase:get_phase_inst|phase[17]                                                        ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.034     ; 1.288      ;
; 3.676 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[11] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 1.232      ;
; 3.676 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[10] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 1.232      ;
; 3.676 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[7]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 1.232      ;
; 3.676 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[6]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 1.232      ;
; 3.676 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[9]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 1.232      ;
; 3.676 ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|q_a[8]  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.047     ; 1.232      ;
+-------+--------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.109 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|wraddress_a_bus[1]                                                                                                                                  ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_address_reg0     ; clk          ; clk         ; 0.000        ; 0.217      ; 0.430      ;
; 0.124 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|wraddress_a_bus[0]                                                                                                                                  ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_address_reg0     ; clk          ; clk         ; 0.000        ; 0.217      ; 0.445      ;
; 0.136 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[2]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.465      ;
; 0.136 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[3]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.465      ;
; 0.137 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[17]                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.228      ; 0.469      ;
; 0.138 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[2]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.465      ;
; 0.138 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[4]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.467      ;
; 0.138 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[3]                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a0~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.221      ; 0.463      ;
; 0.140 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[6]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.469      ;
; 0.142 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[5]                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a0~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.228      ; 0.474      ;
; 0.143 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[13]                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.228      ; 0.475      ;
; 0.147 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[1]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.474      ;
; 0.147 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[7]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.474      ;
; 0.148 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[16]                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.221      ; 0.473      ;
; 0.150 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[0]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.477      ;
; 0.150 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[4]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.477      ;
; 0.151 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[9]                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.221      ; 0.476      ;
; 0.152 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[3]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.479      ;
; 0.152 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[5]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.479      ;
; 0.152 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[1]                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a0~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.219      ; 0.475      ;
; 0.153 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempe[6]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.223      ; 0.480      ;
; 0.153 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[7]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.482      ;
; 0.154 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|rdaddress_a_bus[9]                                                                                                                                  ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~portb_address_reg0     ; clk          ; clk         ; 0.000        ; 0.220      ; 0.478      ;
; 0.157 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|wraddress_a_bus[9]                                                                                                                                  ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_address_reg0     ; clk          ; clk         ; 0.000        ; 0.217      ; 0.478      ;
; 0.158 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|rdaddress_a_bus[7]                                                                                                                                  ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~portb_address_reg0     ; clk          ; clk         ; 0.000        ; 0.228      ; 0.490      ;
; 0.159 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[5]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.488      ;
; 0.159 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[1] ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|altsyncram_o8j1:FIFOram|ram_block1a0~porta_address_reg0                      ; clk          ; clk         ; 0.000        ; 0.218      ; 0.481      ;
; 0.160 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[1]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.489      ;
; 0.161 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|rdaddress_a_bus[7]                                                                                                                                  ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a18~portb_address_reg0    ; clk          ; clk         ; 0.000        ; 0.232      ; 0.497      ;
; 0.167 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_twadsogen_q:\gen_se:gen_new:twid_factors|twad_tempo[0]                                                                                                                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1tdp_rom:\gen_se:gen_new:twrom|asj_fft_twid_rom_tdp:\gen_auto:sin_1n|altera_fft_dual_port_rom:rom_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_k1t3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.225      ; 0.496      ;
; 0.173 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[11]                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.221      ; 0.498      ;
; 0.177 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[12]                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a0~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.242      ; 0.523      ;
; 0.182 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[23]                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a18~porta_datain_reg0     ; clk          ; clk         ; 0.000        ; 0.225      ; 0.511      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|was_stalled                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|was_stalled                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.start                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.start                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|max_reached                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|usedw_is_1_dff                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|usedw_is_1_dff                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|usedw_is_0_dff                     ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|usedw_is_0_dff                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|dffe_af                                                 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|dffe_af                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_state.stall                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sop                                                                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sop                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[0]                                                                                                        ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[0]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[1]                                                                                                        ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[1]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[3]                                                                                                        ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[3]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[2]                                                                                                        ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|gain_lut_blk[2]                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|k_count_wr_en                                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|k_count_wr_en                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet.BLOCK_READY                                                                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet.BLOCK_READY                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet.DISABLE                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|sdet.DISABLE                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[2] ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|altsyncram_o8j1:FIFOram|ram_block1a0~porta_address_reg0                      ; clk          ; clk         ; 0.000        ; 0.218      ; 0.508      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[0]                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[0]                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[1]                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[1]                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[2]                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|low_addressa[2]                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_out_state.normal                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_in_work                                                                                                                                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sink_in_work                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.WRITE_INPUT                                                                                                                                                             ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.WRITE_INPUT                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.EARLY_DONE                                                                                                                                                              ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.EARLY_DONE                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.WAIT_FOR_INPUT                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.FFT_PROCESS_A                                                                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.FFT_PROCESS_A                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.NO_WRITE                                                                                                                                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.NO_WRITE                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.DONE_WRITING                                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s1_cur.DONE_WRITING                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.WAIT_FOR_LPP_INPUT                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.LPP_OUTPUT_RDY                                                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.LPP_OUTPUT_RDY                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.START_LPP                                                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_s2_cur.START_LPP                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|data_rdy_int                                                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|data_rdy_int                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[2]                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[2]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[3]                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[3]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[1]                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[1]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|k_state.RUN_CNT                                                                                                                                           ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|k_state.RUN_CNT                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|burst_count_en                                                                                                                                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|burst_count_en                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_start                                                                                                                 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|sink_start                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|k_count_tw_en                                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|k_count_tw_en                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state.end1                                                                                        ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|\packet_multi:source_state.end1                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|a_ram_data_in_bus[10]                                                                                                                               ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_1dp_ram:\gen_1_ram:gen_M4K:dat_A|asj_fft_data_ram:dat_A|altera_fft_dual_port_ram:\gen_M4K:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_r5q3:auto_generated|ram_block1a8~porta_datain_reg0      ; clk          ; clk         ; 0.000        ; 0.221      ; 0.515      ;
; 0.190 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|cntr_unb:wr_ptr|counter_reg_bit[0] ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|altsyncram_o8j1:FIFOram|ram_block1a0~porta_address_reg0                      ; clk          ; clk         ; 0.000        ; 0.218      ; 0.512      ;
; 0.192 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[6]                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[7]                                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_imag_out[4]                                                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int[10]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][0][7]                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_real_held[7]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][0][3]                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_real_held[3]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][0][2]                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_real_held[2]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[2]                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[3]                                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_bfp_ctrl:\gen_se:bfpc|asj_fft_tdl_bit:\gen_so_crtl:gen_se_so:delay_next_pass_2|tdl_arr[0]                                                                                  ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_bfp_o:bfp_detect|asj_fft_tdl_bit:\gen_blk_float:gen_1_input_bfp_o:delay_next_pass|tdl_arr[1]                                                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|rd_ptr_lsb                         ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_sink:auk_dsp_atlantic_sink_1|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_s2j1:auto_generated|a_dpfifo_gc81:dpfifo|rd_ptr_lsb                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|sop_out                                                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|master_source_sop                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][11]                                                ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][11]                                                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][1][6]                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[6]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][8]                                                 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][8]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_in_write_sgl:writer|wr_address_i_int[1]                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|wraddress_a_bus[1]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|p_tdl[15][1]                                                                                                                                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|p_tdl[16][1]                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|p_tdl[14][1]                                                                                                                                                                       ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|p_tdl[15][1]                                                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dataadgen:rd_adgen|rd_addr_a[4]                                                                                                                                            ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_unbburst_sose_ctrl:ccc|rdaddress_a_bus[4]                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|tdl_arr[0][3]                                                 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:imag_delay|tdl_arr[1][3]                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[0]                                                                                                                                                      ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_m_k_counter:ctrl|p[0]                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_real_out[2]                                                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int[20]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_real_out[7]                                                                                                                                                                    ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int[25]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|fft_imag_out[10]                                                                                                                                                                   ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|auk_dspip_avalon_streaming_source:auk_dsp_atlantic_source_1|data_int[16]                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][1][0]                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[0]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; cnt[0]                                                                                                                                                                                                                                                         ; cnt[0]                                                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|tdl_arr[0][2]                                                 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][2]                                                                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|tdl_arr[0][4]                                                 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|asj_fft_cmult_std:\gen_da0:gen_std:cm1|asj_fft_tdl:\gen_ma:gen_ma_full:real_delay|tdl_arr[1][4]                                                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|butterfly_st1[0][1][8]                                                                                                                          ; fft:u0|fft_fft_ii_0:fft_ii_0|asj_fft_si_sose_so_b:asj_fft_si_sose_so_b_inst|asj_fft_dft_bfp_sgl:\gen_se:bfpdft|x_1_imag_held[8]                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                           ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                            ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.115 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.444      ;
; 0.256 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.575      ;
; 0.261 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.590      ;
; 0.266 ; get_phase:get_phase_inst|phase[25] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.595      ;
; 0.268 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.605      ;
; 0.293 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; get_phase:get_phase_inst|phase[15] ; get_phase:get_phase_inst|phase[15]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[6]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[19]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[18]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[14] ; get_phase:get_phase_inst|phase[14]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[13] ; get_phase:get_phase_inst|phase[13]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[12] ; get_phase:get_phase_inst|phase[12]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[11] ; get_phase:get_phase_inst|phase[11]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[8]  ; get_phase:get_phase_inst|phase[8]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[5]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[4]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[3]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[2]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[1]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; get_phase:get_phase_inst|phase[10] ; get_phase:get_phase_inst|phase[10]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[9]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[7]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; get_phase:get_phase_inst|phase[31] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.424      ;
; 0.298 ; get_phase:get_phase_inst|phase[30] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; get_phase:get_phase_inst|phase[29] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[27]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.426      ;
; 0.299 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[28]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; get_phase:get_phase_inst|phase[23] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.427      ;
; 0.299 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[0]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.306 ; get_phase:get_phase_inst|phase[20] ; get_phase:get_phase_inst|phase[20]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[25]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; get_phase:get_phase_inst|phase[23] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.448      ;
; 0.314 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.651      ;
; 0.319 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[27]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.638      ;
; 0.320 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.657      ;
; 0.322 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[28]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.641      ;
; 0.332 ; get_phase:get_phase_inst|phase[20] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.651      ;
; 0.333 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.652      ;
; 0.364 ; get_phase:get_phase_inst|phase[26] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.492      ;
; 0.372 ; get_phase:get_phase_inst|phase[21] ; get_phase:get_phase_inst|phase[21]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.372 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.691      ;
; 0.373 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[22]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.493      ;
; 0.378 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.705      ;
; 0.378 ; get_phase:get_phase_inst|phase[25] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a10~porta_address_reg0 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.715      ;
; 0.379 ; get_phase:get_phase_inst|phase[17] ; get_phase:get_phase_inst|phase[17]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.499      ;
; 0.384 ; get_phase:get_phase_inst|phase[21] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.703      ;
; 0.385 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.704      ;
; 0.386 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.705      ;
; 0.388 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.707      ;
; 0.399 ; get_phase:get_phase_inst|phase[22] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.725      ;
; 0.401 ; get_phase:get_phase_inst|phase[20] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.720      ;
; 0.402 ; get_phase:get_phase_inst|phase[22] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.721      ;
; 0.427 ; get_phase:get_phase_inst|phase[25] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.754      ;
; 0.435 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a6~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.768      ;
; 0.439 ; get_phase:get_phase_inst|phase[15] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.561      ;
; 0.440 ; get_phase:get_phase_inst|phase[21] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a0~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.767      ;
; 0.441 ; get_phase:get_phase_inst|phase[20] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.767      ;
; 0.441 ; get_phase:get_phase_inst|phase[24] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.760      ;
; 0.441 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.760      ;
; 0.442 ; get_phase:get_phase_inst|phase[5]  ; get_phase:get_phase_inst|phase[6]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; get_phase:get_phase_inst|phase[13] ; get_phase:get_phase_inst|phase[14]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; get_phase:get_phase_inst|phase[11] ; get_phase:get_phase_inst|phase[12]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; get_phase:get_phase_inst|phase[3]  ; get_phase:get_phase_inst|phase[4]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; get_phase:get_phase_inst|phase[1]  ; get_phase:get_phase_inst|phase[2]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; get_phase:get_phase_inst|phase[19] ; get_phase:get_phase_inst|phase[20]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; get_phase:get_phase_inst|phase[7]  ; get_phase:get_phase_inst|phase[8]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; get_phase:get_phase_inst|phase[9]  ; get_phase:get_phase_inst|phase[10]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; get_phase:get_phase_inst|phase[27] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.582      ;
; 0.446 ; get_phase:get_phase_inst|phase[27] ; get_phase:get_phase_inst|phase[28]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.446 ; get_phase:get_phase_inst|phase[29] ; get_phase:get_phase_inst|phase[30]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.574      ;
; 0.449 ; get_phase:get_phase_inst|phase[25] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a2~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.775      ;
; 0.451 ; get_phase:get_phase_inst|phase[25] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.770      ;
; 0.451 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[23]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.770      ;
; 0.452 ; get_phase:get_phase_inst|phase[24] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a4~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.787      ;
; 0.452 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[1]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[7]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.452 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[17]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.453 ; get_phase:get_phase_inst|phase[26] ; SINROM:SINROM_inst|altsyncram:altsyncram_component|altsyncram_2p91:auto_generated|ram_block1a8~porta_address_reg0  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.591      ;
; 0.453 ; get_phase:get_phase_inst|phase[14] ; get_phase:get_phase_inst|phase[15]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[19]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; get_phase:get_phase_inst|phase[12] ; get_phase:get_phase_inst|phase[13]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[5]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[3]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; get_phase:get_phase_inst|phase[8]  ; get_phase:get_phase_inst|phase[9]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; get_phase:get_phase_inst|phase[21] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.772      ;
; 0.454 ; get_phase:get_phase_inst|phase[10] ; get_phase:get_phase_inst|phase[11]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; get_phase:get_phase_inst|phase[14] ; get_phase:get_phase_inst|phase[16]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.455 ; get_phase:get_phase_inst|phase[16] ; get_phase:get_phase_inst|phase[18]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[26]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.774      ;
; 0.455 ; get_phase:get_phase_inst|phase[0]  ; get_phase:get_phase_inst|phase[2]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; get_phase:get_phase_inst|phase[6]  ; get_phase:get_phase_inst|phase[8]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; get_phase:get_phase_inst|phase[4]  ; get_phase:get_phase_inst|phase[6]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; get_phase:get_phase_inst|phase[12] ; get_phase:get_phase_inst|phase[14]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; get_phase:get_phase_inst|phase[2]  ; get_phase:get_phase_inst|phase[4]                                                                                  ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; get_phase:get_phase_inst|phase[18] ; get_phase:get_phase_inst|phase[20]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; get_phase:get_phase_inst|phase[8]  ; get_phase:get_phase_inst|phase[10]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; get_phase:get_phase_inst|phase[10] ; get_phase:get_phase_inst|phase[12]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.457 ; get_phase:get_phase_inst|phase[30] ; get_phase:get_phase_inst|phase[31]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.585      ;
; 0.458 ; get_phase:get_phase_inst|phase[28] ; get_phase:get_phase_inst|phase[29]                                                                                 ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.586      ;
+-------+------------------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 72
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.679 ns




+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; 0.893 ; 0.109 ; N/A      ; N/A     ; 0.799               ;
;  PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.345 ; 0.115 ; N/A      ; N/A     ; 0.799               ;
;  clk                                                       ; 0.893 ; 0.109 ; N/A      ; N/A     ; 9.371               ;
; Design-wide TNS                                            ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  clk                                                       ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; amp[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[13]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[14]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[15]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[16]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[17]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[18]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[19]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[20]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[21]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[22]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[23]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; amp[24]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; data_in[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_in[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; frequency[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; amp[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; amp[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; amp[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; amp[24]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; amp[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; amp[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; amp[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; amp[24]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; amp[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[13]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; amp[14]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[15]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[16]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[17]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[18]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[19]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; amp[20]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[21]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[22]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[23]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; amp[24]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                       ; clk                                                       ; 17467    ; 0        ; 0        ; 0        ;
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk                                                       ; 12       ; 0        ; 0        ; 0        ;
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 612      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; clk                                                       ; clk                                                       ; 17467    ; 0        ; 0        ; 0        ;
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; clk                                                       ; 12       ; 0        ; 0        ; 0        ;
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; 612      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 33    ; 33   ;
; Unconstrained Input Port Paths  ; 1761  ; 1761 ;
; Unconstrained Output Ports      ; 25    ; 25   ;
; Unconstrained Output Port Paths ; 1108  ; 1108 ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; Target                                                    ; Clock                                                     ; Type      ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; clk                                                       ; clk                                                       ; Base      ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; frequency[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; amp[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[16]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[17]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[18]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[19]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[20]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[21]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[22]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[23]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[24]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; frequency[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[16] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[17] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[18] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[19] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[20] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[21] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[22] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[23] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[24] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[25] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[26] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[27] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[28] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[29] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[30] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; frequency[31] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; amp[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[8]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[9]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[10]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[11]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[12]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[13]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[14]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[15]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[16]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[17]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[18]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[19]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[20]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[21]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[22]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[23]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; amp[24]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Tue Jan 21 20:55:28 2025
Info: Command: quartus_sta FFT_demo -c FFT_demo
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FFT_demo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {PLL_200M_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]} {PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.908
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.908               0.000 clk 
    Info (332119):     1.345               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.349
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.349               0.000 clk 
    Info (332119):     0.369               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.799               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.471               0.000 clk 
Info (332114): Report Metastability: Found 72 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 72
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 34.682 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.893
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.893               0.000 clk 
    Info (332119):     1.725               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.334               0.000 clk 
    Info (332119):     0.348               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.799               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.500               0.000 clk 
Info (332114): Report Metastability: Found 72 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 72
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 35.100 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.063               0.000 clk 
    Info (332119):     3.366               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.109
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.109               0.000 clk 
    Info (332119):     0.115               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.233               0.000 PLL_200M_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.371               0.000 clk 
Info (332114): Report Metastability: Found 72 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 72
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.679 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4883 megabytes
    Info: Processing ended: Tue Jan 21 20:55:30 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


