// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 3.0.0.24.1
// Netlist written on Thu Nov 18 11:49:23 2021
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v"
// file 1 "c:/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd"
// file 2 "d:/users/nicob/desktop/itba/3-electro 3/tps/tp2-g2_e3/moduloalarmatp2/source/impl_1/codechecker.v"
// file 3 "d:/users/nicob/desktop/itba/3-electro 3/tps/tp2-g2_e3/moduloalarmatp2/source/impl_1/mainmodule.v"
// file 4 "d:/users/nicob/desktop/itba/3-electro 3/tps/tp2-g2_e3/moduloalarmatp2/source/impl_1/easyserialout.v"
// file 5 "d:/users/nicob/desktop/itba/3-electro 3/tps/tp2-g2_e3/moduloalarmatp2/source/impl_1/serialout.v"
// file 6 "d:/users/nicob/desktop/itba/3-electro 3/tps/tp2-g2_e3/moduloalarmatp2/source/impl_1/timer.v"
// file 7 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 8 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 9 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 10 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 11 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 12 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 13 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 14 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 15 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 16 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 17 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 18 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 19 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 20 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 21 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 22 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 23 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 24 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 25 "c:/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 26 "c:/lscc/radiant/3.0/ip/common/adder/rtl/lscc_adder.v"
// file 27 "c:/lscc/radiant/3.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 28 "c:/lscc/radiant/3.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 29 "c:/lscc/radiant/3.0/ip/common/counter/rtl/lscc_cntr.v"
// file 30 "c:/lscc/radiant/3.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 31 "c:/lscc/radiant/3.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 32 "c:/lscc/radiant/3.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 33 "c:/lscc/radiant/3.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 34 "c:/lscc/radiant/3.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 35 "c:/lscc/radiant/3.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 36 "c:/lscc/radiant/3.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 37 "c:/lscc/radiant/3.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 38 "c:/lscc/radiant/3.0/ip/common/rom/rtl/lscc_rom.v"
// file 39 "c:/lscc/radiant/3.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 40 "c:/lscc/radiant/3.0/ip/pmi/pmi_add.v"
// file 41 "c:/lscc/radiant/3.0/ip/pmi/pmi_addsub.v"
// file 42 "c:/lscc/radiant/3.0/ip/pmi/pmi_complex_mult.v"
// file 43 "c:/lscc/radiant/3.0/ip/pmi/pmi_counter.v"
// file 44 "c:/lscc/radiant/3.0/ip/pmi/pmi_dsp.v"
// file 45 "c:/lscc/radiant/3.0/ip/pmi/pmi_fifo.v"
// file 46 "c:/lscc/radiant/3.0/ip/pmi/pmi_fifo_dc.v"
// file 47 "c:/lscc/radiant/3.0/ip/pmi/pmi_mac.v"
// file 48 "c:/lscc/radiant/3.0/ip/pmi/pmi_mult.v"
// file 49 "c:/lscc/radiant/3.0/ip/pmi/pmi_multaddsub.v"
// file 50 "c:/lscc/radiant/3.0/ip/pmi/pmi_multaddsubsum.v"
// file 51 "c:/lscc/radiant/3.0/ip/pmi/pmi_ram_dp.v"
// file 52 "c:/lscc/radiant/3.0/ip/pmi/pmi_ram_dp_be.v"
// file 53 "c:/lscc/radiant/3.0/ip/pmi/pmi_ram_dq.v"
// file 54 "c:/lscc/radiant/3.0/ip/pmi/pmi_ram_dq_be.v"
// file 55 "c:/lscc/radiant/3.0/ip/pmi/pmi_rom.v"
// file 56 "c:/lscc/radiant/3.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module MainModule
//

module MainModule (output SIREN_OUT, input SENSOR1_IN, input SENSOR2_IN, 
            output STATUS_OUT, output STATUS_SEND, input [1:0]KB_IN, input KB_RECV, 
            output SERCLK_OUT, output [1:0]Sreg, output [1:0]KEY_STATUS, 
            output [1:0]DEBUG_KEY);   /* synthesis lineinfo="@3(1[8],1[18])"*/
    
    (* is_clock=1 *) wire KB_RECV_c;   /* synthesis lineinfo="@3(9[16],9[23])"*/
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@3(11[17],11[27])"*/
    
    wire GND_net, VCC_net, SIREN_OUT_c, SENSOR1_IN_c, SENSOR2_IN_c, 
        STATUS_OUT_c, STATUS_SEND_c, KB_IN_c_1, KB_IN_c_0, Sreg_c_1, 
        Sreg_c_0, KEY_STATUS_c_1, KEY_STATUS_c_0, DEBUG_KEY_c_1, DEBUG_KEY_c_0, 
        TIME_OUT, TIMER_EN;
    wire [1:0]Snext;   /* synthesis lineinfo="@3(81[14],81[19])"*/
    
    wire TIMER_EN_N_11;
    wire [1:0]Snext_1__N_2;
    
    wire n62, TIMER_EN_N_13, init, waiting;
    wire [31:0]j;   /* synthesis lineinfo="@4(17[10],17[11])"*/
    wire [31:0]waiting_N_140;
    
    wire waiting_N_139, n462, n461, n460, n459, n458, n457, n456, 
        n455, n454, n453, n452, n451, n450, n449, n448, n447, 
        n3, n446, n445, n444, n443, n442, n441, n440, n439, 
        n438, n437, n147, n148, n149, n150, n151, n152, n153, 
        n154, n155, n156, n157, n158, n159, n160, n161, n162, 
        n163, n164, n146, n7, n436, n435, n434, n433, n432;
    wire [3:0]temp_data_out;   /* synthesis lineinfo="@5(10[11],10[24])"*/
    
    wire n145, n523, n521, n519, n517, n515, n339, n144, n143, 
        n142, n141, n140, n139, n138, n137, n136, n135, n113, 
        n513, n511, n509, n507, n505, n503, n501, n499, n497, 
        n495, n493, n491, n489, n487, n485, n483, n481, n479, 
        n477, n475, n473, n471, n469, n467, n465, n1489, n1904, 
        n6;
    
    VHI i2 (.Z(VCC_net));
    keyChecker Keyboard (DEBUG_KEY_c_1, GND_net, VCC_net, DEBUG_KEY_c_0, 
            KB_RECV_c, KEY_STATUS_c_0, KEY_STATUS_c_1, KB_IN_c_1, KB_IN_c_0);   /* synthesis lineinfo="@3(67[16],75[6])"*/
    (* lse_init_val=0 *) FD1P3XZ Sreg_i2 (.D(Snext[1]), .SP(VCC_net), .CK(SERCLK_OUT_c), 
            .SR(GND_net), .Q(Sreg_c_1));   /* synthesis lineinfo="@3(145[12],146[20])"*/
    defparam Sreg_i2.REGSET = "RESET";
    defparam Sreg_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i522_2_lut (.A(Sreg_c_0), .B(Sreg_c_1), 
            .Z(SIREN_OUT_c));
    defparam i522_2_lut.INIT = "0x8888";
    (* lut_function="(!(A+!(B)))" *) LUT4 i344_2_lut (.A(n113), .B(n164), 
            .Z(n461));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i344_2_lut.INIT = "0x4444";
    OB STATUS_OUT_pad (.I(STATUS_OUT_c), .O(STATUS_OUT));   /* synthesis lineinfo="@3(6[17],6[27])"*/
    OB SIREN_OUT_pad (.I(SIREN_OUT_c), .O(SIREN_OUT));   /* synthesis lineinfo="@3(3[17],3[26])"*/
    (* lut_function="(!(A+!(B)))" *) LUT4 i315_2_lut (.A(n113), .B(n135), 
            .Z(n432));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i315_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i316_2_lut (.A(n113), .B(n136), 
            .Z(n433));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i316_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i317_2_lut (.A(n113), .B(n137), 
            .Z(n434));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i317_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i318_2_lut (.A(n113), .B(n138), 
            .Z(n435));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i318_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i319_2_lut (.A(n113), .B(n139), 
            .Z(n436));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i319_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i320_2_lut (.A(n113), .B(n140), 
            .Z(n437));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i320_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i321_2_lut (.A(n113), .B(n141), 
            .Z(n438));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i321_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i322_2_lut (.A(n113), .B(n142), 
            .Z(n439));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i322_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i323_2_lut (.A(n113), .B(n143), 
            .Z(n440));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i323_2_lut.INIT = "0x4444";
    VLO i1 (.Z(GND_net));
    (* lut_function="(!(A+!(B)))" *) LUT4 i324_2_lut (.A(n113), .B(n144), 
            .Z(n441));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i324_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i325_2_lut (.A(n113), .B(n145), 
            .Z(n442));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i325_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i326_2_lut (.A(n113), .B(n146), 
            .Z(n443));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i326_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i327_2_lut (.A(n113), .B(n147), 
            .Z(n444));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i327_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i328_2_lut (.A(n113), .B(n148), 
            .Z(n445));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i328_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i329_2_lut (.A(n113), .B(n149), 
            .Z(n446));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i329_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i330_2_lut (.A(n113), .B(n150), 
            .Z(n447));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i330_2_lut.INIT = "0x4444";
    OB STATUS_SEND_pad (.I(STATUS_SEND_c), .O(STATUS_SEND));   /* synthesis lineinfo="@3(7[17],7[28])"*/
    (* lut_function="(!(A (C+!(D))+!A !(B (C))))" *) LUT4 Mux_39_i3_4_lut_4_lut (.A(Sreg_c_0), 
            .B(TIME_OUT), .C(Sreg_c_1), .D(n62), .Z(n339));   /* synthesis lineinfo="@3(87[5],132[12])"*/
    defparam Mux_39_i3_4_lut_4_lut.INIT = "0x4a40";
    (* lut_function="(!(A (C+!(D))+!A !(B+!(C))))" *) LUT4 Sreg_1__I_0_3_Mux_0_i3_4_lut_4_lut (.A(Sreg_c_0), 
            .B(TIME_OUT), .C(Sreg_c_1), .D(n1904), .Z(Snext_1__N_2[0]));   /* synthesis lineinfo="@3(87[5],132[12])"*/
    defparam Sreg_1__I_0_3_Mux_0_i3_4_lut_4_lut.INIT = "0x4f45";
    (* lse_init_val=0 *) FD1P3XZ Sreg_i1 (.D(Snext[0]), .SP(VCC_net), .CK(SERCLK_OUT_c), 
            .SR(GND_net), .Q(Sreg_c_0));   /* synthesis lineinfo="@3(145[12],146[20])"*/
    defparam Sreg_i1.REGSET = "RESET";
    defparam Sreg_i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A+!(B)))" *) LUT4 i331_2_lut (.A(n113), .B(n151), 
            .Z(n448));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i331_2_lut.INIT = "0x4444";
    OB SERCLK_OUT_pad (.I(SERCLK_OUT_c), .O(SERCLK_OUT));   /* synthesis lineinfo="@3(11[17],11[27])"*/
    OB \Sreg_pad[1]  (.I(Sreg_c_1), .O(Sreg[1]));   /* synthesis lineinfo="@3(20[18],20[22])"*/
    OB \Sreg_pad[0]  (.I(Sreg_c_0), .O(Sreg[0]));   /* synthesis lineinfo="@3(20[18],20[22])"*/
    OB \KEY_STATUS_pad[1]  (.I(KEY_STATUS_c_1), .O(KEY_STATUS[1]));   /* synthesis lineinfo="@3(21[19],21[29])"*/
    OB \KEY_STATUS_pad[0]  (.I(KEY_STATUS_c_0), .O(KEY_STATUS[0]));   /* synthesis lineinfo="@3(21[19],21[29])"*/
    OB \DEBUG_KEY_pad[1]  (.I(DEBUG_KEY_c_1), .O(DEBUG_KEY[1]));   /* synthesis lineinfo="@3(23[15],23[24])"*/
    OB \DEBUG_KEY_pad[0]  (.I(DEBUG_KEY_c_0), .O(DEBUG_KEY[0]));   /* synthesis lineinfo="@3(23[15],23[24])"*/
    IB SENSOR1_IN_pad (.I(SENSOR1_IN), .O(SENSOR1_IN_c));   /* synthesis lineinfo="@3(4[11],4[21])"*/
    IB SENSOR2_IN_pad (.I(SENSOR2_IN), .O(SENSOR2_IN_c));   /* synthesis lineinfo="@3(4[23],4[33])"*/
    IB \KB_IN_pad[1]  (.I(KB_IN[1]), .O(KB_IN_c_1));   /* synthesis lineinfo="@3(8[22],8[27])"*/
    IB \KB_IN_pad[0]  (.I(KB_IN[0]), .O(KB_IN_c_0));   /* synthesis lineinfo="@3(8[22],8[27])"*/
    IB KB_RECV_pad (.I(KB_RECV), .O(KB_RECV_c));   /* synthesis lineinfo="@3(9[16],9[23])"*/
    (* lut_function="(!(A+!(B)))" *) LUT4 i332_2_lut (.A(n113), .B(n152), 
            .Z(n449));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i332_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i333_2_lut (.A(n113), .B(n153), 
            .Z(n450));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i333_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i334_2_lut (.A(n113), .B(n154), 
            .Z(n451));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i334_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i335_2_lut (.A(n113), .B(n155), 
            .Z(n452));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i335_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i336_2_lut (.A(n113), .B(n156), 
            .Z(n453));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i336_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i337_2_lut (.A(n113), .B(n157), 
            .Z(n454));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i337_2_lut.INIT = "0x4444";
    (* syn_instantiated=1 *) LSOSC_CORE OSCInst1 (.CLKLFPU(VCC_net), .CLKLFEN(VCC_net), 
            .TRIM9(GND_net), .TRIM8(GND_net), .TRIM7(GND_net), .TRIM6(GND_net), 
            .TRIM5(GND_net), .TRIM4(GND_net), .TRIM3(GND_net), .TRIM2(GND_net), 
            .TRIM1(GND_net), .TRIM0(GND_net), .CLKLF(SERCLK_OUT_c));
    defparam OSCInst1.FABRIC_TRIME = "DISABLE";
    (* lut_function="(!(A+!(B)))" *) LUT4 i338_2_lut (.A(n113), .B(n158), 
            .Z(n455));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i338_2_lut.INIT = "0x4444";
    (* lut_function="(A (B (C+(D))+!B (C))+!A !((C+!(D))+!B))" *) LUT4 i345_4_lut (.A(temp_data_out[1]), 
            .B(Sreg_c_0), .C(init), .D(Sreg_c_1), .Z(n462));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i345_4_lut.INIT = "0xaca0";
    (* lut_function="(!(A+!(B)))" *) LUT4 i339_2_lut (.A(n113), .B(n159), 
            .Z(n456));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i339_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i340_2_lut (.A(n113), .B(n160), 
            .Z(n457));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i340_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i341_2_lut (.A(n113), .B(n161), 
            .Z(n458));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i341_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i342_2_lut (.A(n113), .B(n162), 
            .Z(n459));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i342_2_lut.INIT = "0x4444";
    (* lut_function="(!(A+!(B)))" *) LUT4 i343_2_lut (.A(n113), .B(n163), 
            .Z(n460));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i343_2_lut.INIT = "0x4444";
    (* lut_function="(A (B)+!A !(B))" *) LUT4 i2_2_lut_2_lut (.A(KEY_STATUS_c_0), 
            .B(KEY_STATUS_c_1), .Z(n6));
    defparam i2_2_lut_2_lut.INIT = "0x9999";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i376_4_lut_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[17]), .D(waiting_N_140[17]), .Z(n493));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i376_4_lut_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i374_4_lut_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[18]), .D(waiting_N_140[18]), .Z(n491));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i374_4_lut_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i372_4_lut_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[19]), .D(waiting_N_140[19]), .Z(n489));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i372_4_lut_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i370_4_lut_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[20]), .D(waiting_N_140[20]), .Z(n487));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i370_4_lut_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (B (C+(D)))+!A (B))" *) LUT4 i37_4_lut_4_lut (.A(KEY_STATUS_c_0), 
            .B(KEY_STATUS_c_1), .C(SENSOR1_IN_c), .D(SENSOR2_IN_c), .Z(n62));   /* synthesis lineinfo="@3(98[18],105[16])"*/
    defparam i37_4_lut_4_lut.INIT = "0xccc4";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i406_4_lut_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[2]), .D(waiting_N_140[2]), .Z(n523));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i406_4_lut_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (B+(C))+!A !(B+!(C)))" *) LUT4 i1406_3_lut_3_lut (.A(SENSOR1_IN_c), 
            .B(KEY_STATUS_c_0), .C(KEY_STATUS_c_1), .Z(n1904));   /* synthesis lineinfo="@3(87[5],132[12])"*/
    defparam i1406_3_lut_3_lut.INIT = "0xb8b8";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i368_4_lut_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[21]), .D(waiting_N_140[21]), .Z(n485));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i368_4_lut_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i366_4_lut_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[22]), .D(waiting_N_140[22]), .Z(n483));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i366_4_lut_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i378_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[16]), .D(waiting_N_140[16]), .Z(n495));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i378_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i380_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[15]), .D(waiting_N_140[15]), .Z(n497));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i380_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i382_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[14]), .D(waiting_N_140[14]), .Z(n499));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i382_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i384_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[13]), .D(waiting_N_140[13]), .Z(n501));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i384_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i386_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[12]), .D(waiting_N_140[12]), .Z(n503));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i386_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i388_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[11]), .D(waiting_N_140[11]), .Z(n505));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i388_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i390_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[10]), .D(waiting_N_140[10]), .Z(n507));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i390_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i392_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[9]), .D(waiting_N_140[9]), .Z(n509));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i392_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i394_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[8]), .D(waiting_N_140[8]), .Z(n511));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i394_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i396_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[7]), .D(waiting_N_140[7]), .Z(n513));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i396_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i398_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[6]), .D(waiting_N_140[6]), .Z(n515));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i398_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i400_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[5]), .D(waiting_N_140[5]), .Z(n517));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i400_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i402_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[4]), .D(waiting_N_140[4]), .Z(n519));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i402_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i348_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[31]), .D(waiting_N_140[31]), .Z(n465));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i348_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i350_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[30]), .D(waiting_N_140[30]), .Z(n467));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i350_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i352_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[29]), .D(waiting_N_140[29]), .Z(n469));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i352_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i354_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[28]), .D(waiting_N_140[28]), .Z(n471));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i354_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i404_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[3]), .D(waiting_N_140[3]), .Z(n521));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i404_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i356_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[27]), .D(waiting_N_140[27]), .Z(n473));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i356_4_lut_4_lut.INIT = "0xb1a0";
    timer mainTimer (TIME_OUT, GND_net, SERCLK_OUT_c, VCC_net, TIMER_EN);   /* synthesis lineinfo="@3(35[11],41[6])"*/
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i358_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[26]), .D(waiting_N_140[26]), .Z(n475));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i358_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i360_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[25]), .D(waiting_N_140[25]), .Z(n477));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i360_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i362_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[24]), .D(waiting_N_140[24]), .Z(n479));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i362_4_lut_4_lut.INIT = "0xb1a0";
    (* lut_function="(A (C)+!A !(B+!(D)))" *) LUT4 i364_4_lut_4_lut (.A(waiting), 
            .B(waiting_N_139), .C(j[23]), .D(waiting_N_140[23]), .Z(n481));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i364_4_lut_4_lut.INIT = "0xb1a0";
    easySerialOut STATE_OUT (GND_net, Open_0, Open_1, Open_2, Open_3, 
            Open_4, Open_5, Open_6, Open_7, Open_8, j[22], j[21], 
            j[20], j[19], j[18], j[17], j[16], j[15], Open_9, 
            Open_10, Open_11, Open_12, Open_13, Open_14, Open_15, 
            Open_16, Open_17, Open_18, Open_19, Open_20, Open_21, 
            Open_22, Open_23, Open_24, Open_25, Open_26, Open_27, 
            Open_28, Open_29, Open_30, Open_31, Open_32, waiting_N_140[22], 
            waiting_N_140[21], waiting_N_140[20], waiting_N_140[19], waiting_N_140[18], 
            waiting_N_140[17], waiting_N_140[16], waiting_N_140[15], Open_33, 
            Open_34, Open_35, Open_36, Open_37, Open_38, Open_39, 
            Open_40, Open_41, Open_42, Open_43, Open_44, Open_45, 
            Open_46, Open_47, waiting, SERCLK_OUT_c, init, n465, 
            j[31], j[13], j[14], waiting_N_140[13], waiting_N_140[14], 
            VCC_net, j[3], j[4], waiting_N_140[3], waiting_N_140[4], 
            n467, j[30], n469, j[29], n471, j[28], n473, j[27], 
            n475, j[26], n477, j[25], n479, j[24], waiting_N_140[25], 
            n481, j[23], n483, n485, n487, n489, waiting_N_140[30], 
            waiting_N_140[8], waiting_N_140[7], waiting_N_140[10], n491, 
            n493, n495, n497, n499, n501, n503, j[12], n505, 
            j[11], n507, j[10], n509, j[9], n511, j[8], n513, 
            j[7], n515, j[6], n517, j[5], waiting_N_140[11], waiting_N_140[12], 
            waiting_N_140[24], waiting_N_140[23], waiting_N_140[26], waiting_N_140[27], 
            waiting_N_140[2], waiting_N_140[28], waiting_N_140[9], waiting_N_140[5], 
            waiting_N_140[29], waiting_N_140[6], waiting_N_140[31], waiting_N_139, 
            n519, n521, j[2], n523, n155, n154, STATUS_SEND_c, 
            Sreg_c_1, n135, n157, n156, n136, n158, n159, n151, 
            n150, n148, n142, n143, n140, n113, n462, temp_data_out[1], 
            n139, n164, n138, n162, n153, n149, n146, n147, 
            n141, n461, n160, n161, n145, n137, n163, n152, 
            n144, n460, n459, n458, n457, n456, n455, n454, 
            n453, n452, n451, n450, n449, n448, n447, n446, 
            n445, n444, n443, n442, n441, n440, n439, n438, 
            n437, SENSOR2_IN_c, n436, n435, n434, n433, n432, 
            SENSOR1_IN_c, STATUS_OUT_c, Sreg_c_0);   /* synthesis lineinfo="@3(51[19],58[6])"*/
    (* lut_function="(A (B+!((D)+!C))+!A (B ((D)+!C)))" *) LUT4 i442_4_lut (.A(Snext[0]), 
            .B(Snext_1__N_2[0]), .C(TIMER_EN_N_11), .D(n339), .Z(Snext[0]));   /* synthesis lineinfo="@3(86[5],140[8])"*/
    defparam i442_4_lut.INIT = "0xccac";
    (* lut_function="(A+(B))" *) LUT4 KEY_STATUS_1__I_0_2_i3_2_lut (.A(KEY_STATUS_c_0), 
            .B(KEY_STATUS_c_1), .Z(TIMER_EN_N_11));   /* synthesis lineinfo="@3(89[8],89[28])"*/
    defparam KEY_STATUS_1__I_0_2_i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A+!(B))" *) LUT4 KEY_STATUS_1__I_0_3_i3_2_lut (.A(KEY_STATUS_c_0), 
            .B(KEY_STATUS_c_1), .Z(n3));   /* synthesis lineinfo="@3(98[22],98[45])"*/
    defparam KEY_STATUS_1__I_0_3_i3_2_lut.INIT = "0xbbbb";
    (* lut_function="(!(A (B (C (D))+!B (C))+!A (((D)+!C)+!B)))" *) LUT4 i444_4_lut (.A(TIMER_EN), 
            .B(TIMER_EN_N_11), .C(TIMER_EN_N_13), .D(TIME_OUT), .Z(TIMER_EN));   /* synthesis lineinfo="@3(86[5],140[8])"*/
    defparam i444_4_lut.INIT = "0x0aca";
    (* lut_function="(A (B)+!A (B (C+!(D))))" *) LUT4 i1_4_lut (.A(TIME_OUT), 
            .B(n1489), .C(n6), .D(n3), .Z(TIMER_EN_N_13));
    defparam i1_4_lut.INIT = "0xc8cc";
    (* lut_function="(!((B)+!A))" *) LUT4 i1_2_lut (.A(Sreg_c_1), .B(Sreg_c_0), 
            .Z(n1489));   /* synthesis lineinfo="@3(86[5],140[8])"*/
    defparam i1_2_lut.INIT = "0x2222";
    (* lut_function="(A (B (C+(D))+!B (C))+!A (B (D)))" *) LUT4 i1_4_lut_adj_36 (.A(TIME_OUT), 
            .B(TIMER_EN_N_11), .C(n1489), .D(n7), .Z(Snext[1]));   /* synthesis lineinfo="@3(86[5],140[8])"*/
    defparam i1_4_lut_adj_36.INIT = "0xeca0";
    (* lut_function="(A+!((C+!(D))+!B))" *) LUT4 i1_4_lut_adj_37 (.A(Snext[1]), 
            .B(Sreg_c_0), .C(Sreg_c_1), .D(n62), .Z(n7));   /* synthesis lineinfo="@3(86[5],140[8])"*/
    defparam i1_4_lut_adj_37.INIT = "0xaeaa";
    
endmodule

//
// Verilog Description of module keyChecker
//

module keyChecker (output DEBUG_KEY_c_1, input GND_net, input VCC_net, 
            output DEBUG_KEY_c_0, input KB_RECV_c, output KEY_STATUS_c_0, 
            output KEY_STATUS_c_1, input KB_IN_c_1, input KB_IN_c_0);
    
    (* is_clock=1 *) wire KB_RECV_c;   /* synthesis lineinfo="@3(9[16],9[23])"*/
    
    wire \counter[2] , n4, n2838, n933;
    wire [31:0]n133;
    wire [1:0]actualKey_0__1__N_299;
    wire [1:0]actualKey_0__1__N_295;
    wire [1:0]actualKey_0__1__N_297;
    
    wire n1701;
    wire [1:0]actualKey_0__1__N_301;
    wire [1:0]\actualKey[3] ;   /* synthesis lineinfo="@2(22[11],22[20])"*/
    
    wire n7, n2503, n943, n2937, \counter[11] , \counter[12] , n945, 
        n430, n941, n2934, \counter[9] , \counter[10] ;
    wire [1:0]valid_1__N_335;
    
    wire n939, n2931, \counter[7] , \counter[8] , \counter[20] , \counter[29] , 
        \counter[18] , n54, \counter[30] , \counter[6] , \counter[14] , 
        n52, \counter[21] , \counter[31] , \counter[4] , \counter[22] , 
        n53, n4_adj_338, \counter[23] , \counter[25] , n51, \counter[5] , 
        \counter[3] , \counter[24] , n48, \counter[27] , \counter[16] , 
        n50, \counter[19] , \counter[15] , \counter[26] , n49, n60, 
        \counter[17] , \counter[13] , \counter[28] , n55;
    wire [1:0]\actualKey[2] ;   /* synthesis lineinfo="@2(22[11],22[20])"*/
    wire [1:0]\actualKey[0] ;   /* synthesis lineinfo="@2(22[11],22[20])"*/
    wire [1:0]\actualKey[1] ;   /* synthesis lineinfo="@2(22[11],22[20])"*/
    
    wire n937, n2928, n935, n2925, n2922, n963, n2967, n961, 
        n2964, n959, n2961, n957, n2958, n955, n2955, n953, 
        n2952, n951, n2949, n949, n2946, n947, n2943, n2940, 
        VCC_net_c, GND_net_c;
    
    (* lut_function="(A+(B))" *) LUT4 equal_71_i4_2_lut (.A(DEBUG_KEY_c_1), 
            .B(\counter[2] ), .Z(n4));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam equal_71_i4_2_lut.INIT = "0xeeee";
    FA2 counter_115_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(DEBUG_KEY_c_0), .D1(n2838), 
        .CI1(n2838), .CO0(n2838), .CO1(n933), .S1(n133[0]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_1.INIT0 = "0xc33c";
    defparam counter_115_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))" *) LUT4 i1262_4_lut (.A(actualKey_0__1__N_299[0]), 
            .B(actualKey_0__1__N_295[0]), .C(actualKey_0__1__N_297[1]), 
            .D(actualKey_0__1__N_295[1]), .Z(n1701));
    defparam i1262_4_lut.INIT = "0x8000";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i1 (.D(n133[0]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(DEBUG_KEY_c_0));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i1.REGSET = "RESET";
    defparam counter_115__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i2_2_lut (.A(actualKey_0__1__N_297[0]), 
            .B(actualKey_0__1__N_301[1]), .Z(n7));
    defparam i2_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+!(D))))" *) LUT4 i4_4_lut (.A(n7), .B(actualKey_0__1__N_299[1]), 
            .C(actualKey_0__1__N_301[0]), .D(n1701), .Z(n2503));
    defparam i4_4_lut.INIT = "0xfeff";
    FA2 counter_115_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(\counter[11] ), 
        .D0(n943), .CI0(n943), .A1(GND_net), .B1(GND_net), .C1(\counter[12] ), 
        .D1(n2937), .CI1(n2937), .CO0(n2937), .CO1(n945), .S0(n133[11]), 
        .S1(n133[12]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_13.INIT0 = "0xc33c";
    defparam counter_115_add_4_13.INIT1 = "0xc33c";
    (* lse_init_val=1, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=67, LSE_RLINE=75 *) FD1P3XZ valid_i0_i1 (.D(valid_1__N_335[0]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(KEY_STATUS_c_0));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam valid_i0_i1.REGSET = "RESET";
    defparam valid_i0_i1.SRMODE = "CE_OVER_LSR";
    FA2 counter_115_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(\counter[9] ), 
        .D0(n941), .CI0(n941), .A1(GND_net), .B1(GND_net), .C1(\counter[10] ), 
        .D1(n2934), .CI1(n2934), .CO0(n2934), .CO1(n943), .S0(n133[9]), 
        .S1(n133[10]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_11.INIT0 = "0xc33c";
    defparam counter_115_add_4_11.INIT1 = "0xc33c";
    (* lse_init_val=1, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=67, LSE_RLINE=75 *) FD1P3XZ valid_i0_i2 (.D(n2503), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(valid_1__N_335[0]), .Q(KEY_STATUS_c_1));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam valid_i0_i2.REGSET = "SET";
    defparam valid_i0_i2.SRMODE = "CE_OVER_LSR";
    FA2 counter_115_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(\counter[7] ), 
        .D0(n939), .CI0(n939), .A1(GND_net), .B1(GND_net), .C1(\counter[8] ), 
        .D1(n2931), .CI1(n2931), .CO0(n2931), .CO1(n941), .S0(n133[7]), 
        .S1(n133[8]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_9.INIT0 = "0xc33c";
    defparam counter_115_add_4_9.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=67, LSE_RLINE=75 *) FD1P3XZ \actualKey[3]__i8  (.D(actualKey_0__1__N_295[1]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(\actualKey[0] [1]));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam \actualKey[3]__i8 .REGSET = "RESET";
    defparam \actualKey[3]__i8 .SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i23_4_lut (.A(\counter[20] ), 
            .B(\counter[12] ), .C(\counter[29] ), .D(\counter[18] ), .Z(n54));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i21_4_lut (.A(\counter[30] ), 
            .B(\counter[6] ), .C(\counter[14] ), .D(\counter[11] ), .Z(n52));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i21_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i22_4_lut (.A(\counter[21] ), 
            .B(\counter[31] ), .C(\counter[4] ), .D(\counter[22] ), .Z(n53));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i22_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i20_4_lut (.A(n4_adj_338), .B(\counter[8] ), 
            .C(\counter[23] ), .D(\counter[25] ), .Z(n51));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i20_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(\counter[5] ), 
            .B(\counter[3] ), .C(\counter[24] ), .D(\counter[9] ), .Z(n48));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i17_4_lut.INIT = "0xfffe";
    (* lut_function="(A+((C+(D))+!B))" *) LUT4 i19_4_lut (.A(\counter[27] ), 
            .B(DEBUG_KEY_c_0), .C(\counter[7] ), .D(\counter[16] ), .Z(n50));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i19_4_lut.INIT = "0xfffb";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(\counter[19] ), 
            .B(\counter[15] ), .C(\counter[10] ), .D(\counter[26] ), .Z(n49));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i29_4_lut (.A(n51), .B(n53), 
            .C(n52), .D(n54), .Z(n60));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i29_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i24_4_lut (.A(\counter[17] ), 
            .B(n48), .C(\counter[13] ), .D(\counter[28] ), .Z(n55));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i24_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i30_4_lut (.A(n55), .B(n60), 
            .C(n49), .D(n50), .Z(valid_1__N_335[0]));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i30_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A))" *) LUT4 i313_1_lut (.A(valid_1__N_335[0]), .Z(n430));   /* synthesis lineinfo="@2(50[9],50[19])"*/
    defparam i313_1_lut.INIT = "0x5555";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 mux_6_i2_3_lut_4_lut (.A(DEBUG_KEY_c_0), 
            .B(n4_adj_338), .C(\actualKey[2] [1]), .D(KB_IN_c_1), .Z(actualKey_0__1__N_299[1]));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam mux_6_i2_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 mux_6_i1_3_lut_4_lut (.A(DEBUG_KEY_c_0), 
            .B(n4_adj_338), .C(\actualKey[2] [0]), .D(KB_IN_c_0), .Z(actualKey_0__1__N_299[0]));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam mux_6_i1_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (B (C)+!B (D))+!A (C))" *) LUT4 mux_5_i2_3_lut_4_lut (.A(DEBUG_KEY_c_0), 
            .B(n4_adj_338), .C(\actualKey[3] [1]), .D(KB_IN_c_1), .Z(actualKey_0__1__N_301[1]));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam mux_5_i2_3_lut_4_lut.INIT = "0xf2d0";
    (* lut_function="(A (B (C)+!B (D))+!A (C))" *) LUT4 mux_5_i1_3_lut_4_lut (.A(DEBUG_KEY_c_0), 
            .B(n4_adj_338), .C(\actualKey[3] [0]), .D(KB_IN_c_0), .Z(actualKey_0__1__N_301[0]));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam mux_5_i1_3_lut_4_lut.INIT = "0xf2d0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 mux_8_i1_3_lut_4_lut (.A(DEBUG_KEY_c_0), 
            .B(n4), .C(\actualKey[0] [0]), .D(KB_IN_c_0), .Z(actualKey_0__1__N_295[0]));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam mux_8_i1_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (C)+!A (B (C)+!B (D)))" *) LUT4 mux_8_i2_3_lut_4_lut (.A(DEBUG_KEY_c_0), 
            .B(n4), .C(\actualKey[0] [1]), .D(KB_IN_c_1), .Z(actualKey_0__1__N_295[1]));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam mux_8_i2_3_lut_4_lut.INIT = "0xf1e0";
    (* lut_function="(A (B (C)+!B (D))+!A (C))" *) LUT4 mux_7_i1_3_lut_4_lut (.A(DEBUG_KEY_c_0), 
            .B(n4), .C(\actualKey[1] [0]), .D(KB_IN_c_0), .Z(actualKey_0__1__N_297[0]));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam mux_7_i1_3_lut_4_lut.INIT = "0xf2d0";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=67, LSE_RLINE=75 *) FD1P3XZ \actualKey[3]__i7  (.D(actualKey_0__1__N_295[0]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(\actualKey[0] [0]));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam \actualKey[3]__i7 .REGSET = "RESET";
    defparam \actualKey[3]__i7 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=67, LSE_RLINE=75 *) FD1P3XZ \actualKey[3]__i6  (.D(actualKey_0__1__N_297[1]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(\actualKey[1] [1]));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam \actualKey[3]__i6 .REGSET = "RESET";
    defparam \actualKey[3]__i6 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=67, LSE_RLINE=75 *) FD1P3XZ \actualKey[3]__i5  (.D(actualKey_0__1__N_297[0]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(\actualKey[1] [0]));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam \actualKey[3]__i5 .REGSET = "RESET";
    defparam \actualKey[3]__i5 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=67, LSE_RLINE=75 *) FD1P3XZ \actualKey[3]__i4  (.D(actualKey_0__1__N_299[1]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(\actualKey[2] [1]));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam \actualKey[3]__i4 .REGSET = "RESET";
    defparam \actualKey[3]__i4 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=67, LSE_RLINE=75 *) FD1P3XZ \actualKey[3]__i3  (.D(actualKey_0__1__N_299[0]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(\actualKey[2] [0]));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam \actualKey[3]__i3 .REGSET = "RESET";
    defparam \actualKey[3]__i3 .SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=67, LSE_RLINE=75 *) FD1P3XZ \actualKey[3]__i2  (.D(actualKey_0__1__N_301[1]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(\actualKey[3] [1]));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam \actualKey[3]__i2 .REGSET = "RESET";
    defparam \actualKey[3]__i2 .SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i2 (.D(n133[1]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(DEBUG_KEY_c_1));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i2.REGSET = "RESET";
    defparam counter_115__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i3 (.D(n133[2]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[2] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i3.REGSET = "RESET";
    defparam counter_115__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B (C)+!B (D))+!A (C))" *) LUT4 mux_7_i2_3_lut_4_lut (.A(DEBUG_KEY_c_0), 
            .B(n4), .C(\actualKey[1] [1]), .D(KB_IN_c_1), .Z(actualKey_0__1__N_297[1]));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam mux_7_i2_3_lut_4_lut.INIT = "0xf2d0";
    (* lut_function="((B)+!A)" *) LUT4 equal_70_i4_2_lut (.A(DEBUG_KEY_c_1), 
            .B(\counter[2] ), .Z(n4_adj_338));   /* synthesis lineinfo="@2(48[5],48[23])"*/
    defparam equal_70_i4_2_lut.INIT = "0xdddd";
    FA2 counter_115_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(\counter[5] ), 
        .D0(n937), .CI0(n937), .A1(GND_net), .B1(GND_net), .C1(\counter[6] ), 
        .D1(n2928), .CI1(n2928), .CO0(n2928), .CO1(n939), .S0(n133[5]), 
        .S1(n133[6]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_7.INIT0 = "0xc33c";
    defparam counter_115_add_4_7.INIT1 = "0xc33c";
    FA2 counter_115_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(\counter[3] ), 
        .D0(n935), .CI0(n935), .A1(GND_net), .B1(GND_net), .C1(\counter[4] ), 
        .D1(n2925), .CI1(n2925), .CO0(n2925), .CO1(n937), .S0(n133[3]), 
        .S1(n133[4]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_5.INIT0 = "0xc33c";
    defparam counter_115_add_4_5.INIT1 = "0xc33c";
    FA2 counter_115_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(DEBUG_KEY_c_1), 
        .D0(n933), .CI0(n933), .A1(GND_net), .B1(GND_net), .C1(\counter[2] ), 
        .D1(n2922), .CI1(n2922), .CO0(n2922), .CO1(n935), .S0(n133[1]), 
        .S1(n133[2]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_3.INIT0 = "0xc33c";
    defparam counter_115_add_4_3.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i4 (.D(n133[3]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[3] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i4.REGSET = "RESET";
    defparam counter_115__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i5 (.D(n133[4]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[4] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i5.REGSET = "RESET";
    defparam counter_115__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i6 (.D(n133[5]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[5] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i6.REGSET = "RESET";
    defparam counter_115__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i7 (.D(n133[6]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[6] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i7.REGSET = "RESET";
    defparam counter_115__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i8 (.D(n133[7]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[7] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i8.REGSET = "RESET";
    defparam counter_115__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i9 (.D(n133[8]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[8] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i9.REGSET = "RESET";
    defparam counter_115__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i10 (.D(n133[9]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[9] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i10.REGSET = "RESET";
    defparam counter_115__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i11 (.D(n133[10]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[10] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i11.REGSET = "RESET";
    defparam counter_115__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i12 (.D(n133[11]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[11] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i12.REGSET = "RESET";
    defparam counter_115__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i13 (.D(n133[12]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[12] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i13.REGSET = "RESET";
    defparam counter_115__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i14 (.D(n133[13]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[13] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i14.REGSET = "RESET";
    defparam counter_115__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i15 (.D(n133[14]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[14] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i15.REGSET = "RESET";
    defparam counter_115__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i16 (.D(n133[15]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[15] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i16.REGSET = "RESET";
    defparam counter_115__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i17 (.D(n133[16]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[16] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i17.REGSET = "RESET";
    defparam counter_115__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i18 (.D(n133[17]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[17] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i18.REGSET = "RESET";
    defparam counter_115__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i19 (.D(n133[18]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[18] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i19.REGSET = "RESET";
    defparam counter_115__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i20 (.D(n133[19]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[19] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i20.REGSET = "RESET";
    defparam counter_115__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i21 (.D(n133[20]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[20] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i21.REGSET = "RESET";
    defparam counter_115__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i22 (.D(n133[21]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[21] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i22.REGSET = "RESET";
    defparam counter_115__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i23 (.D(n133[22]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[22] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i23.REGSET = "RESET";
    defparam counter_115__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i24 (.D(n133[23]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[23] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i24.REGSET = "RESET";
    defparam counter_115__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i25 (.D(n133[24]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[24] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i25.REGSET = "RESET";
    defparam counter_115__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i26 (.D(n133[25]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[25] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i26.REGSET = "RESET";
    defparam counter_115__i26.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i27 (.D(n133[26]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[26] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i27.REGSET = "RESET";
    defparam counter_115__i27.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i28 (.D(n133[27]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[27] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i28.REGSET = "RESET";
    defparam counter_115__i28.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i29 (.D(n133[28]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[28] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i29.REGSET = "RESET";
    defparam counter_115__i29.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i30 (.D(n133[29]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[29] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i30.REGSET = "RESET";
    defparam counter_115__i30.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i31 (.D(n133[30]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[30] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i31.REGSET = "RESET";
    defparam counter_115__i31.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_115__i32 (.D(n133[31]), .SP(VCC_net_c), 
            .CK(KB_RECV_c), .SR(n430), .Q(\counter[31] ));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115__i32.REGSET = "RESET";
    defparam counter_115__i32.SRMODE = "CE_OVER_LSR";
    FA2 counter_115_add_4_33 (.A0(GND_net), .B0(GND_net), .C0(\counter[31] ), 
        .D0(n963), .CI0(n963), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n2967), .CI1(n2967), .CO0(n2967), .S0(n133[31]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_33.INIT0 = "0xc33c";
    defparam counter_115_add_4_33.INIT1 = "0xc33c";
    FA2 counter_115_add_4_31 (.A0(GND_net), .B0(GND_net), .C0(\counter[29] ), 
        .D0(n961), .CI0(n961), .A1(GND_net), .B1(GND_net), .C1(\counter[30] ), 
        .D1(n2964), .CI1(n2964), .CO0(n2964), .CO1(n963), .S0(n133[29]), 
        .S1(n133[30]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_31.INIT0 = "0xc33c";
    defparam counter_115_add_4_31.INIT1 = "0xc33c";
    FA2 counter_115_add_4_29 (.A0(GND_net), .B0(GND_net), .C0(\counter[27] ), 
        .D0(n959), .CI0(n959), .A1(GND_net), .B1(GND_net), .C1(\counter[28] ), 
        .D1(n2961), .CI1(n2961), .CO0(n2961), .CO1(n961), .S0(n133[27]), 
        .S1(n133[28]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_29.INIT0 = "0xc33c";
    defparam counter_115_add_4_29.INIT1 = "0xc33c";
    FA2 counter_115_add_4_27 (.A0(GND_net), .B0(GND_net), .C0(\counter[25] ), 
        .D0(n957), .CI0(n957), .A1(GND_net), .B1(GND_net), .C1(\counter[26] ), 
        .D1(n2958), .CI1(n2958), .CO0(n2958), .CO1(n959), .S0(n133[25]), 
        .S1(n133[26]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_27.INIT0 = "0xc33c";
    defparam counter_115_add_4_27.INIT1 = "0xc33c";
    FA2 counter_115_add_4_25 (.A0(GND_net), .B0(GND_net), .C0(\counter[23] ), 
        .D0(n955), .CI0(n955), .A1(GND_net), .B1(GND_net), .C1(\counter[24] ), 
        .D1(n2955), .CI1(n2955), .CO0(n2955), .CO1(n957), .S0(n133[23]), 
        .S1(n133[24]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_25.INIT0 = "0xc33c";
    defparam counter_115_add_4_25.INIT1 = "0xc33c";
    FA2 counter_115_add_4_23 (.A0(GND_net), .B0(GND_net), .C0(\counter[21] ), 
        .D0(n953), .CI0(n953), .A1(GND_net), .B1(GND_net), .C1(\counter[22] ), 
        .D1(n2952), .CI1(n2952), .CO0(n2952), .CO1(n955), .S0(n133[21]), 
        .S1(n133[22]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_23.INIT0 = "0xc33c";
    defparam counter_115_add_4_23.INIT1 = "0xc33c";
    FA2 counter_115_add_4_21 (.A0(GND_net), .B0(GND_net), .C0(\counter[19] ), 
        .D0(n951), .CI0(n951), .A1(GND_net), .B1(GND_net), .C1(\counter[20] ), 
        .D1(n2949), .CI1(n2949), .CO0(n2949), .CO1(n953), .S0(n133[19]), 
        .S1(n133[20]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_21.INIT0 = "0xc33c";
    defparam counter_115_add_4_21.INIT1 = "0xc33c";
    FA2 counter_115_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(\counter[17] ), 
        .D0(n949), .CI0(n949), .A1(GND_net), .B1(GND_net), .C1(\counter[18] ), 
        .D1(n2946), .CI1(n2946), .CO0(n2946), .CO1(n951), .S0(n133[17]), 
        .S1(n133[18]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_19.INIT0 = "0xc33c";
    defparam counter_115_add_4_19.INIT1 = "0xc33c";
    FA2 counter_115_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(\counter[15] ), 
        .D0(n947), .CI0(n947), .A1(GND_net), .B1(GND_net), .C1(\counter[16] ), 
        .D1(n2943), .CI1(n2943), .CO0(n2943), .CO1(n949), .S0(n133[15]), 
        .S1(n133[16]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_17.INIT0 = "0xc33c";
    defparam counter_115_add_4_17.INIT1 = "0xc33c";
    FA2 counter_115_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(\counter[13] ), 
        .D0(n945), .CI0(n945), .A1(GND_net), .B1(GND_net), .C1(\counter[14] ), 
        .D1(n2940), .CI1(n2940), .CO0(n2940), .CO1(n947), .S0(n133[13]), 
        .S1(n133[14]));   /* synthesis lineinfo="@2(49[15],49[29])"*/
    defparam counter_115_add_4_15.INIT0 = "0xc33c";
    defparam counter_115_add_4_15.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=16, LSE_RCOL=6, LSE_LLINE=67, LSE_RLINE=75 *) FD1P3XZ \actualKey[3]__i1  (.D(actualKey_0__1__N_301[0]), 
            .SP(VCC_net_c), .CK(KB_RECV_c), .SR(GND_net_c), .Q(\actualKey[3] [0]));   /* synthesis lineinfo="@2(39[9],71[6])"*/
    defparam \actualKey[3]__i1 .REGSET = "RESET";
    defparam \actualKey[3]__i1 .SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module timer
//

module timer (output TIME_OUT, input GND_net, input SERCLK_OUT_c, input VCC_net, 
            input TIMER_EN);
    
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@3(11[17],11[27])"*/
    wire [17:0]clkCont_17__N_40;
    wire [17:0]clkCont_17__N_19;
    
    wire n914, n2892;
    wire [17:0]clkCont;   /* synthesis lineinfo="@6(12[12],12[19])"*/
    
    wire n916, clkCont_17__N_37, n930, n2916, n2781, n2501, n928, 
        n2913, n926, n2910, n924, n2907, n922, n2904, n1695, 
        n12, n18, n17, n19, n6, n920, n2901, n918, n2898, 
        n2895, VCC_net_c;
    
    (* lut_function="(!((B)+!A))" *) LUT4 i540_2_lut (.A(clkCont_17__N_40[10]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[10]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i540_2_lut.INIT = "0x2222";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(clkCont[1]), .C0(GND_net), .D0(n914), 
        .CI0(n914), .A1(GND_net), .B1(clkCont[2]), .C1(GND_net), .D1(n2892), 
        .CI1(n2892), .CO0(n2892), .CO1(n916), .S0(clkCont_17__N_40[1]), 
        .S1(clkCont_17__N_40[2]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ state (.D(n2501), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(TIME_OUT));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam state.REGSET = "RESET";
    defparam state.SRMODE = "ASYNC";
    (* lut_function="(!((B)+!A))" *) LUT4 i532_2_lut (.A(clkCont_17__N_40[11]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[11]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i532_2_lut.INIT = "0x2222";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(clkCont[17]), .C0(GND_net), 
        .D0(n930), .CI0(n930), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n2916), .CI1(n2916), .CO0(n2916), .S0(clkCont_17__N_40[17]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(clkCont[0]), .C1(VCC_net), .D1(n2781), .CI1(n2781), .CO0(n2781), 
        .CO1(n914), .S1(clkCont_17__N_40[0]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i531_2_lut (.A(clkCont_17__N_40[12]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[12]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i531_2_lut.INIT = "0x2222";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i17 (.D(clkCont_17__N_19[17]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[17]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i17.REGSET = "RESET";
    defparam clkCont_i17.SRMODE = "ASYNC";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(clkCont[15]), .C0(GND_net), 
        .D0(n928), .CI0(n928), .A1(GND_net), .B1(clkCont[16]), .C1(GND_net), 
        .D1(n2913), .CI1(n2913), .CO0(n2913), .CO1(n930), .S0(clkCont_17__N_40[15]), 
        .S1(clkCont_17__N_40[16]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(clkCont[13]), .C0(GND_net), 
        .D0(n926), .CI0(n926), .A1(GND_net), .B1(clkCont[14]), .C1(GND_net), 
        .D1(n2910), .CI1(n2910), .CO0(n2910), .CO1(n928), .S0(clkCont_17__N_40[13]), 
        .S1(clkCont_17__N_40[14]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i539_2_lut (.A(clkCont_17__N_40[13]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[13]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i539_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i538_2_lut (.A(clkCont_17__N_40[14]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[14]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i538_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i537_2_lut (.A(clkCont_17__N_40[15]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[15]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i537_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i536_2_lut (.A(clkCont_17__N_40[16]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[16]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i536_2_lut.INIT = "0x2222";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(clkCont[11]), .C0(GND_net), 
        .D0(n924), .CI0(n924), .A1(GND_net), .B1(clkCont[12]), .C1(GND_net), 
        .D1(n2907), .CI1(n2907), .CO0(n2907), .CO1(n926), .S0(clkCont_17__N_40[11]), 
        .S1(clkCont_17__N_40[12]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i535_2_lut (.A(clkCont_17__N_40[17]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[17]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i535_2_lut.INIT = "0x2222";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(clkCont[9]), .C0(GND_net), .D0(n922), 
        .CI0(n922), .A1(GND_net), .B1(clkCont[10]), .C1(GND_net), .D1(n2904), 
        .CI1(n2904), .CO0(n2904), .CO1(n924), .S0(clkCont_17__N_40[9]), 
        .S1(clkCont_17__N_40[10]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i16 (.D(clkCont_17__N_19[16]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[16]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i16.REGSET = "RESET";
    defparam clkCont_i16.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i15 (.D(clkCont_17__N_19[15]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[15]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i15.REGSET = "RESET";
    defparam clkCont_i15.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i14 (.D(clkCont_17__N_19[14]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[14]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i14.REGSET = "RESET";
    defparam clkCont_i14.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i13 (.D(clkCont_17__N_19[13]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[13]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i13.REGSET = "RESET";
    defparam clkCont_i13.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i12 (.D(clkCont_17__N_19[12]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[12]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i12.REGSET = "RESET";
    defparam clkCont_i12.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i11 (.D(clkCont_17__N_19[11]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[11]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i11.REGSET = "RESET";
    defparam clkCont_i11.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i10 (.D(clkCont_17__N_19[10]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[10]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i10.REGSET = "RESET";
    defparam clkCont_i10.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i9 (.D(clkCont_17__N_19[9]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[9]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i9.REGSET = "RESET";
    defparam clkCont_i9.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i8 (.D(clkCont_17__N_19[8]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[8]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i8.REGSET = "RESET";
    defparam clkCont_i8.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i7 (.D(clkCont_17__N_19[7]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[7]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i7.REGSET = "RESET";
    defparam clkCont_i7.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i6 (.D(clkCont_17__N_19[6]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[6]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i6.REGSET = "RESET";
    defparam clkCont_i6.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i5 (.D(clkCont_17__N_19[5]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[5]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i5.REGSET = "RESET";
    defparam clkCont_i5.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i4 (.D(clkCont_17__N_19[4]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[4]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i4.REGSET = "RESET";
    defparam clkCont_i4.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i3 (.D(clkCont_17__N_19[3]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[3]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i3.REGSET = "RESET";
    defparam clkCont_i3.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i2 (.D(clkCont_17__N_19[2]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[2]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i2.REGSET = "RESET";
    defparam clkCont_i2.SRMODE = "ASYNC";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i1 (.D(clkCont_17__N_19[1]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[1]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i1.REGSET = "RESET";
    defparam clkCont_i1.SRMODE = "ASYNC";
    (* lut_function="(A (B (C)))" *) LUT4 i1256_3_lut (.A(clkCont[7]), .B(clkCont[1]), 
            .C(clkCont[13]), .Z(n1695));
    defparam i1256_3_lut.INIT = "0x8080";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(TIME_OUT), .B(clkCont[15]), 
            .Z(n12));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(clkCont[8]), .B(clkCont[17]), 
            .C(clkCont[14]), .D(clkCont[5]), .Z(n18));
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="((B+!(C (D)))+!A)" *) LUT4 i6_4_lut (.A(clkCont[12]), 
            .B(n12), .C(n1695), .D(clkCont[0]), .Z(n17));
    defparam i6_4_lut.INIT = "0xdfff";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8_4_lut (.A(clkCont[3]), .B(clkCont[6]), 
            .C(clkCont[16]), .D(clkCont[10]), .Z(n19));
    defparam i8_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i1_4_lut (.A(n19), .B(clkCont[9]), 
            .C(n17), .D(n18), .Z(n6));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam i1_4_lut.INIT = "0x0004";
    (* lut_function="(A (B (C (D))))" *) LUT4 i4_4_lut (.A(clkCont[11]), .B(clkCont[2]), 
            .C(clkCont[4]), .D(n6), .Z(n2501));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam i4_4_lut.INIT = "0x8000";
    (* lut_function="(!(A))" *) LUT4 EN_I_0_1_lut (.A(TIMER_EN), .Z(clkCont_17__N_37));   /* synthesis lineinfo="@6(19[13],19[16])"*/
    defparam EN_I_0_1_lut.INIT = "0x5555";
    (* lut_function="(!((B)+!A))" *) LUT4 i517_2_lut (.A(clkCont_17__N_40[0]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[0]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i517_2_lut.INIT = "0x2222";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(clkCont[7]), .C0(GND_net), .D0(n920), 
        .CI0(n920), .A1(GND_net), .B1(clkCont[8]), .C1(GND_net), .D1(n2901), 
        .CI1(n2901), .CO0(n2901), .CO1(n922), .S0(clkCont_17__N_40[7]), 
        .S1(clkCont_17__N_40[8]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(clkCont[5]), .C0(GND_net), .D0(n918), 
        .CI0(n918), .A1(GND_net), .B1(clkCont[6]), .C1(GND_net), .D1(n2898), 
        .CI1(n2898), .CO0(n2898), .CO1(n920), .S0(clkCont_17__N_40[5]), 
        .S1(clkCont_17__N_40[6]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(clkCont[3]), .C0(GND_net), .D0(n916), 
        .CI0(n916), .A1(GND_net), .B1(clkCont[4]), .C1(GND_net), .D1(n2895), 
        .CI1(n2895), .CO0(n2895), .CO1(n918), .S0(clkCont_17__N_40[3]), 
        .S1(clkCont_17__N_40[4]));   /* synthesis lineinfo="@6(26[16],26[30])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!((B)+!A))" *) LUT4 i541_2_lut (.A(clkCont_17__N_40[9]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[9]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i541_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i542_2_lut (.A(clkCont_17__N_40[8]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[8]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i542_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i543_2_lut (.A(clkCont_17__N_40[7]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[7]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i543_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i533_2_lut (.A(clkCont_17__N_40[6]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[6]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i533_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i534_2_lut (.A(clkCont_17__N_40[5]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[5]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i534_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i546_2_lut (.A(clkCont_17__N_40[4]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[4]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i546_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i515_2_lut (.A(clkCont_17__N_40[3]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[3]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i515_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i520_2_lut (.A(clkCont_17__N_40[2]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[2]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i520_2_lut.INIT = "0x2222";
    (* lut_function="(!((B)+!A))" *) LUT4 i521_2_lut (.A(clkCont_17__N_40[1]), 
            .B(TIME_OUT), .Z(clkCont_17__N_19[1]));   /* synthesis lineinfo="@6(24[4],37[11])"*/
    defparam i521_2_lut.INIT = "0x2222";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=11, LSE_RCOL=6, LSE_LLINE=35, LSE_RLINE=41 *) FD1P3XZ clkCont_i0 (.D(clkCont_17__N_19[0]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(clkCont_17__N_37), 
            .Q(clkCont[0]));   /* synthesis lineinfo="@6(19[3],37[11])"*/
    defparam clkCont_i0.REGSET = "RESET";
    defparam clkCont_i0.SRMODE = "ASYNC";
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module easySerialOut
//

module easySerialOut (input GND_net, output \j[31]_2 , output \j[30]_2 , 
            output \j[29]_2 , output \j[28]_2 , output \j[27]_2 , output \j[26]_2 , 
            output \j[25]_2 , output \j[24]_2 , output \j[23]_2 , output \j[22] , 
            output \j[21] , output \j[20] , output \j[19] , output \j[18] , 
            output \j[17] , output \j[16] , output \j[15] , output \j[14]_2 , 
            output \j[13]_2 , output \j[12]_2 , output \j[11]_2 , output \j[10]_2 , 
            output \j[9]_2 , output \j[8]_2 , output \j[7]_2 , output \j[6]_2 , 
            output \j[5]_2 , output \j[4]_2 , output \j[3]_2 , output \j[2]_2 , 
            output \j[1] , output \j[0] , output \waiting_N_140[31]_2 , 
            output \waiting_N_140[30]_2 , output \waiting_N_140[29]_2 , 
            output \waiting_N_140[28]_2 , output \waiting_N_140[27]_2 , 
            output \waiting_N_140[26]_2 , output \waiting_N_140[25]_2 , 
            output \waiting_N_140[24]_2 , output \waiting_N_140[23]_2 , 
            output \waiting_N_140[22] , output \waiting_N_140[21] , output \waiting_N_140[20] , 
            output \waiting_N_140[19] , output \waiting_N_140[18] , output \waiting_N_140[17] , 
            output \waiting_N_140[16] , output \waiting_N_140[15] , output \waiting_N_140[14]_2 , 
            output \waiting_N_140[13]_2 , output \waiting_N_140[12]_2 , 
            output \waiting_N_140[11]_2 , output \waiting_N_140[10]_2 , 
            output \waiting_N_140[9]_2 , output \waiting_N_140[8]_2 , output \waiting_N_140[7]_2 , 
            output \waiting_N_140[6]_2 , output \waiting_N_140[5]_2 , output \waiting_N_140[4]_2 , 
            output \waiting_N_140[3]_2 , output \waiting_N_140[2]_2 , output \waiting_N_140[1] , 
            output \waiting_N_140[0] , output waiting, input SERCLK_OUT_c, 
            output init, input n465, output \j[31] , output \j[13] , 
            output \j[14] , output \waiting_N_140[13] , output \waiting_N_140[14] , 
            input VCC_net, output \j[3] , output \j[4] , output \waiting_N_140[3] , 
            output \waiting_N_140[4] , input n467, output \j[30] , input n469, 
            output \j[29] , input n471, output \j[28] , input n473, 
            output \j[27] , input n475, output \j[26] , input n477, 
            output \j[25] , input n479, output \j[24] , output \waiting_N_140[25] , 
            input n481, output \j[23] , input n483, input n485, input n487, 
            input n489, output \waiting_N_140[30] , output \waiting_N_140[8] , 
            output \waiting_N_140[7] , output \waiting_N_140[10] , input n491, 
            input n493, input n495, input n497, input n499, input n501, 
            input n503, output \j[12] , input n505, output \j[11] , 
            input n507, output \j[10] , input n509, output \j[9] , input n511, 
            output \j[8] , input n513, output \j[7] , input n515, output \j[6] , 
            input n517, output \j[5] , output \waiting_N_140[11] , output \waiting_N_140[12] , 
            output \waiting_N_140[24] , output \waiting_N_140[23] , output \waiting_N_140[26] , 
            output \waiting_N_140[27] , output \waiting_N_140[2] , output \waiting_N_140[28] , 
            output \waiting_N_140[9] , output \waiting_N_140[5] , output \waiting_N_140[29] , 
            output \waiting_N_140[6] , output \waiting_N_140[31] , output waiting_N_139, 
            input n519, input n521, output \j[2] , input n523, output n155, 
            output n154, output STATUS_SEND_c, input Sreg_c_1, output n135, 
            output n157, output n156, output n136, output n158, output n159, 
            output n151, output n150, output n148, output n142, output n143, 
            output n140, output n113, input n462, output \temp_data_out[1] , 
            output n139, output n164, output n138, output n162, output n153, 
            output n149, output n146, output n147, output n141, input n461, 
            output n160, output n161, output n145, output n137, output n163, 
            output n152, output n144, input n460, input n459, input n458, 
            input n457, input n456, input n455, input n454, input n453, 
            input n452, input n451, input n450, input n449, input n448, 
            input n447, input n446, input n445, input n444, input n443, 
            input n442, input n441, input n440, input n439, input n438, 
            input n437, input SENSOR2_IN_c, input n436, input n435, 
            input n434, input n433, input n432, input SENSOR1_IN_c, 
            output STATUS_OUT_c, input Sreg_c_0);
    
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@3(11[17],11[27])"*/
    
    wire n868, n2820, n870, n866, n2817, n864, n2814, n1383, 
        n862, n2811, waiting_N_135;
    wire [31:0]waiting_N_140;
    wire [31:0]j;   /* synthesis lineinfo="@4(17[10],17[11])"*/
    
    wire n144_c, n860, n2808, n2787, n848, n850, n2793, n852, 
        n32, n46, n50, n48, n49, n47, n30, n52, n56, n51;
    wire [3:0]cont;   /* synthesis lineinfo="@4(15[12],15[16])"*/
    wire [3:0]n21;
    
    wire n1906, n858, n2805, n2790, n112, n2796, n854, n878, 
        n2835, n2799, n856, n2802, n876, n2832, n874, n2829, 
        n872, n2826, n2823, VCC_net_c, GND_net_c;
    
    FA2 add_7_add_5_23 (.A0(GND_net), .B0(\j[21] ), .C0(GND_net), .D0(n868), 
        .CI0(n868), .A1(GND_net), .B1(\j[22] ), .C1(GND_net), .D1(n2820), 
        .CI1(n2820), .CO0(n2820), .CO1(n870), .S0(\waiting_N_140[21] ), 
        .S1(\waiting_N_140[22] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_23.INIT0 = "0xc33c";
    defparam add_7_add_5_23.INIT1 = "0xc33c";
    FA2 add_7_add_5_21 (.A0(GND_net), .B0(\j[19] ), .C0(GND_net), .D0(n866), 
        .CI0(n866), .A1(GND_net), .B1(\j[20] ), .C1(GND_net), .D1(n2817), 
        .CI1(n2817), .CO0(n2817), .CO1(n868), .S0(\waiting_N_140[19] ), 
        .S1(\waiting_N_140[20] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_21.INIT0 = "0xc33c";
    defparam add_7_add_5_21.INIT1 = "0xc33c";
    FA2 add_7_add_5_19 (.A0(GND_net), .B0(\j[17] ), .C0(GND_net), .D0(n864), 
        .CI0(n864), .A1(GND_net), .B1(\j[18] ), .C1(GND_net), .D1(n2814), 
        .CI1(n2814), .CO0(n2814), .CO1(n866), .S0(\waiting_N_140[17] ), 
        .S1(\waiting_N_140[18] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_19.INIT0 = "0xc33c";
    defparam add_7_add_5_19.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ init_c (.D(waiting_N_135), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(init));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam init_c.REGSET = "RESET";
    defparam init_c.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_17 (.A0(GND_net), .B0(\j[15] ), .C0(GND_net), .D0(n862), 
        .CI0(n862), .A1(GND_net), .B1(\j[16] ), .C1(GND_net), .D1(n2811), 
        .CI1(n2811), .CO0(n2811), .CO1(n864), .S0(\waiting_N_140[15] ), 
        .S1(\waiting_N_140[16] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_17.INIT0 = "0xc33c";
    defparam add_7_add_5_17.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i0 (.D(waiting_N_140[0]), 
            .SP(waiting_N_135), .CK(SERCLK_OUT_c), .SR(n144_c), .Q(j[0]));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i0.REGSET = "RESET";
    defparam j__i0.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i31 (.D(n465), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[31] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i31.REGSET = "RESET";
    defparam j__i31.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i30 (.D(n467), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[30] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i30.REGSET = "RESET";
    defparam j__i30.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_15 (.A0(GND_net), .B0(\j[13] ), .C0(GND_net), .D0(n860), 
        .CI0(n860), .A1(GND_net), .B1(\j[14] ), .C1(GND_net), .D1(n2808), 
        .CI1(n2808), .CO0(n2808), .CO1(n862), .S0(\waiting_N_140[13] ), 
        .S1(\waiting_N_140[14] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_15.INIT0 = "0xc33c";
    defparam add_7_add_5_15.INIT1 = "0xc33c";
    FA2 add_7_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(j[0]), .C1(VCC_net), .D1(n2787), .CI1(n2787), .CO0(n2787), 
        .CO1(n848), .S1(waiting_N_140[0]));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_1.INIT0 = "0xc33c";
    defparam add_7_add_5_1.INIT1 = "0xc33c";
    FA2 add_7_add_5_5 (.A0(GND_net), .B0(\j[3] ), .C0(GND_net), .D0(n850), 
        .CI0(n850), .A1(GND_net), .B1(\j[4] ), .C1(GND_net), .D1(n2793), 
        .CI1(n2793), .CO0(n2793), .CO1(n852), .S0(\waiting_N_140[3] ), 
        .S1(\waiting_N_140[4] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_5.INIT0 = "0xc33c";
    defparam add_7_add_5_5.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i29 (.D(n469), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[29] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i29.REGSET = "RESET";
    defparam j__i29.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i28 (.D(n471), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[28] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i28.REGSET = "RESET";
    defparam j__i28.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i27 (.D(n473), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[27] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i27.REGSET = "RESET";
    defparam j__i27.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 waiting_I_33_1_lut (.A(waiting), .Z(waiting_N_135));   /* synthesis lineinfo="@4(31[4],46[7])"*/
    defparam waiting_I_33_1_lut.INIT = "0x5555";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i26 (.D(n475), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[26] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i26.REGSET = "RESET";
    defparam j__i26.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i25 (.D(n477), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[25] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i25.REGSET = "RESET";
    defparam j__i25.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i24 (.D(n479), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[24] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i24.REGSET = "RESET";
    defparam j__i24.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(\waiting_N_140[4] ), .B(\waiting_N_140[13] ), 
            .Z(n32));
    defparam i3_2_lut.INIT = "0xeeee";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i23 (.D(n481), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[23] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i23.REGSET = "RESET";
    defparam j__i23.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(\waiting_N_140[17] ), 
            .B(\waiting_N_140[20] ), .C(\waiting_N_140[19] ), .D(\waiting_N_140[25] ), 
            .Z(n46));
    defparam i17_4_lut.INIT = "0xfffe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i22 (.D(n483), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[22] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i22.REGSET = "RESET";
    defparam j__i22.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i21 (.D(n485), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[21] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i21.REGSET = "RESET";
    defparam j__i21.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i20 (.D(n487), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[20] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i20.REGSET = "RESET";
    defparam j__i20.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i19 (.D(n489), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[19] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i19.REGSET = "RESET";
    defparam j__i19.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i18 (.D(n491), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[18] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i18.REGSET = "RESET";
    defparam j__i18.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i21_4_lut (.A(\waiting_N_140[30] ), 
            .B(\waiting_N_140[8] ), .C(\waiting_N_140[7] ), .D(\waiting_N_140[10] ), 
            .Z(n50));
    defparam i21_4_lut.INIT = "0xfffe";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i17 (.D(n493), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[17] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i17.REGSET = "RESET";
    defparam j__i17.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i16 (.D(n495), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[16] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i16.REGSET = "RESET";
    defparam j__i16.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i15 (.D(n497), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[15] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i15.REGSET = "RESET";
    defparam j__i15.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i14 (.D(n499), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[14] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i14.REGSET = "RESET";
    defparam j__i14.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i13 (.D(n501), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[13] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i13.REGSET = "RESET";
    defparam j__i13.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i12 (.D(n503), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[12] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i12.REGSET = "RESET";
    defparam j__i12.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i11 (.D(n505), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[11] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i11.REGSET = "RESET";
    defparam j__i11.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i10 (.D(n507), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[10] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i10.REGSET = "RESET";
    defparam j__i10.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i9 (.D(n509), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[9] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i9.REGSET = "RESET";
    defparam j__i9.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i8 (.D(n511), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[8] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i8.REGSET = "RESET";
    defparam j__i8.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i7 (.D(n513), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[7] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i7.REGSET = "RESET";
    defparam j__i7.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i6 (.D(n515), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[6] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i6.REGSET = "RESET";
    defparam j__i6.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i5 (.D(n517), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[5] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i5.REGSET = "RESET";
    defparam j__i5.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i4 (.D(n519), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[4] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i4.REGSET = "RESET";
    defparam j__i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i19_4_lut (.A(\waiting_N_140[11] ), 
            .B(\waiting_N_140[15] ), .C(\waiting_N_140[12] ), .D(\waiting_N_140[16] ), 
            .Z(n48));
    defparam i19_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i20_4_lut (.A(\waiting_N_140[18] ), 
            .B(\waiting_N_140[24] ), .C(\waiting_N_140[23] ), .D(\waiting_N_140[26] ), 
            .Z(n49));
    defparam i20_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(\waiting_N_140[27] ), 
            .B(\waiting_N_140[2] ), .C(\waiting_N_140[28] ), .D(\waiting_N_140[9] ), 
            .Z(n47));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(\waiting_N_140[5] ), .B(\waiting_N_140[21] ), 
            .Z(n30));
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i23_4_lut (.A(\waiting_N_140[29] ), 
            .B(n46), .C(n32), .D(\waiting_N_140[3] ), .Z(n52));
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i27_4_lut (.A(n47), .B(n49), 
            .C(n48), .D(n50), .Z(n56));
    defparam i27_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i22_4_lut (.A(\waiting_N_140[14] ), 
            .B(\waiting_N_140[6] ), .C(\waiting_N_140[22] ), .D(n30), 
            .Z(n51));
    defparam i22_4_lut.INIT = "0xfffe";
    (* lut_function="(!(A (B)+!A (B+!(C+(D)))))" *) LUT4 i545_4_lut (.A(n51), 
            .B(\waiting_N_140[31] ), .C(n56), .D(n52), .Z(waiting_N_139));   /* synthesis lineinfo="@4(42[9],42[12])"*/
    defparam i545_4_lut.INIT = "0x3332";
    FD1P3XZ cont_114__i0 (.D(n21[0]), .SP(VCC_net_c), .CK(SERCLK_OUT_c), 
            .SR(waiting_N_135), .Q(cont[0]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam cont_114__i0.REGSET = "RESET";
    defparam cont_114__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 i696_1_lut (.A(cont[0]), .Z(n21[0]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i696_1_lut.INIT = "0x5555";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i1407_4_lut (.A(cont[1]), .B(cont[2]), 
            .C(cont[0]), .D(cont[3]), .Z(n1906));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i1407_4_lut.INIT = "0xfffd";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 i12_3_lut (.A(waiting_N_139), 
            .B(n1906), .C(waiting), .Z(n1383));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i12_3_lut.INIT = "0xcaca";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i3 (.D(n521), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[3] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i3.REGSET = "RESET";
    defparam j__i3.SRMODE = "CE_OVER_LSR";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i2 (.D(n523), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\j[2] ));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i2.REGSET = "RESET";
    defparam j__i2.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_13 (.A0(GND_net), .B0(\j[11] ), .C0(GND_net), .D0(n858), 
        .CI0(n858), .A1(GND_net), .B1(\j[12] ), .C1(GND_net), .D1(n2805), 
        .CI1(n2805), .CO0(n2805), .CO1(n860), .S0(\waiting_N_140[11] ), 
        .S1(\waiting_N_140[12] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_13.INIT0 = "0xc33c";
    defparam add_7_add_5_13.INIT1 = "0xc33c";
    FA2 add_7_add_5_3 (.A0(GND_net), .B0(j[1]), .C0(GND_net), .D0(n848), 
        .CI0(n848), .A1(GND_net), .B1(\j[2] ), .C1(GND_net), .D1(n2790), 
        .CI1(n2790), .CO0(n2790), .CO1(n850), .S0(waiting_N_140[1]), 
        .S1(\waiting_N_140[2] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_3.INIT0 = "0xc33c";
    defparam add_7_add_5_3.INIT1 = "0xc33c";
    (* lse_init_val=0, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ j__i1 (.D(waiting_N_140[1]), 
            .SP(waiting_N_135), .CK(SERCLK_OUT_c), .SR(n144_c), .Q(j[1]));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam j__i1.REGSET = "RESET";
    defparam j__i1.SRMODE = "CE_OVER_LSR";
    FD1P3XZ cont_114__i1 (.D(n21[1]), .SP(VCC_net_c), .CK(SERCLK_OUT_c), 
            .SR(waiting_N_135), .Q(cont[1]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam cont_114__i1.REGSET = "RESET";
    defparam cont_114__i1.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A (B (C (D)+!C !(D))+!B !(D))+!A !(D)))" *) LUT4 i712_3_lut_4_lut (.A(cont[1]), 
            .B(cont[0]), .C(cont[2]), .D(cont[3]), .Z(n21[3]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i712_3_lut_4_lut.INIT = "0x7f80";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(C)))" *) LUT4 i705_2_lut_3_lut (.A(cont[1]), 
            .B(cont[0]), .C(cont[2]), .Z(n21[2]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i705_2_lut_3_lut.INIT = "0x7878";
    (* lut_function="(!(A))" *) LUT4 i89_1_lut (.A(init), .Z(n112));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i89_1_lut.INIT = "0x5555";
    FA2 add_7_add_5_7 (.A0(GND_net), .B0(\j[5] ), .C0(GND_net), .D0(n852), 
        .CI0(n852), .A1(GND_net), .B1(\j[6] ), .C1(GND_net), .D1(n2796), 
        .CI1(n2796), .CO0(n2796), .CO1(n854), .S0(\waiting_N_140[5] ), 
        .S1(\waiting_N_140[6] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_7.INIT0 = "0xc33c";
    defparam add_7_add_5_7.INIT1 = "0xc33c";
    FA2 add_7_add_5_33 (.A0(GND_net), .B0(\j[31] ), .C0(GND_net), .D0(n878), 
        .CI0(n878), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n2835), 
        .CI1(n2835), .CO0(n2835), .S0(\waiting_N_140[31] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_33.INIT0 = "0xc33c";
    defparam add_7_add_5_33.INIT1 = "0xc33c";
    FA2 add_7_add_5_9 (.A0(GND_net), .B0(\j[7] ), .C0(GND_net), .D0(n854), 
        .CI0(n854), .A1(GND_net), .B1(\j[8] ), .C1(GND_net), .D1(n2799), 
        .CI1(n2799), .CO0(n2799), .CO1(n856), .S0(\waiting_N_140[7] ), 
        .S1(\waiting_N_140[8] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_9.INIT0 = "0xc33c";
    defparam add_7_add_5_9.INIT1 = "0xc33c";
    FD1P3XZ cont_114__i2 (.D(n21[2]), .SP(VCC_net_c), .CK(SERCLK_OUT_c), 
            .SR(waiting_N_135), .Q(cont[2]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam cont_114__i2.REGSET = "RESET";
    defparam cont_114__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ cont_114__i3 (.D(n21[3]), .SP(VCC_net_c), .CK(SERCLK_OUT_c), 
            .SR(waiting_N_135), .Q(cont[3]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam cont_114__i3.REGSET = "RESET";
    defparam cont_114__i3.SRMODE = "CE_OVER_LSR";
    FA2 add_7_add_5_11 (.A0(GND_net), .B0(\j[9] ), .C0(GND_net), .D0(n856), 
        .CI0(n856), .A1(GND_net), .B1(\j[10] ), .C1(GND_net), .D1(n2802), 
        .CI1(n2802), .CO0(n2802), .CO1(n858), .S0(\waiting_N_140[9] ), 
        .S1(\waiting_N_140[10] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_11.INIT0 = "0xc33c";
    defparam add_7_add_5_11.INIT1 = "0xc33c";
    FA2 add_7_add_5_31 (.A0(GND_net), .B0(\j[29] ), .C0(GND_net), .D0(n876), 
        .CI0(n876), .A1(GND_net), .B1(\j[30] ), .C1(GND_net), .D1(n2832), 
        .CI1(n2832), .CO0(n2832), .CO1(n878), .S0(\waiting_N_140[29] ), 
        .S1(\waiting_N_140[30] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_31.INIT0 = "0xc33c";
    defparam add_7_add_5_31.INIT1 = "0xc33c";
    FA2 add_7_add_5_29 (.A0(GND_net), .B0(\j[27] ), .C0(GND_net), .D0(n874), 
        .CI0(n874), .A1(GND_net), .B1(\j[28] ), .C1(GND_net), .D1(n2829), 
        .CI1(n2829), .CO0(n2829), .CO1(n876), .S0(\waiting_N_140[27] ), 
        .S1(\waiting_N_140[28] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_29.INIT0 = "0xc33c";
    defparam add_7_add_5_29.INIT1 = "0xc33c";
    FA2 add_7_add_5_27 (.A0(GND_net), .B0(\j[25] ), .C0(GND_net), .D0(n872), 
        .CI0(n872), .A1(GND_net), .B1(\j[26] ), .C1(GND_net), .D1(n2826), 
        .CI1(n2826), .CO0(n2826), .CO1(n874), .S0(\waiting_N_140[25] ), 
        .S1(\waiting_N_140[26] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_27.INIT0 = "0xc33c";
    defparam add_7_add_5_27.INIT1 = "0xc33c";
    FA2 add_7_add_5_25 (.A0(GND_net), .B0(\j[23] ), .C0(GND_net), .D0(n870), 
        .CI0(n870), .A1(GND_net), .B1(\j[24] ), .C1(GND_net), .D1(n2823), 
        .CI1(n2823), .CO0(n2823), .CO1(n872), .S0(\waiting_N_140[23] ), 
        .S1(\waiting_N_140[24] ));   /* synthesis lineinfo="@4(41[9],41[14])"*/
    defparam add_7_add_5_25.INIT0 = "0xc33c";
    defparam add_7_add_5_25.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i118_2_lut_2_lut (.A(waiting), .B(waiting_N_139), 
            .Z(n144_c));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam i118_2_lut_2_lut.INIT = "0x4444";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i698_2_lut (.A(cont[1]), 
            .B(cont[0]), .Z(n21[1]));   /* synthesis lineinfo="@4(33[12],33[23])"*/
    defparam i698_2_lut.INIT = "0x6666";
    serialOut serial (GND_net, n135, n136, Open_48, Open_49, Open_50, 
            n140, Open_51, n142, n143, Open_52, Open_53, Open_54, 
            Open_55, n148, Open_56, n150, n151, Open_57, Open_58, 
            n154, n155, n156, n157, n158, n159, Open_59, Open_60, 
            Open_61, Open_62, Open_63, Open_64, Open_65, init, VCC_net, 
            STATUS_SEND_c, SERCLK_OUT_c, Sreg_c_1, n112, n113, n462, 
            \temp_data_out[1] , n139, n164, n138, n162, n153, n149, 
            n146, n147, n141, n461, n160, n161, n145, n137, 
            n163, n152, n144, n460, n459, n458, n457, n456, 
            n455, n454, n453, n452, n451, n450, n449, n448, 
            n447, n446, n445, n444, n443, n442, n441, n440, 
            n439, n438, n437, SENSOR2_IN_c, n436, n435, n434, 
            n433, n432, SENSOR1_IN_c, STATUS_OUT_c, Sreg_c_0);   /* synthesis lineinfo="@4(20[12],26[6])"*/
    (* lse_init_val=1, LSE_LINE_FILE_ID=58, LSE_LCOL=19, LSE_RCOL=6, LSE_LLINE=51, LSE_RLINE=58 *) FD1P3XZ waiting_c (.D(n1383), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(waiting));   /* synthesis lineinfo="@4(29[9],52[5])"*/
    defparam waiting_c.REGSET = "RESET";
    defparam waiting_c.SRMODE = "CE_OVER_LSR";
    VLO i2 (.Z(GND_net_c));
    VHI i1 (.Z(VCC_net_c));
    
endmodule

//
// Verilog Description of module serialOut
//

module serialOut (input GND_net, output n135, output n136, output \n167[29] , 
            output \n167[28] , output \n167[27] , output n140, output \n167[25] , 
            output n142, output n143, output \n167[22] , output \n167[21] , 
            output \n167[20] , output \n167[19] , output n148, output \n167[17] , 
            output n150, output n151, output \n167[14] , output \n167[13] , 
            output n154, output n155, output n156, output n157, output n158, 
            output n159, output \n167[6] , output \n167[5] , output \n167[4] , 
            output \n167[3] , output \n167[2] , output \n167[1] , output \n167[0] , 
            input init, input VCC_net, output STATUS_SEND_c, input SERCLK_OUT_c, 
            input Sreg_c_1, input n112, output n113, input n462, output \temp_data_out[1] , 
            output n139, output n164, output n138, output n162, output n153, 
            output n149, output n146, output n147, output n141, input n461, 
            output n160, output n161, output n145, output n137, output n163, 
            output n152, output n144, input n460, input n459, input n458, 
            input n457, input n456, input n455, input n454, input n453, 
            input n452, input n451, input n450, input n449, input n448, 
            input n447, input n446, input n445, input n444, input n443, 
            input n442, input n441, input n440, input n439, input n438, 
            input n437, input SENSOR2_IN_c, input n436, input n435, 
            input n434, input n433, input n432, input SENSOR1_IN_c, 
            output STATUS_OUT_c, input Sreg_c_0);
    
    (* is_clock=1 *) wire SERCLK_OUT_c;   /* synthesis lineinfo="@3(11[17],11[27])"*/
    
    wire n891, n2859;
    wire [31:0]j;   /* synthesis lineinfo="@5(9[10],9[11])"*/
    
    wire n893;
    wire [3:0]temp_data_out;   /* synthesis lineinfo="@5(10[11],10[24])"*/
    
    wire n429, n911, n2889, n889, n2856, n50, n48, n49;
    wire [31:0]n167;
    
    wire n47, n32, n46, n887, n2853, n44, n52, n56, n55, n885, 
        n2850, n883, n2847, n909, n2886, n907, n2883, n905, 
        n2880, n903, n2877, n901, n2874, status_out_N_252, n881, 
        n2844, n899, n2871, n897, n2868, n2841, n895, n2865, 
        n2862, n2304, GND_net_c, VCC_net_c;
    
    FA2 add_6_add_5_13 (.A0(GND_net), .B0(j[11]), .C0(GND_net), .D0(n891), 
        .CI0(n891), .A1(GND_net), .B1(j[12]), .C1(GND_net), .D1(n2859), 
        .CI1(n2859), .CO0(n2859), .CO1(n893), .S0(n155), .S1(n154));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_13.INIT0 = "0xc33c";
    defparam add_6_add_5_13.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ temp_data_out_i0_i0 (.D(Sreg_c_1), 
            .SP(n112), .CK(SERCLK_OUT_c), .SR(n429), .Q(temp_data_out[0]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam temp_data_out_i0_i0.REGSET = "SET";
    defparam temp_data_out_i0_i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i0 (.D(n167[0]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(n113), .Q(j[0]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i0.REGSET = "RESET";
    defparam j__i0.SRMODE = "CE_OVER_LSR";
    FA2 add_6_add_5_33 (.A0(GND_net), .B0(j[31]), .C0(GND_net), .D0(n911), 
        .CI0(n911), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n2889), 
        .CI1(n2889), .CO0(n2889), .S0(n135));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_33.INIT0 = "0xc33c";
    defparam add_6_add_5_33.INIT1 = "0xc33c";
    FA2 add_6_add_5_11 (.A0(GND_net), .B0(j[9]), .C0(GND_net), .D0(n889), 
        .CI0(n889), .A1(GND_net), .B1(j[10]), .C1(GND_net), .D1(n2856), 
        .CI1(n2856), .CO0(n2856), .CO1(n891), .S0(n157), .S1(n156));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_11.INIT0 = "0xc33c";
    defparam add_6_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i21_4_lut (.A(n136), .B(n158), 
            .C(n159), .D(n156), .Z(n50));
    defparam i21_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i19_4_lut (.A(n155), .B(n151), 
            .C(n154), .D(n150), .Z(n48));
    defparam i19_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i20_4_lut (.A(n148), .B(n142), 
            .C(n143), .D(n140), .Z(n49));
    defparam i20_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ temp_data_out_i0_i1 (.D(n462), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(\temp_data_out[1] ));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam temp_data_out_i0_i1.REGSET = "RESET";
    defparam temp_data_out_i0_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i2 (.D(n461), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[2]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i2.REGSET = "RESET";
    defparam j__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i18_4_lut (.A(n139), .B(n164), 
            .C(n138), .D(n157), .Z(n47));
    defparam i18_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(n162), .B(n153), .Z(n32));
    defparam i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i17_4_lut (.A(n149), .B(n146), 
            .C(n147), .D(n141), .Z(n46));
    defparam i17_4_lut.INIT = "0xfffe";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i1 (.D(n167[1]), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(n113), .Q(j[1]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i1.REGSET = "RESET";
    defparam j__i1.SRMODE = "CE_OVER_LSR";
    FA2 add_6_add_5_9 (.A0(GND_net), .B0(j[7]), .C0(GND_net), .D0(n887), 
        .CI0(n887), .A1(GND_net), .B1(j[8]), .C1(GND_net), .D1(n2853), 
        .CI1(n2853), .CO0(n2853), .CO1(n889), .S0(n159), .S1(n158));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_9.INIT0 = "0xc33c";
    defparam add_6_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C)))" *) LUT4 i15_3_lut (.A(n160), .B(n161), 
            .C(n145), .Z(n44));
    defparam i15_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i23_4_lut (.A(n137), .B(n46), 
            .C(n32), .D(n163), .Z(n52));
    defparam i23_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i27_4_lut (.A(n47), .B(n49), 
            .C(n48), .D(n50), .Z(n56));
    defparam i27_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i26_4_lut (.A(n152), .B(n52), 
            .C(n44), .D(n144), .Z(n55));
    defparam i26_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B+!(C+!(D))))" *) LUT4 i90_4_lut (.A(n55), 
            .B(n112), .C(n135), .D(n56), .Z(n113));   /* synthesis lineinfo="@5(19[8],25[6])"*/
    defparam i90_4_lut.INIT = "0xcfce";
    FA2 add_6_add_5_7 (.A0(GND_net), .B0(j[5]), .C0(GND_net), .D0(n885), 
        .CI0(n885), .A1(GND_net), .B1(j[6]), .C1(GND_net), .D1(n2850), 
        .CI1(n2850), .CO0(n2850), .CO1(n887), .S0(n161), .S1(n160));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_7.INIT0 = "0xc33c";
    defparam add_6_add_5_7.INIT1 = "0xc33c";
    FA2 add_6_add_5_5 (.A0(GND_net), .B0(j[3]), .C0(GND_net), .D0(n883), 
        .CI0(n883), .A1(GND_net), .B1(j[4]), .C1(GND_net), .D1(n2847), 
        .CI1(n2847), .CO0(n2847), .CO1(n885), .S0(n163), .S1(n162));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_5.INIT0 = "0xc33c";
    defparam add_6_add_5_5.INIT1 = "0xc33c";
    FA2 add_6_add_5_31 (.A0(GND_net), .B0(j[29]), .C0(GND_net), .D0(n909), 
        .CI0(n909), .A1(GND_net), .B1(j[30]), .C1(GND_net), .D1(n2886), 
        .CI1(n2886), .CO0(n2886), .CO1(n911), .S0(n137), .S1(n136));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_31.INIT0 = "0xc33c";
    defparam add_6_add_5_31.INIT1 = "0xc33c";
    FA2 add_6_add_5_29 (.A0(GND_net), .B0(j[27]), .C0(GND_net), .D0(n907), 
        .CI0(n907), .A1(GND_net), .B1(j[28]), .C1(GND_net), .D1(n2883), 
        .CI1(n2883), .CO0(n2883), .CO1(n909), .S0(n139), .S1(n138));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_29.INIT0 = "0xc33c";
    defparam add_6_add_5_29.INIT1 = "0xc33c";
    FA2 add_6_add_5_27 (.A0(GND_net), .B0(j[25]), .C0(GND_net), .D0(n905), 
        .CI0(n905), .A1(GND_net), .B1(j[26]), .C1(GND_net), .D1(n2880), 
        .CI1(n2880), .CO0(n2880), .CO1(n907), .S0(n141), .S1(n140));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_27.INIT0 = "0xc33c";
    defparam add_6_add_5_27.INIT1 = "0xc33c";
    FA2 add_6_add_5_25 (.A0(GND_net), .B0(j[23]), .C0(GND_net), .D0(n903), 
        .CI0(n903), .A1(GND_net), .B1(j[24]), .C1(GND_net), .D1(n2877), 
        .CI1(n2877), .CO0(n2877), .CO1(n905), .S0(n143), .S1(n142));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_25.INIT0 = "0xc33c";
    defparam add_6_add_5_25.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i3 (.D(n460), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[3]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i3.REGSET = "RESET";
    defparam j__i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i4 (.D(n459), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[4]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i4.REGSET = "RESET";
    defparam j__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i5 (.D(n458), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[5]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i5.REGSET = "RESET";
    defparam j__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i6 (.D(n457), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[6]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i6.REGSET = "RESET";
    defparam j__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i7 (.D(n456), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[7]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i7.REGSET = "RESET";
    defparam j__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i8 (.D(n455), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[8]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i8.REGSET = "RESET";
    defparam j__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i9 (.D(n454), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[9]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i9.REGSET = "RESET";
    defparam j__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i10 (.D(n453), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[10]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i10.REGSET = "RESET";
    defparam j__i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i11 (.D(n452), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[11]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i11.REGSET = "RESET";
    defparam j__i11.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i12 (.D(n451), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[12]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i12.REGSET = "RESET";
    defparam j__i12.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i13 (.D(n450), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[13]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i13.REGSET = "RESET";
    defparam j__i13.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i14 (.D(n449), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[14]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i14.REGSET = "RESET";
    defparam j__i14.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i15 (.D(n448), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[15]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i15.REGSET = "RESET";
    defparam j__i15.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i16 (.D(n447), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[16]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i16.REGSET = "RESET";
    defparam j__i16.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i17 (.D(n446), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[17]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i17.REGSET = "RESET";
    defparam j__i17.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i18 (.D(n445), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[18]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i18.REGSET = "RESET";
    defparam j__i18.SRMODE = "CE_OVER_LSR";
    FA2 add_6_add_5_23 (.A0(GND_net), .B0(j[21]), .C0(GND_net), .D0(n901), 
        .CI0(n901), .A1(GND_net), .B1(j[22]), .C1(GND_net), .D1(n2874), 
        .CI1(n2874), .CO0(n2874), .CO1(n903), .S0(n145), .S1(n144));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_23.INIT0 = "0xc33c";
    defparam add_6_add_5_23.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i19 (.D(n444), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[19]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i19.REGSET = "RESET";
    defparam j__i19.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i20 (.D(n443), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[20]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i20.REGSET = "RESET";
    defparam j__i20.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i21 (.D(n442), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[21]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i21.REGSET = "RESET";
    defparam j__i21.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i22 (.D(n441), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[22]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i22.REGSET = "RESET";
    defparam j__i22.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i23 (.D(n440), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[23]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i23.REGSET = "RESET";
    defparam j__i23.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i24 (.D(n439), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[24]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i24.REGSET = "RESET";
    defparam j__i24.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i25 (.D(n438), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[25]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i25.REGSET = "RESET";
    defparam j__i25.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i26 (.D(n437), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[26]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i26.REGSET = "RESET";
    defparam j__i26.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ temp_data_out_i0_i3 (.D(SENSOR2_IN_c), 
            .SP(n112), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(temp_data_out[3]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam temp_data_out_i0_i3.REGSET = "RESET";
    defparam temp_data_out_i0_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i27 (.D(n436), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[27]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i27.REGSET = "RESET";
    defparam j__i27.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i28 (.D(n435), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[28]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i28.REGSET = "RESET";
    defparam j__i28.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i29 (.D(n434), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[29]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i29.REGSET = "RESET";
    defparam j__i29.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i30 (.D(n433), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[30]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i30.REGSET = "RESET";
    defparam j__i30.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ j__i31 (.D(n432), 
            .SP(VCC_net_c), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(j[31]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam j__i31.REGSET = "RESET";
    defparam j__i31.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ temp_data_out_i0_i2 (.D(SENSOR1_IN_c), 
            .SP(n112), .CK(SERCLK_OUT_c), .SR(GND_net_c), .Q(temp_data_out[2]));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam temp_data_out_i0_i2.REGSET = "RESET";
    defparam temp_data_out_i0_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) FD1P3XZ status_out (.D(status_out_N_252), 
            .SP(VCC_net), .CK(SERCLK_OUT_c), .SR(n112), .Q(STATUS_OUT_c));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam status_out.REGSET = "RESET";
    defparam status_out.SRMODE = "CE_OVER_LSR";
    FA2 add_6_add_5_3 (.A0(GND_net), .B0(j[1]), .C0(GND_net), .D0(n881), 
        .CI0(n881), .A1(GND_net), .B1(j[2]), .C1(GND_net), .D1(n2844), 
        .CI1(n2844), .CO0(n2844), .CO1(n883), .S0(n167[1]), .S1(n164));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_3.INIT0 = "0xc33c";
    defparam add_6_add_5_3.INIT1 = "0xc33c";
    FA2 add_6_add_5_21 (.A0(GND_net), .B0(j[19]), .C0(GND_net), .D0(n899), 
        .CI0(n899), .A1(GND_net), .B1(j[20]), .C1(GND_net), .D1(n2871), 
        .CI1(n2871), .CO0(n2871), .CO1(n901), .S0(n147), .S1(n146));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_21.INIT0 = "0xc33c";
    defparam add_6_add_5_21.INIT1 = "0xc33c";
    FA2 add_6_add_5_19 (.A0(GND_net), .B0(j[17]), .C0(GND_net), .D0(n897), 
        .CI0(n897), .A1(GND_net), .B1(j[18]), .C1(GND_net), .D1(n2868), 
        .CI1(n2868), .CO0(n2868), .CO1(n899), .S0(n149), .S1(n148));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_19.INIT0 = "0xc33c";
    defparam add_6_add_5_19.INIT1 = "0xc33c";
    FA2 add_6_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(j[0]), .C1(VCC_net), .D1(n2841), .CI1(n2841), .CO0(n2841), 
        .CO1(n881), .S1(n167[0]));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_1.INIT0 = "0xc33c";
    defparam add_6_add_5_1.INIT1 = "0xc33c";
    FA2 add_6_add_5_17 (.A0(GND_net), .B0(j[15]), .C0(GND_net), .D0(n895), 
        .CI0(n895), .A1(GND_net), .B1(j[16]), .C1(GND_net), .D1(n2865), 
        .CI1(n2865), .CO0(n2865), .CO1(n897), .S0(n151), .S1(n150));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_17.INIT0 = "0xc33c";
    defparam add_6_add_5_17.INIT1 = "0xc33c";
    FA2 add_6_add_5_15 (.A0(GND_net), .B0(j[13]), .C0(GND_net), .D0(n893), 
        .CI0(n893), .A1(GND_net), .B1(j[14]), .C1(GND_net), .D1(n2862), 
        .CI1(n2862), .CO0(n2862), .CO1(n895), .S0(n153), .S1(n152));   /* synthesis lineinfo="@5(22[8],22[13])"*/
    defparam add_6_add_5_15.INIT0 = "0xc33c";
    defparam add_6_add_5_15.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i312_2_lut_2_lut (.A(init), .B(Sreg_c_0), 
            .Z(n429));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam i312_2_lut_2_lut.INIT = "0x4444";
    (* lut_function="(A (C+!(D))+!A (B (D)))" *) LUT4 \j[0]_bdd_4_lut  (.A(j[0]), 
            .B(temp_data_out[2]), .C(temp_data_out[3]), .D(j[1]), .Z(n2304));
    defparam \j[0]_bdd_4_lut .INIT = "0xe4aa";
    (* lut_function="(A (B+(D))+!A !((D)+!C))" *) LUT4 n2304_bdd_4_lut (.A(n2304), 
            .B(\temp_data_out[1] ), .C(temp_data_out[0]), .D(j[1]), .Z(status_out_N_252));
    defparam n2304_bdd_4_lut.INIT = "0xaad8";
    (* LSE_LINE_FILE_ID=57, LSE_LCOL=12, LSE_RCOL=6, LSE_LLINE=20, LSE_RLINE=26 *) IOL_B status_send (.PADDI(GND_net_c), 
            .DO1(GND_net_c), .DO0(init), .CE(VCC_net), .IOLTO(GND_net_c), 
            .HOLD(GND_net_c), .INCLK(GND_net_c), .OUTCLK(SERCLK_OUT_c), 
            .PADDO(STATUS_SEND_c));   /* synthesis lineinfo="@5(12[12],26[5])"*/
    defparam status_send.LATCHIN = "LATCH_REG";
    defparam status_send.DDROUT = "NO";
    VHI i2 (.Z(VCC_net_c));
    VLO i1 (.Z(GND_net_c));
    
endmodule
