{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 13 14:28:23 2015 " "Info: Processing started: Mon Apr 13 14:28:23 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab5 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"lab5\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 2274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 2275 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 2276 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "8 64 " "Critical Warning: No exact pin location assignment(s) for 8 pins of 64 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[7\] " "Info: Pin i_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { i_data[7] } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 840 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[0\] " "Info: Pin i_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { i_data[0] } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 833 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[1\] " "Info: Pin i_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { i_data[1] } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 834 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[2\] " "Info: Pin i_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { i_data[2] } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 835 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[3\] " "Info: Pin i_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { i_data[3] } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 836 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[4\] " "Info: Pin i_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { i_data[4] } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 837 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[5\] " "Info: Pin i_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { i_data[5] } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 838 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i_data\[6\] " "Info: Pin i_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { i_data[6] } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 44 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { i_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 839 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 27 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lab-5/" 0 { } { { 0 { 0 ""} 0 880 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "8 unused 3.3V 8 0 0 " "Info: Number of I/O pins in group: 8 (unused VREF, 3.3V VCCIO, 8 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 4 29 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 6 37 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 7 29 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 36 4 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  4 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnoteduration\[0\] " "Warning: Node \"segmentsofnoteduration\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnoteduration\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnoteduration\[1\] " "Warning: Node \"segmentsofnoteduration\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnoteduration\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnoteduration\[2\] " "Warning: Node \"segmentsofnoteduration\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnoteduration\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnoteduration\[3\] " "Warning: Node \"segmentsofnoteduration\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnoteduration\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnoteduration\[4\] " "Warning: Node \"segmentsofnoteduration\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnoteduration\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnoteduration\[5\] " "Warning: Node \"segmentsofnoteduration\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnoteduration\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnoteduration\[6\] " "Warning: Node \"segmentsofnoteduration\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnoteduration\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnotenumber\[0\] " "Warning: Node \"segmentsofnotenumber\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnotenumber\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnotenumber\[1\] " "Warning: Node \"segmentsofnotenumber\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnotenumber\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnotenumber\[2\] " "Warning: Node \"segmentsofnotenumber\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnotenumber\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnotenumber\[3\] " "Warning: Node \"segmentsofnotenumber\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnotenumber\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnotenumber\[4\] " "Warning: Node \"segmentsofnotenumber\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnotenumber\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnotenumber\[5\] " "Warning: Node \"segmentsofnotenumber\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnotenumber\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofnotenumber\[6\] " "Warning: Node \"segmentsofnotenumber\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofnotenumber\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofoctave\[0\] " "Warning: Node \"segmentsofoctave\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofoctave\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofoctave\[1\] " "Warning: Node \"segmentsofoctave\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofoctave\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofoctave\[2\] " "Warning: Node \"segmentsofoctave\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofoctave\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofoctave\[3\] " "Warning: Node \"segmentsofoctave\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofoctave\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofoctave\[4\] " "Warning: Node \"segmentsofoctave\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofoctave\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofoctave\[5\] " "Warning: Node \"segmentsofoctave\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofoctave\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofoctave\[6\] " "Warning: Node \"segmentsofoctave\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofoctave\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofvolume\[0\] " "Warning: Node \"segmentsofvolume\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofvolume\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofvolume\[1\] " "Warning: Node \"segmentsofvolume\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofvolume\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofvolume\[2\] " "Warning: Node \"segmentsofvolume\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofvolume\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofvolume\[3\] " "Warning: Node \"segmentsofvolume\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofvolume\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofvolume\[4\] " "Warning: Node \"segmentsofvolume\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofvolume\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofvolume\[5\] " "Warning: Node \"segmentsofvolume\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofvolume\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segmentsofvolume\[6\] " "Warning: Node \"segmentsofvolume\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "segmentsofvolume\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.987 ns memory register " "Info: Estimated most critical path is memory to register delay of 14.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\|ram_block1a3~porta_address_reg7 1 MEM M4K_X17_Y20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y20; Fanout = 1; MEM Node = 'lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\|ram_block1a3~porta_address_reg7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|ram_block1a3~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_mo01.tdf" "" { Text "E:/Lab-5/db/altsyncram_mo01.tdf" 94 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\|q_a\[3\] 2 MEM M4K_X17_Y20 1 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y20; Fanout = 1; MEM Node = 'lpm_rom:crc_table\|altrom:srom\|altsyncram:rom_block\|altsyncram_mo01:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|ram_block1a3~porta_address_reg7 lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_mo01.tdf" "" { Text "E:/Lab-5/db/altsyncram_mo01.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.521 ns) 4.915 ns tempofnotenumber\[3\]~3 3 COMB LAB_X21_Y21 20 " "Info: 3: + IC(1.017 ns) + CELL(0.521 ns) = 4.915 ns; Loc. = LAB_X21_Y21; Fanout = 20; COMB Node = 'tempofnotenumber\[3\]~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|q_a[3] tempofnotenumber[3]~3 } "NODE_NAME" } } { "g26_lab5_FSM.vhd" "" { Text "E:/Lab-5/g26_lab5_FSM.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.073 ns) + CELL(0.178 ns) 6.166 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux81~0 4 COMB LAB_X21_Y20 3 " "Info: 4: + IC(1.073 ns) + CELL(0.178 ns) = 6.166 ns; Loc. = LAB_X21_Y20; Fanout = 3; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux81~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { tempofnotenumber[3]~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux81~0 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.322 ns) 7.725 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux87~2 5 COMB LAB_X23_Y21 1 " "Info: 5: + IC(1.237 ns) + CELL(0.322 ns) = 7.725 ns; Loc. = LAB_X23_Y21; Fanout = 1; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux87~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux81~0 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~2 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.732 ns) + CELL(0.178 ns) 8.635 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux87~3 6 COMB LAB_X22_Y21 2 " "Info: 6: + IC(0.732 ns) + CELL(0.178 ns) = 8.635 ns; Loc. = LAB_X22_Y21; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux87~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.910 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~2 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~3 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.521 ns) 9.885 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux103~3 7 COMB LAB_X22_Y20 2 " "Info: 7: + IC(0.729 ns) + CELL(0.521 ns) = 9.885 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|Mux103~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux103~3 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 207 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.475 ns) + CELL(0.517 ns) 10.877 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[1\]~48 8 COMB LAB_X22_Y20 2 " "Info: 8: + IC(0.475 ns) + CELL(0.517 ns) = 10.877 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[1\]~48'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.992 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux103~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 10.957 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[2\]~50 9 COMB LAB_X22_Y20 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 10.957 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[2\]~50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.037 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[3\]~52 10 COMB LAB_X22_Y20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 11.037 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[3\]~52'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.117 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[4\]~54 11 COMB LAB_X22_Y20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 11.117 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[4\]~54'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.197 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[5\]~56 12 COMB LAB_X22_Y20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 11.197 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[5\]~56'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.277 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[6\]~58 13 COMB LAB_X22_Y20 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 11.277 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[6\]~58'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.357 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[7\]~60 14 COMB LAB_X22_Y20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 11.357 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[7\]~60'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.437 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[8\]~62 15 COMB LAB_X22_Y20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 11.437 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[8\]~62'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.517 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[9\]~64 16 COMB LAB_X22_Y20 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 11.517 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[9\]~64'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.597 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[10\]~66 17 COMB LAB_X22_Y20 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 11.597 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[10\]~66'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.677 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[11\]~68 18 COMB LAB_X22_Y20 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 11.677 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[11\]~68'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.757 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[12\]~70 19 COMB LAB_X22_Y20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 11.757 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[12\]~70'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 11.837 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[13\]~72 20 COMB LAB_X22_Y20 2 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 11.837 ns; Loc. = LAB_X22_Y20; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[13\]~72'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 12.015 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[14\]~74 21 COMB LAB_X22_Y19 2 " "Info: 21: + IC(0.098 ns) + CELL(0.080 ns) = 12.015 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[14\]~74'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.095 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[15\]~76 22 COMB LAB_X22_Y19 2 " "Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 12.095 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[15\]~76'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.175 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[16\]~78 23 COMB LAB_X22_Y19 2 " "Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 12.175 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[16\]~78'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.255 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[17\]~80 24 COMB LAB_X22_Y19 2 " "Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 12.255 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[17\]~80'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.335 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[18\]~82 25 COMB LAB_X22_Y19 2 " "Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 12.335 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[18\]~82'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.415 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[19\]~84 26 COMB LAB_X22_Y19 2 " "Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 12.415 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[19\]~84'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.495 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[20\]~86 27 COMB LAB_X22_Y19 2 " "Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 12.495 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[20\]~86'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.575 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[21\]~88 28 COMB LAB_X22_Y19 2 " "Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 12.575 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[21\]~88'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.655 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[22\]~90 29 COMB LAB_X22_Y19 2 " "Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 12.655 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[22\]~90'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.735 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[23\]~92 30 COMB LAB_X22_Y19 2 " "Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 12.735 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[23\]~92'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.815 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[24\]~94 31 COMB LAB_X22_Y19 2 " "Info: 31: + IC(0.000 ns) + CELL(0.080 ns) = 12.815 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[24\]~94'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.895 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[25\]~97 32 COMB LAB_X22_Y19 2 " "Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 12.895 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[25\]~97'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 12.975 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[26\]~99 33 COMB LAB_X22_Y19 2 " "Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 12.975 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[26\]~99'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.055 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[27\]~101 34 COMB LAB_X22_Y19 2 " "Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 13.055 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[27\]~101'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.135 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[28\]~103 35 COMB LAB_X22_Y19 2 " "Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 13.135 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[28\]~103'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.215 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[29\]~105 36 COMB LAB_X22_Y19 2 " "Info: 36: + IC(0.000 ns) + CELL(0.080 ns) = 13.215 ns; Loc. = LAB_X22_Y19; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[29\]~105'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.098 ns) + CELL(0.080 ns) 13.393 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[30\]~107 37 COMB LAB_X22_Y18 2 " "Info: 37: + IC(0.098 ns) + CELL(0.080 ns) = 13.393 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[30\]~107'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.473 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[31\]~109 38 COMB LAB_X22_Y18 2 " "Info: 38: + IC(0.000 ns) + CELL(0.080 ns) = 13.473 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[31\]~109'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.553 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[32\]~111 39 COMB LAB_X22_Y18 2 " "Info: 39: + IC(0.000 ns) + CELL(0.080 ns) = 13.553 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[32\]~111'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.633 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[33\]~113 40 COMB LAB_X22_Y18 2 " "Info: 40: + IC(0.000 ns) + CELL(0.080 ns) = 13.633 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[33\]~113'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.713 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[34\]~115 41 COMB LAB_X22_Y18 2 " "Info: 41: + IC(0.000 ns) + CELL(0.080 ns) = 13.713 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[34\]~115'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.793 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[35\]~117 42 COMB LAB_X22_Y18 2 " "Info: 42: + IC(0.000 ns) + CELL(0.080 ns) = 13.793 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[35\]~117'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.873 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[36\]~119 43 COMB LAB_X22_Y18 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 13.873 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[36\]~119'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 13.953 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[37\]~121 44 COMB LAB_X22_Y18 2 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 13.953 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[37\]~121'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.033 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[38\]~123 45 COMB LAB_X22_Y18 2 " "Info: 45: + IC(0.000 ns) + CELL(0.080 ns) = 14.033 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[38\]~123'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.113 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[39\]~125 46 COMB LAB_X22_Y18 2 " "Info: 46: + IC(0.000 ns) + CELL(0.080 ns) = 14.113 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[39\]~125'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.193 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[40\]~127 47 COMB LAB_X22_Y18 2 " "Info: 47: + IC(0.000 ns) + CELL(0.080 ns) = 14.193 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[40\]~127'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.273 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[41\]~129 48 COMB LAB_X22_Y18 2 " "Info: 48: + IC(0.000 ns) + CELL(0.080 ns) = 14.273 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[41\]~129'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.353 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[42\]~131 49 COMB LAB_X22_Y18 2 " "Info: 49: + IC(0.000 ns) + CELL(0.080 ns) = 14.353 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[42\]~131'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 14.433 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[43\]~133 50 COMB LAB_X22_Y18 1 " "Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 14.433 ns; Loc. = LAB_X22_Y18; Fanout = 1; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[43\]~133'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 14.891 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\]~134 51 COMB LAB_X22_Y18 1 " "Info: 51: + IC(0.000 ns) + CELL(0.458 ns) = 14.891 ns; Loc. = LAB_X22_Y18; Fanout = 1; COMB Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\]~134'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 14.987 ns g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\] 52 REG LAB_X22_Y18 3 " "Info: 52: + IC(0.000 ns) + CELL(0.096 ns) = 14.987 ns; Loc. = LAB_X22_Y18; Fanout = 3; REG Node = 'g26_flash_read:Gate2\|g26_flash_read_control:Gate1\|sample_address\[44\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } } { "g26_flash_read_control.vhd" "" { Text "E:/Lab-5/g26_flash_read_control.vhd" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.528 ns ( 63.58 % ) " "Info: Total cell delay = 9.528 ns ( 63.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.459 ns ( 36.42 % ) " "Info: Total interconnect delay = 5.459 ns ( 36.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "14.987 ns" { lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|ram_block1a3~porta_address_reg7 lpm_rom:crc_table|altrom:srom|altsyncram:rom_block|altsyncram_mo01:auto_generated|q_a[3] tempofnotenumber[3]~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux81~0 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~2 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux87~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|Mux103~3 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[1]~48 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[2]~50 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[3]~52 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[4]~54 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[5]~56 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[6]~58 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[7]~60 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[8]~62 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[9]~64 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[10]~66 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[11]~68 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[12]~70 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[13]~72 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[14]~74 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[15]~76 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[16]~78 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[17]~80 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[18]~82 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[19]~84 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[20]~86 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[21]~88 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[22]~90 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[23]~92 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[24]~94 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[25]~97 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[26]~99 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[27]~101 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[28]~103 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[29]~105 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[30]~107 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[31]~109 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[32]~111 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[33]~113 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[34]~115 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[35]~117 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[36]~119 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[37]~121 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[38]~123 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[39]~125 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[40]~127 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[41]~129 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[42]~131 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[43]~133 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44]~134 g26_flash_read:Gate2|g26_flash_read_control:Gate1|sample_address[44] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X12_Y14 X24_Y27 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "41 " "Warning: Found 41 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Info: Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Info: Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Info: Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Info: Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Info: Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Info: Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Info: Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Info: Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "triggerforled 0 " "Info: Pin \"triggerforled\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Info: Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Info: Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Info: Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Info: Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Info: Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Info: Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Info: Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Info: Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Info: Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Info: Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Info: Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Info: Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Info: Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Info: Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Info: Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Info: Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Info: Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Info: Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Info: Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Info: Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Info: Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Info: Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Info: Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Info: Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Info: Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Info: Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_MCLK 0 " "Info: Pin \"AUD_MCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Lab-5/lab5.fit.smsg " "Info: Generated suppressed messages file E:/Lab-5/lab5.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 33 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "283 " "Info: Peak virtual memory: 283 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 13 14:28:40 2015 " "Info: Processing ended: Mon Apr 13 14:28:40 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Info: Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
