// Seed: 982163937
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wand id_3,
    output supply1 id_4,
    input supply0 id_5,
    input wor id_6,
    input wire id_7,
    output tri id_8,
    output wor id_9,
    input tri1 id_10,
    output tri id_11,
    input wand id_12,
    output supply1 id_13,
    input wand id_14
);
  assign id_8 = 1;
  wire id_16;
  logic [7:0] id_17;
  assign id_17[1] = 1;
endmodule
module module_1 (
    input uwire id_0
    , id_19,
    input tri1 id_1,
    input wire id_2,
    output supply1 id_3,
    output supply1 id_4,
    output wor id_5,
    input wor id_6,
    input wor id_7,
    input tri id_8,
    input tri0 id_9,
    input uwire id_10,
    input wor id_11,
    output uwire id_12,
    input wire id_13,
    input tri id_14,
    output wand id_15,
    output tri0 id_16,
    output supply1 id_17
);
  assign id_3  = 1;
  assign id_12 = 1'h0;
  module_0(
      id_0, id_3, id_6, id_5, id_3, id_6, id_7, id_9, id_15, id_3, id_14, id_17, id_13, id_16, id_11
  );
  wire id_20;
  wire id_21 = id_19;
endmodule
