{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@131:141@HdlIdDef", "\nreg [15:0] cmd_d1;\n\nreg cpha = DEFAULT_SPI_CFG[0];\nreg cpol = DEFAULT_SPI_CFG[1];\nreg [7:0] clk_div = DEFAULT_CLK_DIV;\n\nreg sdo_enabled = 1'b0;\nreg sdi_enabled = 1'b0;\n\nreg [(DATA_WIDTH-1):0] data_sdo_shift = 'h0;\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@133:143", "\nreg cpha = DEFAULT_SPI_CFG[0];\nreg cpol = DEFAULT_SPI_CFG[1];\nreg [7:0] clk_div = DEFAULT_CLK_DIV;\n\nreg sdo_enabled = 1'b0;\nreg sdi_enabled = 1'b0;\n\nreg [(DATA_WIDTH-1):0] data_sdo_shift = 'h0;\n\nreg [SDI_DELAY+1:0] trigger_rx_d = {(SDI_DELAY+2){1'b0}};\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@129:139", "\nassign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));\n\nreg [15:0] cmd_d1;\n\nreg cpha = DEFAULT_SPI_CFG[0];\nreg cpol = DEFAULT_SPI_CFG[1];\nreg [7:0] clk_div = DEFAULT_CLK_DIV;\n\nreg sdo_enabled = 1'b0;\nreg sdi_enabled = 1'b0;\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@134:144", "reg cpha = DEFAULT_SPI_CFG[0];\nreg cpol = DEFAULT_SPI_CFG[1];\nreg [7:0] clk_div = DEFAULT_CLK_DIV;\n\nreg sdo_enabled = 1'b0;\nreg sdi_enabled = 1'b0;\n\nreg [(DATA_WIDTH-1):0] data_sdo_shift = 'h0;\n\nreg [SDI_DELAY+1:0] trigger_rx_d = {(SDI_DELAY+2){1'b0}};\n\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@130:140", "assign first_bit = ((bit_counter == 'h0) ||  (bit_counter == word_length));\n\nreg [15:0] cmd_d1;\n\nreg cpha = DEFAULT_SPI_CFG[0];\nreg cpol = DEFAULT_SPI_CFG[1];\nreg [7:0] clk_div = DEFAULT_CLK_DIV;\n\nreg sdo_enabled = 1'b0;\nreg sdi_enabled = 1'b0;\n\n"]], "Diff Content": {"Delete": [[136, "reg [7:0] clk_div = DEFAULT_CLK_DIV;\n"]], "Add": [[136, "  reg sdo_enabled = 1'b0;\n"], [136, "  reg sdi_enabled = 1'b0;\n"]]}}