#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55ad8ba1e4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55ad8bb04f50 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x55ad8bb24da0_0 .net "bflag", 0 0, v0x55ad8bb23ba0_0;  1 drivers
v0x55ad8bb24e60_0 .net "hi", 31 0, v0x55ad8bb23d40_0;  1 drivers
v0x55ad8bb24f00_0 .var "imm", 15 0;
v0x55ad8bb24fa0_0 .var "imm_instr", 31 0;
v0x55ad8bb25080_0 .var "instword", 31 0;
v0x55ad8bb25140_0 .net "lo", 31 0, v0x55ad8bb23f00_0;  1 drivers
v0x55ad8bb25210_0 .var "opA", 31 0;
v0x55ad8bb252b0_0 .var "opB", 31 0;
v0x55ad8bb25370_0 .var "opcode", 5 0;
v0x55ad8bb25450_0 .net "result", 31 0, v0x55ad8bb24440_0;  1 drivers
v0x55ad8bb25540_0 .var "rs", 4 0;
v0x55ad8bb25600_0 .var "rt", 4 0;
S_0x55ad8baf28a0 .scope module, "dut" "alu" 3 82, 4 1 0, S_0x55ad8bb04f50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55ad8bb015a0_0 .net *"_ivl_10", 15 0, L_0x55ad8bb35690;  1 drivers
L_0x7fa3f4ecb018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb05cd0_0 .net/2u *"_ivl_14", 15 0, L_0x7fa3f4ecb018;  1 drivers
v0x55ad8bb0b260_0 .net *"_ivl_17", 15 0, L_0x55ad8bb45940;  1 drivers
v0x55ad8bb0b590_0 .net *"_ivl_5", 0 0, L_0x55ad8bb352a0;  1 drivers
v0x55ad8bb0c6a0_0 .net *"_ivl_6", 15 0, L_0x55ad8bb353d0;  1 drivers
v0x55ad8bb0e560_0 .net *"_ivl_9", 15 0, L_0x55ad8bb355f0;  1 drivers
v0x55ad8bb23ac0_0 .net "addr_rt", 4 0, L_0x55ad8bb45c70;  1 drivers
v0x55ad8bb23ba0_0 .var "b_flag", 0 0;
v0x55ad8bb23c60_0 .net "funct", 5 0, L_0x55ad8bb35200;  1 drivers
v0x55ad8bb23d40_0 .var "hi", 31 0;
v0x55ad8bb23e20_0 .net "instructionword", 31 0, v0x55ad8bb25080_0;  1 drivers
v0x55ad8bb23f00_0 .var "lo", 31 0;
v0x55ad8bb23fe0_0 .var "memaddroffset", 31 0;
v0x55ad8bb240c0_0 .var "multresult", 63 0;
v0x55ad8bb241a0_0 .net "op1", 31 0, v0x55ad8bb25210_0;  1 drivers
v0x55ad8bb24280_0 .net "op2", 31 0, v0x55ad8bb252b0_0;  1 drivers
v0x55ad8bb24360_0 .net "opcode", 5 0, L_0x55ad8bb35110;  1 drivers
v0x55ad8bb24440_0 .var "result", 31 0;
v0x55ad8bb24520_0 .net "shamt", 4 0, L_0x55ad8bb45b70;  1 drivers
v0x55ad8bb24600_0 .net/s "sign_op1", 31 0, v0x55ad8bb25210_0;  alias, 1 drivers
v0x55ad8bb246c0_0 .net/s "sign_op2", 31 0, v0x55ad8bb252b0_0;  alias, 1 drivers
v0x55ad8bb24760_0 .net "simmediatedata", 31 0, L_0x55ad8bb357a0;  1 drivers
v0x55ad8bb24820_0 .net "simmediatedatas", 31 0, L_0x55ad8bb357a0;  alias, 1 drivers
v0x55ad8bb248e0_0 .net "uimmediatedata", 31 0, L_0x55ad8bb45a30;  1 drivers
v0x55ad8bb249a0_0 .net "unsign_op1", 31 0, v0x55ad8bb25210_0;  alias, 1 drivers
v0x55ad8bb24a60_0 .net "unsign_op2", 31 0, v0x55ad8bb252b0_0;  alias, 1 drivers
v0x55ad8bb24b70_0 .var "unsigned_result", 31 0;
E_0x55ad8ba69df0/0 .event anyedge, v0x55ad8bb24360_0, v0x55ad8bb23c60_0, v0x55ad8bb24280_0, v0x55ad8bb24520_0;
E_0x55ad8ba69df0/1 .event anyedge, v0x55ad8bb241a0_0, v0x55ad8bb240c0_0, v0x55ad8bb23ac0_0, v0x55ad8bb24760_0;
E_0x55ad8ba69df0/2 .event anyedge, v0x55ad8bb248e0_0, v0x55ad8bb24b70_0;
E_0x55ad8ba69df0 .event/or E_0x55ad8ba69df0/0, E_0x55ad8ba69df0/1, E_0x55ad8ba69df0/2;
L_0x55ad8bb35110 .part v0x55ad8bb25080_0, 26, 6;
L_0x55ad8bb35200 .part v0x55ad8bb25080_0, 0, 6;
L_0x55ad8bb352a0 .part v0x55ad8bb25080_0, 15, 1;
LS_0x55ad8bb353d0_0_0 .concat [ 1 1 1 1], L_0x55ad8bb352a0, L_0x55ad8bb352a0, L_0x55ad8bb352a0, L_0x55ad8bb352a0;
LS_0x55ad8bb353d0_0_4 .concat [ 1 1 1 1], L_0x55ad8bb352a0, L_0x55ad8bb352a0, L_0x55ad8bb352a0, L_0x55ad8bb352a0;
LS_0x55ad8bb353d0_0_8 .concat [ 1 1 1 1], L_0x55ad8bb352a0, L_0x55ad8bb352a0, L_0x55ad8bb352a0, L_0x55ad8bb352a0;
LS_0x55ad8bb353d0_0_12 .concat [ 1 1 1 1], L_0x55ad8bb352a0, L_0x55ad8bb352a0, L_0x55ad8bb352a0, L_0x55ad8bb352a0;
L_0x55ad8bb353d0 .concat [ 4 4 4 4], LS_0x55ad8bb353d0_0_0, LS_0x55ad8bb353d0_0_4, LS_0x55ad8bb353d0_0_8, LS_0x55ad8bb353d0_0_12;
L_0x55ad8bb355f0 .part v0x55ad8bb25080_0, 0, 16;
L_0x55ad8bb35690 .concat [ 16 0 0 0], L_0x55ad8bb355f0;
L_0x55ad8bb357a0 .concat [ 16 16 0 0], L_0x55ad8bb35690, L_0x55ad8bb353d0;
L_0x55ad8bb45940 .part v0x55ad8bb25080_0, 0, 16;
L_0x55ad8bb45a30 .concat [ 16 16 0 0], L_0x55ad8bb45940, L_0x7fa3f4ecb018;
L_0x55ad8bb45b70 .part v0x55ad8bb25080_0, 6, 5;
L_0x55ad8bb45c70 .part v0x55ad8bb25080_0, 16, 5;
S_0x55ad8badf750 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fa3f4f146a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ad8bb256e0_0 .net "clk", 0 0, o0x7fa3f4f146a8;  0 drivers
o0x7fa3f4f146d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55ad8bb257c0_0 .net "data_address", 31 0, o0x7fa3f4f146d8;  0 drivers
o0x7fa3f4f14708 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ad8bb258a0_0 .net "data_read", 0 0, o0x7fa3f4f14708;  0 drivers
v0x55ad8bb25970_0 .var "data_readdata", 31 0;
o0x7fa3f4f14768 .functor BUFZ 1, C4<z>; HiZ drive
v0x55ad8bb25a50_0 .net "data_write", 0 0, o0x7fa3f4f14768;  0 drivers
o0x7fa3f4f14798 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55ad8bb25b10_0 .net "data_writedata", 31 0, o0x7fa3f4f14798;  0 drivers
S_0x55ad8baf20a0 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fa3f4f148e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55ad8bb25cb0_0 .net "instr_address", 31 0, o0x7fa3f4f148e8;  0 drivers
v0x55ad8bb25db0_0 .var "instr_readdata", 31 0;
S_0x55ad8baf2470 .scope module, "sltui_tb" "sltui_tb" 7 1;
 .timescale 0 0;
v0x55ad8bb34730_0 .net "active", 0 0, L_0x55ad8bb4f830;  1 drivers
v0x55ad8bb347f0_0 .var "clk", 0 0;
v0x55ad8bb34890_0 .var "clk_enable", 0 0;
v0x55ad8bb34980_0 .net "data_address", 31 0, L_0x55ad8bb4d400;  1 drivers
v0x55ad8bb34a20_0 .net "data_read", 0 0, L_0x55ad8bb4af80;  1 drivers
v0x55ad8bb34b10_0 .var "data_readdata", 31 0;
v0x55ad8bb34be0_0 .net "data_write", 0 0, L_0x55ad8bb4ada0;  1 drivers
v0x55ad8bb34cb0_0 .net "data_writedata", 31 0, L_0x55ad8bb4d0f0;  1 drivers
v0x55ad8bb34d80_0 .net "instr_address", 31 0, L_0x55ad8bb4e760;  1 drivers
v0x55ad8bb34ee0_0 .var "instr_readdata", 31 0;
v0x55ad8bb34f80_0 .net "register_v0", 31 0, L_0x55ad8bb4d080;  1 drivers
v0x55ad8bb35070_0 .var "reset", 0 0;
S_0x55ad8bb04b80 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x55ad8baf2470;
 .timescale 0 0;
v0x55ad8bb25f80_0 .var "ex_imm", 31 0;
v0x55ad8bb26080_0 .var "expected", 31 0;
v0x55ad8bb26160_0 .var "i", 4 0;
v0x55ad8bb26220_0 .var "imm", 15 0;
v0x55ad8bb26300_0 .var "imm_instr", 31 0;
v0x55ad8bb26430_0 .var "opcode", 5 0;
v0x55ad8bb26510_0 .var "rs", 4 0;
v0x55ad8bb265f0_0 .var "rt", 4 0;
v0x55ad8bb266d0_0 .var "test", 31 0;
v0x55ad8bb26840_0 .var "test_imm", 15 0;
E_0x55ad8ba67100 .event posedge, v0x55ad8bb28af0_0;
S_0x55ad8bb26920 .scope module, "dut" "mips_cpu_harvard" 7 136, 8 1 0, S_0x55ad8baf2470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55ad8bb01480 .functor OR 1, L_0x55ad8bb46430, L_0x55ad8bb46770, C4<0>, C4<0>;
L_0x55ad8bac7b50 .functor BUFZ 1, L_0x55ad8bb45f80, C4<0>, C4<0>, C4<0>;
L_0x55ad8bb0b470 .functor BUFZ 1, L_0x55ad8bb46120, C4<0>, C4<0>, C4<0>;
L_0x55ad8bb0c500 .functor BUFZ 1, L_0x55ad8bb46120, C4<0>, C4<0>, C4<0>;
L_0x55ad8bb46c20 .functor AND 1, L_0x55ad8bb45f80, L_0x55ad8bb47030, C4<1>, C4<1>;
L_0x55ad8bb0e440 .functor OR 1, L_0x55ad8bb46c20, L_0x55ad8bb46ab0, C4<0>, C4<0>;
L_0x55ad8ba9d1d0 .functor OR 1, L_0x55ad8bb0e440, L_0x55ad8bb46e40, C4<0>, C4<0>;
L_0x55ad8bb472d0 .functor OR 1, L_0x55ad8ba9d1d0, L_0x55ad8bb48930, C4<0>, C4<0>;
L_0x55ad8bb473e0 .functor OR 1, L_0x55ad8bb472d0, L_0x55ad8bb481a0, C4<0>, C4<0>;
L_0x55ad8bb474a0 .functor BUFZ 1, L_0x55ad8bb46260, C4<0>, C4<0>, C4<0>;
L_0x55ad8bb48090 .functor AND 1, L_0x55ad8bb479f0, L_0x55ad8bb47e60, C4<1>, C4<1>;
L_0x55ad8bb481a0 .functor OR 1, L_0x55ad8bb476f0, L_0x55ad8bb48090, C4<0>, C4<0>;
L_0x55ad8bb48930 .functor AND 1, L_0x55ad8bb48460, L_0x55ad8bb48710, C4<1>, C4<1>;
L_0x55ad8bb490e0 .functor OR 1, L_0x55ad8bb48b80, L_0x55ad8bb48ea0, C4<0>, C4<0>;
L_0x55ad8bb48300 .functor OR 1, L_0x55ad8bb49650, L_0x55ad8bb49950, C4<0>, C4<0>;
L_0x55ad8bb49830 .functor AND 1, L_0x55ad8bb49360, L_0x55ad8bb48300, C4<1>, C4<1>;
L_0x55ad8bb4a150 .functor OR 1, L_0x55ad8bb49de0, L_0x55ad8bb4a060, C4<0>, C4<0>;
L_0x55ad8bb4a450 .functor OR 1, L_0x55ad8bb4a150, L_0x55ad8bb4a260, C4<0>, C4<0>;
L_0x55ad8bb4a600 .functor AND 1, L_0x55ad8bb45f80, L_0x55ad8bb4a450, C4<1>, C4<1>;
L_0x55ad8bb4a7b0 .functor AND 1, L_0x55ad8bb45f80, L_0x55ad8bb4a6c0, C4<1>, C4<1>;
L_0x55ad8bb4ace0 .functor AND 1, L_0x55ad8bb45f80, L_0x55ad8bb4a560, C4<1>, C4<1>;
L_0x55ad8bb4af80 .functor BUFZ 1, L_0x55ad8bb0b470, C4<0>, C4<0>, C4<0>;
L_0x55ad8bb4bc10 .functor AND 1, L_0x55ad8bb4f830, L_0x55ad8bb473e0, C4<1>, C4<1>;
L_0x55ad8bb4bd20 .functor OR 1, L_0x55ad8bb481a0, L_0x55ad8bb48930, C4<0>, C4<0>;
L_0x55ad8bb4d0f0 .functor BUFZ 32, L_0x55ad8bb4cf70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ad8bb4d1b0 .functor BUFZ 32, L_0x55ad8bb4bf00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ad8bb4d300 .functor BUFZ 32, L_0x55ad8bb4cf70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ad8bb4d400 .functor BUFZ 32, v0x55ad8bb27b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ad8bb4e400 .functor AND 1, v0x55ad8bb34890_0, L_0x55ad8bb4a600, C4<1>, C4<1>;
L_0x55ad8bb4e470 .functor AND 1, L_0x55ad8bb4e400, v0x55ad8bb318c0_0, C4<1>, C4<1>;
L_0x55ad8bb4e760 .functor BUFZ 32, v0x55ad8bb28bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ad8bb4f830 .functor BUFZ 1, v0x55ad8bb318c0_0, C4<0>, C4<0>, C4<0>;
L_0x55ad8bb4f9b0 .functor AND 1, v0x55ad8bb34890_0, v0x55ad8bb318c0_0, C4<1>, C4<1>;
v0x55ad8bb2b9b0_0 .net *"_ivl_100", 31 0, L_0x55ad8bb48370;  1 drivers
L_0x7fa3f4ecb4e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2bab0_0 .net *"_ivl_103", 25 0, L_0x7fa3f4ecb4e0;  1 drivers
L_0x7fa3f4ecb528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2bb90_0 .net/2u *"_ivl_104", 31 0, L_0x7fa3f4ecb528;  1 drivers
v0x55ad8bb2bc50_0 .net *"_ivl_106", 0 0, L_0x55ad8bb48460;  1 drivers
v0x55ad8bb2bd10_0 .net *"_ivl_109", 5 0, L_0x55ad8bb48670;  1 drivers
L_0x7fa3f4ecb570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2bdf0_0 .net/2u *"_ivl_110", 5 0, L_0x7fa3f4ecb570;  1 drivers
v0x55ad8bb2bed0_0 .net *"_ivl_112", 0 0, L_0x55ad8bb48710;  1 drivers
v0x55ad8bb2bf90_0 .net *"_ivl_116", 31 0, L_0x55ad8bb48a90;  1 drivers
L_0x7fa3f4ecb5b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2c070_0 .net *"_ivl_119", 25 0, L_0x7fa3f4ecb5b8;  1 drivers
L_0x7fa3f4ecb0f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2c150_0 .net/2u *"_ivl_12", 5 0, L_0x7fa3f4ecb0f0;  1 drivers
L_0x7fa3f4ecb600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2c230_0 .net/2u *"_ivl_120", 31 0, L_0x7fa3f4ecb600;  1 drivers
v0x55ad8bb2c310_0 .net *"_ivl_122", 0 0, L_0x55ad8bb48b80;  1 drivers
v0x55ad8bb2c3d0_0 .net *"_ivl_124", 31 0, L_0x55ad8bb48db0;  1 drivers
L_0x7fa3f4ecb648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2c4b0_0 .net *"_ivl_127", 25 0, L_0x7fa3f4ecb648;  1 drivers
L_0x7fa3f4ecb690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2c590_0 .net/2u *"_ivl_128", 31 0, L_0x7fa3f4ecb690;  1 drivers
v0x55ad8bb2c670_0 .net *"_ivl_130", 0 0, L_0x55ad8bb48ea0;  1 drivers
v0x55ad8bb2c730_0 .net *"_ivl_134", 31 0, L_0x55ad8bb49270;  1 drivers
L_0x7fa3f4ecb6d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2c920_0 .net *"_ivl_137", 25 0, L_0x7fa3f4ecb6d8;  1 drivers
L_0x7fa3f4ecb720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2ca00_0 .net/2u *"_ivl_138", 31 0, L_0x7fa3f4ecb720;  1 drivers
v0x55ad8bb2cae0_0 .net *"_ivl_140", 0 0, L_0x55ad8bb49360;  1 drivers
v0x55ad8bb2cba0_0 .net *"_ivl_143", 5 0, L_0x55ad8bb495b0;  1 drivers
L_0x7fa3f4ecb768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2cc80_0 .net/2u *"_ivl_144", 5 0, L_0x7fa3f4ecb768;  1 drivers
v0x55ad8bb2cd60_0 .net *"_ivl_146", 0 0, L_0x55ad8bb49650;  1 drivers
v0x55ad8bb2ce20_0 .net *"_ivl_149", 5 0, L_0x55ad8bb498b0;  1 drivers
L_0x7fa3f4ecb7b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2cf00_0 .net/2u *"_ivl_150", 5 0, L_0x7fa3f4ecb7b0;  1 drivers
v0x55ad8bb2cfe0_0 .net *"_ivl_152", 0 0, L_0x55ad8bb49950;  1 drivers
v0x55ad8bb2d0a0_0 .net *"_ivl_155", 0 0, L_0x55ad8bb48300;  1 drivers
v0x55ad8bb2d160_0 .net *"_ivl_159", 1 0, L_0x55ad8bb49cf0;  1 drivers
L_0x7fa3f4ecb138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2d240_0 .net/2u *"_ivl_16", 5 0, L_0x7fa3f4ecb138;  1 drivers
L_0x7fa3f4ecb7f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2d320_0 .net/2u *"_ivl_160", 1 0, L_0x7fa3f4ecb7f8;  1 drivers
v0x55ad8bb2d400_0 .net *"_ivl_162", 0 0, L_0x55ad8bb49de0;  1 drivers
L_0x7fa3f4ecb840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2d4c0_0 .net/2u *"_ivl_164", 5 0, L_0x7fa3f4ecb840;  1 drivers
v0x55ad8bb2d5a0_0 .net *"_ivl_166", 0 0, L_0x55ad8bb4a060;  1 drivers
v0x55ad8bb2d870_0 .net *"_ivl_169", 0 0, L_0x55ad8bb4a150;  1 drivers
L_0x7fa3f4ecb888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2d930_0 .net/2u *"_ivl_170", 5 0, L_0x7fa3f4ecb888;  1 drivers
v0x55ad8bb2da10_0 .net *"_ivl_172", 0 0, L_0x55ad8bb4a260;  1 drivers
v0x55ad8bb2dad0_0 .net *"_ivl_175", 0 0, L_0x55ad8bb4a450;  1 drivers
L_0x7fa3f4ecb8d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2db90_0 .net/2u *"_ivl_178", 5 0, L_0x7fa3f4ecb8d0;  1 drivers
v0x55ad8bb2dc70_0 .net *"_ivl_180", 0 0, L_0x55ad8bb4a6c0;  1 drivers
L_0x7fa3f4ecb918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2dd30_0 .net/2u *"_ivl_184", 5 0, L_0x7fa3f4ecb918;  1 drivers
v0x55ad8bb2de10_0 .net *"_ivl_186", 0 0, L_0x55ad8bb4a560;  1 drivers
L_0x7fa3f4ecb960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2ded0_0 .net/2u *"_ivl_190", 0 0, L_0x7fa3f4ecb960;  1 drivers
v0x55ad8bb2dfb0_0 .net *"_ivl_20", 31 0, L_0x55ad8bb46340;  1 drivers
L_0x7fa3f4ecb9a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2e090_0 .net/2u *"_ivl_200", 4 0, L_0x7fa3f4ecb9a8;  1 drivers
v0x55ad8bb2e170_0 .net *"_ivl_203", 4 0, L_0x55ad8bb4b4a0;  1 drivers
v0x55ad8bb2e250_0 .net *"_ivl_205", 4 0, L_0x55ad8bb4b6c0;  1 drivers
v0x55ad8bb2e330_0 .net *"_ivl_206", 4 0, L_0x55ad8bb4b760;  1 drivers
v0x55ad8bb2e410_0 .net *"_ivl_213", 0 0, L_0x55ad8bb4bd20;  1 drivers
L_0x7fa3f4ecb9f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2e4d0_0 .net/2u *"_ivl_214", 31 0, L_0x7fa3f4ecb9f0;  1 drivers
v0x55ad8bb2e5b0_0 .net *"_ivl_216", 31 0, L_0x55ad8bb4be60;  1 drivers
v0x55ad8bb2e690_0 .net *"_ivl_218", 31 0, L_0x55ad8bb4c110;  1 drivers
v0x55ad8bb2e770_0 .net *"_ivl_220", 31 0, L_0x55ad8bb4c2a0;  1 drivers
v0x55ad8bb2e850_0 .net *"_ivl_222", 31 0, L_0x55ad8bb4c5e0;  1 drivers
L_0x7fa3f4ecb180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2e930_0 .net *"_ivl_23", 25 0, L_0x7fa3f4ecb180;  1 drivers
v0x55ad8bb2ea10_0 .net *"_ivl_235", 0 0, L_0x55ad8bb4e400;  1 drivers
L_0x7fa3f4ecbb10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2ead0_0 .net/2u *"_ivl_238", 31 0, L_0x7fa3f4ecbb10;  1 drivers
L_0x7fa3f4ecb1c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2ebb0_0 .net/2u *"_ivl_24", 31 0, L_0x7fa3f4ecb1c8;  1 drivers
v0x55ad8bb2ec90_0 .net *"_ivl_243", 15 0, L_0x55ad8bb4e8c0;  1 drivers
v0x55ad8bb2ed70_0 .net *"_ivl_244", 17 0, L_0x55ad8bb4eb30;  1 drivers
L_0x7fa3f4ecbb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2ee50_0 .net *"_ivl_247", 1 0, L_0x7fa3f4ecbb58;  1 drivers
v0x55ad8bb2ef30_0 .net *"_ivl_250", 15 0, L_0x55ad8bb4ec70;  1 drivers
L_0x7fa3f4ecbba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2f010_0 .net *"_ivl_252", 1 0, L_0x7fa3f4ecbba0;  1 drivers
v0x55ad8bb2f0f0_0 .net *"_ivl_255", 0 0, L_0x55ad8bb4f080;  1 drivers
L_0x7fa3f4ecbbe8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2f1d0_0 .net/2u *"_ivl_256", 13 0, L_0x7fa3f4ecbbe8;  1 drivers
L_0x7fa3f4ecbc30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2f2b0_0 .net/2u *"_ivl_258", 13 0, L_0x7fa3f4ecbc30;  1 drivers
v0x55ad8bb2f7a0_0 .net *"_ivl_26", 0 0, L_0x55ad8bb46430;  1 drivers
v0x55ad8bb2f860_0 .net *"_ivl_260", 13 0, L_0x55ad8bb4f360;  1 drivers
v0x55ad8bb2f940_0 .net *"_ivl_28", 31 0, L_0x55ad8bb465f0;  1 drivers
L_0x7fa3f4ecb210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2fa20_0 .net *"_ivl_31", 25 0, L_0x7fa3f4ecb210;  1 drivers
L_0x7fa3f4ecb258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2fb00_0 .net/2u *"_ivl_32", 31 0, L_0x7fa3f4ecb258;  1 drivers
v0x55ad8bb2fbe0_0 .net *"_ivl_34", 0 0, L_0x55ad8bb46770;  1 drivers
v0x55ad8bb2fca0_0 .net *"_ivl_4", 31 0, L_0x55ad8bb45e50;  1 drivers
v0x55ad8bb2fd80_0 .net *"_ivl_45", 2 0, L_0x55ad8bb46a10;  1 drivers
L_0x7fa3f4ecb2a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2fe60_0 .net/2u *"_ivl_46", 2 0, L_0x7fa3f4ecb2a0;  1 drivers
v0x55ad8bb2ff40_0 .net *"_ivl_51", 2 0, L_0x55ad8bb46c90;  1 drivers
L_0x7fa3f4ecb2e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb30020_0 .net/2u *"_ivl_52", 2 0, L_0x7fa3f4ecb2e8;  1 drivers
v0x55ad8bb30100_0 .net *"_ivl_57", 0 0, L_0x55ad8bb47030;  1 drivers
v0x55ad8bb301c0_0 .net *"_ivl_59", 0 0, L_0x55ad8bb46c20;  1 drivers
v0x55ad8bb30280_0 .net *"_ivl_61", 0 0, L_0x55ad8bb0e440;  1 drivers
v0x55ad8bb30340_0 .net *"_ivl_63", 0 0, L_0x55ad8ba9d1d0;  1 drivers
v0x55ad8bb30400_0 .net *"_ivl_65", 0 0, L_0x55ad8bb472d0;  1 drivers
L_0x7fa3f4ecb060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb304c0_0 .net *"_ivl_7", 25 0, L_0x7fa3f4ecb060;  1 drivers
v0x55ad8bb305a0_0 .net *"_ivl_70", 31 0, L_0x55ad8bb475c0;  1 drivers
L_0x7fa3f4ecb330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb30680_0 .net *"_ivl_73", 25 0, L_0x7fa3f4ecb330;  1 drivers
L_0x7fa3f4ecb378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb30760_0 .net/2u *"_ivl_74", 31 0, L_0x7fa3f4ecb378;  1 drivers
v0x55ad8bb30840_0 .net *"_ivl_76", 0 0, L_0x55ad8bb476f0;  1 drivers
v0x55ad8bb30900_0 .net *"_ivl_78", 31 0, L_0x55ad8bb47860;  1 drivers
L_0x7fa3f4ecb0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb309e0_0 .net/2u *"_ivl_8", 31 0, L_0x7fa3f4ecb0a8;  1 drivers
L_0x7fa3f4ecb3c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb30ac0_0 .net *"_ivl_81", 25 0, L_0x7fa3f4ecb3c0;  1 drivers
L_0x7fa3f4ecb408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb30ba0_0 .net/2u *"_ivl_82", 31 0, L_0x7fa3f4ecb408;  1 drivers
v0x55ad8bb30c80_0 .net *"_ivl_84", 0 0, L_0x55ad8bb479f0;  1 drivers
v0x55ad8bb30d40_0 .net *"_ivl_87", 0 0, L_0x55ad8bb47b60;  1 drivers
v0x55ad8bb30e20_0 .net *"_ivl_88", 31 0, L_0x55ad8bb47900;  1 drivers
L_0x7fa3f4ecb450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb30f00_0 .net *"_ivl_91", 30 0, L_0x7fa3f4ecb450;  1 drivers
L_0x7fa3f4ecb498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb30fe0_0 .net/2u *"_ivl_92", 31 0, L_0x7fa3f4ecb498;  1 drivers
v0x55ad8bb310c0_0 .net *"_ivl_94", 0 0, L_0x55ad8bb47e60;  1 drivers
v0x55ad8bb31180_0 .net *"_ivl_97", 0 0, L_0x55ad8bb48090;  1 drivers
v0x55ad8bb31240_0 .net "active", 0 0, L_0x55ad8bb4f830;  alias, 1 drivers
v0x55ad8bb31300_0 .net "alu_op1", 31 0, L_0x55ad8bb4d1b0;  1 drivers
v0x55ad8bb313c0_0 .net "alu_op2", 31 0, L_0x55ad8bb4d300;  1 drivers
v0x55ad8bb31480_0 .net "alui_instr", 0 0, L_0x55ad8bb46ab0;  1 drivers
v0x55ad8bb31540_0 .net "b_flag", 0 0, v0x55ad8bb27650_0;  1 drivers
v0x55ad8bb315e0_0 .net "b_imm", 17 0, L_0x55ad8bb4ef40;  1 drivers
v0x55ad8bb316a0_0 .net "b_offset", 31 0, L_0x55ad8bb4f4f0;  1 drivers
v0x55ad8bb31780_0 .net "clk", 0 0, v0x55ad8bb347f0_0;  1 drivers
v0x55ad8bb31820_0 .net "clk_enable", 0 0, v0x55ad8bb34890_0;  1 drivers
v0x55ad8bb318c0_0 .var "cpu_active", 0 0;
v0x55ad8bb31960_0 .net "curr_addr", 31 0, v0x55ad8bb28bb0_0;  1 drivers
v0x55ad8bb31a50_0 .net "curr_addr_p4", 31 0, L_0x55ad8bb4e6c0;  1 drivers
v0x55ad8bb31b10_0 .net "data_address", 31 0, L_0x55ad8bb4d400;  alias, 1 drivers
v0x55ad8bb31bf0_0 .net "data_read", 0 0, L_0x55ad8bb4af80;  alias, 1 drivers
v0x55ad8bb31cb0_0 .net "data_readdata", 31 0, v0x55ad8bb34b10_0;  1 drivers
v0x55ad8bb31d90_0 .net "data_write", 0 0, L_0x55ad8bb4ada0;  alias, 1 drivers
v0x55ad8bb31e50_0 .net "data_writedata", 31 0, L_0x55ad8bb4d0f0;  alias, 1 drivers
v0x55ad8bb31f30_0 .net "funct_code", 5 0, L_0x55ad8bb45db0;  1 drivers
v0x55ad8bb32010_0 .net "hi_out", 31 0, v0x55ad8bb292a0_0;  1 drivers
v0x55ad8bb32100_0 .net "hl_reg_enable", 0 0, L_0x55ad8bb4e470;  1 drivers
v0x55ad8bb321a0_0 .net "instr_address", 31 0, L_0x55ad8bb4e760;  alias, 1 drivers
v0x55ad8bb32260_0 .net "instr_opcode", 5 0, L_0x55ad8bb45d10;  1 drivers
v0x55ad8bb32340_0 .net "instr_readdata", 31 0, v0x55ad8bb34ee0_0;  1 drivers
v0x55ad8bb32400_0 .net "j_imm", 0 0, L_0x55ad8bb490e0;  1 drivers
v0x55ad8bb324a0_0 .net "j_reg", 0 0, L_0x55ad8bb49830;  1 drivers
v0x55ad8bb32560_0 .net "l_type", 0 0, L_0x55ad8bb46e40;  1 drivers
v0x55ad8bb32620_0 .net "link_const", 0 0, L_0x55ad8bb481a0;  1 drivers
v0x55ad8bb326e0_0 .net "link_reg", 0 0, L_0x55ad8bb48930;  1 drivers
v0x55ad8bb327a0_0 .net "lo_out", 31 0, v0x55ad8bb29af0_0;  1 drivers
v0x55ad8bb32890_0 .net "lw", 0 0, L_0x55ad8bb46120;  1 drivers
v0x55ad8bb32930_0 .net "mem_read", 0 0, L_0x55ad8bb0b470;  1 drivers
v0x55ad8bb329f0_0 .net "mem_to_reg", 0 0, L_0x55ad8bb0c500;  1 drivers
v0x55ad8bb332c0_0 .net "mem_write", 0 0, L_0x55ad8bb474a0;  1 drivers
v0x55ad8bb33380_0 .net "memaddroffset", 31 0, v0x55ad8bb27b20_0;  1 drivers
v0x55ad8bb33470_0 .net "mfhi", 0 0, L_0x55ad8bb4a7b0;  1 drivers
v0x55ad8bb33510_0 .net "mflo", 0 0, L_0x55ad8bb4ace0;  1 drivers
v0x55ad8bb335d0_0 .net "movefrom", 0 0, L_0x55ad8bb01480;  1 drivers
v0x55ad8bb33690_0 .net "muldiv", 0 0, L_0x55ad8bb4a600;  1 drivers
v0x55ad8bb33750_0 .var "next_instr_addr", 31 0;
v0x55ad8bb33840_0 .net "pc_enable", 0 0, L_0x55ad8bb4f9b0;  1 drivers
v0x55ad8bb33910_0 .net "r_format", 0 0, L_0x55ad8bb45f80;  1 drivers
v0x55ad8bb339b0_0 .net "reg_a_read_data", 31 0, L_0x55ad8bb4bf00;  1 drivers
v0x55ad8bb33a80_0 .net "reg_a_read_index", 4 0, L_0x55ad8bb4b150;  1 drivers
v0x55ad8bb33b50_0 .net "reg_b_read_data", 31 0, L_0x55ad8bb4cf70;  1 drivers
v0x55ad8bb33c20_0 .net "reg_b_read_index", 4 0, L_0x55ad8bb4b3b0;  1 drivers
v0x55ad8bb33cf0_0 .net "reg_dst", 0 0, L_0x55ad8bac7b50;  1 drivers
v0x55ad8bb33d90_0 .net "reg_write", 0 0, L_0x55ad8bb473e0;  1 drivers
v0x55ad8bb33e50_0 .net "reg_write_data", 31 0, L_0x55ad8bb4c770;  1 drivers
v0x55ad8bb33f40_0 .net "reg_write_enable", 0 0, L_0x55ad8bb4bc10;  1 drivers
v0x55ad8bb34010_0 .net "reg_write_index", 4 0, L_0x55ad8bb4ba80;  1 drivers
v0x55ad8bb340e0_0 .net "register_v0", 31 0, L_0x55ad8bb4d080;  alias, 1 drivers
v0x55ad8bb341b0_0 .net "reset", 0 0, v0x55ad8bb35070_0;  1 drivers
v0x55ad8bb342e0_0 .net "result", 31 0, v0x55ad8bb27f80_0;  1 drivers
v0x55ad8bb343b0_0 .net "result_hi", 31 0, v0x55ad8bb27880_0;  1 drivers
v0x55ad8bb34450_0 .net "result_lo", 31 0, v0x55ad8bb27a40_0;  1 drivers
v0x55ad8bb344f0_0 .net "sw", 0 0, L_0x55ad8bb46260;  1 drivers
E_0x55ad8ba68d40/0 .event anyedge, v0x55ad8bb27650_0, v0x55ad8bb31a50_0, v0x55ad8bb316a0_0, v0x55ad8bb32400_0;
E_0x55ad8ba68d40/1 .event anyedge, v0x55ad8bb27960_0, v0x55ad8bb324a0_0, v0x55ad8bb2a9f0_0;
E_0x55ad8ba68d40 .event/or E_0x55ad8ba68d40/0, E_0x55ad8ba68d40/1;
L_0x55ad8bb45d10 .part v0x55ad8bb34ee0_0, 26, 6;
L_0x55ad8bb45db0 .part v0x55ad8bb34ee0_0, 0, 6;
L_0x55ad8bb45e50 .concat [ 6 26 0 0], L_0x55ad8bb45d10, L_0x7fa3f4ecb060;
L_0x55ad8bb45f80 .cmp/eq 32, L_0x55ad8bb45e50, L_0x7fa3f4ecb0a8;
L_0x55ad8bb46120 .cmp/eq 6, L_0x55ad8bb45d10, L_0x7fa3f4ecb0f0;
L_0x55ad8bb46260 .cmp/eq 6, L_0x55ad8bb45d10, L_0x7fa3f4ecb138;
L_0x55ad8bb46340 .concat [ 6 26 0 0], L_0x55ad8bb45d10, L_0x7fa3f4ecb180;
L_0x55ad8bb46430 .cmp/eq 32, L_0x55ad8bb46340, L_0x7fa3f4ecb1c8;
L_0x55ad8bb465f0 .concat [ 6 26 0 0], L_0x55ad8bb45d10, L_0x7fa3f4ecb210;
L_0x55ad8bb46770 .cmp/eq 32, L_0x55ad8bb465f0, L_0x7fa3f4ecb258;
L_0x55ad8bb46a10 .part L_0x55ad8bb45d10, 3, 3;
L_0x55ad8bb46ab0 .cmp/eq 3, L_0x55ad8bb46a10, L_0x7fa3f4ecb2a0;
L_0x55ad8bb46c90 .part L_0x55ad8bb45d10, 3, 3;
L_0x55ad8bb46e40 .cmp/eq 3, L_0x55ad8bb46c90, L_0x7fa3f4ecb2e8;
L_0x55ad8bb47030 .reduce/nor L_0x55ad8bb4a600;
L_0x55ad8bb475c0 .concat [ 6 26 0 0], L_0x55ad8bb45d10, L_0x7fa3f4ecb330;
L_0x55ad8bb476f0 .cmp/eq 32, L_0x55ad8bb475c0, L_0x7fa3f4ecb378;
L_0x55ad8bb47860 .concat [ 6 26 0 0], L_0x55ad8bb45d10, L_0x7fa3f4ecb3c0;
L_0x55ad8bb479f0 .cmp/eq 32, L_0x55ad8bb47860, L_0x7fa3f4ecb408;
L_0x55ad8bb47b60 .part v0x55ad8bb34ee0_0, 20, 1;
L_0x55ad8bb47900 .concat [ 1 31 0 0], L_0x55ad8bb47b60, L_0x7fa3f4ecb450;
L_0x55ad8bb47e60 .cmp/eq 32, L_0x55ad8bb47900, L_0x7fa3f4ecb498;
L_0x55ad8bb48370 .concat [ 6 26 0 0], L_0x55ad8bb45d10, L_0x7fa3f4ecb4e0;
L_0x55ad8bb48460 .cmp/eq 32, L_0x55ad8bb48370, L_0x7fa3f4ecb528;
L_0x55ad8bb48670 .part v0x55ad8bb34ee0_0, 0, 6;
L_0x55ad8bb48710 .cmp/eq 6, L_0x55ad8bb48670, L_0x7fa3f4ecb570;
L_0x55ad8bb48a90 .concat [ 6 26 0 0], L_0x55ad8bb45d10, L_0x7fa3f4ecb5b8;
L_0x55ad8bb48b80 .cmp/eq 32, L_0x55ad8bb48a90, L_0x7fa3f4ecb600;
L_0x55ad8bb48db0 .concat [ 6 26 0 0], L_0x55ad8bb45d10, L_0x7fa3f4ecb648;
L_0x55ad8bb48ea0 .cmp/eq 32, L_0x55ad8bb48db0, L_0x7fa3f4ecb690;
L_0x55ad8bb49270 .concat [ 6 26 0 0], L_0x55ad8bb45d10, L_0x7fa3f4ecb6d8;
L_0x55ad8bb49360 .cmp/eq 32, L_0x55ad8bb49270, L_0x7fa3f4ecb720;
L_0x55ad8bb495b0 .part v0x55ad8bb34ee0_0, 0, 6;
L_0x55ad8bb49650 .cmp/eq 6, L_0x55ad8bb495b0, L_0x7fa3f4ecb768;
L_0x55ad8bb498b0 .part v0x55ad8bb34ee0_0, 0, 6;
L_0x55ad8bb49950 .cmp/eq 6, L_0x55ad8bb498b0, L_0x7fa3f4ecb7b0;
L_0x55ad8bb49cf0 .part L_0x55ad8bb45db0, 3, 2;
L_0x55ad8bb49de0 .cmp/eq 2, L_0x55ad8bb49cf0, L_0x7fa3f4ecb7f8;
L_0x55ad8bb4a060 .cmp/eq 6, L_0x55ad8bb45db0, L_0x7fa3f4ecb840;
L_0x55ad8bb4a260 .cmp/eq 6, L_0x55ad8bb45db0, L_0x7fa3f4ecb888;
L_0x55ad8bb4a6c0 .cmp/eq 6, L_0x55ad8bb45db0, L_0x7fa3f4ecb8d0;
L_0x55ad8bb4a560 .cmp/eq 6, L_0x55ad8bb45db0, L_0x7fa3f4ecb918;
L_0x55ad8bb4ada0 .functor MUXZ 1, L_0x7fa3f4ecb960, L_0x55ad8bb474a0, L_0x55ad8bb4f830, C4<>;
L_0x55ad8bb4b150 .part v0x55ad8bb34ee0_0, 21, 5;
L_0x55ad8bb4b3b0 .part v0x55ad8bb34ee0_0, 16, 5;
L_0x55ad8bb4b4a0 .part v0x55ad8bb34ee0_0, 11, 5;
L_0x55ad8bb4b6c0 .part v0x55ad8bb34ee0_0, 16, 5;
L_0x55ad8bb4b760 .functor MUXZ 5, L_0x55ad8bb4b6c0, L_0x55ad8bb4b4a0, L_0x55ad8bac7b50, C4<>;
L_0x55ad8bb4ba80 .functor MUXZ 5, L_0x55ad8bb4b760, L_0x7fa3f4ecb9a8, L_0x55ad8bb481a0, C4<>;
L_0x55ad8bb4be60 .arith/sum 32, L_0x55ad8bb4e6c0, L_0x7fa3f4ecb9f0;
L_0x55ad8bb4c110 .functor MUXZ 32, v0x55ad8bb27f80_0, v0x55ad8bb34b10_0, L_0x55ad8bb0c500, C4<>;
L_0x55ad8bb4c2a0 .functor MUXZ 32, L_0x55ad8bb4c110, v0x55ad8bb29af0_0, L_0x55ad8bb4ace0, C4<>;
L_0x55ad8bb4c5e0 .functor MUXZ 32, L_0x55ad8bb4c2a0, v0x55ad8bb292a0_0, L_0x55ad8bb4a7b0, C4<>;
L_0x55ad8bb4c770 .functor MUXZ 32, L_0x55ad8bb4c5e0, L_0x55ad8bb4be60, L_0x55ad8bb4bd20, C4<>;
L_0x55ad8bb4e6c0 .arith/sum 32, v0x55ad8bb28bb0_0, L_0x7fa3f4ecbb10;
L_0x55ad8bb4e8c0 .part v0x55ad8bb34ee0_0, 0, 16;
L_0x55ad8bb4eb30 .concat [ 16 2 0 0], L_0x55ad8bb4e8c0, L_0x7fa3f4ecbb58;
L_0x55ad8bb4ec70 .part L_0x55ad8bb4eb30, 0, 16;
L_0x55ad8bb4ef40 .concat [ 2 16 0 0], L_0x7fa3f4ecbba0, L_0x55ad8bb4ec70;
L_0x55ad8bb4f080 .part L_0x55ad8bb4ef40, 17, 1;
L_0x55ad8bb4f360 .functor MUXZ 14, L_0x7fa3f4ecbc30, L_0x7fa3f4ecbbe8, L_0x55ad8bb4f080, C4<>;
L_0x55ad8bb4f4f0 .concat [ 18 14 0 0], L_0x55ad8bb4ef40, L_0x55ad8bb4f360;
S_0x55ad8bb26c40 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x55ad8bb26920;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55ad8bb26fe0_0 .net *"_ivl_10", 15 0, L_0x55ad8bb4ddc0;  1 drivers
L_0x7fa3f4ecbac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb270e0_0 .net/2u *"_ivl_14", 15 0, L_0x7fa3f4ecbac8;  1 drivers
v0x55ad8bb271c0_0 .net *"_ivl_17", 15 0, L_0x55ad8bb4e030;  1 drivers
v0x55ad8bb27280_0 .net *"_ivl_5", 0 0, L_0x55ad8bb4d6a0;  1 drivers
v0x55ad8bb27360_0 .net *"_ivl_6", 15 0, L_0x55ad8bb4d740;  1 drivers
v0x55ad8bb27490_0 .net *"_ivl_9", 15 0, L_0x55ad8bb4db10;  1 drivers
v0x55ad8bb27570_0 .net "addr_rt", 4 0, L_0x55ad8bb4e360;  1 drivers
v0x55ad8bb27650_0 .var "b_flag", 0 0;
v0x55ad8bb27710_0 .net "funct", 5 0, L_0x55ad8bb4d600;  1 drivers
v0x55ad8bb27880_0 .var "hi", 31 0;
v0x55ad8bb27960_0 .net "instructionword", 31 0, v0x55ad8bb34ee0_0;  alias, 1 drivers
v0x55ad8bb27a40_0 .var "lo", 31 0;
v0x55ad8bb27b20_0 .var "memaddroffset", 31 0;
v0x55ad8bb27c00_0 .var "multresult", 63 0;
v0x55ad8bb27ce0_0 .net "op1", 31 0, L_0x55ad8bb4d1b0;  alias, 1 drivers
v0x55ad8bb27dc0_0 .net "op2", 31 0, L_0x55ad8bb4d300;  alias, 1 drivers
v0x55ad8bb27ea0_0 .net "opcode", 5 0, L_0x55ad8bb4d560;  1 drivers
v0x55ad8bb27f80_0 .var "result", 31 0;
v0x55ad8bb28060_0 .net "shamt", 4 0, L_0x55ad8bb4e260;  1 drivers
v0x55ad8bb28140_0 .net/s "sign_op1", 31 0, L_0x55ad8bb4d1b0;  alias, 1 drivers
v0x55ad8bb28200_0 .net/s "sign_op2", 31 0, L_0x55ad8bb4d300;  alias, 1 drivers
v0x55ad8bb282d0_0 .net "simmediatedata", 31 0, L_0x55ad8bb4dea0;  1 drivers
v0x55ad8bb28390_0 .net "simmediatedatas", 31 0, L_0x55ad8bb4dea0;  alias, 1 drivers
v0x55ad8bb28480_0 .net "uimmediatedata", 31 0, L_0x55ad8bb4e120;  1 drivers
v0x55ad8bb28540_0 .net "unsign_op1", 31 0, L_0x55ad8bb4d1b0;  alias, 1 drivers
v0x55ad8bb28600_0 .net "unsign_op2", 31 0, L_0x55ad8bb4d300;  alias, 1 drivers
v0x55ad8bb28710_0 .var "unsigned_result", 31 0;
E_0x55ad8ba406f0/0 .event anyedge, v0x55ad8bb27ea0_0, v0x55ad8bb27710_0, v0x55ad8bb27dc0_0, v0x55ad8bb28060_0;
E_0x55ad8ba406f0/1 .event anyedge, v0x55ad8bb27ce0_0, v0x55ad8bb27c00_0, v0x55ad8bb27570_0, v0x55ad8bb282d0_0;
E_0x55ad8ba406f0/2 .event anyedge, v0x55ad8bb28480_0, v0x55ad8bb28710_0;
E_0x55ad8ba406f0 .event/or E_0x55ad8ba406f0/0, E_0x55ad8ba406f0/1, E_0x55ad8ba406f0/2;
L_0x55ad8bb4d560 .part v0x55ad8bb34ee0_0, 26, 6;
L_0x55ad8bb4d600 .part v0x55ad8bb34ee0_0, 0, 6;
L_0x55ad8bb4d6a0 .part v0x55ad8bb34ee0_0, 15, 1;
LS_0x55ad8bb4d740_0_0 .concat [ 1 1 1 1], L_0x55ad8bb4d6a0, L_0x55ad8bb4d6a0, L_0x55ad8bb4d6a0, L_0x55ad8bb4d6a0;
LS_0x55ad8bb4d740_0_4 .concat [ 1 1 1 1], L_0x55ad8bb4d6a0, L_0x55ad8bb4d6a0, L_0x55ad8bb4d6a0, L_0x55ad8bb4d6a0;
LS_0x55ad8bb4d740_0_8 .concat [ 1 1 1 1], L_0x55ad8bb4d6a0, L_0x55ad8bb4d6a0, L_0x55ad8bb4d6a0, L_0x55ad8bb4d6a0;
LS_0x55ad8bb4d740_0_12 .concat [ 1 1 1 1], L_0x55ad8bb4d6a0, L_0x55ad8bb4d6a0, L_0x55ad8bb4d6a0, L_0x55ad8bb4d6a0;
L_0x55ad8bb4d740 .concat [ 4 4 4 4], LS_0x55ad8bb4d740_0_0, LS_0x55ad8bb4d740_0_4, LS_0x55ad8bb4d740_0_8, LS_0x55ad8bb4d740_0_12;
L_0x55ad8bb4db10 .part v0x55ad8bb34ee0_0, 0, 16;
L_0x55ad8bb4ddc0 .concat [ 16 0 0 0], L_0x55ad8bb4db10;
L_0x55ad8bb4dea0 .concat [ 16 16 0 0], L_0x55ad8bb4ddc0, L_0x55ad8bb4d740;
L_0x55ad8bb4e030 .part v0x55ad8bb34ee0_0, 0, 16;
L_0x55ad8bb4e120 .concat [ 16 16 0 0], L_0x55ad8bb4e030, L_0x7fa3f4ecbac8;
L_0x55ad8bb4e260 .part v0x55ad8bb34ee0_0, 6, 5;
L_0x55ad8bb4e360 .part v0x55ad8bb34ee0_0, 16, 5;
S_0x55ad8bb28940 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x55ad8bb26920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55ad8bb28af0_0 .net "clk", 0 0, v0x55ad8bb347f0_0;  alias, 1 drivers
v0x55ad8bb28bb0_0 .var "curr_addr", 31 0;
v0x55ad8bb28c90_0 .net "enable", 0 0, L_0x55ad8bb4f9b0;  alias, 1 drivers
v0x55ad8bb28d30_0 .net "next_addr", 31 0, v0x55ad8bb33750_0;  1 drivers
v0x55ad8bb28e10_0 .net "reset", 0 0, v0x55ad8bb35070_0;  alias, 1 drivers
S_0x55ad8bb28fc0 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x55ad8bb26920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55ad8bb291d0_0 .net "clk", 0 0, v0x55ad8bb347f0_0;  alias, 1 drivers
v0x55ad8bb292a0_0 .var "data", 31 0;
v0x55ad8bb29360_0 .net "data_in", 31 0, v0x55ad8bb27880_0;  alias, 1 drivers
v0x55ad8bb29460_0 .net "data_out", 31 0, v0x55ad8bb292a0_0;  alias, 1 drivers
v0x55ad8bb29520_0 .net "enable", 0 0, L_0x55ad8bb4e470;  alias, 1 drivers
v0x55ad8bb29630_0 .net "reset", 0 0, v0x55ad8bb35070_0;  alias, 1 drivers
S_0x55ad8bb29780 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x55ad8bb26920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55ad8bb299e0_0 .net "clk", 0 0, v0x55ad8bb347f0_0;  alias, 1 drivers
v0x55ad8bb29af0_0 .var "data", 31 0;
v0x55ad8bb29bd0_0 .net "data_in", 31 0, v0x55ad8bb27a40_0;  alias, 1 drivers
v0x55ad8bb29ca0_0 .net "data_out", 31 0, v0x55ad8bb29af0_0;  alias, 1 drivers
v0x55ad8bb29d60_0 .net "enable", 0 0, L_0x55ad8bb4e470;  alias, 1 drivers
v0x55ad8bb29e50_0 .net "reset", 0 0, v0x55ad8bb35070_0;  alias, 1 drivers
S_0x55ad8bb29fc0 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x55ad8bb26920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55ad8bb4bf00 .functor BUFZ 32, L_0x55ad8bb4cb10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ad8bb4cf70 .functor BUFZ 32, L_0x55ad8bb4cd90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ad8bb2ae50_2 .array/port v0x55ad8bb2ae50, 2;
L_0x55ad8bb4d080 .functor BUFZ 32, v0x55ad8bb2ae50_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ad8bb2a300_0 .net *"_ivl_0", 31 0, L_0x55ad8bb4cb10;  1 drivers
v0x55ad8bb2a400_0 .net *"_ivl_10", 6 0, L_0x55ad8bb4ce30;  1 drivers
L_0x7fa3f4ecba80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2a4e0_0 .net *"_ivl_13", 1 0, L_0x7fa3f4ecba80;  1 drivers
v0x55ad8bb2a5a0_0 .net *"_ivl_2", 6 0, L_0x55ad8bb4cbb0;  1 drivers
L_0x7fa3f4ecba38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ad8bb2a680_0 .net *"_ivl_5", 1 0, L_0x7fa3f4ecba38;  1 drivers
v0x55ad8bb2a7b0_0 .net *"_ivl_8", 31 0, L_0x55ad8bb4cd90;  1 drivers
v0x55ad8bb2a890_0 .net "r_clk", 0 0, v0x55ad8bb347f0_0;  alias, 1 drivers
v0x55ad8bb2a930_0 .net "r_clk_enable", 0 0, v0x55ad8bb34890_0;  alias, 1 drivers
v0x55ad8bb2a9f0_0 .net "read_data1", 31 0, L_0x55ad8bb4bf00;  alias, 1 drivers
v0x55ad8bb2aad0_0 .net "read_data2", 31 0, L_0x55ad8bb4cf70;  alias, 1 drivers
v0x55ad8bb2abb0_0 .net "read_reg1", 4 0, L_0x55ad8bb4b150;  alias, 1 drivers
v0x55ad8bb2ac90_0 .net "read_reg2", 4 0, L_0x55ad8bb4b3b0;  alias, 1 drivers
v0x55ad8bb2ad70_0 .net "register_v0", 31 0, L_0x55ad8bb4d080;  alias, 1 drivers
v0x55ad8bb2ae50 .array "registers", 0 31, 31 0;
v0x55ad8bb2b420_0 .net "reset", 0 0, v0x55ad8bb35070_0;  alias, 1 drivers
v0x55ad8bb2b4c0_0 .net "write_control", 0 0, L_0x55ad8bb4bc10;  alias, 1 drivers
v0x55ad8bb2b580_0 .net "write_data", 31 0, L_0x55ad8bb4c770;  alias, 1 drivers
v0x55ad8bb2b770_0 .net "write_reg", 4 0, L_0x55ad8bb4ba80;  alias, 1 drivers
L_0x55ad8bb4cb10 .array/port v0x55ad8bb2ae50, L_0x55ad8bb4cbb0;
L_0x55ad8bb4cbb0 .concat [ 5 2 0 0], L_0x55ad8bb4b150, L_0x7fa3f4ecba38;
L_0x55ad8bb4cd90 .array/port v0x55ad8bb2ae50, L_0x55ad8bb4ce30;
L_0x55ad8bb4ce30 .concat [ 5 2 0 0], L_0x55ad8bb4b3b0, L_0x7fa3f4ecba80;
    .scope S_0x55ad8baf28a0;
T_0 ;
    %wait E_0x55ad8ba69df0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
    %load/vec4 v0x55ad8bb24360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x55ad8bb23c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x55ad8bb246c0_0;
    %ix/getv 4, v0x55ad8bb24520_0;
    %shiftl 4;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x55ad8bb246c0_0;
    %ix/getv 4, v0x55ad8bb24520_0;
    %shiftr 4;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x55ad8bb246c0_0;
    %ix/getv 4, v0x55ad8bb24520_0;
    %shiftr/s 4;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x55ad8bb246c0_0;
    %load/vec4 v0x55ad8bb249a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x55ad8bb246c0_0;
    %load/vec4 v0x55ad8bb249a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x55ad8bb246c0_0;
    %load/vec4 v0x55ad8bb249a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x55ad8bb24600_0;
    %pad/s 64;
    %load/vec4 v0x55ad8bb246c0_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55ad8bb240c0_0, 0, 64;
    %load/vec4 v0x55ad8bb240c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55ad8bb23d40_0, 0, 32;
    %load/vec4 v0x55ad8bb240c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55ad8bb23f00_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x55ad8bb249a0_0;
    %pad/u 64;
    %load/vec4 v0x55ad8bb24a60_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55ad8bb240c0_0, 0, 64;
    %load/vec4 v0x55ad8bb240c0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55ad8bb23d40_0, 0, 32;
    %load/vec4 v0x55ad8bb240c0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55ad8bb23f00_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x55ad8bb24600_0;
    %load/vec4 v0x55ad8bb246c0_0;
    %mod/s;
    %store/vec4 v0x55ad8bb23d40_0, 0, 32;
    %load/vec4 v0x55ad8bb24600_0;
    %load/vec4 v0x55ad8bb246c0_0;
    %div/s;
    %store/vec4 v0x55ad8bb23f00_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x55ad8bb249a0_0;
    %load/vec4 v0x55ad8bb24a60_0;
    %mod;
    %store/vec4 v0x55ad8bb23d40_0, 0, 32;
    %load/vec4 v0x55ad8bb249a0_0;
    %load/vec4 v0x55ad8bb24a60_0;
    %div;
    %store/vec4 v0x55ad8bb23f00_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x55ad8bb241a0_0;
    %store/vec4 v0x55ad8bb23d40_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x55ad8bb241a0_0;
    %store/vec4 v0x55ad8bb23f00_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x55ad8bb24600_0;
    %load/vec4 v0x55ad8bb246c0_0;
    %add;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x55ad8bb249a0_0;
    %load/vec4 v0x55ad8bb24a60_0;
    %add;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x55ad8bb249a0_0;
    %load/vec4 v0x55ad8bb24a60_0;
    %sub;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x55ad8bb249a0_0;
    %load/vec4 v0x55ad8bb24a60_0;
    %and;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x55ad8bb249a0_0;
    %load/vec4 v0x55ad8bb24a60_0;
    %or;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x55ad8bb249a0_0;
    %load/vec4 v0x55ad8bb24a60_0;
    %xor;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x55ad8bb249a0_0;
    %load/vec4 v0x55ad8bb24a60_0;
    %or;
    %inv;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x55ad8bb24600_0;
    %load/vec4 v0x55ad8bb246c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x55ad8bb249a0_0;
    %load/vec4 v0x55ad8bb24a60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x55ad8bb23ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x55ad8bb24600_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x55ad8bb24600_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x55ad8bb24600_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x55ad8bb24600_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x55ad8bb24600_0;
    %load/vec4 v0x55ad8bb246c0_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x55ad8bb24600_0;
    %load/vec4 v0x55ad8bb24280_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x55ad8bb24600_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x55ad8bb24600_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb23ba0_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x55ad8bb24600_0;
    %load/vec4 v0x55ad8bb24760_0;
    %add;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x55ad8bb249a0_0;
    %load/vec4 v0x55ad8bb24760_0;
    %add;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x55ad8bb24600_0;
    %load/vec4 v0x55ad8bb24760_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x55ad8bb249a0_0;
    %load/vec4 v0x55ad8bb24820_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x55ad8bb249a0_0;
    %load/vec4 v0x55ad8bb248e0_0;
    %and;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x55ad8bb249a0_0;
    %load/vec4 v0x55ad8bb248e0_0;
    %or;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x55ad8bb249a0_0;
    %load/vec4 v0x55ad8bb248e0_0;
    %xor;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x55ad8bb248e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55ad8bb24b70_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x55ad8bb24600_0;
    %load/vec4 v0x55ad8bb24760_0;
    %add;
    %store/vec4 v0x55ad8bb23fe0_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x55ad8bb24600_0;
    %load/vec4 v0x55ad8bb24760_0;
    %add;
    %store/vec4 v0x55ad8bb23fe0_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x55ad8bb24600_0;
    %load/vec4 v0x55ad8bb24760_0;
    %add;
    %store/vec4 v0x55ad8bb23fe0_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x55ad8bb24600_0;
    %load/vec4 v0x55ad8bb24760_0;
    %add;
    %store/vec4 v0x55ad8bb23fe0_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x55ad8bb24600_0;
    %load/vec4 v0x55ad8bb24760_0;
    %add;
    %store/vec4 v0x55ad8bb23fe0_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x55ad8bb24600_0;
    %load/vec4 v0x55ad8bb24760_0;
    %add;
    %store/vec4 v0x55ad8bb23fe0_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x55ad8bb24600_0;
    %load/vec4 v0x55ad8bb24760_0;
    %add;
    %store/vec4 v0x55ad8bb23fe0_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x55ad8bb24600_0;
    %load/vec4 v0x55ad8bb24760_0;
    %add;
    %store/vec4 v0x55ad8bb23fe0_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55ad8bb24b70_0;
    %store/vec4 v0x55ad8bb24440_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x55ad8bb04f50;
T_1 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x55ad8bb25370_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ad8bb25540_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55ad8bb25600_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55ad8bb24f00_0, 0, 16;
    %load/vec4 v0x55ad8bb25370_0;
    %load/vec4 v0x55ad8bb25540_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ad8bb25600_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ad8bb24f00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ad8bb24fa0_0, 0, 32;
    %load/vec4 v0x55ad8bb24fa0_0;
    %store/vec4 v0x55ad8bb25080_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55ad8bb25210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad8bb252b0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "bflag is %h", v0x55ad8bb24da0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55ad8bb29fc0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad8bb2ae50, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x55ad8bb29fc0;
T_3 ;
    %wait E_0x55ad8ba67100;
    %load/vec4 v0x55ad8bb2b420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55ad8bb2a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55ad8bb2b4c0_0;
    %load/vec4 v0x55ad8bb2b770_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x55ad8bb2b580_0;
    %load/vec4 v0x55ad8bb2b770_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad8bb2ae50, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55ad8bb26c40;
T_4 ;
    %wait E_0x55ad8ba406f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
    %load/vec4 v0x55ad8bb27ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x55ad8bb27710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x55ad8bb28200_0;
    %ix/getv 4, v0x55ad8bb28060_0;
    %shiftl 4;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x55ad8bb28200_0;
    %ix/getv 4, v0x55ad8bb28060_0;
    %shiftr 4;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x55ad8bb28200_0;
    %ix/getv 4, v0x55ad8bb28060_0;
    %shiftr/s 4;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x55ad8bb28200_0;
    %load/vec4 v0x55ad8bb28540_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x55ad8bb28200_0;
    %load/vec4 v0x55ad8bb28540_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x55ad8bb28200_0;
    %load/vec4 v0x55ad8bb28540_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x55ad8bb28140_0;
    %pad/s 64;
    %load/vec4 v0x55ad8bb28200_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55ad8bb27c00_0, 0, 64;
    %load/vec4 v0x55ad8bb27c00_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55ad8bb27880_0, 0, 32;
    %load/vec4 v0x55ad8bb27c00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55ad8bb27a40_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x55ad8bb28540_0;
    %pad/u 64;
    %load/vec4 v0x55ad8bb28600_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55ad8bb27c00_0, 0, 64;
    %load/vec4 v0x55ad8bb27c00_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55ad8bb27880_0, 0, 32;
    %load/vec4 v0x55ad8bb27c00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55ad8bb27a40_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x55ad8bb28140_0;
    %load/vec4 v0x55ad8bb28200_0;
    %mod/s;
    %store/vec4 v0x55ad8bb27880_0, 0, 32;
    %load/vec4 v0x55ad8bb28140_0;
    %load/vec4 v0x55ad8bb28200_0;
    %div/s;
    %store/vec4 v0x55ad8bb27a40_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x55ad8bb28540_0;
    %load/vec4 v0x55ad8bb28600_0;
    %mod;
    %store/vec4 v0x55ad8bb27880_0, 0, 32;
    %load/vec4 v0x55ad8bb28540_0;
    %load/vec4 v0x55ad8bb28600_0;
    %div;
    %store/vec4 v0x55ad8bb27a40_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x55ad8bb27ce0_0;
    %store/vec4 v0x55ad8bb27880_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x55ad8bb27ce0_0;
    %store/vec4 v0x55ad8bb27a40_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x55ad8bb28140_0;
    %load/vec4 v0x55ad8bb28200_0;
    %add;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x55ad8bb28540_0;
    %load/vec4 v0x55ad8bb28600_0;
    %add;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x55ad8bb28540_0;
    %load/vec4 v0x55ad8bb28600_0;
    %sub;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x55ad8bb28540_0;
    %load/vec4 v0x55ad8bb28600_0;
    %and;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x55ad8bb28540_0;
    %load/vec4 v0x55ad8bb28600_0;
    %or;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x55ad8bb28540_0;
    %load/vec4 v0x55ad8bb28600_0;
    %xor;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x55ad8bb28540_0;
    %load/vec4 v0x55ad8bb28600_0;
    %or;
    %inv;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x55ad8bb28140_0;
    %load/vec4 v0x55ad8bb28200_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x55ad8bb28540_0;
    %load/vec4 v0x55ad8bb28600_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x55ad8bb27570_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x55ad8bb28140_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x55ad8bb28140_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x55ad8bb28140_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x55ad8bb28140_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x55ad8bb28140_0;
    %load/vec4 v0x55ad8bb28200_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x55ad8bb28140_0;
    %load/vec4 v0x55ad8bb27dc0_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x55ad8bb28140_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x55ad8bb28140_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb27650_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x55ad8bb28140_0;
    %load/vec4 v0x55ad8bb282d0_0;
    %add;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x55ad8bb28540_0;
    %load/vec4 v0x55ad8bb282d0_0;
    %add;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x55ad8bb28140_0;
    %load/vec4 v0x55ad8bb282d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x55ad8bb28540_0;
    %load/vec4 v0x55ad8bb28390_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x55ad8bb28540_0;
    %load/vec4 v0x55ad8bb28480_0;
    %and;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x55ad8bb28540_0;
    %load/vec4 v0x55ad8bb28480_0;
    %or;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x55ad8bb28540_0;
    %load/vec4 v0x55ad8bb28480_0;
    %xor;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x55ad8bb28480_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55ad8bb28710_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x55ad8bb28140_0;
    %load/vec4 v0x55ad8bb282d0_0;
    %add;
    %store/vec4 v0x55ad8bb27b20_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x55ad8bb28140_0;
    %load/vec4 v0x55ad8bb282d0_0;
    %add;
    %store/vec4 v0x55ad8bb27b20_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x55ad8bb28140_0;
    %load/vec4 v0x55ad8bb282d0_0;
    %add;
    %store/vec4 v0x55ad8bb27b20_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x55ad8bb28140_0;
    %load/vec4 v0x55ad8bb282d0_0;
    %add;
    %store/vec4 v0x55ad8bb27b20_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x55ad8bb28140_0;
    %load/vec4 v0x55ad8bb282d0_0;
    %add;
    %store/vec4 v0x55ad8bb27b20_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x55ad8bb28140_0;
    %load/vec4 v0x55ad8bb282d0_0;
    %add;
    %store/vec4 v0x55ad8bb27b20_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x55ad8bb28140_0;
    %load/vec4 v0x55ad8bb282d0_0;
    %add;
    %store/vec4 v0x55ad8bb27b20_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x55ad8bb28140_0;
    %load/vec4 v0x55ad8bb282d0_0;
    %add;
    %store/vec4 v0x55ad8bb27b20_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x55ad8bb28710_0;
    %store/vec4 v0x55ad8bb27f80_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55ad8bb29780;
T_5 ;
    %wait E_0x55ad8ba67100;
    %load/vec4 v0x55ad8bb29e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ad8bb29af0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55ad8bb29d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55ad8bb29bd0_0;
    %assign/vec4 v0x55ad8bb29af0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ad8bb28fc0;
T_6 ;
    %wait E_0x55ad8ba67100;
    %load/vec4 v0x55ad8bb29630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ad8bb292a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55ad8bb29520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55ad8bb29360_0;
    %assign/vec4 v0x55ad8bb292a0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55ad8bb28940;
T_7 ;
    %wait E_0x55ad8ba67100;
    %load/vec4 v0x55ad8bb28e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55ad8bb28bb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55ad8bb28c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55ad8bb28d30_0;
    %assign/vec4 v0x55ad8bb28bb0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55ad8bb26920;
T_8 ;
    %wait E_0x55ad8ba67100;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x55ad8bb341b0_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55ad8bb32340_0, v0x55ad8bb31240_0, v0x55ad8bb33d90_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55ad8bb33a80_0, v0x55ad8bb33c20_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55ad8bb339b0_0, v0x55ad8bb33b50_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55ad8bb33e50_0, v0x55ad8bb342e0_0, v0x55ad8bb34010_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55ad8bb33690_0, v0x55ad8bb34450_0, v0x55ad8bb343b0_0, v0x55ad8bb327a0_0, v0x55ad8bb32010_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h, bflag=%h", v0x55ad8bb31960_0, v0x55ad8bb31540_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x55ad8bb26920;
T_9 ;
    %wait E_0x55ad8ba68d40;
    %load/vec4 v0x55ad8bb31540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x55ad8bb31a50_0;
    %load/vec4 v0x55ad8bb316a0_0;
    %add;
    %store/vec4 v0x55ad8bb33750_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55ad8bb32400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x55ad8bb31a50_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55ad8bb32340_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55ad8bb33750_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x55ad8bb324a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x55ad8bb339b0_0;
    %store/vec4 v0x55ad8bb33750_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x55ad8bb31a50_0;
    %store/vec4 v0x55ad8bb33750_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55ad8bb26920;
T_10 ;
    %wait E_0x55ad8ba67100;
    %load/vec4 v0x55ad8bb341b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb318c0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55ad8bb31960_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55ad8bb318c0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55ad8baf2470;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb347f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55ad8bb347f0_0;
    %inv;
    %store/vec4 v0x55ad8bb347f0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x55ad8baf2470;
T_12 ;
    %fork t_1, S_0x55ad8bb04b80;
    %jmp t_0;
    .scope S_0x55ad8bb04b80;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb35070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad8bb34890_0, 0, 1;
    %wait E_0x55ad8ba67100;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad8bb35070_0, 0, 1;
    %wait E_0x55ad8ba67100;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55ad8bb26160_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55ad8bb34b10_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55ad8bb26430_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55ad8bb26510_0, 0, 5;
    %load/vec4 v0x55ad8bb26160_0;
    %store/vec4 v0x55ad8bb265f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55ad8bb26220_0, 0, 16;
    %load/vec4 v0x55ad8bb26430_0;
    %load/vec4 v0x55ad8bb26510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ad8bb265f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ad8bb26220_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ad8bb26300_0, 0, 32;
    %load/vec4 v0x55ad8bb26300_0;
    %store/vec4 v0x55ad8bb34ee0_0, 0, 32;
    %load/vec4 v0x55ad8bb34b10_0;
    %load/vec4 v0x55ad8bb26160_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55ad8bb34b10_0, 0, 32;
    %wait E_0x55ad8ba67100;
    %delay 2, 0;
    %load/vec4 v0x55ad8bb34be0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.3 ;
    %load/vec4 v0x55ad8bb34a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.5 ;
    %load/vec4 v0x55ad8bb26160_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55ad8bb26160_0, 0, 5;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55ad8bb26160_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_12.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.7, 5;
    %jmp/1 T_12.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x55ad8bb26430_0, 0, 6;
    %load/vec4 v0x55ad8bb26160_0;
    %store/vec4 v0x55ad8bb26510_0, 0, 5;
    %load/vec4 v0x55ad8bb26160_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55ad8bb265f0_0, 0, 5;
    %load/vec4 v0x55ad8bb26160_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x55ad8bb26220_0, 0, 16;
    %load/vec4 v0x55ad8bb26430_0;
    %load/vec4 v0x55ad8bb26510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ad8bb265f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ad8bb26220_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ad8bb26300_0, 0, 32;
    %load/vec4 v0x55ad8bb26300_0;
    %store/vec4 v0x55ad8bb34ee0_0, 0, 32;
    %wait E_0x55ad8ba67100;
    %delay 2, 0;
    %load/vec4 v0x55ad8bb26160_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55ad8bb26160_0, 0, 5;
    %jmp T_12.6;
T_12.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55ad8bb26160_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55ad8bb266d0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_12.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.9, 5;
    %jmp/1 T_12.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55ad8bb26430_0, 0, 6;
    %load/vec4 v0x55ad8bb26160_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55ad8bb26510_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55ad8bb265f0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55ad8bb26220_0, 0, 16;
    %load/vec4 v0x55ad8bb26430_0;
    %load/vec4 v0x55ad8bb26510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ad8bb265f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ad8bb26220_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ad8bb26300_0, 0, 32;
    %load/vec4 v0x55ad8bb26300_0;
    %store/vec4 v0x55ad8bb34ee0_0, 0, 32;
    %wait E_0x55ad8ba67100;
    %delay 2, 0;
    %load/vec4 v0x55ad8bb26160_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x55ad8bb26840_0, 0, 16;
    %load/vec4 v0x55ad8bb26840_0;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_12.10, 8;
    %pushi/vec4 65535, 0, 16;
    %jmp/1 T_12.11, 8;
T_12.10 ; End of true expr.
    %pushi/vec4 0, 0, 16;
    %jmp/0 T_12.11, 8;
 ; End of false expr.
    %blend;
T_12.11;
    %load/vec4 v0x55ad8bb26840_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ad8bb25f80_0, 0, 32;
    %vpi_call/w 7 127 "$display", "%b", v0x55ad8bb25f80_0 {0 0 0};
    %load/vec4 v0x55ad8bb266d0_0;
    %load/vec4 v0x55ad8bb26160_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55ad8bb266d0_0, 0, 32;
    %load/vec4 v0x55ad8bb266d0_0;
    %load/vec4 v0x55ad8bb25f80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x55ad8bb26080_0, 0, 32;
    %load/vec4 v0x55ad8bb34f80_0;
    %load/vec4 v0x55ad8bb26080_0;
    %cmp/e;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 7 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55ad8bb26080_0, v0x55ad8bb34f80_0 {0 0 0};
T_12.13 ;
    %load/vec4 v0x55ad8bb26160_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55ad8bb26160_0, 0, 5;
    %jmp T_12.8;
T_12.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55ad8baf2470;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/slti_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
