Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec 11 03:24:44 2023
| Host         : NaphanCcnp-Laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file pong_top_control_sets_placed.rpt
| Design       : pong_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    54 |
|    Minimum number of control sets                        |    54 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   271 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    54 |
| >= 0 to < 4        |    29 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              55 |           35 |
| No           | No                    | Yes                    |              36 |           23 |
| No           | Yes                   | No                     |              48 |           14 |
| Yes          | No                    | No                     |              24 |           11 |
| Yes          | No                    | Yes                    |             117 |           48 |
| Yes          | Yes                   | No                     |               1 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                Enable Signal                |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+---------------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  genblk1[6].fDiv/clkDiv_reg_0     |                                             |                                      |                1 |              1 |         1.00 |
|  baud                             | uart/receiver/data_out[0]                   |                                      |                1 |              1 |         1.00 |
|  baud                             | uart/receiver/data_out[4]                   |                                      |                1 |              1 |         1.00 |
|  baud                             | uart/receiver/data_out[2]                   |                                      |                1 |              1 |         1.00 |
|  baud                             | uart/receiver/data_out[1]                   |                                      |                1 |              1 |         1.00 |
|  baud                             | uart/receiver/data_out[7]                   |                                      |                1 |              1 |         1.00 |
|  baud                             | uart/receiver/data_out[5]                   |                                      |                1 |              1 |         1.00 |
|  genblk1[3].fDiv/clkDiv_reg_0     |                                             |                                      |                1 |              1 |         1.00 |
|  genblk1[4].fDiv/clkDiv_reg_0     |                                             |                                      |                1 |              1 |         1.00 |
|  genblk1[0].fDiv/clkDiv_reg_0     |                                             |                                      |                1 |              1 |         1.00 |
|  genblk1[10].fDiv/clkDiv_reg_0    |                                             |                                      |                1 |              1 |         1.00 |
|  genblk1[2].fDiv/clkDiv_reg_0     |                                             |                                      |                1 |              1 |         1.00 |
|  genblk1[7].fDiv/clkDiv_reg_0     |                                             |                                      |                1 |              1 |         1.00 |
|  genblk1[11].fDiv/clkDiv_reg_0    |                                             |                                      |                1 |              1 |         1.00 |
|  genblk1[8].fDiv/clkDiv_reg_0     |                                             |                                      |                1 |              1 |         1.00 |
|  genblk1[5].fDiv/clkDiv_reg_0     |                                             |                                      |                1 |              1 |         1.00 |
|  genblk1[12].fDiv/clkDiv_reg_0    |                                             |                                      |                1 |              1 |         1.00 |
|  genblk1[9].fDiv/clkDiv_reg_0     |                                             |                                      |                1 |              1 |         1.00 |
|  genblk1[17].fDiv/clkDiv_reg_0    |                                             |                                      |                1 |              1 |         1.00 |
|  genblk1[1].fDiv/clkDiv_reg_0     |                                             |                                      |                1 |              1 |         1.00 |
|  genblk1[13].fDiv/clkDiv_reg_0    |                                             |                                      |                1 |              1 |         1.00 |
|  baud                             | uart/receiver/data_out[6]                   |                                      |                1 |              1 |         1.00 |
|  genblk1[16].fDiv/clkDiv_reg_0    |                                             |                                      |                1 |              1 |         1.00 |
|  genblk1[14].fDiv/clkDiv_reg_0    |                                             |                                      |                1 |              1 |         1.00 |
|  genblk1[15].fDiv/clkDiv_reg_0    |                                             |                                      |                1 |              1 |         1.00 |
|  baud                             | uart/transmitter/bit_out_i_2_n_0            | uart/transmitter/bit_out0            |                1 |              1 |         1.00 |
|  baud                             | uart/receiver/data_out[3]                   |                                      |                1 |              1 |         1.00 |
|  fdivTarget/CLK                   |                                             |                                      |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                    |                                             |                                      |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG                    | counter_unit/r_dig1[3]_i_1_n_0              | reset_IBUF                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                    | graph_unit/E[0]                             | reset_IBUF                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                    | graph_unit/FSM_onehot_state_reg_reg[0]_1[0] | reset_IBUF                           |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                    | graph_unit/FSM_onehot_state_reg_reg[0]_2[0] | reset_IBUF                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                    | timer_unit/E[0]                             | reset_IBUF                           |                3 |              4 |         1.33 |
|  vga_unit/E[0]                    |                                             |                                      |                3 |              7 |         2.33 |
|  vga_unit/h_count_reg_reg[5]_3[0] |                                             |                                      |                2 |              7 |         3.50 |
|  vga_unit/h_count_reg_reg[5]_2[0] |                                             |                                      |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG                    | timer_unit/timer_reg[6]_i_1_n_0             | reset_IBUF                           |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                    | graph_unit/FSM_onehot_state_reg_reg[0]_3[0] | reset_IBUF                           |                4 |              8 |         2.00 |
|  baud                             |                                             | uart/receiver/count[7]_i_1_n_0       |                2 |              8 |         4.00 |
|  baud                             |                                             | uart/transmitter/count[7]_i_1__0_n_0 |                4 |              8 |         2.00 |
|  baud                             | uart/receiver/E[0]                          |                                      |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                    | graph_unit/FSM_onehot_state_reg_reg[0]_0[0] | reset_IBUF                           |                4 |              8 |         2.00 |
|  baud                             | uart/transmitter/temp[7]_i_1_n_0            |                                      |                2 |              8 |         4.00 |
|  vga_unit/r_25MHz_reg[1]_0[0]     |                                             | reset_IBUF                           |                7 |             10 |         1.43 |
|  vga_unit/r_25MHz_reg[1]_0[0]     | vga_unit/v_count_next                       | reset_IBUF                           |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                    | graph_unit/y_pad_next_2                     | reset_IBUF                           |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                    | graph_unit/y_pad_next                       | reset_IBUF                           |                4 |             10 |         2.50 |
|  baud                             |                                             |                                      |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG                    | vga_unit/r_25MHz_reg[1]_0[0]                | reset_IBUF                           |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG                    | graph_unit/FSM_onehot_state_reg_reg[0][0]   | reset_IBUF                           |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                    | vga_unit/FSM_onehot_state_reg_reg[2][0]     | reset_IBUF                           |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG                    |                                             | reset_IBUF                           |               16 |             26 |         1.62 |
|  clk_IBUF_BUFG                    |                                             | uart/baudrate_gen/clear              |                8 |             32 |         4.00 |
+-----------------------------------+---------------------------------------------+--------------------------------------+------------------+----------------+--------------+


