/*
 * Copyright (C) 2021 Boundary Devices, Inc.
 *
 * SPDX-License-Identifier:	GPL-2.0+
 */
/* Hynix H5TC4G63CFR-PBA */

/* image version */
IMAGE_VERSION 2

/*
 * Boot Device : one of
 * spi/sd
 */
BOOT_FROM	spi

#define __ASSEMBLY__
#include <config.h>
#ifdef CONFIG_SECURE_BOOT
CSF CONFIG_CSF_SIZE
#endif
#include "asm/arch/mx6-ddr.h"
#include "asm/arch/iomux.h"
#include "asm/arch/crm_regs.h"

/* calibration data (1 board) */
/*
   MPDGCTRL0 PHY0 (0x021b083c) = 0x414C014C
   MPRDDLCTL PHY0 (0x021b0848) = 0x40403232
   MPWRDLCTL PHY0 (0x021b0850) = 0x40403A36
   MMDC_MPWLDECTRL0 ch0 (0x021b080c) = 0x00000000

*/
#define MX6_MMDC_P0_MPDGCTRL0_VAL	0x414C014C
#define MX6_MMDC_P0_MPRDDLCTL_VAL	0x40403232
#define MX6_MMDC_P0_MPWRDLCTL_VAL	0x40403A36
#define MX6_MMDC_P0_MPWLDECTRL0_VAL	0x00000000
#define WALAT	0

/* Enable all clocks */
DATA 4 CCM_CCGR0 0xffffffff
DATA 4 CCM_CCGR1 0xffffffff
DATA 4 CCM_CCGR2 0xffffffff
DATA 4 CCM_CCGR3 0xffffffff
DATA 4 CCM_CCGR4 0xffffffff
DATA 4 CCM_CCGR5 0xffffffff
DATA 4 CCM_CCGR6 0xffffffff

#define RANK 0
#define BUS_WIDTH 16
/* H5TC8G63AMR-PBA */
#include "../common/mx6/ddr-setup.cfg"
#include "../common/mx6/800mhz_256mx16-hynix.cfg"
