	component Main is
		port (
			clk_clk                                 : in  std_logic                     := 'X';             -- clk
			controllerlcd_0_conduit_end_readdata    : out std_logic_vector(11 downto 0);                    -- readdata
			push_buttons_external_connection_export : in  std_logic_vector(3 downto 0)  := (others => 'X')  -- export
		);
	end component Main;

