INFO-FLOW: Workspace /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls opened at Thu Jul 11 10:57:26 WEST 2024
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute   apply_ini /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=cluster.c' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=cluster.c' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(8)
Execute     add_files /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/cluster.c 
INFO: [HLS 200-10] Adding design file '/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/cluster.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=cluster' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.top=cluster' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(9)
Execute     set_top cluster 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu9eg-ffvb1156-2-e' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(1)
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.19 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.32 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=150MHz' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=150MHz' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(7)
Execute     create_clock -period 150MHz 
Execute       ap_set_clock -name default -period 6.667 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 1.34 sec.
Execute   apply_ini /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/config.cmdline 
Execute   csynth_design 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 3.12 seconds. CPU system time: 0.42 seconds. Elapsed time: 3.38 seconds; current allocated memory: 351.367 MB.
Execute       set_directive_top cluster -name=cluster 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'cluster.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling cluster.c as C
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang cluster.c -foptimization-record-file=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2024.1/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=6.667 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.c.clang.out.log 2> /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/clang.out.log 2> /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c std=gnu99 -target fpga  -directive=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/.systemc_flag -fix-errors /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c std=gnu99 -target fpga  -directive=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/all.directive.json -fix-errors /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c.clang-tidy.loop-label.out.log 2> /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c.clang-tidy.loop-label.err.log
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=6.667 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2024.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e > /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c.clang.out.log 2> /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.pp.0.c.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'borderMat_w' (cluster.c:3:63)
WARNING: [HLS 207-5292] unused parameter 'borderMat_h' (cluster.c:4:20)
WARNING: [HLS 207-5292] unused parameter 'paddedArray_h' (cluster.c:5:39)
WARNING: [HLS 207-5292] unused parameter 'Iright_moved_h' (cluster.c:57:41)
WARNING: [HLS 207-5292] unused parameter 'SAD_h' (cluster.c:58:32)
WARNING: [HLS 207-5292] unused parameter 'integralImg_h' (cluster.c:83:47)
WARNING: [HLS 207-5292] unused parameter 'retSAD_h' (cluster.c:126:33)
WARNING: [HLS 207-5292] unused parameter 'range_h' (cluster.c:154:39)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.39 seconds. CPU system time: 0.48 seconds. Elapsed time: 0.88 seconds; current allocated memory: 353.379 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.0.bc -args  "/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.g.bc"  
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.g.bc -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.0.bc > /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc -args /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc > /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc -args /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libhlsmc++_39.bc -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc > /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.24 sec.
Execute       run_link_or_opt -opt -out /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc -args /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cluster -reflow-float-conversion 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=cluster -reflow-float-conversion -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc > /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.52 sec.
Execute       run_link_or_opt -out /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc -args /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2024.1/lnx64/lib/libfloatconversion_39.bc -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc > /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc -args /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cluster 
INFO-FLOW: run_clang exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=cluster -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc > /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /tools/Xilinx/Vitis_HLS/2024.1/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=cluster -mllvm -hls-db-dir -mllvm /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=6.667 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.8 -x ir /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.5.gdce.bc -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 -device-name-info=xczu9eg-ffvb1156-2-e 2> /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 297 Compile/Link /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 297 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 265 Unroll/Inline (step 1) /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 265 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 206 Unroll/Inline (step 2) /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 206 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 271 Unroll/Inline (step 3) /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 271 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 257 Unroll/Inline (step 4) /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 257 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 246 Array/Struct (step 1) /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 246 Array/Struct (step 2) /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 246 Array/Struct (step 3) /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 246 Array/Struct (step 4) /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 285 Array/Struct (step 5) /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 285 Performance (step 1) /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 285 Performance (step 2) /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 285 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 279 Performance (step 3) /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 279 Performance (step 4) /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 279 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 435 HW Transforms (step 1) /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 435 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 464 HW Transforms (step 2) /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 464 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'outlined_fun_18' into 'cluster' (cluster.c:178:0)
INFO: [HLS 214-178] Inlining function 'padarray4' into 'cluster' (cluster.c:178:0)
INFO: [HLS 214-178] Inlining function 'computeSAD' into 'cluster' (cluster.c:178:0)
INFO: [HLS 214-178] Inlining function 'integralImage2D2D' into 'cluster' (cluster.c:178:0)
INFO: [HLS 214-178] Inlining function 'finalSAD' into 'cluster' (cluster.c:178:0)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_163_1> at cluster.c:163:23 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_44_4> at cluster.c:44:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_71_2> at cluster.c:71:19 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_92_1> at cluster.c:92:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_101_3> at cluster.c:101:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_112_5> at cluster.c:112:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_140_2> at cluster.c:140:20 
INFO: [HLS 214-437] Automatically disabling loop flattening for loop 'VITIS_LOOP_109_4'. (cluster.c:109:23)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/../../kernel.xml -> /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.46 seconds. CPU system time: 0.61 seconds. Elapsed time: 7.5 seconds; current allocated memory: 356.238 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 356.238 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cluster -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.0.bc -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 356.918 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.1.bc -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.2.prechk.bc -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 356.965 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.g.1.bc to /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.o.1.bc -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.o.1.tmp.bc -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'cluster' (cluster.c:170)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 381.293 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.o.2.bc -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_3'(cluster.c:41:26) and 'VITIS_LOOP_44_4'(cluster.c:44:19) in function 'cluster' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_68_1'(cluster.c:68:22) and 'VITIS_LOOP_71_2'(cluster.c:71:19) in function 'cluster' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_98_2'(cluster.c:98:22) and 'VITIS_LOOP_101_3'(cluster.c:101:20) in function 'cluster' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_137_1'(cluster.c:137:23) and 'VITIS_LOOP_140_2'(cluster.c:140:20) in function 'cluster' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_3' (cluster.c:41:26) in function 'cluster'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_1' (cluster.c:68:22) in function 'cluster'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_98_2' (cluster.c:98:22) in function 'cluster'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_137_1' (cluster.c:137:23) in function 'cluster'.
Execute           auto_get_db
Command         transform done; 0.11 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.o.3.bc -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 439.793 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.33 sec.
Command     elaborate done; 8.72 sec.
Execute     ap_eval exec zip -j /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cluster' ...
Execute       ap_set_top_model cluster 
Execute       get_model_list cluster -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cluster 
Execute       preproc_iomode -model cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 
Execute       preproc_iomode -model cluster_Pipeline_VITIS_LOOP_112_5 
Execute       preproc_iomode -model cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 
Execute       preproc_iomode -model cluster_Pipeline_VITIS_LOOP_92_1 
Execute       preproc_iomode -model cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 
Execute       preproc_iomode -model cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 
Execute       preproc_iomode -model cluster_Pipeline_VITIS_LOOP_163_1 
Execute       get_model_list cluster -filter all-wo-channel 
INFO-FLOW: Model list for configure: cluster_Pipeline_VITIS_LOOP_163_1 cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 cluster_Pipeline_VITIS_LOOP_92_1 cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 cluster_Pipeline_VITIS_LOOP_112_5 cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 cluster
INFO-FLOW: Configuring Module : cluster_Pipeline_VITIS_LOOP_163_1 ...
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_163_1 
Execute       apply_spec_resource_limit cluster_Pipeline_VITIS_LOOP_163_1 
INFO-FLOW: Configuring Module : cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 ...
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 
Execute       apply_spec_resource_limit cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 
INFO-FLOW: Configuring Module : cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 ...
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 
Execute       apply_spec_resource_limit cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 
INFO-FLOW: Configuring Module : cluster_Pipeline_VITIS_LOOP_92_1 ...
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_92_1 
Execute       apply_spec_resource_limit cluster_Pipeline_VITIS_LOOP_92_1 
INFO-FLOW: Configuring Module : cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 ...
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 
Execute       apply_spec_resource_limit cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 
INFO-FLOW: Configuring Module : cluster_Pipeline_VITIS_LOOP_112_5 ...
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_112_5 
Execute       apply_spec_resource_limit cluster_Pipeline_VITIS_LOOP_112_5 
INFO-FLOW: Configuring Module : cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 ...
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 
Execute       apply_spec_resource_limit cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 
INFO-FLOW: Configuring Module : cluster ...
Execute       set_default_model cluster 
Execute       apply_spec_resource_limit cluster 
INFO-FLOW: Model list for preprocess: cluster_Pipeline_VITIS_LOOP_163_1 cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 cluster_Pipeline_VITIS_LOOP_92_1 cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 cluster_Pipeline_VITIS_LOOP_112_5 cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 cluster
INFO-FLOW: Preprocessing Module: cluster_Pipeline_VITIS_LOOP_163_1 ...
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_163_1 
Execute       cdfg_preprocess -model cluster_Pipeline_VITIS_LOOP_163_1 
Execute       rtl_gen_preprocess cluster_Pipeline_VITIS_LOOP_163_1 
INFO-FLOW: Preprocessing Module: cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 ...
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 
Execute       cdfg_preprocess -model cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 
Execute       rtl_gen_preprocess cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 
INFO-FLOW: Preprocessing Module: cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 ...
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 
Execute       cdfg_preprocess -model cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 
Execute       rtl_gen_preprocess cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 
INFO-FLOW: Preprocessing Module: cluster_Pipeline_VITIS_LOOP_92_1 ...
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_92_1 
Execute       cdfg_preprocess -model cluster_Pipeline_VITIS_LOOP_92_1 
Execute       rtl_gen_preprocess cluster_Pipeline_VITIS_LOOP_92_1 
INFO-FLOW: Preprocessing Module: cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 ...
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 
Execute       cdfg_preprocess -model cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 
Execute       rtl_gen_preprocess cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 
INFO-FLOW: Preprocessing Module: cluster_Pipeline_VITIS_LOOP_112_5 ...
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_112_5 
Execute       cdfg_preprocess -model cluster_Pipeline_VITIS_LOOP_112_5 
Execute       rtl_gen_preprocess cluster_Pipeline_VITIS_LOOP_112_5 
INFO-FLOW: Preprocessing Module: cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 ...
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 
Execute       cdfg_preprocess -model cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 
Execute       rtl_gen_preprocess cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 
INFO-FLOW: Preprocessing Module: cluster ...
Execute       set_default_model cluster 
Execute       cdfg_preprocess -model cluster 
Execute       rtl_gen_preprocess cluster 
INFO-FLOW: Model list for synthesis: cluster_Pipeline_VITIS_LOOP_163_1 cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 cluster_Pipeline_VITIS_LOOP_92_1 cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 cluster_Pipeline_VITIS_LOOP_112_5 cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 cluster
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cluster_Pipeline_VITIS_LOOP_163_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_163_1 
Execute       schedule -model cluster_Pipeline_VITIS_LOOP_163_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_163_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop 'VITIS_LOOP_163_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 440.418 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_163_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_163_1.sched.adb -f 
INFO-FLOW: Finish scheduling cluster_Pipeline_VITIS_LOOP_163_1.
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_163_1 
Execute       bind -model cluster_Pipeline_VITIS_LOOP_163_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 440.418 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_163_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_163_1.bind.adb -f 
INFO-FLOW: Finish binding cluster_Pipeline_VITIS_LOOP_163_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 
Execute       schedule -model cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_3_VITIS_LOOP_44_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 145, loop 'VITIS_LOOP_41_3_VITIS_LOOP_44_4'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 440.457 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4.sched.adb -f 
INFO-FLOW: Finish scheduling cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4.
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 
Execute       bind -model cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 440.457 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4.bind.adb -f 
INFO-FLOW: Finish binding cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 
Execute       schedule -model cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1_VITIS_LOOP_71_2'.
WARNING: [HLS 200-885] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2' (loop 'VITIS_LOOP_68_1_VITIS_LOOP_71_2'): Unable to schedule bus request operation ('gmem_load_2_req', cluster.c:75->cluster.c:195) on port 'gmem' (cluster.c:75->cluster.c:195) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 153, loop 'VITIS_LOOP_68_1_VITIS_LOOP_71_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 440.980 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2.sched.adb -f 
INFO-FLOW: Finish scheduling cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2.
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 
Execute       bind -model cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 440.980 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2.bind.adb -f 
INFO-FLOW: Finish binding cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cluster_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_92_1 
Execute       schedule -model cluster_Pipeline_VITIS_LOOP_92_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_92_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 143, loop 'VITIS_LOOP_92_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 442.102 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_92_1.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_92_1.sched.adb -f 
INFO-FLOW: Finish scheduling cluster_Pipeline_VITIS_LOOP_92_1.
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_92_1 
Execute       bind -model cluster_Pipeline_VITIS_LOOP_92_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 442.102 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_92_1.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_92_1.bind.adb -f 
INFO-FLOW: Finish binding cluster_Pipeline_VITIS_LOOP_92_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 
Execute       schedule -model cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_98_2_VITIS_LOOP_101_3'.
WARNING: [HLS 200-880] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3' (loop 'VITIS_LOOP_98_2_VITIS_LOOP_101_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus response operation ('empty_48', cluster.c:104->cluster.c:199) on port 'gmem' (cluster.c:104->cluster.c:199) and bus request operation ('gmem_load_4_req', cluster.c:105->cluster.c:199) on port 'gmem' (cluster.c:105->cluster.c:199).
WARNING: [HLS 200-880] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3' (loop 'VITIS_LOOP_98_2_VITIS_LOOP_101_3'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus response operation ('empty_48', cluster.c:104->cluster.c:199) on port 'gmem' (cluster.c:104->cluster.c:199) and bus request operation ('gmem_load_4_req', cluster.c:105->cluster.c:199) on port 'gmem' (cluster.c:105->cluster.c:199).
WARNING: [HLS 200-880] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3' (loop 'VITIS_LOOP_98_2_VITIS_LOOP_101_3'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus response operation ('empty_48', cluster.c:104->cluster.c:199) on port 'gmem' (cluster.c:104->cluster.c:199) and bus request operation ('gmem_load_4_req', cluster.c:105->cluster.c:199) on port 'gmem' (cluster.c:105->cluster.c:199).
WARNING: [HLS 200-880] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3' (loop 'VITIS_LOOP_98_2_VITIS_LOOP_101_3'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus response operation ('empty_48', cluster.c:104->cluster.c:199) on port 'gmem' (cluster.c:104->cluster.c:199) and bus request operation ('gmem_load_4_req', cluster.c:105->cluster.c:199) on port 'gmem' (cluster.c:105->cluster.c:199).
WARNING: [HLS 200-880] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3' (loop 'VITIS_LOOP_98_2_VITIS_LOOP_101_3'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_48', cluster.c:104->cluster.c:199) on port 'gmem' (cluster.c:104->cluster.c:199) and bus request operation ('gmem_load_4_req', cluster.c:105->cluster.c:199) on port 'gmem' (cluster.c:105->cluster.c:199).
WARNING: [HLS 200-880] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3' (loop 'VITIS_LOOP_98_2_VITIS_LOOP_101_3'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_48', cluster.c:104->cluster.c:199) on port 'gmem' (cluster.c:104->cluster.c:199) and bus request operation ('gmem_load_4_req', cluster.c:105->cluster.c:199) on port 'gmem' (cluster.c:105->cluster.c:199).
WARNING: [HLS 200-880] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3' (loop 'VITIS_LOOP_98_2_VITIS_LOOP_101_3'): Unable to enforce a carried dependence constraint (II = 149, distance = 1, offset = 1) between bus response operation ('empty_48', cluster.c:104->cluster.c:199) on port 'gmem' (cluster.c:104->cluster.c:199) and bus request operation ('gmem_load_4_req', cluster.c:105->cluster.c:199) on port 'gmem' (cluster.c:105->cluster.c:199).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 150, Depth = 154, loop 'VITIS_LOOP_98_2_VITIS_LOOP_101_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 443.762 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3.sched.adb -f 
INFO-FLOW: Finish scheduling cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3.
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 
Execute       bind -model cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 443.762 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3.bind.adb -f 
INFO-FLOW: Finish binding cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cluster_Pipeline_VITIS_LOOP_112_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_112_5 
Execute       schedule -model cluster_Pipeline_VITIS_LOOP_112_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_5'.
WARNING: [HLS 200-880] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_112_5' (loop 'VITIS_LOOP_112_5'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('store_forwarded_write_ln116', cluster.c:116->cluster.c:199) of variable 'add45_i', cluster.c:116->cluster.c:199 on local variable 'store_forwarded' and 'fadd' operation 32 bit ('add45_i', cluster.c:116->cluster.c:199).
WARNING: [HLS 200-880] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_112_5' (loop 'VITIS_LOOP_112_5'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('store_forwarded_write_ln116', cluster.c:116->cluster.c:199) of variable 'add45_i', cluster.c:116->cluster.c:199 on local variable 'store_forwarded' and 'fadd' operation 32 bit ('add45_i', cluster.c:116->cluster.c:199).
WARNING: [HLS 200-880] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_112_5' (loop 'VITIS_LOOP_112_5'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('store_forwarded_write_ln116', cluster.c:116->cluster.c:199) of variable 'add45_i', cluster.c:116->cluster.c:199 on local variable 'store_forwarded' and 'fadd' operation 32 bit ('add45_i', cluster.c:116->cluster.c:199).
WARNING: [HLS 200-880] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_112_5' (loop 'VITIS_LOOP_112_5'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('store_forwarded_write_ln116', cluster.c:116->cluster.c:199) of variable 'add45_i', cluster.c:116->cluster.c:199 on local variable 'store_forwarded' and 'fadd' operation 32 bit ('add45_i', cluster.c:116->cluster.c:199).
WARNING: [HLS 200-880] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_112_5' (loop 'VITIS_LOOP_112_5'): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus response operation ('empty_62', cluster.c:115->cluster.c:199) on port 'gmem' (cluster.c:115->cluster.c:199) and bus request operation ('gmem_load_7_req', cluster.c:117->cluster.c:199) on port 'gmem' (cluster.c:117->cluster.c:199).
WARNING: [HLS 200-880] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_112_5' (loop 'VITIS_LOOP_112_5'): Unable to enforce a carried dependence constraint (II = 145, distance = 1, offset = 1) between bus response operation ('empty_62', cluster.c:115->cluster.c:199) on port 'gmem' (cluster.c:115->cluster.c:199) and bus request operation ('gmem_load_7_req', cluster.c:117->cluster.c:199) on port 'gmem' (cluster.c:117->cluster.c:199).
WARNING: [HLS 200-880] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_112_5' (loop 'VITIS_LOOP_112_5'): Unable to enforce a carried dependence constraint (II = 147, distance = 1, offset = 1) between bus response operation ('empty_62', cluster.c:115->cluster.c:199) on port 'gmem' (cluster.c:115->cluster.c:199) and bus request operation ('gmem_load_7_req', cluster.c:117->cluster.c:199) on port 'gmem' (cluster.c:117->cluster.c:199).
WARNING: [HLS 200-880] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_112_5' (loop 'VITIS_LOOP_112_5'): Unable to enforce a carried dependence constraint (II = 148, distance = 1, offset = 1) between bus response operation ('empty_62', cluster.c:115->cluster.c:199) on port 'gmem' (cluster.c:115->cluster.c:199) and bus request operation ('gmem_load_7_req', cluster.c:117->cluster.c:199) on port 'gmem' (cluster.c:117->cluster.c:199).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 149, Depth = 150, loop 'VITIS_LOOP_112_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 445.059 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_112_5.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_112_5.sched.adb -f 
INFO-FLOW: Finish scheduling cluster_Pipeline_VITIS_LOOP_112_5.
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_112_5 
Execute       bind -model cluster_Pipeline_VITIS_LOOP_112_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 445.094 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_112_5.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_112_5.bind.adb -f 
INFO-FLOW: Finish binding cluster_Pipeline_VITIS_LOOP_112_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 
Execute       schedule -model cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_137_1_VITIS_LOOP_140_2'.
WARNING: [HLS 200-885] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2' (loop 'VITIS_LOOP_137_1_VITIS_LOOP_140_2'): Unable to schedule bus request operation ('gmem_load_9_req', cluster.c:145->cluster.c:202) on port 'gmem' (cluster.c:145->cluster.c:202) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2' (loop 'VITIS_LOOP_137_1_VITIS_LOOP_140_2'): Unable to schedule bus request operation ('gmem_load_10_req', cluster.c:146->cluster.c:202) on port 'gmem' (cluster.c:146->cluster.c:202) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2' (loop 'VITIS_LOOP_137_1_VITIS_LOOP_140_2'): Unable to schedule bus request operation ('gmem_load_11_req', cluster.c:147->cluster.c:202) on port 'gmem' (cluster.c:147->cluster.c:202) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 168, loop 'VITIS_LOOP_137_1_VITIS_LOOP_140_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 447.078 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2.sched.adb -f 
INFO-FLOW: Finish scheduling cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2.
Execute       set_default_model cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 
Execute       bind -model cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 447.371 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2.bind.adb -f 
INFO-FLOW: Finish binding cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cluster' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cluster 
Execute       schedule -model cluster 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 449.086 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.verbose.sched.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.sched.adb -f 
INFO-FLOW: Finish scheduling cluster.
Execute       set_default_model cluster 
Execute       bind -model cluster 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 449.328 MB.
Execute       syn_report -verbosereport -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.verbose.bind.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.bind.adb -f 
INFO-FLOW: Finish binding cluster.
Execute       get_model_list cluster -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess cluster_Pipeline_VITIS_LOOP_163_1 
Execute       rtl_gen_preprocess cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 
Execute       rtl_gen_preprocess cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 
Execute       rtl_gen_preprocess cluster_Pipeline_VITIS_LOOP_92_1 
Execute       rtl_gen_preprocess cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 
Execute       rtl_gen_preprocess cluster_Pipeline_VITIS_LOOP_112_5 
Execute       rtl_gen_preprocess cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 
Execute       rtl_gen_preprocess cluster 
INFO-FLOW: Model list for RTL generation: cluster_Pipeline_VITIS_LOOP_163_1 cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 cluster_Pipeline_VITIS_LOOP_92_1 cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 cluster_Pipeline_VITIS_LOOP_112_5 cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 cluster
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cluster_Pipeline_VITIS_LOOP_163_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cluster_Pipeline_VITIS_LOOP_163_1 -top_prefix cluster_ -sub_prefix cluster_ -mg_file /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_163_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cluster_Pipeline_VITIS_LOOP_163_1' pipeline 'VITIS_LOOP_163_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'cluster_Pipeline_VITIS_LOOP_163_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 450.641 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.rtl_wrap.cfg.tcl 
Execute       gen_rtl cluster_Pipeline_VITIS_LOOP_163_1 -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/vhdl/cluster_cluster_Pipeline_VITIS_LOOP_163_1 
Execute       gen_rtl cluster_Pipeline_VITIS_LOOP_163_1 -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/verilog/cluster_cluster_Pipeline_VITIS_LOOP_163_1 
Execute       syn_report -csynth -model cluster_Pipeline_VITIS_LOOP_163_1 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/cluster_Pipeline_VITIS_LOOP_163_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model cluster_Pipeline_VITIS_LOOP_163_1 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/cluster_Pipeline_VITIS_LOOP_163_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model cluster_Pipeline_VITIS_LOOP_163_1 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_163_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model cluster_Pipeline_VITIS_LOOP_163_1 -f -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_163_1.adb 
Execute       db_write -model cluster_Pipeline_VITIS_LOOP_163_1 -bindview -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cluster_Pipeline_VITIS_LOOP_163_1 -p /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_163_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 -top_prefix cluster_ -sub_prefix cluster_ -mg_file /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4' pipeline 'VITIS_LOOP_41_3_VITIS_LOOP_44_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4' is 5291 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 455.137 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.rtl_wrap.cfg.tcl 
Execute       gen_rtl cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/vhdl/cluster_cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 
Execute       gen_rtl cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/verilog/cluster_cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 
Execute       syn_report -csynth -model cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 -f -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4.adb 
Execute       db_write -model cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 -bindview -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 -p /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 -top_prefix cluster_ -sub_prefix cluster_ -mg_file /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2' pipeline 'VITIS_LOOP_68_1_VITIS_LOOP_71_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2' is 5566 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_62_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 459.898 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.rtl_wrap.cfg.tcl 
Execute       gen_rtl cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/vhdl/cluster_cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 
Execute       gen_rtl cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/verilog/cluster_cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 
Execute       syn_report -csynth -model cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 -f -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2.adb 
Execute       db_write -model cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 -bindview -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 -p /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cluster_Pipeline_VITIS_LOOP_92_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cluster_Pipeline_VITIS_LOOP_92_1 -top_prefix cluster_ -sub_prefix cluster_ -mg_file /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_92_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cluster_Pipeline_VITIS_LOOP_92_1' pipeline 'VITIS_LOOP_92_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'cluster_Pipeline_VITIS_LOOP_92_1' is 5032 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Finished creating RTL model for 'cluster_Pipeline_VITIS_LOOP_92_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 465.645 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.rtl_wrap.cfg.tcl 
Execute       gen_rtl cluster_Pipeline_VITIS_LOOP_92_1 -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/vhdl/cluster_cluster_Pipeline_VITIS_LOOP_92_1 
Execute       gen_rtl cluster_Pipeline_VITIS_LOOP_92_1 -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/verilog/cluster_cluster_Pipeline_VITIS_LOOP_92_1 
Execute       syn_report -csynth -model cluster_Pipeline_VITIS_LOOP_92_1 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/cluster_Pipeline_VITIS_LOOP_92_1_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model cluster_Pipeline_VITIS_LOOP_92_1 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/cluster_Pipeline_VITIS_LOOP_92_1_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model cluster_Pipeline_VITIS_LOOP_92_1 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_92_1.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model cluster_Pipeline_VITIS_LOOP_92_1 -f -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_92_1.adb 
Execute       db_write -model cluster_Pipeline_VITIS_LOOP_92_1 -bindview -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cluster_Pipeline_VITIS_LOOP_92_1 -p /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_92_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 -top_prefix cluster_ -sub_prefix cluster_ -mg_file /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3' pipeline 'VITIS_LOOP_98_2_VITIS_LOOP_101_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 469.652 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.rtl_wrap.cfg.tcl 
Execute       gen_rtl cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/vhdl/cluster_cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 
Execute       gen_rtl cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/verilog/cluster_cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 
Execute       syn_report -csynth -model cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 -f -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3.adb 
Execute       db_write -model cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 -bindview -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 -p /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cluster_Pipeline_VITIS_LOOP_112_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cluster_Pipeline_VITIS_LOOP_112_5 -top_prefix cluster_ -sub_prefix cluster_ -mg_file /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_112_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cluster_Pipeline_VITIS_LOOP_112_5' pipeline 'VITIS_LOOP_112_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cluster_Pipeline_VITIS_LOOP_112_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 473.766 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.rtl_wrap.cfg.tcl 
Execute       gen_rtl cluster_Pipeline_VITIS_LOOP_112_5 -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/vhdl/cluster_cluster_Pipeline_VITIS_LOOP_112_5 
Execute       gen_rtl cluster_Pipeline_VITIS_LOOP_112_5 -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/verilog/cluster_cluster_Pipeline_VITIS_LOOP_112_5 
Execute       syn_report -csynth -model cluster_Pipeline_VITIS_LOOP_112_5 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/cluster_Pipeline_VITIS_LOOP_112_5_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model cluster_Pipeline_VITIS_LOOP_112_5 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/cluster_Pipeline_VITIS_LOOP_112_5_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model cluster_Pipeline_VITIS_LOOP_112_5 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_112_5.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model cluster_Pipeline_VITIS_LOOP_112_5 -f -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_112_5.adb 
Execute       db_write -model cluster_Pipeline_VITIS_LOOP_112_5 -bindview -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cluster_Pipeline_VITIS_LOOP_112_5 -p /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_112_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 -top_prefix cluster_ -sub_prefix cluster_ -mg_file /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2' pipeline 'VITIS_LOOP_137_1_VITIS_LOOP_140_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_32s_62_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 477.215 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.rtl_wrap.cfg.tcl 
Execute       gen_rtl cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/vhdl/cluster_cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 
Execute       gen_rtl cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/verilog/cluster_cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 
Execute       syn_report -csynth -model cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 -f -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2.adb 
Execute       db_write -model cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 -bindview -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 -p /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cluster' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model cluster -top_prefix  -sub_prefix cluster_ -mg_file /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/Ileft_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/Ileft_h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/Ileft_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/Iright_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/Iright_h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/Iright_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/Iright_moved_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/Iright_moved_h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/Iright_moved_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/win_sz' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/disparity' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/SAD_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/SAD_h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/SAD_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/integralImg_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/integralImg_h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/integralImg_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/retSAD_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/retSAD_h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/retSAD_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/range_w' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/range_h' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cluster/range_data' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cluster' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'Ileft_w', 'Ileft_h', 'Ileft_data', 'Iright_w', 'Iright_h', 'Iright_data', 'Iright_moved_w', 'Iright_moved_h', 'Iright_moved_data', 'win_sz', 'disparity', 'SAD_w', 'SAD_h', 'SAD_data', 'integralImg_w', 'integralImg_h', 'integralImg_data', 'retSAD_w', 'retSAD_h', 'retSAD_data', 'range_w', 'range_h', 'range_data' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_6_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cluster'.
Command       create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.24 seconds; current allocated memory: 484.613 MB.
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.rtl_wrap.cfg.tcl 
Execute       gen_rtl cluster -istop -style xilinx -f -lang vhdl -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/vhdl/cluster 
Execute       gen_rtl cluster -istop -style xilinx -f -lang vlog -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/verilog/cluster 
Execute       syn_report -csynth -model cluster -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/cluster_csynth.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -rtlxml -model cluster -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/cluster_csynth.xml 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -verbosereport -model cluster -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.verbose.rpt 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       db_write -model cluster -f -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.adb 
Execute       db_write -model cluster -bindview -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info cluster -p /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster 
Execute       export_constraint_db -f -tool general -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.constraint.tcl 
Execute       syn_report -designview -model cluster -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.design.xml 
Execute       syn_report -csynthDesign -model cluster -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth.rpt -MHOut /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xczu9eg-ffvb1156-2-e 
Execute           ap_family_info -name xczu9eg-ffvb1156-2-e -data names 
Execute           ap_part_info -quiet -name xczu9eg-ffvb1156-2-e -data family 
Execute       syn_report -wcfg -model cluster -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cluster -o /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.protoinst 
Execute       sc_get_clocks cluster 
Execute       sc_get_portdomain cluster 
INFO-FLOW: Model list for RTL component generation: cluster_Pipeline_VITIS_LOOP_163_1 cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 cluster_Pipeline_VITIS_LOOP_92_1 cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 cluster_Pipeline_VITIS_LOOP_112_5 cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 cluster
INFO-FLOW: Handling components in module [cluster_Pipeline_VITIS_LOOP_163_1] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_163_1.compgen.tcl 
INFO-FLOW: Found component cluster_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cluster_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4.compgen.tcl 
INFO-FLOW: Found component cluster_mul_31ns_32s_62_1_1.
INFO-FLOW: Append model cluster_mul_31ns_32s_62_1_1
INFO-FLOW: Found component cluster_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cluster_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2.compgen.tcl 
INFO-FLOW: Found component cluster_sitofp_32ns_32_5_no_dsp_1.
INFO-FLOW: Append model cluster_sitofp_32ns_32_5_no_dsp_1
INFO-FLOW: Found component cluster_mul_32s_32s_32_1_1.
INFO-FLOW: Append model cluster_mul_32s_32s_32_1_1
INFO-FLOW: Found component cluster_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cluster_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cluster_Pipeline_VITIS_LOOP_92_1] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_92_1.compgen.tcl 
INFO-FLOW: Found component cluster_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cluster_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3.compgen.tcl 
INFO-FLOW: Found component cluster_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cluster_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cluster_Pipeline_VITIS_LOOP_112_5] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_112_5.compgen.tcl 
INFO-FLOW: Found component cluster_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cluster_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2.compgen.tcl 
INFO-FLOW: Found component cluster_mul_33s_32s_62_1_1.
INFO-FLOW: Append model cluster_mul_33s_32s_62_1_1
INFO-FLOW: Found component cluster_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model cluster_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [cluster] ... 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.compgen.tcl 
INFO-FLOW: Found component cluster_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model cluster_mul_32ns_32ns_64_1_1
INFO-FLOW: Found component cluster_faddfsub_32ns_32ns_32_6_full_dsp_1.
INFO-FLOW: Append model cluster_faddfsub_32ns_32ns_32_6_full_dsp_1
INFO-FLOW: Found component cluster_gmem_m_axi.
INFO-FLOW: Append model cluster_gmem_m_axi
INFO-FLOW: Found component cluster_control_s_axi.
INFO-FLOW: Append model cluster_control_s_axi
INFO-FLOW: Append model cluster_Pipeline_VITIS_LOOP_163_1
INFO-FLOW: Append model cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4
INFO-FLOW: Append model cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2
INFO-FLOW: Append model cluster_Pipeline_VITIS_LOOP_92_1
INFO-FLOW: Append model cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3
INFO-FLOW: Append model cluster_Pipeline_VITIS_LOOP_112_5
INFO-FLOW: Append model cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2
INFO-FLOW: Append model cluster
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cluster_flow_control_loop_pipe_sequential_init cluster_mul_31ns_32s_62_1_1 cluster_flow_control_loop_pipe_sequential_init cluster_sitofp_32ns_32_5_no_dsp_1 cluster_mul_32s_32s_32_1_1 cluster_flow_control_loop_pipe_sequential_init cluster_flow_control_loop_pipe_sequential_init cluster_flow_control_loop_pipe_sequential_init cluster_flow_control_loop_pipe_sequential_init cluster_mul_33s_32s_62_1_1 cluster_flow_control_loop_pipe_sequential_init cluster_mul_32ns_32ns_64_1_1 cluster_faddfsub_32ns_32ns_32_6_full_dsp_1 cluster_gmem_m_axi cluster_control_s_axi cluster_Pipeline_VITIS_LOOP_163_1 cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 cluster_Pipeline_VITIS_LOOP_92_1 cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 cluster_Pipeline_VITIS_LOOP_112_5 cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 cluster
INFO-FLOW: Generating /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model cluster_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cluster_mul_31ns_32s_62_1_1
INFO-FLOW: To file: write model cluster_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cluster_sitofp_32ns_32_5_no_dsp_1
INFO-FLOW: To file: write model cluster_mul_32s_32s_32_1_1
INFO-FLOW: To file: write model cluster_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cluster_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cluster_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cluster_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cluster_mul_33s_32s_62_1_1
INFO-FLOW: To file: write model cluster_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model cluster_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model cluster_faddfsub_32ns_32ns_32_6_full_dsp_1
INFO-FLOW: To file: write model cluster_gmem_m_axi
INFO-FLOW: To file: write model cluster_control_s_axi
INFO-FLOW: To file: write model cluster_Pipeline_VITIS_LOOP_163_1
INFO-FLOW: To file: write model cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4
INFO-FLOW: To file: write model cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2
INFO-FLOW: To file: write model cluster_Pipeline_VITIS_LOOP_92_1
INFO-FLOW: To file: write model cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3
INFO-FLOW: To file: write model cluster_Pipeline_VITIS_LOOP_112_5
INFO-FLOW: To file: write model cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2
INFO-FLOW: To file: write model cluster
INFO-FLOW: Generating /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.667 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/vhdl' dstVlogDir='/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/vlog' tclDir='/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db' modelList='cluster_flow_control_loop_pipe_sequential_init
cluster_mul_31ns_32s_62_1_1
cluster_flow_control_loop_pipe_sequential_init
cluster_sitofp_32ns_32_5_no_dsp_1
cluster_mul_32s_32s_32_1_1
cluster_flow_control_loop_pipe_sequential_init
cluster_flow_control_loop_pipe_sequential_init
cluster_flow_control_loop_pipe_sequential_init
cluster_flow_control_loop_pipe_sequential_init
cluster_mul_33s_32s_62_1_1
cluster_flow_control_loop_pipe_sequential_init
cluster_mul_32ns_32ns_64_1_1
cluster_faddfsub_32ns_32ns_32_6_full_dsp_1
cluster_gmem_m_axi
cluster_control_s_axi
cluster_Pipeline_VITIS_LOOP_163_1
cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4
cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2
cluster_Pipeline_VITIS_LOOP_92_1
cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3
cluster_Pipeline_VITIS_LOOP_112_5
cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2
cluster
' expOnly='0'
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_163_1.compgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4.compgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2.compgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_92_1.compgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3.compgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_112_5.compgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2.compgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.31 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.34 seconds; current allocated memory: 489.082 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='cluster_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='cluster_flow_control_loop_pipe_sequential_init
cluster_mul_31ns_32s_62_1_1
cluster_flow_control_loop_pipe_sequential_init
cluster_sitofp_32ns_32_5_no_dsp_1
cluster_mul_32s_32s_32_1_1
cluster_flow_control_loop_pipe_sequential_init
cluster_flow_control_loop_pipe_sequential_init
cluster_flow_control_loop_pipe_sequential_init
cluster_flow_control_loop_pipe_sequential_init
cluster_mul_33s_32s_62_1_1
cluster_flow_control_loop_pipe_sequential_init
cluster_mul_32ns_32ns_64_1_1
cluster_faddfsub_32ns_32ns_32_6_full_dsp_1
cluster_gmem_m_axi
cluster_control_s_axi
cluster_Pipeline_VITIS_LOOP_163_1
cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4
cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2
cluster_Pipeline_VITIS_LOOP_92_1
cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3
cluster_Pipeline_VITIS_LOOP_112_5
cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2
cluster
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/top-io-be.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.compgen.dataonly.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.compgen.dataonly.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.rtl_wrap.cfg.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.compgen.dataonly.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_163_1.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_92_1.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_112_5.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.tbgen.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.constraint.tcl 
Execute       sc_get_clocks cluster 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/misc/cluster_faddfsub_32ns_32ns_32_6_full_dsp_1_ip.tcl 
Execute       source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/misc/cluster_sitofp_32ns_32_5_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST cluster MODULE2INSTS {cluster cluster cluster_Pipeline_VITIS_LOOP_163_1 grp_cluster_Pipeline_VITIS_LOOP_163_1_fu_354 cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 grp_cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4_fu_363 cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 grp_cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2_fu_377 cluster_Pipeline_VITIS_LOOP_92_1 grp_cluster_Pipeline_VITIS_LOOP_92_1_fu_394 cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 grp_cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3_fu_404 cluster_Pipeline_VITIS_LOOP_112_5 grp_cluster_Pipeline_VITIS_LOOP_112_5_fu_420 cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 grp_cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2_fu_430} INST2MODULE {cluster cluster grp_cluster_Pipeline_VITIS_LOOP_163_1_fu_354 cluster_Pipeline_VITIS_LOOP_163_1 grp_cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4_fu_363 cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 grp_cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2_fu_377 cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 grp_cluster_Pipeline_VITIS_LOOP_92_1_fu_394 cluster_Pipeline_VITIS_LOOP_92_1 grp_cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3_fu_404 cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 grp_cluster_Pipeline_VITIS_LOOP_112_5_fu_420 cluster_Pipeline_VITIS_LOOP_112_5 grp_cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2_fu_430 cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2} INSTDATA {cluster {DEPTH 1 CHILDREN {grp_cluster_Pipeline_VITIS_LOOP_163_1_fu_354 grp_cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4_fu_363 grp_cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2_fu_377 grp_cluster_Pipeline_VITIS_LOOP_92_1_fu_394 grp_cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3_fu_404 grp_cluster_Pipeline_VITIS_LOOP_112_5_fu_420 grp_cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2_fu_430}} grp_cluster_Pipeline_VITIS_LOOP_163_1_fu_354 {DEPTH 2 CHILDREN {}} grp_cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4_fu_363 {DEPTH 2 CHILDREN {}} grp_cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2_fu_377 {DEPTH 2 CHILDREN {}} grp_cluster_Pipeline_VITIS_LOOP_92_1_fu_394 {DEPTH 2 CHILDREN {}} grp_cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3_fu_404 {DEPTH 2 CHILDREN {}} grp_cluster_Pipeline_VITIS_LOOP_112_5_fu_420 {DEPTH 2 CHILDREN {}} grp_cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2_fu_430 {DEPTH 2 CHILDREN {}}} MODULEDATA {cluster_Pipeline_VITIS_LOOP_163_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln163_fu_112_p2 SOURCE cluster.c:163 VARIABLE icmp_ln163 LOOP VITIS_LOOP_163_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln163_fu_118_p2 SOURCE cluster.c:163 VARIABLE add_ln163 LOOP VITIS_LOOP_163_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln166_fu_136_p2 SOURCE cluster.c:166 VARIABLE add_ln166 LOOP VITIS_LOOP_163_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln166_fu_164_p2 SOURCE cluster.c:166 VARIABLE shl_ln166 LOOP VITIS_LOOP_163_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln44_fu_214_p2 SOURCE cluster.c:44 VARIABLE icmp_ln44 LOOP VITIS_LOOP_41_3_VITIS_LOOP_44_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_219_p2 SOURCE cluster.c:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_41_3_VITIS_LOOP_44_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_224_p2 SOURCE cluster.c:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_3_VITIS_LOOP_44_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_fu_233_p3 SOURCE cluster.c:41 VARIABLE select_ln41 LOOP VITIS_LOOP_41_3_VITIS_LOOP_44_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_241_p2 SOURCE cluster.c:41 VARIABLE add_ln41_1 LOOP VITIS_LOOP_41_3_VITIS_LOOP_44_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_1_fu_247_p3 SOURCE cluster.c:41 VARIABLE select_ln41_1 LOOP VITIS_LOOP_41_3_VITIS_LOOP_44_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_62_1_1_U4 SOURCE cluster.c:41 VARIABLE empty LOOP VITIS_LOOP_41_3_VITIS_LOOP_44_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_54_fu_281_p2 SOURCE cluster.c:41 VARIABLE empty_54 LOOP VITIS_LOOP_41_3_VITIS_LOOP_44_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_62_1_1_U5 SOURCE cluster.c:41 VARIABLE empty_55 LOOP VITIS_LOOP_41_3_VITIS_LOOP_44_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln48_fu_382_p2 SOURCE cluster.c:48 VARIABLE lshr_ln48 LOOP VITIS_LOOP_41_3_VITIS_LOOP_44_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln47_fu_398_p2 SOURCE cluster.c:47 VARIABLE shl_ln47 LOOP VITIS_LOOP_41_3_VITIS_LOOP_44_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln47_2_fu_415_p2 SOURCE cluster.c:47 VARIABLE shl_ln47_2 LOOP VITIS_LOOP_41_3_VITIS_LOOP_44_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_255_p2 SOURCE cluster.c:44 VARIABLE add_ln44 LOOP VITIS_LOOP_41_3_VITIS_LOOP_44_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 8 BRAM 0 URAM 0}} cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln71_fu_241_p2 SOURCE cluster.c:71 VARIABLE icmp_ln71 LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_fu_246_p2 SOURCE cluster.c:68 VARIABLE icmp_ln68 LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_251_p2 SOURCE cluster.c:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_fu_260_p3 SOURCE cluster.c:68 VARIABLE select_ln68 LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_1_fu_268_p2 SOURCE cluster.c:68 VARIABLE add_ln68_1 LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_1_fu_274_p3 SOURCE cluster.c:68 VARIABLE select_ln68_1 LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_62_1_1_U16 SOURCE cluster.c:68 VARIABLE empty LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_62_1_1_U16 SOURCE cluster.c:68 VARIABLE empty_50 LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_62_1_1_U17 SOURCE cluster.c:68 VARIABLE empty_51 LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln74_fu_414_p2 SOURCE cluster.c:74 VARIABLE lshr_ln74 LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln75_fu_434_p2 SOURCE cluster.c:75 VARIABLE lshr_ln75 LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME diff_fu_443_p2 SOURCE cluster.c:74 VARIABLE diff LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U18 SOURCE cluster.c:76 VARIABLE mul_ln76 LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE sitofp PRAGMA {} RTLNAME sitofp_32ns_32_5_no_dsp_1_U15 SOURCE cluster.c:76 VARIABLE conv_i LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sitofp} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln76_fu_491_p2 SOURCE cluster.c:76 VARIABLE shl_ln76 LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln76_2_fu_508_p2 SOURCE cluster.c:76 VARIABLE shl_ln76_2 LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln71_fu_282_p2 SOURCE cluster.c:71 VARIABLE add_ln71 LOOP VITIS_LOOP_68_1_VITIS_LOOP_71_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 11 BRAM 0 URAM 0}} cluster_Pipeline_VITIS_LOOP_92_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln92_fu_137_p2 SOURCE cluster.c:92 VARIABLE icmp_ln92 LOOP VITIS_LOOP_92_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln92_fu_143_p2 SOURCE cluster.c:92 VARIABLE add_ln92 LOOP VITIS_LOOP_92_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln96_fu_161_p2 SOURCE cluster.c:96 VARIABLE add_ln96 LOOP VITIS_LOOP_92_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln96_fu_227_p2 SOURCE cluster.c:96 VARIABLE lshr_ln96 LOOP VITIS_LOOP_92_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln95_fu_181_p2 SOURCE cluster.c:95 VARIABLE add_ln95 LOOP VITIS_LOOP_92_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln95_fu_243_p2 SOURCE cluster.c:95 VARIABLE shl_ln95 LOOP VITIS_LOOP_92_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln95_2_fu_260_p2 SOURCE cluster.c:95 VARIABLE shl_ln95_2 LOOP VITIS_LOOP_92_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln101_fu_263_p2 SOURCE cluster.c:101 VARIABLE icmp_ln101 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln98_fu_268_p2 SOURCE cluster.c:98 VARIABLE icmp_ln98 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_273_p2 SOURCE cluster.c:98 VARIABLE add_ln98 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln98_fu_282_p3 SOURCE cluster.c:98 VARIABLE select_ln98 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_1_fu_359_p2 SOURCE cluster.c:98 VARIABLE add_ln98_1 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln98_1_fu_365_p3 SOURCE cluster.c:98 VARIABLE select_ln98_1 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_2_fu_290_p2 SOURCE cluster.c:98 VARIABLE add_ln98_2 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln98_2_fu_296_p3 SOURCE cluster.c:98 VARIABLE select_ln98_2 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_62_1_1_U35 SOURCE cluster.c:98 VARIABLE empty LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_43_fu_372_p2 SOURCE cluster.c:98 VARIABLE empty_43 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_62_1_1_U35 SOURCE cluster.c:98 VARIABLE empty_44 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_62_1_1_U35 SOURCE cluster.c:98 VARIABLE empty_45 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_fu_402_p2 SOURCE cluster.c:105 VARIABLE add_ln105 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln105_1_fu_415_p2 SOURCE cluster.c:105 VARIABLE add_ln105_1 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln105_fu_534_p2 SOURCE cluster.c:105 VARIABLE lshr_ln105 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp3_fu_308_p2 SOURCE cluster.c:98 VARIABLE tmp3 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln106_fu_554_p2 SOURCE cluster.c:106 VARIABLE lshr_ln106 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_fu_472_p2 SOURCE cluster.c:104 VARIABLE add_ln104 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln104_1_fu_494_p2 SOURCE cluster.c:104 VARIABLE add_ln104_1 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln104_fu_507_p2 SOURCE cluster.c:104 VARIABLE shl_ln104 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln104_1_fu_589_p2 SOURCE cluster.c:104 VARIABLE shl_ln104_1 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_335_p2 SOURCE cluster.c:101 VARIABLE add_ln101 LOOP VITIS_LOOP_98_2_VITIS_LOOP_101_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 4 BRAM 0 URAM 0}} cluster_Pipeline_VITIS_LOOP_112_5 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln112_fu_154_p2 SOURCE cluster.c:112 VARIABLE icmp_ln112 LOOP VITIS_LOOP_112_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_164_p2 SOURCE cluster.c:117 VARIABLE add_ln117 LOOP VITIS_LOOP_112_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_1_fu_178_p2 SOURCE cluster.c:117 VARIABLE add_ln117_1 LOOP VITIS_LOOP_112_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln117_fu_229_p2 SOURCE cluster.c:117 VARIABLE lshr_ln117 LOOP VITIS_LOOP_112_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln115_fu_202_p2 SOURCE cluster.c:115 VARIABLE shl_ln115 LOOP VITIS_LOOP_112_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln115_1_fu_253_p2 SOURCE cluster.c:115 VARIABLE shl_ln115_1 LOOP VITIS_LOOP_112_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_262_p2 SOURCE cluster.c:112 VARIABLE add_ln112 LOOP VITIS_LOOP_112_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln140_fu_254_p2 SOURCE cluster.c:140 VARIABLE icmp_ln140 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln137_fu_259_p2 SOURCE cluster.c:137 VARIABLE icmp_ln137 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln137_fu_264_p2 SOURCE cluster.c:137 VARIABLE add_ln137 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln137_fu_275_p3 SOURCE cluster.c:137 VARIABLE select_ln137 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next16_i24_mid1_fu_376_p2 SOURCE {} VARIABLE indvars_iv_next16_i24_mid1 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME indvars_iv_next16_i24162_fu_298_p2 SOURCE {} VARIABLE indvars_iv_next16_i24162 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln137_1_fu_381_p3 SOURCE cluster.c:137 VARIABLE select_ln137_1 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln137_2_fu_304_p3 SOURCE cluster.c:137 VARIABLE select_ln137_2 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_315_p2 SOURCE cluster.c:137 VARIABLE empty LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_285_p2 SOURCE cluster.c:144 VARIABLE add_ln144 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_33s_32s_62_1_1_U54 SOURCE cluster.c:144 VARIABLE mul_ln144 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_1_fu_324_p2 SOURCE cluster.c:144 VARIABLE add_ln144_1 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_2_fu_337_p2 SOURCE cluster.c:144 VARIABLE add_ln144_2 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln144_fu_536_p2 SOURCE cluster.c:144 VARIABLE lshr_ln144 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_fu_356_p2 SOURCE cluster.c:145 VARIABLE add_ln145 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_62_1_1_U53 SOURCE cluster.c:145 VARIABLE mul_ln145 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_1_fu_401_p2 SOURCE cluster.c:145 VARIABLE add_ln145_1 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln145_2_fu_414_p2 SOURCE cluster.c:145 VARIABLE add_ln145_2 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln145_fu_556_p2 SOURCE cluster.c:145 VARIABLE lshr_ln145 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_fu_433_p2 SOURCE cluster.c:146 VARIABLE add_ln146 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln146_1_fu_486_p2 SOURCE cluster.c:146 VARIABLE add_ln146_1 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln146_fu_584_p2 SOURCE cluster.c:146 VARIABLE lshr_ln146 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_fu_437_p2 SOURCE cluster.c:147 VARIABLE add_ln147 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln147_1_fu_450_p2 SOURCE cluster.c:147 VARIABLE add_ln147_1 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln147_fu_604_p2 SOURCE cluster.c:147 VARIABLE lshr_ln147 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32s_62_1_1_U53 SOURCE cluster.c:143 VARIABLE mul_ln143 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_fu_628_p2 SOURCE cluster.c:143 VARIABLE add_ln143 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln143_1_fu_641_p2 SOURCE cluster.c:143 VARIABLE add_ln143_1 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln143_fu_654_p2 SOURCE cluster.c:143 VARIABLE shl_ln143 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln143_1_fu_688_p2 SOURCE cluster.c:143 VARIABLE shl_ln143_1 LOOP VITIS_LOOP_137_1_VITIS_LOOP_140_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false}} AREA {DSP 8 BRAM 0 URAM 0}} cluster {BINDINFO {{BINDTYPE op ID {} IMPL s_axilite LATENCY 0 OPTYPE adapter PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_6_full_dsp_1_U66 SOURCE cluster.c:170 VARIABLE integralImg_data_read LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op adapter} VISIBLE false} {BINDTYPE op ID {} IMPL s_axilite LATENCY 0 OPTYPE adapter PRAGMA {} RTLNAME faddfsub_32ns_32ns_32_6_full_dsp_1_U66 SOURCE cluster.c:170 VARIABLE SAD_w_read LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op adapter} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_1_1_U65 SOURCE cluster.c:170 VARIABLE mul5_i LOOP {} BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub20_i_fu_498_p2 SOURCE cluster.c:170 VARIABLE sub20_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U64 SOURCE cluster.c:10 VARIABLE mul_ln10 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U64 SOURCE cluster.c:41 VARIABLE mul_ln41 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_fu_532_p2 SOURCE cluster.c:170 VARIABLE icmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_538_p2 SOURCE cluster.c:98 VARIABLE add_ln98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln98_fu_544_p3 SOURCE cluster.c:98 VARIABLE select_ln98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U64 SOURCE cluster.c:98 VARIABLE bound139 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_1_fu_578_p2 SOURCE cluster.c:109 VARIABLE add_ln109_1 LOOP VITIS_LOOP_109_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln109_fu_587_p2 SOURCE cluster.c:109 VARIABLE icmp_ln109 LOOP VITIS_LOOP_109_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln109_fu_592_p2 SOURCE cluster.c:109 VARIABLE add_ln109 LOOP VITIS_LOOP_109_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_606_p2 SOURCE cluster.c:109 VARIABLE empty LOOP VITIS_LOOP_109_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME empty_64_fu_674_p2 SOURCE cluster.c:109 VARIABLE empty_64 LOOP VITIS_LOOP_109_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_i22_fu_635_p2 SOURCE cluster.c:170 VARIABLE sub_i22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub2_i_fu_639_p2 SOURCE cluster.c:170 VARIABLE sub2_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U64 SOURCE cluster.c:170 VARIABLE bound149 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 40 BRAM 8 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.48 seconds; current allocated memory: 497.809 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for cluster.
INFO: [VLOG 209-307] Generating Verilog RTL for cluster.
Execute       syn_report -model cluster -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 205.47 MHz
Command     autosyn done; 4.16 sec.
Command   csynth_design done; 12.98 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
INFO-FLOW: Workspace /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls opened at Thu Jul 11 10:57:47 WEST 2024
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2024.1/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2024.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 1.15 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.27 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 1.28 sec.
Execute   apply_ini /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=cluster.c' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'syn.file=cluster.c' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(8)
Execute     add_files /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/cluster.c 
INFO: [HLS 200-10] Adding design file '/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/cluster.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=cluster' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'syn.top=cluster' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(9)
Execute     set_top cluster 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xczu9eg-ffvb1156-2-e' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xczu9eg-ffvb1156-2-e' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(1)
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
Command       create_platform done; 0.15 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.26 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=150MHz' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'clock=150MHz' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(7)
Execute     create_clock -period 150MHz 
Execute       ap_set_clock -name default -period 6.667 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 6.667ns.
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/hls_config.cfg(5)
Execute     config_export -format=xo 
Command   apply_ini done; 0.27 sec.
Execute   apply_ini /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/config.cmdline 
Execute   export_design -flow none 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute     AP::get_vpp_package_output_file
Execute     config_export -flow=none 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=6.667 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=cluster xml_exists=0
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.rtl_wrap.cfg.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.rtl_wrap.cfg.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.rtl_wrap.cfg.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to cluster
INFO-FLOW: DBG:PUTS:       generate_datafile_ip_script ip_types={vitis sysgen} #gSsdmPorts=0
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/kernel.internal.xml top=cluster
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/../../kernel.xml with values: interrupt true debug false compileOptions {} name cluster vlnv xilinx.com:hls:cluster:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=24
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=23 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='cluster_flow_control_loop_pipe_sequential_init
cluster_mul_31ns_32s_62_1_1
cluster_flow_control_loop_pipe_sequential_init
cluster_sitofp_32ns_32_5_no_dsp_1
cluster_mul_32s_32s_32_1_1
cluster_flow_control_loop_pipe_sequential_init
cluster_flow_control_loop_pipe_sequential_init
cluster_flow_control_loop_pipe_sequential_init
cluster_flow_control_loop_pipe_sequential_init
cluster_mul_33s_32s_62_1_1
cluster_flow_control_loop_pipe_sequential_init
cluster_mul_32ns_32ns_64_1_1
cluster_faddfsub_32ns_32ns_32_6_full_dsp_1
cluster_gmem_m_axi
cluster_control_s_axi
cluster_Pipeline_VITIS_LOOP_163_1
cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4
cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2
cluster_Pipeline_VITIS_LOOP_92_1
cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3
cluster_Pipeline_VITIS_LOOP_112_5
cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2
cluster
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/top-io-be.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.compgen.dataonly.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.compgen.dataonly.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.rtl_wrap.cfg.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.compgen.dataonly.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_163_1.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_41_3_VITIS_LOOP_44_4.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_71_2.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_92_1.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_98_2_VITIS_LOOP_101_3.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_112_5.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster_Pipeline_VITIS_LOOP_137_1_VITIS_LOOP_140_2.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.tbgen.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.constraint.tcl 
Execute     sc_get_clocks cluster 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/misc/cluster_faddfsub_32ns_32ns_32_6_full_dsp_1_ip.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/misc/cluster_sitofp_32ns_32_5_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.constraint.tcl 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/cluster.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/common.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/generic/autopilot/interface.gen 
Execute     source /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/.autopilot/db/global.setting.tcl 
Execute     source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2024.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/tls/Dev/wonderland/AmdVitisDisparity/DisparityMalloc/DisparityMalloc_kernel/DisparityMalloc_kernel/hls/impl/ip/pack.sh
Execute     send_msg_by_id INFO @200-802@%s DisparityMalloc_kernel/cluster.xo 
INFO: [HLS 200-802] Generated output file DisparityMalloc_kernel/cluster.xo
Command   export_design done; 20.47 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
