// Seed: 580688134
module module_0 (
    output uwire id_0,
    output supply1 id_1,
    input wand id_2,
    input tri0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    output wor id_6,
    output tri0 id_7,
    input tri id_8,
    output supply1 id_9,
    output tri id_10,
    input supply0 id_11,
    output uwire id_12,
    output supply0 id_13,
    output wor id_14[1 'h0 : -1 'b0],
    input wand id_15,
    input supply1 id_16
);
  logic id_18, id_19;
  logic id_20;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wand id_3,
    output wire id_4,
    output wire id_5,
    input tri0 id_6,
    inout tri1 id_7
);
  assign id_4 = 1'b0;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_6,
      id_1,
      id_0,
      id_4,
      id_5,
      id_5,
      id_3,
      id_0,
      id_0,
      id_7,
      id_5,
      id_7,
      id_4,
      id_2,
      id_3
  );
endmodule
