
MY_MQTT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009378  00000000  00000000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000078  20000000  00009378  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000059c  20000078  000093f0  00018078  2**2
                  ALLOC
  3 .stack        00002004  20000614  0000998c  00018078  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00018078  2**0
                  CONTENTS, READONLY
  5 .comment      000000cc  00000000  00000000  000180a0  2**0
                  CONTENTS, READONLY
  6 .debug_info   0004850d  00000000  00000000  0001816c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00006504  00000000  00000000  00060679  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00010d15  00000000  00000000  00066b7d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000db8  00000000  00000000  00077892  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00001058  00000000  00000000  0007864a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000208be  00000000  00000000  000796a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0001a75f  00000000  00000000  00099f60  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00090b4c  00000000  00000000  000b46bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00002e00  00000000  00000000  0014520c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <_sfixed>:
       0:	20002618 	.word	0x20002618
       4:	000051d1 	.word	0x000051d1
       8:	000051cd 	.word	0x000051cd
       c:	000051cd 	.word	0x000051cd
	...
      2c:	000051cd 	.word	0x000051cd
	...
      38:	000051cd 	.word	0x000051cd
      3c:	000051cd 	.word	0x000051cd
      40:	000051cd 	.word	0x000051cd
      44:	000051cd 	.word	0x000051cd
      48:	000051cd 	.word	0x000051cd
      4c:	0000348d 	.word	0x0000348d
      50:	00002f69 	.word	0x00002f69
      54:	000051cd 	.word	0x000051cd
      58:	000051cd 	.word	0x000051cd
      5c:	000051cd 	.word	0x000051cd
      60:	000051cd 	.word	0x000051cd
      64:	00003929 	.word	0x00003929
      68:	00003939 	.word	0x00003939
      6c:	00003949 	.word	0x00003949
      70:	00003959 	.word	0x00003959
      74:	00003969 	.word	0x00003969
      78:	00003979 	.word	0x00003979
      7c:	0000519d 	.word	0x0000519d
      80:	000051ad 	.word	0x000051ad
      84:	000051bd 	.word	0x000051bd
      88:	000051cd 	.word	0x000051cd
      8c:	000051cd 	.word	0x000051cd
      90:	000051cd 	.word	0x000051cd
	...
      9c:	000051cd 	.word	0x000051cd
      a0:	000051cd 	.word	0x000051cd
      a4:	000051cd 	.word	0x000051cd
      a8:	000051cd 	.word	0x000051cd
      ac:	000051cd 	.word	0x000051cd

000000b0 <__do_global_dtors_aux>:
      b0:	b510      	push	{r4, lr}
      b2:	4c06      	ldr	r4, [pc, #24]	; (cc <__do_global_dtors_aux+0x1c>)
      b4:	7823      	ldrb	r3, [r4, #0]
      b6:	2b00      	cmp	r3, #0
      b8:	d107      	bne.n	ca <__do_global_dtors_aux+0x1a>
      ba:	4b05      	ldr	r3, [pc, #20]	; (d0 <__do_global_dtors_aux+0x20>)
      bc:	2b00      	cmp	r3, #0
      be:	d002      	beq.n	c6 <__do_global_dtors_aux+0x16>
      c0:	4804      	ldr	r0, [pc, #16]	; (d4 <__do_global_dtors_aux+0x24>)
      c2:	e000      	b.n	c6 <__do_global_dtors_aux+0x16>
      c4:	bf00      	nop
      c6:	2301      	movs	r3, #1
      c8:	7023      	strb	r3, [r4, #0]
      ca:	bd10      	pop	{r4, pc}
      cc:	20000078 	.word	0x20000078
      d0:	00000000 	.word	0x00000000
      d4:	00009378 	.word	0x00009378

000000d8 <frame_dummy>:
      d8:	b508      	push	{r3, lr}
      da:	4b08      	ldr	r3, [pc, #32]	; (fc <frame_dummy+0x24>)
      dc:	2b00      	cmp	r3, #0
      de:	d003      	beq.n	e8 <frame_dummy+0x10>
      e0:	4807      	ldr	r0, [pc, #28]	; (100 <frame_dummy+0x28>)
      e2:	4908      	ldr	r1, [pc, #32]	; (104 <frame_dummy+0x2c>)
      e4:	e000      	b.n	e8 <frame_dummy+0x10>
      e6:	bf00      	nop
      e8:	4807      	ldr	r0, [pc, #28]	; (108 <frame_dummy+0x30>)
      ea:	6803      	ldr	r3, [r0, #0]
      ec:	2b00      	cmp	r3, #0
      ee:	d003      	beq.n	f8 <frame_dummy+0x20>
      f0:	4b06      	ldr	r3, [pc, #24]	; (10c <frame_dummy+0x34>)
      f2:	2b00      	cmp	r3, #0
      f4:	d000      	beq.n	f8 <frame_dummy+0x20>
      f6:	4798      	blx	r3
      f8:	bd08      	pop	{r3, pc}
      fa:	46c0      	nop			; (mov r8, r8)
      fc:	00000000 	.word	0x00000000
     100:	00009378 	.word	0x00009378
     104:	2000007c 	.word	0x2000007c
     108:	00009378 	.word	0x00009378
     10c:	00000000 	.word	0x00000000

00000110 <delay_init>:
 *
 * This must be called during start up to initialize the delay routine with
 * the current used main clock. It must run any time the main CPU clock is changed.
 */
void delay_init(void)
{
     110:	b510      	push	{r4, lr}
	cycles_per_ms = system_gclk_gen_get_hz(0);
     112:	2000      	movs	r0, #0
     114:	4b08      	ldr	r3, [pc, #32]	; (138 <delay_init+0x28>)
     116:	4798      	blx	r3
	cycles_per_ms /= 1000;
     118:	4c08      	ldr	r4, [pc, #32]	; (13c <delay_init+0x2c>)
     11a:	21fa      	movs	r1, #250	; 0xfa
     11c:	0089      	lsls	r1, r1, #2
     11e:	47a0      	blx	r4
     120:	4b07      	ldr	r3, [pc, #28]	; (140 <delay_init+0x30>)
     122:	6018      	str	r0, [r3, #0]
	cycles_per_us = cycles_per_ms / 1000;
     124:	21fa      	movs	r1, #250	; 0xfa
     126:	0089      	lsls	r1, r1, #2
     128:	47a0      	blx	r4
     12a:	4b06      	ldr	r3, [pc, #24]	; (144 <delay_init+0x34>)
     12c:	6018      	str	r0, [r3, #0]

	SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_ENABLE_Msk;
     12e:	2205      	movs	r2, #5
     130:	4b05      	ldr	r3, [pc, #20]	; (148 <delay_init+0x38>)
     132:	601a      	str	r2, [r3, #0]
}
     134:	bd10      	pop	{r4, pc}
     136:	46c0      	nop			; (mov r8, r8)
     138:	00004941 	.word	0x00004941
     13c:	00006ac1 	.word	0x00006ac1
     140:	20000004 	.word	0x20000004
     144:	20000000 	.word	0x20000000
     148:	e000e010 	.word	0xe000e010

0000014c <delay_cycles_ms>:
 *
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
     14c:	b530      	push	{r4, r5, lr}
	while (n--) {
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
     14e:	4b08      	ldr	r3, [pc, #32]	; (170 <delay_cycles_ms+0x24>)
     150:	681c      	ldr	r4, [r3, #0]
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
		SysTick->LOAD = n;
     152:	4a08      	ldr	r2, [pc, #32]	; (174 <delay_cycles_ms+0x28>)
		SysTick->VAL = 0;
     154:	2500      	movs	r5, #0

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     156:	2180      	movs	r1, #128	; 0x80
     158:	0249      	lsls	r1, r1, #9
 * \param n  Number of milliseconds to wait
 */
void delay_cycles_ms(
		uint32_t n)
{
	while (n--) {
     15a:	e006      	b.n	16a <delay_cycles_ms+0x1e>
 * \param n  Number of cycles to delay
 */
static inline void delay_cycles(
		const uint32_t n)
{
	if (n > 0) {
     15c:	2c00      	cmp	r4, #0
     15e:	d004      	beq.n	16a <delay_cycles_ms+0x1e>
		SysTick->LOAD = n;
     160:	6054      	str	r4, [r2, #4]
		SysTick->VAL = 0;
     162:	6095      	str	r5, [r2, #8]

		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk)) {
     164:	6813      	ldr	r3, [r2, #0]
     166:	420b      	tst	r3, r1
     168:	d0fc      	beq.n	164 <delay_cycles_ms+0x18>
     16a:	3801      	subs	r0, #1
     16c:	d2f6      	bcs.n	15c <delay_cycles_ms+0x10>
		/* Devide up to blocks of 1ms */
		delay_cycles(cycles_per_ms);
	}
}
     16e:	bd30      	pop	{r4, r5, pc}
     170:	20000004 	.word	0x20000004
     174:	e000e010 	.word	0xe000e010

00000178 <chip_isr>:
#include "conf_winc.h"

static tpfNmBspIsr gpfIsr;

static void chip_isr(void)
{
     178:	b508      	push	{r3, lr}
	if (gpfIsr) {
     17a:	4b03      	ldr	r3, [pc, #12]	; (188 <chip_isr+0x10>)
     17c:	681b      	ldr	r3, [r3, #0]
     17e:	2b00      	cmp	r3, #0
     180:	d000      	beq.n	184 <chip_isr+0xc>
		gpfIsr();
     182:	4798      	blx	r3
	}
}
     184:	bd08      	pop	{r3, pc}
     186:	46c0      	nop			; (mov r8, r8)
     188:	20000094 	.word	0x20000094

0000018c <nm_bsp_sleep>:
 *	@brief	Sleep in units of mSec
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
     18c:	b538      	push	{r3, r4, r5, lr}
	while (u32TimeMsec--) {
     18e:	2800      	cmp	r0, #0
     190:	d006      	beq.n	1a0 <nm_bsp_sleep+0x14>
     192:	1c04      	adds	r4, r0, #0
		delay_ms(1);
     194:	4d03      	ldr	r5, [pc, #12]	; (1a4 <nm_bsp_sleep+0x18>)
     196:	2001      	movs	r0, #1
     198:	47a8      	blx	r5
     19a:	3c01      	subs	r4, #1
 *	@param[IN]	u32TimeMsec
 *				Time in milliseconds
 */
void nm_bsp_sleep(uint32 u32TimeMsec)
{
	while (u32TimeMsec--) {
     19c:	2c00      	cmp	r4, #0
     19e:	d1fa      	bne.n	196 <nm_bsp_sleep+0xa>
		delay_ms(1);
	}
}
     1a0:	bd38      	pop	{r3, r4, r5, pc}
     1a2:	46c0      	nop			; (mov r8, r8)
     1a4:	0000014d 	.word	0x0000014d

000001a8 <nm_bsp_reset>:
 *	@fn		nm_bsp_reset
 *	@brief	Reset NMC1500 SoC by setting CHIP_EN and RESET_N signals low,
 *           CHIP_EN high then RESET_N high
 */
void nm_bsp_reset(void)
{
     1a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     1aa:	4c08      	ldr	r4, [pc, #32]	; (1cc <nm_bsp_reset+0x24>)
     1ac:	2780      	movs	r7, #128	; 0x80
     1ae:	057f      	lsls	r7, r7, #21
     1b0:	6167      	str	r7, [r4, #20]
     1b2:	2680      	movs	r6, #128	; 0x80
     1b4:	0536      	lsls	r6, r6, #20
     1b6:	6166      	str	r6, [r4, #20]
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, false);
	port_pin_set_output_level(CONF_WINC_PIN_RESET, false);
	nm_bsp_sleep(100);
     1b8:	2064      	movs	r0, #100	; 0x64
     1ba:	4d05      	ldr	r5, [pc, #20]	; (1d0 <nm_bsp_reset+0x28>)
     1bc:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     1be:	61a7      	str	r7, [r4, #24]
	port_pin_set_output_level(CONF_WINC_PIN_CHIP_ENABLE, true);
	nm_bsp_sleep(10);
     1c0:	200a      	movs	r0, #10
     1c2:	47a8      	blx	r5
     1c4:	61a6      	str	r6, [r4, #24]
	port_pin_set_output_level(CONF_WINC_PIN_RESET, true);
	nm_bsp_sleep(100);
     1c6:	2064      	movs	r0, #100	; 0x64
     1c8:	47a8      	blx	r5
}
     1ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     1cc:	41004400 	.word	0x41004400
     1d0:	0000018d 	.word	0x0000018d

000001d4 <nm_bsp_init>:
 *	@fn		nm_bsp_init
 *	@brief	Initialize BSP
 *	@return	0 in case of success and -1 in case of failure
 */
sint8 nm_bsp_init(void)
{
     1d4:	b570      	push	{r4, r5, r6, lr}
     1d6:	b082      	sub	sp, #8
	gpfIsr = NULL;
     1d8:	2300      	movs	r3, #0
     1da:	4a13      	ldr	r2, [pc, #76]	; (228 <nm_bsp_init+0x54>)
     1dc:	6013      	str	r3, [r2, #0]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     1de:	ac01      	add	r4, sp, #4
     1e0:	2501      	movs	r5, #1
     1e2:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     1e4:	70a3      	strb	r3, [r4, #2]
	struct port_config pin_conf;

	port_get_config_defaults(&pin_conf);

	/* Configure control pins as output. */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     1e6:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(CONF_WINC_PIN_RESET, &pin_conf);
     1e8:	201b      	movs	r0, #27
     1ea:	1c21      	adds	r1, r4, #0
     1ec:	4e0f      	ldr	r6, [pc, #60]	; (22c <nm_bsp_init+0x58>)
     1ee:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_CHIP_ENABLE, &pin_conf);
     1f0:	201c      	movs	r0, #28
     1f2:	1c21      	adds	r1, r4, #0
     1f4:	47b0      	blx	r6
	port_pin_set_config(CONF_WINC_PIN_WAKE, &pin_conf);
     1f6:	2028      	movs	r0, #40	; 0x28
     1f8:	1c21      	adds	r1, r4, #0
     1fa:	47b0      	blx	r6

	/* Initialize chip IOs. */
	init_chip_pins();

    /* Make sure a 1ms Systick is configured. */
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
     1fc:	4b0c      	ldr	r3, [pc, #48]	; (230 <nm_bsp_init+0x5c>)
     1fe:	681b      	ldr	r3, [r3, #0]
     200:	421d      	tst	r5, r3
     202:	d003      	beq.n	20c <nm_bsp_init+0x38>
     204:	4b0a      	ldr	r3, [pc, #40]	; (230 <nm_bsp_init+0x5c>)
     206:	681b      	ldr	r3, [r3, #0]
     208:	079a      	lsls	r2, r3, #30
     20a:	d401      	bmi.n	210 <nm_bsp_init+0x3c>
	    delay_init();
     20c:	4b09      	ldr	r3, [pc, #36]	; (234 <nm_bsp_init+0x60>)
     20e:	4798      	blx	r3
    }

	/* Perform chip reset. */
	nm_bsp_reset();
     210:	4b09      	ldr	r3, [pc, #36]	; (238 <nm_bsp_init+0x64>)
     212:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
     214:	2201      	movs	r2, #1
     216:	4b09      	ldr	r3, [pc, #36]	; (23c <nm_bsp_init+0x68>)
     218:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
     21a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
     21e:	b662      	cpsie	i

	system_interrupt_enable_global();

	return M2M_SUCCESS;
}
     220:	2000      	movs	r0, #0
     222:	b002      	add	sp, #8
     224:	bd70      	pop	{r4, r5, r6, pc}
     226:	46c0      	nop			; (mov r8, r8)
     228:	20000094 	.word	0x20000094
     22c:	000030e9 	.word	0x000030e9
     230:	e000e010 	.word	0xe000e010
     234:	00000111 	.word	0x00000111
     238:	000001a9 	.word	0x000001a9
     23c:	20000010 	.word	0x20000010

00000240 <nm_bsp_register_isr>:
 *	@brief	Register interrupt service routine
 *	@param[IN]	pfIsr
 *				Pointer to ISR handler
 */
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
     240:	b510      	push	{r4, lr}
     242:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;

	gpfIsr = pfIsr;
     244:	4b0e      	ldr	r3, [pc, #56]	; (280 <nm_bsp_register_isr+0x40>)
     246:	6018      	str	r0, [r3, #0]

	extint_chan_get_config_defaults(&config_extint_chan);
     248:	ac01      	add	r4, sp, #4
     24a:	1c20      	adds	r0, r4, #0
     24c:	4b0d      	ldr	r3, [pc, #52]	; (284 <nm_bsp_register_isr+0x44>)
     24e:	4798      	blx	r3
	config_extint_chan.gpio_pin = CONF_WINC_SPI_INT_PIN;
     250:	2329      	movs	r3, #41	; 0x29
     252:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux = CONF_WINC_SPI_INT_MUX;
     254:	2300      	movs	r3, #0
     256:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull = EXTINT_PULL_UP;
     258:	2301      	movs	r3, #1
     25a:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
     25c:	2302      	movs	r3, #2
     25e:	72e3      	strb	r3, [r4, #11]

	extint_chan_set_config(CONF_WINC_SPI_INT_EIC, &config_extint_chan);
     260:	2009      	movs	r0, #9
     262:	1c21      	adds	r1, r4, #0
     264:	4b08      	ldr	r3, [pc, #32]	; (288 <nm_bsp_register_isr+0x48>)
     266:	4798      	blx	r3
	extint_register_callback(chip_isr, CONF_WINC_SPI_INT_EIC,
     268:	4808      	ldr	r0, [pc, #32]	; (28c <nm_bsp_register_isr+0x4c>)
     26a:	2109      	movs	r1, #9
     26c:	2200      	movs	r2, #0
     26e:	4b08      	ldr	r3, [pc, #32]	; (290 <nm_bsp_register_isr+0x50>)
     270:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     272:	2009      	movs	r0, #9
     274:	2100      	movs	r1, #0
     276:	4b07      	ldr	r3, [pc, #28]	; (294 <nm_bsp_register_isr+0x54>)
     278:	4798      	blx	r3
			EXTINT_CALLBACK_TYPE_DETECT);
}
     27a:	b004      	add	sp, #16
     27c:	bd10      	pop	{r4, pc}
     27e:	46c0      	nop			; (mov r8, r8)
     280:	20000094 	.word	0x20000094
     284:	0000305d 	.word	0x0000305d
     288:	00003071 	.word	0x00003071
     28c:	00000179 	.word	0x00000179
     290:	00002ef9 	.word	0x00002ef9
     294:	00002f29 	.word	0x00002f29

00000298 <nm_bsp_interrupt_ctrl>:
 *	@brief	Enable/Disable interrupts
 *	@param[IN]	u8Enable
 *				'0' disable interrupts. '1' enable interrupts
 */
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
     298:	b508      	push	{r3, lr}
	if (u8Enable) {
     29a:	2800      	cmp	r0, #0
     29c:	d004      	beq.n	2a8 <nm_bsp_interrupt_ctrl+0x10>
		extint_chan_enable_callback(CONF_WINC_SPI_INT_EIC,
     29e:	2009      	movs	r0, #9
     2a0:	2100      	movs	r1, #0
     2a2:	4b04      	ldr	r3, [pc, #16]	; (2b4 <nm_bsp_interrupt_ctrl+0x1c>)
     2a4:	4798      	blx	r3
     2a6:	e003      	b.n	2b0 <nm_bsp_interrupt_ctrl+0x18>
				EXTINT_CALLBACK_TYPE_DETECT);
	} else {
		extint_chan_disable_callback(CONF_WINC_SPI_INT_EIC,
     2a8:	2009      	movs	r0, #9
     2aa:	2100      	movs	r1, #0
     2ac:	4b02      	ldr	r3, [pc, #8]	; (2b8 <nm_bsp_interrupt_ctrl+0x20>)
     2ae:	4798      	blx	r3
				EXTINT_CALLBACK_TYPE_DETECT);
	}
}
     2b0:	bd08      	pop	{r3, pc}
     2b2:	46c0      	nop			; (mov r8, r8)
     2b4:	00002f29 	.word	0x00002f29
     2b8:	00002f49 	.word	0x00002f49

000002bc <nm_bus_init>:
*	@fn		nm_bus_init
*	@brief	Initialize the bus wrapper
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*/
sint8 nm_bus_init(void *pvinit)
{
     2bc:	b530      	push	{r4, r5, lr}
     2be:	b091      	sub	sp, #68	; 0x44
		const struct spi_slave_inst_config *const config)
{
	Assert(slave);
	Assert(config);

	slave->ss_pin          = config->ss_pin;
     2c0:	4c2e      	ldr	r4, [pc, #184]	; (37c <nm_bus_init+0xc0>)
     2c2:	230e      	movs	r3, #14
     2c4:	7023      	strb	r3, [r4, #0]
	slave->address_enabled = config->address_enabled;
     2c6:	2300      	movs	r3, #0
     2c8:	7063      	strb	r3, [r4, #1]
	slave->address         = config->address;
     2ca:	70a3      	strb	r3, [r4, #2]
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
     2cc:	a901      	add	r1, sp, #4
     2ce:	2201      	movs	r2, #1
     2d0:	704a      	strb	r2, [r1, #1]
	config->powersave  = false;
     2d2:	708b      	strb	r3, [r1, #2]
	/* Get default config for pin */
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Edit config to set the pin as output */
	pin_conf.direction = PORT_PIN_DIR_OUTPUT;
     2d4:	700a      	strb	r2, [r1, #0]

	/* Set config on Slave Select pin */
	port_pin_set_config(slave->ss_pin, &pin_conf);
     2d6:	200e      	movs	r0, #14
     2d8:	4b29      	ldr	r3, [pc, #164]	; (380 <nm_bus_init+0xc4>)
     2da:	4798      	blx	r3
	port_pin_set_output_level(slave->ss_pin, true);
     2dc:	7823      	ldrb	r3, [r4, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     2de:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
     2e0:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
     2e2:	2900      	cmp	r1, #0
     2e4:	d103      	bne.n	2ee <nm_bus_init+0x32>
		return &(ports[port_index]->Group[group_index]);
     2e6:	095a      	lsrs	r2, r3, #5
     2e8:	01d2      	lsls	r2, r2, #7
     2ea:	4826      	ldr	r0, [pc, #152]	; (384 <nm_bus_init+0xc8>)
     2ec:	1812      	adds	r2, r2, r0
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
     2ee:	211f      	movs	r1, #31
     2f0:	400b      	ands	r3, r1
     2f2:	2101      	movs	r1, #1
     2f4:	1c08      	adds	r0, r1, #0
     2f6:	4098      	lsls	r0, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
     2f8:	6190      	str	r0, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mode             = SPI_MODE_MASTER;
     2fa:	aa02      	add	r2, sp, #8
     2fc:	7011      	strb	r1, [r2, #0]
	config->data_order       = SPI_DATA_ORDER_MSB;
     2fe:	2300      	movs	r3, #0
     300:	6053      	str	r3, [r2, #4]
	config->transfer_mode    = SPI_TRANSFER_MODE_0;
     302:	6093      	str	r3, [r2, #8]
	config->mux_setting      = SPI_SIGNAL_MUX_SETTING_D;
     304:	20c0      	movs	r0, #192	; 0xc0
     306:	0380      	lsls	r0, r0, #14
     308:	60d0      	str	r0, [r2, #12]
	config->character_size   = SPI_CHARACTER_SIZE_8BIT;
     30a:	7413      	strb	r3, [r2, #16]
	config->run_in_standby   = false;
     30c:	7453      	strb	r3, [r2, #17]
	config->receiver_enable  = true;
     30e:	7491      	strb	r1, [r2, #18]
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	config->select_slave_low_detect_enable= true;
     310:	74d1      	strb	r1, [r2, #19]
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	config->master_slave_select_enable= false;
     312:	7513      	strb	r3, [r2, #20]
#  endif
	config->generator_source = GCLK_GENERATOR_0;
     314:	2124      	movs	r1, #36	; 0x24
     316:	5453      	strb	r3, [r2, r1]

	/* Clear mode specific config */
	memset(&(config->mode_specific), 0, sizeof(config->mode_specific));
     318:	9309      	str	r3, [sp, #36]	; 0x24
     31a:	930a      	str	r3, [sp, #40]	; 0x28
	spi_attach_slave(&slave_inst, &slave_config);

	/* Configure the SPI master. */
	spi_get_config_defaults(&config);
	config.mux_setting = CONF_WINC_SPI_SERCOM_MUX;
	config.pinmux_pad0 = CONF_WINC_SPI_PINMUX_PAD0;
     31c:	4b1a      	ldr	r3, [pc, #104]	; (388 <nm_bus_init+0xcc>)
     31e:	6293      	str	r3, [r2, #40]	; 0x28
	config.pinmux_pad1 = CONF_WINC_SPI_PINMUX_PAD1;
     320:	4b1a      	ldr	r3, [pc, #104]	; (38c <nm_bus_init+0xd0>)
     322:	62d3      	str	r3, [r2, #44]	; 0x2c
	config.pinmux_pad2 = CONF_WINC_SPI_PINMUX_PAD2;
     324:	2301      	movs	r3, #1
     326:	425b      	negs	r3, r3
     328:	6313      	str	r3, [r2, #48]	; 0x30
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
     32a:	4b19      	ldr	r3, [pc, #100]	; (390 <nm_bus_init+0xd4>)
     32c:	6353      	str	r3, [r2, #52]	; 0x34
	config.master_slave_select_enable = false;

	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
     32e:	4b19      	ldr	r3, [pc, #100]	; (394 <nm_bus_init+0xd8>)
     330:	6193      	str	r3, [r2, #24]
	if (spi_init(&master, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) {
     332:	4819      	ldr	r0, [pc, #100]	; (398 <nm_bus_init+0xdc>)
     334:	4919      	ldr	r1, [pc, #100]	; (39c <nm_bus_init+0xe0>)
     336:	4b1a      	ldr	r3, [pc, #104]	; (3a0 <nm_bus_init+0xe4>)
     338:	4798      	blx	r3
     33a:	2800      	cmp	r0, #0
     33c:	d11a      	bne.n	374 <nm_bus_init+0xb8>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     33e:	4d16      	ldr	r5, [pc, #88]	; (398 <nm_bus_init+0xdc>)
     340:	682c      	ldr	r4, [r5, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
     342:	1c20      	adds	r0, r4, #0
     344:	4b17      	ldr	r3, [pc, #92]	; (3a4 <nm_bus_init+0xe8>)
     346:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     348:	231f      	movs	r3, #31
     34a:	4018      	ands	r0, r3
     34c:	2301      	movs	r3, #1
     34e:	4083      	lsls	r3, r0
     350:	1c18      	adds	r0, r3, #0
     352:	4b15      	ldr	r3, [pc, #84]	; (3a8 <nm_bus_init+0xec>)
     354:	6018      	str	r0, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     356:	682a      	ldr	r2, [r5, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     358:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     35a:	2b00      	cmp	r3, #0
     35c:	d1fc      	bne.n	358 <nm_bus_init+0x9c>
		/* Wait until the synchronization is complete */
	}

	/* Enable SPI */
	spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
     35e:	6822      	ldr	r2, [r4, #0]
     360:	2302      	movs	r3, #2
     362:	4313      	orrs	r3, r2
     364:	6023      	str	r3, [r4, #0]
	}

	/* Enable the SPI master. */
	spi_enable(&master);

	nm_bsp_reset();
     366:	4b11      	ldr	r3, [pc, #68]	; (3ac <nm_bus_init+0xf0>)
     368:	4798      	blx	r3
	nm_bsp_sleep(1);
     36a:	2001      	movs	r0, #1
     36c:	4b10      	ldr	r3, [pc, #64]	; (3b0 <nm_bus_init+0xf4>)
     36e:	4798      	blx	r3
#endif
	return result;
     370:	2000      	movs	r0, #0
     372:	e000      	b.n	376 <nm_bus_init+0xba>
	config.pinmux_pad3 = CONF_WINC_SPI_PINMUX_PAD3;
	config.master_slave_select_enable = false;

	config.mode_specific.master.baudrate = CONF_WINC_SPI_CLOCK;
	if (spi_init(&master, CONF_WINC_SPI_MODULE, &config) != STATUS_OK) {
		return M2M_ERR_BUS_FAIL;
     374:	20fa      	movs	r0, #250	; 0xfa
     376:	b240      	sxtb	r0, r0

	nm_bsp_reset();
	nm_bsp_sleep(1);
#endif
	return result;
}
     378:	b011      	add	sp, #68	; 0x44
     37a:	bd30      	pop	{r4, r5, pc}
     37c:	200002e0 	.word	0x200002e0
     380:	000030e9 	.word	0x000030e9
     384:	41004400 	.word	0x41004400
     388:	000c0002 	.word	0x000c0002
     38c:	000d0002 	.word	0x000d0002
     390:	000f0002 	.word	0x000f0002
     394:	00b71b00 	.word	0x00b71b00
     398:	200002e4 	.word	0x200002e4
     39c:	42001000 	.word	0x42001000
     3a0:	00003989 	.word	0x00003989
     3a4:	000038fd 	.word	0x000038fd
     3a8:	e000e100 	.word	0xe000e100
     3ac:	000001a9 	.word	0x000001a9
     3b0:	0000018d 	.word	0x0000018d

000003b4 <nm_bus_ioctl>:
*					Arbitrary parameter depenging on IOCTL
*	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
*	@note	For SPI only, it's important to be able to send/receive at the same time
*/
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
     3b4:	b5f0      	push	{r4, r5, r6, r7, lr}
     3b6:	465f      	mov	r7, fp
     3b8:	4656      	mov	r6, sl
     3ba:	464d      	mov	r5, r9
     3bc:	4644      	mov	r4, r8
     3be:	b4f0      	push	{r4, r5, r6, r7}
     3c0:	b087      	sub	sp, #28
	sint8 s8Ret = 0;
	switch(u8Cmd)
     3c2:	2803      	cmp	r0, #3
     3c4:	d16c      	bne.n	4a0 <nm_bus_ioctl+0xec>
		}
		break;
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
     3c6:	680e      	ldr	r6, [r1, #0]
     3c8:	684d      	ldr	r5, [r1, #4]
     3ca:	890f      	ldrh	r7, [r1, #8]
struct spi_module master;
struct spi_slave_inst slave_inst;

static sint8 spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
	uint8 u8Dummy = 0;
     3cc:	2200      	movs	r2, #0
     3ce:	466b      	mov	r3, sp
     3d0:	75da      	strb	r2, [r3, #23]
     3d2:	3317      	adds	r3, #23
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
	uint16_t txd_data = 0;
	uint16_t rxd_data = 0;

	if (!pu8Mosi) {
     3d4:	2e00      	cmp	r6, #0
     3d6:	d005      	beq.n	3e4 <nm_bus_ioctl+0x30>
		pu8Mosi = &u8Dummy;
		u8SkipMosi = 1;
	}
	else if(!pu8Miso) {
     3d8:	2d00      	cmp	r5, #0
     3da:	d15f      	bne.n	49c <nm_bus_ioctl+0xe8>
		pu8Miso = &u8Dummy;
		u8SkipMiso = 1;
     3dc:	2401      	movs	r4, #1
struct spi_slave_inst slave_inst;

static sint8 spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
	uint8 u8Dummy = 0;
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     3de:	9502      	str	r5, [sp, #8]
	if (!pu8Mosi) {
		pu8Mosi = &u8Dummy;
		u8SkipMosi = 1;
	}
	else if(!pu8Miso) {
		pu8Miso = &u8Dummy;
     3e0:	1c1d      	adds	r5, r3, #0
     3e2:	e004      	b.n	3ee <nm_bus_ioctl+0x3a>
struct spi_slave_inst slave_inst;

static sint8 spi_rw(uint8* pu8Mosi, uint8* pu8Miso, uint16 u16Sz)
{
	uint8 u8Dummy = 0;
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
     3e4:	2400      	movs	r4, #0
	uint16_t txd_data = 0;
	uint16_t rxd_data = 0;

	if (!pu8Mosi) {
		pu8Mosi = &u8Dummy;
		u8SkipMosi = 1;
     3e6:	2001      	movs	r0, #1
     3e8:	9002      	str	r0, [sp, #8]
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
	uint16_t txd_data = 0;
	uint16_t rxd_data = 0;

	if (!pu8Mosi) {
		pu8Mosi = &u8Dummy;
     3ea:	466e      	mov	r6, sp
     3ec:	3617      	adds	r6, #23
	}
	else {
		return M2M_ERR_BUS_FAIL;
	}

	spi_select_slave(&master, &slave_inst, true);
     3ee:	4837      	ldr	r0, [pc, #220]	; (4cc <nm_bus_ioctl+0x118>)
     3f0:	4937      	ldr	r1, [pc, #220]	; (4d0 <nm_bus_ioctl+0x11c>)
     3f2:	2201      	movs	r2, #1
     3f4:	4b37      	ldr	r3, [pc, #220]	; (4d4 <nm_bus_ioctl+0x120>)
     3f6:	4798      	blx	r3

	while (u16Sz) {
     3f8:	2f00      	cmp	r7, #0
     3fa:	d042      	beq.n	482 <nm_bus_ioctl+0xce>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     3fc:	4b33      	ldr	r3, [pc, #204]	; (4cc <nm_bus_ioctl+0x118>)
     3fe:	469a      	mov	sl, r3

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     400:	2101      	movs	r1, #1
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     402:	2204      	movs	r2, #4
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
     404:	2000      	movs	r0, #0
     406:	4684      	mov	ip, r0

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     408:	2304      	movs	r3, #4
     40a:	4699      	mov	r9, r3
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
     40c:	201e      	movs	r0, #30
     40e:	4680      	mov	r8, r0
			;
		*pu8Miso = rxd_data;

		u16Sz--;
		if (!u8SkipMiso)
			pu8Miso++;
     410:	4263      	negs	r3, r4
     412:	4163      	adcs	r3, r4
     414:	9303      	str	r3, [sp, #12]
	}

	spi_select_slave(&master, &slave_inst, true);

	while (u16Sz) {
		txd_data = *pu8Mosi;
     416:	7834      	ldrb	r4, [r6, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     418:	4650      	mov	r0, sl
     41a:	6803      	ldr	r3, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
     41c:	7e18      	ldrb	r0, [r3, #24]
		while (!spi_is_ready_to_write(&master))
     41e:	4208      	tst	r0, r1
     420:	d0fc      	beq.n	41c <nm_bus_ioctl+0x68>
     422:	7e18      	ldrb	r0, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
     424:	4208      	tst	r0, r1
     426:	d0fc      	beq.n	422 <nm_bus_ioctl+0x6e>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
     428:	629c      	str	r4, [r3, #40]	; 0x28
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     42a:	7e18      	ldrb	r0, [r3, #24]
			;
		while(spi_write(&master, txd_data) != STATUS_OK)
			;

		/* Read SPI master data register. */
		while (!spi_is_ready_to_read(&master))
     42c:	4210      	tst	r0, r2
     42e:	d0fc      	beq.n	42a <nm_bus_ioctl+0x76>
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     430:	4826      	ldr	r0, [pc, #152]	; (4cc <nm_bus_ioctl+0x118>)
     432:	7984      	ldrb	r4, [r0, #6]
     434:	9501      	str	r5, [sp, #4]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
     436:	7e18      	ldrb	r0, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
     438:	4210      	tst	r0, r2
     43a:	d0fc      	beq.n	436 <nm_bus_ioctl+0x82>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     43c:	8b5d      	ldrh	r5, [r3, #26]
		/* No data has been received, return */
		return STATUS_ERR_IO;
	}

	/* Return value */
	enum status_code retval = STATUS_OK;
     43e:	4660      	mov	r0, ip

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
     440:	4215      	tst	r5, r2
     442:	d005      	beq.n	450 <nm_bus_ioctl+0x9c>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
     444:	8b58      	ldrh	r0, [r3, #26]
     446:	464d      	mov	r5, r9
     448:	4328      	orrs	r0, r5
     44a:	b280      	uxth	r0, r0
     44c:	8358      	strh	r0, [r3, #26]
	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
		retval = STATUS_ERR_OVERFLOW;
     44e:	4640      	mov	r0, r8
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
     450:	2c01      	cmp	r4, #1
     452:	d104      	bne.n	45e <nm_bus_ioctl+0xaa>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
     454:	6a9d      	ldr	r5, [r3, #40]	; 0x28
     456:	05ed      	lsls	r5, r5, #23
     458:	0ded      	lsrs	r5, r5, #23
     45a:	46ab      	mov	fp, r5
     45c:	e002      	b.n	464 <nm_bus_ioctl+0xb0>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
     45e:	6a9d      	ldr	r5, [r3, #40]	; 0x28
     460:	b2ed      	uxtb	r5, r5
     462:	46ab      	mov	fp, r5
			;
		while (spi_read(&master, &rxd_data) != STATUS_OK)
     464:	2800      	cmp	r0, #0
     466:	d1e6      	bne.n	436 <nm_bus_ioctl+0x82>
     468:	9d01      	ldr	r5, [sp, #4]
			;
		*pu8Miso = rxd_data;
     46a:	4658      	mov	r0, fp
     46c:	7028      	strb	r0, [r5, #0]

		u16Sz--;
     46e:	3f01      	subs	r7, #1
     470:	b2bf      	uxth	r7, r7
		if (!u8SkipMiso)
			pu8Miso++;
     472:	9b03      	ldr	r3, [sp, #12]
     474:	18ed      	adds	r5, r5, r3
		if (!u8SkipMosi)
			pu8Mosi++;
     476:	9c02      	ldr	r4, [sp, #8]
     478:	4263      	negs	r3, r4
     47a:	4163      	adcs	r3, r4
     47c:	18f6      	adds	r6, r6, r3
		return M2M_ERR_BUS_FAIL;
	}

	spi_select_slave(&master, &slave_inst, true);

	while (u16Sz) {
     47e:	2f00      	cmp	r7, #0
     480:	d1c9      	bne.n	416 <nm_bus_ioctl+0x62>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     482:	4b12      	ldr	r3, [pc, #72]	; (4cc <nm_bus_ioctl+0x118>)
     484:	6819      	ldr	r1, [r3, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_TXC);
     486:	2202      	movs	r2, #2
     488:	7e0b      	ldrb	r3, [r1, #24]
			pu8Miso++;
		if (!u8SkipMosi)
			pu8Mosi++;
	}

	while (!spi_is_write_complete(&master))
     48a:	4213      	tst	r3, r2
     48c:	d0fc      	beq.n	488 <nm_bus_ioctl+0xd4>
		;

	spi_select_slave(&master, &slave_inst, false);
     48e:	480f      	ldr	r0, [pc, #60]	; (4cc <nm_bus_ioctl+0x118>)
     490:	490f      	ldr	r1, [pc, #60]	; (4d0 <nm_bus_ioctl+0x11c>)
     492:	2200      	movs	r2, #0
     494:	4b0f      	ldr	r3, [pc, #60]	; (4d4 <nm_bus_ioctl+0x120>)
     496:	4798      	blx	r3

	return M2M_SUCCESS;
     498:	2000      	movs	r0, #0
     49a:	e00e      	b.n	4ba <nm_bus_ioctl+0x106>
	else if(!pu8Miso) {
		pu8Miso = &u8Dummy;
		u8SkipMiso = 1;
	}
	else {
		return M2M_ERR_BUS_FAIL;
     49c:	20fa      	movs	r0, #250	; 0xfa
#elif defined CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
		}
		break;
     49e:	e00c      	b.n	4ba <nm_bus_ioctl+0x106>
#endif
		default:
			s8Ret = -1;
			M2M_ERR("invalide ioclt cmd\n");
     4a0:	480d      	ldr	r0, [pc, #52]	; (4d8 <nm_bus_ioctl+0x124>)
     4a2:	490e      	ldr	r1, [pc, #56]	; (4dc <nm_bus_ioctl+0x128>)
     4a4:	2286      	movs	r2, #134	; 0x86
     4a6:	0052      	lsls	r2, r2, #1
     4a8:	4b0d      	ldr	r3, [pc, #52]	; (4e0 <nm_bus_ioctl+0x12c>)
     4aa:	4798      	blx	r3
     4ac:	480d      	ldr	r0, [pc, #52]	; (4e4 <nm_bus_ioctl+0x130>)
     4ae:	4b0e      	ldr	r3, [pc, #56]	; (4e8 <nm_bus_ioctl+0x134>)
     4b0:	4798      	blx	r3
     4b2:	200d      	movs	r0, #13
     4b4:	4b0d      	ldr	r3, [pc, #52]	; (4ec <nm_bus_ioctl+0x138>)
     4b6:	4798      	blx	r3
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
		}
		break;
#endif
		default:
			s8Ret = -1;
     4b8:	20ff      	movs	r0, #255	; 0xff
			M2M_ERR("invalide ioclt cmd\n");
			break;
	}

	return s8Ret;
     4ba:	b240      	sxtb	r0, r0
}
     4bc:	b007      	add	sp, #28
     4be:	bc3c      	pop	{r2, r3, r4, r5}
     4c0:	4690      	mov	r8, r2
     4c2:	4699      	mov	r9, r3
     4c4:	46a2      	mov	sl, r4
     4c6:	46ab      	mov	fp, r5
     4c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
     4ca:	46c0      	nop			; (mov r8, r8)
     4cc:	200002e4 	.word	0x200002e4
     4d0:	200002e0 	.word	0x200002e0
     4d4:	00003b65 	.word	0x00003b65
     4d8:	000080e8 	.word	0x000080e8
     4dc:	00008110 	.word	0x00008110
     4e0:	00006e51 	.word	0x00006e51
     4e4:	000080fc 	.word	0x000080fc
     4e8:	00006f71 	.word	0x00006f71
     4ec:	00006e85 	.word	0x00006e85

000004f0 <nm_bus_deinit>:
/*
*	@fn		nm_bus_deinit
*	@brief	De-initialize the bus wrapper
*/
sint8 nm_bus_deinit(void)
{
     4f0:	b538      	push	{r3, r4, r5, lr}
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     4f2:	4d0b      	ldr	r5, [pc, #44]	; (520 <nm_bus_deinit+0x30>)
     4f4:	682c      	ldr	r4, [r5, #0]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
     4f6:	1c20      	adds	r0, r4, #0
     4f8:	4b0a      	ldr	r3, [pc, #40]	; (524 <nm_bus_deinit+0x34>)
     4fa:	4798      	blx	r3
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     4fc:	231f      	movs	r3, #31
     4fe:	4018      	ands	r0, r3
     500:	2301      	movs	r3, #1
     502:	4083      	lsls	r3, r0
     504:	1c18      	adds	r0, r3, #0
     506:	2380      	movs	r3, #128	; 0x80
     508:	4a07      	ldr	r2, [pc, #28]	; (528 <nm_bus_deinit+0x38>)
     50a:	50d0      	str	r0, [r2, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
     50c:	682a      	ldr	r2, [r5, #0]

#  ifdef FEATURE_SPI_SYNC_SCHEME_VERSION_2
	/* Return synchronization status */
	return (spi_module->SYNCBUSY.reg);
     50e:	69d3      	ldr	r3, [r2, #28]

#  if SPI_CALLBACK_MODE == true
	system_interrupt_disable(_sercom_get_interrupt_vector(module->hw));
#  endif

	while (spi_is_syncing(module)) {
     510:	2b00      	cmp	r3, #0
     512:	d1fc      	bne.n	50e <nm_bus_deinit+0x1e>
		/* Wait until the synchronization is complete */
	}

	/* Disable SPI */
	spi_module->CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
     514:	6823      	ldr	r3, [r4, #0]
     516:	2202      	movs	r2, #2
     518:	4393      	bics	r3, r2
     51a:	6023      	str	r3, [r4, #0]
#endif /* CONF_WINC_USE_I2C */
#ifdef CONF_WINC_USE_SPI
	spi_disable(&master);
#endif /* CONF_WINC_USE_SPI */
	return result;
}
     51c:	2000      	movs	r0, #0
     51e:	bd38      	pop	{r3, r4, r5, pc}
     520:	200002e4 	.word	0x200002e4
     524:	000038fd 	.word	0x000038fd
     528:	e000e100 	.word	0xe000e100

0000052c <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
     52c:	2a00      	cmp	r2, #0
     52e:	d006      	beq.n	53e <m2m_memcpy+0x12>
     530:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
     532:	780b      	ldrb	r3, [r1, #0]
     534:	7003      	strb	r3, [r0, #0]
		pDst++;
     536:	3001      	adds	r0, #1
		pSrc++;
     538:	3101      	adds	r1, #1
	}while(--sz);
     53a:	4290      	cmp	r0, r2
     53c:	d1f9      	bne.n	532 <m2m_memcpy+0x6>
}
     53e:	4770      	bx	lr

00000540 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
     540:	2a00      	cmp	r2, #0
     542:	d004      	beq.n	54e <m2m_memset+0xe>
     544:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
     546:	7001      	strb	r1, [r0, #0]
		pBuf++;
     548:	3001      	adds	r0, #1
	}while(--sz);
     54a:	4290      	cmp	r0, r2
     54c:	d1fb      	bne.n	546 <m2m_memset+0x6>
}
     54e:	4770      	bx	lr

00000550 <m2m_strlen>:

uint16 m2m_strlen(uint8 * pcStr)
{
     550:	1c03      	adds	r3, r0, #0
	uint16	u16StrLen = 0;
	while(*pcStr)
     552:	7802      	ldrb	r2, [r0, #0]
     554:	2a00      	cmp	r2, #0
     556:	d007      	beq.n	568 <m2m_strlen+0x18>
	}while(--sz);
}

uint16 m2m_strlen(uint8 * pcStr)
{
	uint16	u16StrLen = 0;
     558:	2000      	movs	r0, #0
	while(*pcStr)
	{
		u16StrLen ++;
     55a:	3001      	adds	r0, #1
     55c:	b280      	uxth	r0, r0
		pcStr++;
     55e:	3301      	adds	r3, #1
}

uint16 m2m_strlen(uint8 * pcStr)
{
	uint16	u16StrLen = 0;
	while(*pcStr)
     560:	781a      	ldrb	r2, [r3, #0]
     562:	2a00      	cmp	r2, #0
     564:	d1f9      	bne.n	55a <m2m_strlen+0xa>
     566:	e000      	b.n	56a <m2m_strlen+0x1a>
	}while(--sz);
}

uint16 m2m_strlen(uint8 * pcStr)
{
	uint16	u16StrLen = 0;
     568:	2000      	movs	r0, #0
	{
		u16StrLen ++;
		pcStr++;
	}
	return u16StrLen;
}
     56a:	4770      	bx	lr

0000056c <isr>:
tpfHifCallBack pfOtaCb = NULL;		/*!< pointer to OTA call back function */
tpfHifCallBack pfHifCb = NULL;

static void isr(void)
{
	gu8Interrupt++;
     56c:	4b02      	ldr	r3, [pc, #8]	; (578 <isr+0xc>)
     56e:	781a      	ldrb	r2, [r3, #0]
     570:	3201      	adds	r2, #1
     572:	b2d2      	uxtb	r2, r2
     574:	701a      	strb	r2, [r3, #0]
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
     576:	4770      	bx	lr
     578:	2000009c 	.word	0x2000009c

0000057c <m2m_hif_cb>:
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{


}
     57c:	4770      	bx	lr
     57e:	46c0      	nop			; (mov r8, r8)

00000580 <hif_set_rx_done>:
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(0);
#endif
}
static sint8 hif_set_rx_done(void)
{
     580:	b500      	push	{lr}
     582:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret = M2M_SUCCESS;
#ifdef NM_EDGE_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
     584:	2001      	movs	r0, #1
     586:	4b09      	ldr	r3, [pc, #36]	; (5ac <hif_set_rx_done+0x2c>)
     588:	4798      	blx	r3
#endif

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
     58a:	4809      	ldr	r0, [pc, #36]	; (5b0 <hif_set_rx_done+0x30>)
     58c:	a901      	add	r1, sp, #4
     58e:	4b09      	ldr	r3, [pc, #36]	; (5b4 <hif_set_rx_done+0x34>)
     590:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
     592:	2800      	cmp	r0, #0
     594:	d106      	bne.n	5a4 <hif_set_rx_done+0x24>
	//reg &= ~(1<<0);

	/* Set RX Done */
	reg |= (1<<1);
     596:	2102      	movs	r1, #2
     598:	9b01      	ldr	r3, [sp, #4]
     59a:	4319      	orrs	r1, r3
     59c:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     59e:	4804      	ldr	r0, [pc, #16]	; (5b0 <hif_set_rx_done+0x30>)
     5a0:	4b05      	ldr	r3, [pc, #20]	; (5b8 <hif_set_rx_done+0x38>)
     5a2:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
#ifdef NM_LEVEL_INTERRUPT
	nm_bsp_interrupt_ctrl(1);
#endif
ERR1:
	return ret;
     5a4:	b240      	sxtb	r0, r0

}
     5a6:	b003      	add	sp, #12
     5a8:	bd00      	pop	{pc}
     5aa:	46c0      	nop			; (mov r8, r8)
     5ac:	00000299 	.word	0x00000299
     5b0:	00001070 	.word	0x00001070
     5b4:	0000194d 	.word	0x0000194d
     5b8:	00001959 	.word	0x00001959

000005bc <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
     5bc:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	if(gu8ChipSleep == 0)
     5be:	4b10      	ldr	r3, [pc, #64]	; (600 <hif_chip_wake+0x44>)
     5c0:	781b      	ldrb	r3, [r3, #0]
     5c2:	2b00      	cmp	r3, #0
     5c4:	d113      	bne.n	5ee <hif_chip_wake+0x32>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
     5c6:	4b0f      	ldr	r3, [pc, #60]	; (604 <hif_chip_wake+0x48>)
     5c8:	781b      	ldrb	r3, [r3, #0]
     5ca:	2b03      	cmp	r3, #3
     5cc:	d004      	beq.n	5d8 <hif_chip_wake+0x1c>
     5ce:	4b0d      	ldr	r3, [pc, #52]	; (604 <hif_chip_wake+0x48>)
     5d0:	781b      	ldrb	r3, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
	sint8 ret = M2M_SUCCESS;
     5d2:	2000      	movs	r0, #0
	if(gu8ChipSleep == 0)
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
     5d4:	2b04      	cmp	r3, #4
     5d6:	d10b      	bne.n	5f0 <hif_chip_wake+0x34>
		{
			ret = nm_clkless_wake();
     5d8:	4b0b      	ldr	r3, [pc, #44]	; (608 <hif_chip_wake+0x4c>)
     5da:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
     5dc:	2800      	cmp	r0, #0
     5de:	d10c      	bne.n	5fa <hif_chip_wake+0x3e>
			ret = nm_write_reg(WAKE_REG, WAKE_VALUE);
     5e0:	480a      	ldr	r0, [pc, #40]	; (60c <hif_chip_wake+0x50>)
     5e2:	490b      	ldr	r1, [pc, #44]	; (610 <hif_chip_wake+0x54>)
     5e4:	4b0b      	ldr	r3, [pc, #44]	; (614 <hif_chip_wake+0x58>)
     5e6:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
     5e8:	2800      	cmp	r0, #0
     5ea:	d001      	beq.n	5f0 <hif_chip_wake+0x34>
     5ec:	e005      	b.n	5fa <hif_chip_wake+0x3e>
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
	sint8 ret = M2M_SUCCESS;
     5ee:	2000      	movs	r0, #0
		}
		else
		{
		}
	}
	gu8ChipSleep++;
     5f0:	4b03      	ldr	r3, [pc, #12]	; (600 <hif_chip_wake+0x44>)
     5f2:	781a      	ldrb	r2, [r3, #0]
     5f4:	3201      	adds	r2, #1
     5f6:	b2d2      	uxtb	r2, r2
     5f8:	701a      	strb	r2, [r3, #0]
ERR1:
	return ret;
     5fa:	b240      	sxtb	r0, r0
}
     5fc:	bd08      	pop	{r3, pc}
     5fe:	46c0      	nop			; (mov r8, r8)
     600:	200000b4 	.word	0x200000b4
     604:	200000a4 	.word	0x200000a4
     608:	000012b9 	.word	0x000012b9
     60c:	00001074 	.word	0x00001074
     610:	00005678 	.word	0x00005678
     614:	00001959 	.word	0x00001959

00000618 <hif_set_sleep_mode>:
	The function SHALL return 0 for success and a negative value otherwise.
*/

void hif_set_sleep_mode(uint8 u8Pstype)
{
	gu8ChipMode = u8Pstype;
     618:	4b01      	ldr	r3, [pc, #4]	; (620 <hif_set_sleep_mode+0x8>)
     61a:	7018      	strb	r0, [r3, #0]
}
     61c:	4770      	bx	lr
     61e:	46c0      	nop			; (mov r8, r8)
     620:	200000a4 	.word	0x200000a4

00000624 <hif_chip_sleep>:
*	@brief	To make the chip sleep.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
     624:	b500      	push	{lr}
     626:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;

	if(gu8ChipSleep >= 1)
     628:	4b17      	ldr	r3, [pc, #92]	; (688 <hif_chip_sleep+0x64>)
     62a:	781b      	ldrb	r3, [r3, #0]
     62c:	2b00      	cmp	r3, #0
     62e:	d004      	beq.n	63a <hif_chip_sleep+0x16>
	{
		gu8ChipSleep--;
     630:	4b15      	ldr	r3, [pc, #84]	; (688 <hif_chip_sleep+0x64>)
     632:	781a      	ldrb	r2, [r3, #0]
     634:	3a01      	subs	r2, #1
     636:	b2d2      	uxtb	r2, r2
     638:	701a      	strb	r2, [r3, #0]
	}

	if(gu8ChipSleep == 0)
     63a:	4b13      	ldr	r3, [pc, #76]	; (688 <hif_chip_sleep+0x64>)
     63c:	781b      	ldrb	r3, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_sleep(void)
{
	sint8 ret = M2M_SUCCESS;
     63e:	2000      	movs	r0, #0
	if(gu8ChipSleep >= 1)
	{
		gu8ChipSleep--;
	}

	if(gu8ChipSleep == 0)
     640:	2b00      	cmp	r3, #0
     642:	d11e      	bne.n	682 <hif_chip_sleep+0x5e>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
     644:	4b11      	ldr	r3, [pc, #68]	; (68c <hif_chip_sleep+0x68>)
     646:	781b      	ldrb	r3, [r3, #0]
     648:	2b03      	cmp	r3, #3
     64a:	d003      	beq.n	654 <hif_chip_sleep+0x30>
     64c:	4b0f      	ldr	r3, [pc, #60]	; (68c <hif_chip_sleep+0x68>)
     64e:	781b      	ldrb	r3, [r3, #0]
     650:	2b04      	cmp	r3, #4
     652:	d116      	bne.n	682 <hif_chip_sleep+0x5e>
		{
			uint32 reg = 0;
     654:	2300      	movs	r3, #0
     656:	9301      	str	r3, [sp, #4]
			ret = nm_write_reg(WAKE_REG, SLEEP_VALUE);
     658:	480d      	ldr	r0, [pc, #52]	; (690 <hif_chip_sleep+0x6c>)
     65a:	490e      	ldr	r1, [pc, #56]	; (694 <hif_chip_sleep+0x70>)
     65c:	4b0e      	ldr	r3, [pc, #56]	; (698 <hif_chip_sleep+0x74>)
     65e:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
     660:	2800      	cmp	r0, #0
     662:	d10e      	bne.n	682 <hif_chip_sleep+0x5e>
			/* Clear bit 1 */
			ret = nm_read_reg_with_ret(0x1, &reg);
     664:	2001      	movs	r0, #1
     666:	a901      	add	r1, sp, #4
     668:	4b0c      	ldr	r3, [pc, #48]	; (69c <hif_chip_sleep+0x78>)
     66a:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
     66c:	2800      	cmp	r0, #0
     66e:	d108      	bne.n	682 <hif_chip_sleep+0x5e>
			if(reg&0x2)
     670:	9901      	ldr	r1, [sp, #4]
     672:	078b      	lsls	r3, r1, #30
     674:	d505      	bpl.n	682 <hif_chip_sleep+0x5e>
			{
				reg &=~(1 << 1);
     676:	2302      	movs	r3, #2
     678:	4399      	bics	r1, r3
     67a:	9101      	str	r1, [sp, #4]
				ret = nm_write_reg(0x1, reg);
     67c:	2001      	movs	r0, #1
     67e:	4b06      	ldr	r3, [pc, #24]	; (698 <hif_chip_sleep+0x74>)
     680:	4798      	blx	r3
		else
		{
		}
	}
ERR1:
	return ret;
     682:	b240      	sxtb	r0, r0
}
     684:	b003      	add	sp, #12
     686:	bd00      	pop	{pc}
     688:	200000b4 	.word	0x200000b4
     68c:	200000a4 	.word	0x200000a4
     690:	00001074 	.word	0x00001074
     694:	00004321 	.word	0x00004321
     698:	00001959 	.word	0x00001959
     69c:	0000194d 	.word	0x0000194d

000006a0 <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
     6a0:	b5f0      	push	{r4, r5, r6, r7, lr}
     6a2:	4657      	mov	r7, sl
     6a4:	464e      	mov	r6, r9
     6a6:	4645      	mov	r5, r8
     6a8:	b4e0      	push	{r5, r6, r7}
     6aa:	b086      	sub	sp, #24
     6ac:	4682      	mov	sl, r0
     6ae:	1c0d      	adds	r5, r1, #0
     6b0:	4691      	mov	r9, r2
     6b2:	4698      	mov	r8, r3
     6b4:	ab0e      	add	r3, sp, #56	; 0x38
     6b6:	cb04      	ldmia	r3!, {r2}
     6b8:	881e      	ldrh	r6, [r3, #0]
     6ba:	ab10      	add	r3, sp, #64	; 0x40
     6bc:	881f      	ldrh	r7, [r3, #0]
	sint8		ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
     6be:	237f      	movs	r3, #127	; 0x7f
     6c0:	400b      	ands	r3, r1
     6c2:	ac05      	add	r4, sp, #20
     6c4:	7063      	strb	r3, [r4, #1]
	strHif.u8Gid		= u8Gid;
     6c6:	7020      	strb	r0, [r4, #0]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
     6c8:	2308      	movs	r3, #8
     6ca:	8063      	strh	r3, [r4, #2]
	if(pu8DataBuf != NULL)
     6cc:	2a00      	cmp	r2, #0
     6ce:	d005      	beq.n	6dc <hif_send+0x3c>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
     6d0:	8862      	ldrh	r2, [r4, #2]
     6d2:	1992      	adds	r2, r2, r6
     6d4:	18ba      	adds	r2, r7, r2
     6d6:	b292      	uxth	r2, r2
     6d8:	8062      	strh	r2, [r4, #2]
     6da:	e004      	b.n	6e6 <hif_send+0x46>
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
     6dc:	ab05      	add	r3, sp, #20
     6de:	885a      	ldrh	r2, [r3, #2]
     6e0:	4442      	add	r2, r8
     6e2:	b292      	uxth	r2, r2
     6e4:	805a      	strh	r2, [r3, #2]
	}
	ret = hif_chip_wake();
     6e6:	4b55      	ldr	r3, [pc, #340]	; (83c <hif_send+0x19c>)
     6e8:	4798      	blx	r3
     6ea:	1e04      	subs	r4, r0, #0
	if(ret == M2M_SUCCESS)
     6ec:	d000      	beq.n	6f0 <hif_send+0x50>
     6ee:	e08b      	b.n	808 <hif_send+0x168>
	{
		volatile uint32 reg, dma_addr = 0;
     6f0:	2300      	movs	r3, #0
     6f2:	9303      	str	r3, [sp, #12]
		volatile uint16 cnt = 0;
     6f4:	466a      	mov	r2, sp
     6f6:	80d3      	strh	r3, [r2, #6]

		reg = 0UL;
     6f8:	9302      	str	r3, [sp, #8]
		reg |= (uint32)u8Gid;
     6fa:	9b02      	ldr	r3, [sp, #8]
     6fc:	4652      	mov	r2, sl
     6fe:	4313      	orrs	r3, r2
     700:	9302      	str	r3, [sp, #8]
		reg |= ((uint32)u8Opcode<<8);
     702:	9b02      	ldr	r3, [sp, #8]
     704:	022d      	lsls	r5, r5, #8
     706:	431d      	orrs	r5, r3
     708:	9502      	str	r5, [sp, #8]
		reg |= ((uint32)strHif.u16Length<<16);
     70a:	ab05      	add	r3, sp, #20
     70c:	885b      	ldrh	r3, [r3, #2]
     70e:	9a02      	ldr	r2, [sp, #8]
     710:	041b      	lsls	r3, r3, #16
     712:	4313      	orrs	r3, r2
     714:	9302      	str	r3, [sp, #8]
		ret = nm_write_reg(NMI_STATE_REG,reg);
     716:	9902      	ldr	r1, [sp, #8]
     718:	4849      	ldr	r0, [pc, #292]	; (840 <hif_send+0x1a0>)
     71a:	4b4a      	ldr	r3, [pc, #296]	; (844 <hif_send+0x1a4>)
     71c:	4798      	blx	r3
     71e:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     720:	d000      	beq.n	724 <hif_send+0x84>
     722:	e083      	b.n	82c <hif_send+0x18c>


		reg = 0;
     724:	2300      	movs	r3, #0
     726:	9302      	str	r3, [sp, #8]
		reg |= (1<<1);
     728:	9a02      	ldr	r2, [sp, #8]
     72a:	2302      	movs	r3, #2
     72c:	4313      	orrs	r3, r2
     72e:	9302      	str	r3, [sp, #8]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
     730:	9902      	ldr	r1, [sp, #8]
     732:	4845      	ldr	r0, [pc, #276]	; (848 <hif_send+0x1a8>)
     734:	4b43      	ldr	r3, [pc, #268]	; (844 <hif_send+0x1a4>)
     736:	4798      	blx	r3
     738:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS != ret) goto ERR1;
     73a:	d177      	bne.n	82c <hif_send+0x18c>
		dma_addr = 0;
     73c:	2200      	movs	r2, #0
     73e:	9203      	str	r2, [sp, #12]

		//nm_bsp_interrupt_ctrl(0);

		for(cnt = 0; cnt < 1000; cnt ++)
     740:	466b      	mov	r3, sp
     742:	80da      	strh	r2, [r3, #6]
     744:	88da      	ldrh	r2, [r3, #6]
     746:	b292      	uxth	r2, r2
     748:	4b40      	ldr	r3, [pc, #256]	; (84c <hif_send+0x1ac>)
     74a:	429a      	cmp	r2, r3
     74c:	d81d      	bhi.n	78a <hif_send+0xea>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
     74e:	4b3e      	ldr	r3, [pc, #248]	; (848 <hif_send+0x1a8>)
     750:	469a      	mov	sl, r3
     752:	4d3f      	ldr	r5, [pc, #252]	; (850 <hif_send+0x1b0>)
     754:	4650      	mov	r0, sl
     756:	a902      	add	r1, sp, #8
     758:	47a8      	blx	r5
			if(ret != M2M_SUCCESS) break;
     75a:	2800      	cmp	r0, #0
     75c:	d115      	bne.n	78a <hif_send+0xea>
			if (!(reg & 0x2))
     75e:	9b02      	ldr	r3, [sp, #8]
     760:	079a      	lsls	r2, r3, #30
     762:	d408      	bmi.n	776 <hif_send+0xd6>
			{
				ret = nm_read_reg_with_ret(0x150400,(uint32 *)&dma_addr);
     764:	483b      	ldr	r0, [pc, #236]	; (854 <hif_send+0x1b4>)
     766:	a903      	add	r1, sp, #12
     768:	4b39      	ldr	r3, [pc, #228]	; (850 <hif_send+0x1b0>)
     76a:	4798      	blx	r3
				if(ret != M2M_SUCCESS) {
     76c:	2800      	cmp	r0, #0
     76e:	d00c      	beq.n	78a <hif_send+0xea>
					/*in case of read error clear the dma address and return error*/
					dma_addr = 0;
     770:	2300      	movs	r3, #0
     772:	9303      	str	r3, [sp, #12]
     774:	e009      	b.n	78a <hif_send+0xea>
		if(M2M_SUCCESS != ret) goto ERR1;
		dma_addr = 0;

		//nm_bsp_interrupt_ctrl(0);

		for(cnt = 0; cnt < 1000; cnt ++)
     776:	466c      	mov	r4, sp
     778:	88e3      	ldrh	r3, [r4, #6]
     77a:	3301      	adds	r3, #1
     77c:	b29b      	uxth	r3, r3
     77e:	80e3      	strh	r3, [r4, #6]
     780:	88e2      	ldrh	r2, [r4, #6]
     782:	b292      	uxth	r2, r2
     784:	4b31      	ldr	r3, [pc, #196]	; (84c <hif_send+0x1ac>)
     786:	429a      	cmp	r2, r3
     788:	d9e4      	bls.n	754 <hif_send+0xb4>
				break;
			}
		}
		//nm_bsp_interrupt_ctrl(1);

		if (dma_addr != 0)
     78a:	9b03      	ldr	r3, [sp, #12]
     78c:	2b00      	cmp	r3, #0
     78e:	d04c      	beq.n	82a <hif_send+0x18a>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
     790:	9b03      	ldr	r3, [sp, #12]
     792:	9304      	str	r3, [sp, #16]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
     794:	a905      	add	r1, sp, #20
     796:	884b      	ldrh	r3, [r1, #2]
     798:	b29b      	uxth	r3, r3
     79a:	804b      	strh	r3, [r1, #2]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
     79c:	9804      	ldr	r0, [sp, #16]
     79e:	2208      	movs	r2, #8
     7a0:	4b2d      	ldr	r3, [pc, #180]	; (858 <hif_send+0x1b8>)
     7a2:	4798      	blx	r3
     7a4:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     7a6:	d141      	bne.n	82c <hif_send+0x18c>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
     7a8:	9b04      	ldr	r3, [sp, #16]
     7aa:	3308      	adds	r3, #8
     7ac:	9304      	str	r3, [sp, #16]
			if(pu8CtrlBuf != NULL)
     7ae:	464b      	mov	r3, r9
     7b0:	2b00      	cmp	r3, #0
     7b2:	d009      	beq.n	7c8 <hif_send+0x128>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
     7b4:	9804      	ldr	r0, [sp, #16]
     7b6:	4649      	mov	r1, r9
     7b8:	4642      	mov	r2, r8
     7ba:	4b27      	ldr	r3, [pc, #156]	; (858 <hif_send+0x1b8>)
     7bc:	4798      	blx	r3
     7be:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     7c0:	d134      	bne.n	82c <hif_send+0x18c>
				u32CurrAddr += u16CtrlBufSize;
     7c2:	9b04      	ldr	r3, [sp, #16]
     7c4:	4443      	add	r3, r8
     7c6:	9304      	str	r3, [sp, #16]
			}
			if(pu8DataBuf != NULL)
     7c8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
     7ca:	2a00      	cmp	r2, #0
     7cc:	d00e      	beq.n	7ec <hif_send+0x14c>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
     7ce:	9b04      	ldr	r3, [sp, #16]
     7d0:	4642      	mov	r2, r8
     7d2:	1abf      	subs	r7, r7, r2
     7d4:	18ff      	adds	r7, r7, r3
     7d6:	9704      	str	r7, [sp, #16]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
     7d8:	9804      	ldr	r0, [sp, #16]
     7da:	990e      	ldr	r1, [sp, #56]	; 0x38
     7dc:	1c32      	adds	r2, r6, #0
     7de:	4b1e      	ldr	r3, [pc, #120]	; (858 <hif_send+0x1b8>)
     7e0:	4798      	blx	r3
     7e2:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret) goto ERR1;
     7e4:	d122      	bne.n	82c <hif_send+0x18c>
				u32CurrAddr += u16DataSize;
     7e6:	9b04      	ldr	r3, [sp, #16]
     7e8:	18f6      	adds	r6, r6, r3
     7ea:	9604      	str	r6, [sp, #16]
			}

			reg = dma_addr << 2;
     7ec:	9b03      	ldr	r3, [sp, #12]
     7ee:	009b      	lsls	r3, r3, #2
     7f0:	9302      	str	r3, [sp, #8]
			reg |= (1 << 1);
     7f2:	9a02      	ldr	r2, [sp, #8]
     7f4:	2302      	movs	r3, #2
     7f6:	4313      	orrs	r3, r2
     7f8:	9302      	str	r3, [sp, #8]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
     7fa:	9902      	ldr	r1, [sp, #8]
     7fc:	4817      	ldr	r0, [pc, #92]	; (85c <hif_send+0x1bc>)
     7fe:	4b11      	ldr	r3, [pc, #68]	; (844 <hif_send+0x1a4>)
     800:	4798      	blx	r3
     802:	1e04      	subs	r4, r0, #0
			if(M2M_SUCCESS != ret) goto ERR1;
     804:	d112      	bne.n	82c <hif_send+0x18c>
     806:	e00c      	b.n	822 <hif_send+0x182>
		}

	}
	else
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
     808:	4815      	ldr	r0, [pc, #84]	; (860 <hif_send+0x1c0>)
     80a:	4916      	ldr	r1, [pc, #88]	; (864 <hif_send+0x1c4>)
     80c:	2296      	movs	r2, #150	; 0x96
     80e:	32ff      	adds	r2, #255	; 0xff
     810:	4b15      	ldr	r3, [pc, #84]	; (868 <hif_send+0x1c8>)
     812:	4798      	blx	r3
     814:	4815      	ldr	r0, [pc, #84]	; (86c <hif_send+0x1cc>)
     816:	4b16      	ldr	r3, [pc, #88]	; (870 <hif_send+0x1d0>)
     818:	4798      	blx	r3
     81a:	200d      	movs	r0, #13
     81c:	4b15      	ldr	r3, [pc, #84]	; (874 <hif_send+0x1d4>)
     81e:	4798      	blx	r3
		goto ERR1;
     820:	e004      	b.n	82c <hif_send+0x18c>
	}
	ret = hif_chip_sleep();
     822:	4b15      	ldr	r3, [pc, #84]	; (878 <hif_send+0x1d8>)
     824:	4798      	blx	r3
     826:	1c04      	adds	r4, r0, #0
     828:	e000      	b.n	82c <hif_send+0x18c>
			if(M2M_SUCCESS != ret) goto ERR1;
		}
		else
		{
			M2M_DBG("Failed to alloc rx size\r");
			ret =  M2M_ERR_MEM_ALLOC;
     82a:	24fd      	movs	r4, #253	; 0xfd
		goto ERR1;
	}
	ret = hif_chip_sleep();

ERR1:
	return ret;
     82c:	b260      	sxtb	r0, r4
}
     82e:	b006      	add	sp, #24
     830:	bc1c      	pop	{r2, r3, r4}
     832:	4690      	mov	r8, r2
     834:	4699      	mov	r9, r3
     836:	46a2      	mov	sl, r4
     838:	bdf0      	pop	{r4, r5, r6, r7, pc}
     83a:	46c0      	nop			; (mov r8, r8)
     83c:	000005bd 	.word	0x000005bd
     840:	0000108c 	.word	0x0000108c
     844:	00001959 	.word	0x00001959
     848:	00001078 	.word	0x00001078
     84c:	000003e7 	.word	0x000003e7
     850:	0000194d 	.word	0x0000194d
     854:	00150400 	.word	0x00150400
     858:	000019d9 	.word	0x000019d9
     85c:	0000106c 	.word	0x0000106c
     860:	000080e8 	.word	0x000080e8
     864:	00008130 	.word	0x00008130
     868:	00006e51 	.word	0x00006e51
     86c:	00008154 	.word	0x00008154
     870:	00006f71 	.word	0x00006f71
     874:	00006e85 	.word	0x00006e85
     878:	00000625 	.word	0x00000625

0000087c <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
     87c:	b5f0      	push	{r4, r5, r6, r7, lr}
     87e:	465f      	mov	r7, fp
     880:	4656      	mov	r6, sl
     882:	464d      	mov	r5, r9
     884:	b4e0      	push	{r5, r6, r7}
     886:	b086      	sub	sp, #24
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
     888:	4aa4      	ldr	r2, [pc, #656]	; (b1c <hif_handle_isr+0x2a0>)
     88a:	4692      	mov	sl, r2
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gu8Interrupt--;
     88c:	4691      	mov	r9, r2
{
	sint8 ret = M2M_ERR_BUS_FAIL;
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = hif_chip_wake();
     88e:	4ea4      	ldr	r6, [pc, #656]	; (b20 <hif_handle_isr+0x2a4>)

sint8 hif_handle_isr(void)
{
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
     890:	e137      	b.n	b02 <hif_handle_isr+0x286>
		/*must be at that place because of the race of interrupt increment and that decrement*/
		/*when the interrupt enabled*/
		gu8Interrupt--;
     892:	464a      	mov	r2, r9
     894:	7813      	ldrb	r3, [r2, #0]
     896:	3b01      	subs	r3, #1
     898:	b2db      	uxtb	r3, r3
     89a:	7013      	strb	r3, [r2, #0]
			goto ERR1;
		}
	}
	else
	{
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
     89c:	4fa1      	ldr	r7, [pc, #644]	; (b24 <hif_handle_isr+0x2a8>)
{
	sint8 ret = M2M_ERR_BUS_FAIL;
	uint32 reg;
	volatile tstrHifHdr strHif;

	ret = hif_chip_wake();
     89e:	47b0      	blx	r6
     8a0:	1e04      	subs	r4, r0, #0
	if(ret == M2M_SUCCESS)
     8a2:	d000      	beq.n	8a6 <hif_handle_isr+0x2a>
     8a4:	e110      	b.n	ac8 <hif_handle_isr+0x24c>
	{
		ret = nm_read_reg_with_ret(0x1070, &reg);
     8a6:	48a0      	ldr	r0, [pc, #640]	; (b28 <hif_handle_isr+0x2ac>)
     8a8:	a903      	add	r1, sp, #12
     8aa:	4ba0      	ldr	r3, [pc, #640]	; (b2c <hif_handle_isr+0x2b0>)
     8ac:	4798      	blx	r3
     8ae:	1e04      	subs	r4, r0, #0
		if(M2M_SUCCESS == ret)
     8b0:	d000      	beq.n	8b4 <hif_handle_isr+0x38>
     8b2:	e0fc      	b.n	aae <hif_handle_isr+0x232>
		{
			if(reg & 0x1)	/* New interrupt has been received */
     8b4:	9b03      	ldr	r3, [sp, #12]
     8b6:	07db      	lsls	r3, r3, #31
     8b8:	d400      	bmi.n	8bc <hif_handle_isr+0x40>
     8ba:	e0ec      	b.n	a96 <hif_handle_isr+0x21a>
			{
				uint16 size;

				nm_bsp_interrupt_ctrl(0);
     8bc:	2000      	movs	r0, #0
     8be:	4b9c      	ldr	r3, [pc, #624]	; (b30 <hif_handle_isr+0x2b4>)
     8c0:	4798      	blx	r3
				/*Clearing RX interrupt*/
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
     8c2:	4899      	ldr	r0, [pc, #612]	; (b28 <hif_handle_isr+0x2ac>)
     8c4:	a903      	add	r1, sp, #12
     8c6:	4b99      	ldr	r3, [pc, #612]	; (b2c <hif_handle_isr+0x2b0>)
     8c8:	4798      	blx	r3
     8ca:	1e04      	subs	r4, r0, #0
				if(ret != M2M_SUCCESS)goto ERR1;
     8cc:	d000      	beq.n	8d0 <hif_handle_isr+0x54>
     8ce:	e10c      	b.n	aea <hif_handle_isr+0x26e>
				reg &= ~(1<<0);
     8d0:	2301      	movs	r3, #1
     8d2:	9903      	ldr	r1, [sp, #12]
     8d4:	4399      	bics	r1, r3
     8d6:	9103      	str	r1, [sp, #12]
				ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
     8d8:	4893      	ldr	r0, [pc, #588]	; (b28 <hif_handle_isr+0x2ac>)
     8da:	4b96      	ldr	r3, [pc, #600]	; (b34 <hif_handle_isr+0x2b8>)
     8dc:	4798      	blx	r3
     8de:	1e04      	subs	r4, r0, #0
				if(ret != M2M_SUCCESS)goto ERR1;
     8e0:	d000      	beq.n	8e4 <hif_handle_isr+0x68>
     8e2:	e102      	b.n	aea <hif_handle_isr+0x26e>
				/* read the rx size */
				ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
     8e4:	4890      	ldr	r0, [pc, #576]	; (b28 <hif_handle_isr+0x2ac>)
     8e6:	a903      	add	r1, sp, #12
     8e8:	4b90      	ldr	r3, [pc, #576]	; (b2c <hif_handle_isr+0x2b0>)
     8ea:	4798      	blx	r3
     8ec:	1e04      	subs	r4, r0, #0
				if(M2M_SUCCESS != ret)
     8ee:	d00f      	beq.n	910 <hif_handle_isr+0x94>
				{
					M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_0 bus fail\n");
     8f0:	488c      	ldr	r0, [pc, #560]	; (b24 <hif_handle_isr+0x2a8>)
     8f2:	4991      	ldr	r1, [pc, #580]	; (b38 <hif_handle_isr+0x2bc>)
     8f4:	22e0      	movs	r2, #224	; 0xe0
     8f6:	0052      	lsls	r2, r2, #1
     8f8:	4b90      	ldr	r3, [pc, #576]	; (b3c <hif_handle_isr+0x2c0>)
     8fa:	4798      	blx	r3
     8fc:	4890      	ldr	r0, [pc, #576]	; (b40 <hif_handle_isr+0x2c4>)
     8fe:	4b91      	ldr	r3, [pc, #580]	; (b44 <hif_handle_isr+0x2c8>)
     900:	4798      	blx	r3
     902:	200d      	movs	r0, #13
     904:	4b90      	ldr	r3, [pc, #576]	; (b48 <hif_handle_isr+0x2cc>)
     906:	4798      	blx	r3
					nm_bsp_interrupt_ctrl(1);
     908:	2001      	movs	r0, #1
     90a:	4b89      	ldr	r3, [pc, #548]	; (b30 <hif_handle_isr+0x2b4>)
     90c:	4798      	blx	r3
     90e:	e0ec      	b.n	aea <hif_handle_isr+0x26e>
					goto ERR1;
				}
				gu8HifSizeDone = 0;
     910:	2200      	movs	r2, #0
     912:	4b8e      	ldr	r3, [pc, #568]	; (b4c <hif_handle_isr+0x2d0>)
     914:	701a      	strb	r2, [r3, #0]
				size = (uint16)((reg >> 2) & 0xfff);
     916:	9a03      	ldr	r2, [sp, #12]
     918:	0493      	lsls	r3, r2, #18
     91a:	0d1b      	lsrs	r3, r3, #20
     91c:	469b      	mov	fp, r3
				if (size > 0) {
     91e:	d100      	bne.n	922 <hif_handle_isr+0xa6>
     920:	e0ac      	b.n	a7c <hif_handle_isr+0x200>
					uint32 address = 0;
     922:	2300      	movs	r3, #0
     924:	9305      	str	r3, [sp, #20]
					/**
					start bus transfer
					**/
					ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
     926:	488a      	ldr	r0, [pc, #552]	; (b50 <hif_handle_isr+0x2d4>)
     928:	a905      	add	r1, sp, #20
     92a:	4b80      	ldr	r3, [pc, #512]	; (b2c <hif_handle_isr+0x2b0>)
     92c:	4798      	blx	r3
     92e:	1e04      	subs	r4, r0, #0
					if(M2M_SUCCESS != ret)
     930:	d00f      	beq.n	952 <hif_handle_isr+0xd6>
					{
						M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
     932:	487c      	ldr	r0, [pc, #496]	; (b24 <hif_handle_isr+0x2a8>)
     934:	4980      	ldr	r1, [pc, #512]	; (b38 <hif_handle_isr+0x2bc>)
     936:	22e7      	movs	r2, #231	; 0xe7
     938:	0052      	lsls	r2, r2, #1
     93a:	4b80      	ldr	r3, [pc, #512]	; (b3c <hif_handle_isr+0x2c0>)
     93c:	4798      	blx	r3
     93e:	4885      	ldr	r0, [pc, #532]	; (b54 <hif_handle_isr+0x2d8>)
     940:	4b80      	ldr	r3, [pc, #512]	; (b44 <hif_handle_isr+0x2c8>)
     942:	4798      	blx	r3
     944:	200d      	movs	r0, #13
     946:	4b80      	ldr	r3, [pc, #512]	; (b48 <hif_handle_isr+0x2cc>)
     948:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
     94a:	2001      	movs	r0, #1
     94c:	4b78      	ldr	r3, [pc, #480]	; (b30 <hif_handle_isr+0x2b4>)
     94e:	4798      	blx	r3
     950:	e0c9      	b.n	ae6 <hif_handle_isr+0x26a>
						goto ERR1;
					}
					ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
     952:	ad04      	add	r5, sp, #16
     954:	9805      	ldr	r0, [sp, #20]
     956:	1c29      	adds	r1, r5, #0
     958:	2204      	movs	r2, #4
     95a:	4b7f      	ldr	r3, [pc, #508]	; (b58 <hif_handle_isr+0x2dc>)
     95c:	4798      	blx	r3
     95e:	1c04      	adds	r4, r0, #0
					strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
     960:	886b      	ldrh	r3, [r5, #2]
     962:	b29b      	uxth	r3, r3
     964:	806b      	strh	r3, [r5, #2]
					if(M2M_SUCCESS != ret)
     966:	2800      	cmp	r0, #0
     968:	d00f      	beq.n	98a <hif_handle_isr+0x10e>
					{
						M2M_ERR("(hif) address bus fail\n");
     96a:	486e      	ldr	r0, [pc, #440]	; (b24 <hif_handle_isr+0x2a8>)
     96c:	4972      	ldr	r1, [pc, #456]	; (b38 <hif_handle_isr+0x2bc>)
     96e:	22eb      	movs	r2, #235	; 0xeb
     970:	0052      	lsls	r2, r2, #1
     972:	4b72      	ldr	r3, [pc, #456]	; (b3c <hif_handle_isr+0x2c0>)
     974:	4798      	blx	r3
     976:	4879      	ldr	r0, [pc, #484]	; (b5c <hif_handle_isr+0x2e0>)
     978:	4b72      	ldr	r3, [pc, #456]	; (b44 <hif_handle_isr+0x2c8>)
     97a:	4798      	blx	r3
     97c:	200d      	movs	r0, #13
     97e:	4b72      	ldr	r3, [pc, #456]	; (b48 <hif_handle_isr+0x2cc>)
     980:	4798      	blx	r3
						nm_bsp_interrupt_ctrl(1);
     982:	2001      	movs	r0, #1
     984:	4b6a      	ldr	r3, [pc, #424]	; (b30 <hif_handle_isr+0x2b4>)
     986:	4798      	blx	r3
     988:	e0ad      	b.n	ae6 <hif_handle_isr+0x26a>
						goto ERR1;
					}
					if(strHif.u16Length != size)
     98a:	ab04      	add	r3, sp, #16
     98c:	885b      	ldrh	r3, [r3, #2]
     98e:	b29b      	uxth	r3, r3
     990:	459b      	cmp	fp, r3
     992:	d01d      	beq.n	9d0 <hif_handle_isr+0x154>
					{
						if((size - strHif.u16Length) > 4)
     994:	ab04      	add	r3, sp, #16
     996:	885b      	ldrh	r3, [r3, #2]
     998:	465a      	mov	r2, fp
     99a:	1ad3      	subs	r3, r2, r3
     99c:	2b04      	cmp	r3, #4
     99e:	dd17      	ble.n	9d0 <hif_handle_isr+0x154>
						{
							M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
     9a0:	4860      	ldr	r0, [pc, #384]	; (b24 <hif_handle_isr+0x2a8>)
     9a2:	4965      	ldr	r1, [pc, #404]	; (b38 <hif_handle_isr+0x2bc>)
     9a4:	22e0      	movs	r2, #224	; 0xe0
     9a6:	32ff      	adds	r2, #255	; 0xff
     9a8:	4c64      	ldr	r4, [pc, #400]	; (b3c <hif_handle_isr+0x2c0>)
     9aa:	47a0      	blx	r4
     9ac:	a904      	add	r1, sp, #16
     9ae:	884a      	ldrh	r2, [r1, #2]
     9b0:	b292      	uxth	r2, r2
     9b2:	780b      	ldrb	r3, [r1, #0]
     9b4:	b2db      	uxtb	r3, r3
     9b6:	7849      	ldrb	r1, [r1, #1]
     9b8:	9100      	str	r1, [sp, #0]
     9ba:	4869      	ldr	r0, [pc, #420]	; (b60 <hif_handle_isr+0x2e4>)
     9bc:	4659      	mov	r1, fp
     9be:	47a0      	blx	r4
     9c0:	200d      	movs	r0, #13
     9c2:	4b61      	ldr	r3, [pc, #388]	; (b48 <hif_handle_isr+0x2cc>)
     9c4:	4798      	blx	r3
								size, strHif.u16Length, strHif.u8Gid, strHif.u8Opcode);
							nm_bsp_interrupt_ctrl(1);
     9c6:	2001      	movs	r0, #1
     9c8:	4b59      	ldr	r3, [pc, #356]	; (b30 <hif_handle_isr+0x2b4>)
     9ca:	4798      	blx	r3
							ret = M2M_ERR_BUS_FAIL;
     9cc:	24fa      	movs	r4, #250	; 0xfa
     9ce:	e08a      	b.n	ae6 <hif_handle_isr+0x26a>
							goto ERR1;
						}
					}

					if(M2M_REQ_GRP_WIFI == strHif.u8Gid)
     9d0:	ab04      	add	r3, sp, #16
     9d2:	781b      	ldrb	r3, [r3, #0]
     9d4:	2b01      	cmp	r3, #1
     9d6:	d10d      	bne.n	9f4 <hif_handle_isr+0x178>
					{
						if(pfWifiCb)
     9d8:	4b62      	ldr	r3, [pc, #392]	; (b64 <hif_handle_isr+0x2e8>)
     9da:	681b      	ldr	r3, [r3, #0]
     9dc:	2b00      	cmp	r3, #0
     9de:	d03b      	beq.n	a58 <hif_handle_isr+0x1dc>
							pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     9e0:	aa04      	add	r2, sp, #16
     9e2:	7850      	ldrb	r0, [r2, #1]
     9e4:	b2c0      	uxtb	r0, r0
     9e6:	8851      	ldrh	r1, [r2, #2]
     9e8:	3908      	subs	r1, #8
     9ea:	b289      	uxth	r1, r1
     9ec:	9a05      	ldr	r2, [sp, #20]
     9ee:	3208      	adds	r2, #8
     9f0:	4798      	blx	r3
     9f2:	e031      	b.n	a58 <hif_handle_isr+0x1dc>

					}
					else if(M2M_REQ_GRP_IP == strHif.u8Gid)
     9f4:	ab04      	add	r3, sp, #16
     9f6:	781b      	ldrb	r3, [r3, #0]
     9f8:	2b02      	cmp	r3, #2
     9fa:	d10d      	bne.n	a18 <hif_handle_isr+0x19c>
					{
						if(pfIpCb)
     9fc:	4b5a      	ldr	r3, [pc, #360]	; (b68 <hif_handle_isr+0x2ec>)
     9fe:	681c      	ldr	r4, [r3, #0]
     a00:	2c00      	cmp	r4, #0
     a02:	d029      	beq.n	a58 <hif_handle_isr+0x1dc>
							pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a04:	ab04      	add	r3, sp, #16
     a06:	7858      	ldrb	r0, [r3, #1]
     a08:	b2c0      	uxtb	r0, r0
     a0a:	8859      	ldrh	r1, [r3, #2]
     a0c:	3908      	subs	r1, #8
     a0e:	b289      	uxth	r1, r1
     a10:	9a05      	ldr	r2, [sp, #20]
     a12:	3208      	adds	r2, #8
     a14:	47a0      	blx	r4
     a16:	e01f      	b.n	a58 <hif_handle_isr+0x1dc>
					}
					else if(M2M_REQ_GRP_OTA == strHif.u8Gid)
     a18:	ab04      	add	r3, sp, #16
     a1a:	781b      	ldrb	r3, [r3, #0]
     a1c:	2b04      	cmp	r3, #4
     a1e:	d10d      	bne.n	a3c <hif_handle_isr+0x1c0>
					{
						if(pfOtaCb)
     a20:	4b52      	ldr	r3, [pc, #328]	; (b6c <hif_handle_isr+0x2f0>)
     a22:	681b      	ldr	r3, [r3, #0]
     a24:	2b00      	cmp	r3, #0
     a26:	d017      	beq.n	a58 <hif_handle_isr+0x1dc>
							pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
     a28:	aa04      	add	r2, sp, #16
     a2a:	7850      	ldrb	r0, [r2, #1]
     a2c:	b2c0      	uxtb	r0, r0
     a2e:	8851      	ldrh	r1, [r2, #2]
     a30:	3908      	subs	r1, #8
     a32:	b289      	uxth	r1, r1
     a34:	9a05      	ldr	r2, [sp, #20]
     a36:	3208      	adds	r2, #8
     a38:	4798      	blx	r3
     a3a:	e00d      	b.n	a58 <hif_handle_isr+0x1dc>
					}
					else
					{
						M2M_ERR("(hif) invalid group ID\n");
     a3c:	4839      	ldr	r0, [pc, #228]	; (b24 <hif_handle_isr+0x2a8>)
     a3e:	493e      	ldr	r1, [pc, #248]	; (b38 <hif_handle_isr+0x2bc>)
     a40:	22fc      	movs	r2, #252	; 0xfc
     a42:	0052      	lsls	r2, r2, #1
     a44:	4b3d      	ldr	r3, [pc, #244]	; (b3c <hif_handle_isr+0x2c0>)
     a46:	4798      	blx	r3
     a48:	4849      	ldr	r0, [pc, #292]	; (b70 <hif_handle_isr+0x2f4>)
     a4a:	4b3e      	ldr	r3, [pc, #248]	; (b44 <hif_handle_isr+0x2c8>)
     a4c:	4798      	blx	r3
     a4e:	200d      	movs	r0, #13
     a50:	4b3d      	ldr	r3, [pc, #244]	; (b48 <hif_handle_isr+0x2cc>)
     a52:	4798      	blx	r3
						ret = M2M_ERR_BUS_FAIL;
     a54:	24fa      	movs	r4, #250	; 0xfa
     a56:	e046      	b.n	ae6 <hif_handle_isr+0x26a>
						goto ERR1;
					}
					#ifndef ENABLE_UNO_BOARD
					if(!gu8HifSizeDone)
     a58:	4b3c      	ldr	r3, [pc, #240]	; (b4c <hif_handle_isr+0x2d0>)
     a5a:	781b      	ldrb	r3, [r3, #0]
     a5c:	2b00      	cmp	r3, #0
     a5e:	d13f      	bne.n	ae0 <hif_handle_isr+0x264>
					{
						M2M_ERR("(hif) host app didn't set RX Done\n");
     a60:	4830      	ldr	r0, [pc, #192]	; (b24 <hif_handle_isr+0x2a8>)
     a62:	4935      	ldr	r1, [pc, #212]	; (b38 <hif_handle_isr+0x2bc>)
     a64:	4a43      	ldr	r2, [pc, #268]	; (b74 <hif_handle_isr+0x2f8>)
     a66:	4b35      	ldr	r3, [pc, #212]	; (b3c <hif_handle_isr+0x2c0>)
     a68:	4798      	blx	r3
     a6a:	4843      	ldr	r0, [pc, #268]	; (b78 <hif_handle_isr+0x2fc>)
     a6c:	4b35      	ldr	r3, [pc, #212]	; (b44 <hif_handle_isr+0x2c8>)
     a6e:	4798      	blx	r3
     a70:	200d      	movs	r0, #13
     a72:	4b35      	ldr	r3, [pc, #212]	; (b48 <hif_handle_isr+0x2cc>)
     a74:	4798      	blx	r3
						ret = hif_set_rx_done();
     a76:	4b41      	ldr	r3, [pc, #260]	; (b7c <hif_handle_isr+0x300>)
     a78:	4798      	blx	r3
     a7a:	e031      	b.n	ae0 <hif_handle_isr+0x264>
					#endif
				}
				else
				{
					ret = M2M_ERR_RCV;
					M2M_ERR("(hif) Wrong Size\n");
     a7c:	4829      	ldr	r0, [pc, #164]	; (b24 <hif_handle_isr+0x2a8>)
     a7e:	492e      	ldr	r1, [pc, #184]	; (b38 <hif_handle_isr+0x2bc>)
     a80:	4a3f      	ldr	r2, [pc, #252]	; (b80 <hif_handle_isr+0x304>)
     a82:	4b2e      	ldr	r3, [pc, #184]	; (b3c <hif_handle_isr+0x2c0>)
     a84:	4798      	blx	r3
     a86:	483f      	ldr	r0, [pc, #252]	; (b84 <hif_handle_isr+0x308>)
     a88:	4b2e      	ldr	r3, [pc, #184]	; (b44 <hif_handle_isr+0x2c8>)
     a8a:	4798      	blx	r3
     a8c:	200d      	movs	r0, #13
     a8e:	4b2e      	ldr	r3, [pc, #184]	; (b48 <hif_handle_isr+0x2cc>)
     a90:	4798      	blx	r3
					}
					#endif
				}
				else
				{
					ret = M2M_ERR_RCV;
     a92:	24fe      	movs	r4, #254	; 0xfe
     a94:	e029      	b.n	aea <hif_handle_isr+0x26e>
				}
			}
			else
			{
#ifndef WIN32
				M2M_ERR("(hif) False interrupt %lx",reg);
     a96:	4823      	ldr	r0, [pc, #140]	; (b24 <hif_handle_isr+0x2a8>)
     a98:	4927      	ldr	r1, [pc, #156]	; (b38 <hif_handle_isr+0x2bc>)
     a9a:	4a3b      	ldr	r2, [pc, #236]	; (b88 <hif_handle_isr+0x30c>)
     a9c:	4c27      	ldr	r4, [pc, #156]	; (b3c <hif_handle_isr+0x2c0>)
     a9e:	47a0      	blx	r4
     aa0:	483a      	ldr	r0, [pc, #232]	; (b8c <hif_handle_isr+0x310>)
     aa2:	9903      	ldr	r1, [sp, #12]
     aa4:	47a0      	blx	r4
     aa6:	200d      	movs	r0, #13
     aa8:	4b27      	ldr	r3, [pc, #156]	; (b48 <hif_handle_isr+0x2cc>)
     aaa:	4798      	blx	r3
     aac:	e018      	b.n	ae0 <hif_handle_isr+0x264>
#endif
			}
		}
		else
		{
			M2M_ERR("(hif) Fail to Read interrupt reg\n");
     aae:	481d      	ldr	r0, [pc, #116]	; (b24 <hif_handle_isr+0x2a8>)
     ab0:	4921      	ldr	r1, [pc, #132]	; (b38 <hif_handle_isr+0x2bc>)
     ab2:	2285      	movs	r2, #133	; 0x85
     ab4:	0092      	lsls	r2, r2, #2
     ab6:	4b21      	ldr	r3, [pc, #132]	; (b3c <hif_handle_isr+0x2c0>)
     ab8:	4798      	blx	r3
     aba:	4835      	ldr	r0, [pc, #212]	; (b90 <hif_handle_isr+0x314>)
     abc:	4b21      	ldr	r3, [pc, #132]	; (b44 <hif_handle_isr+0x2c8>)
     abe:	4798      	blx	r3
     ac0:	200d      	movs	r0, #13
     ac2:	4b21      	ldr	r3, [pc, #132]	; (b48 <hif_handle_isr+0x2cc>)
     ac4:	4798      	blx	r3
     ac6:	e010      	b.n	aea <hif_handle_isr+0x26e>
			goto ERR1;
		}
	}
	else
	{
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
     ac8:	1c38      	adds	r0, r7, #0
     aca:	491b      	ldr	r1, [pc, #108]	; (b38 <hif_handle_isr+0x2bc>)
     acc:	4a31      	ldr	r2, [pc, #196]	; (b94 <hif_handle_isr+0x318>)
     ace:	4b1b      	ldr	r3, [pc, #108]	; (b3c <hif_handle_isr+0x2c0>)
     ad0:	4798      	blx	r3
     ad2:	4831      	ldr	r0, [pc, #196]	; (b98 <hif_handle_isr+0x31c>)
     ad4:	4b1b      	ldr	r3, [pc, #108]	; (b44 <hif_handle_isr+0x2c8>)
     ad6:	4798      	blx	r3
     ad8:	200d      	movs	r0, #13
     ada:	4b1b      	ldr	r3, [pc, #108]	; (b48 <hif_handle_isr+0x2cc>)
     adc:	4798      	blx	r3
     ade:	e004      	b.n	aea <hif_handle_isr+0x26e>
		goto ERR1;
	}

	ret = hif_chip_sleep();
     ae0:	4b2e      	ldr	r3, [pc, #184]	; (b9c <hif_handle_isr+0x320>)
     ae2:	4798      	blx	r3
     ae4:	1c04      	adds	r4, r0, #0
		/*when the interrupt enabled*/
		gu8Interrupt--;
		while(1)
		{
			ret = hif_isr();
			if(ret == M2M_SUCCESS) {
     ae6:	2c00      	cmp	r4, #0
     ae8:	d00b      	beq.n	b02 <hif_handle_isr+0x286>
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
     aea:	480e      	ldr	r0, [pc, #56]	; (b24 <hif_handle_isr+0x2a8>)
     aec:	492c      	ldr	r1, [pc, #176]	; (ba0 <hif_handle_isr+0x324>)
     aee:	4a2d      	ldr	r2, [pc, #180]	; (ba4 <hif_handle_isr+0x328>)
     af0:	4d12      	ldr	r5, [pc, #72]	; (b3c <hif_handle_isr+0x2c0>)
     af2:	47a8      	blx	r5
     af4:	b261      	sxtb	r1, r4
     af6:	482c      	ldr	r0, [pc, #176]	; (ba8 <hif_handle_isr+0x32c>)
     af8:	47a8      	blx	r5
     afa:	200d      	movs	r0, #13
     afc:	4b12      	ldr	r3, [pc, #72]	; (b48 <hif_handle_isr+0x2cc>)
     afe:	4798      	blx	r3
			}
		}
     b00:	e6cd      	b.n	89e <hif_handle_isr+0x22>

sint8 hif_handle_isr(void)
{
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
     b02:	4652      	mov	r2, sl
     b04:	7813      	ldrb	r3, [r2, #0]
     b06:	2b00      	cmp	r3, #0
     b08:	d000      	beq.n	b0c <hif_handle_isr+0x290>
     b0a:	e6c2      	b.n	892 <hif_handle_isr+0x16>
			}
		}
	}

	return ret;
}
     b0c:	2000      	movs	r0, #0
     b0e:	b006      	add	sp, #24
     b10:	bc1c      	pop	{r2, r3, r4}
     b12:	4691      	mov	r9, r2
     b14:	469a      	mov	sl, r3
     b16:	46a3      	mov	fp, r4
     b18:	bdf0      	pop	{r4, r5, r6, r7, pc}
     b1a:	46c0      	nop			; (mov r8, r8)
     b1c:	2000009c 	.word	0x2000009c
     b20:	000005bd 	.word	0x000005bd
     b24:	000080e8 	.word	0x000080e8
     b28:	00001070 	.word	0x00001070
     b2c:	0000194d 	.word	0x0000194d
     b30:	00000299 	.word	0x00000299
     b34:	00001959 	.word	0x00001959
     b38:	0000814c 	.word	0x0000814c
     b3c:	00006e51 	.word	0x00006e51
     b40:	00008170 	.word	0x00008170
     b44:	00006f71 	.word	0x00006f71
     b48:	00006e85 	.word	0x00006e85
     b4c:	200000ac 	.word	0x200000ac
     b50:	00001084 	.word	0x00001084
     b54:	00008194 	.word	0x00008194
     b58:	00001965 	.word	0x00001965
     b5c:	000081b8 	.word	0x000081b8
     b60:	000081d0 	.word	0x000081d0
     b64:	20000098 	.word	0x20000098
     b68:	200000a8 	.word	0x200000a8
     b6c:	200000b0 	.word	0x200000b0
     b70:	00008210 	.word	0x00008210
     b74:	000001ff 	.word	0x000001ff
     b78:	00008228 	.word	0x00008228
     b7c:	00000581 	.word	0x00000581
     b80:	00000207 	.word	0x00000207
     b84:	0000824c 	.word	0x0000824c
     b88:	0000020e 	.word	0x0000020e
     b8c:	00008260 	.word	0x00008260
     b90:	0000827c 	.word	0x0000827c
     b94:	0000021a 	.word	0x0000021a
     b98:	000082a0 	.word	0x000082a0
     b9c:	00000625 	.word	0x00000625
     ba0:	00008120 	.word	0x00008120
     ba4:	00000239 	.word	0x00000239
     ba8:	000082c0 	.word	0x000082c0

00000bac <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
     bac:	b5f0      	push	{r4, r5, r6, r7, lr}
     bae:	464f      	mov	r7, r9
     bb0:	4646      	mov	r6, r8
     bb2:	b4c0      	push	{r6, r7}
     bb4:	b083      	sub	sp, #12
     bb6:	1c05      	adds	r5, r0, #0
     bb8:	1c0f      	adds	r7, r1, #0
     bba:	1c16      	adds	r6, r2, #0
     bbc:	4698      	mov	r8, r3
	uint32 address, reg;
	uint16 size;
	sint8 ret = M2M_SUCCESS;

	if(u32Addr == 0 ||pu8Buf == NULL || u16Sz == 0)
     bbe:	2800      	cmp	r0, #0
     bc0:	d003      	beq.n	bca <hif_receive+0x1e>
     bc2:	2900      	cmp	r1, #0
     bc4:	d001      	beq.n	bca <hif_receive+0x1e>
     bc6:	2a00      	cmp	r2, #0
     bc8:	d114      	bne.n	bf4 <hif_receive+0x48>
	{
		if(isDone)
     bca:	4643      	mov	r3, r8
     bcc:	2b00      	cmp	r3, #0
     bce:	d004      	beq.n	bda <hif_receive+0x2e>
		{
			gu8HifSizeDone = 1;
     bd0:	2201      	movs	r2, #1
     bd2:	4b2f      	ldr	r3, [pc, #188]	; (c90 <hif_receive+0xe4>)
     bd4:	701a      	strb	r2, [r3, #0]

			/* set RX done */
			ret = hif_set_rx_done();
     bd6:	4b2f      	ldr	r3, [pc, #188]	; (c94 <hif_receive+0xe8>)
     bd8:	4798      	blx	r3
		}
			
		ret = M2M_ERR_FAIL;
		M2M_ERR(" hif_receive: Invalid argument\n");
     bda:	482f      	ldr	r0, [pc, #188]	; (c98 <hif_receive+0xec>)
     bdc:	492f      	ldr	r1, [pc, #188]	; (c9c <hif_receive+0xf0>)
     bde:	4a30      	ldr	r2, [pc, #192]	; (ca0 <hif_receive+0xf4>)
     be0:	4b30      	ldr	r3, [pc, #192]	; (ca4 <hif_receive+0xf8>)
     be2:	4798      	blx	r3
     be4:	4830      	ldr	r0, [pc, #192]	; (ca8 <hif_receive+0xfc>)
     be6:	4b31      	ldr	r3, [pc, #196]	; (cac <hif_receive+0x100>)
     be8:	4798      	blx	r3
     bea:	200d      	movs	r0, #13
     bec:	4b30      	ldr	r3, [pc, #192]	; (cb0 <hif_receive+0x104>)
     bee:	4798      	blx	r3

			/* set RX done */
			ret = hif_set_rx_done();
		}
			
		ret = M2M_ERR_FAIL;
     bf0:	24f4      	movs	r4, #244	; 0xf4
		M2M_ERR(" hif_receive: Invalid argument\n");
		goto ERR1;
     bf2:	e046      	b.n	c82 <hif_receive+0xd6>
	}

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
     bf4:	482f      	ldr	r0, [pc, #188]	; (cb4 <hif_receive+0x108>)
     bf6:	4669      	mov	r1, sp
     bf8:	4a2f      	ldr	r2, [pc, #188]	; (cb8 <hif_receive+0x10c>)
     bfa:	4790      	blx	r2
     bfc:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto ERR1;
     bfe:	d140      	bne.n	c82 <hif_receive+0xd6>


	size = (uint16)((reg >> 2) & 0xfff);
     c00:	9b00      	ldr	r3, [sp, #0]
     c02:	4699      	mov	r9, r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1,&address);
     c04:	482d      	ldr	r0, [pc, #180]	; (cbc <hif_receive+0x110>)
     c06:	a901      	add	r1, sp, #4
     c08:	4b2b      	ldr	r3, [pc, #172]	; (cb8 <hif_receive+0x10c>)
     c0a:	4798      	blx	r3
     c0c:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto ERR1;
     c0e:	d138      	bne.n	c82 <hif_receive+0xd6>

	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
     c10:	1c28      	adds	r0, r5, #0
     c12:	1c39      	adds	r1, r7, #0
     c14:	1c32      	adds	r2, r6, #0
     c16:	4b2a      	ldr	r3, [pc, #168]	; (cc0 <hif_receive+0x114>)
     c18:	4798      	blx	r3
     c1a:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS)goto ERR1;
     c1c:	d131      	bne.n	c82 <hif_receive+0xd6>

	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
	if(ret != M2M_SUCCESS)goto ERR1;


	size = (uint16)((reg >> 2) & 0xfff);
     c1e:	464b      	mov	r3, r9
     c20:	049f      	lsls	r7, r3, #18
     c22:	0d3f      	lsrs	r7, r7, #20

	/* Receive the payload */
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
	if(ret != M2M_SUCCESS)goto ERR1;

	if(u16Sz > size)
     c24:	42be      	cmp	r6, r7
     c26:	d90d      	bls.n	c44 <hif_receive+0x98>
	{
		ret = M2M_ERR_FAIL;
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
     c28:	481b      	ldr	r0, [pc, #108]	; (c98 <hif_receive+0xec>)
     c2a:	491c      	ldr	r1, [pc, #112]	; (c9c <hif_receive+0xf0>)
     c2c:	4a25      	ldr	r2, [pc, #148]	; (cc4 <hif_receive+0x118>)
     c2e:	4c1d      	ldr	r4, [pc, #116]	; (ca4 <hif_receive+0xf8>)
     c30:	47a0      	blx	r4
     c32:	4825      	ldr	r0, [pc, #148]	; (cc8 <hif_receive+0x11c>)
     c34:	1c31      	adds	r1, r6, #0
     c36:	1c3a      	adds	r2, r7, #0
     c38:	47a0      	blx	r4
     c3a:	200d      	movs	r0, #13
     c3c:	4b1c      	ldr	r3, [pc, #112]	; (cb0 <hif_receive+0x104>)
     c3e:	4798      	blx	r3
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
	if(ret != M2M_SUCCESS)goto ERR1;

	if(u16Sz > size)
	{
		ret = M2M_ERR_FAIL;
     c40:	24f4      	movs	r4, #244	; 0xf4
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
		goto ERR1;
     c42:	e01e      	b.n	c82 <hif_receive+0xd6>
	}
	if((u32Addr < address)||((u32Addr + u16Sz)>(address+size)))
     c44:	9b01      	ldr	r3, [sp, #4]
     c46:	429d      	cmp	r5, r3
     c48:	d303      	bcc.n	c52 <hif_receive+0xa6>
     c4a:	19ad      	adds	r5, r5, r6
     c4c:	18ff      	adds	r7, r7, r3
     c4e:	42bd      	cmp	r5, r7
     c50:	d90c      	bls.n	c6c <hif_receive+0xc0>
	{
		ret = M2M_ERR_FAIL;
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
     c52:	4811      	ldr	r0, [pc, #68]	; (c98 <hif_receive+0xec>)
     c54:	4911      	ldr	r1, [pc, #68]	; (c9c <hif_receive+0xf0>)
     c56:	4a1d      	ldr	r2, [pc, #116]	; (ccc <hif_receive+0x120>)
     c58:	4b12      	ldr	r3, [pc, #72]	; (ca4 <hif_receive+0xf8>)
     c5a:	4798      	blx	r3
     c5c:	481c      	ldr	r0, [pc, #112]	; (cd0 <hif_receive+0x124>)
     c5e:	4b13      	ldr	r3, [pc, #76]	; (cac <hif_receive+0x100>)
     c60:	4798      	blx	r3
     c62:	200d      	movs	r0, #13
     c64:	4b12      	ldr	r3, [pc, #72]	; (cb0 <hif_receive+0x104>)
     c66:	4798      	blx	r3
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
		goto ERR1;
	}
	if((u32Addr < address)||((u32Addr + u16Sz)>(address+size)))
	{
		ret = M2M_ERR_FAIL;
     c68:	24f4      	movs	r4, #244	; 0xf4
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
		goto ERR1;
     c6a:	e00a      	b.n	c82 <hif_receive+0xd6>
	}

	/* check if this is the last packet */
	if((((address+size) - (u32Addr+u16Sz)) <= 0) || isDone)
     c6c:	42bd      	cmp	r5, r7
     c6e:	d002      	beq.n	c76 <hif_receive+0xca>
     c70:	4643      	mov	r3, r8
     c72:	2b00      	cmp	r3, #0
     c74:	d005      	beq.n	c82 <hif_receive+0xd6>
	{
		gu8HifSizeDone = 1;
     c76:	2201      	movs	r2, #1
     c78:	4b05      	ldr	r3, [pc, #20]	; (c90 <hif_receive+0xe4>)
     c7a:	701a      	strb	r2, [r3, #0]

		/* set RX done */
		ret = hif_set_rx_done();
     c7c:	4b05      	ldr	r3, [pc, #20]	; (c94 <hif_receive+0xe8>)
     c7e:	4798      	blx	r3
     c80:	1c04      	adds	r4, r0, #0
	}



ERR1:
	return ret;
     c82:	b260      	sxtb	r0, r4
}
     c84:	b003      	add	sp, #12
     c86:	bc0c      	pop	{r2, r3}
     c88:	4690      	mov	r8, r2
     c8a:	4699      	mov	r9, r3
     c8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     c8e:	46c0      	nop			; (mov r8, r8)
     c90:	200000ac 	.word	0x200000ac
     c94:	00000581 	.word	0x00000581
     c98:	000080e8 	.word	0x000080e8
     c9c:	000083a4 	.word	0x000083a4
     ca0:	0000025e 	.word	0x0000025e
     ca4:	00006e51 	.word	0x00006e51
     ca8:	000082f0 	.word	0x000082f0
     cac:	00006f71 	.word	0x00006f71
     cb0:	00006e85 	.word	0x00006e85
     cb4:	00001070 	.word	0x00001070
     cb8:	0000194d 	.word	0x0000194d
     cbc:	00001084 	.word	0x00001084
     cc0:	00001965 	.word	0x00001965
     cc4:	00000271 	.word	0x00000271
     cc8:	00008310 	.word	0x00008310
     ccc:	00000277 	.word	0x00000277
     cd0:	00008354 	.word	0x00008354

00000cd4 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
     cd4:	b538      	push	{r3, r4, r5, lr}
     cd6:	1e04      	subs	r4, r0, #0
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
     cd8:	2c02      	cmp	r4, #2
     cda:	d009      	beq.n	cf0 <hif_register_cb+0x1c>
     cdc:	2802      	cmp	r0, #2
     cde:	d802      	bhi.n	ce6 <hif_register_cb+0x12>
     ce0:	2801      	cmp	r0, #1
     ce2:	d009      	beq.n	cf8 <hif_register_cb+0x24>
     ce4:	e014      	b.n	d10 <hif_register_cb+0x3c>
     ce6:	2803      	cmp	r0, #3
     ce8:	d00e      	beq.n	d08 <hif_register_cb+0x34>
     cea:	2804      	cmp	r0, #4
     cec:	d008      	beq.n	d00 <hif_register_cb+0x2c>
     cee:	e00f      	b.n	d10 <hif_register_cb+0x3c>
	{
		case M2M_REQ_GRP_IP:
			pfIpCb = fn;
     cf0:	4b0e      	ldr	r3, [pc, #56]	; (d2c <hif_register_cb+0x58>)
     cf2:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
     cf4:	2000      	movs	r0, #0
	switch(u8Grp)
	{
		case M2M_REQ_GRP_IP:
			pfIpCb = fn;
			break;
     cf6:	e017      	b.n	d28 <hif_register_cb+0x54>
		case M2M_REQ_GRP_WIFI:
			pfWifiCb = fn;
     cf8:	4b0d      	ldr	r3, [pc, #52]	; (d30 <hif_register_cb+0x5c>)
     cfa:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
     cfc:	2000      	movs	r0, #0
		case M2M_REQ_GRP_IP:
			pfIpCb = fn;
			break;
		case M2M_REQ_GRP_WIFI:
			pfWifiCb = fn;
			break;
     cfe:	e013      	b.n	d28 <hif_register_cb+0x54>
		case M2M_REQ_GRP_OTA:
			pfOtaCb = fn;
     d00:	4b0c      	ldr	r3, [pc, #48]	; (d34 <hif_register_cb+0x60>)
     d02:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
     d04:	2000      	movs	r0, #0
		case M2M_REQ_GRP_WIFI:
			pfWifiCb = fn;
			break;
		case M2M_REQ_GRP_OTA:
			pfOtaCb = fn;
			break;
     d06:	e00f      	b.n	d28 <hif_register_cb+0x54>
		case M2M_REQ_GRP_HIF:
			pfHifCb = fn;
     d08:	4b0b      	ldr	r3, [pc, #44]	; (d38 <hif_register_cb+0x64>)
     d0a:	6019      	str	r1, [r3, #0]
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
	sint8 ret = M2M_SUCCESS;
     d0c:	2000      	movs	r0, #0
		case M2M_REQ_GRP_OTA:
			pfOtaCb = fn;
			break;
		case M2M_REQ_GRP_HIF:
			pfHifCb = fn;
			break;
     d0e:	e00b      	b.n	d28 <hif_register_cb+0x54>
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
     d10:	480a      	ldr	r0, [pc, #40]	; (d3c <hif_register_cb+0x68>)
     d12:	490b      	ldr	r1, [pc, #44]	; (d40 <hif_register_cb+0x6c>)
     d14:	4a0b      	ldr	r2, [pc, #44]	; (d44 <hif_register_cb+0x70>)
     d16:	4d0c      	ldr	r5, [pc, #48]	; (d48 <hif_register_cb+0x74>)
     d18:	47a8      	blx	r5
     d1a:	480c      	ldr	r0, [pc, #48]	; (d4c <hif_register_cb+0x78>)
     d1c:	1c21      	adds	r1, r4, #0
     d1e:	47a8      	blx	r5
     d20:	200d      	movs	r0, #13
     d22:	4b0b      	ldr	r3, [pc, #44]	; (d50 <hif_register_cb+0x7c>)
     d24:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
     d26:	20f4      	movs	r0, #244	; 0xf4
			break;
	}
	return ret;
     d28:	b240      	sxtb	r0, r0
}
     d2a:	bd38      	pop	{r3, r4, r5, pc}
     d2c:	200000a8 	.word	0x200000a8
     d30:	20000098 	.word	0x20000098
     d34:	200000b0 	.word	0x200000b0
     d38:	200000a0 	.word	0x200000a0
     d3c:	000080e8 	.word	0x000080e8
     d40:	0000813c 	.word	0x0000813c
     d44:	000002a6 	.word	0x000002a6
     d48:	00006e51 	.word	0x00006e51
     d4c:	00008398 	.word	0x00008398
     d50:	00006e85 	.word	0x00006e85

00000d54 <hif_init>:
*				Pointer to the arguments.
*   @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_init(void * arg)
{
     d54:	b508      	push	{r3, lr}
	pfWifiCb = NULL;
     d56:	2300      	movs	r3, #0
     d58:	4a09      	ldr	r2, [pc, #36]	; (d80 <hif_init+0x2c>)
     d5a:	6013      	str	r3, [r2, #0]
	pfIpCb = NULL;
     d5c:	4a09      	ldr	r2, [pc, #36]	; (d84 <hif_init+0x30>)
     d5e:	6013      	str	r3, [r2, #0]

	gu8ChipSleep = 0;
     d60:	4a09      	ldr	r2, [pc, #36]	; (d88 <hif_init+0x34>)
     d62:	7013      	strb	r3, [r2, #0]
	gu8ChipMode = M2M_NO_PS;
     d64:	4a09      	ldr	r2, [pc, #36]	; (d8c <hif_init+0x38>)
     d66:	7013      	strb	r3, [r2, #0]

	gu8Interrupt = 0;
     d68:	4a09      	ldr	r2, [pc, #36]	; (d90 <hif_init+0x3c>)
     d6a:	7013      	strb	r3, [r2, #0]
	nm_bsp_register_isr(isr);
     d6c:	4809      	ldr	r0, [pc, #36]	; (d94 <hif_init+0x40>)
     d6e:	4b0a      	ldr	r3, [pc, #40]	; (d98 <hif_init+0x44>)
     d70:	4798      	blx	r3

	hif_register_cb(M2M_REQ_GRP_HIF,m2m_hif_cb);
     d72:	2003      	movs	r0, #3
     d74:	4909      	ldr	r1, [pc, #36]	; (d9c <hif_init+0x48>)
     d76:	4b0a      	ldr	r3, [pc, #40]	; (da0 <hif_init+0x4c>)
     d78:	4798      	blx	r3

	return M2M_SUCCESS;
}
     d7a:	2000      	movs	r0, #0
     d7c:	bd08      	pop	{r3, pc}
     d7e:	46c0      	nop			; (mov r8, r8)
     d80:	20000098 	.word	0x20000098
     d84:	200000a8 	.word	0x200000a8
     d88:	200000b4 	.word	0x200000b4
     d8c:	200000a4 	.word	0x200000a4
     d90:	2000009c 	.word	0x2000009c
     d94:	0000056d 	.word	0x0000056d
     d98:	00000241 	.word	0x00000241
     d9c:	0000057d 	.word	0x0000057d
     da0:	00000cd5 	.word	0x00000cd5

00000da4 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
     da4:	b530      	push	{r4, r5, lr}
     da6:	b09f      	sub	sp, #124	; 0x7c
     da8:	1c04      	adds	r4, r0, #0
     daa:	1c15      	adds	r5, r2, #0
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
     dac:	282c      	cmp	r0, #44	; 0x2c
     dae:	d111      	bne.n	dd4 <m2m_wifi_cb+0x30>
	{
		tstrM2mWifiStateChanged strState;
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
     db0:	1c10      	adds	r0, r2, #0
     db2:	a903      	add	r1, sp, #12
     db4:	2204      	movs	r2, #4
     db6:	2300      	movs	r3, #0
     db8:	4c7c      	ldr	r4, [pc, #496]	; (fac <m2m_wifi_cb+0x208>)
     dba:	47a0      	blx	r4
     dbc:	2800      	cmp	r0, #0
     dbe:	d000      	beq.n	dc2 <m2m_wifi_cb+0x1e>
     dc0:	e0f1      	b.n	fa6 <m2m_wifi_cb+0x202>
		{
			if (gpfAppWifiCb)
     dc2:	4b7b      	ldr	r3, [pc, #492]	; (fb0 <m2m_wifi_cb+0x20c>)
     dc4:	681b      	ldr	r3, [r3, #0]
     dc6:	2b00      	cmp	r3, #0
     dc8:	d100      	bne.n	dcc <m2m_wifi_cb+0x28>
     dca:	e0ec      	b.n	fa6 <m2m_wifi_cb+0x202>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
     dcc:	202c      	movs	r0, #44	; 0x2c
     dce:	a903      	add	r1, sp, #12
     dd0:	4798      	blx	r3
     dd2:	e0e8      	b.n	fa6 <m2m_wifi_cb+0x202>
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
     dd4:	2806      	cmp	r0, #6
     dd6:	d111      	bne.n	dfc <m2m_wifi_cb+0x58>
	{
		tstrM2MConnInfo		strConnInfo;
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
     dd8:	1c10      	adds	r0, r2, #0
     dda:	a903      	add	r1, sp, #12
     ddc:	2230      	movs	r2, #48	; 0x30
     dde:	2301      	movs	r3, #1
     de0:	4c72      	ldr	r4, [pc, #456]	; (fac <m2m_wifi_cb+0x208>)
     de2:	47a0      	blx	r4
     de4:	2800      	cmp	r0, #0
     de6:	d000      	beq.n	dea <m2m_wifi_cb+0x46>
     de8:	e0dd      	b.n	fa6 <m2m_wifi_cb+0x202>
		{
			if(gpfAppWifiCb)
     dea:	4b71      	ldr	r3, [pc, #452]	; (fb0 <m2m_wifi_cb+0x20c>)
     dec:	681b      	ldr	r3, [r3, #0]
     dee:	2b00      	cmp	r3, #0
     df0:	d100      	bne.n	df4 <m2m_wifi_cb+0x50>
     df2:	e0d8      	b.n	fa6 <m2m_wifi_cb+0x202>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
     df4:	2006      	movs	r0, #6
     df6:	a903      	add	r1, sp, #12
     df8:	4798      	blx	r3
     dfa:	e0d4      	b.n	fa6 <m2m_wifi_cb+0x202>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
     dfc:	280e      	cmp	r0, #14
     dfe:	d100      	bne.n	e02 <m2m_wifi_cb+0x5e>
     e00:	e0d1      	b.n	fa6 <m2m_wifi_cb+0x202>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
     e02:	2836      	cmp	r0, #54	; 0x36
     e04:	d111      	bne.n	e2a <m2m_wifi_cb+0x86>
	{
		tstrM2MIPConfig strIpConfig;
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
     e06:	1c10      	adds	r0, r2, #0
     e08:	a903      	add	r1, sp, #12
     e0a:	2210      	movs	r2, #16
     e0c:	2300      	movs	r3, #0
     e0e:	4c67      	ldr	r4, [pc, #412]	; (fac <m2m_wifi_cb+0x208>)
     e10:	47a0      	blx	r4
     e12:	2800      	cmp	r0, #0
     e14:	d000      	beq.n	e18 <m2m_wifi_cb+0x74>
     e16:	e0c6      	b.n	fa6 <m2m_wifi_cb+0x202>
		{
			if (gpfAppWifiCb)
     e18:	4b65      	ldr	r3, [pc, #404]	; (fb0 <m2m_wifi_cb+0x20c>)
     e1a:	681b      	ldr	r3, [r3, #0]
     e1c:	2b00      	cmp	r3, #0
     e1e:	d100      	bne.n	e22 <m2m_wifi_cb+0x7e>
     e20:	e0c1      	b.n	fa6 <m2m_wifi_cb+0x202>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig.u32StaticIP);
     e22:	2036      	movs	r0, #54	; 0x36
     e24:	a903      	add	r1, sp, #12
     e26:	4798      	blx	r3
     e28:	e0bd      	b.n	fa6 <m2m_wifi_cb+0x202>
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
     e2a:	2833      	cmp	r0, #51	; 0x33
     e2c:	d116      	bne.n	e5c <m2m_wifi_cb+0xb8>
	{
		tstrM2MWPSInfo strWps;
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
     e2e:	a803      	add	r0, sp, #12
     e30:	2100      	movs	r1, #0
     e32:	2264      	movs	r2, #100	; 0x64
     e34:	4b5f      	ldr	r3, [pc, #380]	; (fb4 <m2m_wifi_cb+0x210>)
     e36:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
     e38:	1c28      	adds	r0, r5, #0
     e3a:	a903      	add	r1, sp, #12
     e3c:	2264      	movs	r2, #100	; 0x64
     e3e:	2300      	movs	r3, #0
     e40:	4c5a      	ldr	r4, [pc, #360]	; (fac <m2m_wifi_cb+0x208>)
     e42:	47a0      	blx	r4
     e44:	2800      	cmp	r0, #0
     e46:	d000      	beq.n	e4a <m2m_wifi_cb+0xa6>
     e48:	e0ad      	b.n	fa6 <m2m_wifi_cb+0x202>
		{
			if (gpfAppWifiCb)
     e4a:	4b59      	ldr	r3, [pc, #356]	; (fb0 <m2m_wifi_cb+0x20c>)
     e4c:	681b      	ldr	r3, [r3, #0]
     e4e:	2b00      	cmp	r3, #0
     e50:	d100      	bne.n	e54 <m2m_wifi_cb+0xb0>
     e52:	e0a8      	b.n	fa6 <m2m_wifi_cb+0x202>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
     e54:	2033      	movs	r0, #51	; 0x33
     e56:	a903      	add	r1, sp, #12
     e58:	4798      	blx	r3
     e5a:	e0a4      	b.n	fa6 <m2m_wifi_cb+0x202>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
     e5c:	2838      	cmp	r0, #56	; 0x38
     e5e:	d123      	bne.n	ea8 <m2m_wifi_cb+0x104>
	{
		uint32  u32ConflictedIP;
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
     e60:	1c10      	adds	r0, r2, #0
     e62:	a903      	add	r1, sp, #12
     e64:	2204      	movs	r2, #4
     e66:	2300      	movs	r3, #0
     e68:	4c50      	ldr	r4, [pc, #320]	; (fac <m2m_wifi_cb+0x208>)
     e6a:	47a0      	blx	r4
     e6c:	2800      	cmp	r0, #0
     e6e:	d000      	beq.n	e72 <m2m_wifi_cb+0xce>
     e70:	e099      	b.n	fa6 <m2m_wifi_cb+0x202>
		{
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n",
     e72:	4851      	ldr	r0, [pc, #324]	; (fb8 <m2m_wifi_cb+0x214>)
     e74:	4c51      	ldr	r4, [pc, #324]	; (fbc <m2m_wifi_cb+0x218>)
     e76:	47a0      	blx	r4
     e78:	9803      	ldr	r0, [sp, #12]
     e7a:	23ff      	movs	r3, #255	; 0xff
     e7c:	1c19      	adds	r1, r3, #0
     e7e:	4001      	ands	r1, r0
     e80:	0a02      	lsrs	r2, r0, #8
     e82:	401a      	ands	r2, r3
     e84:	0c05      	lsrs	r5, r0, #16
     e86:	402b      	ands	r3, r5
     e88:	0e00      	lsrs	r0, r0, #24
     e8a:	9000      	str	r0, [sp, #0]
     e8c:	484c      	ldr	r0, [pc, #304]	; (fc0 <m2m_wifi_cb+0x21c>)
     e8e:	47a0      	blx	r4
     e90:	200d      	movs	r0, #13
     e92:	4b4c      	ldr	r3, [pc, #304]	; (fc4 <m2m_wifi_cb+0x220>)
     e94:	4798      	blx	r3
				BYTE_0(u32ConflictedIP),BYTE_1(u32ConflictedIP),BYTE_2(u32ConflictedIP),BYTE_3(u32ConflictedIP));
			if (gpfAppWifiCb)
     e96:	4b46      	ldr	r3, [pc, #280]	; (fb0 <m2m_wifi_cb+0x20c>)
     e98:	681b      	ldr	r3, [r3, #0]
     e9a:	2b00      	cmp	r3, #0
     e9c:	d100      	bne.n	ea0 <m2m_wifi_cb+0xfc>
     e9e:	e082      	b.n	fa6 <m2m_wifi_cb+0x202>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
     ea0:	2038      	movs	r0, #56	; 0x38
     ea2:	2100      	movs	r1, #0
     ea4:	4798      	blx	r3
     ea6:	e07e      	b.n	fa6 <m2m_wifi_cb+0x202>

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
     ea8:	2811      	cmp	r0, #17
     eaa:	d116      	bne.n	eda <m2m_wifi_cb+0x136>
	{
		tstrM2mScanDone strState;
		gu8scanInProgress = 0;
     eac:	2200      	movs	r2, #0
     eae:	4b46      	ldr	r3, [pc, #280]	; (fc8 <m2m_wifi_cb+0x224>)
     eb0:	701a      	strb	r2, [r3, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
     eb2:	1c28      	adds	r0, r5, #0
     eb4:	a903      	add	r1, sp, #12
     eb6:	2204      	movs	r2, #4
     eb8:	2300      	movs	r3, #0
     eba:	4c3c      	ldr	r4, [pc, #240]	; (fac <m2m_wifi_cb+0x208>)
     ebc:	47a0      	blx	r4
     ebe:	2800      	cmp	r0, #0
     ec0:	d171      	bne.n	fa6 <m2m_wifi_cb+0x202>
		{
			gu8ChNum = strState.u8NumofCh;
     ec2:	ab03      	add	r3, sp, #12
     ec4:	781a      	ldrb	r2, [r3, #0]
     ec6:	4b41      	ldr	r3, [pc, #260]	; (fcc <m2m_wifi_cb+0x228>)
     ec8:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
     eca:	4b39      	ldr	r3, [pc, #228]	; (fb0 <m2m_wifi_cb+0x20c>)
     ecc:	681b      	ldr	r3, [r3, #0]
     ece:	2b00      	cmp	r3, #0
     ed0:	d069      	beq.n	fa6 <m2m_wifi_cb+0x202>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
     ed2:	2011      	movs	r0, #17
     ed4:	a903      	add	r1, sp, #12
     ed6:	4798      	blx	r3
     ed8:	e065      	b.n	fa6 <m2m_wifi_cb+0x202>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
     eda:	2813      	cmp	r0, #19
     edc:	d10f      	bne.n	efe <m2m_wifi_cb+0x15a>
	{
		tstrM2mWifiscanResult strScanResult;
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
     ede:	1c10      	adds	r0, r2, #0
     ee0:	a903      	add	r1, sp, #12
     ee2:	222c      	movs	r2, #44	; 0x2c
     ee4:	2300      	movs	r3, #0
     ee6:	4c31      	ldr	r4, [pc, #196]	; (fac <m2m_wifi_cb+0x208>)
     ee8:	47a0      	blx	r4
     eea:	2800      	cmp	r0, #0
     eec:	d15b      	bne.n	fa6 <m2m_wifi_cb+0x202>
		{
			if (gpfAppWifiCb)
     eee:	4b30      	ldr	r3, [pc, #192]	; (fb0 <m2m_wifi_cb+0x20c>)
     ef0:	681b      	ldr	r3, [r3, #0]
     ef2:	2b00      	cmp	r3, #0
     ef4:	d057      	beq.n	fa6 <m2m_wifi_cb+0x202>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
     ef6:	2013      	movs	r0, #19
     ef8:	a903      	add	r1, sp, #12
     efa:	4798      	blx	r3
     efc:	e053      	b.n	fa6 <m2m_wifi_cb+0x202>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
     efe:	2804      	cmp	r0, #4
     f00:	d10f      	bne.n	f22 <m2m_wifi_cb+0x17e>
	{
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
     f02:	1c10      	adds	r0, r2, #0
     f04:	a91c      	add	r1, sp, #112	; 0x70
     f06:	2204      	movs	r2, #4
     f08:	2300      	movs	r3, #0
     f0a:	4c28      	ldr	r4, [pc, #160]	; (fac <m2m_wifi_cb+0x208>)
     f0c:	47a0      	blx	r4
     f0e:	2800      	cmp	r0, #0
     f10:	d149      	bne.n	fa6 <m2m_wifi_cb+0x202>
		{
			if (gpfAppWifiCb)
     f12:	4b27      	ldr	r3, [pc, #156]	; (fb0 <m2m_wifi_cb+0x20c>)
     f14:	681b      	ldr	r3, [r3, #0]
     f16:	2b00      	cmp	r3, #0
     f18:	d045      	beq.n	fa6 <m2m_wifi_cb+0x202>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
     f1a:	2004      	movs	r0, #4
     f1c:	a91c      	add	r1, sp, #112	; 0x70
     f1e:	4798      	blx	r3
     f20:	e041      	b.n	fa6 <m2m_wifi_cb+0x202>
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
     f22:	2815      	cmp	r0, #21
     f24:	d10f      	bne.n	f46 <m2m_wifi_cb+0x1a2>
	{
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
     f26:	1c10      	adds	r0, r2, #0
     f28:	a91c      	add	r1, sp, #112	; 0x70
     f2a:	2204      	movs	r2, #4
     f2c:	2300      	movs	r3, #0
     f2e:	4c1f      	ldr	r4, [pc, #124]	; (fac <m2m_wifi_cb+0x208>)
     f30:	47a0      	blx	r4
     f32:	2800      	cmp	r0, #0
     f34:	d137      	bne.n	fa6 <m2m_wifi_cb+0x202>
		{
			if (gpfAppWifiCb)
     f36:	4b1e      	ldr	r3, [pc, #120]	; (fb0 <m2m_wifi_cb+0x20c>)
     f38:	681b      	ldr	r3, [r3, #0]
     f3a:	2b00      	cmp	r3, #0
     f3c:	d033      	beq.n	fa6 <m2m_wifi_cb+0x202>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
     f3e:	2015      	movs	r0, #21
     f40:	a91c      	add	r1, sp, #112	; 0x70
     f42:	4798      	blx	r3
     f44:	e02f      	b.n	fa6 <m2m_wifi_cb+0x202>
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
     f46:	2809      	cmp	r0, #9
     f48:	d10f      	bne.n	f6a <m2m_wifi_cb+0x1c6>
	{
		tstrM2MProvisionInfo	strProvInfo;
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
     f4a:	1c10      	adds	r0, r2, #0
     f4c:	a903      	add	r1, sp, #12
     f4e:	2264      	movs	r2, #100	; 0x64
     f50:	2301      	movs	r3, #1
     f52:	4c16      	ldr	r4, [pc, #88]	; (fac <m2m_wifi_cb+0x208>)
     f54:	47a0      	blx	r4
     f56:	2800      	cmp	r0, #0
     f58:	d125      	bne.n	fa6 <m2m_wifi_cb+0x202>
		{
			if(gpfAppWifiCb)
     f5a:	4b15      	ldr	r3, [pc, #84]	; (fb0 <m2m_wifi_cb+0x20c>)
     f5c:	681b      	ldr	r3, [r3, #0]
     f5e:	2b00      	cmp	r3, #0
     f60:	d021      	beq.n	fa6 <m2m_wifi_cb+0x202>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
     f62:	2009      	movs	r0, #9
     f64:	a903      	add	r1, sp, #12
     f66:	4798      	blx	r3
     f68:	e01d      	b.n	fa6 <m2m_wifi_cb+0x202>
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
     f6a:	282a      	cmp	r0, #42	; 0x2a
     f6c:	d10f      	bne.n	f8e <m2m_wifi_cb+0x1ea>
	{
		tstrM2MDefaultConnResp	strResp;
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
     f6e:	1c10      	adds	r0, r2, #0
     f70:	a903      	add	r1, sp, #12
     f72:	2204      	movs	r2, #4
     f74:	2301      	movs	r3, #1
     f76:	4c0d      	ldr	r4, [pc, #52]	; (fac <m2m_wifi_cb+0x208>)
     f78:	47a0      	blx	r4
     f7a:	2800      	cmp	r0, #0
     f7c:	d113      	bne.n	fa6 <m2m_wifi_cb+0x202>
		{
			if(gpfAppWifiCb)
     f7e:	4b0c      	ldr	r3, [pc, #48]	; (fb0 <m2m_wifi_cb+0x20c>)
     f80:	681b      	ldr	r3, [r3, #0]
     f82:	2b00      	cmp	r3, #0
     f84:	d00f      	beq.n	fa6 <m2m_wifi_cb+0x202>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
     f86:	202a      	movs	r0, #42	; 0x2a
     f88:	a903      	add	r1, sp, #12
     f8a:	4798      	blx	r3
     f8c:	e00b      	b.n	fa6 <m2m_wifi_cb+0x202>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
     f8e:	4810      	ldr	r0, [pc, #64]	; (fd0 <m2m_wifi_cb+0x22c>)
     f90:	4910      	ldr	r1, [pc, #64]	; (fd4 <m2m_wifi_cb+0x230>)
     f92:	2288      	movs	r2, #136	; 0x88
     f94:	0052      	lsls	r2, r2, #1
     f96:	4d09      	ldr	r5, [pc, #36]	; (fbc <m2m_wifi_cb+0x218>)
     f98:	47a8      	blx	r5
     f9a:	480f      	ldr	r0, [pc, #60]	; (fd8 <m2m_wifi_cb+0x234>)
     f9c:	1c21      	adds	r1, r4, #0
     f9e:	47a8      	blx	r5
     fa0:	200d      	movs	r0, #13
     fa2:	4b08      	ldr	r3, [pc, #32]	; (fc4 <m2m_wifi_cb+0x220>)
     fa4:	4798      	blx	r3
	}
}
     fa6:	b01f      	add	sp, #124	; 0x7c
     fa8:	bd30      	pop	{r4, r5, pc}
     faa:	46c0      	nop			; (mov r8, r8)
     fac:	00000bad 	.word	0x00000bad
     fb0:	200000b8 	.word	0x200000b8
     fb4:	00000541 	.word	0x00000541
     fb8:	000083bc 	.word	0x000083bc
     fbc:	00006e51 	.word	0x00006e51
     fc0:	000083c8 	.word	0x000083c8
     fc4:	00006e85 	.word	0x00006e85
     fc8:	200000bc 	.word	0x200000bc
     fcc:	200000bd 	.word	0x200000bd
     fd0:	000080e8 	.word	0x000080e8
     fd4:	000083b0 	.word	0x000083b0
     fd8:	000083e8 	.word	0x000083e8

00000fdc <m2m_wifi_init>:
ERR1:
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
     fdc:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;

	gpfAppWifiCb = param->pfAppWifiCb;
     fde:	6802      	ldr	r2, [r0, #0]
     fe0:	4b0c      	ldr	r3, [pc, #48]	; (1014 <m2m_wifi_init+0x38>)
     fe2:	601a      	str	r2, [r3, #0]
#endif

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
     fe4:	2200      	movs	r2, #0
     fe6:	4b0c      	ldr	r3, [pc, #48]	; (1018 <m2m_wifi_init+0x3c>)
     fe8:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(NULL);
     fea:	2000      	movs	r0, #0
     fec:	4b0b      	ldr	r3, [pc, #44]	; (101c <m2m_wifi_init+0x40>)
     fee:	4798      	blx	r3
     ff0:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
     ff2:	d10c      	bne.n	100e <m2m_wifi_init+0x32>
	/* Initialize host interface module */
	ret = hif_init(NULL);
     ff4:	2000      	movs	r0, #0
     ff6:	4b0a      	ldr	r3, [pc, #40]	; (1020 <m2m_wifi_init+0x44>)
     ff8:	4798      	blx	r3
     ffa:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
     ffc:	d104      	bne.n	1008 <m2m_wifi_init+0x2c>

	hif_register_cb(M2M_REQ_GRP_WIFI,m2m_wifi_cb);
     ffe:	2001      	movs	r0, #1
    1000:	4908      	ldr	r1, [pc, #32]	; (1024 <m2m_wifi_init+0x48>)
    1002:	4b09      	ldr	r3, [pc, #36]	; (1028 <m2m_wifi_init+0x4c>)
    1004:	4798      	blx	r3

	return ret;
    1006:	e002      	b.n	100e <m2m_wifi_init+0x32>

_EXIT1:
	nm_drv_deinit(NULL);
    1008:	2000      	movs	r0, #0
    100a:	4b08      	ldr	r3, [pc, #32]	; (102c <m2m_wifi_init+0x50>)
    100c:	4798      	blx	r3
    100e:	b260      	sxtb	r0, r4
_EXIT0:
	return ret;
}
    1010:	bd10      	pop	{r4, pc}
    1012:	46c0      	nop			; (mov r8, r8)
    1014:	200000b8 	.word	0x200000b8
    1018:	200000bc 	.word	0x200000bc
    101c:	00001a4d 	.word	0x00001a4d
    1020:	00000d55 	.word	0x00000d55
    1024:	00000da5 	.word	0x00000da5
    1028:	00000cd5 	.word	0x00000cd5
    102c:	00001c51 	.word	0x00001c51

00001030 <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
    1030:	b508      	push	{r3, lr}
	return hif_handle_isr();
    1032:	4b01      	ldr	r3, [pc, #4]	; (1038 <m2m_wifi_handle_events+0x8>)
    1034:	4798      	blx	r3
}
    1036:	bd08      	pop	{r3, pc}
    1038:	0000087d 	.word	0x0000087d

0000103c <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
    103c:	b5f0      	push	{r4, r5, r6, r7, lr}
    103e:	4657      	mov	r7, sl
    1040:	464e      	mov	r6, r9
    1042:	4645      	mov	r5, r8
    1044:	b4e0      	push	{r5, r6, r7}
    1046:	b0a0      	sub	sp, #128	; 0x80
    1048:	4681      	mov	r9, r0
    104a:	1c0f      	adds	r7, r1, #0
    104c:	1c14      	adds	r4, r2, #0
    104e:	1c1e      	adds	r6, r3, #0
    1050:	ab28      	add	r3, sp, #160	; 0xa0
    1052:	881b      	ldrh	r3, [r3, #0]
    1054:	4698      	mov	r8, r3
    1056:	ab29      	add	r3, sp, #164	; 0xa4
    1058:	781b      	ldrb	r3, [r3, #0]
    105a:	469a      	mov	sl, r3
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;
	if(u8SecType != M2M_WIFI_SEC_OPEN)
    105c:	2a01      	cmp	r2, #1
    105e:	d019      	beq.n	1094 <m2m_wifi_connect_sc+0x58>
	{
		if((pvAuthInfo == NULL)||(m2m_strlen(pvAuthInfo)<=0)||(m2m_strlen(pvAuthInfo)>=M2M_MAX_PSK_LEN))
    1060:	2e00      	cmp	r6, #0
    1062:	d009      	beq.n	1078 <m2m_wifi_connect_sc+0x3c>
    1064:	1c30      	adds	r0, r6, #0
    1066:	4b60      	ldr	r3, [pc, #384]	; (11e8 <m2m_wifi_connect_sc+0x1ac>)
    1068:	4798      	blx	r3
    106a:	2800      	cmp	r0, #0
    106c:	d004      	beq.n	1078 <m2m_wifi_connect_sc+0x3c>
    106e:	1c30      	adds	r0, r6, #0
    1070:	4b5d      	ldr	r3, [pc, #372]	; (11e8 <m2m_wifi_connect_sc+0x1ac>)
    1072:	4798      	blx	r3
    1074:	2840      	cmp	r0, #64	; 0x40
    1076:	d90d      	bls.n	1094 <m2m_wifi_connect_sc+0x58>
		{
			M2M_ERR("PSK LEN INVALID\n");
    1078:	485c      	ldr	r0, [pc, #368]	; (11ec <m2m_wifi_connect_sc+0x1b0>)
    107a:	495d      	ldr	r1, [pc, #372]	; (11f0 <m2m_wifi_connect_sc+0x1b4>)
    107c:	22d9      	movs	r2, #217	; 0xd9
    107e:	0052      	lsls	r2, r2, #1
    1080:	4b5c      	ldr	r3, [pc, #368]	; (11f4 <m2m_wifi_connect_sc+0x1b8>)
    1082:	4798      	blx	r3
    1084:	485c      	ldr	r0, [pc, #368]	; (11f8 <m2m_wifi_connect_sc+0x1bc>)
    1086:	4b5d      	ldr	r3, [pc, #372]	; (11fc <m2m_wifi_connect_sc+0x1c0>)
    1088:	4798      	blx	r3
    108a:	200d      	movs	r0, #13
    108c:	4b5c      	ldr	r3, [pc, #368]	; (1200 <m2m_wifi_connect_sc+0x1c4>)
    108e:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1090:	20f4      	movs	r0, #244	; 0xf4
			goto ERR1;
    1092:	e0a1      	b.n	11d8 <m2m_wifi_connect_sc+0x19c>
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
    1094:	1e7b      	subs	r3, r7, #1
    1096:	2b1f      	cmp	r3, #31
    1098:	d90d      	bls.n	10b6 <m2m_wifi_connect_sc+0x7a>
	{
		M2M_ERR("SSID LEN INVALID\n");
    109a:	4854      	ldr	r0, [pc, #336]	; (11ec <m2m_wifi_connect_sc+0x1b0>)
    109c:	4954      	ldr	r1, [pc, #336]	; (11f0 <m2m_wifi_connect_sc+0x1b4>)
    109e:	22ba      	movs	r2, #186	; 0xba
    10a0:	32ff      	adds	r2, #255	; 0xff
    10a2:	4b54      	ldr	r3, [pc, #336]	; (11f4 <m2m_wifi_connect_sc+0x1b8>)
    10a4:	4798      	blx	r3
    10a6:	4857      	ldr	r0, [pc, #348]	; (1204 <m2m_wifi_connect_sc+0x1c8>)
    10a8:	4b54      	ldr	r3, [pc, #336]	; (11fc <m2m_wifi_connect_sc+0x1c0>)
    10aa:	4798      	blx	r3
    10ac:	200d      	movs	r0, #13
    10ae:	4b54      	ldr	r3, [pc, #336]	; (1200 <m2m_wifi_connect_sc+0x1c4>)
    10b0:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    10b2:	20f4      	movs	r0, #244	; 0xf4
		goto ERR1;
    10b4:	e090      	b.n	11d8 <m2m_wifi_connect_sc+0x19c>
	}

	if(u16Ch>M2M_WIFI_CH_14)
    10b6:	4641      	mov	r1, r8
    10b8:	290d      	cmp	r1, #13
    10ba:	d90f      	bls.n	10dc <m2m_wifi_connect_sc+0xa0>
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
    10bc:	29ff      	cmp	r1, #255	; 0xff
    10be:	d00d      	beq.n	10dc <m2m_wifi_connect_sc+0xa0>
		{
			M2M_ERR("CH INVALID\n");
    10c0:	484a      	ldr	r0, [pc, #296]	; (11ec <m2m_wifi_connect_sc+0x1b0>)
    10c2:	494b      	ldr	r1, [pc, #300]	; (11f0 <m2m_wifi_connect_sc+0x1b4>)
    10c4:	22e1      	movs	r2, #225	; 0xe1
    10c6:	0052      	lsls	r2, r2, #1
    10c8:	4b4a      	ldr	r3, [pc, #296]	; (11f4 <m2m_wifi_connect_sc+0x1b8>)
    10ca:	4798      	blx	r3
    10cc:	484e      	ldr	r0, [pc, #312]	; (1208 <m2m_wifi_connect_sc+0x1cc>)
    10ce:	4b4b      	ldr	r3, [pc, #300]	; (11fc <m2m_wifi_connect_sc+0x1c0>)
    10d0:	4798      	blx	r3
    10d2:	200d      	movs	r0, #13
    10d4:	4b4a      	ldr	r3, [pc, #296]	; (1200 <m2m_wifi_connect_sc+0x1c4>)
    10d6:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    10d8:	20f4      	movs	r0, #244	; 0xf4
			goto ERR1;
    10da:	e07d      	b.n	11d8 <m2m_wifi_connect_sc+0x19c>
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
    10dc:	ad05      	add	r5, sp, #20
    10de:	4668      	mov	r0, sp
    10e0:	305a      	adds	r0, #90	; 0x5a
    10e2:	4649      	mov	r1, r9
    10e4:	1c3a      	adds	r2, r7, #0
    10e6:	4b49      	ldr	r3, [pc, #292]	; (120c <m2m_wifi_connect_sc+0x1d0>)
    10e8:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
    10ea:	19ef      	adds	r7, r5, r7
    10ec:	3740      	adds	r7, #64	; 0x40
    10ee:	2300      	movs	r3, #0
    10f0:	71bb      	strb	r3, [r7, #6]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
    10f2:	2344      	movs	r3, #68	; 0x44
    10f4:	4642      	mov	r2, r8
    10f6:	52ea      	strh	r2, [r5, r3]
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
    10f8:	4652      	mov	r2, sl
    10fa:	1e53      	subs	r3, r2, #1
    10fc:	419a      	sbcs	r2, r3
    10fe:	2367      	movs	r3, #103	; 0x67
    1100:	54ea      	strb	r2, [r5, r3]
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType		= u8SecType;
    1102:	2341      	movs	r3, #65	; 0x41
    1104:	54ec      	strb	r4, [r5, r3]

	if(u8SecType == M2M_WIFI_SEC_WEP)
    1106:	2c03      	cmp	r4, #3
    1108:	d138      	bne.n	117c <m2m_wifi_connect_sc+0x140>
	{
		tstrM2mWifiWepParams	* pstrWepParams = (tstrM2mWifiWepParams*)pvAuthInfo;
		tstrM2mWifiWepParams	*pstrWep = &pstrAuthInfo->uniAuth.strWepInfo;
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
    110a:	7833      	ldrb	r3, [r6, #0]
    110c:	3b01      	subs	r3, #1
    110e:	b2db      	uxtb	r3, r3
    1110:	aa05      	add	r2, sp, #20
    1112:	7013      	strb	r3, [r2, #0]

		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
    1114:	2b03      	cmp	r3, #3
    1116:	d90e      	bls.n	1136 <m2m_wifi_connect_sc+0xfa>
		{
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
    1118:	4834      	ldr	r0, [pc, #208]	; (11ec <m2m_wifi_connect_sc+0x1b0>)
    111a:	4935      	ldr	r1, [pc, #212]	; (11f0 <m2m_wifi_connect_sc+0x1b4>)
    111c:	22da      	movs	r2, #218	; 0xda
    111e:	32ff      	adds	r2, #255	; 0xff
    1120:	4c34      	ldr	r4, [pc, #208]	; (11f4 <m2m_wifi_connect_sc+0x1b8>)
    1122:	47a0      	blx	r4
    1124:	ab05      	add	r3, sp, #20
    1126:	7819      	ldrb	r1, [r3, #0]
    1128:	4839      	ldr	r0, [pc, #228]	; (1210 <m2m_wifi_connect_sc+0x1d4>)
    112a:	47a0      	blx	r4
    112c:	200d      	movs	r0, #13
    112e:	4b34      	ldr	r3, [pc, #208]	; (1200 <m2m_wifi_connect_sc+0x1c4>)
    1130:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1132:	20f4      	movs	r0, #244	; 0xf4
			goto ERR1;
    1134:	e050      	b.n	11d8 <m2m_wifi_connect_sc+0x19c>
		}
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
    1136:	7872      	ldrb	r2, [r6, #1]
    1138:	1e51      	subs	r1, r2, #1
    113a:	ab05      	add	r3, sp, #20
    113c:	7059      	strb	r1, [r3, #1]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
    113e:	2310      	movs	r3, #16
    1140:	1c11      	adds	r1, r2, #0
    1142:	4399      	bics	r1, r3
    1144:	290b      	cmp	r1, #11
    1146:	d00e      	beq.n	1166 <m2m_wifi_connect_sc+0x12a>
		{
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
    1148:	4828      	ldr	r0, [pc, #160]	; (11ec <m2m_wifi_connect_sc+0x1b0>)
    114a:	4929      	ldr	r1, [pc, #164]	; (11f0 <m2m_wifi_connect_sc+0x1b4>)
    114c:	22f0      	movs	r2, #240	; 0xf0
    114e:	0052      	lsls	r2, r2, #1
    1150:	4c28      	ldr	r4, [pc, #160]	; (11f4 <m2m_wifi_connect_sc+0x1b8>)
    1152:	47a0      	blx	r4
    1154:	ab05      	add	r3, sp, #20
    1156:	7859      	ldrb	r1, [r3, #1]
    1158:	482e      	ldr	r0, [pc, #184]	; (1214 <m2m_wifi_connect_sc+0x1d8>)
    115a:	47a0      	blx	r4
    115c:	200d      	movs	r0, #13
    115e:	4b28      	ldr	r3, [pc, #160]	; (1200 <m2m_wifi_connect_sc+0x1c4>)
    1160:	4798      	blx	r3
			ret = M2M_ERR_FAIL;
    1162:	20f4      	movs	r0, #244	; 0xf4
			goto ERR1;
    1164:	e038      	b.n	11d8 <m2m_wifi_connect_sc+0x19c>
		}
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
    1166:	1cb1      	adds	r1, r6, #2
    1168:	4668      	mov	r0, sp
    116a:	3016      	adds	r0, #22
    116c:	4b27      	ldr	r3, [pc, #156]	; (120c <m2m_wifi_connect_sc+0x1d0>)
    116e:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
    1170:	7873      	ldrb	r3, [r6, #1]
    1172:	aa05      	add	r2, sp, #20
    1174:	18d3      	adds	r3, r2, r3
    1176:	2200      	movs	r2, #0
    1178:	709a      	strb	r2, [r3, #2]
    117a:	e023      	b.n	11c4 <m2m_wifi_connect_sc+0x188>

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
    117c:	2c02      	cmp	r4, #2
    117e:	d109      	bne.n	1194 <m2m_wifi_connect_sc+0x158>
	{
		uint8	u8KeyLen = m2m_strlen((uint8*)pvAuthInfo) + 1;
    1180:	1c30      	adds	r0, r6, #0
    1182:	4b19      	ldr	r3, [pc, #100]	; (11e8 <m2m_wifi_connect_sc+0x1ac>)
    1184:	4798      	blx	r3
    1186:	1c42      	adds	r2, r0, #1
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u8KeyLen);
    1188:	b2d2      	uxtb	r2, r2
    118a:	a805      	add	r0, sp, #20
    118c:	1c31      	adds	r1, r6, #0
    118e:	4b1f      	ldr	r3, [pc, #124]	; (120c <m2m_wifi_connect_sc+0x1d0>)
    1190:	4798      	blx	r3
    1192:	e017      	b.n	11c4 <m2m_wifi_connect_sc+0x188>
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
    1194:	2c04      	cmp	r4, #4
    1196:	d105      	bne.n	11a4 <m2m_wifi_connect_sc+0x168>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
    1198:	a805      	add	r0, sp, #20
    119a:	1c31      	adds	r1, r6, #0
    119c:	223e      	movs	r2, #62	; 0x3e
    119e:	4b1b      	ldr	r3, [pc, #108]	; (120c <m2m_wifi_connect_sc+0x1d0>)
    11a0:	4798      	blx	r3
    11a2:	e00f      	b.n	11c4 <m2m_wifi_connect_sc+0x188>
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
    11a4:	2c01      	cmp	r4, #1
    11a6:	d00d      	beq.n	11c4 <m2m_wifi_connect_sc+0x188>
	{

	}
	else
	{
		M2M_ERR("undefined sec type\n");
    11a8:	4810      	ldr	r0, [pc, #64]	; (11ec <m2m_wifi_connect_sc+0x1b0>)
    11aa:	4911      	ldr	r1, [pc, #68]	; (11f0 <m2m_wifi_connect_sc+0x1b4>)
    11ac:	22fa      	movs	r2, #250	; 0xfa
    11ae:	32ff      	adds	r2, #255	; 0xff
    11b0:	4b10      	ldr	r3, [pc, #64]	; (11f4 <m2m_wifi_connect_sc+0x1b8>)
    11b2:	4798      	blx	r3
    11b4:	4818      	ldr	r0, [pc, #96]	; (1218 <m2m_wifi_connect_sc+0x1dc>)
    11b6:	4b11      	ldr	r3, [pc, #68]	; (11fc <m2m_wifi_connect_sc+0x1c0>)
    11b8:	4798      	blx	r3
    11ba:	200d      	movs	r0, #13
    11bc:	4b10      	ldr	r3, [pc, #64]	; (1200 <m2m_wifi_connect_sc+0x1c4>)
    11be:	4798      	blx	r3
		ret = M2M_ERR_FAIL;
    11c0:	20f4      	movs	r0, #244	; 0xf4
		goto ERR1;
    11c2:	e009      	b.n	11d8 <m2m_wifi_connect_sc+0x19c>
	}

	ret = hif_send(M2M_REQ_GRP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
    11c4:	2300      	movs	r3, #0
    11c6:	9300      	str	r3, [sp, #0]
    11c8:	9301      	str	r3, [sp, #4]
    11ca:	9302      	str	r3, [sp, #8]
    11cc:	2001      	movs	r0, #1
    11ce:	2128      	movs	r1, #40	; 0x28
    11d0:	aa05      	add	r2, sp, #20
    11d2:	236c      	movs	r3, #108	; 0x6c
    11d4:	4c11      	ldr	r4, [pc, #68]	; (121c <m2m_wifi_connect_sc+0x1e0>)
    11d6:	47a0      	blx	r4

ERR1:
	return ret;
    11d8:	b240      	sxtb	r0, r0
}
    11da:	b020      	add	sp, #128	; 0x80
    11dc:	bc1c      	pop	{r2, r3, r4}
    11de:	4690      	mov	r8, r2
    11e0:	4699      	mov	r9, r3
    11e2:	46a2      	mov	sl, r4
    11e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    11e6:	46c0      	nop			; (mov r8, r8)
    11e8:	00000551 	.word	0x00000551
    11ec:	000080e8 	.word	0x000080e8
    11f0:	00008594 	.word	0x00008594
    11f4:	00006e51 	.word	0x00006e51
    11f8:	00008494 	.word	0x00008494
    11fc:	00006f71 	.word	0x00006f71
    1200:	00006e85 	.word	0x00006e85
    1204:	000084a4 	.word	0x000084a4
    1208:	000084b8 	.word	0x000084b8
    120c:	0000052d 	.word	0x0000052d
    1210:	000084c4 	.word	0x000084c4
    1214:	000084e0 	.word	0x000084e0
    1218:	000084fc 	.word	0x000084fc
    121c:	000006a1 	.word	0x000006a1

00001220 <m2m_wifi_connect>:
{
	return hif_send(M2M_REQ_GRP_WIFI, M2M_WIFI_REQ_DEFAULT_CONNECT, NULL, 0,NULL, 0,0);
}

sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
    1220:	b510      	push	{r4, lr}
    1222:	b082      	sub	sp, #8
    1224:	ac04      	add	r4, sp, #16
    1226:	8824      	ldrh	r4, [r4, #0]
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
    1228:	9400      	str	r4, [sp, #0]
    122a:	2400      	movs	r4, #0
    122c:	9401      	str	r4, [sp, #4]
    122e:	4c02      	ldr	r4, [pc, #8]	; (1238 <m2m_wifi_connect+0x18>)
    1230:	47a0      	blx	r4
}
    1232:	b002      	add	sp, #8
    1234:	bd10      	pop	{r4, pc}
    1236:	46c0      	nop			; (mov r8, r8)
    1238:	0000103d 	.word	0x0000103d

0000123c <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
    123c:	2000      	movs	r0, #0
    123e:	4770      	bx	lr

00001240 <m2m_wifi_set_lsn_int>:


}

sint8 m2m_wifi_set_lsn_int(tstrM2mLsnInt* pstrM2mLsnInt)
{
    1240:	b510      	push	{r4, lr}
    1242:	b084      	sub	sp, #16
    1244:	1c02      	adds	r2, r0, #0
	return hif_send(M2M_REQ_GRP_WIFI, M2M_WIFI_REQ_LSN_INT, (uint8*)pstrM2mLsnInt, sizeof(tstrM2mLsnInt), NULL, 0, 0);
    1246:	2300      	movs	r3, #0
    1248:	9300      	str	r3, [sp, #0]
    124a:	9301      	str	r3, [sp, #4]
    124c:	9302      	str	r3, [sp, #8]
    124e:	2001      	movs	r0, #1
    1250:	213d      	movs	r1, #61	; 0x3d
    1252:	2304      	movs	r3, #4
    1254:	4c01      	ldr	r4, [pc, #4]	; (125c <m2m_wifi_set_lsn_int+0x1c>)
    1256:	47a0      	blx	r4
}
    1258:	b004      	add	sp, #16
    125a:	bd10      	pop	{r4, pc}
    125c:	000006a1 	.word	0x000006a1

00001260 <m2m_wifi_set_sleep_mode>:
@return     The function SHALL return 0 for success and a negative value otherwise.
@sa			tenuPowerSaveModes
@warning    The function called once after initialization.
*/
sint8 m2m_wifi_set_sleep_mode(uint8 PsTyp, uint8 BcastEn)
{
    1260:	b570      	push	{r4, r5, r6, lr}
    1262:	b086      	sub	sp, #24
    1264:	1c04      	adds	r4, r0, #0
	sint8 ret = M2M_SUCCESS;
	tstrM2mPsType strPs;
	strPs.u8PsType = PsTyp;
    1266:	aa05      	add	r2, sp, #20
    1268:	7010      	strb	r0, [r2, #0]
	strPs.u8BcastEn = BcastEn;
    126a:	7051      	strb	r1, [r2, #1]
	ret = hif_send(M2M_REQ_GRP_WIFI, M2M_WIFI_REQ_SLEEP, (uint8*) &strPs,sizeof(tstrM2mPsType), NULL, 0, 0);
    126c:	2300      	movs	r3, #0
    126e:	9300      	str	r3, [sp, #0]
    1270:	9301      	str	r3, [sp, #4]
    1272:	9302      	str	r3, [sp, #8]
    1274:	2001      	movs	r0, #1
    1276:	212d      	movs	r1, #45	; 0x2d
    1278:	2304      	movs	r3, #4
    127a:	4d09      	ldr	r5, [pc, #36]	; (12a0 <m2m_wifi_set_sleep_mode+0x40>)
    127c:	47a8      	blx	r5
    127e:	1c06      	adds	r6, r0, #0
	M2M_INFO("POWER SAVE %d\n",PsTyp);
    1280:	4808      	ldr	r0, [pc, #32]	; (12a4 <m2m_wifi_set_sleep_mode+0x44>)
    1282:	4d09      	ldr	r5, [pc, #36]	; (12a8 <m2m_wifi_set_sleep_mode+0x48>)
    1284:	47a8      	blx	r5
    1286:	4809      	ldr	r0, [pc, #36]	; (12ac <m2m_wifi_set_sleep_mode+0x4c>)
    1288:	1c21      	adds	r1, r4, #0
    128a:	47a8      	blx	r5
    128c:	200d      	movs	r0, #13
    128e:	4b08      	ldr	r3, [pc, #32]	; (12b0 <m2m_wifi_set_sleep_mode+0x50>)
    1290:	4798      	blx	r3
	hif_set_sleep_mode(PsTyp);
    1292:	1c20      	adds	r0, r4, #0
    1294:	4b07      	ldr	r3, [pc, #28]	; (12b4 <m2m_wifi_set_sleep_mode+0x54>)
    1296:	4798      	blx	r3
	return ret;
}
    1298:	1c30      	adds	r0, r6, #0
    129a:	b006      	add	sp, #24
    129c:	bd70      	pop	{r4, r5, r6, pc}
    129e:	46c0      	nop			; (mov r8, r8)
    12a0:	000006a1 	.word	0x000006a1
    12a4:	000083bc 	.word	0x000083bc
    12a8:	00006e51 	.word	0x00006e51
    12ac:	00008570 	.word	0x00008570
    12b0:	00006e85 	.word	0x00006e85
    12b4:	00000619 	.word	0x00000619

000012b8 <nm_clkless_wake>:
*	@author	Samer Sarhan
*	@date	06 June 2014
*	@version	1.0
*/
sint8 nm_clkless_wake(void)
{
    12b8:	b5f0      	push	{r4, r5, r6, r7, lr}
    12ba:	465f      	mov	r7, fp
    12bc:	4656      	mov	r6, sl
    12be:	464d      	mov	r5, r9
    12c0:	4644      	mov	r4, r8
    12c2:	b4f0      	push	{r4, r5, r6, r7}
    12c4:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg, clk_status_reg,trials = 0;
	ret = nm_read_reg_with_ret(0x1, &reg);
    12c6:	2001      	movs	r0, #1
    12c8:	a901      	add	r1, sp, #4
    12ca:	4b39      	ldr	r3, [pc, #228]	; (13b0 <nm_clkless_wake+0xf8>)
    12cc:	4798      	blx	r3
    12ce:	4680      	mov	r8, r0
	if(ret != M2M_SUCCESS) {
    12d0:	2400      	movs	r4, #0
    12d2:	2800      	cmp	r0, #0
    12d4:	d00b      	beq.n	12ee <nm_clkless_wake+0x36>
		M2M_ERR("Bus error (1). Wake up failed\n");
    12d6:	4837      	ldr	r0, [pc, #220]	; (13b4 <nm_clkless_wake+0xfc>)
    12d8:	4937      	ldr	r1, [pc, #220]	; (13b8 <nm_clkless_wake+0x100>)
    12da:	224b      	movs	r2, #75	; 0x4b
    12dc:	4b37      	ldr	r3, [pc, #220]	; (13bc <nm_clkless_wake+0x104>)
    12de:	4798      	blx	r3
    12e0:	4837      	ldr	r0, [pc, #220]	; (13c0 <nm_clkless_wake+0x108>)
    12e2:	4b38      	ldr	r3, [pc, #224]	; (13c4 <nm_clkless_wake+0x10c>)
    12e4:	4798      	blx	r3
    12e6:	200d      	movs	r0, #13
    12e8:	4b37      	ldr	r3, [pc, #220]	; (13c8 <nm_clkless_wake+0x110>)
    12ea:	4798      	blx	r3
		goto _WAKE_EXIT;
    12ec:	e04c      	b.n	1388 <nm_clkless_wake+0xd0>
	 * If A0, then clks_enabled bit exists in register 0xe
	 */
	do
	{
		/* Set bit 1 */
		nm_write_reg(0x1, reg | (1 << 1));
    12ee:	4b37      	ldr	r3, [pc, #220]	; (13cc <nm_clkless_wake+0x114>)
    12f0:	469b      	mov	fp, r3
		// Check the clock status
		ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
    12f2:	4b37      	ldr	r3, [pc, #220]	; (13d0 <nm_clkless_wake+0x118>)
    12f4:	469a      	mov	sl, r3
    12f6:	4b2e      	ldr	r3, [pc, #184]	; (13b0 <nm_clkless_wake+0xf8>)
    12f8:	4699      	mov	r9, r3
	 * If A0, then clks_enabled bit exists in register 0xe
	 */
	do
	{
		/* Set bit 1 */
		nm_write_reg(0x1, reg | (1 << 1));
    12fa:	2102      	movs	r1, #2
    12fc:	9b01      	ldr	r3, [sp, #4]
    12fe:	4319      	orrs	r1, r3
    1300:	2001      	movs	r0, #1
    1302:	47d8      	blx	fp
		// Check the clock status
		ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
    1304:	4653      	mov	r3, sl
    1306:	6818      	ldr	r0, [r3, #0]
    1308:	4669      	mov	r1, sp
    130a:	47c8      	blx	r9
    130c:	4680      	mov	r8, r0
		if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
    130e:	2800      	cmp	r0, #0
    1310:	d106      	bne.n	1320 <nm_clkless_wake+0x68>
    1312:	9b00      	ldr	r3, [sp, #0]
    1314:	2b00      	cmp	r3, #0
    1316:	d003      	beq.n	1320 <nm_clkless_wake+0x68>
		}

		// in case of clocks off, wait 2ms, and check it again.
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
    1318:	4d2e      	ldr	r5, [pc, #184]	; (13d4 <nm_clkless_wake+0x11c>)
		{
			/* Wait for the chip to stabilize*/
			nm_bsp_sleep(1);
    131a:	4f2f      	ldr	r7, [pc, #188]	; (13d8 <nm_clkless_wake+0x120>)

			// Make sure chip is awake. This is an extra step that can be removed
			// later to avoid the bus access overhead
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
    131c:	4e2c      	ldr	r6, [pc, #176]	; (13d0 <nm_clkless_wake+0x118>)
    131e:	e029      	b.n	1374 <nm_clkless_wake+0xbc>
		if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
			/* Register 0xf did not exist in A0.
			 * If register 0xf fails to read or if it reads 0,
			 * then the chip is A0.
			 */
			clk_status_reg_adr = 0xe;
    1320:	220e      	movs	r2, #14
    1322:	4b2b      	ldr	r3, [pc, #172]	; (13d0 <nm_clkless_wake+0x118>)
    1324:	601a      	str	r2, [r3, #0]
			ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
    1326:	200e      	movs	r0, #14
    1328:	4669      	mov	r1, sp
    132a:	4b21      	ldr	r3, [pc, #132]	; (13b0 <nm_clkless_wake+0xf8>)
    132c:	4798      	blx	r3
    132e:	4680      	mov	r8, r0
			if(ret != M2M_SUCCESS) {
    1330:	2800      	cmp	r0, #0
    1332:	d0f1      	beq.n	1318 <nm_clkless_wake+0x60>
				M2M_ERR("Bus error (2). Wake up failed\n");
    1334:	481f      	ldr	r0, [pc, #124]	; (13b4 <nm_clkless_wake+0xfc>)
    1336:	4920      	ldr	r1, [pc, #128]	; (13b8 <nm_clkless_wake+0x100>)
    1338:	2261      	movs	r2, #97	; 0x61
    133a:	4b20      	ldr	r3, [pc, #128]	; (13bc <nm_clkless_wake+0x104>)
    133c:	4798      	blx	r3
    133e:	4827      	ldr	r0, [pc, #156]	; (13dc <nm_clkless_wake+0x124>)
    1340:	4b20      	ldr	r3, [pc, #128]	; (13c4 <nm_clkless_wake+0x10c>)
    1342:	4798      	blx	r3
    1344:	200d      	movs	r0, #13
    1346:	4b20      	ldr	r3, [pc, #128]	; (13c8 <nm_clkless_wake+0x110>)
    1348:	4798      	blx	r3
				goto _WAKE_EXIT;
    134a:	e01d      	b.n	1388 <nm_clkless_wake+0xd0>
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
		{
			/* Wait for the chip to stabilize*/
			nm_bsp_sleep(1);
    134c:	2001      	movs	r0, #1
    134e:	47b8      	blx	r7

			// Make sure chip is awake. This is an extra step that can be removed
			// later to avoid the bus access overhead
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
    1350:	6830      	ldr	r0, [r6, #0]
    1352:	4669      	mov	r1, sp
    1354:	4b16      	ldr	r3, [pc, #88]	; (13b0 <nm_clkless_wake+0xf8>)
    1356:	4798      	blx	r3

			if((clk_status_reg & 0x4) == 0)
    1358:	9b00      	ldr	r3, [sp, #0]
    135a:	075b      	lsls	r3, r3, #29
    135c:	d40a      	bmi.n	1374 <nm_clkless_wake+0xbc>
			{
				M2M_ERR("clocks still OFF. Wake up failed\n");
    135e:	4815      	ldr	r0, [pc, #84]	; (13b4 <nm_clkless_wake+0xfc>)
    1360:	4915      	ldr	r1, [pc, #84]	; (13b8 <nm_clkless_wake+0x100>)
    1362:	2274      	movs	r2, #116	; 0x74
    1364:	4b15      	ldr	r3, [pc, #84]	; (13bc <nm_clkless_wake+0x104>)
    1366:	4798      	blx	r3
    1368:	481d      	ldr	r0, [pc, #116]	; (13e0 <nm_clkless_wake+0x128>)
    136a:	4b16      	ldr	r3, [pc, #88]	; (13c4 <nm_clkless_wake+0x10c>)
    136c:	4798      	blx	r3
    136e:	200d      	movs	r0, #13
    1370:	4b15      	ldr	r3, [pc, #84]	; (13c8 <nm_clkless_wake+0x110>)
    1372:	4798      	blx	r3
		}

		// in case of clocks off, wait 2ms, and check it again.
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
    1374:	9b00      	ldr	r3, [sp, #0]
    1376:	075b      	lsls	r3, r3, #29
    1378:	d406      	bmi.n	1388 <nm_clkless_wake+0xd0>
    137a:	3401      	adds	r4, #1
    137c:	1c20      	adds	r0, r4, #0
    137e:	2103      	movs	r1, #3
    1380:	47a8      	blx	r5
    1382:	2900      	cmp	r1, #0
    1384:	d0e2      	beq.n	134c <nm_clkless_wake+0x94>
    1386:	e002      	b.n	138e <nm_clkless_wake+0xd6>
			nm_write_reg(0x1, reg | (1 << 1));
		}
	} while((clk_status_reg & 0x4) == 0);

_WAKE_EXIT:
	return ret;
    1388:	4643      	mov	r3, r8
    138a:	b258      	sxtb	r0, r3
    138c:	e009      	b.n	13a2 <nm_clkless_wake+0xea>
		}
		// in case of failure, Reset the wakeup bit to introduce a new edge on the next loop
		if((clk_status_reg & 0x4) == 0)
		{
			// Reset bit 0
			nm_write_reg(0x1, reg | (1 << 1));
    138e:	2102      	movs	r1, #2
    1390:	9b01      	ldr	r3, [sp, #4]
    1392:	4319      	orrs	r1, r3
    1394:	2001      	movs	r0, #1
    1396:	4b0d      	ldr	r3, [pc, #52]	; (13cc <nm_clkless_wake+0x114>)
    1398:	4798      	blx	r3
		}
	} while((clk_status_reg & 0x4) == 0);
    139a:	9b00      	ldr	r3, [sp, #0]
    139c:	075b      	lsls	r3, r3, #29
    139e:	d5ac      	bpl.n	12fa <nm_clkless_wake+0x42>
    13a0:	e7f2      	b.n	1388 <nm_clkless_wake+0xd0>

_WAKE_EXIT:
	return ret;
}
    13a2:	b003      	add	sp, #12
    13a4:	bc3c      	pop	{r2, r3, r4, r5}
    13a6:	4690      	mov	r8, r2
    13a8:	4699      	mov	r9, r3
    13aa:	46a2      	mov	sl, r4
    13ac:	46ab      	mov	fp, r5
    13ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
    13b0:	0000194d 	.word	0x0000194d
    13b4:	000080e8 	.word	0x000080e8
    13b8:	000086d4 	.word	0x000086d4
    13bc:	00006e51 	.word	0x00006e51
    13c0:	000085c0 	.word	0x000085c0
    13c4:	00006f71 	.word	0x00006f71
    13c8:	00006e85 	.word	0x00006e85
    13cc:	00001959 	.word	0x00001959
    13d0:	2000000c 	.word	0x2000000c
    13d4:	00006b49 	.word	0x00006b49
    13d8:	0000018d 	.word	0x0000018d
    13dc:	000085e0 	.word	0x000085e0
    13e0:	00008600 	.word	0x00008600

000013e4 <chip_idle>:
void chip_idle(void)
{
    13e4:	b500      	push	{lr}
    13e6:	b083      	sub	sp, #12
	uint32 reg =0;
    13e8:	2300      	movs	r3, #0
    13ea:	9301      	str	r3, [sp, #4]
	nm_read_reg_with_ret(0x1, &reg);
    13ec:	2001      	movs	r0, #1
    13ee:	a901      	add	r1, sp, #4
    13f0:	4b06      	ldr	r3, [pc, #24]	; (140c <chip_idle+0x28>)
    13f2:	4798      	blx	r3
	if(reg&0x2)
    13f4:	9901      	ldr	r1, [sp, #4]
    13f6:	078b      	lsls	r3, r1, #30
    13f8:	d505      	bpl.n	1406 <chip_idle+0x22>
	{
		reg &=~(1 << 1);
    13fa:	2302      	movs	r3, #2
    13fc:	4399      	bics	r1, r3
    13fe:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1, reg);
    1400:	2001      	movs	r0, #1
    1402:	4b03      	ldr	r3, [pc, #12]	; (1410 <chip_idle+0x2c>)
    1404:	4798      	blx	r3
	}
}
    1406:	b003      	add	sp, #12
    1408:	bd00      	pop	{pc}
    140a:	46c0      	nop			; (mov r8, r8)
    140c:	0000194d 	.word	0x0000194d
    1410:	00001959 	.word	0x00001959

00001414 <enable_rf_blocks>:

void enable_rf_blocks(void)
{
    1414:	b538      	push	{r3, r4, r5, lr}
	nm_write_reg(0x6, 0xdb);
    1416:	2006      	movs	r0, #6
    1418:	21db      	movs	r1, #219	; 0xdb
    141a:	4c0c      	ldr	r4, [pc, #48]	; (144c <enable_rf_blocks+0x38>)
    141c:	47a0      	blx	r4
	nm_write_reg(0x7, 0x6);
    141e:	2007      	movs	r0, #7
    1420:	2106      	movs	r1, #6
    1422:	47a0      	blx	r4
	nm_bsp_sleep(10);
    1424:	200a      	movs	r0, #10
    1426:	4d0a      	ldr	r5, [pc, #40]	; (1450 <enable_rf_blocks+0x3c>)
    1428:	47a8      	blx	r5
	nm_write_reg(0x1480, 0);
    142a:	20a4      	movs	r0, #164	; 0xa4
    142c:	0140      	lsls	r0, r0, #5
    142e:	2100      	movs	r1, #0
    1430:	47a0      	blx	r4
	nm_write_reg(0x1484, 0);
    1432:	4808      	ldr	r0, [pc, #32]	; (1454 <enable_rf_blocks+0x40>)
    1434:	2100      	movs	r1, #0
    1436:	47a0      	blx	r4
	nm_bsp_sleep(10);
    1438:	200a      	movs	r0, #10
    143a:	47a8      	blx	r5

	nm_write_reg(0x6, 0x0);
    143c:	2006      	movs	r0, #6
    143e:	2100      	movs	r1, #0
    1440:	47a0      	blx	r4
	nm_write_reg(0x7, 0x0);
    1442:	2007      	movs	r0, #7
    1444:	2100      	movs	r1, #0
    1446:	47a0      	blx	r4
}
    1448:	bd38      	pop	{r3, r4, r5, pc}
    144a:	46c0      	nop			; (mov r8, r8)
    144c:	00001959 	.word	0x00001959
    1450:	0000018d 	.word	0x0000018d
    1454:	00001484 	.word	0x00001484

00001458 <enable_interrupts>:

sint8 enable_interrupts(void)
{
    1458:	b500      	push	{lr}
    145a:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
    145c:	4816      	ldr	r0, [pc, #88]	; (14b8 <enable_interrupts+0x60>)
    145e:	a901      	add	r1, sp, #4
    1460:	4b16      	ldr	r3, [pc, #88]	; (14bc <enable_interrupts+0x64>)
    1462:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
    1464:	2800      	cmp	r0, #0
    1466:	d11e      	bne.n	14a6 <enable_interrupts+0x4e>
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 8);
    1468:	2180      	movs	r1, #128	; 0x80
    146a:	0049      	lsls	r1, r1, #1
    146c:	9b01      	ldr	r3, [sp, #4]
    146e:	4319      	orrs	r1, r3
    1470:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
    1472:	4811      	ldr	r0, [pc, #68]	; (14b8 <enable_interrupts+0x60>)
    1474:	4b12      	ldr	r3, [pc, #72]	; (14c0 <enable_interrupts+0x68>)
    1476:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
    1478:	2800      	cmp	r0, #0
    147a:	d116      	bne.n	14aa <enable_interrupts+0x52>
		return M2M_ERR_BUS_FAIL;
	}
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
    147c:	20d0      	movs	r0, #208	; 0xd0
    147e:	0140      	lsls	r0, r0, #5
    1480:	a901      	add	r1, sp, #4
    1482:	4b0e      	ldr	r3, [pc, #56]	; (14bc <enable_interrupts+0x64>)
    1484:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
    1486:	2800      	cmp	r0, #0
    1488:	d111      	bne.n	14ae <enable_interrupts+0x56>
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 16);
    148a:	2180      	movs	r1, #128	; 0x80
    148c:	0249      	lsls	r1, r1, #9
    148e:	9b01      	ldr	r3, [sp, #4]
    1490:	4319      	orrs	r1, r3
    1492:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
    1494:	20d0      	movs	r0, #208	; 0xd0
    1496:	0140      	lsls	r0, r0, #5
    1498:	4b09      	ldr	r3, [pc, #36]	; (14c0 <enable_interrupts+0x68>)
    149a:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
	}
	return M2M_SUCCESS;
    149c:	2300      	movs	r3, #0
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 16);
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
	if (M2M_SUCCESS != ret) {
    149e:	2800      	cmp	r0, #0
    14a0:	d006      	beq.n	14b0 <enable_interrupts+0x58>
		return M2M_ERR_BUS_FAIL;
    14a2:	23fa      	movs	r3, #250	; 0xfa
    14a4:	e004      	b.n	14b0 <enable_interrupts+0x58>
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
    14a6:	23fa      	movs	r3, #250	; 0xfa
    14a8:	e002      	b.n	14b0 <enable_interrupts+0x58>
	}
	reg |= ((uint32) 1 << 8);
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
    14aa:	23fa      	movs	r3, #250	; 0xfa
    14ac:	e000      	b.n	14b0 <enable_interrupts+0x58>
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
    14ae:	23fa      	movs	r3, #250	; 0xfa
    14b0:	b258      	sxtb	r0, r3
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
	if (M2M_SUCCESS != ret) {
		return M2M_ERR_BUS_FAIL;
	}
	return M2M_SUCCESS;
}
    14b2:	b003      	add	sp, #12
    14b4:	bd00      	pop	{pc}
    14b6:	46c0      	nop			; (mov r8, r8)
    14b8:	00001408 	.word	0x00001408
    14bc:	0000194d 	.word	0x0000194d
    14c0:	00001959 	.word	0x00001959

000014c4 <cpu_start>:

sint8 cpu_start(void) {
    14c4:	b510      	push	{r4, lr}
    14c6:	b082      	sub	sp, #8
	sint8 ret;

	/**
	reset regs
	*/
	nm_write_reg(BOOTROM_REG,0);
    14c8:	4825      	ldr	r0, [pc, #148]	; (1560 <cpu_start+0x9c>)
    14ca:	2100      	movs	r1, #0
    14cc:	4c25      	ldr	r4, [pc, #148]	; (1564 <cpu_start+0xa0>)
    14ce:	47a0      	blx	r4
	nm_write_reg(NMI_STATE_REG,0);
    14d0:	4825      	ldr	r0, [pc, #148]	; (1568 <cpu_start+0xa4>)
    14d2:	2100      	movs	r1, #0
    14d4:	47a0      	blx	r4
	nm_write_reg(NMI_REV_REG,0);
    14d6:	4825      	ldr	r0, [pc, #148]	; (156c <cpu_start+0xa8>)
    14d8:	2100      	movs	r1, #0
    14da:	47a0      	blx	r4

	/**
	Go...
	**/
	ret = nm_read_reg_with_ret(0x1118, &reg);
    14dc:	4824      	ldr	r0, [pc, #144]	; (1570 <cpu_start+0xac>)
    14de:	a901      	add	r1, sp, #4
    14e0:	4b24      	ldr	r3, [pc, #144]	; (1574 <cpu_start+0xb0>)
    14e2:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
    14e4:	2800      	cmp	r0, #0
    14e6:	d00a      	beq.n	14fe <cpu_start+0x3a>
		ret = M2M_ERR_BUS_FAIL;
		M2M_ERR("[nmi start]: fail read reg 0x1118 ...\n");
    14e8:	4823      	ldr	r0, [pc, #140]	; (1578 <cpu_start+0xb4>)
    14ea:	4924      	ldr	r1, [pc, #144]	; (157c <cpu_start+0xb8>)
    14ec:	22ca      	movs	r2, #202	; 0xca
    14ee:	4b24      	ldr	r3, [pc, #144]	; (1580 <cpu_start+0xbc>)
    14f0:	4798      	blx	r3
    14f2:	4824      	ldr	r0, [pc, #144]	; (1584 <cpu_start+0xc0>)
    14f4:	4b24      	ldr	r3, [pc, #144]	; (1588 <cpu_start+0xc4>)
    14f6:	4798      	blx	r3
    14f8:	200d      	movs	r0, #13
    14fa:	4b24      	ldr	r3, [pc, #144]	; (158c <cpu_start+0xc8>)
    14fc:	4798      	blx	r3
	}
	reg |= (1 << 0);
    14fe:	2101      	movs	r1, #1
    1500:	9a01      	ldr	r2, [sp, #4]
    1502:	4311      	orrs	r1, r2
    1504:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(0x1118, reg);
    1506:	481a      	ldr	r0, [pc, #104]	; (1570 <cpu_start+0xac>)
    1508:	4c16      	ldr	r4, [pc, #88]	; (1564 <cpu_start+0xa0>)
    150a:	47a0      	blx	r4
	ret = nm_write_reg(0x150014, 0x1);
    150c:	4820      	ldr	r0, [pc, #128]	; (1590 <cpu_start+0xcc>)
    150e:	2101      	movs	r1, #1
    1510:	47a0      	blx	r4
    1512:	1c04      	adds	r4, r0, #0
	ret += nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    1514:	20a0      	movs	r0, #160	; 0xa0
    1516:	0140      	lsls	r0, r0, #5
    1518:	a901      	add	r1, sp, #4
    151a:	4b16      	ldr	r3, [pc, #88]	; (1574 <cpu_start+0xb0>)
    151c:	4798      	blx	r3
    151e:	1824      	adds	r4, r4, r0
    1520:	b2e4      	uxtb	r4, r4
	if ((reg & (1ul << 10)) == (1ul << 10)) {
    1522:	9b01      	ldr	r3, [sp, #4]
    1524:	055a      	lsls	r2, r3, #21
    1526:	d401      	bmi.n	152c <cpu_start+0x68>
		M2M_ERR("[nmi start]: fail read reg 0x1118 ...\n");
	}
	reg |= (1 << 0);
	ret = nm_write_reg(0x1118, reg);
	ret = nm_write_reg(0x150014, 0x1);
	ret += nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    1528:	b2e4      	uxtb	r4, r4
    152a:	e008      	b.n	153e <cpu_start+0x7a>
	if ((reg & (1ul << 10)) == (1ul << 10)) {
		reg &= ~(1ul << 10);
    152c:	4919      	ldr	r1, [pc, #100]	; (1594 <cpu_start+0xd0>)
    152e:	4019      	ands	r1, r3
    1530:	9101      	str	r1, [sp, #4]
		ret += nm_write_reg(NMI_GLB_RESET_0, reg);
    1532:	20a0      	movs	r0, #160	; 0xa0
    1534:	0140      	lsls	r0, r0, #5
    1536:	4b0b      	ldr	r3, [pc, #44]	; (1564 <cpu_start+0xa0>)
    1538:	4798      	blx	r3
    153a:	1824      	adds	r4, r4, r0
    153c:	b2e4      	uxtb	r4, r4
	}

	reg |= (1ul << 10);
    153e:	2180      	movs	r1, #128	; 0x80
    1540:	00c9      	lsls	r1, r1, #3
    1542:	9b01      	ldr	r3, [sp, #4]
    1544:	4319      	orrs	r1, r3
    1546:	9101      	str	r1, [sp, #4]
	ret += nm_write_reg(NMI_GLB_RESET_0, reg);
    1548:	20a0      	movs	r0, #160	; 0xa0
    154a:	0140      	lsls	r0, r0, #5
    154c:	4b05      	ldr	r3, [pc, #20]	; (1564 <cpu_start+0xa0>)
    154e:	4798      	blx	r3
    1550:	1824      	adds	r4, r4, r0
    1552:	b2e4      	uxtb	r4, r4
	nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    1554:	2001      	movs	r0, #1
    1556:	4b10      	ldr	r3, [pc, #64]	; (1598 <cpu_start+0xd4>)
    1558:	4798      	blx	r3
	return ret;
    155a:	b260      	sxtb	r0, r4
}
    155c:	b002      	add	sp, #8
    155e:	bd10      	pop	{r4, pc}
    1560:	000c000c 	.word	0x000c000c
    1564:	00001959 	.word	0x00001959
    1568:	0000108c 	.word	0x0000108c
    156c:	000207ac 	.word	0x000207ac
    1570:	00001118 	.word	0x00001118
    1574:	0000194d 	.word	0x0000194d
    1578:	000080e8 	.word	0x000080e8
    157c:	000085a8 	.word	0x000085a8
    1580:	00006e51 	.word	0x00006e51
    1584:	00008624 	.word	0x00008624
    1588:	00006f71 	.word	0x00006f71
    158c:	00006e85 	.word	0x00006e85
    1590:	00150014 	.word	0x00150014
    1594:	fffffbff 	.word	0xfffffbff
    1598:	0000018d 	.word	0x0000018d

0000159c <nmi_get_chipid>:

uint32 nmi_get_chipid(void)
{
    159c:	b500      	push	{lr}
    159e:	b083      	sub	sp, #12
	static uint32 chipid = 0;

	if (chipid == 0) {
    15a0:	4b21      	ldr	r3, [pc, #132]	; (1628 <nmi_get_chipid+0x8c>)
    15a2:	681b      	ldr	r3, [r3, #0]
    15a4:	2b00      	cmp	r3, #0
    15a6:	d13a      	bne.n	161e <nmi_get_chipid+0x82>
		//uint32 revid;
		uint32 rfrevid;

		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
    15a8:	2080      	movs	r0, #128	; 0x80
    15aa:	0140      	lsls	r0, r0, #5
    15ac:	491e      	ldr	r1, [pc, #120]	; (1628 <nmi_get_chipid+0x8c>)
    15ae:	4b1f      	ldr	r3, [pc, #124]	; (162c <nmi_get_chipid+0x90>)
    15b0:	4798      	blx	r3
    15b2:	2800      	cmp	r0, #0
    15b4:	d003      	beq.n	15be <nmi_get_chipid+0x22>
			chipid = 0;
    15b6:	2200      	movs	r2, #0
    15b8:	4b1b      	ldr	r3, [pc, #108]	; (1628 <nmi_get_chipid+0x8c>)
    15ba:	601a      	str	r2, [r3, #0]
			return 0;
    15bc:	e02d      	b.n	161a <nmi_get_chipid+0x7e>
		}
		//if((ret = nm_read_reg_with_ret(0x11fc, &revid)) != M2M_SUCCESS) {
		//	return 0;
		//}
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
    15be:	481c      	ldr	r0, [pc, #112]	; (1630 <nmi_get_chipid+0x94>)
    15c0:	a901      	add	r1, sp, #4
    15c2:	4b1a      	ldr	r3, [pc, #104]	; (162c <nmi_get_chipid+0x90>)
    15c4:	4798      	blx	r3
    15c6:	2800      	cmp	r0, #0
    15c8:	d003      	beq.n	15d2 <nmi_get_chipid+0x36>
			chipid = 0;
    15ca:	2200      	movs	r2, #0
    15cc:	4b16      	ldr	r3, [pc, #88]	; (1628 <nmi_get_chipid+0x8c>)
    15ce:	601a      	str	r2, [r3, #0]
			return 0;
    15d0:	e023      	b.n	161a <nmi_get_chipid+0x7e>
		}

		if (chipid == 0x1002a0)  {
    15d2:	4b15      	ldr	r3, [pc, #84]	; (1628 <nmi_get_chipid+0x8c>)
    15d4:	681b      	ldr	r3, [r3, #0]
    15d6:	4a17      	ldr	r2, [pc, #92]	; (1634 <nmi_get_chipid+0x98>)
    15d8:	4293      	cmp	r3, r2
    15da:	d106      	bne.n	15ea <nmi_get_chipid+0x4e>
			if (rfrevid == 0x1) { /* 1002A0 */
    15dc:	9901      	ldr	r1, [sp, #4]
    15de:	2901      	cmp	r1, #1
    15e0:	d012      	beq.n	1608 <nmi_get_chipid+0x6c>
			} else /* if (rfrevid == 0x2) */ { /* 1002A1 */
				chipid = 0x1002a1;
    15e2:	4a15      	ldr	r2, [pc, #84]	; (1638 <nmi_get_chipid+0x9c>)
    15e4:	4b10      	ldr	r3, [pc, #64]	; (1628 <nmi_get_chipid+0x8c>)
    15e6:	601a      	str	r2, [r3, #0]
    15e8:	e00e      	b.n	1608 <nmi_get_chipid+0x6c>
			}
		} else if(chipid == 0x1002b0) {
    15ea:	4a14      	ldr	r2, [pc, #80]	; (163c <nmi_get_chipid+0xa0>)
    15ec:	4293      	cmp	r3, r2
    15ee:	d10b      	bne.n	1608 <nmi_get_chipid+0x6c>
			if(rfrevid == 3) { /* 1002B0 */
    15f0:	9b01      	ldr	r3, [sp, #4]
    15f2:	2b03      	cmp	r3, #3
    15f4:	d008      	beq.n	1608 <nmi_get_chipid+0x6c>
			} else if(rfrevid == 4) { /* 1002B1 */
    15f6:	2b04      	cmp	r3, #4
    15f8:	d103      	bne.n	1602 <nmi_get_chipid+0x66>
				chipid = 0x1002b1;
    15fa:	4a11      	ldr	r2, [pc, #68]	; (1640 <nmi_get_chipid+0xa4>)
    15fc:	4b0a      	ldr	r3, [pc, #40]	; (1628 <nmi_get_chipid+0x8c>)
    15fe:	601a      	str	r2, [r3, #0]
    1600:	e002      	b.n	1608 <nmi_get_chipid+0x6c>
			} else /* if(rfrevid == 5) */ { /* 1002B2 */
				chipid = 0x1002b2;
    1602:	4a10      	ldr	r2, [pc, #64]	; (1644 <nmi_get_chipid+0xa8>)
    1604:	4b08      	ldr	r3, [pc, #32]	; (1628 <nmi_get_chipid+0x8c>)
    1606:	601a      	str	r2, [r3, #0]
			}
		}
#else
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
    1608:	4b07      	ldr	r3, [pc, #28]	; (1628 <nmi_get_chipid+0x8c>)
				chipid |= 0x050000;
			}
		}
#else
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
    160a:	4a0f      	ldr	r2, [pc, #60]	; (1648 <nmi_get_chipid+0xac>)
    160c:	6819      	ldr	r1, [r3, #0]
    160e:	400a      	ands	r2, r1
		chipid |= 0x050000;
    1610:	21a0      	movs	r1, #160	; 0xa0
    1612:	02c9      	lsls	r1, r1, #11
    1614:	430a      	orrs	r2, r1
    1616:	601a      	str	r2, [r3, #0]
    1618:	e001      	b.n	161e <nmi_get_chipid+0x82>
		//uint32 revid;
		uint32 rfrevid;

		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
			chipid = 0;
			return 0;
    161a:	2000      	movs	r0, #0
    161c:	e001      	b.n	1622 <nmi_get_chipid+0x86>
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
#endif /* PROBE_FLASH */
	}
	return chipid;
    161e:	4b02      	ldr	r3, [pc, #8]	; (1628 <nmi_get_chipid+0x8c>)
    1620:	6818      	ldr	r0, [r3, #0]
}
    1622:	b003      	add	sp, #12
    1624:	bd00      	pop	{pc}
    1626:	46c0      	nop			; (mov r8, r8)
    1628:	200000c0 	.word	0x200000c0
    162c:	0000194d 	.word	0x0000194d
    1630:	000013f4 	.word	0x000013f4
    1634:	001002a0 	.word	0x001002a0
    1638:	001002a1 	.word	0x001002a1
    163c:	001002b0 	.word	0x001002b0
    1640:	001002b1 	.word	0x001002b1
    1644:	001002b2 	.word	0x001002b2
    1648:	fff0ffff 	.word	0xfff0ffff

0000164c <restore_pmu_settings_after_global_reset>:
    }
    return rfrevid;
}

void restore_pmu_settings_after_global_reset(void)
{
    164c:	b508      	push	{r3, lr}
	/*
	* Must restore PMU register value after
	* global reset if PMU toggle is done at
	* least once since the last hard reset.
	*/
	if(REV(nmi_get_chipid()) >= REV_2B0) {
    164e:	4b06      	ldr	r3, [pc, #24]	; (1668 <restore_pmu_settings_after_global_reset+0x1c>)
    1650:	4798      	blx	r3
    1652:	0500      	lsls	r0, r0, #20
    1654:	0d00      	lsrs	r0, r0, #20
    1656:	4b05      	ldr	r3, [pc, #20]	; (166c <restore_pmu_settings_after_global_reset+0x20>)
    1658:	4298      	cmp	r0, r3
    165a:	d903      	bls.n	1664 <restore_pmu_settings_after_global_reset+0x18>
		nm_write_reg(0x1e48, 0xb78469ce);
    165c:	4804      	ldr	r0, [pc, #16]	; (1670 <restore_pmu_settings_after_global_reset+0x24>)
    165e:	4905      	ldr	r1, [pc, #20]	; (1674 <restore_pmu_settings_after_global_reset+0x28>)
    1660:	4b05      	ldr	r3, [pc, #20]	; (1678 <restore_pmu_settings_after_global_reset+0x2c>)
    1662:	4798      	blx	r3
	}
}
    1664:	bd08      	pop	{r3, pc}
    1666:	46c0      	nop			; (mov r8, r8)
    1668:	0000159d 	.word	0x0000159d
    166c:	000002af 	.word	0x000002af
    1670:	00001e48 	.word	0x00001e48
    1674:	b78469ce 	.word	0xb78469ce
    1678:	00001959 	.word	0x00001959

0000167c <nmi_update_pll>:

void nmi_update_pll(void)
{
    167c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32 pll;

	pll = nm_read_reg(0x1428);
    167e:	4c08      	ldr	r4, [pc, #32]	; (16a0 <nmi_update_pll+0x24>)
    1680:	1c20      	adds	r0, r4, #0
    1682:	4b08      	ldr	r3, [pc, #32]	; (16a4 <nmi_update_pll+0x28>)
    1684:	4798      	blx	r3
	pll &= ~0x1ul;
    1686:	2601      	movs	r6, #1
    1688:	1c07      	adds	r7, r0, #0
    168a:	43b7      	bics	r7, r6
	nm_write_reg(0x1428, pll);
    168c:	1c20      	adds	r0, r4, #0
    168e:	1c39      	adds	r1, r7, #0
    1690:	4d05      	ldr	r5, [pc, #20]	; (16a8 <nmi_update_pll+0x2c>)
    1692:	47a8      	blx	r5
	pll |= 0x1ul;
    1694:	1c39      	adds	r1, r7, #0
    1696:	4331      	orrs	r1, r6
	nm_write_reg(0x1428, pll);
    1698:	1c20      	adds	r0, r4, #0
    169a:	47a8      	blx	r5

}
    169c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    169e:	46c0      	nop			; (mov r8, r8)
    16a0:	00001428 	.word	0x00001428
    16a4:	00001941 	.word	0x00001941
    16a8:	00001959 	.word	0x00001959

000016ac <nmi_set_sys_clk_src_to_xo>:
void nmi_set_sys_clk_src_to_xo(void)
{
    16ac:	b510      	push	{r4, lr}
	uint32 val32;

	/* Switch system clock source to XO. This will take effect after nmi_update_pll(). */
	val32 = nm_read_reg(0x141c);
    16ae:	4c06      	ldr	r4, [pc, #24]	; (16c8 <nmi_set_sys_clk_src_to_xo+0x1c>)
    16b0:	1c20      	adds	r0, r4, #0
    16b2:	4b06      	ldr	r3, [pc, #24]	; (16cc <nmi_set_sys_clk_src_to_xo+0x20>)
    16b4:	4798      	blx	r3
	val32 |= (1 << 2);
    16b6:	2304      	movs	r3, #4
    16b8:	1c01      	adds	r1, r0, #0
    16ba:	4319      	orrs	r1, r3
	nm_write_reg(0x141c, val32);
    16bc:	1c20      	adds	r0, r4, #0
    16be:	4b04      	ldr	r3, [pc, #16]	; (16d0 <nmi_set_sys_clk_src_to_xo+0x24>)
    16c0:	4798      	blx	r3

	/* Do PLL update */
	nmi_update_pll();
    16c2:	4b04      	ldr	r3, [pc, #16]	; (16d4 <nmi_set_sys_clk_src_to_xo+0x28>)
    16c4:	4798      	blx	r3
}
    16c6:	bd10      	pop	{r4, pc}
    16c8:	0000141c 	.word	0x0000141c
    16cc:	00001941 	.word	0x00001941
    16d0:	00001959 	.word	0x00001959
    16d4:	0000167d 	.word	0x0000167d

000016d8 <chip_wake>:
sint8 chip_wake(void)
{
    16d8:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;

	ret  = nm_clkless_wake();
    16da:	4b04      	ldr	r3, [pc, #16]	; (16ec <chip_wake+0x14>)
    16dc:	4798      	blx	r3
    16de:	1e04      	subs	r4, r0, #0
	if(ret != M2M_SUCCESS) return ret;
    16e0:	d101      	bne.n	16e6 <chip_wake+0xe>

	enable_rf_blocks();
    16e2:	4b03      	ldr	r3, [pc, #12]	; (16f0 <chip_wake+0x18>)
    16e4:	4798      	blx	r3

	return ret;
}
    16e6:	1c20      	adds	r0, r4, #0
    16e8:	bd10      	pop	{r4, pc}
    16ea:	46c0      	nop			; (mov r8, r8)
    16ec:	000012b9 	.word	0x000012b9
    16f0:	00001415 	.word	0x00001415

000016f4 <chip_reset>:
	nm_write_reg(NMI_REV_REG,0);
	nm_write_reg(NMI_PIN_MUX_0, 0x11111000);
	return ret;
}
sint8 chip_reset(void)
{
    16f4:	b510      	push	{r4, lr}
	sint8 ret = M2M_SUCCESS;
#ifndef CONF_WINC_USE_UART
	nmi_set_sys_clk_src_to_xo();
    16f6:	4b07      	ldr	r3, [pc, #28]	; (1714 <chip_reset+0x20>)
    16f8:	4798      	blx	r3
#endif
	ret += nm_write_reg(NMI_GLB_RESET_0, 0);
    16fa:	20a0      	movs	r0, #160	; 0xa0
    16fc:	0140      	lsls	r0, r0, #5
    16fe:	2100      	movs	r1, #0
    1700:	4b05      	ldr	r3, [pc, #20]	; (1718 <chip_reset+0x24>)
    1702:	4798      	blx	r3
    1704:	1c04      	adds	r4, r0, #0
	nm_bsp_sleep(50);
    1706:	2032      	movs	r0, #50	; 0x32
    1708:	4b04      	ldr	r3, [pc, #16]	; (171c <chip_reset+0x28>)
    170a:	4798      	blx	r3
#ifndef CONF_WINC_USE_UART
	restore_pmu_settings_after_global_reset();
    170c:	4b04      	ldr	r3, [pc, #16]	; (1720 <chip_reset+0x2c>)
    170e:	4798      	blx	r3
#endif
	return ret;
}
    1710:	1c20      	adds	r0, r4, #0
    1712:	bd10      	pop	{r4, pc}
    1714:	000016ad 	.word	0x000016ad
    1718:	00001959 	.word	0x00001959
    171c:	0000018d 	.word	0x0000018d
    1720:	0000164d 	.word	0x0000164d

00001724 <wait_for_bootrom>:

}
#endif /* __ROM_TEST__ */

sint8 wait_for_bootrom(uint8 arg)
{
    1724:	b5f0      	push	{r4, r5, r6, r7, lr}
    1726:	4647      	mov	r7, r8
    1728:	b480      	push	{r7}
    172a:	4680      	mov	r8, r0
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;

	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    172c:	4d1b      	ldr	r5, [pc, #108]	; (179c <wait_for_bootrom+0x78>)
    172e:	4c1c      	ldr	r4, [pc, #112]	; (17a0 <wait_for_bootrom+0x7c>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    1730:	4e1c      	ldr	r6, [pc, #112]	; (17a4 <wait_for_bootrom+0x80>)
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;

	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
    1732:	1c28      	adds	r0, r5, #0
    1734:	47a0      	blx	r4
		if (reg & 0x80000000) {
    1736:	2800      	cmp	r0, #0
    1738:	db02      	blt.n	1740 <wait_for_bootrom+0x1c>
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
    173a:	2001      	movs	r0, #1
    173c:	47b0      	blx	r6
	}
    173e:	e7f8      	b.n	1732 <wait_for_bootrom+0xe>
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
    1740:	4819      	ldr	r0, [pc, #100]	; (17a8 <wait_for_bootrom+0x84>)
    1742:	4b17      	ldr	r3, [pc, #92]	; (17a0 <wait_for_bootrom+0x7c>)
    1744:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
    1746:	07c3      	lsls	r3, r0, #31
    1748:	d519      	bpl.n	177e <wait_for_bootrom+0x5a>
    174a:	e008      	b.n	175e <wait_for_bootrom+0x3a>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
    174c:	2001      	movs	r0, #1
    174e:	47b8      	blx	r7
			reg = nm_read_reg(BOOTROM_REG);
    1750:	4816      	ldr	r0, [pc, #88]	; (17ac <wait_for_bootrom+0x88>)
    1752:	47b0      	blx	r6
    1754:	3c01      	subs	r4, #1

			if(++cnt > TIMEOUT)
    1756:	2c00      	cmp	r4, #0
    1758:	d00e      	beq.n	1778 <wait_for_bootrom+0x54>

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
    175a:	42a8      	cmp	r0, r5
    175c:	d1f6      	bne.n	174c <wait_for_bootrom+0x28>
				goto ERR2;
			}
		}
	}

	if(2 == arg) {
    175e:	4643      	mov	r3, r8
    1760:	2b02      	cmp	r3, #2
    1762:	d103      	bne.n	176c <wait_for_bootrom+0x48>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
    1764:	4812      	ldr	r0, [pc, #72]	; (17b0 <wait_for_bootrom+0x8c>)
    1766:	4913      	ldr	r1, [pc, #76]	; (17b4 <wait_for_bootrom+0x90>)
    1768:	4b13      	ldr	r3, [pc, #76]	; (17b8 <wait_for_bootrom+0x94>)
    176a:	4798      	blx	r3
	} else {
		/*bypass this step*/
	}

	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
    176c:	480f      	ldr	r0, [pc, #60]	; (17ac <wait_for_bootrom+0x88>)
    176e:	4913      	ldr	r1, [pc, #76]	; (17bc <wait_for_bootrom+0x98>)
    1770:	4b11      	ldr	r3, [pc, #68]	; (17b8 <wait_for_bootrom+0x94>)
    1772:	4798      	blx	r3
}
#endif /* __ROM_TEST__ */

sint8 wait_for_bootrom(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
    1774:	2000      	movs	r0, #0
    1776:	e000      	b.n	177a <wait_for_bootrom+0x56>
			reg = nm_read_reg(BOOTROM_REG);

			if(++cnt > TIMEOUT)
			{
				M2M_DBG("failed to load firmware from flash.\n");
				ret = M2M_ERR_INIT;
    1778:	20fb      	movs	r0, #251	; 0xfb
#ifdef __ROM_TEST__
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
    177a:	b240      	sxtb	r0, r0
    177c:	e00b      	b.n	1796 <wait_for_bootrom+0x72>
	if(reg == 0)
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
    177e:	2001      	movs	r0, #1
    1780:	4b08      	ldr	r3, [pc, #32]	; (17a4 <wait_for_bootrom+0x80>)
    1782:	4798      	blx	r3
			reg = nm_read_reg(BOOTROM_REG);
    1784:	4809      	ldr	r0, [pc, #36]	; (17ac <wait_for_bootrom+0x88>)
    1786:	4b06      	ldr	r3, [pc, #24]	; (17a0 <wait_for_bootrom+0x7c>)
    1788:	4798      	blx	r3
    178a:	24fa      	movs	r4, #250	; 0xfa
    178c:	00e4      	lsls	r4, r4, #3

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
    178e:	4d0c      	ldr	r5, [pc, #48]	; (17c0 <wait_for_bootrom+0x9c>)
		{
			nm_bsp_sleep(1);
    1790:	4f04      	ldr	r7, [pc, #16]	; (17a4 <wait_for_bootrom+0x80>)
			reg = nm_read_reg(BOOTROM_REG);
    1792:	4e03      	ldr	r6, [pc, #12]	; (17a0 <wait_for_bootrom+0x7c>)
    1794:	e7e1      	b.n	175a <wait_for_bootrom+0x36>
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
    1796:	bc04      	pop	{r2}
    1798:	4690      	mov	r8, r2
    179a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    179c:	00001014 	.word	0x00001014
    17a0:	00001941 	.word	0x00001941
    17a4:	0000018d 	.word	0x0000018d
    17a8:	000207bc 	.word	0x000207bc
    17ac:	000c000c 	.word	0x000c000c
    17b0:	000207ac 	.word	0x000207ac
    17b4:	3c1cd57d 	.word	0x3c1cd57d
    17b8:	00001959 	.word	0x00001959
    17bc:	ef522f61 	.word	0xef522f61
    17c0:	10add09e 	.word	0x10add09e

000017c4 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
    17c4:	b570      	push	{r4, r5, r6, lr}
    17c6:	b082      	sub	sp, #8
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	volatile uint32 regAddress = NMI_STATE_REG;
    17c8:	4b14      	ldr	r3, [pc, #80]	; (181c <wait_for_firmware_start+0x58>)
    17ca:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
    17cc:	4b14      	ldr	r3, [pc, #80]	; (1820 <wait_for_firmware_start+0x5c>)
    17ce:	9300      	str	r3, [sp, #0]

	if(2 == arg) {
    17d0:	2802      	cmp	r0, #2
    17d2:	d10c      	bne.n	17ee <wait_for_firmware_start+0x2a>
		regAddress = NMI_REV_REG;
    17d4:	4b13      	ldr	r3, [pc, #76]	; (1824 <wait_for_firmware_start+0x60>)
    17d6:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
    17d8:	4b13      	ldr	r3, [pc, #76]	; (1828 <wait_for_firmware_start+0x64>)
    17da:	9300      	str	r3, [sp, #0]
    17dc:	e007      	b.n	17ee <wait_for_firmware_start+0x2a>
		/*bypass this step*/
	}

	while (checkValue != reg)
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    17de:	2002      	movs	r0, #2
    17e0:	47b0      	blx	r6
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    17e2:	9801      	ldr	r0, [sp, #4]
    17e4:	47a8      	blx	r5
    17e6:	3c01      	subs	r4, #1
		if(++cnt > TIMEOUT)
    17e8:	2c00      	cmp	r4, #0
    17ea:	d104      	bne.n	17f6 <wait_for_firmware_start+0x32>
    17ec:	e011      	b.n	1812 <wait_for_firmware_start+0x4e>
ERR2:
	return ret;
}

sint8 wait_for_firmware_start(uint8 arg)
{
    17ee:	4c0f      	ldr	r4, [pc, #60]	; (182c <wait_for_firmware_start+0x68>)
    17f0:	2000      	movs	r0, #0
		/*bypass this step*/
	}

	while (checkValue != reg)
	{
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
    17f2:	4e0f      	ldr	r6, [pc, #60]	; (1830 <wait_for_firmware_start+0x6c>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
    17f4:	4d0f      	ldr	r5, [pc, #60]	; (1834 <wait_for_firmware_start+0x70>)
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
	} else {
		/*bypass this step*/
	}

	while (checkValue != reg)
    17f6:	9b00      	ldr	r3, [sp, #0]
    17f8:	4283      	cmp	r3, r0
    17fa:	d1f0      	bne.n	17de <wait_for_firmware_start+0x1a>
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    17fc:	9a00      	ldr	r2, [sp, #0]
	return ret;
}

sint8 wait_for_firmware_start(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
    17fe:	2000      	movs	r0, #0
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
    1800:	4b07      	ldr	r3, [pc, #28]	; (1820 <wait_for_firmware_start+0x5c>)
    1802:	429a      	cmp	r2, r3
    1804:	d106      	bne.n	1814 <wait_for_firmware_start+0x50>
	{
		nm_write_reg(NMI_STATE_REG, 0);
    1806:	4805      	ldr	r0, [pc, #20]	; (181c <wait_for_firmware_start+0x58>)
    1808:	2100      	movs	r1, #0
    180a:	4b0b      	ldr	r3, [pc, #44]	; (1838 <wait_for_firmware_start+0x74>)
    180c:	4798      	blx	r3
	return ret;
}

sint8 wait_for_firmware_start(uint8 arg)
{
	sint8 ret = M2M_SUCCESS;
    180e:	2000      	movs	r0, #0
    1810:	e000      	b.n	1814 <wait_for_firmware_start+0x50>
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
		if(++cnt > TIMEOUT)
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
    1812:	20fb      	movs	r0, #251	; 0xfb
	if(M2M_FINISH_INIT_STATE == checkValue)
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
    1814:	b240      	sxtb	r0, r0
}
    1816:	b002      	add	sp, #8
    1818:	bd70      	pop	{r4, r5, r6, pc}
    181a:	46c0      	nop			; (mov r8, r8)
    181c:	0000108c 	.word	0x0000108c
    1820:	02532636 	.word	0x02532636
    1824:	000207ac 	.word	0x000207ac
    1828:	d75dc1c3 	.word	0xd75dc1c3
    182c:	000007d1 	.word	0x000007d1
    1830:	0000018d 	.word	0x0000018d
    1834:	00001941 	.word	0x00001941
    1838:	00001959 	.word	0x00001959

0000183c <chip_deinit>:

sint8 chip_deinit(void)
{
    183c:	b5f0      	push	{r4, r5, r6, r7, lr}
    183e:	4647      	mov	r7, r8
    1840:	b480      	push	{r7}
    1842:	b082      	sub	sp, #8
	uint32 reg = 0;
    1844:	2300      	movs	r3, #0
    1846:	9301      	str	r3, [sp, #4]
	uint8 timeout = 10;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    1848:	20a0      	movs	r0, #160	; 0xa0
    184a:	0140      	lsls	r0, r0, #5
    184c:	a901      	add	r1, sp, #4
    184e:	4b29      	ldr	r3, [pc, #164]	; (18f4 <chip_deinit+0xb8>)
    1850:	4798      	blx	r3
	if (ret != M2M_SUCCESS) {
    1852:	2800      	cmp	r0, #0
    1854:	d00a      	beq.n	186c <chip_deinit+0x30>
		M2M_ERR("failed to de-initialize\n");
    1856:	4828      	ldr	r0, [pc, #160]	; (18f8 <chip_deinit+0xbc>)
    1858:	4928      	ldr	r1, [pc, #160]	; (18fc <chip_deinit+0xc0>)
    185a:	4a29      	ldr	r2, [pc, #164]	; (1900 <chip_deinit+0xc4>)
    185c:	4b29      	ldr	r3, [pc, #164]	; (1904 <chip_deinit+0xc8>)
    185e:	4798      	blx	r3
    1860:	4829      	ldr	r0, [pc, #164]	; (1908 <chip_deinit+0xcc>)
    1862:	4b2a      	ldr	r3, [pc, #168]	; (190c <chip_deinit+0xd0>)
    1864:	4798      	blx	r3
    1866:	200d      	movs	r0, #13
    1868:	4b29      	ldr	r3, [pc, #164]	; (1910 <chip_deinit+0xd4>)
    186a:	4798      	blx	r3
	}
	reg &= ~(1 << 10);
    186c:	4929      	ldr	r1, [pc, #164]	; (1914 <chip_deinit+0xd8>)
    186e:	9a01      	ldr	r2, [sp, #4]
    1870:	4011      	ands	r1, r2
    1872:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    1874:	20a0      	movs	r0, #160	; 0xa0
    1876:	0140      	lsls	r0, r0, #5
    1878:	4b27      	ldr	r3, [pc, #156]	; (1918 <chip_deinit+0xdc>)
    187a:	4798      	blx	r3
    187c:	1c06      	adds	r6, r0, #0

	if (ret != M2M_SUCCESS) {
    187e:	240a      	movs	r4, #10
    1880:	2800      	cmp	r0, #0
    1882:	d00c      	beq.n	189e <chip_deinit+0x62>
		M2M_ERR("Error while writing reg\n");
    1884:	481c      	ldr	r0, [pc, #112]	; (18f8 <chip_deinit+0xbc>)
    1886:	491d      	ldr	r1, [pc, #116]	; (18fc <chip_deinit+0xc0>)
    1888:	4a24      	ldr	r2, [pc, #144]	; (191c <chip_deinit+0xe0>)
    188a:	4b1e      	ldr	r3, [pc, #120]	; (1904 <chip_deinit+0xc8>)
    188c:	4798      	blx	r3
    188e:	4824      	ldr	r0, [pc, #144]	; (1920 <chip_deinit+0xe4>)
    1890:	4b1e      	ldr	r3, [pc, #120]	; (190c <chip_deinit+0xd0>)
    1892:	4798      	blx	r3
    1894:	200d      	movs	r0, #13
    1896:	4b1e      	ldr	r3, [pc, #120]	; (1910 <chip_deinit+0xd4>)
    1898:	4798      	blx	r3
		return ret;
    189a:	1c30      	adds	r0, r6, #0
    189c:	e025      	b.n	18ea <chip_deinit+0xae>
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    189e:	25a0      	movs	r5, #160	; 0xa0
    18a0:	016d      	lsls	r5, r5, #5
    18a2:	4f14      	ldr	r7, [pc, #80]	; (18f4 <chip_deinit+0xb8>)
		}
		/*Workaround to ensure that the chip is actually reset*/
		if ((reg & (1 << 10))) {
			M2M_DBG("Bit 10 not reset retry %d\n", timeout);
			reg &= ~(1 << 10);
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    18a4:	4b1c      	ldr	r3, [pc, #112]	; (1918 <chip_deinit+0xdc>)
    18a6:	4698      	mov	r8, r3
		M2M_ERR("Error while writing reg\n");
		return ret;
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    18a8:	1c28      	adds	r0, r5, #0
    18aa:	a901      	add	r1, sp, #4
    18ac:	47b8      	blx	r7
    18ae:	1e06      	subs	r6, r0, #0
		if (ret != M2M_SUCCESS) {
    18b0:	d00d      	beq.n	18ce <chip_deinit+0x92>
			M2M_ERR("Error while reading reg\n");
    18b2:	4811      	ldr	r0, [pc, #68]	; (18f8 <chip_deinit+0xbc>)
    18b4:	4911      	ldr	r1, [pc, #68]	; (18fc <chip_deinit+0xc0>)
    18b6:	228b      	movs	r2, #139	; 0x8b
    18b8:	0092      	lsls	r2, r2, #2
    18ba:	4b12      	ldr	r3, [pc, #72]	; (1904 <chip_deinit+0xc8>)
    18bc:	4798      	blx	r3
    18be:	4819      	ldr	r0, [pc, #100]	; (1924 <chip_deinit+0xe8>)
    18c0:	4b12      	ldr	r3, [pc, #72]	; (190c <chip_deinit+0xd0>)
    18c2:	4798      	blx	r3
    18c4:	200d      	movs	r0, #13
    18c6:	4b12      	ldr	r3, [pc, #72]	; (1910 <chip_deinit+0xd4>)
    18c8:	4798      	blx	r3
		M2M_ERR("Error while writing reg\n");
		return ret;
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    18ca:	1c30      	adds	r0, r6, #0
		if (ret != M2M_SUCCESS) {
			M2M_ERR("Error while reading reg\n");
			return ret;
    18cc:	e00d      	b.n	18ea <chip_deinit+0xae>
		}
		/*Workaround to ensure that the chip is actually reset*/
		if ((reg & (1 << 10))) {
    18ce:	9b01      	ldr	r3, [sp, #4]
    18d0:	055a      	lsls	r2, r3, #21
    18d2:	d509      	bpl.n	18e8 <chip_deinit+0xac>
			M2M_DBG("Bit 10 not reset retry %d\n", timeout);
			reg &= ~(1 << 10);
    18d4:	490f      	ldr	r1, [pc, #60]	; (1914 <chip_deinit+0xd8>)
    18d6:	4019      	ands	r1, r3
    18d8:	9101      	str	r1, [sp, #4]
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
    18da:	1c28      	adds	r0, r5, #0
    18dc:	47c0      	blx	r8
    18de:	3c01      	subs	r4, #1
    18e0:	b2e4      	uxtb	r4, r4
			timeout--;
		} else {
			break;
		}

	} while (timeout);
    18e2:	2c00      	cmp	r4, #0
    18e4:	d1e0      	bne.n	18a8 <chip_deinit+0x6c>
    18e6:	e000      	b.n	18ea <chip_deinit+0xae>
		M2M_ERR("Error while writing reg\n");
		return ret;
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
    18e8:	2000      	movs	r0, #0
    18ea:	b240      	sxtb	r0, r0
		}

	} while (timeout);

	return ret;
}
    18ec:	b002      	add	sp, #8
    18ee:	bc04      	pop	{r2}
    18f0:	4690      	mov	r8, r2
    18f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    18f4:	0000194d 	.word	0x0000194d
    18f8:	000080e8 	.word	0x000080e8
    18fc:	000085b4 	.word	0x000085b4
    1900:	0000021f 	.word	0x0000021f
    1904:	00006e51 	.word	0x00006e51
    1908:	0000864c 	.word	0x0000864c
    190c:	00006f71 	.word	0x00006f71
    1910:	00006e85 	.word	0x00006e85
    1914:	fffffbff 	.word	0xfffffbff
    1918:	00001959 	.word	0x00001959
    191c:	00000225 	.word	0x00000225
    1920:	00008664 	.word	0x00008664
    1924:	0000867c 	.word	0x0000867c

00001928 <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
    1928:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
    192a:	4b01      	ldr	r3, [pc, #4]	; (1930 <nm_bus_iface_init+0x8>)
    192c:	4798      	blx	r3

	return ret;
}
    192e:	bd08      	pop	{r3, pc}
    1930:	000002bd 	.word	0x000002bd

00001934 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
    1934:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
    1936:	4b01      	ldr	r3, [pc, #4]	; (193c <nm_bus_iface_deinit+0x8>)
    1938:	4798      	blx	r3

	return ret;
}
    193a:	bd08      	pop	{r3, pc}
    193c:	000004f1 	.word	0x000004f1

00001940 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
    1940:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
    1942:	4b01      	ldr	r3, [pc, #4]	; (1948 <nm_read_reg+0x8>)
    1944:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
    1946:	bd08      	pop	{r3, pc}
    1948:	00002269 	.word	0x00002269

0000194c <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    194c:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
    194e:	4b01      	ldr	r3, [pc, #4]	; (1954 <nm_read_reg_with_ret+0x8>)
    1950:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
    1952:	bd08      	pop	{r3, pc}
    1954:	0000227d 	.word	0x0000227d

00001958 <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
    1958:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
    195a:	4b01      	ldr	r3, [pc, #4]	; (1960 <nm_write_reg+0x8>)
    195c:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
    195e:	bd08      	pop	{r3, pc}
    1960:	00002295 	.word	0x00002295

00001964 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    1964:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1966:	465f      	mov	r7, fp
    1968:	4656      	mov	r6, sl
    196a:	464d      	mov	r5, r9
    196c:	4644      	mov	r4, r8
    196e:	b4f0      	push	{r4, r5, r6, r7}
    1970:	468b      	mov	fp, r1
    1972:	1c16      	adds	r6, r2, #0
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    1974:	4b16      	ldr	r3, [pc, #88]	; (19d0 <nm_read_block+0x6c>)
    1976:	881b      	ldrh	r3, [r3, #0]
    1978:	3b08      	subs	r3, #8
    197a:	b29b      	uxth	r3, r3
    197c:	4698      	mov	r8, r3
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    197e:	1c1d      	adds	r5, r3, #0
    1980:	429a      	cmp	r2, r3
    1982:	d808      	bhi.n	1996 <nm_read_block+0x32>
    1984:	1c04      	adds	r4, r0, #0
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
	uint32 off = 0;
    1986:	2700      	movs	r7, #0

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);
    1988:	465b      	mov	r3, fp
    198a:	19d9      	adds	r1, r3, r7
static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    198c:	b2b2      	uxth	r2, r6
    198e:	1c20      	adds	r0, r4, #0
    1990:	4b10      	ldr	r3, [pc, #64]	; (19d4 <nm_read_block+0x70>)
    1992:	4798      	blx	r3
	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], (uint16)u32Sz);
			break;
    1994:	e014      	b.n	19c0 <nm_read_block+0x5c>
    1996:	1ad6      	subs	r6, r2, r3
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    1998:	1c04      	adds	r4, r0, #0
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
	uint32 off = 0;
    199a:	2700      	movs	r7, #0
    199c:	1a0b      	subs	r3, r1, r0
    199e:	469a      	mov	sl, r3
static sint8 p_nm_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
    19a0:	4b0c      	ldr	r3, [pc, #48]	; (19d4 <nm_read_block+0x70>)
    19a2:	4699      	mov	r9, r3
    19a4:	4653      	mov	r3, sl
    19a6:	1919      	adds	r1, r3, r4
    19a8:	1c20      	adds	r0, r4, #0
    19aa:	4642      	mov	r2, r8
    19ac:	47c8      	blx	r9
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    19ae:	2800      	cmp	r0, #0
    19b0:	d106      	bne.n	19c0 <nm_read_block+0x5c>
			u32Sz -= u16MaxTrxSz;
			off += u16MaxTrxSz;
    19b2:	197f      	adds	r7, r7, r5
			u32Addr += u16MaxTrxSz;
    19b4:	1964      	adds	r4, r4, r5
    19b6:	1b73      	subs	r3, r6, r5
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    19b8:	42ae      	cmp	r6, r5
    19ba:	d9e5      	bls.n	1988 <nm_read_block+0x24>
    19bc:	1c1e      	adds	r6, r3, #0
    19be:	e7f1      	b.n	19a4 <nm_read_block+0x40>
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
		}
	}

	return s8Ret;
    19c0:	b240      	sxtb	r0, r0
}
    19c2:	bc3c      	pop	{r2, r3, r4, r5}
    19c4:	4690      	mov	r8, r2
    19c6:	4699      	mov	r9, r3
    19c8:	46a2      	mov	sl, r4
    19ca:	46ab      	mov	fp, r5
    19cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    19ce:	46c0      	nop			; (mov r8, r8)
    19d0:	20000008 	.word	0x20000008
    19d4:	000023d1 	.word	0x000023d1

000019d8 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
    19d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    19da:	465f      	mov	r7, fp
    19dc:	4656      	mov	r6, sl
    19de:	464d      	mov	r5, r9
    19e0:	4644      	mov	r4, r8
    19e2:	b4f0      	push	{r4, r5, r6, r7}
    19e4:	468b      	mov	fp, r1
    19e6:	1c16      	adds	r6, r2, #0
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
    19e8:	4b16      	ldr	r3, [pc, #88]	; (1a44 <nm_write_block+0x6c>)
    19ea:	881b      	ldrh	r3, [r3, #0]
    19ec:	3b08      	subs	r3, #8
    19ee:	b29b      	uxth	r3, r3
    19f0:	4698      	mov	r8, r3
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    19f2:	1c1d      	adds	r5, r3, #0
    19f4:	429a      	cmp	r2, r3
    19f6:	d808      	bhi.n	1a0a <nm_write_block+0x32>
    19f8:	1c04      	adds	r4, r0, #0
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
	uint32 off = 0;
    19fa:	2700      	movs	r7, #0

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);
    19fc:	465b      	mov	r3, fp
    19fe:	19d9      	adds	r1, r3, r7
static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1a00:	b2b2      	uxth	r2, r6
    1a02:	1c20      	adds	r0, r4, #0
    1a04:	4b10      	ldr	r3, [pc, #64]	; (1a48 <nm_write_block+0x70>)
    1a06:	4798      	blx	r3
	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], (uint16)u32Sz);
			break;
    1a08:	e014      	b.n	1a34 <nm_write_block+0x5c>
    1a0a:	1ad6      	subs	r6, r2, r3
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    1a0c:	1c04      	adds	r4, r0, #0
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
	uint32 off = 0;
    1a0e:	2700      	movs	r7, #0
    1a10:	1a0b      	subs	r3, r1, r0
    1a12:	469a      	mov	sl, r3
static sint8 p_nm_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_block(u32Addr,puBuf,u16Sz);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
    1a14:	4b0c      	ldr	r3, [pc, #48]	; (1a48 <nm_write_block+0x70>)
    1a16:	4699      	mov	r9, r3
    1a18:	4653      	mov	r3, sl
    1a1a:	1919      	adds	r1, r3, r4
    1a1c:	1c20      	adds	r0, r4, #0
    1a1e:	4642      	mov	r2, r8
    1a20:	47c8      	blx	r9
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
    1a22:	2800      	cmp	r0, #0
    1a24:	d106      	bne.n	1a34 <nm_write_block+0x5c>
			u32Sz -= u16MaxTrxSz;
			off += u16MaxTrxSz;
    1a26:	197f      	adds	r7, r7, r5
			u32Addr += u16MaxTrxSz;
    1a28:	1964      	adds	r4, r4, r5
    1a2a:	1b73      	subs	r3, r6, r5
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
    1a2c:	42ae      	cmp	r6, r5
    1a2e:	d9e5      	bls.n	19fc <nm_write_block+0x24>
    1a30:	1c1e      	adds	r6, r3, #0
    1a32:	e7f1      	b.n	1a18 <nm_write_block+0x40>
			off += u16MaxTrxSz;
			u32Addr += u16MaxTrxSz;
		}
	}

	return s8Ret;
    1a34:	b240      	sxtb	r0, r0
}
    1a36:	bc3c      	pop	{r2, r3, r4, r5}
    1a38:	4690      	mov	r8, r2
    1a3a:	4699      	mov	r9, r3
    1a3c:	46a2      	mov	sl, r4
    1a3e:	46ab      	mov	fp, r5
    1a40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1a42:	46c0      	nop			; (mov r8, r8)
    1a44:	20000008 	.word	0x20000008
    1a48:	000024ad 	.word	0x000024ad

00001a4c <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
    1a4c:	b5f0      	push	{r4, r5, r6, r7, lr}
    1a4e:	465f      	mov	r7, fp
    1a50:	4656      	mov	r6, sl
    1a52:	464d      	mov	r5, r9
    1a54:	4644      	mov	r4, r8
    1a56:	b4f0      	push	{r4, r5, r6, r7}
    1a58:	b08d      	sub	sp, #52	; 0x34
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode = M2M_WIFI_MODE_NORMAL;

	if(NULL != arg) {
    1a5a:	2800      	cmp	r0, #0
    1a5c:	d005      	beq.n	1a6a <nm_drv_init+0x1e>
		if(M2M_WIFI_MODE_CONFIG == *((uint8 *)arg)) {
    1a5e:	7800      	ldrb	r0, [r0, #0]
*/
sint8 nm_drv_init(void * arg)
{
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode = M2M_WIFI_MODE_NORMAL;
    1a60:	3802      	subs	r0, #2
    1a62:	4243      	negs	r3, r0
    1a64:	4158      	adcs	r0, r3
    1a66:	1c45      	adds	r5, r0, #1
    1a68:	e000      	b.n	1a6c <nm_drv_init+0x20>
    1a6a:	2501      	movs	r5, #1
		}
	} else {
		/*continue running*/
	}

	ret = nm_bus_iface_init(NULL);
    1a6c:	2000      	movs	r0, #0
    1a6e:	4b5a      	ldr	r3, [pc, #360]	; (1bd8 <nm_drv_init+0x18c>)
    1a70:	4798      	blx	r3
    1a72:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1a74:	d00b      	beq.n	1a8e <nm_drv_init+0x42>
		M2M_ERR("[nmi start]: fail init bus\n");
    1a76:	4859      	ldr	r0, [pc, #356]	; (1bdc <nm_drv_init+0x190>)
    1a78:	4959      	ldr	r1, [pc, #356]	; (1be0 <nm_drv_init+0x194>)
    1a7a:	22a4      	movs	r2, #164	; 0xa4
    1a7c:	4b59      	ldr	r3, [pc, #356]	; (1be4 <nm_drv_init+0x198>)
    1a7e:	4798      	blx	r3
    1a80:	4859      	ldr	r0, [pc, #356]	; (1be8 <nm_drv_init+0x19c>)
    1a82:	4b5a      	ldr	r3, [pc, #360]	; (1bec <nm_drv_init+0x1a0>)
    1a84:	4798      	blx	r3
    1a86:	200d      	movs	r0, #13
    1a88:	4b59      	ldr	r3, [pc, #356]	; (1bf0 <nm_drv_init+0x1a4>)
    1a8a:	4798      	blx	r3
		goto ERR1;
    1a8c:	e09c      	b.n	1bc8 <nm_drv_init+0x17c>

#ifdef BUS_ONLY
	return;
#endif

	ret = chip_wake();
    1a8e:	4b59      	ldr	r3, [pc, #356]	; (1bf4 <nm_drv_init+0x1a8>)
    1a90:	4798      	blx	r3
    1a92:	1c04      	adds	r4, r0, #0
	nm_bsp_sleep(10);
    1a94:	200a      	movs	r0, #10
    1a96:	4b58      	ldr	r3, [pc, #352]	; (1bf8 <nm_drv_init+0x1ac>)
    1a98:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
    1a9a:	2c00      	cmp	r4, #0
    1a9c:	d00b      	beq.n	1ab6 <nm_drv_init+0x6a>
		M2M_ERR("[nmi start]: fail chip_wakeup\n");
    1a9e:	484f      	ldr	r0, [pc, #316]	; (1bdc <nm_drv_init+0x190>)
    1aa0:	494f      	ldr	r1, [pc, #316]	; (1be0 <nm_drv_init+0x194>)
    1aa2:	22af      	movs	r2, #175	; 0xaf
    1aa4:	4b4f      	ldr	r3, [pc, #316]	; (1be4 <nm_drv_init+0x198>)
    1aa6:	4798      	blx	r3
    1aa8:	4854      	ldr	r0, [pc, #336]	; (1bfc <nm_drv_init+0x1b0>)
    1aaa:	4b50      	ldr	r3, [pc, #320]	; (1bec <nm_drv_init+0x1a0>)
    1aac:	4798      	blx	r3
    1aae:	200d      	movs	r0, #13
    1ab0:	4b4f      	ldr	r3, [pc, #316]	; (1bf0 <nm_drv_init+0x1a4>)
    1ab2:	4798      	blx	r3
		goto ERR2;
    1ab4:	e086      	b.n	1bc4 <nm_drv_init+0x178>
	}

	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
    1ab6:	4852      	ldr	r0, [pc, #328]	; (1c00 <nm_drv_init+0x1b4>)
    1ab8:	4c4a      	ldr	r4, [pc, #296]	; (1be4 <nm_drv_init+0x198>)
    1aba:	47a0      	blx	r4
    1abc:	4b51      	ldr	r3, [pc, #324]	; (1c04 <nm_drv_init+0x1b8>)
    1abe:	4798      	blx	r3
    1ac0:	1c01      	adds	r1, r0, #0
    1ac2:	4851      	ldr	r0, [pc, #324]	; (1c08 <nm_drv_init+0x1bc>)
    1ac4:	47a0      	blx	r4
    1ac6:	200d      	movs	r0, #13
    1ac8:	4b49      	ldr	r3, [pc, #292]	; (1bf0 <nm_drv_init+0x1a4>)
    1aca:	4798      	blx	r3

	/**
	Go...
	**/
	ret = chip_reset();
    1acc:	4b4f      	ldr	r3, [pc, #316]	; (1c0c <nm_drv_init+0x1c0>)
    1ace:	4798      	blx	r3
    1ad0:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1ad2:	d177      	bne.n	1bc4 <nm_drv_init+0x178>
		goto ERR2;
	}

#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
    1ad4:	4b4e      	ldr	r3, [pc, #312]	; (1c10 <nm_drv_init+0x1c4>)
    1ad6:	4798      	blx	r3
#endif
	/*return power save to default value*/
	chip_idle();
    1ad8:	4b4e      	ldr	r3, [pc, #312]	; (1c14 <nm_drv_init+0x1c8>)
    1ada:	4798      	blx	r3
	//M2M_INFO("Chip ID %x\n", (unsigned int)nmi_get_chipid());

	ret = cpu_start();
    1adc:	4b4e      	ldr	r3, [pc, #312]	; (1c18 <nm_drv_init+0x1cc>)
    1ade:	4798      	blx	r3
    1ae0:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1ae2:	d16f      	bne.n	1bc4 <nm_drv_init+0x178>
		goto ERR2;
	}

	ret = wait_for_bootrom(u8Mode);
    1ae4:	1c28      	adds	r0, r5, #0
    1ae6:	4b4d      	ldr	r3, [pc, #308]	; (1c1c <nm_drv_init+0x1d0>)
    1ae8:	4798      	blx	r3
    1aea:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1aec:	d16a      	bne.n	1bc4 <nm_drv_init+0x178>
		goto ERR2;
	}

	ret = wait_for_firmware_start(u8Mode);
    1aee:	1c28      	adds	r0, r5, #0
    1af0:	4b4b      	ldr	r3, [pc, #300]	; (1c20 <nm_drv_init+0x1d4>)
    1af2:	4798      	blx	r3
    1af4:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1af6:	d165      	bne.n	1bc4 <nm_drv_init+0x178>
		goto ERR2;
	}

	if(M2M_WIFI_MODE_CONFIG == u8Mode) {
    1af8:	2d02      	cmp	r5, #2
    1afa:	d065      	beq.n	1bc8 <nm_drv_init+0x17c>
		goto ERR1;
	} else {
		/*continue running*/
	}

	ret = enable_interrupts();
    1afc:	4b49      	ldr	r3, [pc, #292]	; (1c24 <nm_drv_init+0x1d8>)
    1afe:	4798      	blx	r3
    1b00:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1b02:	d00b      	beq.n	1b1c <nm_drv_init+0xd0>
		M2M_ERR("failed to enable interrupts..\n");
    1b04:	4835      	ldr	r0, [pc, #212]	; (1bdc <nm_drv_init+0x190>)
    1b06:	4936      	ldr	r1, [pc, #216]	; (1be0 <nm_drv_init+0x194>)
    1b08:	22dc      	movs	r2, #220	; 0xdc
    1b0a:	4b36      	ldr	r3, [pc, #216]	; (1be4 <nm_drv_init+0x198>)
    1b0c:	4798      	blx	r3
    1b0e:	4846      	ldr	r0, [pc, #280]	; (1c28 <nm_drv_init+0x1dc>)
    1b10:	4b36      	ldr	r3, [pc, #216]	; (1bec <nm_drv_init+0x1a0>)
    1b12:	4798      	blx	r3
    1b14:	200d      	movs	r0, #13
    1b16:	4b36      	ldr	r3, [pc, #216]	; (1bf0 <nm_drv_init+0x1a4>)
    1b18:	4798      	blx	r3
		goto ERR2;
    1b1a:	e053      	b.n	1bc4 <nm_drv_init+0x178>
#endif
#ifdef __ENABLE_LEGACY_RF_SETTINGS__
	val32 |= rHAVE_LEGACY_RF_SETTINGS;
#endif
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
    1b1c:	20a5      	movs	r0, #165	; 0xa5
    1b1e:	0140      	lsls	r0, r0, #5
    1b20:	2100      	movs	r1, #0
    1b22:	4b42      	ldr	r3, [pc, #264]	; (1c2c <nm_drv_init+0x1e0>)
    1b24:	4798      	blx	r3
*	@version	1.0
*/
static sint8 nm_get_firmware_info(tstrM2mRev* M2mRev)
{
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
    1b26:	2100      	movs	r1, #0
    1b28:	4689      	mov	r9, r1
    1b2a:	9103      	str	r1, [sp, #12]
	sint8	ret = M2M_SUCCESS;

	ret = nm_read_reg_with_ret(NMI_REV_REG, &reg);
    1b2c:	4840      	ldr	r0, [pc, #256]	; (1c30 <nm_drv_init+0x1e4>)
    1b2e:	a903      	add	r1, sp, #12
    1b30:	4b40      	ldr	r3, [pc, #256]	; (1c34 <nm_drv_init+0x1e8>)
    1b32:	4798      	blx	r3

	M2mRev->u8DriverMajor	= M2M_GET_DRV_MAJOR(reg);
    1b34:	9f03      	ldr	r7, [sp, #12]
    1b36:	0c3b      	lsrs	r3, r7, #16
    1b38:	469a      	mov	sl, r3
    1b3a:	b299      	uxth	r1, r3
    1b3c:	468b      	mov	fp, r1
	M2mRev->u8DriverMinor   = M2M_GET_DRV_MINOR(reg);
	M2mRev->u8DriverPatch	= M2M_GET_DRV_PATCH(reg);
	M2mRev->u8FirmwareMajor	= M2M_GET_FW_MAJOR(reg);
    1b3e:	b2bb      	uxth	r3, r7
    1b40:	0a1a      	lsrs	r2, r3, #8
    1b42:	9200      	str	r2, [sp, #0]
	M2mRev->u8FirmwareMinor = M2M_GET_FW_MINOR(reg);
    1b44:	091b      	lsrs	r3, r3, #4
    1b46:	260f      	movs	r6, #15
    1b48:	4033      	ands	r3, r6
    1b4a:	9301      	str	r3, [sp, #4]
	M2mRev->u8FirmwarePatch = M2M_GET_FW_PATCH(reg);
	M2mRev->u32Chipid	= nmi_get_chipid();
    1b4c:	4b2d      	ldr	r3, [pc, #180]	; (1c04 <nm_drv_init+0x1b8>)
    1b4e:	4798      	blx	r3
	
	chip_apply_conf();

	nm_get_firmware_info(&strtmp);

	M2M_INFO("Firmware ver   : %u.%u.%u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch);
    1b50:	4b2b      	ldr	r3, [pc, #172]	; (1c00 <nm_drv_init+0x1b4>)
    1b52:	4698      	mov	r8, r3
    1b54:	1c18      	adds	r0, r3, #0
    1b56:	4d23      	ldr	r5, [pc, #140]	; (1be4 <nm_drv_init+0x198>)
    1b58:	47a8      	blx	r5
    1b5a:	1c3b      	adds	r3, r7, #0
    1b5c:	4033      	ands	r3, r6
    1b5e:	4836      	ldr	r0, [pc, #216]	; (1c38 <nm_drv_init+0x1ec>)
    1b60:	9900      	ldr	r1, [sp, #0]
    1b62:	9a01      	ldr	r2, [sp, #4]
    1b64:	47a8      	blx	r5
    1b66:	200d      	movs	r0, #13
    1b68:	4f21      	ldr	r7, [pc, #132]	; (1bf0 <nm_drv_init+0x1a4>)
    1b6a:	47b8      	blx	r7
	M2M_INFO("Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
    1b6c:	4640      	mov	r0, r8
    1b6e:	47a8      	blx	r5
	M2mRev->u8FirmwarePatch = M2M_GET_FW_PATCH(reg);
	M2mRev->u32Chipid	= nmi_get_chipid();
	
	curr_firm_ver   = M2M_MAKE_VERSION(M2mRev->u8FirmwareMajor, M2mRev->u8FirmwareMinor,M2mRev->u8FirmwarePatch);
	curr_drv_ver    = M2M_MAKE_VERSION(M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
	min_req_drv_ver = M2M_MAKE_VERSION(M2mRev->u8DriverMajor, M2mRev->u8DriverMinor,M2mRev->u8DriverPatch);
    1b70:	465a      	mov	r2, fp
    1b72:	0a11      	lsrs	r1, r2, #8
	sint8	ret = M2M_SUCCESS;

	ret = nm_read_reg_with_ret(NMI_REV_REG, &reg);

	M2mRev->u8DriverMajor	= M2M_GET_DRV_MAJOR(reg);
	M2mRev->u8DriverMinor   = M2M_GET_DRV_MINOR(reg);
    1b74:	0912      	lsrs	r2, r2, #4
	M2mRev->u8FirmwarePatch = M2M_GET_FW_PATCH(reg);
	M2mRev->u32Chipid	= nmi_get_chipid();
	
	curr_firm_ver   = M2M_MAKE_VERSION(M2mRev->u8FirmwareMajor, M2mRev->u8FirmwareMinor,M2mRev->u8FirmwarePatch);
	curr_drv_ver    = M2M_MAKE_VERSION(M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
	min_req_drv_ver = M2M_MAKE_VERSION(M2mRev->u8DriverMajor, M2mRev->u8DriverMinor,M2mRev->u8DriverPatch);
    1b76:	4032      	ands	r2, r6
	chip_apply_conf();

	nm_get_firmware_info(&strtmp);

	M2M_INFO("Firmware ver   : %u.%u.%u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch);
	M2M_INFO("Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
    1b78:	4653      	mov	r3, sl
    1b7a:	4033      	ands	r3, r6
    1b7c:	482f      	ldr	r0, [pc, #188]	; (1c3c <nm_drv_init+0x1f0>)
    1b7e:	47a8      	blx	r5
    1b80:	200d      	movs	r0, #13
    1b82:	47b8      	blx	r7
	M2M_INFO("Curr driver ver: %u.%u.%u\n", M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
    1b84:	4640      	mov	r0, r8
    1b86:	47a8      	blx	r5
    1b88:	482d      	ldr	r0, [pc, #180]	; (1c40 <nm_drv_init+0x1f4>)
    1b8a:	2112      	movs	r1, #18
    1b8c:	2203      	movs	r2, #3
    1b8e:	464b      	mov	r3, r9
    1b90:	47a8      	blx	r5
    1b92:	200d      	movs	r0, #13
    1b94:	47b8      	blx	r7

	if(strtmp.u8FirmwareMajor != M2M_DRIVER_VERSION_MAJOR_NO
			|| strtmp.u8FirmwareMinor != M2M_DRIVER_VERSION_MINOR_NO)
    1b96:	ab04      	add	r3, sp, #16
    1b98:	9900      	ldr	r1, [sp, #0]
    1b9a:	7019      	strb	r1, [r3, #0]
    1b9c:	466a      	mov	r2, sp
    1b9e:	9901      	ldr	r1, [sp, #4]
    1ba0:	7451      	strb	r1, [r2, #17]

	M2M_INFO("Firmware ver   : %u.%u.%u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch);
	M2M_INFO("Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
	M2M_INFO("Curr driver ver: %u.%u.%u\n", M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);

	if(strtmp.u8FirmwareMajor != M2M_DRIVER_VERSION_MAJOR_NO
    1ba2:	881a      	ldrh	r2, [r3, #0]
    1ba4:	4b27      	ldr	r3, [pc, #156]	; (1c44 <nm_drv_init+0x1f8>)
    1ba6:	429a      	cmp	r2, r3
    1ba8:	d00e      	beq.n	1bc8 <nm_drv_init+0x17c>
			|| strtmp.u8FirmwareMinor != M2M_DRIVER_VERSION_MINOR_NO)
	{
		ret = M2M_ERR_FW_VER_MISMATCH;
		M2M_ERR("Firmware version mismatch!\n");
    1baa:	480c      	ldr	r0, [pc, #48]	; (1bdc <nm_drv_init+0x190>)
    1bac:	490c      	ldr	r1, [pc, #48]	; (1be0 <nm_drv_init+0x194>)
    1bae:	22ec      	movs	r2, #236	; 0xec
    1bb0:	4b0c      	ldr	r3, [pc, #48]	; (1be4 <nm_drv_init+0x198>)
    1bb2:	4798      	blx	r3
    1bb4:	4824      	ldr	r0, [pc, #144]	; (1c48 <nm_drv_init+0x1fc>)
    1bb6:	4b0d      	ldr	r3, [pc, #52]	; (1bec <nm_drv_init+0x1a0>)
    1bb8:	4798      	blx	r3
    1bba:	200d      	movs	r0, #13
    1bbc:	4b0c      	ldr	r3, [pc, #48]	; (1bf0 <nm_drv_init+0x1a4>)
    1bbe:	4798      	blx	r3
	M2M_INFO("Curr driver ver: %u.%u.%u\n", M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);

	if(strtmp.u8FirmwareMajor != M2M_DRIVER_VERSION_MAJOR_NO
			|| strtmp.u8FirmwareMinor != M2M_DRIVER_VERSION_MINOR_NO)
	{
		ret = M2M_ERR_FW_VER_MISMATCH;
    1bc0:	24f3      	movs	r4, #243	; 0xf3
    1bc2:	e001      	b.n	1bc8 <nm_drv_init+0x17c>
		M2M_ERR("Firmware version mismatch!\n");
	}
	return ret;
ERR2:
	nm_bus_iface_deinit();
    1bc4:	4b21      	ldr	r3, [pc, #132]	; (1c4c <nm_drv_init+0x200>)
    1bc6:	4798      	blx	r3
    1bc8:	b260      	sxtb	r0, r4
ERR1:
	return ret;
}
    1bca:	b00d      	add	sp, #52	; 0x34
    1bcc:	bc3c      	pop	{r2, r3, r4, r5}
    1bce:	4690      	mov	r8, r2
    1bd0:	4699      	mov	r9, r3
    1bd2:	46a2      	mov	sl, r4
    1bd4:	46ab      	mov	fp, r5
    1bd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1bd8:	00001929 	.word	0x00001929
    1bdc:	000080e8 	.word	0x000080e8
    1be0:	000087fc 	.word	0x000087fc
    1be4:	00006e51 	.word	0x00006e51
    1be8:	000086e4 	.word	0x000086e4
    1bec:	00006f71 	.word	0x00006f71
    1bf0:	00006e85 	.word	0x00006e85
    1bf4:	000016d9 	.word	0x000016d9
    1bf8:	0000018d 	.word	0x0000018d
    1bfc:	00008710 	.word	0x00008710
    1c00:	000083bc 	.word	0x000083bc
    1c04:	0000159d 	.word	0x0000159d
    1c08:	00008700 	.word	0x00008700
    1c0c:	000016f5 	.word	0x000016f5
    1c10:	000022ad 	.word	0x000022ad
    1c14:	000013e5 	.word	0x000013e5
    1c18:	000014c5 	.word	0x000014c5
    1c1c:	00001725 	.word	0x00001725
    1c20:	000017c5 	.word	0x000017c5
    1c24:	00001459 	.word	0x00001459
    1c28:	00008730 	.word	0x00008730
    1c2c:	00001959 	.word	0x00001959
    1c30:	000207ac 	.word	0x000207ac
    1c34:	0000194d 	.word	0x0000194d
    1c38:	00008750 	.word	0x00008750
    1c3c:	0000876c 	.word	0x0000876c
    1c40:	00008788 	.word	0x00008788
    1c44:	00000312 	.word	0x00000312
    1c48:	000087a4 	.word	0x000087a4
    1c4c:	00001935 	.word	0x00001935

00001c50 <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
    1c50:	b510      	push	{r4, lr}
	sint8 ret;

	ret = chip_deinit();
    1c52:	4b13      	ldr	r3, [pc, #76]	; (1ca0 <nm_drv_deinit+0x50>)
    1c54:	4798      	blx	r3
    1c56:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c58:	d00c      	beq.n	1c74 <nm_drv_deinit+0x24>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
    1c5a:	4812      	ldr	r0, [pc, #72]	; (1ca4 <nm_drv_deinit+0x54>)
    1c5c:	4912      	ldr	r1, [pc, #72]	; (1ca8 <nm_drv_deinit+0x58>)
    1c5e:	2281      	movs	r2, #129	; 0x81
    1c60:	0052      	lsls	r2, r2, #1
    1c62:	4b12      	ldr	r3, [pc, #72]	; (1cac <nm_drv_deinit+0x5c>)
    1c64:	4798      	blx	r3
    1c66:	4812      	ldr	r0, [pc, #72]	; (1cb0 <nm_drv_deinit+0x60>)
    1c68:	4b12      	ldr	r3, [pc, #72]	; (1cb4 <nm_drv_deinit+0x64>)
    1c6a:	4798      	blx	r3
    1c6c:	200d      	movs	r0, #13
    1c6e:	4b12      	ldr	r3, [pc, #72]	; (1cb8 <nm_drv_deinit+0x68>)
    1c70:	4798      	blx	r3
		goto ERR1;
    1c72:	e012      	b.n	1c9a <nm_drv_deinit+0x4a>
	}

	ret = nm_bus_iface_deinit();
    1c74:	4b11      	ldr	r3, [pc, #68]	; (1cbc <nm_drv_deinit+0x6c>)
    1c76:	4798      	blx	r3
    1c78:	1e04      	subs	r4, r0, #0
	if (M2M_SUCCESS != ret) {
    1c7a:	d00c      	beq.n	1c96 <nm_drv_deinit+0x46>
		M2M_ERR("[nmi stop]: fail init bus\n");
    1c7c:	4809      	ldr	r0, [pc, #36]	; (1ca4 <nm_drv_deinit+0x54>)
    1c7e:	490a      	ldr	r1, [pc, #40]	; (1ca8 <nm_drv_deinit+0x58>)
    1c80:	2284      	movs	r2, #132	; 0x84
    1c82:	0052      	lsls	r2, r2, #1
    1c84:	4b09      	ldr	r3, [pc, #36]	; (1cac <nm_drv_deinit+0x5c>)
    1c86:	4798      	blx	r3
    1c88:	480d      	ldr	r0, [pc, #52]	; (1cc0 <nm_drv_deinit+0x70>)
    1c8a:	4b0a      	ldr	r3, [pc, #40]	; (1cb4 <nm_drv_deinit+0x64>)
    1c8c:	4798      	blx	r3
    1c8e:	200d      	movs	r0, #13
    1c90:	4b09      	ldr	r3, [pc, #36]	; (1cb8 <nm_drv_deinit+0x68>)
    1c92:	4798      	blx	r3
		goto ERR1;
    1c94:	e001      	b.n	1c9a <nm_drv_deinit+0x4a>
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
    1c96:	4b0b      	ldr	r3, [pc, #44]	; (1cc4 <nm_drv_deinit+0x74>)
    1c98:	4798      	blx	r3
#endif

ERR1:
	return ret;
    1c9a:	b260      	sxtb	r0, r4
}
    1c9c:	bd10      	pop	{r4, pc}
    1c9e:	46c0      	nop			; (mov r8, r8)
    1ca0:	0000183d 	.word	0x0000183d
    1ca4:	000080e8 	.word	0x000080e8
    1ca8:	00008808 	.word	0x00008808
    1cac:	00006e51 	.word	0x00006e51
    1cb0:	000087c0 	.word	0x000087c0
    1cb4:	00006f71 	.word	0x00006f71
    1cb8:	00006e85 	.word	0x00006e85
    1cbc:	00001935 	.word	0x00001935
    1cc0:	000087e0 	.word	0x000087e0
    1cc4:	00002259 	.word	0x00002259

00001cc8 <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static sint8 nmi_spi_read(uint8* b, uint16 sz)
{
    1cc8:	b500      	push	{lr}
    1cca:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = NULL;
    1ccc:	ab01      	add	r3, sp, #4
    1cce:	2200      	movs	r2, #0
    1cd0:	9201      	str	r2, [sp, #4]
	spi.pu8OutBuf = b;
    1cd2:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
    1cd4:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1cd6:	2003      	movs	r0, #3
    1cd8:	1c19      	adds	r1, r3, #0
    1cda:	4b02      	ldr	r3, [pc, #8]	; (1ce4 <nmi_spi_read+0x1c>)
    1cdc:	4798      	blx	r3
}
    1cde:	b005      	add	sp, #20
    1ce0:	bd00      	pop	{pc}
    1ce2:	46c0      	nop			; (mov r8, r8)
    1ce4:	000003b5 	.word	0x000003b5

00001ce8 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
    1ce8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cea:	b083      	sub	sp, #12
    1cec:	1e06      	subs	r6, r0, #0
	sint8 s8RetryCnt;

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
    1cee:	2ecf      	cmp	r6, #207	; 0xcf
    1cf0:	d004      	beq.n	1cfc <spi_cmd_rsp+0x14>
    1cf2:	1c03      	adds	r3, r0, #0
    1cf4:	333b      	adds	r3, #59	; 0x3b
    1cf6:	b2db      	uxtb	r3, r3
    1cf8:	2b01      	cmp	r3, #1
    1cfa:	d807      	bhi.n	1d0c <spi_cmd_rsp+0x24>
		 (cmd == CMD_TERMINATE) ||
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1cfc:	4668      	mov	r0, sp
    1cfe:	3007      	adds	r0, #7
    1d00:	2101      	movs	r1, #1
    1d02:	4b25      	ldr	r3, [pc, #148]	; (1d98 <spi_cmd_rsp+0xb0>)
    1d04:	4798      	blx	r3
			result = N_FAIL;
    1d06:	2300      	movs	r3, #0
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
		 (cmd == CMD_TERMINATE) ||
		 (cmd == CMD_REPEAT)) {
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1d08:	2800      	cmp	r0, #0
    1d0a:	d141      	bne.n	1d90 <spi_cmd_rsp+0xa8>

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
    1d0c:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1d0e:	466d      	mov	r5, sp
    1d10:	3507      	adds	r5, #7
    1d12:	4f21      	ldr	r7, [pc, #132]	; (1d98 <spi_cmd_rsp+0xb0>)
    1d14:	1c28      	adds	r0, r5, #0
    1d16:	2101      	movs	r1, #1
    1d18:	47b8      	blx	r7
    1d1a:	2800      	cmp	r0, #0
    1d1c:	d00d      	beq.n	1d3a <spi_cmd_rsp+0x52>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1d1e:	481f      	ldr	r0, [pc, #124]	; (1d9c <spi_cmd_rsp+0xb4>)
    1d20:	491f      	ldr	r1, [pc, #124]	; (1da0 <spi_cmd_rsp+0xb8>)
    1d22:	223c      	movs	r2, #60	; 0x3c
    1d24:	32ff      	adds	r2, #255	; 0xff
    1d26:	4b1f      	ldr	r3, [pc, #124]	; (1da4 <spi_cmd_rsp+0xbc>)
    1d28:	4798      	blx	r3
    1d2a:	481f      	ldr	r0, [pc, #124]	; (1da8 <spi_cmd_rsp+0xc0>)
    1d2c:	4b1f      	ldr	r3, [pc, #124]	; (1dac <spi_cmd_rsp+0xc4>)
    1d2e:	4798      	blx	r3
    1d30:	200d      	movs	r0, #13
    1d32:	4b1f      	ldr	r3, [pc, #124]	; (1db0 <spi_cmd_rsp+0xc8>)
    1d34:	4798      	blx	r3
			result = N_FAIL;
    1d36:	2300      	movs	r3, #0
			goto _fail_;
    1d38:	e02a      	b.n	1d90 <spi_cmd_rsp+0xa8>
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    1d3a:	782b      	ldrb	r3, [r5, #0]
    1d3c:	42b3      	cmp	r3, r6
    1d3e:	d104      	bne.n	1d4a <spi_cmd_rsp+0x62>

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
    1d40:	240b      	movs	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1d42:	466d      	mov	r5, sp
    1d44:	3507      	adds	r5, #7
    1d46:	4e14      	ldr	r6, [pc, #80]	; (1d98 <spi_cmd_rsp+0xb0>)
    1d48:	e004      	b.n	1d54 <spi_cmd_rsp+0x6c>
    1d4a:	3c01      	subs	r4, #1
    1d4c:	b2e4      	uxtb	r4, r4
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
    1d4e:	2c00      	cmp	r4, #0
    1d50:	d1e0      	bne.n	1d14 <spi_cmd_rsp+0x2c>
    1d52:	e7f5      	b.n	1d40 <spi_cmd_rsp+0x58>
	**/
	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1d54:	1c28      	adds	r0, r5, #0
    1d56:	2101      	movs	r1, #1
    1d58:	47b0      	blx	r6
    1d5a:	2800      	cmp	r0, #0
    1d5c:	d00d      	beq.n	1d7a <spi_cmd_rsp+0x92>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
    1d5e:	480f      	ldr	r0, [pc, #60]	; (1d9c <spi_cmd_rsp+0xb4>)
    1d60:	490f      	ldr	r1, [pc, #60]	; (1da0 <spi_cmd_rsp+0xb8>)
    1d62:	224a      	movs	r2, #74	; 0x4a
    1d64:	32ff      	adds	r2, #255	; 0xff
    1d66:	4b0f      	ldr	r3, [pc, #60]	; (1da4 <spi_cmd_rsp+0xbc>)
    1d68:	4798      	blx	r3
    1d6a:	480f      	ldr	r0, [pc, #60]	; (1da8 <spi_cmd_rsp+0xc0>)
    1d6c:	4b0f      	ldr	r3, [pc, #60]	; (1dac <spi_cmd_rsp+0xc4>)
    1d6e:	4798      	blx	r3
    1d70:	200d      	movs	r0, #13
    1d72:	4b0f      	ldr	r3, [pc, #60]	; (1db0 <spi_cmd_rsp+0xc8>)
    1d74:	4798      	blx	r3
			result = N_FAIL;
    1d76:	2300      	movs	r3, #0
			goto _fail_;
    1d78:	e00a      	b.n	1d90 <spi_cmd_rsp+0xa8>
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
    1d7a:	782b      	ldrb	r3, [r5, #0]
    1d7c:	2b00      	cmp	r3, #0
    1d7e:	d004      	beq.n	1d8a <spi_cmd_rsp+0xa2>
    1d80:	3c01      	subs	r4, #1
    1d82:	b2e4      	uxtb	r4, r4
    1d84:	2c00      	cmp	r4, #0
    1d86:	d1e5      	bne.n	1d54 <spi_cmd_rsp+0x6c>
    1d88:	e001      	b.n	1d8e <spi_cmd_rsp+0xa6>
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
	uint8 rsp;
	sint8 result = N_OK;
    1d8a:	2301      	movs	r3, #1
    1d8c:	e000      	b.n	1d90 <spi_cmd_rsp+0xa8>
    1d8e:	2301      	movs	r3, #1
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));

_fail_:

	return result;
    1d90:	b258      	sxtb	r0, r3
}
    1d92:	b003      	add	sp, #12
    1d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1d96:	46c0      	nop			; (mov r8, r8)
    1d98:	00001cc9 	.word	0x00001cc9
    1d9c:	000080e8 	.word	0x000080e8
    1da0:	00008d3c 	.word	0x00008d3c
    1da4:	00006e51 	.word	0x00006e51
    1da8:	00008898 	.word	0x00008898
    1dac:	00006f71 	.word	0x00006f71
    1db0:	00006e85 	.word	0x00006e85

00001db4 <spi_data_read>:

static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
    1db4:	b5f0      	push	{r4, r5, r6, r7, lr}
    1db6:	465f      	mov	r7, fp
    1db8:	4656      	mov	r6, sl
    1dba:	464d      	mov	r5, r9
    1dbc:	4644      	mov	r4, r8
    1dbe:	b4f0      	push	{r4, r5, r6, r7}
    1dc0:	b083      	sub	sp, #12
    1dc2:	4682      	mov	sl, r0
    1dc4:	1c0f      	adds	r7, r1, #0
    1dc6:	4693      	mov	fp, r2
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    1dc8:	2200      	movs	r2, #0
    1dca:	4690      	mov	r8, r2
		/**
			Data Respnose header
		**/
		retry = 10;
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1dcc:	4e40      	ldr	r6, [pc, #256]	; (1ed0 <spi_data_read+0x11c>)
	/**
		Data
	**/
	ix = 0;
	do {
		if (sz <= DATA_PKT_SZ)
    1dce:	2380      	movs	r3, #128	; 0x80
    1dd0:	019b      	lsls	r3, r3, #6
    1dd2:	429f      	cmp	r7, r3
    1dd4:	d802      	bhi.n	1ddc <spi_data_read+0x28>
			nbytes = sz;
    1dd6:	b2bb      	uxth	r3, r7
    1dd8:	4699      	mov	r9, r3
    1dda:	e002      	b.n	1de2 <spi_data_read+0x2e>
		else
			nbytes = DATA_PKT_SZ;
    1ddc:	2380      	movs	r3, #128	; 0x80
    1dde:	019b      	lsls	r3, r3, #6
    1de0:	4699      	mov	r9, r3

		/**
			Data Respnose header
		**/
		retry = 10;
    1de2:	240a      	movs	r4, #10
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
    1de4:	466d      	mov	r5, sp
    1de6:	3503      	adds	r5, #3
    1de8:	1c28      	adds	r0, r5, #0
    1dea:	2101      	movs	r1, #1
    1dec:	47b0      	blx	r6
    1dee:	2800      	cmp	r0, #0
    1df0:	d00d      	beq.n	1e0e <spi_data_read+0x5a>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
    1df2:	4838      	ldr	r0, [pc, #224]	; (1ed4 <spi_data_read+0x120>)
    1df4:	4938      	ldr	r1, [pc, #224]	; (1ed8 <spi_data_read+0x124>)
    1df6:	226c      	movs	r2, #108	; 0x6c
    1df8:	32ff      	adds	r2, #255	; 0xff
    1dfa:	4b38      	ldr	r3, [pc, #224]	; (1edc <spi_data_read+0x128>)
    1dfc:	4798      	blx	r3
    1dfe:	4838      	ldr	r0, [pc, #224]	; (1ee0 <spi_data_read+0x12c>)
    1e00:	4b38      	ldr	r3, [pc, #224]	; (1ee4 <spi_data_read+0x130>)
    1e02:	4798      	blx	r3
    1e04:	200d      	movs	r0, #13
    1e06:	4b38      	ldr	r3, [pc, #224]	; (1ee8 <spi_data_read+0x134>)
    1e08:	4798      	blx	r3
				result = N_FAIL;
    1e0a:	2000      	movs	r0, #0
    1e0c:	e057      	b.n	1ebe <spi_data_read+0x10a>
				break;
			}
			if (((rsp >> 4) & 0xf) == 0xf)
    1e0e:	782b      	ldrb	r3, [r5, #0]
    1e10:	091b      	lsrs	r3, r3, #4
    1e12:	2b0f      	cmp	r3, #15
    1e14:	d005      	beq.n	1e22 <spi_data_read+0x6e>
				break;
		} while (retry--);
    1e16:	3c01      	subs	r4, #1
    1e18:	b2a4      	uxth	r4, r4
    1e1a:	b223      	sxth	r3, r4
    1e1c:	3301      	adds	r3, #1
    1e1e:	d1e3      	bne.n	1de8 <spi_data_read+0x34>
    1e20:	e002      	b.n	1e28 <spi_data_read+0x74>

		if (result == N_FAIL)
			break;

		if (retry <= 0) {
    1e22:	b224      	sxth	r4, r4
    1e24:	2c00      	cmp	r4, #0
    1e26:	dc0e      	bgt.n	1e46 <spi_data_read+0x92>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
    1e28:	482a      	ldr	r0, [pc, #168]	; (1ed4 <spi_data_read+0x120>)
    1e2a:	492b      	ldr	r1, [pc, #172]	; (1ed8 <spi_data_read+0x124>)
    1e2c:	2278      	movs	r2, #120	; 0x78
    1e2e:	32ff      	adds	r2, #255	; 0xff
    1e30:	4c2a      	ldr	r4, [pc, #168]	; (1edc <spi_data_read+0x128>)
    1e32:	47a0      	blx	r4
    1e34:	466b      	mov	r3, sp
    1e36:	78d9      	ldrb	r1, [r3, #3]
    1e38:	482c      	ldr	r0, [pc, #176]	; (1eec <spi_data_read+0x138>)
    1e3a:	47a0      	blx	r4
    1e3c:	200d      	movs	r0, #13
    1e3e:	4b2a      	ldr	r3, [pc, #168]	; (1ee8 <spi_data_read+0x134>)
    1e40:	4798      	blx	r3
			result = N_FAIL;
    1e42:	2000      	movs	r0, #0
			break;
    1e44:	e03b      	b.n	1ebe <spi_data_read+0x10a>
		}

		/**
			Read bytes
		**/
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
    1e46:	464a      	mov	r2, r9
    1e48:	b294      	uxth	r4, r2
    1e4a:	4643      	mov	r3, r8
    1e4c:	b218      	sxth	r0, r3
    1e4e:	4450      	add	r0, sl
    1e50:	1c21      	adds	r1, r4, #0
    1e52:	4a1f      	ldr	r2, [pc, #124]	; (1ed0 <spi_data_read+0x11c>)
    1e54:	4790      	blx	r2
    1e56:	2800      	cmp	r0, #0
    1e58:	d00d      	beq.n	1e76 <spi_data_read+0xc2>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
    1e5a:	481e      	ldr	r0, [pc, #120]	; (1ed4 <spi_data_read+0x120>)
    1e5c:	491e      	ldr	r1, [pc, #120]	; (1ed8 <spi_data_read+0x124>)
    1e5e:	22c0      	movs	r2, #192	; 0xc0
    1e60:	0052      	lsls	r2, r2, #1
    1e62:	4b1e      	ldr	r3, [pc, #120]	; (1edc <spi_data_read+0x128>)
    1e64:	4798      	blx	r3
    1e66:	4822      	ldr	r0, [pc, #136]	; (1ef0 <spi_data_read+0x13c>)
    1e68:	4b1e      	ldr	r3, [pc, #120]	; (1ee4 <spi_data_read+0x130>)
    1e6a:	4798      	blx	r3
    1e6c:	200d      	movs	r0, #13
    1e6e:	4b1e      	ldr	r3, [pc, #120]	; (1ee8 <spi_data_read+0x134>)
    1e70:	4798      	blx	r3
			result = N_FAIL;
    1e72:	2000      	movs	r0, #0
			break;
    1e74:	e023      	b.n	1ebe <spi_data_read+0x10a>
		}
		if(!clockless)
    1e76:	465b      	mov	r3, fp
    1e78:	2b00      	cmp	r3, #0
    1e7a:	d117      	bne.n	1eac <spi_data_read+0xf8>
		{
			/**
			Read Crc
			**/
			if (!gu8Crc_off) {
    1e7c:	4a1d      	ldr	r2, [pc, #116]	; (1ef4 <spi_data_read+0x140>)
    1e7e:	7813      	ldrb	r3, [r2, #0]
    1e80:	2b00      	cmp	r3, #0
    1e82:	d113      	bne.n	1eac <spi_data_read+0xf8>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
    1e84:	a801      	add	r0, sp, #4
    1e86:	2102      	movs	r1, #2
    1e88:	4b11      	ldr	r3, [pc, #68]	; (1ed0 <spi_data_read+0x11c>)
    1e8a:	4798      	blx	r3
    1e8c:	2800      	cmp	r0, #0
    1e8e:	d00d      	beq.n	1eac <spi_data_read+0xf8>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
    1e90:	4810      	ldr	r0, [pc, #64]	; (1ed4 <spi_data_read+0x120>)
    1e92:	4911      	ldr	r1, [pc, #68]	; (1ed8 <spi_data_read+0x124>)
    1e94:	228c      	movs	r2, #140	; 0x8c
    1e96:	32ff      	adds	r2, #255	; 0xff
    1e98:	4b10      	ldr	r3, [pc, #64]	; (1edc <spi_data_read+0x128>)
    1e9a:	4798      	blx	r3
    1e9c:	4816      	ldr	r0, [pc, #88]	; (1ef8 <spi_data_read+0x144>)
    1e9e:	4b11      	ldr	r3, [pc, #68]	; (1ee4 <spi_data_read+0x130>)
    1ea0:	4798      	blx	r3
    1ea2:	200d      	movs	r0, #13
    1ea4:	4b10      	ldr	r3, [pc, #64]	; (1ee8 <spi_data_read+0x134>)
    1ea6:	4798      	blx	r3
					result = N_FAIL;
    1ea8:	2000      	movs	r0, #0
					break;
    1eaa:	e008      	b.n	1ebe <spi_data_read+0x10a>
				}
			}
		}
		ix += nbytes;
    1eac:	4642      	mov	r2, r8
    1eae:	18a3      	adds	r3, r4, r2
    1eb0:	b29b      	uxth	r3, r3
    1eb2:	4698      	mov	r8, r3
		sz -= nbytes;
    1eb4:	1b3f      	subs	r7, r7, r4
    1eb6:	b2bf      	uxth	r7, r7

	} while (sz);
    1eb8:	2f00      	cmp	r7, #0
    1eba:	d188      	bne.n	1dce <spi_data_read+0x1a>
    1ebc:	2001      	movs	r0, #1

	return result;
    1ebe:	b240      	sxtb	r0, r0
}
    1ec0:	b003      	add	sp, #12
    1ec2:	bc3c      	pop	{r2, r3, r4, r5}
    1ec4:	4690      	mov	r8, r2
    1ec6:	4699      	mov	r9, r3
    1ec8:	46a2      	mov	sl, r4
    1eca:	46ab      	mov	fp, r5
    1ecc:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ece:	46c0      	nop			; (mov r8, r8)
    1ed0:	00001cc9 	.word	0x00001cc9
    1ed4:	000080e8 	.word	0x000080e8
    1ed8:	00008e64 	.word	0x00008e64
    1edc:	00006e51 	.word	0x00006e51
    1ee0:	000088cc 	.word	0x000088cc
    1ee4:	00006f71 	.word	0x00006f71
    1ee8:	00006e85 	.word	0x00006e85
    1eec:	00008900 	.word	0x00008900
    1ef0:	00008930 	.word	0x00008930
    1ef4:	200000c4 	.word	0x200000c4
    1ef8:	00008960 	.word	0x00008960

00001efc <nmi_spi_write>:
	spi.u16Sz = sz;
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
}

static sint8 nmi_spi_write(uint8* b, uint16 sz)
{
    1efc:	b500      	push	{lr}
    1efe:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = b;
    1f00:	ab01      	add	r3, sp, #4
    1f02:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
    1f04:	2200      	movs	r2, #0
    1f06:	9202      	str	r2, [sp, #8]
	spi.u16Sz = sz;
    1f08:	8119      	strh	r1, [r3, #8]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
    1f0a:	2003      	movs	r0, #3
    1f0c:	1c19      	adds	r1, r3, #0
    1f0e:	4b02      	ldr	r3, [pc, #8]	; (1f18 <nmi_spi_write+0x1c>)
    1f10:	4798      	blx	r3
}
    1f12:	b005      	add	sp, #20
    1f14:	bd00      	pop	{pc}
    1f16:	46c0      	nop			; (mov r8, r8)
    1f18:	000003b5 	.word	0x000003b5

00001f1c <spi_cmd>:
#define DATA_PKT_SZ_4K			(4 * 1024)
#define DATA_PKT_SZ_8K			(8 * 1024)
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static sint8 spi_cmd(uint8 cmd, uint32 adr, uint32 u32data, uint32 sz,uint8 clockless)
{
    1f1c:	b570      	push	{r4, r5, r6, lr}
    1f1e:	b084      	sub	sp, #16
    1f20:	ac08      	add	r4, sp, #32
    1f22:	7825      	ldrb	r5, [r4, #0]
	uint8 bc[9];
	uint8 len = 5;
	sint8 result = N_OK;

	bc[0] = cmd;
    1f24:	ac01      	add	r4, sp, #4
    1f26:	7020      	strb	r0, [r4, #0]
	switch (cmd) {
    1f28:	303f      	adds	r0, #63	; 0x3f
    1f2a:	b2c4      	uxtb	r4, r0
    1f2c:	2c0e      	cmp	r4, #14
    1f2e:	d900      	bls.n	1f32 <spi_cmd+0x16>
    1f30:	e09c      	b.n	206c <STACK_SIZE+0x6c>
    1f32:	00a0      	lsls	r0, r4, #2
    1f34:	4c52      	ldr	r4, [pc, #328]	; (2080 <STACK_SIZE+0x80>)
    1f36:	5820      	ldr	r0, [r4, r0]
    1f38:	4687      	mov	pc, r0
	case CMD_SINGLE_READ:				/* single word (4 bytes) read */
		bc[1] = (uint8)(adr >> 16);
    1f3a:	ab01      	add	r3, sp, #4
    1f3c:	0c0a      	lsrs	r2, r1, #16
    1f3e:	705a      	strb	r2, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    1f40:	0a0a      	lsrs	r2, r1, #8
    1f42:	709a      	strb	r2, [r3, #2]
		bc[3] = (uint8)adr;
    1f44:	70d9      	strb	r1, [r3, #3]
		len = 5;
    1f46:	2105      	movs	r1, #5
		break;
    1f48:	e093      	b.n	2072 <STACK_SIZE+0x72>
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
    1f4a:	0a0b      	lsrs	r3, r1, #8
    1f4c:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    1f4e:	2d00      	cmp	r5, #0
    1f50:	d102      	bne.n	1f58 <spi_cmd+0x3c>
		bc[2] = (uint8)(adr >> 8);
		bc[3] = (uint8)adr;
		len = 5;
		break;
	case CMD_INTERNAL_READ:			/* internal register read */
		bc[1] = (uint8)(adr >> 8);
    1f52:	aa01      	add	r2, sp, #4
    1f54:	7053      	strb	r3, [r2, #1]
    1f56:	e004      	b.n	1f62 <spi_cmd+0x46>
		if(clockless)  bc[1] |= (1 << 7);
    1f58:	2280      	movs	r2, #128	; 0x80
    1f5a:	4252      	negs	r2, r2
    1f5c:	4313      	orrs	r3, r2
    1f5e:	aa01      	add	r2, sp, #4
    1f60:	7053      	strb	r3, [r2, #1]
		bc[2] = (uint8)adr;
    1f62:	ab01      	add	r3, sp, #4
    1f64:	7099      	strb	r1, [r3, #2]
		bc[3] = 0x00;
    1f66:	2200      	movs	r2, #0
    1f68:	70da      	strb	r2, [r3, #3]
		len = 5;
    1f6a:	2105      	movs	r1, #5
		break;
    1f6c:	e081      	b.n	2072 <STACK_SIZE+0x72>
	case CMD_TERMINATE:					/* termination */
		bc[1] = 0x00;
    1f6e:	ab01      	add	r3, sp, #4
    1f70:	2200      	movs	r2, #0
    1f72:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    1f74:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    1f76:	70da      	strb	r2, [r3, #3]
		len = 5;
    1f78:	2105      	movs	r1, #5
		break;
    1f7a:	e07a      	b.n	2072 <STACK_SIZE+0x72>
	case CMD_REPEAT:						/* repeat */
		bc[1] = 0x00;
    1f7c:	ab01      	add	r3, sp, #4
    1f7e:	2200      	movs	r2, #0
    1f80:	705a      	strb	r2, [r3, #1]
		bc[2] = 0x00;
    1f82:	709a      	strb	r2, [r3, #2]
		bc[3] = 0x00;
    1f84:	70da      	strb	r2, [r3, #3]
		len = 5;
    1f86:	2105      	movs	r1, #5
		break;
    1f88:	e073      	b.n	2072 <STACK_SIZE+0x72>
	case CMD_RESET:							/* reset */
		bc[1] = 0xff;
    1f8a:	ab01      	add	r3, sp, #4
    1f8c:	22ff      	movs	r2, #255	; 0xff
    1f8e:	705a      	strb	r2, [r3, #1]
		bc[2] = 0xff;
    1f90:	709a      	strb	r2, [r3, #2]
		bc[3] = 0xff;
    1f92:	70da      	strb	r2, [r3, #3]
		len = 5;
    1f94:	2105      	movs	r1, #5
		break;
    1f96:	e06c      	b.n	2072 <STACK_SIZE+0x72>
	case CMD_DMA_WRITE:					/* dma write */
	case CMD_DMA_READ:					/* dma read */
		bc[1] = (uint8)(adr >> 16);
    1f98:	aa01      	add	r2, sp, #4
    1f9a:	0c08      	lsrs	r0, r1, #16
    1f9c:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    1f9e:	0a08      	lsrs	r0, r1, #8
    1fa0:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    1fa2:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 8);
    1fa4:	0a19      	lsrs	r1, r3, #8
    1fa6:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz);
    1fa8:	7153      	strb	r3, [r2, #5]
		len = 7;
    1faa:	2107      	movs	r1, #7
		break;
    1fac:	e061      	b.n	2072 <STACK_SIZE+0x72>
	case CMD_DMA_EXT_WRITE:		/* dma extended write */
	case CMD_DMA_EXT_READ:			/* dma extended read */
		bc[1] = (uint8)(adr >> 16);
    1fae:	aa01      	add	r2, sp, #4
    1fb0:	0c08      	lsrs	r0, r1, #16
    1fb2:	7050      	strb	r0, [r2, #1]
		bc[2] = (uint8)(adr >> 8);
    1fb4:	0a08      	lsrs	r0, r1, #8
    1fb6:	7090      	strb	r0, [r2, #2]
		bc[3] = (uint8)adr;
    1fb8:	70d1      	strb	r1, [r2, #3]
		bc[4] = (uint8)(sz >> 16);
    1fba:	0c19      	lsrs	r1, r3, #16
    1fbc:	7111      	strb	r1, [r2, #4]
		bc[5] = (uint8)(sz >> 8);
    1fbe:	0a19      	lsrs	r1, r3, #8
    1fc0:	7151      	strb	r1, [r2, #5]
		bc[6] = (uint8)(sz);
    1fc2:	7193      	strb	r3, [r2, #6]
		len = 8;
    1fc4:	2108      	movs	r1, #8
		break;
    1fc6:	e054      	b.n	2072 <STACK_SIZE+0x72>
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
    1fc8:	0a0b      	lsrs	r3, r1, #8
    1fca:	b2db      	uxtb	r3, r3
		if(clockless)  bc[1] |= (1 << 7);
    1fcc:	2d00      	cmp	r5, #0
    1fce:	d102      	bne.n	1fd6 <spi_cmd+0xba>
		bc[5] = (uint8)(sz >> 8);
		bc[6] = (uint8)(sz);
		len = 8;
		break;
	case CMD_INTERNAL_WRITE:		/* internal register write */
		bc[1] = (uint8)(adr >> 8);
    1fd0:	a801      	add	r0, sp, #4
    1fd2:	7043      	strb	r3, [r0, #1]
    1fd4:	e004      	b.n	1fe0 <spi_cmd+0xc4>
		if(clockless)  bc[1] |= (1 << 7);
    1fd6:	2080      	movs	r0, #128	; 0x80
    1fd8:	4240      	negs	r0, r0
    1fda:	4303      	orrs	r3, r0
    1fdc:	a801      	add	r0, sp, #4
    1fde:	7043      	strb	r3, [r0, #1]
		bc[2] = (uint8)(adr);
    1fe0:	ab01      	add	r3, sp, #4
    1fe2:	7099      	strb	r1, [r3, #2]
		bc[3] = (uint8)(u32data >> 24);
    1fe4:	0e11      	lsrs	r1, r2, #24
    1fe6:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 16);
    1fe8:	0c11      	lsrs	r1, r2, #16
    1fea:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 8);
    1fec:	0a11      	lsrs	r1, r2, #8
    1fee:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data);
    1ff0:	719a      	strb	r2, [r3, #6]
		len = 8;
    1ff2:	2108      	movs	r1, #8
		break;
    1ff4:	e03d      	b.n	2072 <STACK_SIZE+0x72>
	case CMD_SINGLE_WRITE:			/* single word write */
		bc[1] = (uint8)(adr >> 16);
    1ff6:	ab01      	add	r3, sp, #4
    1ff8:	0c08      	lsrs	r0, r1, #16
    1ffa:	7058      	strb	r0, [r3, #1]
		bc[2] = (uint8)(adr >> 8);
    1ffc:	0a08      	lsrs	r0, r1, #8
    1ffe:	7098      	strb	r0, [r3, #2]
		bc[3] = (uint8)(adr);
    2000:	70d9      	strb	r1, [r3, #3]
		bc[4] = (uint8)(u32data >> 24);
    2002:	0e11      	lsrs	r1, r2, #24
    2004:	7119      	strb	r1, [r3, #4]
		bc[5] = (uint8)(u32data >> 16);
    2006:	0c11      	lsrs	r1, r2, #16
    2008:	7159      	strb	r1, [r3, #5]
		bc[6] = (uint8)(u32data >> 8);
    200a:	0a11      	lsrs	r1, r2, #8
    200c:	7199      	strb	r1, [r3, #6]
		bc[7] = (uint8)(u32data);
    200e:	71da      	strb	r2, [r3, #7]
		len = 9;
    2010:	2109      	movs	r1, #9
		break;
    2012:	e02e      	b.n	2072 <STACK_SIZE+0x72>
		break;
	}

	if (result) {
		if (!gu8Crc_off)
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    2014:	1e4e      	subs	r6, r1, #1
	return crc7_syndrome_table[(crc << 1) ^ data];
}

static uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
	while (len--)
    2016:	2e00      	cmp	r6, #0
    2018:	d00d      	beq.n	2036 <STACK_SIZE+0x36>
    201a:	ab01      	add	r3, sp, #4
    201c:	2203      	movs	r2, #3
    201e:	446a      	add	r2, sp
    2020:	1855      	adds	r5, r2, r1
    2022:	227f      	movs	r2, #127	; 0x7f
};


static uint8 crc7_byte(uint8 crc, uint8 data)
{
	return crc7_syndrome_table[(crc << 1) ^ data];
    2024:	4c17      	ldr	r4, [pc, #92]	; (2084 <STACK_SIZE+0x84>)
    2026:	7818      	ldrb	r0, [r3, #0]
    2028:	0052      	lsls	r2, r2, #1
    202a:	4042      	eors	r2, r0
    202c:	5ca2      	ldrb	r2, [r4, r2]
    202e:	3301      	adds	r3, #1
}

static uint8 crc7(uint8 crc, const uint8 *buffer, uint32 len)
{
	while (len--)
    2030:	42ab      	cmp	r3, r5
    2032:	d1f8      	bne.n	2026 <STACK_SIZE+0x26>
    2034:	e000      	b.n	2038 <STACK_SIZE+0x38>
    2036:	227f      	movs	r2, #127	; 0x7f
		break;
	}

	if (result) {
		if (!gu8Crc_off)
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
    2038:	0052      	lsls	r2, r2, #1
    203a:	ab01      	add	r3, sp, #4
    203c:	559a      	strb	r2, [r3, r6]
    203e:	e001      	b.n	2044 <STACK_SIZE+0x44>
		else
			len-=1;
    2040:	3901      	subs	r1, #1
    2042:	b2c9      	uxtb	r1, r1

		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
    2044:	a801      	add	r0, sp, #4
    2046:	4b10      	ldr	r3, [pc, #64]	; (2088 <STACK_SIZE+0x88>)
    2048:	4798      	blx	r3
    204a:	2301      	movs	r3, #1
    204c:	2800      	cmp	r0, #0
    204e:	d00e      	beq.n	206e <STACK_SIZE+0x6e>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
    2050:	480e      	ldr	r0, [pc, #56]	; (208c <STACK_SIZE+0x8c>)
    2052:	490f      	ldr	r1, [pc, #60]	; (2090 <STACK_SIZE+0x90>)
    2054:	228e      	movs	r2, #142	; 0x8e
    2056:	0052      	lsls	r2, r2, #1
    2058:	4b0e      	ldr	r3, [pc, #56]	; (2094 <STACK_SIZE+0x94>)
    205a:	4798      	blx	r3
    205c:	480e      	ldr	r0, [pc, #56]	; (2098 <STACK_SIZE+0x98>)
    205e:	4b0f      	ldr	r3, [pc, #60]	; (209c <STACK_SIZE+0x9c>)
    2060:	4798      	blx	r3
    2062:	200d      	movs	r0, #13
    2064:	4b0e      	ldr	r3, [pc, #56]	; (20a0 <STACK_SIZE+0xa0>)
    2066:	4798      	blx	r3
			result = N_FAIL;
    2068:	2300      	movs	r3, #0
    206a:	e000      	b.n	206e <STACK_SIZE+0x6e>
		bc[6] = (uint8)(u32data >> 8);
		bc[7] = (uint8)(u32data);
		len = 9;
		break;
	default:
		result = N_FAIL;
    206c:	2300      	movs	r3, #0
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
			result = N_FAIL;
		}
	}

	return result;
    206e:	b258      	sxtb	r0, r3
    2070:	e004      	b.n	207c <STACK_SIZE+0x7c>
		result = N_FAIL;
		break;
	}

	if (result) {
		if (!gu8Crc_off)
    2072:	4b0c      	ldr	r3, [pc, #48]	; (20a4 <STACK_SIZE+0xa4>)
    2074:	781b      	ldrb	r3, [r3, #0]
    2076:	2b00      	cmp	r3, #0
    2078:	d0cc      	beq.n	2014 <STACK_SIZE+0x14>
    207a:	e7e1      	b.n	2040 <STACK_SIZE+0x40>
			result = N_FAIL;
		}
	}

	return result;
}
    207c:	b004      	add	sp, #16
    207e:	bd70      	pop	{r4, r5, r6, pc}
    2080:	00008818 	.word	0x00008818
    2084:	00008d64 	.word	0x00008d64
    2088:	00001efd 	.word	0x00001efd
    208c:	000080e8 	.word	0x000080e8
    2090:	00008890 	.word	0x00008890
    2094:	00006e51 	.word	0x00006e51
    2098:	00008994 	.word	0x00008994
    209c:	00006f71 	.word	0x00006f71
    20a0:	00006e85 	.word	0x00006e85
    20a4:	200000c4 	.word	0x200000c4

000020a8 <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
    20a8:	b570      	push	{r4, r5, r6, lr}
    20aa:	b082      	sub	sp, #8
    20ac:	1c04      	adds	r4, r0, #0
    20ae:	1c0a      	adds	r2, r1, #0
	sint8 result = N_OK;
	uint8 cmd = CMD_SINGLE_WRITE;
	uint8 clockless = 0;
	if (addr <= 0x30)
    20b0:	2830      	cmp	r0, #48	; 0x30
    20b2:	d802      	bhi.n	20ba <spi_write_reg+0x12>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_WRITE;
		clockless = 1;
    20b4:	2301      	movs	r3, #1
	if (addr <= 0x30)
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_WRITE;
    20b6:	25c3      	movs	r5, #195	; 0xc3
    20b8:	e001      	b.n	20be <spi_write_reg+0x16>
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
    20ba:	2300      	movs	r3, #0
		cmd = CMD_INTERNAL_WRITE;
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_WRITE;
    20bc:	25c9      	movs	r5, #201	; 0xc9
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
    20be:	9300      	str	r3, [sp, #0]
    20c0:	1c28      	adds	r0, r5, #0
    20c2:	1c21      	adds	r1, r4, #0
    20c4:	2304      	movs	r3, #4
    20c6:	4e16      	ldr	r6, [pc, #88]	; (2120 <spi_write_reg+0x78>)
    20c8:	47b0      	blx	r6
	if (result != N_OK) {
    20ca:	2801      	cmp	r0, #1
    20cc:	d00c      	beq.n	20e8 <spi_write_reg+0x40>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
    20ce:	4815      	ldr	r0, [pc, #84]	; (2124 <spi_write_reg+0x7c>)
    20d0:	4915      	ldr	r1, [pc, #84]	; (2128 <spi_write_reg+0x80>)
    20d2:	4a16      	ldr	r2, [pc, #88]	; (212c <spi_write_reg+0x84>)
    20d4:	4d16      	ldr	r5, [pc, #88]	; (2130 <spi_write_reg+0x88>)
    20d6:	47a8      	blx	r5
    20d8:	4816      	ldr	r0, [pc, #88]	; (2134 <spi_write_reg+0x8c>)
    20da:	1c21      	adds	r1, r4, #0
    20dc:	47a8      	blx	r5
    20de:	200d      	movs	r0, #13
    20e0:	4b15      	ldr	r3, [pc, #84]	; (2138 <spi_write_reg+0x90>)
    20e2:	4798      	blx	r3
		return N_FAIL;
    20e4:	2300      	movs	r3, #0
    20e6:	e018      	b.n	211a <spi_write_reg+0x72>
	}

	result = spi_cmd_rsp(cmd);
    20e8:	1c28      	adds	r0, r5, #0
    20ea:	4b14      	ldr	r3, [pc, #80]	; (213c <spi_write_reg+0x94>)
    20ec:	4798      	blx	r3
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
		return N_FAIL;
	}

	return N_OK;
    20ee:	2301      	movs	r3, #1
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
		return N_FAIL;
	}

	result = spi_cmd_rsp(cmd);
	if (result != N_OK) {
    20f0:	2801      	cmp	r0, #1
    20f2:	d012      	beq.n	211a <spi_write_reg+0x72>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
    20f4:	480b      	ldr	r0, [pc, #44]	; (2124 <spi_write_reg+0x7c>)
    20f6:	490c      	ldr	r1, [pc, #48]	; (2128 <spi_write_reg+0x80>)
    20f8:	4a11      	ldr	r2, [pc, #68]	; (2140 <spi_write_reg+0x98>)
    20fa:	4d0d      	ldr	r5, [pc, #52]	; (2130 <spi_write_reg+0x88>)
    20fc:	47a8      	blx	r5
    20fe:	4811      	ldr	r0, [pc, #68]	; (2144 <spi_write_reg+0x9c>)
    2100:	1c21      	adds	r1, r4, #0
    2102:	47a8      	blx	r5
    2104:	200d      	movs	r0, #13
    2106:	4b0c      	ldr	r3, [pc, #48]	; (2138 <spi_write_reg+0x90>)
    2108:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    210a:	2300      	movs	r3, #0
    210c:	9300      	str	r3, [sp, #0]
    210e:	20cf      	movs	r0, #207	; 0xcf
    2110:	2100      	movs	r1, #0
    2112:	2200      	movs	r2, #0
    2114:	4c02      	ldr	r4, [pc, #8]	; (2120 <spi_write_reg+0x78>)
    2116:	47a0      	blx	r4
		return N_FAIL;
    2118:	2300      	movs	r3, #0
    211a:	b258      	sxtb	r0, r3
	}

	return result;

#endif
}
    211c:	b002      	add	sp, #8
    211e:	bd70      	pop	{r4, r5, r6, pc}
    2120:	00001f1d 	.word	0x00001f1d
    2124:	000080e8 	.word	0x000080e8
    2128:	00008870 	.word	0x00008870
    212c:	000001ff 	.word	0x000001ff
    2130:	00006e51 	.word	0x00006e51
    2134:	000089c0 	.word	0x000089c0
    2138:	00006e85 	.word	0x00006e85
    213c:	00001ce9 	.word	0x00001ce9
    2140:	00000205 	.word	0x00000205
    2144:	000089ec 	.word	0x000089ec

00002148 <spi_read_reg>:

	return N_OK;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
    2148:	b5f0      	push	{r4, r5, r6, r7, lr}
    214a:	4647      	mov	r7, r8
    214c:	b480      	push	{r7}
    214e:	b084      	sub	sp, #16
    2150:	1c04      	adds	r4, r0, #0
    2152:	4688      	mov	r8, r1
	sint8 result = N_OK;
	uint8 cmd = CMD_SINGLE_READ;
	uint8 tmp[4];
	uint8 clockless = 0;

	if (addr <= 0xff)
    2154:	28ff      	cmp	r0, #255	; 0xff
    2156:	d802      	bhi.n	215e <spi_read_reg+0x16>
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_READ;
		clockless = 1;
    2158:	2601      	movs	r6, #1
	if (addr <= 0xff)
	{
		/**
		NMC1000 clockless registers.
		**/
		cmd = CMD_INTERNAL_READ;
    215a:	25c4      	movs	r5, #196	; 0xc4
    215c:	e001      	b.n	2162 <spi_read_reg+0x1a>
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_READ;
		clockless = 0;
    215e:	2600      	movs	r6, #0
		cmd = CMD_INTERNAL_READ;
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_READ;
    2160:	25ca      	movs	r5, #202	; 0xca
		clockless = 0;
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
    2162:	9600      	str	r6, [sp, #0]
    2164:	1c28      	adds	r0, r5, #0
    2166:	1c21      	adds	r1, r4, #0
    2168:	2200      	movs	r2, #0
    216a:	2304      	movs	r3, #4
    216c:	4f2c      	ldr	r7, [pc, #176]	; (2220 <spi_read_reg+0xd8>)
    216e:	47b8      	blx	r7
	if (result != N_OK) {
    2170:	2801      	cmp	r0, #1
    2172:	d00c      	beq.n	218e <spi_read_reg+0x46>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
    2174:	482b      	ldr	r0, [pc, #172]	; (2224 <spi_read_reg+0xdc>)
    2176:	492c      	ldr	r1, [pc, #176]	; (2228 <spi_read_reg+0xe0>)
    2178:	4a2c      	ldr	r2, [pc, #176]	; (222c <spi_read_reg+0xe4>)
    217a:	4d2d      	ldr	r5, [pc, #180]	; (2230 <spi_read_reg+0xe8>)
    217c:	47a8      	blx	r5
    217e:	482d      	ldr	r0, [pc, #180]	; (2234 <spi_read_reg+0xec>)
    2180:	1c21      	adds	r1, r4, #0
    2182:	47a8      	blx	r5
    2184:	200d      	movs	r0, #13
    2186:	4b2c      	ldr	r3, [pc, #176]	; (2238 <spi_read_reg+0xf0>)
    2188:	4798      	blx	r3
		return N_FAIL;
    218a:	2000      	movs	r0, #0
    218c:	e042      	b.n	2214 <spi_read_reg+0xcc>
	}

	result = spi_cmd_rsp(cmd);
    218e:	1c28      	adds	r0, r5, #0
    2190:	4b2a      	ldr	r3, [pc, #168]	; (223c <spi_read_reg+0xf4>)
    2192:	4798      	blx	r3
	if (result != N_OK) {
    2194:	2801      	cmp	r0, #1
    2196:	d013      	beq.n	21c0 <spi_read_reg+0x78>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
    2198:	4822      	ldr	r0, [pc, #136]	; (2224 <spi_read_reg+0xdc>)
    219a:	4923      	ldr	r1, [pc, #140]	; (2228 <spi_read_reg+0xe0>)
    219c:	4a28      	ldr	r2, [pc, #160]	; (2240 <spi_read_reg+0xf8>)
    219e:	4d24      	ldr	r5, [pc, #144]	; (2230 <spi_read_reg+0xe8>)
    21a0:	47a8      	blx	r5
    21a2:	4828      	ldr	r0, [pc, #160]	; (2244 <spi_read_reg+0xfc>)
    21a4:	1c21      	adds	r1, r4, #0
    21a6:	47a8      	blx	r5
    21a8:	200d      	movs	r0, #13
    21aa:	4b23      	ldr	r3, [pc, #140]	; (2238 <spi_read_reg+0xf0>)
    21ac:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    21ae:	2300      	movs	r3, #0
    21b0:	9300      	str	r3, [sp, #0]
    21b2:	20cf      	movs	r0, #207	; 0xcf
    21b4:	2100      	movs	r1, #0
    21b6:	2200      	movs	r2, #0
    21b8:	4c19      	ldr	r4, [pc, #100]	; (2220 <spi_read_reg+0xd8>)
    21ba:	47a0      	blx	r4
		return N_FAIL;
    21bc:	2000      	movs	r0, #0
    21be:	e029      	b.n	2214 <spi_read_reg+0xcc>
	}

	/* to avoid endianess issues */
	result = spi_data_read(&tmp[0], 4, clockless);
    21c0:	a803      	add	r0, sp, #12
    21c2:	2104      	movs	r1, #4
    21c4:	1c32      	adds	r2, r6, #0
    21c6:	4b20      	ldr	r3, [pc, #128]	; (2248 <spi_read_reg+0x100>)
    21c8:	4798      	blx	r3
	if (result != N_OK) {
    21ca:	2801      	cmp	r0, #1
    21cc:	d013      	beq.n	21f6 <spi_read_reg+0xae>
		M2M_ERR("[nmi spi]: Failed data read...\n");
    21ce:	4815      	ldr	r0, [pc, #84]	; (2224 <spi_read_reg+0xdc>)
    21d0:	4915      	ldr	r1, [pc, #84]	; (2228 <spi_read_reg+0xe0>)
    21d2:	4a1e      	ldr	r2, [pc, #120]	; (224c <spi_read_reg+0x104>)
    21d4:	4b16      	ldr	r3, [pc, #88]	; (2230 <spi_read_reg+0xe8>)
    21d6:	4798      	blx	r3
    21d8:	481d      	ldr	r0, [pc, #116]	; (2250 <spi_read_reg+0x108>)
    21da:	4b1e      	ldr	r3, [pc, #120]	; (2254 <spi_read_reg+0x10c>)
    21dc:	4798      	blx	r3
    21de:	200d      	movs	r0, #13
    21e0:	4b15      	ldr	r3, [pc, #84]	; (2238 <spi_read_reg+0xf0>)
    21e2:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    21e4:	2300      	movs	r3, #0
    21e6:	9300      	str	r3, [sp, #0]
    21e8:	20cf      	movs	r0, #207	; 0xcf
    21ea:	2100      	movs	r1, #0
    21ec:	2200      	movs	r2, #0
    21ee:	4c0c      	ldr	r4, [pc, #48]	; (2220 <spi_read_reg+0xd8>)
    21f0:	47a0      	blx	r4
		return N_FAIL;
    21f2:	2000      	movs	r0, #0
    21f4:	e00e      	b.n	2214 <spi_read_reg+0xcc>
	}

#endif

	*u32data = tmp[0] |
		((uint32)tmp[1] << 8) |
    21f6:	ab03      	add	r3, sp, #12
    21f8:	7859      	ldrb	r1, [r3, #1]
    21fa:	0209      	lsls	r1, r1, #8
		((uint32)tmp[2] << 16) |
    21fc:	789a      	ldrb	r2, [r3, #2]
    21fe:	0412      	lsls	r2, r2, #16
		return N_FAIL;
	}

#endif

	*u32data = tmp[0] |
    2200:	4311      	orrs	r1, r2
    2202:	781a      	ldrb	r2, [r3, #0]
		((uint32)tmp[1] << 8) |
    2204:	4311      	orrs	r1, r2
		((uint32)tmp[2] << 16) |
		((uint32)tmp[3] << 24);
    2206:	78da      	ldrb	r2, [r3, #3]
    2208:	0612      	lsls	r2, r2, #24

#endif

	*u32data = tmp[0] |
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
    220a:	1c0b      	adds	r3, r1, #0
    220c:	4313      	orrs	r3, r2
		return N_FAIL;
	}

#endif

	*u32data = tmp[0] |
    220e:	4642      	mov	r2, r8
    2210:	6013      	str	r3, [r2, #0]
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
		((uint32)tmp[3] << 24);

	return N_OK;
    2212:	2001      	movs	r0, #1
    2214:	b240      	sxtb	r0, r0
}
    2216:	b004      	add	sp, #16
    2218:	bc04      	pop	{r2}
    221a:	4690      	mov	r8, r2
    221c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    221e:	46c0      	nop			; (mov r8, r8)
    2220:	00001f1d 	.word	0x00001f1d
    2224:	000080e8 	.word	0x000080e8
    2228:	00008d48 	.word	0x00008d48
    222c:	00000259 	.word	0x00000259
    2230:	00006e51 	.word	0x00006e51
    2234:	00008a24 	.word	0x00008a24
    2238:	00006e85 	.word	0x00006e85
    223c:	00001ce9 	.word	0x00001ce9
    2240:	0000025f 	.word	0x0000025f
    2244:	00008a50 	.word	0x00008a50
    2248:	00001db5 	.word	0x00001db5
    224c:	00000267 	.word	0x00000267
    2250:	00008a84 	.word	0x00008a84
    2254:	00006f71 	.word	0x00006f71

00002258 <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
    2258:	2200      	movs	r2, #0
    225a:	4b02      	ldr	r3, [pc, #8]	; (2264 <nm_spi_deinit+0xc>)
    225c:	701a      	strb	r2, [r3, #0]
	return M2M_SUCCESS;
}
    225e:	2000      	movs	r0, #0
    2260:	4770      	bx	lr
    2262:	46c0      	nop			; (mov r8, r8)
    2264:	200000c4 	.word	0x200000c4

00002268 <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
    2268:	b500      	push	{lr}
    226a:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
    226c:	a901      	add	r1, sp, #4
    226e:	4b02      	ldr	r3, [pc, #8]	; (2278 <nm_spi_read_reg+0x10>)
    2270:	4798      	blx	r3

	return u32Val;
}
    2272:	9801      	ldr	r0, [sp, #4]
    2274:	b003      	add	sp, #12
    2276:	bd00      	pop	{pc}
    2278:	00002149 	.word	0x00002149

0000227c <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
    227c:	b508      	push	{r3, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
    227e:	4b04      	ldr	r3, [pc, #16]	; (2290 <nm_spi_read_reg_with_ret+0x14>)
    2280:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    2282:	2801      	cmp	r0, #1
    2284:	d101      	bne.n	228a <nm_spi_read_reg_with_ret+0xe>
    2286:	2000      	movs	r0, #0
    2288:	e000      	b.n	228c <nm_spi_read_reg_with_ret+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;
    228a:	20fa      	movs	r0, #250	; 0xfa

	return s8Ret;
    228c:	b240      	sxtb	r0, r0
}
    228e:	bd08      	pop	{r3, pc}
    2290:	00002149 	.word	0x00002149

00002294 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
    2294:	b508      	push	{r3, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
    2296:	4b04      	ldr	r3, [pc, #16]	; (22a8 <nm_spi_write_reg+0x14>)
    2298:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    229a:	2801      	cmp	r0, #1
    229c:	d101      	bne.n	22a2 <nm_spi_write_reg+0xe>
    229e:	2000      	movs	r0, #0
    22a0:	e000      	b.n	22a4 <nm_spi_write_reg+0x10>
	else s8Ret = M2M_ERR_BUS_FAIL;
    22a2:	20fa      	movs	r0, #250	; 0xfa

	return s8Ret;
    22a4:	b240      	sxtb	r0, r0
}
    22a6:	bd08      	pop	{r3, pc}
    22a8:	000020a9 	.word	0x000020a9

000022ac <nm_spi_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_init(void)
{
    22ac:	b510      	push	{r4, lr}
    22ae:	b082      	sub	sp, #8
	uint32 chipid;
	uint32 reg =0;
    22b0:	2300      	movs	r3, #0
    22b2:	9300      	str	r3, [sp, #0]

	/**
		configure protocol
	**/
	gu8Crc_off = 0;
    22b4:	4a35      	ldr	r2, [pc, #212]	; (238c <nm_spi_init+0xe0>)
    22b6:	7013      	strb	r3, [r2, #0]

	// TODO: We can remove the CRC trials if there is a definite way to reset
	// the SPI to it's initial value.
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
    22b8:	4835      	ldr	r0, [pc, #212]	; (2390 <nm_spi_init+0xe4>)
    22ba:	4669      	mov	r1, sp
    22bc:	4b35      	ldr	r3, [pc, #212]	; (2394 <nm_spi_init+0xe8>)
    22be:	4798      	blx	r3
    22c0:	2800      	cmp	r0, #0
    22c2:	d120      	bne.n	2306 <nm_spi_init+0x5a>
		/* Read failed. Try with CRC off. This might happen when module
		is removed but chip isn't reset*/
		gu8Crc_off = 1;
    22c4:	2201      	movs	r2, #1
    22c6:	4b31      	ldr	r3, [pc, #196]	; (238c <nm_spi_init+0xe0>)
    22c8:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
    22ca:	4833      	ldr	r0, [pc, #204]	; (2398 <nm_spi_init+0xec>)
    22cc:	4933      	ldr	r1, [pc, #204]	; (239c <nm_spi_init+0xf0>)
    22ce:	4a34      	ldr	r2, [pc, #208]	; (23a0 <nm_spi_init+0xf4>)
    22d0:	4b34      	ldr	r3, [pc, #208]	; (23a4 <nm_spi_init+0xf8>)
    22d2:	4798      	blx	r3
    22d4:	4834      	ldr	r0, [pc, #208]	; (23a8 <nm_spi_init+0xfc>)
    22d6:	4b35      	ldr	r3, [pc, #212]	; (23ac <nm_spi_init+0x100>)
    22d8:	4798      	blx	r3
    22da:	200d      	movs	r0, #13
    22dc:	4b34      	ldr	r3, [pc, #208]	; (23b0 <nm_spi_init+0x104>)
    22de:	4798      	blx	r3
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
    22e0:	482b      	ldr	r0, [pc, #172]	; (2390 <nm_spi_init+0xe4>)
    22e2:	4669      	mov	r1, sp
    22e4:	4b2b      	ldr	r3, [pc, #172]	; (2394 <nm_spi_init+0xe8>)
    22e6:	4798      	blx	r3
    22e8:	1e04      	subs	r4, r0, #0
    22ea:	d10c      	bne.n	2306 <nm_spi_init+0x5a>
			// Reaad failed with both CRC on and off, something went bad
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
    22ec:	482a      	ldr	r0, [pc, #168]	; (2398 <nm_spi_init+0xec>)
    22ee:	492b      	ldr	r1, [pc, #172]	; (239c <nm_spi_init+0xf0>)
    22f0:	22b7      	movs	r2, #183	; 0xb7
    22f2:	0092      	lsls	r2, r2, #2
    22f4:	4b2b      	ldr	r3, [pc, #172]	; (23a4 <nm_spi_init+0xf8>)
    22f6:	4798      	blx	r3
    22f8:	482e      	ldr	r0, [pc, #184]	; (23b4 <nm_spi_init+0x108>)
    22fa:	4b2c      	ldr	r3, [pc, #176]	; (23ac <nm_spi_init+0x100>)
    22fc:	4798      	blx	r3
    22fe:	200d      	movs	r0, #13
    2300:	4b2b      	ldr	r3, [pc, #172]	; (23b0 <nm_spi_init+0x104>)
    2302:	4798      	blx	r3
			return 0;
    2304:	e03f      	b.n	2386 <nm_spi_init+0xda>
		}
	}
	if(gu8Crc_off == 0)
    2306:	4b21      	ldr	r3, [pc, #132]	; (238c <nm_spi_init+0xe0>)
    2308:	781b      	ldrb	r3, [r3, #0]
    230a:	2b00      	cmp	r3, #0
    230c:	d119      	bne.n	2342 <nm_spi_init+0x96>
	{
		reg &= ~0xc;	/* disable crc checking */
		reg &= ~0x70;
    230e:	237c      	movs	r3, #124	; 0x7c
    2310:	9900      	ldr	r1, [sp, #0]
    2312:	4399      	bics	r1, r3
		reg |= (0x5 << 4);
    2314:	2350      	movs	r3, #80	; 0x50
    2316:	4319      	orrs	r1, r3
    2318:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
    231a:	481d      	ldr	r0, [pc, #116]	; (2390 <nm_spi_init+0xe4>)
    231c:	4b26      	ldr	r3, [pc, #152]	; (23b8 <nm_spi_init+0x10c>)
    231e:	4798      	blx	r3
    2320:	1e04      	subs	r4, r0, #0
    2322:	d10b      	bne.n	233c <nm_spi_init+0x90>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
    2324:	481c      	ldr	r0, [pc, #112]	; (2398 <nm_spi_init+0xec>)
    2326:	491d      	ldr	r1, [pc, #116]	; (239c <nm_spi_init+0xf0>)
    2328:	4a24      	ldr	r2, [pc, #144]	; (23bc <nm_spi_init+0x110>)
    232a:	4b1e      	ldr	r3, [pc, #120]	; (23a4 <nm_spi_init+0xf8>)
    232c:	4798      	blx	r3
    232e:	4824      	ldr	r0, [pc, #144]	; (23c0 <nm_spi_init+0x114>)
    2330:	4b1e      	ldr	r3, [pc, #120]	; (23ac <nm_spi_init+0x100>)
    2332:	4798      	blx	r3
    2334:	200d      	movs	r0, #13
    2336:	4b1e      	ldr	r3, [pc, #120]	; (23b0 <nm_spi_init+0x104>)
    2338:	4798      	blx	r3
			return 0;
    233a:	e024      	b.n	2386 <nm_spi_init+0xda>
		}
		gu8Crc_off = 1;
    233c:	2201      	movs	r2, #1
    233e:	4b13      	ldr	r3, [pc, #76]	; (238c <nm_spi_init+0xe0>)
    2340:	701a      	strb	r2, [r3, #0]
	}

	/**
		make sure can read back chip id correctly
	**/
	if (!spi_read_reg(0x1000, &chipid)) {
    2342:	2080      	movs	r0, #128	; 0x80
    2344:	0140      	lsls	r0, r0, #5
    2346:	a901      	add	r1, sp, #4
    2348:	4b12      	ldr	r3, [pc, #72]	; (2394 <nm_spi_init+0xe8>)
    234a:	4798      	blx	r3
    234c:	2800      	cmp	r0, #0
    234e:	d10d      	bne.n	236c <nm_spi_init+0xc0>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
    2350:	4811      	ldr	r0, [pc, #68]	; (2398 <nm_spi_init+0xec>)
    2352:	4912      	ldr	r1, [pc, #72]	; (239c <nm_spi_init+0xf0>)
    2354:	22bc      	movs	r2, #188	; 0xbc
    2356:	0092      	lsls	r2, r2, #2
    2358:	4b12      	ldr	r3, [pc, #72]	; (23a4 <nm_spi_init+0xf8>)
    235a:	4798      	blx	r3
    235c:	4819      	ldr	r0, [pc, #100]	; (23c4 <nm_spi_init+0x118>)
    235e:	4b13      	ldr	r3, [pc, #76]	; (23ac <nm_spi_init+0x100>)
    2360:	4798      	blx	r3
    2362:	200d      	movs	r0, #13
    2364:	4b12      	ldr	r3, [pc, #72]	; (23b0 <nm_spi_init+0x104>)
    2366:	4798      	blx	r3
		return M2M_ERR_BUS_FAIL;
    2368:	24fa      	movs	r4, #250	; 0xfa
    236a:	e00c      	b.n	2386 <nm_spi_init+0xda>
static void spi_init_pkt_sz(void)
{
	uint32 val32;

	/* Make sure SPI max. packet size fits the defined DATA_PKT_SZ.  */
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
    236c:	4c08      	ldr	r4, [pc, #32]	; (2390 <nm_spi_init+0xe4>)
    236e:	1c20      	adds	r0, r4, #0
    2370:	4b15      	ldr	r3, [pc, #84]	; (23c8 <nm_spi_init+0x11c>)
    2372:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
    2374:	2370      	movs	r3, #112	; 0x70
    2376:	1c01      	adds	r1, r0, #0
    2378:	4399      	bics	r1, r3
	case 256:  val32 |= (0 << 4); break;
	case 512:  val32 |= (1 << 4); break;
	case 1024: val32 |= (2 << 4); break;
	case 2048: val32 |= (3 << 4); break;
	case 4096: val32 |= (4 << 4); break;
	case 8192: val32 |= (5 << 4); break;
    237a:	2350      	movs	r3, #80	; 0x50
    237c:	4319      	orrs	r1, r3

	}
	nm_spi_write_reg(SPI_BASE+0x24, val32);
    237e:	1c20      	adds	r0, r4, #0
    2380:	4b12      	ldr	r3, [pc, #72]	; (23cc <nm_spi_init+0x120>)
    2382:	4798      	blx	r3

	M2M_DBG("[nmi spi]: chipid (%08x)\n", (unsigned int)chipid);
	spi_init_pkt_sz();


	return M2M_SUCCESS;
    2384:	2400      	movs	r4, #0
    2386:	b260      	sxtb	r0, r4
}
    2388:	b002      	add	sp, #8
    238a:	bd10      	pop	{r4, pc}
    238c:	200000c4 	.word	0x200000c4
    2390:	0000e824 	.word	0x0000e824
    2394:	00002149 	.word	0x00002149
    2398:	000080e8 	.word	0x000080e8
    239c:	00008864 	.word	0x00008864
    23a0:	000002d9 	.word	0x000002d9
    23a4:	00006e51 	.word	0x00006e51
    23a8:	00008aa4 	.word	0x00008aa4
    23ac:	00006f71 	.word	0x00006f71
    23b0:	00006e85 	.word	0x00006e85
    23b4:	00008af4 	.word	0x00008af4
    23b8:	000020a9 	.word	0x000020a9
    23bc:	000002e6 	.word	0x000002e6
    23c0:	00008b20 	.word	0x00008b20
    23c4:	00008b54 	.word	0x00008b54
    23c8:	00002269 	.word	0x00002269
    23cc:	00002295 	.word	0x00002295

000023d0 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    23d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    23d2:	b083      	sub	sp, #12
    23d4:	1c04      	adds	r4, r0, #0
    23d6:	1c0f      	adds	r7, r1, #0
    23d8:	1c15      	adds	r5, r2, #0

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, size,0);
    23da:	2300      	movs	r3, #0
    23dc:	9300      	str	r3, [sp, #0]
    23de:	20c8      	movs	r0, #200	; 0xc8
    23e0:	1c21      	adds	r1, r4, #0
    23e2:	2200      	movs	r2, #0
    23e4:	1c2b      	adds	r3, r5, #0
    23e6:	4e25      	ldr	r6, [pc, #148]	; (247c <nm_spi_read_block+0xac>)
    23e8:	47b0      	blx	r6
	if (result != N_OK) {
    23ea:	2801      	cmp	r0, #1
    23ec:	d00c      	beq.n	2408 <nm_spi_read_block+0x38>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
    23ee:	4824      	ldr	r0, [pc, #144]	; (2480 <nm_spi_read_block+0xb0>)
    23f0:	4924      	ldr	r1, [pc, #144]	; (2484 <nm_spi_read_block+0xb4>)
    23f2:	22a2      	movs	r2, #162	; 0xa2
    23f4:	0092      	lsls	r2, r2, #2
    23f6:	4d24      	ldr	r5, [pc, #144]	; (2488 <nm_spi_read_block+0xb8>)
    23f8:	47a8      	blx	r5
    23fa:	4824      	ldr	r0, [pc, #144]	; (248c <nm_spi_read_block+0xbc>)
    23fc:	1c21      	adds	r1, r4, #0
    23fe:	47a8      	blx	r5
    2400:	200d      	movs	r0, #13
    2402:	4b23      	ldr	r3, [pc, #140]	; (2490 <nm_spi_read_block+0xc0>)
    2404:	4798      	blx	r3
    2406:	e035      	b.n	2474 <nm_spi_read_block+0xa4>
		return N_FAIL;
	}

	result = spi_cmd_rsp(cmd);
    2408:	20c8      	movs	r0, #200	; 0xc8
    240a:	4b22      	ldr	r3, [pc, #136]	; (2494 <nm_spi_read_block+0xc4>)
    240c:	4798      	blx	r3
	if (result != N_OK) {
    240e:	2801      	cmp	r0, #1
    2410:	d012      	beq.n	2438 <nm_spi_read_block+0x68>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
    2412:	481b      	ldr	r0, [pc, #108]	; (2480 <nm_spi_read_block+0xb0>)
    2414:	491b      	ldr	r1, [pc, #108]	; (2484 <nm_spi_read_block+0xb4>)
    2416:	4a20      	ldr	r2, [pc, #128]	; (2498 <nm_spi_read_block+0xc8>)
    2418:	4d1b      	ldr	r5, [pc, #108]	; (2488 <nm_spi_read_block+0xb8>)
    241a:	47a8      	blx	r5
    241c:	481f      	ldr	r0, [pc, #124]	; (249c <nm_spi_read_block+0xcc>)
    241e:	1c21      	adds	r1, r4, #0
    2420:	47a8      	blx	r5
    2422:	200d      	movs	r0, #13
    2424:	4b1a      	ldr	r3, [pc, #104]	; (2490 <nm_spi_read_block+0xc0>)
    2426:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2428:	2300      	movs	r3, #0
    242a:	9300      	str	r3, [sp, #0]
    242c:	20cf      	movs	r0, #207	; 0xcf
    242e:	2100      	movs	r1, #0
    2430:	2200      	movs	r2, #0
    2432:	4c12      	ldr	r4, [pc, #72]	; (247c <nm_spi_read_block+0xac>)
    2434:	47a0      	blx	r4
    2436:	e01d      	b.n	2474 <nm_spi_read_block+0xa4>
	}

	/**
		Data
	**/
	result = spi_data_read(buf, size,0);
    2438:	1c38      	adds	r0, r7, #0
    243a:	1c29      	adds	r1, r5, #0
    243c:	2200      	movs	r2, #0
    243e:	4b18      	ldr	r3, [pc, #96]	; (24a0 <nm_spi_read_block+0xd0>)
    2440:	4798      	blx	r3
{
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    2442:	2300      	movs	r3, #0

	/**
		Data
	**/
	result = spi_data_read(buf, size,0);
	if (result != N_OK) {
    2444:	2801      	cmp	r0, #1
    2446:	d013      	beq.n	2470 <nm_spi_read_block+0xa0>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
    2448:	480d      	ldr	r0, [pc, #52]	; (2480 <nm_spi_read_block+0xb0>)
    244a:	490e      	ldr	r1, [pc, #56]	; (2484 <nm_spi_read_block+0xb4>)
    244c:	22a6      	movs	r2, #166	; 0xa6
    244e:	0092      	lsls	r2, r2, #2
    2450:	4b0d      	ldr	r3, [pc, #52]	; (2488 <nm_spi_read_block+0xb8>)
    2452:	4798      	blx	r3
    2454:	4813      	ldr	r0, [pc, #76]	; (24a4 <nm_spi_read_block+0xd4>)
    2456:	4b14      	ldr	r3, [pc, #80]	; (24a8 <nm_spi_read_block+0xd8>)
    2458:	4798      	blx	r3
    245a:	200d      	movs	r0, #13
    245c:	4b0c      	ldr	r3, [pc, #48]	; (2490 <nm_spi_read_block+0xc0>)
    245e:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    2460:	2300      	movs	r3, #0
    2462:	9300      	str	r3, [sp, #0]
    2464:	20cf      	movs	r0, #207	; 0xcf
    2466:	2100      	movs	r1, #0
    2468:	2200      	movs	r2, #0
    246a:	4c04      	ldr	r4, [pc, #16]	; (247c <nm_spi_read_block+0xac>)
    246c:	47a0      	blx	r4
    246e:	e001      	b.n	2474 <nm_spi_read_block+0xa4>
	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
    2470:	b258      	sxtb	r0, r3
    2472:	e001      	b.n	2478 <nm_spi_read_block+0xa8>
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
    2474:	23fa      	movs	r3, #250	; 0xfa
    2476:	e7fb      	b.n	2470 <nm_spi_read_block+0xa0>

	return s8Ret;
}
    2478:	b003      	add	sp, #12
    247a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    247c:	00001f1d 	.word	0x00001f1d
    2480:	000080e8 	.word	0x000080e8
    2484:	00008d58 	.word	0x00008d58
    2488:	00006e51 	.word	0x00006e51
    248c:	00008b78 	.word	0x00008b78
    2490:	00006e85 	.word	0x00006e85
    2494:	00001ce9 	.word	0x00001ce9
    2498:	0000028e 	.word	0x0000028e
    249c:	00008ba8 	.word	0x00008ba8
    24a0:	00001db5 	.word	0x00001db5
    24a4:	00008be0 	.word	0x00008be0
    24a8:	00006f71 	.word	0x00006f71

000024ac <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
    24ac:	b5f0      	push	{r4, r5, r6, r7, lr}
    24ae:	4657      	mov	r7, sl
    24b0:	464e      	mov	r6, r9
    24b2:	4645      	mov	r5, r8
    24b4:	b4e0      	push	{r5, r6, r7}
    24b6:	b084      	sub	sp, #16
    24b8:	1c05      	adds	r5, r0, #0
    24ba:	4688      	mov	r8, r1
    24bc:	1c14      	adds	r4, r2, #0

	/**
		Command
	**/
#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, size,0);
    24be:	2300      	movs	r3, #0
    24c0:	9300      	str	r3, [sp, #0]
    24c2:	20c7      	movs	r0, #199	; 0xc7
    24c4:	1c29      	adds	r1, r5, #0
    24c6:	2200      	movs	r2, #0
    24c8:	1c23      	adds	r3, r4, #0
    24ca:	4e55      	ldr	r6, [pc, #340]	; (2620 <nm_spi_write_block+0x174>)
    24cc:	47b0      	blx	r6
	if (result != N_OK) {
    24ce:	2801      	cmp	r0, #1
    24d0:	d00b      	beq.n	24ea <nm_spi_write_block+0x3e>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
    24d2:	4854      	ldr	r0, [pc, #336]	; (2624 <nm_spi_write_block+0x178>)
    24d4:	4954      	ldr	r1, [pc, #336]	; (2628 <nm_spi_write_block+0x17c>)
    24d6:	4a55      	ldr	r2, [pc, #340]	; (262c <nm_spi_write_block+0x180>)
    24d8:	4c55      	ldr	r4, [pc, #340]	; (2630 <nm_spi_write_block+0x184>)
    24da:	47a0      	blx	r4
    24dc:	4855      	ldr	r0, [pc, #340]	; (2634 <nm_spi_write_block+0x188>)
    24de:	1c29      	adds	r1, r5, #0
    24e0:	47a0      	blx	r4
    24e2:	200d      	movs	r0, #13
    24e4:	4b54      	ldr	r3, [pc, #336]	; (2638 <nm_spi_write_block+0x18c>)
    24e6:	4798      	blx	r3
    24e8:	e08f      	b.n	260a <nm_spi_write_block+0x15e>
		return N_FAIL;
	}

	result = spi_cmd_rsp(cmd);
    24ea:	20c7      	movs	r0, #199	; 0xc7
    24ec:	4b53      	ldr	r3, [pc, #332]	; (263c <nm_spi_write_block+0x190>)
    24ee:	4798      	blx	r3
	if (result != N_OK) {
    24f0:	2801      	cmp	r0, #1
    24f2:	d012      	beq.n	251a <nm_spi_write_block+0x6e>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
    24f4:	484b      	ldr	r0, [pc, #300]	; (2624 <nm_spi_write_block+0x178>)
    24f6:	494c      	ldr	r1, [pc, #304]	; (2628 <nm_spi_write_block+0x17c>)
    24f8:	4a51      	ldr	r2, [pc, #324]	; (2640 <nm_spi_write_block+0x194>)
    24fa:	4c4d      	ldr	r4, [pc, #308]	; (2630 <nm_spi_write_block+0x184>)
    24fc:	47a0      	blx	r4
    24fe:	4851      	ldr	r0, [pc, #324]	; (2644 <nm_spi_write_block+0x198>)
    2500:	1c29      	adds	r1, r5, #0
    2502:	47a0      	blx	r4
    2504:	200d      	movs	r0, #13
    2506:	4b4c      	ldr	r3, [pc, #304]	; (2638 <nm_spi_write_block+0x18c>)
    2508:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    250a:	2300      	movs	r3, #0
    250c:	9300      	str	r3, [sp, #0]
    250e:	20cf      	movs	r0, #207	; 0xcf
    2510:	2100      	movs	r1, #0
    2512:	2200      	movs	r2, #0
    2514:	4c42      	ldr	r4, [pc, #264]	; (2620 <nm_spi_write_block+0x174>)
    2516:	47a0      	blx	r4
    2518:	e077      	b.n	260a <nm_spi_write_block+0x15e>
static sint8 spi_data_write(uint8 *b, uint16 sz)
{
	sint16 ix;
	uint16 nbytes;
	sint8 result = 1;
	uint8 cmd, order, crc[2] = {0};
    251a:	2200      	movs	r2, #0
    251c:	ab03      	add	r3, sp, #12
    251e:	801a      	strh	r2, [r3, #0]
	//uint8 rsp;

	/**
		Data
	**/
	ix = 0;
    2520:	2500      	movs	r5, #0
    2522:	2780      	movs	r7, #128	; 0x80
    2524:	01bf      	lsls	r7, r7, #6
    2526:	46ba      	mov	sl, r7
				order = 0x3;
			else
				order = 0x2;
		}
		cmd |= order;
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    2528:	4b47      	ldr	r3, [pc, #284]	; (2648 <nm_spi_write_block+0x19c>)
    252a:	4699      	mov	r9, r3
    252c:	1c26      	adds	r6, r4, #0
    252e:	42bc      	cmp	r4, r7
    2530:	d900      	bls.n	2534 <nm_spi_write_block+0x88>
    2532:	4656      	mov	r6, sl
    2534:	b2b6      	uxth	r6, r6

		/**
			Write command
		**/
		cmd = 0xf0;
		if (ix == 0)  {
    2536:	2d00      	cmp	r5, #0
    2538:	d104      	bne.n	2544 <nm_spi_write_block+0x98>
			if (sz <= DATA_PKT_SZ)
				order = 0x3;
			else
				order = 0x1;
    253a:	2301      	movs	r3, #1
		/**
			Write command
		**/
		cmd = 0xf0;
		if (ix == 0)  {
			if (sz <= DATA_PKT_SZ)
    253c:	42bc      	cmp	r4, r7
    253e:	d806      	bhi.n	254e <nm_spi_write_block+0xa2>
				order = 0x3;
    2540:	2303      	movs	r3, #3
    2542:	e004      	b.n	254e <nm_spi_write_block+0xa2>
			else
				order = 0x1;
		} else {
			if (sz <= DATA_PKT_SZ)
				order = 0x3;
    2544:	42a7      	cmp	r7, r4
    2546:	419b      	sbcs	r3, r3
    2548:	425b      	negs	r3, r3
    254a:	2203      	movs	r2, #3
    254c:	1ad3      	subs	r3, r2, r3
			else
				order = 0x2;
		}
		cmd |= order;
    254e:	4668      	mov	r0, sp
    2550:	300b      	adds	r0, #11
    2552:	2210      	movs	r2, #16
    2554:	4252      	negs	r2, r2
    2556:	4313      	orrs	r3, r2
    2558:	7003      	strb	r3, [r0, #0]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
    255a:	2101      	movs	r1, #1
    255c:	47c8      	blx	r9
    255e:	2800      	cmp	r0, #0
    2560:	d00c      	beq.n	257c <nm_spi_write_block+0xd0>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
    2562:	4830      	ldr	r0, [pc, #192]	; (2624 <nm_spi_write_block+0x178>)
    2564:	4939      	ldr	r1, [pc, #228]	; (264c <nm_spi_write_block+0x1a0>)
    2566:	22de      	movs	r2, #222	; 0xde
    2568:	0052      	lsls	r2, r2, #1
    256a:	4b31      	ldr	r3, [pc, #196]	; (2630 <nm_spi_write_block+0x184>)
    256c:	4798      	blx	r3
    256e:	4838      	ldr	r0, [pc, #224]	; (2650 <nm_spi_write_block+0x1a4>)
    2570:	4b38      	ldr	r3, [pc, #224]	; (2654 <nm_spi_write_block+0x1a8>)
    2572:	4798      	blx	r3
    2574:	200d      	movs	r0, #13
    2576:	4b30      	ldr	r3, [pc, #192]	; (2638 <nm_spi_write_block+0x18c>)
    2578:	4798      	blx	r3
    257a:	e033      	b.n	25e4 <nm_spi_write_block+0x138>
		}

		/**
			Write data
		**/
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
    257c:	b228      	sxth	r0, r5
    257e:	4440      	add	r0, r8
    2580:	1c31      	adds	r1, r6, #0
    2582:	4b31      	ldr	r3, [pc, #196]	; (2648 <nm_spi_write_block+0x19c>)
    2584:	4798      	blx	r3
    2586:	2800      	cmp	r0, #0
    2588:	d00c      	beq.n	25a4 <nm_spi_write_block+0xf8>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
    258a:	4826      	ldr	r0, [pc, #152]	; (2624 <nm_spi_write_block+0x178>)
    258c:	492f      	ldr	r1, [pc, #188]	; (264c <nm_spi_write_block+0x1a0>)
    258e:	22c6      	movs	r2, #198	; 0xc6
    2590:	32ff      	adds	r2, #255	; 0xff
    2592:	4b27      	ldr	r3, [pc, #156]	; (2630 <nm_spi_write_block+0x184>)
    2594:	4798      	blx	r3
    2596:	4830      	ldr	r0, [pc, #192]	; (2658 <nm_spi_write_block+0x1ac>)
    2598:	4b2e      	ldr	r3, [pc, #184]	; (2654 <nm_spi_write_block+0x1a8>)
    259a:	4798      	blx	r3
    259c:	200d      	movs	r0, #13
    259e:	4b26      	ldr	r3, [pc, #152]	; (2638 <nm_spi_write_block+0x18c>)
    25a0:	4798      	blx	r3
    25a2:	e01f      	b.n	25e4 <nm_spi_write_block+0x138>
		}

		/**
			Write Crc
		**/
		if (!gu8Crc_off) {
    25a4:	4b2d      	ldr	r3, [pc, #180]	; (265c <nm_spi_write_block+0x1b0>)
    25a6:	781b      	ldrb	r3, [r3, #0]
    25a8:	2b00      	cmp	r3, #0
    25aa:	d112      	bne.n	25d2 <nm_spi_write_block+0x126>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
    25ac:	a803      	add	r0, sp, #12
    25ae:	2102      	movs	r1, #2
    25b0:	4b25      	ldr	r3, [pc, #148]	; (2648 <nm_spi_write_block+0x19c>)
    25b2:	4798      	blx	r3
    25b4:	2800      	cmp	r0, #0
    25b6:	d00c      	beq.n	25d2 <nm_spi_write_block+0x126>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
    25b8:	481a      	ldr	r0, [pc, #104]	; (2624 <nm_spi_write_block+0x178>)
    25ba:	4924      	ldr	r1, [pc, #144]	; (264c <nm_spi_write_block+0x1a0>)
    25bc:	22d0      	movs	r2, #208	; 0xd0
    25be:	32ff      	adds	r2, #255	; 0xff
    25c0:	4b1b      	ldr	r3, [pc, #108]	; (2630 <nm_spi_write_block+0x184>)
    25c2:	4798      	blx	r3
    25c4:	4826      	ldr	r0, [pc, #152]	; (2660 <nm_spi_write_block+0x1b4>)
    25c6:	4b23      	ldr	r3, [pc, #140]	; (2654 <nm_spi_write_block+0x1a8>)
    25c8:	4798      	blx	r3
    25ca:	200d      	movs	r0, #13
    25cc:	4b1a      	ldr	r3, [pc, #104]	; (2638 <nm_spi_write_block+0x18c>)
    25ce:	4798      	blx	r3
    25d0:	e008      	b.n	25e4 <nm_spi_write_block+0x138>
				result = N_FAIL;
				break;
			}
		}

		ix += nbytes;
    25d2:	1975      	adds	r5, r6, r5
    25d4:	b2ad      	uxth	r5, r5
		sz -= nbytes;
    25d6:	1ba4      	subs	r4, r4, r6
    25d8:	b2a4      	uxth	r4, r4
	} while (sz);
    25da:	2c00      	cmp	r4, #0
    25dc:	d1a6      	bne.n	252c <nm_spi_write_block+0x80>
    25de:	e016      	b.n	260e <nm_spi_write_block+0x162>
	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
    25e0:	b240      	sxtb	r0, r0
    25e2:	e016      	b.n	2612 <nm_spi_write_block+0x166>
	/**
		Data
	**/
	result = spi_data_write(buf, size);
	if (result != N_OK) {
		M2M_ERR("[nmi spi]: Failed block data write...\n");
    25e4:	480f      	ldr	r0, [pc, #60]	; (2624 <nm_spi_write_block+0x178>)
    25e6:	4910      	ldr	r1, [pc, #64]	; (2628 <nm_spi_write_block+0x17c>)
    25e8:	4a1e      	ldr	r2, [pc, #120]	; (2664 <nm_spi_write_block+0x1b8>)
    25ea:	4b11      	ldr	r3, [pc, #68]	; (2630 <nm_spi_write_block+0x184>)
    25ec:	4798      	blx	r3
    25ee:	481e      	ldr	r0, [pc, #120]	; (2668 <nm_spi_write_block+0x1bc>)
    25f0:	4b18      	ldr	r3, [pc, #96]	; (2654 <nm_spi_write_block+0x1a8>)
    25f2:	4798      	blx	r3
    25f4:	200d      	movs	r0, #13
    25f6:	4b10      	ldr	r3, [pc, #64]	; (2638 <nm_spi_write_block+0x18c>)
    25f8:	4798      	blx	r3
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
    25fa:	2300      	movs	r3, #0
    25fc:	9300      	str	r3, [sp, #0]
    25fe:	20cf      	movs	r0, #207	; 0xcf
    2600:	2100      	movs	r1, #0
    2602:	2200      	movs	r2, #0
    2604:	4c06      	ldr	r4, [pc, #24]	; (2620 <nm_spi_write_block+0x174>)
    2606:	47a0      	blx	r4
    2608:	e001      	b.n	260e <nm_spi_write_block+0x162>
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
    260a:	20fa      	movs	r0, #250	; 0xfa
    260c:	e7e8      	b.n	25e0 <nm_spi_write_block+0x134>
{
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
    260e:	2000      	movs	r0, #0
    2610:	e7e6      	b.n	25e0 <nm_spi_write_block+0x134>
	else s8Ret = M2M_ERR_BUS_FAIL;

	return s8Ret;
}
    2612:	b004      	add	sp, #16
    2614:	bc1c      	pop	{r2, r3, r4}
    2616:	4690      	mov	r8, r2
    2618:	4699      	mov	r9, r3
    261a:	46a2      	mov	sl, r4
    261c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    261e:	46c0      	nop			; (mov r8, r8)
    2620:	00001f1d 	.word	0x00001f1d
    2624:	000080e8 	.word	0x000080e8
    2628:	00008880 	.word	0x00008880
    262c:	00000223 	.word	0x00000223
    2630:	00006e51 	.word	0x00006e51
    2634:	00008c08 	.word	0x00008c08
    2638:	00006e85 	.word	0x00006e85
    263c:	00001ce9 	.word	0x00001ce9
    2640:	00000229 	.word	0x00000229
    2644:	00008c38 	.word	0x00008c38
    2648:	00001efd 	.word	0x00001efd
    264c:	00008854 	.word	0x00008854
    2650:	00008c70 	.word	0x00008c70
    2654:	00006f71 	.word	0x00006f71
    2658:	00008ca8 	.word	0x00008ca8
    265c:	200000c4 	.word	0x200000c4
    2660:	00008cdc 	.word	0x00008cdc
    2664:	0000023a 	.word	0x0000023a
    2668:	00008d14 	.word	0x00008d14

0000266c <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
    266c:	b5f0      	push	{r4, r5, r6, r7, lr}
    266e:	465f      	mov	r7, fp
    2670:	4656      	mov	r6, sl
    2672:	464d      	mov	r5, r9
    2674:	4644      	mov	r4, r8
    2676:	b4f0      	push	{r4, r5, r6, r7}
    2678:	b083      	sub	sp, #12
    267a:	1c0e      	adds	r6, r1, #0
    267c:	4692      	mov	sl, r2
    267e:	4698      	mov	r8, r3
    2680:	ab0c      	add	r3, sp, #48	; 0x30
    2682:	881d      	ldrh	r5, [r3, #0]
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
    2684:	2d00      	cmp	r5, #0
    2686:	d059      	beq.n	273c <Socket_ReadSocketData+0xd0>
    2688:	0042      	lsls	r2, r0, #1
    268a:	1812      	adds	r2, r2, r0
    268c:	0092      	lsls	r2, r2, #2
    268e:	4b2f      	ldr	r3, [pc, #188]	; (274c <Socket_ReadSocketData+0xe0>)
    2690:	58d3      	ldr	r3, [r2, r3]
    2692:	2b00      	cmp	r3, #0
    2694:	d052      	beq.n	273c <Socket_ReadSocketData+0xd0>
    2696:	1c13      	adds	r3, r2, #0
    2698:	4a2c      	ldr	r2, [pc, #176]	; (274c <Socket_ReadSocketData+0xe0>)
    269a:	18d3      	adds	r3, r2, r3
    269c:	889b      	ldrh	r3, [r3, #4]
    269e:	b29b      	uxth	r3, r3
    26a0:	2b00      	cmp	r3, #0
    26a2:	d04b      	beq.n	273c <Socket_ReadSocketData+0xd0>
    26a4:	0043      	lsls	r3, r0, #1
    26a6:	181b      	adds	r3, r3, r0
    26a8:	009b      	lsls	r3, r3, #2
    26aa:	18d3      	adds	r3, r2, r3
    26ac:	799b      	ldrb	r3, [r3, #6]
    26ae:	2b01      	cmp	r3, #1
    26b0:	d144      	bne.n	273c <Socket_ReadSocketData+0xd0>
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
    26b2:	80f5      	strh	r5, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    26b4:	0043      	lsls	r3, r0, #1
    26b6:	1819      	adds	r1, r3, r0
    26b8:	0089      	lsls	r1, r1, #2
    26ba:	4689      	mov	r9, r1
    26bc:	4693      	mov	fp, r2
    26be:	44cb      	add	fp, r9
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;		
			}
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    26c0:	4643      	mov	r3, r8
    26c2:	4680      	mov	r8, r0
    26c4:	9301      	str	r3, [sp, #4]
		pstrRecv->u16RemainingSize = u16ReadCount;
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
    26c6:	465a      	mov	r2, fp
    26c8:	8893      	ldrh	r3, [r2, #4]
    26ca:	1aeb      	subs	r3, r5, r3
			if(s16Diff > 0)
    26cc:	b21b      	sxth	r3, r3
    26ce:	2b00      	cmp	r3, #0
    26d0:	dd06      	ble.n	26e0 <Socket_ReadSocketData+0x74>
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;		
    26d2:	4f1e      	ldr	r7, [pc, #120]	; (274c <Socket_ReadSocketData+0xe0>)
    26d4:	1c3b      	adds	r3, r7, #0
    26d6:	444b      	add	r3, r9
    26d8:	889c      	ldrh	r4, [r3, #4]
    26da:	b2a4      	uxth	r4, r4
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
    26dc:	2300      	movs	r3, #0
    26de:	e001      	b.n	26e4 <Socket_ReadSocketData+0x78>
    26e0:	1c2c      	adds	r4, r5, #0
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
		do
		{
			u8SetRxDone = 1;
    26e2:	2301      	movs	r3, #1
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;		
			}
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
    26e4:	4648      	mov	r0, r9
    26e6:	4f19      	ldr	r7, [pc, #100]	; (274c <Socket_ReadSocketData+0xe0>)
    26e8:	59c1      	ldr	r1, [r0, r7]
    26ea:	9801      	ldr	r0, [sp, #4]
    26ec:	1c22      	adds	r2, r4, #0
    26ee:	4f18      	ldr	r7, [pc, #96]	; (2750 <Socket_ReadSocketData+0xe4>)
    26f0:	47b8      	blx	r7
    26f2:	2800      	cmp	r0, #0
    26f4:	d119      	bne.n	272a <Socket_ReadSocketData+0xbe>
			{
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
    26f6:	4b15      	ldr	r3, [pc, #84]	; (274c <Socket_ReadSocketData+0xe0>)
    26f8:	4648      	mov	r0, r9
    26fa:	58c3      	ldr	r3, [r0, r3]
    26fc:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
    26fe:	80b4      	strh	r4, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
    2700:	88f3      	ldrh	r3, [r6, #6]
    2702:	1b1b      	subs	r3, r3, r4
    2704:	80f3      	strh	r3, [r6, #6]

				if (gpfAppSocketCb)
    2706:	4b13      	ldr	r3, [pc, #76]	; (2754 <Socket_ReadSocketData+0xe8>)
    2708:	681b      	ldr	r3, [r3, #0]
    270a:	2b00      	cmp	r3, #0
    270c:	d005      	beq.n	271a <Socket_ReadSocketData+0xae>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
    270e:	4b11      	ldr	r3, [pc, #68]	; (2754 <Socket_ReadSocketData+0xe8>)
    2710:	681b      	ldr	r3, [r3, #0]
    2712:	4640      	mov	r0, r8
    2714:	4651      	mov	r1, sl
    2716:	1c32      	adds	r2, r6, #0
    2718:	4798      	blx	r3

				u16ReadCount -= u16Read;
    271a:	1b2d      	subs	r5, r5, r4
    271c:	b2ad      	uxth	r5, r5
				u32Address += u16Read;
    271e:	9a01      	ldr	r2, [sp, #4]
    2720:	1912      	adds	r2, r2, r4
    2722:	9201      	str	r2, [sp, #4]
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
				break;
			}
		}while(u16ReadCount != 0);
    2724:	2d00      	cmp	r5, #0
    2726:	d1ce      	bne.n	26c6 <Socket_ReadSocketData+0x5a>
    2728:	e008      	b.n	273c <Socket_ReadSocketData+0xd0>
				u16ReadCount -= u16Read;
				u32Address += u16Read;
			}
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
    272a:	480b      	ldr	r0, [pc, #44]	; (2758 <Socket_ReadSocketData+0xec>)
    272c:	4c0b      	ldr	r4, [pc, #44]	; (275c <Socket_ReadSocketData+0xf0>)
    272e:	47a0      	blx	r4
    2730:	480b      	ldr	r0, [pc, #44]	; (2760 <Socket_ReadSocketData+0xf4>)
    2732:	1c29      	adds	r1, r5, #0
    2734:	47a0      	blx	r4
    2736:	200d      	movs	r0, #13
    2738:	4b0a      	ldr	r3, [pc, #40]	; (2764 <Socket_ReadSocketData+0xf8>)
    273a:	4798      	blx	r3
				break;
			}
		}while(u16ReadCount != 0);
	}
}
    273c:	b003      	add	sp, #12
    273e:	bc3c      	pop	{r2, r3, r4, r5}
    2740:	4690      	mov	r8, r2
    2742:	4699      	mov	r9, r3
    2744:	46a2      	mov	sl, r4
    2746:	46ab      	mov	fp, r5
    2748:	bdf0      	pop	{r4, r5, r6, r7, pc}
    274a:	46c0      	nop			; (mov r8, r8)
    274c:	20000324 	.word	0x20000324
    2750:	00000bad 	.word	0x00000bad
    2754:	200003a8 	.word	0x200003a8
    2758:	000083bc 	.word	0x000083bc
    275c:	00006e51 	.word	0x00006e51
    2760:	00008e74 	.word	0x00008e74
    2764:	00006e85 	.word	0x00006e85

00002768 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{	
    2768:	b5f0      	push	{r4, r5, r6, r7, lr}
    276a:	465f      	mov	r7, fp
    276c:	4656      	mov	r6, sl
    276e:	464d      	mov	r5, r9
    2770:	4644      	mov	r4, r8
    2772:	b4f0      	push	{r4, r5, r6, r7}
    2774:	b09b      	sub	sp, #108	; 0x6c
    2776:	1c0d      	adds	r5, r1, #0
    2778:	1c14      	adds	r4, r2, #0
	if(u8OpCode == SOCKET_CMD_BIND)
    277a:	2841      	cmp	r0, #65	; 0x41
    277c:	d11a      	bne.n	27b4 <m2m_ip_cb+0x4c>
	{
		tstrBindReply		strBindReply;
		tstrSocketBindMsg	strBind;

		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
    277e:	1c10      	adds	r0, r2, #0
    2780:	a909      	add	r1, sp, #36	; 0x24
    2782:	2204      	movs	r2, #4
    2784:	2300      	movs	r3, #0
    2786:	4ca1      	ldr	r4, [pc, #644]	; (2a0c <m2m_ip_cb+0x2a4>)
    2788:	47a0      	blx	r4
    278a:	2800      	cmp	r0, #0
    278c:	d000      	beq.n	2790 <m2m_ip_cb+0x28>
    278e:	e136      	b.n	29fe <m2m_ip_cb+0x296>
		{
			strBind.status = strBindReply.s8Status;
    2790:	ab09      	add	r3, sp, #36	; 0x24
    2792:	785a      	ldrb	r2, [r3, #1]
    2794:	ab05      	add	r3, sp, #20
    2796:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    2798:	4b9d      	ldr	r3, [pc, #628]	; (2a10 <m2m_ip_cb+0x2a8>)
    279a:	681b      	ldr	r3, [r3, #0]
    279c:	2b00      	cmp	r3, #0
    279e:	d100      	bne.n	27a2 <m2m_ip_cb+0x3a>
    27a0:	e12d      	b.n	29fe <m2m_ip_cb+0x296>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
    27a2:	4b9b      	ldr	r3, [pc, #620]	; (2a10 <m2m_ip_cb+0x2a8>)
    27a4:	681b      	ldr	r3, [r3, #0]
    27a6:	aa09      	add	r2, sp, #36	; 0x24
    27a8:	2000      	movs	r0, #0
    27aa:	5610      	ldrsb	r0, [r2, r0]
    27ac:	2101      	movs	r1, #1
    27ae:	aa05      	add	r2, sp, #20
    27b0:	4798      	blx	r3
    27b2:	e124      	b.n	29fe <m2m_ip_cb+0x296>
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
    27b4:	2842      	cmp	r0, #66	; 0x42
    27b6:	d11a      	bne.n	27ee <m2m_ip_cb+0x86>
	{
		tstrListenReply			strListenReply;
		tstrSocketListenMsg		strListen;
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
    27b8:	1c10      	adds	r0, r2, #0
    27ba:	a909      	add	r1, sp, #36	; 0x24
    27bc:	2204      	movs	r2, #4
    27be:	2300      	movs	r3, #0
    27c0:	4c92      	ldr	r4, [pc, #584]	; (2a0c <m2m_ip_cb+0x2a4>)
    27c2:	47a0      	blx	r4
    27c4:	2800      	cmp	r0, #0
    27c6:	d000      	beq.n	27ca <m2m_ip_cb+0x62>
    27c8:	e119      	b.n	29fe <m2m_ip_cb+0x296>
		{
			strListen.status = strListenReply.s8Status;
    27ca:	ab09      	add	r3, sp, #36	; 0x24
    27cc:	785a      	ldrb	r2, [r3, #1]
    27ce:	ab05      	add	r3, sp, #20
    27d0:	701a      	strb	r2, [r3, #0]
			if(gpfAppSocketCb)
    27d2:	4b8f      	ldr	r3, [pc, #572]	; (2a10 <m2m_ip_cb+0x2a8>)
    27d4:	681b      	ldr	r3, [r3, #0]
    27d6:	2b00      	cmp	r3, #0
    27d8:	d100      	bne.n	27dc <m2m_ip_cb+0x74>
    27da:	e110      	b.n	29fe <m2m_ip_cb+0x296>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
    27dc:	4b8c      	ldr	r3, [pc, #560]	; (2a10 <m2m_ip_cb+0x2a8>)
    27de:	681b      	ldr	r3, [r3, #0]
    27e0:	aa09      	add	r2, sp, #36	; 0x24
    27e2:	2000      	movs	r0, #0
    27e4:	5610      	ldrsb	r0, [r2, r0]
    27e6:	2102      	movs	r1, #2
    27e8:	aa05      	add	r2, sp, #20
    27ea:	4798      	blx	r3
    27ec:	e107      	b.n	29fe <m2m_ip_cb+0x296>
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
    27ee:	2843      	cmp	r0, #67	; 0x43
    27f0:	d144      	bne.n	287c <m2m_ip_cb+0x114>
	{
		tstrAcceptReply			strAcceptReply;
		tstrSocketAcceptMsg		strAccept;
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
    27f2:	1c10      	adds	r0, r2, #0
    27f4:	a905      	add	r1, sp, #20
    27f6:	220c      	movs	r2, #12
    27f8:	2300      	movs	r3, #0
    27fa:	4c84      	ldr	r4, [pc, #528]	; (2a0c <m2m_ip_cb+0x2a4>)
    27fc:	47a0      	blx	r4
    27fe:	2800      	cmp	r0, #0
    2800:	d000      	beq.n	2804 <m2m_ip_cb+0x9c>
    2802:	e0fc      	b.n	29fe <m2m_ip_cb+0x296>
		{
			if(strAcceptReply.sConnectedSock >= 0)
    2804:	ab05      	add	r3, sp, #20
    2806:	7a5a      	ldrb	r2, [r3, #9]
    2808:	b253      	sxtb	r3, r2
    280a:	2b00      	cmp	r3, #0
    280c:	db1f      	blt.n	284e <m2m_ip_cb+0xe6>
			{
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 	= 0;
    280e:	0059      	lsls	r1, r3, #1
    2810:	18c9      	adds	r1, r1, r3
    2812:	0089      	lsls	r1, r1, #2
    2814:	487f      	ldr	r0, [pc, #508]	; (2a14 <m2m_ip_cb+0x2ac>)
    2816:	1841      	adds	r1, r0, r1
    2818:	2000      	movs	r0, #0
    281a:	71c8      	strb	r0, [r1, #7]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 	= 1;
    281c:	2001      	movs	r0, #1
    281e:	7188      	strb	r0, [r1, #6]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
    2820:	497d      	ldr	r1, [pc, #500]	; (2a18 <m2m_ip_cb+0x2b0>)
    2822:	8808      	ldrh	r0, [r1, #0]
    2824:	3001      	adds	r0, #1
    2826:	b280      	uxth	r0, r0
    2828:	8008      	strh	r0, [r1, #0]
				if(gu16SessionID == 0)
    282a:	8809      	ldrh	r1, [r1, #0]
    282c:	b289      	uxth	r1, r1
    282e:	2900      	cmp	r1, #0
    2830:	d104      	bne.n	283c <m2m_ip_cb+0xd4>
					++gu16SessionID;
    2832:	4979      	ldr	r1, [pc, #484]	; (2a18 <m2m_ip_cb+0x2b0>)
    2834:	8808      	ldrh	r0, [r1, #0]
    2836:	3001      	adds	r0, #1
    2838:	b280      	uxth	r0, r0
    283a:	8008      	strh	r0, [r1, #0]

				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
    283c:	4976      	ldr	r1, [pc, #472]	; (2a18 <m2m_ip_cb+0x2b0>)
    283e:	8809      	ldrh	r1, [r1, #0]
    2840:	b289      	uxth	r1, r1
    2842:	0058      	lsls	r0, r3, #1
    2844:	18c3      	adds	r3, r0, r3
    2846:	009b      	lsls	r3, r3, #2
    2848:	4872      	ldr	r0, [pc, #456]	; (2a14 <m2m_ip_cb+0x2ac>)
    284a:	18c3      	adds	r3, r0, r3
    284c:	8159      	strh	r1, [r3, #10]
				M2M_DBG("Socket %d session ID = %d\r\n",strAcceptReply.sConnectedSock , gu16SessionID );		
			}
			strAccept.sock = strAcceptReply.sConnectedSock;
    284e:	ab09      	add	r3, sp, #36	; 0x24
    2850:	701a      	strb	r2, [r3, #0]
			strAccept.strAddr.sin_family		= AF_INET;
    2852:	2202      	movs	r2, #2
    2854:	809a      	strh	r2, [r3, #4]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
    2856:	aa05      	add	r2, sp, #20
    2858:	8851      	ldrh	r1, [r2, #2]
    285a:	80d9      	strh	r1, [r3, #6]
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
    285c:	9a06      	ldr	r2, [sp, #24]
    285e:	920b      	str	r2, [sp, #44]	; 0x2c
			if(gpfAppSocketCb)
    2860:	4b6b      	ldr	r3, [pc, #428]	; (2a10 <m2m_ip_cb+0x2a8>)
    2862:	681b      	ldr	r3, [r3, #0]
    2864:	2b00      	cmp	r3, #0
    2866:	d100      	bne.n	286a <m2m_ip_cb+0x102>
    2868:	e0c9      	b.n	29fe <m2m_ip_cb+0x296>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
    286a:	4b69      	ldr	r3, [pc, #420]	; (2a10 <m2m_ip_cb+0x2a8>)
    286c:	681b      	ldr	r3, [r3, #0]
    286e:	aa05      	add	r2, sp, #20
    2870:	2008      	movs	r0, #8
    2872:	5610      	ldrsb	r0, [r2, r0]
    2874:	2104      	movs	r1, #4
    2876:	aa09      	add	r2, sp, #36	; 0x24
    2878:	4798      	blx	r3
    287a:	e0c0      	b.n	29fe <m2m_ip_cb+0x296>
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
    287c:	2844      	cmp	r0, #68	; 0x44
    287e:	d001      	beq.n	2884 <m2m_ip_cb+0x11c>
    2880:	284b      	cmp	r0, #75	; 0x4b
    2882:	d11a      	bne.n	28ba <m2m_ip_cb+0x152>
	{
		tstrConnectReply		strConnectReply;
		tstrSocketConnectMsg	strConnMsg;
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
    2884:	1c20      	adds	r0, r4, #0
    2886:	a909      	add	r1, sp, #36	; 0x24
    2888:	2204      	movs	r2, #4
    288a:	2300      	movs	r3, #0
    288c:	4c5f      	ldr	r4, [pc, #380]	; (2a0c <m2m_ip_cb+0x2a4>)
    288e:	47a0      	blx	r4
    2890:	2800      	cmp	r0, #0
    2892:	d000      	beq.n	2896 <m2m_ip_cb+0x12e>
    2894:	e0b3      	b.n	29fe <m2m_ip_cb+0x296>
		{
			strConnMsg.sock		= strConnectReply.sock;
    2896:	aa09      	add	r2, sp, #36	; 0x24
    2898:	7810      	ldrb	r0, [r2, #0]
    289a:	ab05      	add	r3, sp, #20
    289c:	7018      	strb	r0, [r3, #0]
			strConnMsg.s8Error	= strConnectReply.s8Error;
    289e:	7852      	ldrb	r2, [r2, #1]
    28a0:	705a      	strb	r2, [r3, #1]
			if(gpfAppSocketCb)
    28a2:	4b5b      	ldr	r3, [pc, #364]	; (2a10 <m2m_ip_cb+0x2a8>)
    28a4:	681b      	ldr	r3, [r3, #0]
    28a6:	2b00      	cmp	r3, #0
    28a8:	d100      	bne.n	28ac <m2m_ip_cb+0x144>
    28aa:	e0a8      	b.n	29fe <m2m_ip_cb+0x296>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
    28ac:	4b58      	ldr	r3, [pc, #352]	; (2a10 <m2m_ip_cb+0x2a8>)
    28ae:	681b      	ldr	r3, [r3, #0]
    28b0:	b240      	sxtb	r0, r0
    28b2:	2105      	movs	r1, #5
    28b4:	aa05      	add	r2, sp, #20
    28b6:	4798      	blx	r3
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
	{
    28b8:	e0a1      	b.n	29fe <m2m_ip_cb+0x296>
			strConnMsg.s8Error	= strConnectReply.s8Error;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
    28ba:	284a      	cmp	r0, #74	; 0x4a
    28bc:	d113      	bne.n	28e6 <m2m_ip_cb+0x17e>
	{
		tstrDnsReply	strDnsReply;
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
    28be:	1c10      	adds	r0, r2, #0
    28c0:	a909      	add	r1, sp, #36	; 0x24
    28c2:	2244      	movs	r2, #68	; 0x44
    28c4:	2300      	movs	r3, #0
    28c6:	4c51      	ldr	r4, [pc, #324]	; (2a0c <m2m_ip_cb+0x2a4>)
    28c8:	47a0      	blx	r4
    28ca:	2800      	cmp	r0, #0
    28cc:	d000      	beq.n	28d0 <m2m_ip_cb+0x168>
    28ce:	e096      	b.n	29fe <m2m_ip_cb+0x296>
		{
			strDnsReply.u32HostIP = strDnsReply.u32HostIP;
    28d0:	9919      	ldr	r1, [sp, #100]	; 0x64
			if(gpfAppResolveCb)
    28d2:	4b52      	ldr	r3, [pc, #328]	; (2a1c <m2m_ip_cb+0x2b4>)
    28d4:	681b      	ldr	r3, [r3, #0]
    28d6:	2b00      	cmp	r3, #0
    28d8:	d100      	bne.n	28dc <m2m_ip_cb+0x174>
    28da:	e090      	b.n	29fe <m2m_ip_cb+0x296>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
    28dc:	4b4f      	ldr	r3, [pc, #316]	; (2a1c <m2m_ip_cb+0x2b4>)
    28de:	681b      	ldr	r3, [r3, #0]
    28e0:	a809      	add	r0, sp, #36	; 0x24
    28e2:	4798      	blx	r3
    28e4:	e08b      	b.n	29fe <m2m_ip_cb+0x296>
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
    28e6:	2846      	cmp	r0, #70	; 0x46
    28e8:	d006      	beq.n	28f8 <m2m_ip_cb+0x190>
    28ea:	2848      	cmp	r0, #72	; 0x48
    28ec:	d007      	beq.n	28fe <m2m_ip_cb+0x196>
    28ee:	284d      	cmp	r0, #77	; 0x4d
    28f0:	d157      	bne.n	29a2 <m2m_ip_cb+0x23a>
		SOCKET				sock;
		sint16				s16RecvStatus;
		tstrRecvReply		strRecvReply;
		uint16				u16ReadSize;
		tstrSocketRecvMsg	strRecvMsg;
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
    28f2:	2006      	movs	r0, #6
    28f4:	4680      	mov	r8, r0
    28f6:	e004      	b.n	2902 <m2m_ip_cb+0x19a>
    28f8:	2106      	movs	r1, #6
    28fa:	4688      	mov	r8, r1
    28fc:	e001      	b.n	2902 <m2m_ip_cb+0x19a>
		uint16				u16DataOffset;

		if(u8OpCode == SOCKET_CMD_RECVFROM)
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
    28fe:	2209      	movs	r2, #9
    2900:	4690      	mov	r8, r2
		
		/* Read RECV REPLY data structure. 
		*/
		u16ReadSize = sizeof(tstrRecvReply);
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
    2902:	1c20      	adds	r0, r4, #0
    2904:	a905      	add	r1, sp, #20
    2906:	2210      	movs	r2, #16
    2908:	2300      	movs	r3, #0
    290a:	4e40      	ldr	r6, [pc, #256]	; (2a0c <m2m_ip_cb+0x2a4>)
    290c:	47b0      	blx	r6
    290e:	2800      	cmp	r0, #0
    2910:	d175      	bne.n	29fe <m2m_ip_cb+0x296>
		{
			uint16 u16SessionID = 0;

			sock			= strRecvReply.sock;
    2912:	ae05      	add	r6, sp, #20
    2914:	7b33      	ldrb	r3, [r6, #12]
    2916:	9303      	str	r3, [sp, #12]
			u16SessionID = strRecvReply.u16SessionID;
    2918:	89f0      	ldrh	r0, [r6, #14]
    291a:	4684      	mov	ip, r0
			M2M_DBG("recv callback session ID = %d\r\n",u16SessionID);
			
			/* Reset the Socket RX Pending Flag.
			*/ 
			gastrSockets[sock].bIsRecvPending = 0;
    291c:	b25f      	sxtb	r7, r3
    291e:	4b3d      	ldr	r3, [pc, #244]	; (2a14 <m2m_ip_cb+0x2ac>)
    2920:	007a      	lsls	r2, r7, #1
    2922:	19d1      	adds	r1, r2, r7
    2924:	0089      	lsls	r1, r1, #2
    2926:	1858      	adds	r0, r3, r1
    2928:	2100      	movs	r1, #0
    292a:	7201      	strb	r1, [r0, #8]
	
			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
    292c:	8930      	ldrh	r0, [r6, #8]
    292e:	4681      	mov	r9, r0
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
    2930:	8971      	ldrh	r1, [r6, #10]
    2932:	468a      	mov	sl, r1
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
    2934:	a909      	add	r1, sp, #36	; 0x24
    2936:	8870      	ldrh	r0, [r6, #2]
    2938:	8148      	strh	r0, [r1, #10]
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
    293a:	9e06      	ldr	r6, [sp, #24]
    293c:	960c      	str	r6, [sp, #48]	; 0x30

			if(u16SessionID == gastrSockets[sock].u16SessionID)
    293e:	19d2      	adds	r2, r2, r7
    2940:	0092      	lsls	r2, r2, #2
    2942:	189b      	adds	r3, r3, r2
    2944:	895a      	ldrh	r2, [r3, #10]
    2946:	b292      	uxth	r2, r2
    2948:	4562      	cmp	r2, ip
    294a:	d121      	bne.n	2990 <m2m_ip_cb+0x228>
			{
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
    294c:	4649      	mov	r1, r9
    294e:	b20b      	sxth	r3, r1
    2950:	2b00      	cmp	r3, #0
    2952:	dd0c      	ble.n	296e <m2m_ip_cb+0x206>
    2954:	42ab      	cmp	r3, r5
    2956:	da0a      	bge.n	296e <m2m_ip_cb+0x206>
					/* Read the Application data and deliver it to the application callback in
					the given application buffer. If the buffer is smaller than the received data,
					the data is passed to the application in chunks according to its buffer size.
					*/
					u16ReadSize = (uint16)s16RecvStatus;
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    2958:	9a03      	ldr	r2, [sp, #12]
    295a:	b250      	sxtb	r0, r2
			{
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
				{
					/* Skip incoming bytes until reaching the Start of Application Data. 
					*/
					u32Address += u16DataOffset;
    295c:	4651      	mov	r1, sl
    295e:	1863      	adds	r3, r4, r1
					/* Read the Application data and deliver it to the application callback in
					the given application buffer. If the buffer is smaller than the received data,
					the data is passed to the application in chunks according to its buffer size.
					*/
					u16ReadSize = (uint16)s16RecvStatus;
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
    2960:	464a      	mov	r2, r9
    2962:	9200      	str	r2, [sp, #0]
    2964:	a909      	add	r1, sp, #36	; 0x24
    2966:	4642      	mov	r2, r8
    2968:	4c2d      	ldr	r4, [pc, #180]	; (2a20 <m2m_ip_cb+0x2b8>)
    296a:	47a0      	blx	r4
    296c:	e047      	b.n	29fe <m2m_ip_cb+0x296>
				}
				else
				{
					strRecvMsg.s16BufferSize	= s16RecvStatus;
    296e:	ab09      	add	r3, sp, #36	; 0x24
    2970:	4648      	mov	r0, r9
    2972:	8098      	strh	r0, [r3, #4]
					strRecvMsg.pu8Buffer		= NULL;
    2974:	2300      	movs	r3, #0
    2976:	9309      	str	r3, [sp, #36]	; 0x24
					if(gpfAppSocketCb)
    2978:	4b25      	ldr	r3, [pc, #148]	; (2a10 <m2m_ip_cb+0x2a8>)
    297a:	681b      	ldr	r3, [r3, #0]
    297c:	2b00      	cmp	r3, #0
    297e:	d03e      	beq.n	29fe <m2m_ip_cb+0x296>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
    2980:	4b23      	ldr	r3, [pc, #140]	; (2a10 <m2m_ip_cb+0x2a8>)
    2982:	681b      	ldr	r3, [r3, #0]
    2984:	9903      	ldr	r1, [sp, #12]
    2986:	b248      	sxtb	r0, r1
    2988:	4641      	mov	r1, r8
    298a:	aa09      	add	r2, sp, #36	; 0x24
    298c:	4798      	blx	r3
    298e:	e036      	b.n	29fe <m2m_ip_cb+0x296>
				}
			}
			else
			{
				M2M_DBG("Discard recv callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
				if(u16ReadSize < u16BufferSize)
    2990:	2d10      	cmp	r5, #16
    2992:	d934      	bls.n	29fe <m2m_ip_cb+0x296>
					hif_receive(0, NULL, 0, 1);
    2994:	2000      	movs	r0, #0
    2996:	2100      	movs	r1, #0
    2998:	2200      	movs	r2, #0
    299a:	2301      	movs	r3, #1
    299c:	4c1b      	ldr	r4, [pc, #108]	; (2a0c <m2m_ip_cb+0x2a4>)
    299e:	47a0      	blx	r4
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
	{
    29a0:	e02d      	b.n	29fe <m2m_ip_cb+0x296>
				if(u16ReadSize < u16BufferSize)
					hif_receive(0, NULL, 0, 1);
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    29a2:	2845      	cmp	r0, #69	; 0x45
    29a4:	d005      	beq.n	29b2 <m2m_ip_cb+0x24a>
    29a6:	2847      	cmp	r0, #71	; 0x47
    29a8:	d005      	beq.n	29b6 <m2m_ip_cb+0x24e>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    29aa:	2507      	movs	r5, #7
				if(u16ReadSize < u16BufferSize)
					hif_receive(0, NULL, 0, 1);
			}
		}
	}
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
    29ac:	284c      	cmp	r0, #76	; 0x4c
    29ae:	d003      	beq.n	29b8 <m2m_ip_cb+0x250>
    29b0:	e025      	b.n	29fe <m2m_ip_cb+0x296>
	{
		SOCKET			sock;
		sint16			s16Rcvd;
		tstrSendReply	strReply;
		uint8			u8CallbackMsgID = SOCKET_MSG_SEND;
    29b2:	2507      	movs	r5, #7
    29b4:	e000      	b.n	29b8 <m2m_ip_cb+0x250>

		if(u8OpCode == SOCKET_CMD_SENDTO)
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
    29b6:	2508      	movs	r5, #8

		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
    29b8:	1c20      	adds	r0, r4, #0
    29ba:	a909      	add	r1, sp, #36	; 0x24
    29bc:	2208      	movs	r2, #8
    29be:	2300      	movs	r3, #0
    29c0:	4c12      	ldr	r4, [pc, #72]	; (2a0c <m2m_ip_cb+0x2a4>)
    29c2:	47a0      	blx	r4
    29c4:	2800      	cmp	r0, #0
    29c6:	d11a      	bne.n	29fe <m2m_ip_cb+0x296>
		{
			uint16 u16SessionID = 0;
			
			sock = strReply.sock;
    29c8:	ab09      	add	r3, sp, #36	; 0x24
    29ca:	7818      	ldrb	r0, [r3, #0]
			u16SessionID = strReply.u16SessionID;
    29cc:	889a      	ldrh	r2, [r3, #4]
			M2M_DBG("send callback session ID = %d\r\n",u16SessionID);
			
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
    29ce:	8859      	ldrh	r1, [r3, #2]
    29d0:	ab05      	add	r3, sp, #20
    29d2:	8019      	strh	r1, [r3, #0]

			if(u16SessionID == gastrSockets[sock].u16SessionID)
    29d4:	b243      	sxtb	r3, r0
    29d6:	0059      	lsls	r1, r3, #1
    29d8:	18cb      	adds	r3, r1, r3
    29da:	009b      	lsls	r3, r3, #2
    29dc:	490d      	ldr	r1, [pc, #52]	; (2a14 <m2m_ip_cb+0x2ac>)
    29de:	18cb      	adds	r3, r1, r3
    29e0:	3308      	adds	r3, #8
    29e2:	885b      	ldrh	r3, [r3, #2]
    29e4:	b29b      	uxth	r3, r3
    29e6:	4293      	cmp	r3, r2
    29e8:	d109      	bne.n	29fe <m2m_ip_cb+0x296>
			{
				if(gpfAppSocketCb)
    29ea:	4b09      	ldr	r3, [pc, #36]	; (2a10 <m2m_ip_cb+0x2a8>)
    29ec:	681b      	ldr	r3, [r3, #0]
    29ee:	2b00      	cmp	r3, #0
    29f0:	d005      	beq.n	29fe <m2m_ip_cb+0x296>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
    29f2:	4b07      	ldr	r3, [pc, #28]	; (2a10 <m2m_ip_cb+0x2a8>)
    29f4:	681b      	ldr	r3, [r3, #0]
    29f6:	b240      	sxtb	r0, r0
    29f8:	1c29      	adds	r1, r5, #0
    29fa:	aa05      	add	r2, sp, #20
    29fc:	4798      	blx	r3
			{
				M2M_DBG("Discard send callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
			}
		}
	}	
}
    29fe:	b01b      	add	sp, #108	; 0x6c
    2a00:	bc3c      	pop	{r2, r3, r4, r5}
    2a02:	4690      	mov	r8, r2
    2a04:	4699      	mov	r9, r3
    2a06:	46a2      	mov	sl, r4
    2a08:	46ab      	mov	fp, r5
    2a0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2a0c:	00000bad 	.word	0x00000bad
    2a10:	200003a8 	.word	0x200003a8
    2a14:	20000324 	.word	0x20000324
    2a18:	200000c6 	.word	0x200000c6
    2a1c:	200003ac 	.word	0x200003ac
    2a20:	0000266d 	.word	0x0000266d

00002a24 <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
    2a24:	b508      	push	{r3, lr}
	if(gbSocketInit==0)
    2a26:	4b0a      	ldr	r3, [pc, #40]	; (2a50 <socketInit+0x2c>)
    2a28:	781b      	ldrb	r3, [r3, #0]
    2a2a:	2b00      	cmp	r3, #0
    2a2c:	d10e      	bne.n	2a4c <socketInit+0x28>
	{
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
    2a2e:	4809      	ldr	r0, [pc, #36]	; (2a54 <socketInit+0x30>)
    2a30:	2100      	movs	r1, #0
    2a32:	2284      	movs	r2, #132	; 0x84
    2a34:	4b08      	ldr	r3, [pc, #32]	; (2a58 <socketInit+0x34>)
    2a36:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GRP_IP,m2m_ip_cb);
    2a38:	2002      	movs	r0, #2
    2a3a:	4908      	ldr	r1, [pc, #32]	; (2a5c <socketInit+0x38>)
    2a3c:	4b08      	ldr	r3, [pc, #32]	; (2a60 <socketInit+0x3c>)
    2a3e:	4798      	blx	r3
		gbSocketInit=1;
    2a40:	2201      	movs	r2, #1
    2a42:	4b03      	ldr	r3, [pc, #12]	; (2a50 <socketInit+0x2c>)
    2a44:	701a      	strb	r2, [r3, #0]
		gu16SessionID = 0;
    2a46:	2200      	movs	r2, #0
    2a48:	4b06      	ldr	r3, [pc, #24]	; (2a64 <socketInit+0x40>)
    2a4a:	801a      	strh	r2, [r3, #0]
	}
}
    2a4c:	bd08      	pop	{r3, pc}
    2a4e:	46c0      	nop			; (mov r8, r8)
    2a50:	200000c5 	.word	0x200000c5
    2a54:	20000324 	.word	0x20000324
    2a58:	00000541 	.word	0x00000541
    2a5c:	00002769 	.word	0x00002769
    2a60:	00000cd5 	.word	0x00000cd5
    2a64:	200000c6 	.word	0x200000c6

00002a68 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
    2a68:	4b02      	ldr	r3, [pc, #8]	; (2a74 <registerSocketCallback+0xc>)
    2a6a:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
    2a6c:	4b02      	ldr	r3, [pc, #8]	; (2a78 <registerSocketCallback+0x10>)
    2a6e:	6019      	str	r1, [r3, #0]
}
    2a70:	4770      	bx	lr
    2a72:	46c0      	nop			; (mov r8, r8)
    2a74:	200003a8 	.word	0x200003a8
    2a78:	200003ac 	.word	0x200003ac

00002a7c <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
    2a7c:	b530      	push	{r4, r5, lr}
    2a7e:	b087      	sub	sp, #28
	SOCKET	sock = -1;
    2a80:	24ff      	movs	r4, #255	; 0xff
	uint8	u8Count,u8SocketCount = MAX_SOCKET;

	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
    2a82:	2802      	cmp	r0, #2
    2a84:	d147      	bne.n	2b16 <socket+0x9a>
	{
		if(u8Type == SOCK_STREAM)
    2a86:	2901      	cmp	r1, #1
    2a88:	d047      	beq.n	2b1a <socket+0x9e>
			u8Count = 0;
		}
		else if(u8Type == SOCK_DGRAM)
		{
			/*--- UDP SOCKET ---*/
			u8SocketCount = MAX_SOCKET;
    2a8a:	240b      	movs	r4, #11
			u8Count = TCP_SOCK_MAX;
    2a8c:	2007      	movs	r0, #7
		if(u8Type == SOCK_STREAM)
		{
			u8SocketCount = TCP_SOCK_MAX;
			u8Count = 0;
		}
		else if(u8Type == SOCK_DGRAM)
    2a8e:	2902      	cmp	r1, #2
    2a90:	d045      	beq.n	2b1e <socket+0xa2>
			/*--- UDP SOCKET ---*/
			u8SocketCount = MAX_SOCKET;
			u8Count = TCP_SOCK_MAX;
		}
		else
			return sock;
    2a92:	24ff      	movs	r4, #255	; 0xff
    2a94:	e03f      	b.n	2b16 <socket+0x9a>

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			if(gastrSockets[u8Count].bIsUsed == 0)
    2a96:	1c01      	adds	r1, r0, #0
    2a98:	0043      	lsls	r3, r0, #1
    2a9a:	181b      	adds	r3, r3, r0
    2a9c:	009b      	lsls	r3, r3, #2
    2a9e:	18eb      	adds	r3, r5, r3
    2aa0:	799b      	ldrb	r3, [r3, #6]
    2aa2:	2b00      	cmp	r3, #0
    2aa4:	d132      	bne.n	2b0c <socket+0x90>
			{
				gastrSockets[u8Count].bIsUsed = 1;
    2aa6:	004b      	lsls	r3, r1, #1
    2aa8:	185b      	adds	r3, r3, r1
    2aaa:	009b      	lsls	r3, r3, #2
    2aac:	4c22      	ldr	r4, [pc, #136]	; (2b38 <socket+0xbc>)
    2aae:	18e3      	adds	r3, r4, r3
    2ab0:	2401      	movs	r4, #1
    2ab2:	719c      	strb	r4, [r3, #6]
				
				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
    2ab4:	4b21      	ldr	r3, [pc, #132]	; (2b3c <socket+0xc0>)
    2ab6:	881c      	ldrh	r4, [r3, #0]
    2ab8:	3401      	adds	r4, #1
    2aba:	b2a4      	uxth	r4, r4
    2abc:	801c      	strh	r4, [r3, #0]
				if(gu16SessionID == 0)
    2abe:	881b      	ldrh	r3, [r3, #0]
    2ac0:	b29b      	uxth	r3, r3
    2ac2:	2b00      	cmp	r3, #0
    2ac4:	d104      	bne.n	2ad0 <socket+0x54>
					++gu16SessionID;
    2ac6:	4b1d      	ldr	r3, [pc, #116]	; (2b3c <socket+0xc0>)
    2ac8:	881c      	ldrh	r4, [r3, #0]
    2aca:	3401      	adds	r4, #1
    2acc:	b2a4      	uxth	r4, r4
    2ace:	801c      	strh	r4, [r3, #0]
				
				gastrSockets[u8Count].u16SessionID = gu16SessionID;
    2ad0:	4b1a      	ldr	r3, [pc, #104]	; (2b3c <socket+0xc0>)
    2ad2:	881c      	ldrh	r4, [r3, #0]
    2ad4:	b2a4      	uxth	r4, r4
    2ad6:	004b      	lsls	r3, r1, #1
    2ad8:	185b      	adds	r3, r3, r1
    2ada:	009b      	lsls	r3, r3, #2
    2adc:	4d16      	ldr	r5, [pc, #88]	; (2b38 <socket+0xbc>)
    2ade:	18eb      	adds	r3, r5, r3
    2ae0:	815c      	strh	r4, [r3, #10]
				M2M_DBG("1 Socket %d session ID = %d\r\n",u8Count, gu16SessionID );
				sock = (SOCKET)u8Count;
    2ae2:	b2c4      	uxtb	r4, r0

				if(u8Flags & SOCKET_FLAGS_SSL)
    2ae4:	07d3      	lsls	r3, r2, #31
    2ae6:	d516      	bpl.n	2b16 <socket+0x9a>
				{
					tstrSSLSocketCreateCmd	strSSLCreate;
					strSSLCreate.sslSock = sock;
    2ae8:	aa05      	add	r2, sp, #20
    2aea:	7014      	strb	r4, [r2, #0]
					gastrSockets[u8Count].u8SSLFlags = SSL_FLAGS_ACTIVE;
    2aec:	004b      	lsls	r3, r1, #1
    2aee:	1859      	adds	r1, r3, r1
    2af0:	0089      	lsls	r1, r1, #2
    2af2:	186b      	adds	r3, r5, r1
    2af4:	2101      	movs	r1, #1
    2af6:	71d9      	strb	r1, [r3, #7]
					SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
    2af8:	2300      	movs	r3, #0
    2afa:	9300      	str	r3, [sp, #0]
    2afc:	9301      	str	r3, [sp, #4]
    2afe:	9302      	str	r3, [sp, #8]
    2b00:	2002      	movs	r0, #2
    2b02:	2150      	movs	r1, #80	; 0x50
    2b04:	2304      	movs	r3, #4
    2b06:	4d0e      	ldr	r5, [pc, #56]	; (2b40 <socket+0xc4>)
    2b08:	47a8      	blx	r5
    2b0a:	e004      	b.n	2b16 <socket+0x9a>
			u8Count = TCP_SOCK_MAX;
		}
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
    2b0c:	3001      	adds	r0, #1
    2b0e:	b2c0      	uxtb	r0, r0
    2b10:	4284      	cmp	r4, r0
    2b12:	d8c0      	bhi.n	2a96 <socket+0x1a>
Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
	SOCKET	sock = -1;
    2b14:	24ff      	movs	r4, #255	; 0xff
    2b16:	b260      	sxtb	r0, r4
    2b18:	e00b      	b.n	2b32 <socket+0xb6>
	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
	{
		if(u8Type == SOCK_STREAM)
		{
			u8SocketCount = TCP_SOCK_MAX;
    2b1a:	2407      	movs	r4, #7
			u8Count = 0;
    2b1c:	2000      	movs	r0, #0
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			if(gastrSockets[u8Count].bIsUsed == 0)
    2b1e:	1c01      	adds	r1, r0, #0
    2b20:	0043      	lsls	r3, r0, #1
    2b22:	181b      	adds	r3, r3, r0
    2b24:	009b      	lsls	r3, r3, #2
    2b26:	4d04      	ldr	r5, [pc, #16]	; (2b38 <socket+0xbc>)
    2b28:	18eb      	adds	r3, r5, r3
    2b2a:	799b      	ldrb	r3, [r3, #6]
    2b2c:	2b00      	cmp	r3, #0
    2b2e:	d0ba      	beq.n	2aa6 <socket+0x2a>
    2b30:	e7ec      	b.n	2b0c <socket+0x90>
				break;
			}
		}
	}
	return sock;
}
    2b32:	b007      	add	sp, #28
    2b34:	bd30      	pop	{r4, r5, pc}
    2b36:	46c0      	nop			; (mov r8, r8)
    2b38:	20000324 	.word	0x20000324
    2b3c:	200000c6 	.word	0x200000c6
    2b40:	000006a1 	.word	0x000006a1

00002b44 <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
    2b44:	b570      	push	{r4, r5, r6, lr}
    2b46:	b088      	sub	sp, #32
    2b48:	1e04      	subs	r4, r0, #0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
    2b4a:	db36      	blt.n	2bba <connect+0x76>
    2b4c:	2900      	cmp	r1, #0
    2b4e:	d036      	beq.n	2bbe <connect+0x7a>
    2b50:	0043      	lsls	r3, r0, #1
    2b52:	181b      	adds	r3, r3, r0
    2b54:	009b      	lsls	r3, r3, #2
    2b56:	481e      	ldr	r0, [pc, #120]	; (2bd0 <connect+0x8c>)
    2b58:	18c3      	adds	r3, r0, r3
    2b5a:	799b      	ldrb	r3, [r3, #6]
    2b5c:	2b01      	cmp	r3, #1
    2b5e:	d130      	bne.n	2bc2 <connect+0x7e>
    2b60:	2a00      	cmp	r2, #0
    2b62:	d030      	beq.n	2bc6 <connect+0x82>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    2b64:	0063      	lsls	r3, r4, #1
    2b66:	191b      	adds	r3, r3, r4
    2b68:	009b      	lsls	r3, r3, #2
    2b6a:	18c3      	adds	r3, r0, r3
    2b6c:	79db      	ldrb	r3, [r3, #7]
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
    2b6e:	2644      	movs	r6, #68	; 0x44
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
    2b70:	07da      	lsls	r2, r3, #31
    2b72:	d507      	bpl.n	2b84 <connect+0x40>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
    2b74:	0063      	lsls	r3, r4, #1
    2b76:	191b      	adds	r3, r3, r4
    2b78:	009b      	lsls	r3, r3, #2
    2b7a:	18c3      	adds	r3, r0, r3
    2b7c:	79da      	ldrb	r2, [r3, #7]
    2b7e:	ab05      	add	r3, sp, #20
    2b80:	725a      	strb	r2, [r3, #9]
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
    2b82:	264b      	movs	r6, #75	; 0x4b
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
		}
		strConnect.sock = sock;
    2b84:	ad05      	add	r5, sp, #20
    2b86:	722c      	strb	r4, [r5, #8]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
    2b88:	1c28      	adds	r0, r5, #0
    2b8a:	2208      	movs	r2, #8
    2b8c:	4b11      	ldr	r3, [pc, #68]	; (2bd4 <connect+0x90>)
    2b8e:	4798      	blx	r3

		strConnect.strAddr.u16Family	= strConnect.strAddr.u16Family;
		strConnect.strAddr.u16Port		= strConnect.strAddr.u16Port;
		strConnect.strAddr.u32IPAddr	= strConnect.strAddr.u32IPAddr;
		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
    2b90:	0063      	lsls	r3, r4, #1
    2b92:	191c      	adds	r4, r3, r4
    2b94:	00a4      	lsls	r4, r4, #2
    2b96:	4b0e      	ldr	r3, [pc, #56]	; (2bd0 <connect+0x8c>)
    2b98:	191c      	adds	r4, r3, r4
    2b9a:	8963      	ldrh	r3, [r4, #10]
    2b9c:	816b      	strh	r3, [r5, #10]
		
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
    2b9e:	2300      	movs	r3, #0
    2ba0:	9300      	str	r3, [sp, #0]
    2ba2:	9301      	str	r3, [sp, #4]
    2ba4:	9302      	str	r3, [sp, #8]
    2ba6:	2002      	movs	r0, #2
    2ba8:	1c31      	adds	r1, r6, #0
    2baa:	1c2a      	adds	r2, r5, #0
    2bac:	230c      	movs	r3, #12
    2bae:	4c0a      	ldr	r4, [pc, #40]	; (2bd8 <connect+0x94>)
    2bb0:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR) 
    2bb2:	2800      	cmp	r0, #0
    2bb4:	d008      	beq.n	2bc8 <connect+0x84>
		{
			s8Ret = SOCK_ERR_INVALID;
    2bb6:	20f7      	movs	r0, #247	; 0xf7
    2bb8:	e006      	b.n	2bc8 <connect+0x84>
Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2bba:	20fa      	movs	r0, #250	; 0xfa
    2bbc:	e004      	b.n	2bc8 <connect+0x84>
    2bbe:	20fa      	movs	r0, #250	; 0xfa
    2bc0:	e002      	b.n	2bc8 <connect+0x84>
    2bc2:	20fa      	movs	r0, #250	; 0xfa
    2bc4:	e000      	b.n	2bc8 <connect+0x84>
    2bc6:	20fa      	movs	r0, #250	; 0xfa
		if(s8Ret != SOCK_ERR_NO_ERROR) 
		{
			s8Ret = SOCK_ERR_INVALID;
		} 
	}
	return s8Ret;
    2bc8:	b240      	sxtb	r0, r0
}
    2bca:	b008      	add	sp, #32
    2bcc:	bd70      	pop	{r4, r5, r6, pc}
    2bce:	46c0      	nop			; (mov r8, r8)
    2bd0:	20000324 	.word	0x20000324
    2bd4:	0000052d 	.word	0x0000052d
    2bd8:	000006a1 	.word	0x000006a1

00002bdc <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
    2bdc:	b530      	push	{r4, r5, lr}
    2bde:	b089      	sub	sp, #36	; 0x24
    2be0:	1c0c      	adds	r4, r1, #0
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
    2be2:	2800      	cmp	r0, #0
    2be4:	db36      	blt.n	2c54 <send+0x78>
    2be6:	2900      	cmp	r1, #0
    2be8:	d036      	beq.n	2c58 <send+0x7c>
    2bea:	23af      	movs	r3, #175	; 0xaf
    2bec:	00db      	lsls	r3, r3, #3
    2bee:	429a      	cmp	r2, r3
    2bf0:	d834      	bhi.n	2c5c <send+0x80>
    2bf2:	0043      	lsls	r3, r0, #1
    2bf4:	181b      	adds	r3, r3, r0
    2bf6:	009b      	lsls	r3, r3, #2
    2bf8:	491b      	ldr	r1, [pc, #108]	; (2c68 <send+0x8c>)
    2bfa:	18cb      	adds	r3, r1, r3
    2bfc:	799b      	ldrb	r3, [r3, #6]
    2bfe:	2b01      	cmp	r3, #1
    2c00:	d12e      	bne.n	2c60 <send+0x84>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock		= sock;
    2c02:	ab04      	add	r3, sp, #16
    2c04:	7018      	strb	r0, [r3, #0]
		strSend.u16DataSize	= NM_BSP_B_L_16(u16SendLength);
    2c06:	805a      	strh	r2, [r3, #2]
		strSend.u16SessionID		= gastrSockets[sock].u16SessionID;
    2c08:	0041      	lsls	r1, r0, #1
    2c0a:	1809      	adds	r1, r1, r0
    2c0c:	0089      	lsls	r1, r1, #2
    2c0e:	4d16      	ldr	r5, [pc, #88]	; (2c68 <send+0x8c>)
    2c10:	1869      	adds	r1, r5, r1
    2c12:	3108      	adds	r1, #8
    2c14:	8849      	ldrh	r1, [r1, #2]
    2c16:	8199      	strh	r1, [r3, #12]

		if(sock >= TCP_SOCK_MAX)
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
    2c18:	2344      	movs	r3, #68	; 0x44

		strSend.sock		= sock;
		strSend.u16DataSize	= NM_BSP_B_L_16(u16SendLength);
		strSend.u16SessionID		= gastrSockets[sock].u16SessionID;

		if(sock >= TCP_SOCK_MAX)
    2c1a:	2806      	cmp	r0, #6
    2c1c:	dc00      	bgt.n	2c20 <send+0x44>
		uint16			u16DataOffset;
		tstrSendCmd		strSend;
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;
    2c1e:	2350      	movs	r3, #80	; 0x50

		if(sock >= TCP_SOCK_MAX)
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2c20:	0041      	lsls	r1, r0, #1
    2c22:	1808      	adds	r0, r1, r0
    2c24:	0080      	lsls	r0, r0, #2
    2c26:	4910      	ldr	r1, [pc, #64]	; (2c68 <send+0x8c>)
    2c28:	1808      	adds	r0, r1, r0
    2c2a:	79c1      	ldrb	r1, [r0, #7]
    2c2c:	07c8      	lsls	r0, r1, #31
    2c2e:	d401      	bmi.n	2c34 <send+0x58>
	{
		uint16			u16DataOffset;
		tstrSendCmd		strSend;
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
    2c30:	2045      	movs	r0, #69	; 0x45
    2c32:	e001      	b.n	2c38 <send+0x5c>
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
    2c34:	204c      	movs	r0, #76	; 0x4c
			u16DataOffset	= SSL_TX_PACKET_OFFSET;
    2c36:	2355      	movs	r3, #85	; 0x55
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
    2c38:	2180      	movs	r1, #128	; 0x80
    2c3a:	4301      	orrs	r1, r0
    2c3c:	9400      	str	r4, [sp, #0]
    2c3e:	9201      	str	r2, [sp, #4]
    2c40:	9302      	str	r3, [sp, #8]
    2c42:	2002      	movs	r0, #2
    2c44:	aa04      	add	r2, sp, #16
    2c46:	2310      	movs	r3, #16
    2c48:	4c08      	ldr	r4, [pc, #32]	; (2c6c <send+0x90>)
    2c4a:	47a0      	blx	r4
		if(s16Ret != SOCK_ERR_NO_ERROR)
    2c4c:	2800      	cmp	r0, #0
    2c4e:	d008      	beq.n	2c62 <send+0x86>
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
    2c50:	4807      	ldr	r0, [pc, #28]	; (2c70 <send+0x94>)
    2c52:	e006      	b.n	2c62 <send+0x86>
Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    2c54:	4807      	ldr	r0, [pc, #28]	; (2c74 <send+0x98>)
    2c56:	e004      	b.n	2c62 <send+0x86>
    2c58:	4806      	ldr	r0, [pc, #24]	; (2c74 <send+0x98>)
    2c5a:	e002      	b.n	2c62 <send+0x86>
    2c5c:	4805      	ldr	r0, [pc, #20]	; (2c74 <send+0x98>)
    2c5e:	e000      	b.n	2c62 <send+0x86>
    2c60:	4804      	ldr	r0, [pc, #16]	; (2c74 <send+0x98>)
		if(s16Ret != SOCK_ERR_NO_ERROR)
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
		}
	}
	return s16Ret;
    2c62:	b200      	sxth	r0, r0
}
    2c64:	b009      	add	sp, #36	; 0x24
    2c66:	bd30      	pop	{r4, r5, pc}
    2c68:	20000324 	.word	0x20000324
    2c6c:	000006a1 	.word	0x000006a1
    2c70:	0000fff2 	.word	0x0000fff2
    2c74:	0000fffa 	.word	0x0000fffa

00002c78 <recv>:

Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
    2c78:	b570      	push	{r4, r5, r6, lr}
    2c7a:	b086      	sub	sp, #24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
    2c7c:	2800      	cmp	r0, #0
    2c7e:	db3b      	blt.n	2cf8 <recv+0x80>
    2c80:	2900      	cmp	r1, #0
    2c82:	d03b      	beq.n	2cfc <recv+0x84>
    2c84:	2a00      	cmp	r2, #0
    2c86:	d03b      	beq.n	2d00 <recv+0x88>
    2c88:	0044      	lsls	r4, r0, #1
    2c8a:	1824      	adds	r4, r4, r0
    2c8c:	00a4      	lsls	r4, r4, #2
    2c8e:	4d1f      	ldr	r5, [pc, #124]	; (2d0c <recv+0x94>)
    2c90:	192c      	adds	r4, r5, r4
    2c92:	79a4      	ldrb	r4, [r4, #6]
    2c94:	2c01      	cmp	r4, #1
    2c96:	d135      	bne.n	2d04 <recv+0x8c>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
    2c98:	1c2c      	adds	r4, r5, #0
    2c9a:	0045      	lsls	r5, r0, #1
    2c9c:	182e      	adds	r6, r5, r0
    2c9e:	00b6      	lsls	r6, r6, #2
    2ca0:	5131      	str	r1, [r6, r4]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
    2ca2:	19a1      	adds	r1, r4, r6
    2ca4:	808a      	strh	r2, [r1, #4]

		if(!gastrSockets[sock].bIsRecvPending)
    2ca6:	7a09      	ldrb	r1, [r1, #8]
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
	{
		s16Ret = SOCK_ERR_NO_ERROR;
    2ca8:	2200      	movs	r2, #0
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;

		if(!gastrSockets[sock].bIsRecvPending)
    2caa:	2900      	cmp	r1, #0
    2cac:	d12b      	bne.n	2d06 <recv+0x8e>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;
			
			gastrSockets[sock].bIsRecvPending = 1;
    2cae:	19a2      	adds	r2, r4, r6
    2cb0:	2101      	movs	r1, #1
    2cb2:	7211      	strb	r1, [r2, #8]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2cb4:	79d2      	ldrb	r2, [r2, #7]
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
    2cb6:	214d      	movs	r1, #77	; 0x4d
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;
			
			gastrSockets[sock].bIsRecvPending = 1;
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2cb8:	07d4      	lsls	r4, r2, #31
    2cba:	d400      	bmi.n	2cbe <recv+0x46>
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;

		if(!gastrSockets[sock].bIsRecvPending)
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;
    2cbc:	2146      	movs	r1, #70	; 0x46
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
    2cbe:	2b00      	cmp	r3, #0
    2cc0:	d103      	bne.n	2cca <recv+0x52>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
    2cc2:	2301      	movs	r3, #1
    2cc4:	425b      	negs	r3, r3
    2cc6:	9304      	str	r3, [sp, #16]
    2cc8:	e000      	b.n	2ccc <recv+0x54>
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
    2cca:	9304      	str	r3, [sp, #16]
			strRecv.sock = sock;
    2ccc:	aa04      	add	r2, sp, #16
    2cce:	7110      	strb	r0, [r2, #4]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
    2cd0:	0043      	lsls	r3, r0, #1
    2cd2:	1818      	adds	r0, r3, r0
    2cd4:	0080      	lsls	r0, r0, #2
    2cd6:	4b0d      	ldr	r3, [pc, #52]	; (2d0c <recv+0x94>)
    2cd8:	1818      	adds	r0, r3, r0
    2cda:	8943      	ldrh	r3, [r0, #10]
    2cdc:	80d3      	strh	r3, [r2, #6]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
    2cde:	2300      	movs	r3, #0
    2ce0:	9300      	str	r3, [sp, #0]
    2ce2:	9301      	str	r3, [sp, #4]
    2ce4:	9302      	str	r3, [sp, #8]
    2ce6:	2002      	movs	r0, #2
    2ce8:	2308      	movs	r3, #8
    2cea:	4c09      	ldr	r4, [pc, #36]	; (2d10 <recv+0x98>)
    2cec:	47a0      	blx	r4
    2cee:	2200      	movs	r2, #0
			if(s16Ret != SOCK_ERR_NO_ERROR)
    2cf0:	2800      	cmp	r0, #0
    2cf2:	d008      	beq.n	2d06 <recv+0x8e>
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
    2cf4:	4a07      	ldr	r2, [pc, #28]	; (2d14 <recv+0x9c>)
    2cf6:	e006      	b.n	2d06 <recv+0x8e>
Date
		5 June 2012
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
    2cf8:	4a07      	ldr	r2, [pc, #28]	; (2d18 <recv+0xa0>)
    2cfa:	e004      	b.n	2d06 <recv+0x8e>
    2cfc:	4a06      	ldr	r2, [pc, #24]	; (2d18 <recv+0xa0>)
    2cfe:	e002      	b.n	2d06 <recv+0x8e>
    2d00:	4a05      	ldr	r2, [pc, #20]	; (2d18 <recv+0xa0>)
    2d02:	e000      	b.n	2d06 <recv+0x8e>
    2d04:	4a04      	ldr	r2, [pc, #16]	; (2d18 <recv+0xa0>)
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
			}
		}
	}
	return s16Ret;
    2d06:	b210      	sxth	r0, r2
}
    2d08:	b006      	add	sp, #24
    2d0a:	bd70      	pop	{r4, r5, r6, pc}
    2d0c:	20000324 	.word	0x20000324
    2d10:	000006a1 	.word	0x000006a1
    2d14:	0000fff2 	.word	0x0000fff2
    2d18:	0000fffa 	.word	0x0000fffa

00002d1c <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
    2d1c:	b530      	push	{r4, r5, lr}
    2d1e:	b087      	sub	sp, #28
    2d20:	1e04      	subs	r4, r0, #0
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
    2d22:	db2e      	blt.n	2d82 <close+0x66>
    2d24:	0043      	lsls	r3, r0, #1
    2d26:	181b      	adds	r3, r3, r0
    2d28:	009b      	lsls	r3, r3, #2
    2d2a:	4a19      	ldr	r2, [pc, #100]	; (2d90 <close+0x74>)
    2d2c:	18d3      	adds	r3, r2, r3
    2d2e:	799b      	ldrb	r3, [r3, #6]
    2d30:	2b01      	cmp	r3, #1
    2d32:	d128      	bne.n	2d86 <close+0x6a>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
    2d34:	aa05      	add	r2, sp, #20
    2d36:	7010      	strb	r0, [r2, #0]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
    2d38:	0043      	lsls	r3, r0, #1
    2d3a:	181b      	adds	r3, r3, r0
    2d3c:	009b      	lsls	r3, r3, #2
    2d3e:	4914      	ldr	r1, [pc, #80]	; (2d90 <close+0x74>)
    2d40:	18cb      	adds	r3, r1, r3
    2d42:	8958      	ldrh	r0, [r3, #10]
    2d44:	8050      	strh	r0, [r2, #2]
		
		gastrSockets[sock].bIsUsed = 0;
    2d46:	2200      	movs	r2, #0
    2d48:	719a      	strb	r2, [r3, #6]
		gastrSockets[sock].u16SessionID =0;
    2d4a:	815a      	strh	r2, [r3, #10]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2d4c:	79db      	ldrb	r3, [r3, #7]
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
    2d4e:	214e      	movs	r1, #78	; 0x4e
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
		
		gastrSockets[sock].bIsUsed = 0;
		gastrSockets[sock].u16SessionID =0;
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
    2d50:	07da      	lsls	r2, r3, #31
    2d52:	d400      	bmi.n	2d56 <close+0x3a>
sint8 close(SOCKET sock)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
    2d54:	2149      	movs	r1, #73	; 0x49
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
    2d56:	2300      	movs	r3, #0
    2d58:	9300      	str	r3, [sp, #0]
    2d5a:	9301      	str	r3, [sp, #4]
    2d5c:	9302      	str	r3, [sp, #8]
    2d5e:	2002      	movs	r0, #2
    2d60:	aa05      	add	r2, sp, #20
    2d62:	2304      	movs	r3, #4
    2d64:	4d0b      	ldr	r5, [pc, #44]	; (2d94 <close+0x78>)
    2d66:	47a8      	blx	r5
    2d68:	1e05      	subs	r5, r0, #0
		if(s8Ret != SOCK_ERR_NO_ERROR)
    2d6a:	d000      	beq.n	2d6e <close+0x52>
		{
			s8Ret = SOCK_ERR_INVALID;
    2d6c:	25f7      	movs	r5, #247	; 0xf7
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
    2d6e:	0060      	lsls	r0, r4, #1
    2d70:	1900      	adds	r0, r0, r4
    2d72:	0080      	lsls	r0, r0, #2
    2d74:	4b06      	ldr	r3, [pc, #24]	; (2d90 <close+0x74>)
    2d76:	18c0      	adds	r0, r0, r3
    2d78:	2100      	movs	r1, #0
    2d7a:	220c      	movs	r2, #12
    2d7c:	4b06      	ldr	r3, [pc, #24]	; (2d98 <close+0x7c>)
    2d7e:	4798      	blx	r3
    2d80:	e002      	b.n	2d88 <close+0x6c>
Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
    2d82:	25fa      	movs	r5, #250	; 0xfa
    2d84:	e000      	b.n	2d88 <close+0x6c>
    2d86:	25fa      	movs	r5, #250	; 0xfa
		{
			s8Ret = SOCK_ERR_INVALID;
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
	}
	return s8Ret;
    2d88:	b268      	sxtb	r0, r5
}
    2d8a:	b007      	add	sp, #28
    2d8c:	bd30      	pop	{r4, r5, pc}
    2d8e:	46c0      	nop			; (mov r8, r8)
    2d90:	20000324 	.word	0x20000324
    2d94:	000006a1 	.word	0x000006a1
    2d98:	00000541 	.word	0x00000541

00002d9c <nmi_inet_addr>:

Date
		4 June 2012
*********************************************************************/
uint32 nmi_inet_addr(char *pcIpAddr)
{
    2d9c:	b5f0      	push	{r4, r5, r6, r7, lr}
    2d9e:	b083      	sub	sp, #12
	uint8	tmp;
	uint32	u32IP = 0;
    2da0:	2300      	movs	r3, #0
    2da2:	9301      	str	r3, [sp, #4]
    2da4:	2400      	movs	r4, #0
	for(i = 0; i < 4; ++i) 
	{
		j = 0;
		do 
		{
			c = *pcIpAddr;
    2da6:	2604      	movs	r6, #4
    2da8:	2500      	movs	r5, #0
    2daa:	7803      	ldrb	r3, [r0, #0]
    2dac:	3001      	adds	r0, #1
    2dae:	1c31      	adds	r1, r6, #0
    2db0:	1c2a      	adds	r2, r5, #0
			++j;
			if(j > 4) 
			{
				return 0;
			}
			if(c == '.' || c == 0) 
    2db2:	2b2e      	cmp	r3, #46	; 0x2e
    2db4:	d01f      	beq.n	2df6 <nmi_inet_addr+0x5a>
    2db6:	2b00      	cmp	r3, #0
    2db8:	d020      	beq.n	2dfc <nmi_inet_addr+0x60>
			{
				au8IP[i] = tmp;
				tmp = 0;
			} 
			else if(c >= '0' && c <= '9') 
    2dba:	3b30      	subs	r3, #48	; 0x30
    2dbc:	b2db      	uxtb	r3, r3
    2dbe:	2b09      	cmp	r3, #9
    2dc0:	d815      	bhi.n	2dee <nmi_inet_addr+0x52>
			{
				tmp = (tmp * 10) + (c - '0');
    2dc2:	0097      	lsls	r7, r2, #2
    2dc4:	19d2      	adds	r2, r2, r7
    2dc6:	0052      	lsls	r2, r2, #1
    2dc8:	18d2      	adds	r2, r2, r3
    2dca:	b2d2      	uxtb	r2, r2
	for(i = 0; i < 4; ++i) 
	{
		j = 0;
		do 
		{
			c = *pcIpAddr;
    2dcc:	7803      	ldrb	r3, [r0, #0]
    2dce:	3901      	subs	r1, #1
    2dd0:	b2c9      	uxtb	r1, r1
    2dd2:	3001      	adds	r0, #1
			++j;
			if(j > 4) 
    2dd4:	2900      	cmp	r1, #0
    2dd6:	d1ec      	bne.n	2db2 <nmi_inet_addr+0x16>
    2dd8:	e00b      	b.n	2df2 <nmi_inet_addr+0x56>
    2dda:	3401      	adds	r4, #1
	uint8 	c;
	uint8	i, j;

	tmp = 0;

	for(i = 0; i < 4; ++i) 
    2ddc:	2c04      	cmp	r4, #4
    2dde:	d1e4      	bne.n	2daa <nmi_inet_addr+0xe>
				return 0;
			}
			++pcIpAddr;
		} while(c != '.' && c != 0);
	}
	m2m_memcpy((uint8*)&u32IP, au8IP, 4);
    2de0:	a801      	add	r0, sp, #4
    2de2:	4669      	mov	r1, sp
    2de4:	2204      	movs	r2, #4
    2de6:	4b08      	ldr	r3, [pc, #32]	; (2e08 <nmi_inet_addr+0x6c>)
    2de8:	4798      	blx	r3
	return u32IP;
    2dea:	9801      	ldr	r0, [sp, #4]
    2dec:	e009      	b.n	2e02 <nmi_inet_addr+0x66>
			{
				tmp = (tmp * 10) + (c - '0');
			} 
			else 
			{
				return 0;
    2dee:	2000      	movs	r0, #0
    2df0:	e007      	b.n	2e02 <nmi_inet_addr+0x66>
		{
			c = *pcIpAddr;
			++j;
			if(j > 4) 
			{
				return 0;
    2df2:	2000      	movs	r0, #0
    2df4:	e005      	b.n	2e02 <nmi_inet_addr+0x66>
			}
			if(c == '.' || c == 0) 
			{
				au8IP[i] = tmp;
    2df6:	466b      	mov	r3, sp
    2df8:	54e2      	strb	r2, [r4, r3]
    2dfa:	e7ee      	b.n	2dda <nmi_inet_addr+0x3e>
    2dfc:	466b      	mov	r3, sp
    2dfe:	54e2      	strb	r2, [r4, r3]
    2e00:	e7eb      	b.n	2dda <nmi_inet_addr+0x3e>
			++pcIpAddr;
		} while(c != '.' && c != 0);
	}
	m2m_memcpy((uint8*)&u32IP, au8IP, 4);
	return u32IP;
}
    2e02:	b003      	add	sp, #12
    2e04:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2e06:	46c0      	nop			; (mov r8, r8)
    2e08:	0000052d 	.word	0x0000052d

00002e0c <gethostbyname>:

Date
		4 June 2012
*********************************************************************/
sint8 gethostbyname(uint8 * pcHostName)
{
    2e0c:	b510      	push	{r4, lr}
    2e0e:	b084      	sub	sp, #16
    2e10:	1c04      	adds	r4, r0, #0
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
	uint8	u8HostNameSize = (uint8)m2m_strlen(pcHostName);
    2e12:	4b0d      	ldr	r3, [pc, #52]	; (2e48 <gethostbyname+0x3c>)
    2e14:	4798      	blx	r3
	if(u8HostNameSize <= HOSTNAME_MAX_SIZE)
    2e16:	b2c3      	uxtb	r3, r0
    2e18:	2b40      	cmp	r3, #64	; 0x40
    2e1a:	d80e      	bhi.n	2e3a <gethostbyname+0x2e>
	{
		s8Err = SOCKET_REQUEST(SOCKET_CMD_DNS_RESOLVE|M2M_REQ_DATA_PKT, (uint8*)pcHostName, u8HostNameSize + 1, NULL,0, 0);
    2e1c:	23ff      	movs	r3, #255	; 0xff
    2e1e:	4018      	ands	r0, r3
    2e20:	1c43      	adds	r3, r0, #1
    2e22:	2100      	movs	r1, #0
    2e24:	9100      	str	r1, [sp, #0]
    2e26:	9101      	str	r1, [sp, #4]
    2e28:	9102      	str	r1, [sp, #8]
    2e2a:	2002      	movs	r0, #2
    2e2c:	21ca      	movs	r1, #202	; 0xca
    2e2e:	1c22      	adds	r2, r4, #0
    2e30:	4c06      	ldr	r4, [pc, #24]	; (2e4c <gethostbyname+0x40>)
    2e32:	47a0      	blx	r4
		if(s8Err != SOCK_ERR_NO_ERROR)
    2e34:	2800      	cmp	r0, #0
    2e36:	d003      	beq.n	2e40 <gethostbyname+0x34>
    2e38:	e001      	b.n	2e3e <gethostbyname+0x32>
Date
		4 June 2012
*********************************************************************/
sint8 gethostbyname(uint8 * pcHostName)
{
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
    2e3a:	20fa      	movs	r0, #250	; 0xfa
    2e3c:	e000      	b.n	2e40 <gethostbyname+0x34>
	if(u8HostNameSize <= HOSTNAME_MAX_SIZE)
	{
		s8Err = SOCKET_REQUEST(SOCKET_CMD_DNS_RESOLVE|M2M_REQ_DATA_PKT, (uint8*)pcHostName, u8HostNameSize + 1, NULL,0, 0);
		if(s8Err != SOCK_ERR_NO_ERROR)
		{
			s8Err = SOCK_ERR_INVALID;
    2e3e:	20f7      	movs	r0, #247	; 0xf7
		}
	}
	return s8Err;
    2e40:	b240      	sxtb	r0, r0
}
    2e42:	b004      	add	sp, #16
    2e44:	bd10      	pop	{r4, pc}
    2e46:	46c0      	nop			; (mov r8, r8)
    2e48:	00000551 	.word	0x00000551
    2e4c:	000006a1 	.word	0x000006a1

00002e50 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    2e50:	4b0c      	ldr	r3, [pc, #48]	; (2e84 <cpu_irq_enter_critical+0x34>)
    2e52:	681b      	ldr	r3, [r3, #0]
    2e54:	2b00      	cmp	r3, #0
    2e56:	d110      	bne.n	2e7a <cpu_irq_enter_critical+0x2a>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    2e58:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    2e5c:	2b00      	cmp	r3, #0
    2e5e:	d109      	bne.n	2e74 <cpu_irq_enter_critical+0x24>
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
    2e60:	b672      	cpsid	i
    2e62:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    2e66:	2200      	movs	r2, #0
    2e68:	4b07      	ldr	r3, [pc, #28]	; (2e88 <cpu_irq_enter_critical+0x38>)
    2e6a:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    2e6c:	2201      	movs	r2, #1
    2e6e:	4b07      	ldr	r3, [pc, #28]	; (2e8c <cpu_irq_enter_critical+0x3c>)
    2e70:	701a      	strb	r2, [r3, #0]
    2e72:	e002      	b.n	2e7a <cpu_irq_enter_critical+0x2a>
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    2e74:	2200      	movs	r2, #0
    2e76:	4b05      	ldr	r3, [pc, #20]	; (2e8c <cpu_irq_enter_critical+0x3c>)
    2e78:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    2e7a:	4b02      	ldr	r3, [pc, #8]	; (2e84 <cpu_irq_enter_critical+0x34>)
    2e7c:	681a      	ldr	r2, [r3, #0]
    2e7e:	3201      	adds	r2, #1
    2e80:	601a      	str	r2, [r3, #0]
}
    2e82:	4770      	bx	lr
    2e84:	200000c8 	.word	0x200000c8
    2e88:	20000010 	.word	0x20000010
    2e8c:	200000cc 	.word	0x200000cc

00002e90 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    2e90:	4b08      	ldr	r3, [pc, #32]	; (2eb4 <cpu_irq_leave_critical+0x24>)
    2e92:	681a      	ldr	r2, [r3, #0]
    2e94:	3a01      	subs	r2, #1
    2e96:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    2e98:	681b      	ldr	r3, [r3, #0]
    2e9a:	2b00      	cmp	r3, #0
    2e9c:	d109      	bne.n	2eb2 <cpu_irq_leave_critical+0x22>
    2e9e:	4b06      	ldr	r3, [pc, #24]	; (2eb8 <cpu_irq_leave_critical+0x28>)
    2ea0:	781b      	ldrb	r3, [r3, #0]
    2ea2:	2b00      	cmp	r3, #0
    2ea4:	d005      	beq.n	2eb2 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    2ea6:	2201      	movs	r2, #1
    2ea8:	4b04      	ldr	r3, [pc, #16]	; (2ebc <cpu_irq_leave_critical+0x2c>)
    2eaa:	701a      	strb	r2, [r3, #0]
    2eac:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    2eb0:	b662      	cpsie	i
	}
}
    2eb2:	4770      	bx	lr
    2eb4:	200000c8 	.word	0x200000c8
    2eb8:	200000cc 	.word	0x200000cc
    2ebc:	20000010 	.word	0x20000010

00002ec0 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
    2ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
    2ec2:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    2ec4:	ac01      	add	r4, sp, #4
    2ec6:	2501      	movs	r5, #1
    2ec8:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
    2eca:	2700      	movs	r7, #0
    2ecc:	70a7      	strb	r7, [r4, #2]
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
    2ece:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
    2ed0:	2017      	movs	r0, #23
    2ed2:	1c21      	adds	r1, r4, #0
    2ed4:	4e06      	ldr	r6, [pc, #24]	; (2ef0 <system_board_init+0x30>)
    2ed6:	47b0      	blx	r6
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    2ed8:	2280      	movs	r2, #128	; 0x80
    2eda:	0412      	lsls	r2, r2, #16
    2edc:	4b05      	ldr	r3, [pc, #20]	; (2ef4 <system_board_init+0x34>)
    2ede:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
    2ee0:	7027      	strb	r7, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
    2ee2:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
    2ee4:	2037      	movs	r0, #55	; 0x37
    2ee6:	1c21      	adds	r1, r4, #0
    2ee8:	47b0      	blx	r6
}
    2eea:	b003      	add	sp, #12
    2eec:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2eee:	46c0      	nop			; (mov r8, r8)
    2ef0:	000030e9 	.word	0x000030e9
    2ef4:	41004400 	.word	0x41004400

00002ef8 <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2ef8:	2317      	movs	r3, #23
	const enum extint_callback_type type)
{
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
    2efa:	2a00      	cmp	r2, #0
    2efc:	d10f      	bne.n	2f1e <extint_register_callback+0x26>
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	if (_extint_dev.callbacks[channel] == NULL) {
    2efe:	008b      	lsls	r3, r1, #2
    2f00:	4a08      	ldr	r2, [pc, #32]	; (2f24 <extint_register_callback+0x2c>)
    2f02:	589a      	ldr	r2, [r3, r2]
    2f04:	2a00      	cmp	r2, #0
    2f06:	d104      	bne.n	2f12 <extint_register_callback+0x1a>
		_extint_dev.callbacks[channel] = callback;
    2f08:	1c19      	adds	r1, r3, #0
    2f0a:	4b06      	ldr	r3, [pc, #24]	; (2f24 <extint_register_callback+0x2c>)
    2f0c:	50c8      	str	r0, [r1, r3]
		return STATUS_OK;
    2f0e:	2300      	movs	r3, #0
    2f10:	e005      	b.n	2f1e <extint_register_callback+0x26>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
    2f12:	231d      	movs	r3, #29

	if (_extint_dev.callbacks[channel] == NULL) {
		_extint_dev.callbacks[channel] = callback;
		return STATUS_OK;
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
    2f14:	1a12      	subs	r2, r2, r0
    2f16:	1e50      	subs	r0, r2, #1
    2f18:	4182      	sbcs	r2, r0
    2f1a:	4252      	negs	r2, r2
    2f1c:	4013      	ands	r3, r2
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
    2f1e:	1c18      	adds	r0, r3, #0
    2f20:	4770      	bx	lr
    2f22:	46c0      	nop			; (mov r8, r8)
    2f24:	200003b4 	.word	0x200003b4

00002f28 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2f28:	2317      	movs	r3, #23
 */
enum status_code extint_chan_enable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    2f2a:	2900      	cmp	r1, #0
    2f2c:	d107      	bne.n	2f3e <extint_chan_enable_callback+0x16>
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    2f2e:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    2f30:	281f      	cmp	r0, #31
    2f32:	d800      	bhi.n	2f36 <extint_chan_enable_callback+0xe>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    2f34:	4b03      	ldr	r3, [pc, #12]	; (2f44 <extint_chan_enable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENSET.reg = (1UL << channel);
    2f36:	2201      	movs	r2, #1
    2f38:	4082      	lsls	r2, r0
    2f3a:	60da      	str	r2, [r3, #12]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2f3c:	2300      	movs	r3, #0
}
    2f3e:	1c18      	adds	r0, r3, #0
    2f40:	4770      	bx	lr
    2f42:	46c0      	nop			; (mov r8, r8)
    2f44:	40001800 	.word	0x40001800

00002f48 <extint_chan_disable_callback>:

		eic->INTENCLR.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    2f48:	2317      	movs	r3, #23
 */
enum status_code extint_chan_disable_callback(
	const uint8_t channel,
	const enum extint_callback_type type)
{
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
    2f4a:	2900      	cmp	r1, #0
    2f4c:	d107      	bne.n	2f5e <extint_chan_disable_callback+0x16>
	} else {
		Assert(false);
		return NULL;
    2f4e:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    2f50:	281f      	cmp	r0, #31
    2f52:	d800      	bhi.n	2f56 <extint_chan_disable_callback+0xe>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    2f54:	4b03      	ldr	r3, [pc, #12]	; (2f64 <extint_chan_disable_callback+0x1c>)
		Eic *const eic = _extint_get_eic_from_channel(channel);

		eic->INTENCLR.reg = (1UL << channel);
    2f56:	2201      	movs	r2, #1
    2f58:	4082      	lsls	r2, r0
    2f5a:	609a      	str	r2, [r3, #8]
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    2f5c:	2300      	movs	r3, #0
}
    2f5e:	1c18      	adds	r0, r3, #0
    2f60:	4770      	bx	lr
    2f62:	46c0      	nop			; (mov r8, r8)
    2f64:	40001800 	.word	0x40001800

00002f68 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
    2f68:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    2f6a:	2200      	movs	r2, #0
    2f6c:	4b16      	ldr	r3, [pc, #88]	; (2fc8 <EIC_Handler+0x60>)
    2f6e:	701a      	strb	r2, [r3, #0]
    2f70:	2300      	movs	r3, #0
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    2f72:	261f      	movs	r6, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    2f74:	4d15      	ldr	r5, [pc, #84]	; (2fcc <EIC_Handler+0x64>)

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    2f76:	4c14      	ldr	r4, [pc, #80]	; (2fc8 <EIC_Handler+0x60>)
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    2f78:	2b1f      	cmp	r3, #31
    2f7a:	d910      	bls.n	2f9e <EIC_Handler+0x36>
    2f7c:	e019      	b.n	2fb2 <EIC_Handler+0x4a>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    2f7e:	4914      	ldr	r1, [pc, #80]	; (2fd0 <EIC_Handler+0x68>)
    2f80:	e000      	b.n	2f84 <EIC_Handler+0x1c>
	} else {
		Assert(false);
		return NULL;
    2f82:	2100      	movs	r1, #0
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
    2f84:	610a      	str	r2, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
    2f86:	009b      	lsls	r3, r3, #2
    2f88:	595b      	ldr	r3, [r3, r5]
    2f8a:	2b00      	cmp	r3, #0
    2f8c:	d000      	beq.n	2f90 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
    2f8e:	4798      	blx	r3

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
    2f90:	7823      	ldrb	r3, [r4, #0]
    2f92:	3301      	adds	r3, #1
    2f94:	b2db      	uxtb	r3, r3
    2f96:	7023      	strb	r3, [r4, #0]
    2f98:	2b0f      	cmp	r3, #15
    2f9a:	d814      	bhi.n	2fc6 <EIC_Handler+0x5e>
    2f9c:	e7ec      	b.n	2f78 <EIC_Handler+0x10>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    2f9e:	1c32      	adds	r2, r6, #0
    2fa0:	401a      	ands	r2, r3
    2fa2:	2101      	movs	r1, #1
    2fa4:	4091      	lsls	r1, r2
    2fa6:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
    2fa8:	4909      	ldr	r1, [pc, #36]	; (2fd0 <EIC_Handler+0x68>)
    2faa:	6909      	ldr	r1, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
    2fac:	4211      	tst	r1, r2
    2fae:	d1e6      	bne.n	2f7e <EIC_Handler+0x16>
    2fb0:	e7ee      	b.n	2f90 <EIC_Handler+0x28>
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
    2fb2:	1c32      	adds	r2, r6, #0
    2fb4:	401a      	ands	r2, r3
    2fb6:	2101      	movs	r1, #1
    2fb8:	4091      	lsls	r1, r2
    2fba:	1c0a      	adds	r2, r1, #0

	return (eic_module->INTFLAG.reg & eic_mask);
    2fbc:	2100      	movs	r1, #0
    2fbe:	6909      	ldr	r1, [r1, #16]
    2fc0:	4211      	tst	r1, r2
    2fc2:	d1de      	bne.n	2f82 <EIC_Handler+0x1a>
    2fc4:	e7e4      	b.n	2f90 <EIC_Handler+0x28>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
			}
		}
	}
}
    2fc6:	bd70      	pop	{r4, r5, r6, pc}
    2fc8:	200003b0 	.word	0x200003b0
    2fcc:	200003b4 	.word	0x200003b4
    2fd0:	40001800 	.word	0x40001800

00002fd4 <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
    2fd4:	4b05      	ldr	r3, [pc, #20]	; (2fec <_extint_enable+0x18>)
    2fd6:	7819      	ldrb	r1, [r3, #0]
    2fd8:	2202      	movs	r2, #2
    2fda:	430a      	orrs	r2, r1
    2fdc:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    2fde:	1c1a      	adds	r2, r3, #0
    2fe0:	7853      	ldrb	r3, [r2, #1]
    2fe2:	b25b      	sxtb	r3, r3
    2fe4:	2b00      	cmp	r3, #0
    2fe6:	dbfb      	blt.n	2fe0 <_extint_enable+0xc>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
    2fe8:	4770      	bx	lr
    2fea:	46c0      	nop			; (mov r8, r8)
    2fec:	40001800 	.word	0x40001800

00002ff0 <_system_extint_init>:
 * \note When SYSTEM module is used, this function will be invoked by
 * \ref system_init() automatically if the module is included.
 */
void _system_extint_init(void);
void _system_extint_init(void)
{
    2ff0:	b500      	push	{lr}
    2ff2:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    2ff4:	4b12      	ldr	r3, [pc, #72]	; (3040 <_system_extint_init+0x50>)
    2ff6:	6999      	ldr	r1, [r3, #24]
    2ff8:	2240      	movs	r2, #64	; 0x40
    2ffa:	430a      	orrs	r2, r1
    2ffc:	619a      	str	r2, [r3, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
    2ffe:	a901      	add	r1, sp, #4
    3000:	2300      	movs	r3, #0
    3002:	700b      	strb	r3, [r1, #0]

	/* Configure the generic clock for the module and enable it */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = EXTINT_CLOCK_SOURCE;
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
    3004:	2005      	movs	r0, #5
    3006:	4b0f      	ldr	r3, [pc, #60]	; (3044 <_system_extint_init+0x54>)
    3008:	4798      	blx	r3

	/* Enable the clock anyway, since when needed it will be requested
	 * by External Interrupt driver */
	system_gclk_chan_enable(EIC_GCLK_ID);
    300a:	2005      	movs	r0, #5
    300c:	4b0e      	ldr	r3, [pc, #56]	; (3048 <_system_extint_init+0x58>)
    300e:	4798      	blx	r3

	/* Reset all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
    3010:	4b0e      	ldr	r3, [pc, #56]	; (304c <_system_extint_init+0x5c>)
    3012:	7819      	ldrb	r1, [r3, #0]
    3014:	2201      	movs	r2, #1
    3016:	430a      	orrs	r2, r1
    3018:	701a      	strb	r2, [r3, #0]
static inline bool extint_is_syncing(void)
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
    301a:	1c1a      	adds	r2, r3, #0
    301c:	7853      	ldrb	r3, [r2, #1]
    301e:	b25b      	sxtb	r3, r3
    3020:	2b00      	cmp	r3, #0
    3022:	dbfb      	blt.n	301c <_system_extint_init+0x2c>
    3024:	4b0a      	ldr	r3, [pc, #40]	; (3050 <_system_extint_init+0x60>)
    3026:	1c19      	adds	r1, r3, #0
    3028:	3140      	adds	r1, #64	; 0x40

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
		_extint_dev.callbacks[j] = NULL;
    302a:	2200      	movs	r2, #0
    302c:	c304      	stmia	r3!, {r2}
	}

	/* Reset the software module */
#if EXTINT_CALLBACK_MODE == true
	/* Clear callback registration table */
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
    302e:	428b      	cmp	r3, r1
    3030:	d1fc      	bne.n	302c <_system_extint_init+0x3c>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    3032:	2210      	movs	r2, #16
    3034:	4b07      	ldr	r3, [pc, #28]	; (3054 <_system_extint_init+0x64>)
    3036:	601a      	str	r2, [r3, #0]
	}
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_EIC);
#endif

	/* Enables the driver for further use */
	_extint_enable();
    3038:	4b07      	ldr	r3, [pc, #28]	; (3058 <_system_extint_init+0x68>)
    303a:	4798      	blx	r3
}
    303c:	b003      	add	sp, #12
    303e:	bd00      	pop	{pc}
    3040:	40000400 	.word	0x40000400
    3044:	00004a59 	.word	0x00004a59
    3048:	000049cd 	.word	0x000049cd
    304c:	40001800 	.word	0x40001800
    3050:	200003b4 	.word	0x200003b4
    3054:	e000e100 	.word	0xe000e100
    3058:	00002fd5 	.word	0x00002fd5

0000305c <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
    305c:	2300      	movs	r3, #0
    305e:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
    3060:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
    3062:	2201      	movs	r2, #1
    3064:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
    3066:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
    3068:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
    306a:	2302      	movs	r3, #2
    306c:	72c3      	strb	r3, [r0, #11]
}
    306e:	4770      	bx	lr

00003070 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
    3070:	b5f0      	push	{r4, r5, r6, r7, lr}
    3072:	b083      	sub	sp, #12
    3074:	1c05      	adds	r5, r0, #0
    3076:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3078:	a901      	add	r1, sp, #4
    307a:	2300      	movs	r3, #0
    307c:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    307e:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
    3080:	6863      	ldr	r3, [r4, #4]
    3082:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
    3084:	7a23      	ldrb	r3, [r4, #8]
    3086:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
    3088:	7820      	ldrb	r0, [r4, #0]
    308a:	4b15      	ldr	r3, [pc, #84]	; (30e0 <extint_chan_set_config+0x70>)
    308c:	4798      	blx	r3
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
    308e:	2300      	movs	r3, #0
static inline Eic * _extint_get_eic_from_channel(
		const uint8_t channel)
{
	uint8_t eic_index = (channel / 32);

	if (eic_index < EIC_INST_NUM) {
    3090:	2d1f      	cmp	r5, #31
    3092:	d800      	bhi.n	3096 <extint_chan_set_config+0x26>
		/* Array of available EICs. */
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
    3094:	4b13      	ldr	r3, [pc, #76]	; (30e4 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
    3096:	2107      	movs	r1, #7
    3098:	4029      	ands	r1, r5
    309a:	0089      	lsls	r1, r1, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
    309c:	7ae0      	ldrb	r0, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
    309e:	7aa2      	ldrb	r2, [r4, #10]
    30a0:	2a00      	cmp	r2, #0
    30a2:	d001      	beq.n	30a8 <extint_chan_set_config+0x38>
		new_config |= EIC_CONFIG_FILTEN0;
    30a4:	2208      	movs	r2, #8
    30a6:	4310      	orrs	r0, r2
    30a8:	08ea      	lsrs	r2, r5, #3
    30aa:	0092      	lsls	r2, r2, #2
    30ac:	189a      	adds	r2, r3, r2
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    30ae:	6996      	ldr	r6, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);
    30b0:	4088      	lsls	r0, r1
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    30b2:	270f      	movs	r7, #15
    30b4:	408f      	lsls	r7, r1
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    30b6:	43be      	bics	r6, r7
    30b8:	1c31      	adds	r1, r6, #0
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
    30ba:	4301      	orrs	r1, r0
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
    30bc:	6191      	str	r1, [r2, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
			(new_config << config_pos);

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
    30be:	7a62      	ldrb	r2, [r4, #9]
    30c0:	2a00      	cmp	r2, #0
    30c2:	d006      	beq.n	30d2 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
    30c4:	695a      	ldr	r2, [r3, #20]
    30c6:	2101      	movs	r1, #1
    30c8:	40a9      	lsls	r1, r5
    30ca:	1c0d      	adds	r5, r1, #0
    30cc:	4315      	orrs	r5, r2
    30ce:	615d      	str	r5, [r3, #20]
    30d0:	e004      	b.n	30dc <extint_chan_set_config+0x6c>
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
    30d2:	695a      	ldr	r2, [r3, #20]
    30d4:	2101      	movs	r1, #1
    30d6:	40a9      	lsls	r1, r5
    30d8:	438a      	bics	r2, r1
    30da:	615a      	str	r2, [r3, #20]
	}
}
    30dc:	b003      	add	sp, #12
    30de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    30e0:	00004b35 	.word	0x00004b35
    30e4:	40001800 	.word	0x40001800

000030e8 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
    30e8:	b500      	push	{lr}
    30ea:	b083      	sub	sp, #12
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    30ec:	ab01      	add	r3, sp, #4
    30ee:	2280      	movs	r2, #128	; 0x80
    30f0:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
    30f2:	780a      	ldrb	r2, [r1, #0]
    30f4:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
    30f6:	784a      	ldrb	r2, [r1, #1]
    30f8:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
    30fa:	788a      	ldrb	r2, [r1, #2]
    30fc:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
    30fe:	1c19      	adds	r1, r3, #0
    3100:	4b01      	ldr	r3, [pc, #4]	; (3108 <port_pin_set_config+0x20>)
    3102:	4798      	blx	r3
}
    3104:	b003      	add	sp, #12
    3106:	bd00      	pop	{pc}
    3108:	00004b35 	.word	0x00004b35

0000310c <_rtc_calendar_time_to_register_value>:
 * \internal Convert time structure to register_value.
 */
static uint32_t _rtc_calendar_time_to_register_value(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
    310c:	b510      	push	{r4, lr}
	/* Initialize return value. */
	uint32_t register_value;

	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
    310e:	88ca      	ldrh	r2, [r1, #6]
    3110:	88c3      	ldrh	r3, [r0, #6]
    3112:	1ad2      	subs	r2, r2, r3
    3114:	0692      	lsls	r2, r2, #26

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
    3116:	790c      	ldrb	r4, [r1, #4]
    3118:	0464      	lsls	r4, r4, #17
	/* Set year value into register_value minus initial year. */
	register_value = (time->year - module->year_init_value) <<
			RTC_MODE2_CLOCK_YEAR_Pos;

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);
    311a:	794b      	ldrb	r3, [r1, #5]
    311c:	059b      	lsls	r3, r3, #22
    311e:	4323      	orrs	r3, r4

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
    3120:	788c      	ldrb	r4, [r1, #2]
    3122:	0324      	lsls	r4, r4, #12

	/* Set month value into register_value. */
	register_value |= (time->month << RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into register_value. */
	register_value |= (time->day << RTC_MODE2_CLOCK_DAY_Pos);
    3124:	4323      	orrs	r3, r4

	/* Set 24 hour value into register_value. */
	register_value |= (time->hour << RTC_MODE2_CLOCK_HOUR_Pos);
    3126:	4313      	orrs	r3, r2

	/* Check if 24 h clock and set pm flag. */
	if (!(module->clock_24h) && (time->pm)) {
    3128:	7902      	ldrb	r2, [r0, #4]
    312a:	2a00      	cmp	r2, #0
    312c:	d105      	bne.n	313a <_rtc_calendar_time_to_register_value+0x2e>
    312e:	78ca      	ldrb	r2, [r1, #3]
    3130:	2a00      	cmp	r2, #0
    3132:	d002      	beq.n	313a <_rtc_calendar_time_to_register_value+0x2e>
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
    3134:	2280      	movs	r2, #128	; 0x80
    3136:	0252      	lsls	r2, r2, #9
    3138:	4313      	orrs	r3, r2
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
    313a:	7848      	ldrb	r0, [r1, #1]
    313c:	0180      	lsls	r0, r0, #6

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
    313e:	780a      	ldrb	r2, [r1, #0]
		/* Set pm flag. */
		register_value |= RTC_MODE2_CLOCK_HOUR_PM;
	}

	/* Set minute value into register_value. */
	register_value |= (time->minute << RTC_MODE2_CLOCK_MINUTE_Pos);
    3140:	4310      	orrs	r0, r2

	/* Set second value into register_value. */
	register_value |= (time->second << RTC_MODE2_CLOCK_SECOND_Pos);
    3142:	4318      	orrs	r0, r3

	return register_value;
}
    3144:	bd10      	pop	{r4, pc}
    3146:	46c0      	nop			; (mov r8, r8)

00003148 <_rtc_calendar_register_value_to_time>:
 */
static void _rtc_calendar_register_value_to_time(
		struct rtc_module *const module,
		const uint32_t register_value,
		struct rtc_calendar_time *const time)
{
    3148:	b510      	push	{r4, lr}
	/* Set year plus value of initial year. */
	time->year = ((register_value & RTC_MODE2_CLOCK_YEAR_Msk) >>
    314a:	0e8c      	lsrs	r4, r1, #26
    314c:	88c3      	ldrh	r3, [r0, #6]
    314e:	18e3      	adds	r3, r4, r3
    3150:	80d3      	strh	r3, [r2, #6]
			RTC_MODE2_CLOCK_YEAR_Pos) + module->year_init_value;

	/* Set month value into time struct. */
	time->month = ((register_value & RTC_MODE2_CLOCK_MONTH_Msk) >>
    3152:	018b      	lsls	r3, r1, #6
    3154:	0f1b      	lsrs	r3, r3, #28
    3156:	7153      	strb	r3, [r2, #5]
			RTC_MODE2_CLOCK_MONTH_Pos);

	/* Set day value into time struct. */
	time->day = ((register_value & RTC_MODE2_CLOCK_DAY_Msk) >>
    3158:	028b      	lsls	r3, r1, #10
    315a:	0edb      	lsrs	r3, r3, #27
    315c:	7113      	strb	r3, [r2, #4]
			RTC_MODE2_CLOCK_DAY_Pos);

	if (module->clock_24h) {
    315e:	7903      	ldrb	r3, [r0, #4]
    3160:	2b00      	cmp	r3, #0
    3162:	d003      	beq.n	316c <_rtc_calendar_register_value_to_time+0x24>
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
    3164:	03cb      	lsls	r3, r1, #15
    3166:	0edb      	lsrs	r3, r3, #27
    3168:	7093      	strb	r3, [r2, #2]
    316a:	e005      	b.n	3178 <_rtc_calendar_register_value_to_time+0x30>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
    316c:	040b      	lsls	r3, r1, #16
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
    316e:	0f1b      	lsrs	r3, r3, #28
		/* Set hour in 24h mode. */
		time->hour = ((register_value & RTC_MODE2_CLOCK_HOUR_Msk) >>
				RTC_MODE2_CLOCK_HOUR_Pos);
	} else {
		/* Set hour in 12h mode. */
		time->hour = ((register_value &
    3170:	7093      	strb	r3, [r2, #2]
				(RTC_MODE2_CLOCK_HOUR_Msk & ~RTC_MODE2_CLOCK_HOUR_PM)) >>
				RTC_MODE2_CLOCK_HOUR_Pos);

		/* Set pm flag */
		time->pm = ((register_value & RTC_MODE2_CLOCK_HOUR_PM) != 0);
    3172:	03cb      	lsls	r3, r1, #15
    3174:	0fdb      	lsrs	r3, r3, #31
    3176:	70d3      	strb	r3, [r2, #3]
	}

	/* Set minute value into time struct. */
	time->minute = ((register_value & RTC_MODE2_CLOCK_MINUTE_Msk) >>
    3178:	050b      	lsls	r3, r1, #20
    317a:	0e9b      	lsrs	r3, r3, #26
    317c:	7053      	strb	r3, [r2, #1]
			RTC_MODE2_CLOCK_MINUTE_Pos);

	/* Set second value into time struct. */
	time->second = ((register_value & RTC_MODE2_CLOCK_SECOND_Msk) >>
    317e:	233f      	movs	r3, #63	; 0x3f
    3180:	4019      	ands	r1, r3
    3182:	7011      	strb	r1, [r2, #0]
			RTC_MODE2_CLOCK_SECOND_Pos);
}
    3184:	bd10      	pop	{r4, pc}
    3186:	46c0      	nop			; (mov r8, r8)

00003188 <rtc_calendar_enable>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    3188:	6801      	ldr	r1, [r0, #0]
    318a:	2208      	movs	r2, #8
    318c:	4b05      	ldr	r3, [pc, #20]	; (31a4 <rtc_calendar_enable+0x1c>)
    318e:	601a      	str	r2, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    3190:	6802      	ldr	r2, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    3192:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_enable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    3194:	b25b      	sxtb	r3, r3
    3196:	2b00      	cmp	r3, #0
    3198:	dbfb      	blt.n	3192 <rtc_calendar_enable+0xa>
		/* Wait for synchronization */
	}

	/* Enable RTC module. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_ENABLE;
    319a:	880a      	ldrh	r2, [r1, #0]
    319c:	2302      	movs	r3, #2
    319e:	4313      	orrs	r3, r2
    31a0:	800b      	strh	r3, [r1, #0]
}
    31a2:	4770      	bx	lr
    31a4:	e000e100 	.word	0xe000e100

000031a8 <rtc_calendar_disable>:
 * Disables the RTC module.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_disable(struct rtc_module *const module)
{
    31a8:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    31aa:	6801      	ldr	r1, [r0, #0]
 * \param[in] vector  Interrupt vector to disable
 */
static inline void system_interrupt_disable(
		const enum system_interrupt_vector vector)
{
	NVIC->ICER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    31ac:	2408      	movs	r4, #8
    31ae:	2380      	movs	r3, #128	; 0x80
    31b0:	4a05      	ldr	r2, [pc, #20]	; (31c8 <rtc_calendar_disable+0x20>)
    31b2:	50d4      	str	r4, [r2, r3]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    31b4:	6802      	ldr	r2, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    31b6:	7a93      	ldrb	r3, [r2, #10]

#if RTC_CALENDAR_ASYNC == true
	system_interrupt_disable(SYSTEM_INTERRUPT_MODULE_RTC);
#endif

	while (rtc_calendar_is_syncing(module)) {
    31b8:	b25b      	sxtb	r3, r3
    31ba:	2b00      	cmp	r3, #0
    31bc:	dbfb      	blt.n	31b6 <rtc_calendar_disable+0xe>
		/* Wait for synchronization */
	}

	/* Disable RTC module. */
	rtc_module->MODE2.CTRL.reg &= ~RTC_MODE2_CTRL_ENABLE;
    31be:	880b      	ldrh	r3, [r1, #0]
    31c0:	2202      	movs	r2, #2
    31c2:	4393      	bics	r3, r2
    31c4:	800b      	strh	r3, [r1, #0]
}
    31c6:	bd10      	pop	{r4, pc}
    31c8:	e000e100 	.word	0xe000e100

000031cc <rtc_calendar_reset>:
 * Resets the RTC module to hardware defaults.
 *
 * \param[in,out] module  Pointer to the software instance struct
 */
void rtc_calendar_reset(struct rtc_module *const module)
{
    31cc:	b538      	push	{r3, r4, r5, lr}
    31ce:	1c04      	adds	r4, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    31d0:	6805      	ldr	r5, [r0, #0]

	/* Disable module before reset. */
	rtc_calendar_disable(module);
    31d2:	4b07      	ldr	r3, [pc, #28]	; (31f0 <rtc_calendar_reset+0x24>)
    31d4:	4798      	blx	r3

#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
    31d6:	2300      	movs	r3, #0
    31d8:	8223      	strh	r3, [r4, #16]
	module->enabled_callback    = 0;
    31da:	8263      	strh	r3, [r4, #18]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    31dc:	6822      	ldr	r2, [r4, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    31de:	7a93      	ldrb	r3, [r2, #10]
#if RTC_CALENDAR_ASYNC == true
	module->registered_callback = 0;
	module->enabled_callback    = 0;
#endif

	while (rtc_calendar_is_syncing(module)) {
    31e0:	b25b      	sxtb	r3, r3
    31e2:	2b00      	cmp	r3, #0
    31e4:	dbfb      	blt.n	31de <rtc_calendar_reset+0x12>
		/* Wait for synchronization */
	}

	/* Initiate software reset. */
	rtc_module->MODE2.CTRL.reg |= RTC_MODE2_CTRL_SWRST;
    31e6:	882a      	ldrh	r2, [r5, #0]
    31e8:	2301      	movs	r3, #1
    31ea:	4313      	orrs	r3, r2
    31ec:	802b      	strh	r3, [r5, #0]
}
    31ee:	bd38      	pop	{r3, r4, r5, pc}
    31f0:	000031a9 	.word	0x000031a9

000031f4 <rtc_calendar_set_time>:
 * \param[in] time  The time to set in the calendar
 */
void rtc_calendar_set_time(
		struct rtc_module *const module,
		const struct rtc_calendar_time *const time)
{
    31f4:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    31f6:	6804      	ldr	r4, [r0, #0]

	uint32_t register_value = _rtc_calendar_time_to_register_value(module, time);
    31f8:	4b03      	ldr	r3, [pc, #12]	; (3208 <rtc_calendar_set_time+0x14>)
    31fa:	4798      	blx	r3
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    31fc:	7aa3      	ldrb	r3, [r4, #10]

	Rtc *const rtc_module = module->hw;

	uint32_t register_value = _rtc_calendar_time_to_register_value(module, time);

	while (rtc_calendar_is_syncing(module)) {
    31fe:	b25b      	sxtb	r3, r3
    3200:	2b00      	cmp	r3, #0
    3202:	dbfb      	blt.n	31fc <rtc_calendar_set_time+0x8>
		/* Wait for synchronization */
	}

	/* Write value to register. */
	rtc_module->MODE2.CLOCK.reg = register_value;
    3204:	6120      	str	r0, [r4, #16]
}
    3206:	bd10      	pop	{r4, pc}
    3208:	0000310d 	.word	0x0000310d

0000320c <rtc_calendar_get_time>:
 * \param[out] time  Pointer to value that will be filled with current time
 */
void rtc_calendar_get_time(
		struct rtc_module *const module,
		struct rtc_calendar_time *const time)
{
    320c:	b510      	push	{r4, lr}
    320e:	1c0a      	adds	r2, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    3210:	6803      	ldr	r3, [r0, #0]

	/* Change of read method based on value of continuously_update value in
	 * the configuration structure. */
	if (!(module->continuously_update)) {
    3212:	7941      	ldrb	r1, [r0, #5]
    3214:	2900      	cmp	r1, #0
    3216:	d106      	bne.n	3226 <rtc_calendar_get_time+0x1a>
		/* Request read on CLOCK register. */
		rtc_module->MODE2.READREQ.reg = RTC_READREQ_RREQ;
    3218:	4905      	ldr	r1, [pc, #20]	; (3230 <rtc_calendar_get_time+0x24>)
    321a:	8059      	strh	r1, [r3, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    321c:	6804      	ldr	r4, [r0, #0]

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    321e:	7aa1      	ldrb	r1, [r4, #10]
	 * the configuration structure. */
	if (!(module->continuously_update)) {
		/* Request read on CLOCK register. */
		rtc_module->MODE2.READREQ.reg = RTC_READREQ_RREQ;

		while (rtc_calendar_is_syncing(module)) {
    3220:	b249      	sxtb	r1, r1
    3222:	2900      	cmp	r1, #0
    3224:	dbfb      	blt.n	321e <rtc_calendar_get_time+0x12>
			/* Wait for synchronization */
		}
	}

	/* Read value. */
	uint32_t register_value = rtc_module->MODE2.CLOCK.reg;
    3226:	6919      	ldr	r1, [r3, #16]

	/* Convert value to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, time);
    3228:	4b02      	ldr	r3, [pc, #8]	; (3234 <rtc_calendar_get_time+0x28>)
    322a:	4798      	blx	r3
}
    322c:	bd10      	pop	{r4, pc}
    322e:	46c0      	nop			; (mov r8, r8)
    3230:	ffff8000 	.word	0xffff8000
    3234:	00003149 	.word	0x00003149

00003238 <rtc_calendar_set_alarm>:
 */
enum status_code rtc_calendar_set_alarm(
		struct rtc_module *const module,
		const struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
    3238:	b570      	push	{r4, r5, r6, lr}
    323a:	1c0e      	adds	r6, r1, #0
    323c:	1c14      	adds	r4, r2, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    323e:	6805      	ldr	r5, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
    3240:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
    3242:	2a01      	cmp	r2, #1
    3244:	d80b      	bhi.n	325e <rtc_calendar_set_alarm+0x26>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Get register_value from time. */
	uint32_t register_value = _rtc_calendar_time_to_register_value(module, &(alarm->time));
    3246:	4b07      	ldr	r3, [pc, #28]	; (3264 <rtc_calendar_set_alarm+0x2c>)
    3248:	4798      	blx	r3
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

        if (rtc_module->MODE2.STATUS.reg & RTC_STATUS_SYNCBUSY) {
    324a:	7aab      	ldrb	r3, [r5, #10]
	}

	/* Get register_value from time. */
	uint32_t register_value = _rtc_calendar_time_to_register_value(module, &(alarm->time));

	while (rtc_calendar_is_syncing(module)) {
    324c:	b25b      	sxtb	r3, r3
    324e:	2b00      	cmp	r3, #0
    3250:	dbfb      	blt.n	324a <rtc_calendar_set_alarm+0x12>
    3252:	00e4      	lsls	r4, r4, #3
    3254:	192d      	adds	r5, r5, r4
		/* Wait for synchronization */
	}

	/* Set alarm value. */
	rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg = register_value;
    3256:	61a8      	str	r0, [r5, #24]

	/* Set alarm mask */
	rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg = alarm->mask;
    3258:	7a33      	ldrb	r3, [r6, #8]
    325a:	772b      	strb	r3, [r5, #28]

	return STATUS_OK;
    325c:	2300      	movs	r3, #0
}
    325e:	1c18      	adds	r0, r3, #0
    3260:	bd70      	pop	{r4, r5, r6, pc}
    3262:	46c0      	nop			; (mov r8, r8)
    3264:	0000310d 	.word	0x0000310d

00003268 <rtc_calendar_init>:
 */
void rtc_calendar_init(
		struct rtc_module *const module,
		Rtc *const hw,
		const struct rtc_calendar_config *const config)
{
    3268:	b530      	push	{r4, r5, lr}
    326a:	b083      	sub	sp, #12
    326c:	1c04      	adds	r4, r0, #0
    326e:	1c15      	adds	r5, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    3270:	6001      	str	r1, [r0, #0]
    3272:	4b1c      	ldr	r3, [pc, #112]	; (32e4 <rtc_calendar_init+0x7c>)
    3274:	6999      	ldr	r1, [r3, #24]
    3276:	2220      	movs	r2, #32
    3278:	430a      	orrs	r2, r1
    327a:	619a      	str	r2, [r3, #24]
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_RTC);

	/* Set up GCLK */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = GCLK_GENERATOR_2;
    327c:	a901      	add	r1, sp, #4
    327e:	2302      	movs	r3, #2
    3280:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(RTC_GCLK_ID, &gclk_chan_conf);
    3282:	2004      	movs	r0, #4
    3284:	4b18      	ldr	r3, [pc, #96]	; (32e8 <rtc_calendar_init+0x80>)
    3286:	4798      	blx	r3
	system_gclk_chan_enable(RTC_GCLK_ID);
    3288:	2004      	movs	r0, #4
    328a:	4b18      	ldr	r3, [pc, #96]	; (32ec <rtc_calendar_init+0x84>)
    328c:	4798      	blx	r3

	/* Reset module to hardware defaults. */
	rtc_calendar_reset(module);
    328e:	1c20      	adds	r0, r4, #0
    3290:	4b17      	ldr	r3, [pc, #92]	; (32f0 <rtc_calendar_init+0x88>)
    3292:	4798      	blx	r3

	/* Save conf_struct internally for continued use. */
	module->clock_24h           = config->clock_24h;
    3294:	792b      	ldrb	r3, [r5, #4]
    3296:	7123      	strb	r3, [r4, #4]
	module->continuously_update = config->continuously_update;
    3298:	78eb      	ldrb	r3, [r5, #3]
    329a:	7163      	strb	r3, [r4, #5]
	module->year_init_value     = config->year_init_value;
    329c:	88eb      	ldrh	r3, [r5, #6]
    329e:	80e3      	strh	r3, [r4, #6]

#if (RTC_INST_NUM == 1)
	_rtc_instance[0] = module;
    32a0:	4b14      	ldr	r3, [pc, #80]	; (32f4 <rtc_calendar_init+0x8c>)
    32a2:	601c      	str	r4, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    32a4:	6823      	ldr	r3, [r4, #0]

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
    32a6:	882a      	ldrh	r2, [r5, #0]

	/* Check clock mode. */
	if (!(config->clock_24h)) {
    32a8:	7929      	ldrb	r1, [r5, #4]
    32aa:	2900      	cmp	r1, #0
    32ac:	d002      	beq.n	32b4 <rtc_calendar_init+0x4c>

	/* Set up temporary register value. */
	uint16_t tmp_reg;

	/* Set to calendar mode and set the prescaler. */
	tmp_reg = RTC_MODE2_CTRL_MODE(2) | config->prescaler;
    32ae:	2108      	movs	r1, #8
    32b0:	430a      	orrs	r2, r1
    32b2:	e001      	b.n	32b8 <rtc_calendar_init+0x50>

	/* Check clock mode. */
	if (!(config->clock_24h)) {
		/* Set clock mode 12h. */
		tmp_reg |= RTC_MODE2_CTRL_CLKREP;
    32b4:	2148      	movs	r1, #72	; 0x48
    32b6:	430a      	orrs	r2, r1
	}

	/* Check for clear on compare match. */
	if (config->clear_on_match) {
    32b8:	78a9      	ldrb	r1, [r5, #2]
    32ba:	2900      	cmp	r1, #0
    32bc:	d001      	beq.n	32c2 <rtc_calendar_init+0x5a>
		/* Set clear on compare match. */
		tmp_reg |= RTC_MODE2_CTRL_MATCHCLR;
    32be:	2180      	movs	r1, #128	; 0x80
    32c0:	430a      	orrs	r2, r1
	}

	/* Set temporary value to register. */
	rtc_module->MODE2.CTRL.reg = tmp_reg;
    32c2:	801a      	strh	r2, [r3, #0]

	/* Check to set continuously clock read update mode. */
	if (config->continuously_update) {
    32c4:	78ea      	ldrb	r2, [r5, #3]
    32c6:	2a00      	cmp	r2, #0
    32c8:	d004      	beq.n	32d4 <rtc_calendar_init+0x6c>
		/* Set continuously mode. */
		rtc_module->MODE2.READREQ.reg |= RTC_READREQ_RCONT;
    32ca:	8859      	ldrh	r1, [r3, #2]
    32cc:	2280      	movs	r2, #128	; 0x80
    32ce:	01d2      	lsls	r2, r2, #7
    32d0:	430a      	orrs	r2, r1
    32d2:	805a      	strh	r2, [r3, #2]
	}

	/* Set alarm time registers. */
	for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
		rtc_calendar_set_alarm(module, &(config->alarm[i]), (enum rtc_calendar_alarm)i);
    32d4:	1c29      	adds	r1, r5, #0
    32d6:	3108      	adds	r1, #8
    32d8:	1c20      	adds	r0, r4, #0
    32da:	2200      	movs	r2, #0
    32dc:	4b06      	ldr	r3, [pc, #24]	; (32f8 <rtc_calendar_init+0x90>)
    32de:	4798      	blx	r3
	_rtc_instance[_rtc_get_inst_index(hw)] = module;
#endif

	/* Set config. */
	_rtc_calendar_set_config(module, config);
}
    32e0:	b003      	add	sp, #12
    32e2:	bd30      	pop	{r4, r5, pc}
    32e4:	40000400 	.word	0x40000400
    32e8:	00004a59 	.word	0x00004a59
    32ec:	000049cd 	.word	0x000049cd
    32f0:	000031cd 	.word	0x000031cd
    32f4:	200003f4 	.word	0x200003f4
    32f8:	00003239 	.word	0x00003239

000032fc <rtc_calendar_get_alarm>:
 */
enum status_code rtc_calendar_get_alarm(
		struct rtc_module *const module,
		struct rtc_calendar_alarm_time *const alarm,
		const enum rtc_calendar_alarm alarm_index)
{
    32fc:	b538      	push	{r3, r4, r5, lr}
    32fe:	1c0c      	adds	r4, r1, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    3300:	6801      	ldr	r1, [r0, #0]

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
		return STATUS_ERR_INVALID_ARG;
    3302:	2317      	movs	r3, #23
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;

	/* Sanity check. */
	if ((uint32_t)alarm_index > RTC_NUM_OF_ALARMS) {
    3304:	2a01      	cmp	r2, #1
    3306:	d808      	bhi.n	331a <rtc_calendar_get_alarm+0x1e>
    3308:	00d2      	lsls	r2, r2, #3
    330a:	188d      	adds	r5, r1, r2
		return STATUS_ERR_INVALID_ARG;
	}

	/* Read alarm value. */
	uint32_t register_value =
    330c:	69a9      	ldr	r1, [r5, #24]
			rtc_module->MODE2.Mode2Alarm[alarm_index].ALARM.reg;

	/* Convert to time structure. */
	_rtc_calendar_register_value_to_time(module, register_value, &(alarm->time));
    330e:	1c22      	adds	r2, r4, #0
    3310:	4b03      	ldr	r3, [pc, #12]	; (3320 <rtc_calendar_get_alarm+0x24>)
    3312:	4798      	blx	r3

	/* Read alarm mask */
	alarm->mask = (enum rtc_calendar_alarm_mask)rtc_module->MODE2.Mode2Alarm[alarm_index].MASK.reg;
    3314:	7f2b      	ldrb	r3, [r5, #28]
    3316:	7223      	strb	r3, [r4, #8]

	return STATUS_OK;
    3318:	2300      	movs	r3, #0
}
    331a:	1c18      	adds	r0, r3, #0
    331c:	bd38      	pop	{r3, r4, r5, pc}
    331e:	46c0      	nop			; (mov r8, r8)
    3320:	00003149 	.word	0x00003149

00003324 <rtc_calendar_swap_time_mode>:
 * \note This will not change setting in user's configuration structure.
 *
 * \param[in, out] module  Pointer to the software instance struct
 */
void rtc_calendar_swap_time_mode(struct rtc_module *const module)
{
    3324:	b570      	push	{r4, r5, r6, lr}
    3326:	b086      	sub	sp, #24
    3328:	1c04      	adds	r4, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    332a:	6806      	ldr	r6, [r0, #0]
	/* Initialize time structure. */
	struct rtc_calendar_time time;
	struct rtc_calendar_alarm_time alarm;

	/* Get current time. */
	rtc_calendar_get_time(module, &time);
    332c:	a904      	add	r1, sp, #16
    332e:	4b3e      	ldr	r3, [pc, #248]	; (3428 <rtc_calendar_swap_time_mode+0x104>)
    3330:	4798      	blx	r3

	/* Check current mode. */
	if (module->clock_24h) {
    3332:	7923      	ldrb	r3, [r4, #4]
    3334:	2b00      	cmp	r3, #0
    3336:	d01c      	beq.n	3372 <rtc_calendar_swap_time_mode+0x4e>
		/* Set pm flag. */
		time.pm = (uint8_t)(time.hour / 12);
    3338:	ab04      	add	r3, sp, #16
    333a:	7898      	ldrb	r0, [r3, #2]
    333c:	220b      	movs	r2, #11
    333e:	4282      	cmp	r2, r0
    3340:	4192      	sbcs	r2, r2
    3342:	4252      	negs	r2, r2
    3344:	70da      	strb	r2, [r3, #3]

		/* Set 12h clock hour value. */
		time.hour = time.hour % 12;
    3346:	210c      	movs	r1, #12
    3348:	4b38      	ldr	r3, [pc, #224]	; (342c <rtc_calendar_swap_time_mode+0x108>)
    334a:	4798      	blx	r3
    334c:	b2c9      	uxtb	r1, r1
		if (time.hour == 0) {
    334e:	2900      	cmp	r1, #0
    3350:	d147      	bne.n	33e2 <rtc_calendar_swap_time_mode+0xbe>
			time.hour = 12;
    3352:	220c      	movs	r2, #12
    3354:	ab04      	add	r3, sp, #16
    3356:	709a      	strb	r2, [r3, #2]
    3358:	e045      	b.n	33e6 <rtc_calendar_swap_time_mode+0xc2>
		for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
			rtc_calendar_get_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
			alarm.time.pm = (uint8_t)(alarm.time.hour / 12);
			alarm.time.hour = alarm.time.hour % 12;
			if (alarm.time.hour == 0) {
				alarm.time.hour = 12;
    335a:	220c      	movs	r2, #12
    335c:	ab01      	add	r3, sp, #4
    335e:	709a      	strb	r2, [r3, #2]
			}
			module->clock_24h = false;
    3360:	2500      	movs	r5, #0
    3362:	7125      	strb	r5, [r4, #4]
			rtc_calendar_set_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
    3364:	1c20      	adds	r0, r4, #0
    3366:	a901      	add	r1, sp, #4
    3368:	2200      	movs	r2, #0
    336a:	4b31      	ldr	r3, [pc, #196]	; (3430 <rtc_calendar_swap_time_mode+0x10c>)
    336c:	4798      	blx	r3
			module->clock_24h = true;
		}

		/* Change value in configuration structure. */
		module->clock_24h = false;
    336e:	7125      	strb	r5, [r4, #4]
    3370:	e028      	b.n	33c4 <rtc_calendar_swap_time_mode+0xa0>
	} else {
		/* Set hour value based on pm flag. */
		if (time.pm == 1) {
    3372:	ab04      	add	r3, sp, #16
    3374:	78db      	ldrb	r3, [r3, #3]
    3376:	2b00      	cmp	r3, #0
    3378:	d006      	beq.n	3388 <rtc_calendar_swap_time_mode+0x64>
			time.hour = time.hour + 12;
    337a:	ab04      	add	r3, sp, #16
    337c:	789a      	ldrb	r2, [r3, #2]
    337e:	320c      	adds	r2, #12
    3380:	709a      	strb	r2, [r3, #2]

			time.pm = 0;
    3382:	2200      	movs	r2, #0
    3384:	70da      	strb	r2, [r3, #3]
    3386:	e043      	b.n	3410 <rtc_calendar_swap_time_mode+0xec>
		} else if (time.hour == 12) {
    3388:	ab04      	add	r3, sp, #16
    338a:	789b      	ldrb	r3, [r3, #2]
    338c:	2b0c      	cmp	r3, #12
    338e:	d13f      	bne.n	3410 <rtc_calendar_swap_time_mode+0xec>
			time.hour = 0;
    3390:	2200      	movs	r2, #0
    3392:	ab04      	add	r3, sp, #16
    3394:	709a      	strb	r2, [r3, #2]
    3396:	e03b      	b.n	3410 <rtc_calendar_swap_time_mode+0xec>

		/* Update alarms */
		for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
			rtc_calendar_get_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
			if (alarm.time.pm == 1) {
				alarm.time.hour = alarm.time.hour + 12;
    3398:	a901      	add	r1, sp, #4
    339a:	788b      	ldrb	r3, [r1, #2]
    339c:	330c      	adds	r3, #12
    339e:	708b      	strb	r3, [r1, #2]
				alarm.time.pm = 0;
    33a0:	2300      	movs	r3, #0
    33a2:	70cb      	strb	r3, [r1, #3]
				module->clock_24h = true;
    33a4:	2301      	movs	r3, #1
    33a6:	7123      	strb	r3, [r4, #4]
				rtc_calendar_set_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
    33a8:	1c20      	adds	r0, r4, #0
    33aa:	2200      	movs	r2, #0
    33ac:	4b20      	ldr	r3, [pc, #128]	; (3430 <rtc_calendar_swap_time_mode+0x10c>)
    33ae:	4798      	blx	r3
    33b0:	e006      	b.n	33c0 <rtc_calendar_swap_time_mode+0x9c>
				module->clock_24h = false;
			} else if (alarm.time.hour == 12) {
    33b2:	ab01      	add	r3, sp, #4
    33b4:	789b      	ldrb	r3, [r3, #2]
    33b6:	2b0c      	cmp	r3, #12
    33b8:	d102      	bne.n	33c0 <rtc_calendar_swap_time_mode+0x9c>
				alarm.time.hour = 0;
    33ba:	2200      	movs	r2, #0
    33bc:	ab01      	add	r3, sp, #4
    33be:	709a      	strb	r2, [r3, #2]
			}
		}

		/* Change value in configuration structure. */
		module->clock_24h = true;
    33c0:	2301      	movs	r3, #1
    33c2:	7123      	strb	r3, [r4, #4]
	}

	/* Disable RTC so new configuration can be set. */
	rtc_calendar_disable(module);
    33c4:	1c20      	adds	r0, r4, #0
    33c6:	4b1b      	ldr	r3, [pc, #108]	; (3434 <rtc_calendar_swap_time_mode+0x110>)
    33c8:	4798      	blx	r3

	/* Toggle mode. */
	rtc_module->MODE2.CTRL.reg ^= RTC_MODE2_CTRL_CLKREP;
    33ca:	8832      	ldrh	r2, [r6, #0]
    33cc:	2340      	movs	r3, #64	; 0x40
    33ce:	4053      	eors	r3, r2
    33d0:	8033      	strh	r3, [r6, #0]

	/* Enable RTC. */
	rtc_calendar_enable(module);
    33d2:	1c20      	adds	r0, r4, #0
    33d4:	4b18      	ldr	r3, [pc, #96]	; (3438 <rtc_calendar_swap_time_mode+0x114>)
    33d6:	4798      	blx	r3

	/* Set new time format in CLOCK register. */
	rtc_calendar_set_time(module, &time);
    33d8:	1c20      	adds	r0, r4, #0
    33da:	a904      	add	r1, sp, #16
    33dc:	4b17      	ldr	r3, [pc, #92]	; (343c <rtc_calendar_swap_time_mode+0x118>)
    33de:	4798      	blx	r3
    33e0:	e020      	b.n	3424 <rtc_calendar_swap_time_mode+0x100>
	if (module->clock_24h) {
		/* Set pm flag. */
		time.pm = (uint8_t)(time.hour / 12);

		/* Set 12h clock hour value. */
		time.hour = time.hour % 12;
    33e2:	ab04      	add	r3, sp, #16
    33e4:	7099      	strb	r1, [r3, #2]
			time.hour = 12;
		}

		/* Update alarms */
		for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
			rtc_calendar_get_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
    33e6:	ad01      	add	r5, sp, #4
    33e8:	1c20      	adds	r0, r4, #0
    33ea:	1c29      	adds	r1, r5, #0
    33ec:	2200      	movs	r2, #0
    33ee:	4b14      	ldr	r3, [pc, #80]	; (3440 <rtc_calendar_swap_time_mode+0x11c>)
    33f0:	4798      	blx	r3
			alarm.time.pm = (uint8_t)(alarm.time.hour / 12);
    33f2:	78a8      	ldrb	r0, [r5, #2]
    33f4:	230b      	movs	r3, #11
    33f6:	4283      	cmp	r3, r0
    33f8:	419b      	sbcs	r3, r3
    33fa:	425b      	negs	r3, r3
    33fc:	70eb      	strb	r3, [r5, #3]
			alarm.time.hour = alarm.time.hour % 12;
    33fe:	210c      	movs	r1, #12
    3400:	4b0a      	ldr	r3, [pc, #40]	; (342c <rtc_calendar_swap_time_mode+0x108>)
    3402:	4798      	blx	r3
    3404:	b2c9      	uxtb	r1, r1
			if (alarm.time.hour == 0) {
    3406:	2900      	cmp	r1, #0
    3408:	d0a7      	beq.n	335a <rtc_calendar_swap_time_mode+0x36>

		/* Update alarms */
		for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
			rtc_calendar_get_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
			alarm.time.pm = (uint8_t)(alarm.time.hour / 12);
			alarm.time.hour = alarm.time.hour % 12;
    340a:	ab01      	add	r3, sp, #4
    340c:	7099      	strb	r1, [r3, #2]
    340e:	e7a7      	b.n	3360 <rtc_calendar_swap_time_mode+0x3c>
			time.hour = 0;
		}

		/* Update alarms */
		for (uint8_t i = 0; i < RTC_NUM_OF_ALARMS; i++) {
			rtc_calendar_get_alarm(module, &alarm, (enum rtc_calendar_alarm)i);
    3410:	ad01      	add	r5, sp, #4
    3412:	1c20      	adds	r0, r4, #0
    3414:	1c29      	adds	r1, r5, #0
    3416:	2200      	movs	r2, #0
    3418:	4b09      	ldr	r3, [pc, #36]	; (3440 <rtc_calendar_swap_time_mode+0x11c>)
    341a:	4798      	blx	r3
			if (alarm.time.pm == 1) {
    341c:	78eb      	ldrb	r3, [r5, #3]
    341e:	2b00      	cmp	r3, #0
    3420:	d0c7      	beq.n	33b2 <rtc_calendar_swap_time_mode+0x8e>
    3422:	e7b9      	b.n	3398 <rtc_calendar_swap_time_mode+0x74>
	/* Enable RTC. */
	rtc_calendar_enable(module);

	/* Set new time format in CLOCK register. */
	rtc_calendar_set_time(module, &time);
}
    3424:	b006      	add	sp, #24
    3426:	bd70      	pop	{r4, r5, r6, pc}
    3428:	0000320d 	.word	0x0000320d
    342c:	00006b49 	.word	0x00006b49
    3430:	00003239 	.word	0x00003239
    3434:	000031a9 	.word	0x000031a9
    3438:	00003189 	.word	0x00003189
    343c:	000031f5 	.word	0x000031f5
    3440:	000032fd 	.word	0x000032fd

00003444 <rtc_calendar_register_callback>:
	enum status_code status = STATUS_OK;

	/* Overflow callback */
	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
		status = STATUS_OK;
	} else if (callback_type > RTC_NUM_OF_ALARMS) {
    3444:	2a01      	cmp	r2, #1
    3446:	d901      	bls.n	344c <rtc_calendar_register_callback+0x8>
		/* Make sure alarm callback can be registered */
		status = STATUS_ERR_INVALID_ARG;
    3448:	2017      	movs	r0, #23
    344a:	e00a      	b.n	3462 <rtc_calendar_register_callback+0x1e>
	}

	if (status == STATUS_OK) {
		/* Register callback */
		module->callbacks[callback_type] = callback;
    344c:	1c93      	adds	r3, r2, #2
    344e:	009b      	lsls	r3, r3, #2
    3450:	5019      	str	r1, [r3, r0]
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
    3452:	8a03      	ldrh	r3, [r0, #16]
    3454:	2101      	movs	r1, #1
    3456:	4091      	lsls	r1, r2
    3458:	1c0a      	adds	r2, r1, #0
    345a:	431a      	orrs	r2, r3
    345c:	b292      	uxth	r2, r2
    345e:	8202      	strh	r2, [r0, #16]
		struct rtc_module *const module,
		rtc_calendar_callback_t callback,
		enum rtc_calendar_callback callback_type)
{

	enum status_code status = STATUS_OK;
    3460:	2000      	movs	r0, #0
		/* Set corresponding bit to set callback as registered */
		module->registered_callback |= (1 << callback_type);
	}

	return status;
}
    3462:	4770      	bx	lr

00003464 <rtc_calendar_enable_callback>:
 * \param[in]     callback_type Callback type to enable
 */
void rtc_calendar_enable_callback(
		struct rtc_module *const module,
		enum rtc_calendar_callback callback_type)
{
    3464:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	Rtc *const rtc_module = module->hw;
    3466:	6803      	ldr	r3, [r0, #0]

	if (callback_type == RTC_CALENDAR_CALLBACK_OVERFLOW) {
    3468:	2901      	cmp	r1, #1
    346a:	d102      	bne.n	3472 <rtc_calendar_enable_callback+0xe>
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_OVF;
    346c:	2280      	movs	r2, #128	; 0x80
    346e:	71da      	strb	r2, [r3, #7]
    3470:	e004      	b.n	347c <rtc_calendar_enable_callback+0x18>
	} else {
		rtc_module->MODE2.INTENSET.reg = RTC_MODE2_INTFLAG_ALARM(1 << callback_type);
    3472:	2201      	movs	r2, #1
    3474:	408a      	lsls	r2, r1
    3476:	2401      	movs	r4, #1
    3478:	4022      	ands	r2, r4
    347a:	71da      	strb	r2, [r3, #7]
	}
	/* Mark callback as enabled. */
	module->enabled_callback |= (1 << callback_type);
    347c:	8a43      	ldrh	r3, [r0, #18]
    347e:	2201      	movs	r2, #1
    3480:	408a      	lsls	r2, r1
    3482:	1c11      	adds	r1, r2, #0
    3484:	4319      	orrs	r1, r3
    3486:	b289      	uxth	r1, r1
    3488:	8241      	strh	r1, [r0, #18]
}
    348a:	bd10      	pop	{r4, pc}

0000348c <RTC_Handler>:
/**
 * \internal ISR handler for RTC
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
    348c:	b510      	push	{r4, lr}
 *
 * \param [in] instance_index  Default value 0
 */
static void _rtc_interrupt_handler(const uint32_t instance_index)
{
	struct rtc_module *module = _rtc_instance[instance_index];
    348e:	4b0e      	ldr	r3, [pc, #56]	; (34c8 <RTC_Handler+0x3c>)
    3490:	681b      	ldr	r3, [r3, #0]

	Rtc *const rtc_module = module->hw;
    3492:	681c      	ldr	r4, [r3, #0]

	/* Combine callback registered and enabled masks */
	uint16_t callback_mask = module->enabled_callback;
    3494:	8a5a      	ldrh	r2, [r3, #18]
	callback_mask &= module->registered_callback;
    3496:	8a19      	ldrh	r1, [r3, #16]
    3498:	1c08      	adds	r0, r1, #0
    349a:	4010      	ands	r0, r2

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = rtc_module->MODE2.INTFLAG.reg;
    349c:	7a22      	ldrb	r2, [r4, #8]
	interrupt_status &= rtc_module->MODE2.INTENSET.reg;
    349e:	79e1      	ldrb	r1, [r4, #7]
    34a0:	400a      	ands	r2, r1

	if (interrupt_status & RTC_MODE2_INTFLAG_OVF) {
    34a2:	09d1      	lsrs	r1, r2, #7
    34a4:	d006      	beq.n	34b4 <RTC_Handler+0x28>
		/* Overflow interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_OVERFLOW)) {
    34a6:	0781      	lsls	r1, r0, #30
    34a8:	d501      	bpl.n	34ae <RTC_Handler+0x22>
			module->callbacks[RTC_CALENDAR_CALLBACK_OVERFLOW]();
    34aa:	68db      	ldr	r3, [r3, #12]
    34ac:	4798      	blx	r3
		}

		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_OVF;
    34ae:	2380      	movs	r3, #128	; 0x80
    34b0:	7223      	strb	r3, [r4, #8]
    34b2:	e007      	b.n	34c4 <RTC_Handler+0x38>

	} else if (interrupt_status & RTC_MODE2_INTFLAG_ALARM(1 << 0)) {
    34b4:	07d1      	lsls	r1, r2, #31
    34b6:	d505      	bpl.n	34c4 <RTC_Handler+0x38>
		/* Alarm 0 interrupt */
		if (callback_mask & (1 << RTC_CALENDAR_CALLBACK_ALARM_0)) {
    34b8:	07c2      	lsls	r2, r0, #31
    34ba:	d501      	bpl.n	34c0 <RTC_Handler+0x34>
			module->callbacks[RTC_CALENDAR_CALLBACK_ALARM_0]();
    34bc:	689b      	ldr	r3, [r3, #8]
    34be:	4798      	blx	r3
		}
		/* Clear interrupt flag */
		rtc_module->MODE2.INTFLAG.reg = RTC_MODE2_INTFLAG_ALARM(1 << 0);
    34c0:	2301      	movs	r3, #1
    34c2:	7223      	strb	r3, [r4, #8]
 */
#if (RTC_INST_NUM == 1)
void RTC_Handler(void)
{
	_rtc_interrupt_handler(0);
}
    34c4:	bd10      	pop	{r4, pc}
    34c6:	46c0      	nop			; (mov r8, r8)
    34c8:	200003f4 	.word	0x200003f4

000034cc <_sercom_get_sync_baud_val>:
 */
enum status_code _sercom_get_sync_baud_val(
		const uint32_t baudrate,
		const uint32_t external_clock,
		uint16_t *const baudvalue)
{
    34cc:	b510      	push	{r4, lr}
    34ce:	1c03      	adds	r3, r0, #0
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
    34d0:	0849      	lsrs	r1, r1, #1
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    34d2:	2040      	movs	r0, #64	; 0x40
	uint16_t baud_calculated = 0;
	uint32_t clock_value = external_clock;


	/* Check if baudrate is outside of valid range. */
	if (baudrate > (external_clock / 2)) {
    34d4:	4299      	cmp	r1, r3
    34d6:	d30c      	bcc.n	34f2 <_sercom_get_sync_baud_val+0x26>
    34d8:	2400      	movs	r4, #0
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
		clock_value = clock_value - baudrate;
    34da:	1ac9      	subs	r1, r1, r3
		baud_calculated++;
    34dc:	1c60      	adds	r0, r4, #1
    34de:	b280      	uxth	r0, r0
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	/* Calculate BAUD value from clock frequency and baudrate */
	clock_value = external_clock / 2;
	while (clock_value >= baudrate) {
    34e0:	428b      	cmp	r3, r1
    34e2:	d801      	bhi.n	34e8 <_sercom_get_sync_baud_val+0x1c>
		clock_value = clock_value - baudrate;
		baud_calculated++;
    34e4:	1c04      	adds	r4, r0, #0
    34e6:	e7f8      	b.n	34da <_sercom_get_sync_baud_val+0xe>

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    34e8:	2040      	movs	r0, #64	; 0x40
	}
	baud_calculated = baud_calculated - 1;

	/* Check if BAUD value is more than 255, which is maximum
	 * for synchronous mode */
	if (baud_calculated > 0xFF) {
    34ea:	2cff      	cmp	r4, #255	; 0xff
    34ec:	d801      	bhi.n	34f2 <_sercom_get_sync_baud_val+0x26>
		/* Return with an error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	} else {
		*baudvalue = baud_calculated;
    34ee:	8014      	strh	r4, [r2, #0]
		return STATUS_OK;
    34f0:	2000      	movs	r0, #0
	}
}
    34f2:	bd10      	pop	{r4, pc}
    34f4:	0000      	movs	r0, r0
	...

000034f8 <_sercom_get_async_baud_val>:
		const uint32_t baudrate,
		const uint32_t peripheral_clock,
		uint16_t *const baudval,
		enum sercom_asynchronous_operation_mode mode,
		enum sercom_asynchronous_sample_num sample_num)
{
    34f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    34fa:	465f      	mov	r7, fp
    34fc:	4656      	mov	r6, sl
    34fe:	464d      	mov	r5, r9
    3500:	4644      	mov	r4, r8
    3502:	b4f0      	push	{r4, r5, r6, r7}
    3504:	b087      	sub	sp, #28
    3506:	1c06      	adds	r6, r0, #0
    3508:	1c0d      	adds	r5, r1, #0
    350a:	9204      	str	r2, [sp, #16]
    350c:	aa10      	add	r2, sp, #64	; 0x40
    350e:	7810      	ldrb	r0, [r2, #0]
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    3510:	1c32      	adds	r2, r6, #0
    3512:	4342      	muls	r2, r0
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3514:	2440      	movs	r4, #64	; 0x40
	uint8_t baud_fp;
	uint32_t baud_int = 0;
	uint64_t temp1, temp2;

	/* Check if the baudrate is outside of valid range */
	if ((baudrate * sample_num) > peripheral_clock) {
    3516:	428a      	cmp	r2, r1
    3518:	d900      	bls.n	351c <_sercom_get_async_baud_val+0x24>
    351a:	e0b3      	b.n	3684 <_sercom_get_async_baud_val+0x18c>
		/* Return with error code */
		return STATUS_ERR_BAUDRATE_UNAVAILABLE;
	}

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
    351c:	2b00      	cmp	r3, #0
    351e:	d14b      	bne.n	35b8 <_sercom_get_async_baud_val+0xc0>
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
    3520:	2100      	movs	r1, #0
    3522:	1c32      	adds	r2, r6, #0
    3524:	4c5e      	ldr	r4, [pc, #376]	; (36a0 <_sercom_get_async_baud_val+0x1a8>)
    3526:	47a0      	blx	r4
    3528:	4683      	mov	fp, r0
		ratio = long_division(temp1, peripheral_clock);
    352a:	1c2e      	adds	r6, r5, #0
    352c:	2700      	movs	r7, #0
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    352e:	2000      	movs	r0, #0
    3530:	2100      	movs	r1, #0
    3532:	2200      	movs	r2, #0
    3534:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    3536:	243f      	movs	r4, #63	; 0x3f
    3538:	46a4      	mov	ip, r4
		bit_shift = (uint64_t)1 << i;
    353a:	2501      	movs	r5, #1
    353c:	46a8      	mov	r8, r5
    353e:	9002      	str	r0, [sp, #8]
    3540:	9103      	str	r1, [sp, #12]
    3542:	4661      	mov	r1, ip
    3544:	3920      	subs	r1, #32
    3546:	d403      	bmi.n	3550 <_sercom_get_async_baud_val+0x58>
    3548:	4640      	mov	r0, r8
    354a:	4088      	lsls	r0, r1
    354c:	4681      	mov	r9, r0
    354e:	e005      	b.n	355c <_sercom_get_async_baud_val+0x64>
    3550:	2120      	movs	r1, #32
    3552:	4665      	mov	r5, ip
    3554:	1b4c      	subs	r4, r1, r5
    3556:	4640      	mov	r0, r8
    3558:	40e0      	lsrs	r0, r4
    355a:	4681      	mov	r9, r0
    355c:	4641      	mov	r1, r8
    355e:	4664      	mov	r4, ip
    3560:	40a1      	lsls	r1, r4
    3562:	468a      	mov	sl, r1

		r = r << 1;
    3564:	1c10      	adds	r0, r2, #0
    3566:	1c19      	adds	r1, r3, #0
    3568:	1880      	adds	r0, r0, r2
    356a:	4159      	adcs	r1, r3
    356c:	1c02      	adds	r2, r0, #0
    356e:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    3570:	465d      	mov	r5, fp
    3572:	464c      	mov	r4, r9
    3574:	4225      	tst	r5, r4
    3576:	d002      	beq.n	357e <_sercom_get_async_baud_val+0x86>
			r |= 0x01;
    3578:	4642      	mov	r2, r8
    357a:	4302      	orrs	r2, r0
    357c:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    357e:	429f      	cmp	r7, r3
    3580:	d80c      	bhi.n	359c <_sercom_get_async_baud_val+0xa4>
    3582:	d101      	bne.n	3588 <_sercom_get_async_baud_val+0x90>
    3584:	4296      	cmp	r6, r2
    3586:	d809      	bhi.n	359c <_sercom_get_async_baud_val+0xa4>
			r = r - d;
    3588:	1b92      	subs	r2, r2, r6
    358a:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    358c:	4650      	mov	r0, sl
    358e:	9d02      	ldr	r5, [sp, #8]
    3590:	4328      	orrs	r0, r5
    3592:	4649      	mov	r1, r9
    3594:	9c03      	ldr	r4, [sp, #12]
    3596:	4321      	orrs	r1, r4
    3598:	9002      	str	r0, [sp, #8]
    359a:	9103      	str	r1, [sp, #12]
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    359c:	4665      	mov	r5, ip
    359e:	3d01      	subs	r5, #1
    35a0:	46ac      	mov	ip, r5
    35a2:	d2ce      	bcs.n	3542 <_sercom_get_async_baud_val+0x4a>
    35a4:	9802      	ldr	r0, [sp, #8]
    35a6:	9903      	ldr	r1, [sp, #12]

	if(mode == SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC) {
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
    35a8:	4b3c      	ldr	r3, [pc, #240]	; (369c <_sercom_get_async_baud_val+0x1a4>)
    35aa:	4a3b      	ldr	r2, [pc, #236]	; (3698 <_sercom_get_async_baud_val+0x1a0>)
    35ac:	1a12      	subs	r2, r2, r0
    35ae:	418b      	sbcs	r3, r1
		baud_calculated = (65536 * scale) >> SHIFT;
    35b0:	0c12      	lsrs	r2, r2, #16
    35b2:	041b      	lsls	r3, r3, #16
    35b4:	431a      	orrs	r2, r3
    35b6:	e062      	b.n	367e <_sercom_get_async_baud_val+0x186>
		enum sercom_asynchronous_sample_num sample_num)
{
	/* Temporary variables  */
	uint64_t ratio = 0;
	uint64_t scale = 0;
	uint64_t baud_calculated = 0;
    35b8:	2200      	movs	r2, #0
		/* Calculate the BAUD value */
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
    35ba:	2b01      	cmp	r3, #1
    35bc:	d15f      	bne.n	367e <_sercom_get_async_baud_val+0x186>
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
    35be:	0f4f      	lsrs	r7, r1, #29
    35c0:	46b9      	mov	r9, r7
    35c2:	00cd      	lsls	r5, r1, #3
    35c4:	46ab      	mov	fp, r5
			temp2 = ((uint64_t)baudrate * sample_num);
    35c6:	2100      	movs	r1, #0
    35c8:	1c32      	adds	r2, r6, #0
    35ca:	2300      	movs	r3, #0
    35cc:	4c34      	ldr	r4, [pc, #208]	; (36a0 <_sercom_get_async_baud_val+0x1a8>)
    35ce:	47a0      	blx	r4
    35d0:	1c06      	adds	r6, r0, #0
    35d2:	1c0f      	adds	r7, r1, #0
    35d4:	2300      	movs	r3, #0
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
		bit_shift = (uint64_t)1 << i;
    35d6:	2501      	movs	r5, #1
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
    35d8:	9602      	str	r6, [sp, #8]
    35da:	9703      	str	r7, [sp, #12]
    35dc:	469a      	mov	sl, r3
    35de:	4650      	mov	r0, sl
    35e0:	b2c0      	uxtb	r0, r0
    35e2:	9005      	str	r0, [sp, #20]
 * http://en.wikipedia.org/wiki/Division_algorithm#Long_division
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
    35e4:	2100      	movs	r1, #0
    35e6:	4688      	mov	r8, r1
    35e8:	2200      	movs	r2, #0
    35ea:	2300      	movs	r3, #0
	for (i = 63; i >= 0; i--) {
    35ec:	243f      	movs	r4, #63	; 0x3f
		bit_shift = (uint64_t)1 << i;
    35ee:	1c27      	adds	r7, r4, #0
    35f0:	3f20      	subs	r7, #32
    35f2:	d403      	bmi.n	35fc <_sercom_get_async_baud_val+0x104>
    35f4:	1c2e      	adds	r6, r5, #0
    35f6:	40be      	lsls	r6, r7
    35f8:	9601      	str	r6, [sp, #4]
    35fa:	e004      	b.n	3606 <_sercom_get_async_baud_val+0x10e>
    35fc:	2020      	movs	r0, #32
    35fe:	1b07      	subs	r7, r0, r4
    3600:	1c29      	adds	r1, r5, #0
    3602:	40f9      	lsrs	r1, r7
    3604:	9101      	str	r1, [sp, #4]
    3606:	1c2e      	adds	r6, r5, #0
    3608:	40a6      	lsls	r6, r4
    360a:	9600      	str	r6, [sp, #0]

		r = r << 1;
    360c:	1c10      	adds	r0, r2, #0
    360e:	1c19      	adds	r1, r3, #0
    3610:	1880      	adds	r0, r0, r2
    3612:	4159      	adcs	r1, r3
    3614:	1c02      	adds	r2, r0, #0
    3616:	1c0b      	adds	r3, r1, #0

		if (n & bit_shift) {
    3618:	465f      	mov	r7, fp
    361a:	4037      	ands	r7, r6
    361c:	46bc      	mov	ip, r7
    361e:	9e01      	ldr	r6, [sp, #4]
    3620:	464f      	mov	r7, r9
    3622:	403e      	ands	r6, r7
    3624:	4667      	mov	r7, ip
    3626:	433e      	orrs	r6, r7
    3628:	d002      	beq.n	3630 <_sercom_get_async_baud_val+0x138>
			r |= 0x01;
    362a:	1c2a      	adds	r2, r5, #0
    362c:	4302      	orrs	r2, r0
    362e:	1c0b      	adds	r3, r1, #0
		}

		if (r >= d) {
    3630:	9803      	ldr	r0, [sp, #12]
    3632:	4298      	cmp	r0, r3
    3634:	d80b      	bhi.n	364e <_sercom_get_async_baud_val+0x156>
    3636:	d102      	bne.n	363e <_sercom_get_async_baud_val+0x146>
    3638:	9902      	ldr	r1, [sp, #8]
    363a:	4291      	cmp	r1, r2
    363c:	d807      	bhi.n	364e <_sercom_get_async_baud_val+0x156>
			r = r - d;
    363e:	9e02      	ldr	r6, [sp, #8]
    3640:	9f03      	ldr	r7, [sp, #12]
    3642:	1b92      	subs	r2, r2, r6
    3644:	41bb      	sbcs	r3, r7
			q |= bit_shift;
    3646:	4647      	mov	r7, r8
    3648:	9800      	ldr	r0, [sp, #0]
    364a:	4307      	orrs	r7, r0
    364c:	46b8      	mov	r8, r7
 */
static uint64_t long_division(uint64_t n, uint64_t d)
{
	int32_t i;
	uint64_t q = 0, r = 0, bit_shift;
	for (i = 63; i >= 0; i--) {
    364e:	3c01      	subs	r4, #1
    3650:	d2cd      	bcs.n	35ee <_sercom_get_async_baud_val+0xf6>
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
			temp1 = BAUD_FP_MAX * (uint64_t)peripheral_clock;
			temp2 = ((uint64_t)baudrate * sample_num);
			baud_int = long_division(temp1, temp2);
			baud_int -= baud_fp;
    3652:	4641      	mov	r1, r8
    3654:	4652      	mov	r2, sl
    3656:	1a8b      	subs	r3, r1, r2
			baud_int = baud_int / BAUD_FP_MAX;
    3658:	08db      	lsrs	r3, r3, #3
			if(baud_int < BAUD_INT_MAX) {
    365a:	4c12      	ldr	r4, [pc, #72]	; (36a4 <_sercom_get_async_baud_val+0x1ac>)
    365c:	42a3      	cmp	r3, r4
    365e:	d908      	bls.n	3672 <_sercom_get_async_baud_val+0x17a>
    3660:	9a05      	ldr	r2, [sp, #20]
    3662:	3201      	adds	r2, #1
    3664:	b2d2      	uxtb	r2, r2
    3666:	9205      	str	r2, [sp, #20]
    3668:	2601      	movs	r6, #1
    366a:	44b2      	add	sl, r6
		temp1 = ((sample_num * (uint64_t)baudrate) << SHIFT);
		ratio = long_division(temp1, peripheral_clock);
		scale = ((uint64_t)1 << SHIFT) - ratio;
		baud_calculated = (65536 * scale) >> SHIFT;
	} else if(mode == SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL) {
		for(baud_fp = 0; baud_fp < BAUD_FP_MAX; baud_fp++) {
    366c:	4657      	mov	r7, sl
    366e:	2f08      	cmp	r7, #8
    3670:	d1b5      	bne.n	35de <_sercom_get_async_baud_val+0xe6>
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
    3672:	2440      	movs	r4, #64	; 0x40
			baud_int = baud_int / BAUD_FP_MAX;
			if(baud_int < BAUD_INT_MAX) {
				break;
			}
		}
		if(baud_fp == BAUD_FP_MAX) {
    3674:	9805      	ldr	r0, [sp, #20]
    3676:	2808      	cmp	r0, #8
    3678:	d004      	beq.n	3684 <_sercom_get_async_baud_val+0x18c>
			return STATUS_ERR_BAUDRATE_UNAVAILABLE;
		}
		baud_calculated = baud_int | (baud_fp << 13);
    367a:	0342      	lsls	r2, r0, #13
    367c:	431a      	orrs	r2, r3
	}

	*baudval = baud_calculated;
    367e:	9c04      	ldr	r4, [sp, #16]
    3680:	8022      	strh	r2, [r4, #0]
	return STATUS_OK;
    3682:	2400      	movs	r4, #0
}
    3684:	1c20      	adds	r0, r4, #0
    3686:	b007      	add	sp, #28
    3688:	bc3c      	pop	{r2, r3, r4, r5}
    368a:	4690      	mov	r8, r2
    368c:	4699      	mov	r9, r3
    368e:	46a2      	mov	sl, r4
    3690:	46ab      	mov	fp, r5
    3692:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3694:	46c0      	nop			; (mov r8, r8)
    3696:	46c0      	nop			; (mov r8, r8)
    3698:	00000000 	.word	0x00000000
    369c:	00000001 	.word	0x00000001
    36a0:	00006c21 	.word	0x00006c21
    36a4:	00001fff 	.word	0x00001fff

000036a8 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    36a8:	b510      	push	{r4, lr}
    36aa:	b082      	sub	sp, #8
    36ac:	1c04      	adds	r4, r0, #0
	/* Check if valid option. */
	if (!_sercom_config.generator_is_set || force_change) {
    36ae:	4b0f      	ldr	r3, [pc, #60]	; (36ec <sercom_set_gclk_generator+0x44>)
    36b0:	781b      	ldrb	r3, [r3, #0]
    36b2:	2b00      	cmp	r3, #0
    36b4:	d001      	beq.n	36ba <sercom_set_gclk_generator+0x12>
    36b6:	2900      	cmp	r1, #0
    36b8:	d00d      	beq.n	36d6 <sercom_set_gclk_generator+0x2e>
		/* Create and fill a GCLK configuration structure for the new config. */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
    36ba:	a901      	add	r1, sp, #4
    36bc:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    36be:	2013      	movs	r0, #19
    36c0:	4b0b      	ldr	r3, [pc, #44]	; (36f0 <sercom_set_gclk_generator+0x48>)
    36c2:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    36c4:	2013      	movs	r0, #19
    36c6:	4b0b      	ldr	r3, [pc, #44]	; (36f4 <sercom_set_gclk_generator+0x4c>)
    36c8:	4798      	blx	r3

		/* Save config. */
		_sercom_config.generator_source = generator_source;
    36ca:	4b08      	ldr	r3, [pc, #32]	; (36ec <sercom_set_gclk_generator+0x44>)
    36cc:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    36ce:	2201      	movs	r2, #1
    36d0:	701a      	strb	r2, [r3, #0]

		return STATUS_OK;
    36d2:	2000      	movs	r0, #0
    36d4:	e007      	b.n	36e6 <sercom_set_gclk_generator+0x3e>
	} else if (generator_source == _sercom_config.generator_source) {
    36d6:	4b05      	ldr	r3, [pc, #20]	; (36ec <sercom_set_gclk_generator+0x44>)
    36d8:	785a      	ldrb	r2, [r3, #1]
		/* Return status OK if same config. */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
    36da:	201d      	movs	r0, #29
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
		/* Return status OK if same config. */
		return STATUS_OK;
    36dc:	1b14      	subs	r4, r2, r4
    36de:	1e62      	subs	r2, r4, #1
    36e0:	4194      	sbcs	r4, r2
    36e2:	4264      	negs	r4, r4
    36e4:	4020      	ands	r0, r4
	}

	/* Return invalid config to already initialized GCLK. */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
    36e6:	b002      	add	sp, #8
    36e8:	bd10      	pop	{r4, pc}
    36ea:	46c0      	nop			; (mov r8, r8)
    36ec:	200000d0 	.word	0x200000d0
    36f0:	00004a59 	.word	0x00004a59
    36f4:	000049cd 	.word	0x000049cd

000036f8 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    36f8:	4b44      	ldr	r3, [pc, #272]	; (380c <_sercom_get_default_pad+0x114>)
    36fa:	4298      	cmp	r0, r3
    36fc:	d033      	beq.n	3766 <_sercom_get_default_pad+0x6e>
    36fe:	d806      	bhi.n	370e <_sercom_get_default_pad+0x16>
    3700:	4b43      	ldr	r3, [pc, #268]	; (3810 <_sercom_get_default_pad+0x118>)
    3702:	4298      	cmp	r0, r3
    3704:	d00d      	beq.n	3722 <_sercom_get_default_pad+0x2a>
    3706:	4b43      	ldr	r3, [pc, #268]	; (3814 <_sercom_get_default_pad+0x11c>)
    3708:	4298      	cmp	r0, r3
    370a:	d01b      	beq.n	3744 <_sercom_get_default_pad+0x4c>
    370c:	e06f      	b.n	37ee <_sercom_get_default_pad+0xf6>
    370e:	4b42      	ldr	r3, [pc, #264]	; (3818 <_sercom_get_default_pad+0x120>)
    3710:	4298      	cmp	r0, r3
    3712:	d04a      	beq.n	37aa <_sercom_get_default_pad+0xb2>
    3714:	4b41      	ldr	r3, [pc, #260]	; (381c <_sercom_get_default_pad+0x124>)
    3716:	4298      	cmp	r0, r3
    3718:	d058      	beq.n	37cc <_sercom_get_default_pad+0xd4>
    371a:	4b41      	ldr	r3, [pc, #260]	; (3820 <_sercom_get_default_pad+0x128>)
    371c:	4298      	cmp	r0, r3
    371e:	d166      	bne.n	37ee <_sercom_get_default_pad+0xf6>
    3720:	e032      	b.n	3788 <_sercom_get_default_pad+0x90>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3722:	2901      	cmp	r1, #1
    3724:	d065      	beq.n	37f2 <_sercom_get_default_pad+0xfa>
    3726:	2900      	cmp	r1, #0
    3728:	d004      	beq.n	3734 <_sercom_get_default_pad+0x3c>
    372a:	2902      	cmp	r1, #2
    372c:	d006      	beq.n	373c <_sercom_get_default_pad+0x44>
    372e:	2903      	cmp	r1, #3
    3730:	d006      	beq.n	3740 <_sercom_get_default_pad+0x48>
    3732:	e001      	b.n	3738 <_sercom_get_default_pad+0x40>
    3734:	483b      	ldr	r0, [pc, #236]	; (3824 <_sercom_get_default_pad+0x12c>)
    3736:	e067      	b.n	3808 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    3738:	2000      	movs	r0, #0
    373a:	e065      	b.n	3808 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    373c:	483a      	ldr	r0, [pc, #232]	; (3828 <_sercom_get_default_pad+0x130>)
    373e:	e063      	b.n	3808 <_sercom_get_default_pad+0x110>
    3740:	483a      	ldr	r0, [pc, #232]	; (382c <_sercom_get_default_pad+0x134>)
    3742:	e061      	b.n	3808 <_sercom_get_default_pad+0x110>
    3744:	2901      	cmp	r1, #1
    3746:	d056      	beq.n	37f6 <_sercom_get_default_pad+0xfe>
    3748:	2900      	cmp	r1, #0
    374a:	d004      	beq.n	3756 <_sercom_get_default_pad+0x5e>
    374c:	2902      	cmp	r1, #2
    374e:	d006      	beq.n	375e <_sercom_get_default_pad+0x66>
    3750:	2903      	cmp	r1, #3
    3752:	d006      	beq.n	3762 <_sercom_get_default_pad+0x6a>
    3754:	e001      	b.n	375a <_sercom_get_default_pad+0x62>
    3756:	2003      	movs	r0, #3
    3758:	e056      	b.n	3808 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    375a:	2000      	movs	r0, #0
    375c:	e054      	b.n	3808 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    375e:	4834      	ldr	r0, [pc, #208]	; (3830 <_sercom_get_default_pad+0x138>)
    3760:	e052      	b.n	3808 <_sercom_get_default_pad+0x110>
    3762:	4834      	ldr	r0, [pc, #208]	; (3834 <_sercom_get_default_pad+0x13c>)
    3764:	e050      	b.n	3808 <_sercom_get_default_pad+0x110>
    3766:	2901      	cmp	r1, #1
    3768:	d047      	beq.n	37fa <_sercom_get_default_pad+0x102>
    376a:	2900      	cmp	r1, #0
    376c:	d004      	beq.n	3778 <_sercom_get_default_pad+0x80>
    376e:	2902      	cmp	r1, #2
    3770:	d006      	beq.n	3780 <_sercom_get_default_pad+0x88>
    3772:	2903      	cmp	r1, #3
    3774:	d006      	beq.n	3784 <_sercom_get_default_pad+0x8c>
    3776:	e001      	b.n	377c <_sercom_get_default_pad+0x84>
    3778:	482f      	ldr	r0, [pc, #188]	; (3838 <_sercom_get_default_pad+0x140>)
    377a:	e045      	b.n	3808 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    377c:	2000      	movs	r0, #0
    377e:	e043      	b.n	3808 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    3780:	482e      	ldr	r0, [pc, #184]	; (383c <_sercom_get_default_pad+0x144>)
    3782:	e041      	b.n	3808 <_sercom_get_default_pad+0x110>
    3784:	482e      	ldr	r0, [pc, #184]	; (3840 <_sercom_get_default_pad+0x148>)
    3786:	e03f      	b.n	3808 <_sercom_get_default_pad+0x110>
    3788:	2901      	cmp	r1, #1
    378a:	d038      	beq.n	37fe <_sercom_get_default_pad+0x106>
    378c:	2900      	cmp	r1, #0
    378e:	d004      	beq.n	379a <_sercom_get_default_pad+0xa2>
    3790:	2902      	cmp	r1, #2
    3792:	d006      	beq.n	37a2 <_sercom_get_default_pad+0xaa>
    3794:	2903      	cmp	r1, #3
    3796:	d006      	beq.n	37a6 <_sercom_get_default_pad+0xae>
    3798:	e001      	b.n	379e <_sercom_get_default_pad+0xa6>
    379a:	482a      	ldr	r0, [pc, #168]	; (3844 <_sercom_get_default_pad+0x14c>)
    379c:	e034      	b.n	3808 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    379e:	2000      	movs	r0, #0
    37a0:	e032      	b.n	3808 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    37a2:	4829      	ldr	r0, [pc, #164]	; (3848 <_sercom_get_default_pad+0x150>)
    37a4:	e030      	b.n	3808 <_sercom_get_default_pad+0x110>
    37a6:	4829      	ldr	r0, [pc, #164]	; (384c <_sercom_get_default_pad+0x154>)
    37a8:	e02e      	b.n	3808 <_sercom_get_default_pad+0x110>
    37aa:	2901      	cmp	r1, #1
    37ac:	d029      	beq.n	3802 <_sercom_get_default_pad+0x10a>
    37ae:	2900      	cmp	r1, #0
    37b0:	d004      	beq.n	37bc <_sercom_get_default_pad+0xc4>
    37b2:	2902      	cmp	r1, #2
    37b4:	d006      	beq.n	37c4 <_sercom_get_default_pad+0xcc>
    37b6:	2903      	cmp	r1, #3
    37b8:	d006      	beq.n	37c8 <_sercom_get_default_pad+0xd0>
    37ba:	e001      	b.n	37c0 <_sercom_get_default_pad+0xc8>
    37bc:	4824      	ldr	r0, [pc, #144]	; (3850 <_sercom_get_default_pad+0x158>)
    37be:	e023      	b.n	3808 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    37c0:	2000      	movs	r0, #0
    37c2:	e021      	b.n	3808 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    37c4:	4823      	ldr	r0, [pc, #140]	; (3854 <_sercom_get_default_pad+0x15c>)
    37c6:	e01f      	b.n	3808 <_sercom_get_default_pad+0x110>
    37c8:	4823      	ldr	r0, [pc, #140]	; (3858 <_sercom_get_default_pad+0x160>)
    37ca:	e01d      	b.n	3808 <_sercom_get_default_pad+0x110>
    37cc:	2901      	cmp	r1, #1
    37ce:	d01a      	beq.n	3806 <_sercom_get_default_pad+0x10e>
    37d0:	2900      	cmp	r1, #0
    37d2:	d004      	beq.n	37de <_sercom_get_default_pad+0xe6>
    37d4:	2902      	cmp	r1, #2
    37d6:	d006      	beq.n	37e6 <_sercom_get_default_pad+0xee>
    37d8:	2903      	cmp	r1, #3
    37da:	d006      	beq.n	37ea <_sercom_get_default_pad+0xf2>
    37dc:	e001      	b.n	37e2 <_sercom_get_default_pad+0xea>
    37de:	481f      	ldr	r0, [pc, #124]	; (385c <_sercom_get_default_pad+0x164>)
    37e0:	e012      	b.n	3808 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    37e2:	2000      	movs	r0, #0
    37e4:	e010      	b.n	3808 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    37e6:	481e      	ldr	r0, [pc, #120]	; (3860 <_sercom_get_default_pad+0x168>)
    37e8:	e00e      	b.n	3808 <_sercom_get_default_pad+0x110>
    37ea:	481e      	ldr	r0, [pc, #120]	; (3864 <_sercom_get_default_pad+0x16c>)
    37ec:	e00c      	b.n	3808 <_sercom_get_default_pad+0x110>
	}

	Assert(false);
	return 0;
    37ee:	2000      	movs	r0, #0
    37f0:	e00a      	b.n	3808 <_sercom_get_default_pad+0x110>
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    37f2:	481d      	ldr	r0, [pc, #116]	; (3868 <_sercom_get_default_pad+0x170>)
    37f4:	e008      	b.n	3808 <_sercom_get_default_pad+0x110>
    37f6:	481d      	ldr	r0, [pc, #116]	; (386c <_sercom_get_default_pad+0x174>)
    37f8:	e006      	b.n	3808 <_sercom_get_default_pad+0x110>
    37fa:	481d      	ldr	r0, [pc, #116]	; (3870 <_sercom_get_default_pad+0x178>)
    37fc:	e004      	b.n	3808 <_sercom_get_default_pad+0x110>
    37fe:	481d      	ldr	r0, [pc, #116]	; (3874 <_sercom_get_default_pad+0x17c>)
    3800:	e002      	b.n	3808 <_sercom_get_default_pad+0x110>
    3802:	481d      	ldr	r0, [pc, #116]	; (3878 <_sercom_get_default_pad+0x180>)
    3804:	e000      	b.n	3808 <_sercom_get_default_pad+0x110>
    3806:	481d      	ldr	r0, [pc, #116]	; (387c <_sercom_get_default_pad+0x184>)
	}

	Assert(false);
	return 0;
}
    3808:	4770      	bx	lr
    380a:	46c0      	nop			; (mov r8, r8)
    380c:	42001000 	.word	0x42001000
    3810:	42000800 	.word	0x42000800
    3814:	42000c00 	.word	0x42000c00
    3818:	42001800 	.word	0x42001800
    381c:	42001c00 	.word	0x42001c00
    3820:	42001400 	.word	0x42001400
    3824:	00040003 	.word	0x00040003
    3828:	00060003 	.word	0x00060003
    382c:	00070003 	.word	0x00070003
    3830:	001e0003 	.word	0x001e0003
    3834:	001f0003 	.word	0x001f0003
    3838:	00080003 	.word	0x00080003
    383c:	000a0003 	.word	0x000a0003
    3840:	000b0003 	.word	0x000b0003
    3844:	00100003 	.word	0x00100003
    3848:	00120003 	.word	0x00120003
    384c:	00130003 	.word	0x00130003
    3850:	000c0003 	.word	0x000c0003
    3854:	000e0003 	.word	0x000e0003
    3858:	000f0003 	.word	0x000f0003
    385c:	00160003 	.word	0x00160003
    3860:	00180003 	.word	0x00180003
    3864:	00190003 	.word	0x00190003
    3868:	00050003 	.word	0x00050003
    386c:	00010003 	.word	0x00010003
    3870:	00090003 	.word	0x00090003
    3874:	00110003 	.word	0x00110003
    3878:	000d0003 	.word	0x000d0003
    387c:	00170003 	.word	0x00170003

00003880 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    3880:	b570      	push	{r4, r5, r6, lr}
    3882:	b086      	sub	sp, #24
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    3884:	4a0c      	ldr	r2, [pc, #48]	; (38b8 <_sercom_get_sercom_inst_index+0x38>)
    3886:	466b      	mov	r3, sp
    3888:	ca70      	ldmia	r2!, {r4, r5, r6}
    388a:	c370      	stmia	r3!, {r4, r5, r6}
    388c:	ca32      	ldmia	r2!, {r1, r4, r5}
    388e:	c332      	stmia	r3!, {r1, r4, r5}

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    3890:	9e00      	ldr	r6, [sp, #0]
    3892:	4286      	cmp	r6, r0
    3894:	d006      	beq.n	38a4 <_sercom_get_sercom_inst_index+0x24>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    3896:	2301      	movs	r3, #1
    3898:	009a      	lsls	r2, r3, #2
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    389a:	4669      	mov	r1, sp
    389c:	5852      	ldr	r2, [r2, r1]
    389e:	4282      	cmp	r2, r0
    38a0:	d103      	bne.n	38aa <_sercom_get_sercom_inst_index+0x2a>
    38a2:	e000      	b.n	38a6 <_sercom_get_sercom_inst_index+0x26>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    38a4:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
			return i;
    38a6:	b2d8      	uxtb	r0, r3
    38a8:	e003      	b.n	38b2 <_sercom_get_sercom_inst_index+0x32>
{
	/* Save all available SERCOM instances for compare. */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    38aa:	3301      	adds	r3, #1
    38ac:	2b06      	cmp	r3, #6
    38ae:	d1f3      	bne.n	3898 <_sercom_get_sercom_inst_index+0x18>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    38b0:	2000      	movs	r0, #0
}
    38b2:	b006      	add	sp, #24
    38b4:	bd70      	pop	{r4, r5, r6, pc}
    38b6:	46c0      	nop			; (mov r8, r8)
    38b8:	00008ed0 	.word	0x00008ed0

000038bc <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    38bc:	4770      	bx	lr
    38be:	46c0      	nop			; (mov r8, r8)

000038c0 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    38c0:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
    38c2:	4b0a      	ldr	r3, [pc, #40]	; (38ec <_sercom_set_handler+0x2c>)
    38c4:	781b      	ldrb	r3, [r3, #0]
    38c6:	2b00      	cmp	r3, #0
    38c8:	d10c      	bne.n	38e4 <_sercom_set_handler+0x24>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    38ca:	4f09      	ldr	r7, [pc, #36]	; (38f0 <_sercom_set_handler+0x30>)
    38cc:	4e09      	ldr	r6, [pc, #36]	; (38f4 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    38ce:	4d0a      	ldr	r5, [pc, #40]	; (38f8 <_sercom_set_handler+0x38>)
    38d0:	2400      	movs	r4, #0
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    38d2:	51de      	str	r6, [r3, r7]
			_sercom_instances[i] = NULL;
    38d4:	195a      	adds	r2, r3, r5
    38d6:	6014      	str	r4, [r2, #0]
    38d8:	3304      	adds	r3, #4
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
	/* Initialize handlers with default handler and device instances with 0. */
	if (_handler_table_initialized == false) {
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    38da:	2b18      	cmp	r3, #24
    38dc:	d1f9      	bne.n	38d2 <_sercom_set_handler+0x12>
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
		}

		_handler_table_initialized = true;
    38de:	2201      	movs	r2, #1
    38e0:	4b02      	ldr	r3, [pc, #8]	; (38ec <_sercom_set_handler+0x2c>)
    38e2:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler. */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    38e4:	0080      	lsls	r0, r0, #2
    38e6:	4b02      	ldr	r3, [pc, #8]	; (38f0 <_sercom_set_handler+0x30>)
    38e8:	50c1      	str	r1, [r0, r3]
}
    38ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
    38ec:	200000d4 	.word	0x200000d4
    38f0:	200000d8 	.word	0x200000d8
    38f4:	000038bd 	.word	0x000038bd
    38f8:	200003f8 	.word	0x200003f8

000038fc <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    38fc:	b510      	push	{r4, lr}
    38fe:	b082      	sub	sp, #8
    3900:	1c04      	adds	r4, r0, #0
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    3902:	4668      	mov	r0, sp
    3904:	4905      	ldr	r1, [pc, #20]	; (391c <_sercom_get_interrupt_vector+0x20>)
    3906:	2206      	movs	r2, #6
    3908:	4b05      	ldr	r3, [pc, #20]	; (3920 <_sercom_get_interrupt_vector+0x24>)
    390a:	4798      	blx	r3
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    390c:	1c20      	adds	r0, r4, #0
    390e:	4b05      	ldr	r3, [pc, #20]	; (3924 <_sercom_get_interrupt_vector+0x28>)
    3910:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    3912:	466b      	mov	r3, sp
    3914:	5618      	ldrsb	r0, [r3, r0]
}
    3916:	b002      	add	sp, #8
    3918:	bd10      	pop	{r4, pc}
    391a:	46c0      	nop			; (mov r8, r8)
    391c:	00008ee8 	.word	0x00008ee8
    3920:	00006cc5 	.word	0x00006cc5
    3924:	00003881 	.word	0x00003881

00003928 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    3928:	b508      	push	{r3, lr}
    392a:	4b02      	ldr	r3, [pc, #8]	; (3934 <SERCOM0_Handler+0xc>)
    392c:	681b      	ldr	r3, [r3, #0]
    392e:	2000      	movs	r0, #0
    3930:	4798      	blx	r3
    3932:	bd08      	pop	{r3, pc}
    3934:	200000d8 	.word	0x200000d8

00003938 <SERCOM1_Handler>:
    3938:	b508      	push	{r3, lr}
    393a:	4b02      	ldr	r3, [pc, #8]	; (3944 <SERCOM1_Handler+0xc>)
    393c:	685b      	ldr	r3, [r3, #4]
    393e:	2001      	movs	r0, #1
    3940:	4798      	blx	r3
    3942:	bd08      	pop	{r3, pc}
    3944:	200000d8 	.word	0x200000d8

00003948 <SERCOM2_Handler>:
    3948:	b508      	push	{r3, lr}
    394a:	4b02      	ldr	r3, [pc, #8]	; (3954 <SERCOM2_Handler+0xc>)
    394c:	689b      	ldr	r3, [r3, #8]
    394e:	2002      	movs	r0, #2
    3950:	4798      	blx	r3
    3952:	bd08      	pop	{r3, pc}
    3954:	200000d8 	.word	0x200000d8

00003958 <SERCOM3_Handler>:
    3958:	b508      	push	{r3, lr}
    395a:	4b02      	ldr	r3, [pc, #8]	; (3964 <SERCOM3_Handler+0xc>)
    395c:	68db      	ldr	r3, [r3, #12]
    395e:	2003      	movs	r0, #3
    3960:	4798      	blx	r3
    3962:	bd08      	pop	{r3, pc}
    3964:	200000d8 	.word	0x200000d8

00003968 <SERCOM4_Handler>:
    3968:	b508      	push	{r3, lr}
    396a:	4b02      	ldr	r3, [pc, #8]	; (3974 <SERCOM4_Handler+0xc>)
    396c:	691b      	ldr	r3, [r3, #16]
    396e:	2004      	movs	r0, #4
    3970:	4798      	blx	r3
    3972:	bd08      	pop	{r3, pc}
    3974:	200000d8 	.word	0x200000d8

00003978 <SERCOM5_Handler>:
    3978:	b508      	push	{r3, lr}
    397a:	4b02      	ldr	r3, [pc, #8]	; (3984 <SERCOM5_Handler+0xc>)
    397c:	695b      	ldr	r3, [r3, #20]
    397e:	2005      	movs	r0, #5
    3980:	4798      	blx	r3
    3982:	bd08      	pop	{r3, pc}
    3984:	200000d8 	.word	0x200000d8

00003988 <spi_init>:
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    3988:	b5f0      	push	{r4, r5, r6, r7, lr}
    398a:	4647      	mov	r7, r8
    398c:	b480      	push	{r7}
    398e:	b088      	sub	sp, #32
    3990:	1c05      	adds	r5, r0, #0
    3992:	1c0c      	adds	r4, r1, #0
    3994:	1c16      	adds	r6, r2, #0
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize device instance */
	module->hw = hw;
    3996:	6029      	str	r1, [r5, #0]

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    3998:	680b      	ldr	r3, [r1, #0]
#  if SPI_CALLBACK_MODE == false
		/* Check if config is valid */
		return _spi_check_config(module, config);
#  else
		return STATUS_ERR_DENIED;
    399a:	201c      	movs	r0, #28
	module->hw = hw;

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if module is enabled. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_ENABLE) {
    399c:	079a      	lsls	r2, r3, #30
    399e:	d500      	bpl.n	39a2 <spi_init+0x1a>
    39a0:	e0c1      	b.n	3b26 <spi_init+0x19e>
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    39a2:	680b      	ldr	r3, [r1, #0]
		return STATUS_BUSY;
    39a4:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
#  endif
	}

	/* Check if reset is in progress. */
	if (spi_module->CTRLA.reg & SERCOM_SPI_CTRLA_SWRST){
    39a6:	07da      	lsls	r2, r3, #31
    39a8:	d500      	bpl.n	39ac <spi_init+0x24>
    39aa:	e0bc      	b.n	3b26 <spi_init+0x19e>
		return STATUS_BUSY;
	}

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    39ac:	1c08      	adds	r0, r1, #0
    39ae:	4b60      	ldr	r3, [pc, #384]	; (3b30 <spi_init+0x1a8>)
    39b0:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    39b2:	4b60      	ldr	r3, [pc, #384]	; (3b34 <spi_init+0x1ac>)
    39b4:	6a19      	ldr	r1, [r3, #32]
	} else {
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    39b6:	1c82      	adds	r2, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);	
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    39b8:	2701      	movs	r7, #1
    39ba:	4097      	lsls	r7, r2
    39bc:	1c3a      	adds	r2, r7, #0
    39be:	430a      	orrs	r2, r1
    39c0:	621a      	str	r2, [r3, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    39c2:	a907      	add	r1, sp, #28
    39c4:	2724      	movs	r7, #36	; 0x24
    39c6:	5df3      	ldrb	r3, [r6, r7]
    39c8:	700b      	strb	r3, [r1, #0]
		pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    39ca:	3014      	adds	r0, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    39cc:	b2c0      	uxtb	r0, r0
    39ce:	4680      	mov	r8, r0
    39d0:	4b59      	ldr	r3, [pc, #356]	; (3b38 <spi_init+0x1b0>)
    39d2:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    39d4:	4640      	mov	r0, r8
    39d6:	4b59      	ldr	r3, [pc, #356]	; (3b3c <spi_init+0x1b4>)
    39d8:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    39da:	5df0      	ldrb	r0, [r6, r7]
    39dc:	2100      	movs	r1, #0
    39de:	4b58      	ldr	r3, [pc, #352]	; (3b40 <spi_init+0x1b8>)
    39e0:	4798      	blx	r3

#  if CONF_SPI_MASTER_ENABLE == true
	if (config->mode == SPI_MODE_MASTER) {
    39e2:	7833      	ldrb	r3, [r6, #0]
    39e4:	2b01      	cmp	r3, #1
    39e6:	d000      	beq.n	39ea <spi_init+0x62>
    39e8:	e09a      	b.n	3b20 <spi_init+0x198>
		/* Set the SERCOM in SPI master mode */
		spi_module->CTRLA.reg |= SERCOM_SPI_CTRLA_MODE(0x3);
    39ea:	6822      	ldr	r2, [r4, #0]
    39ec:	230c      	movs	r3, #12
    39ee:	4313      	orrs	r3, r2
    39f0:	6023      	str	r3, [r4, #0]
    39f2:	e095      	b.n	3b20 <spi_init+0x198>
    39f4:	18ea      	adds	r2, r5, r3
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    39f6:	60d1      	str	r1, [r2, #12]
    39f8:	3304      	adds	r3, #4
	/* Temporary variables */
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
    39fa:	2b1c      	cmp	r3, #28
    39fc:	d1fa      	bne.n	39f4 <spi_init+0x6c>
		module->callback[i]        = NULL;
	}
	module->tx_buffer_ptr              = NULL;
    39fe:	2300      	movs	r3, #0
    3a00:	62eb      	str	r3, [r5, #44]	; 0x2c
	module->rx_buffer_ptr              = NULL;
    3a02:	62ab      	str	r3, [r5, #40]	; 0x28
	module->remaining_tx_buffer_length = 0x0000;
    3a04:	2400      	movs	r4, #0
    3a06:	86ab      	strh	r3, [r5, #52]	; 0x34
	module->remaining_rx_buffer_length = 0x0000;
    3a08:	862b      	strh	r3, [r5, #48]	; 0x30
	module->registered_callback        = 0x00;
    3a0a:	2336      	movs	r3, #54	; 0x36
    3a0c:	54ec      	strb	r4, [r5, r3]
	module->enabled_callback           = 0x00;
    3a0e:	2337      	movs	r3, #55	; 0x37
    3a10:	54ec      	strb	r4, [r5, r3]
	module->status                     = STATUS_OK;
    3a12:	2338      	movs	r3, #56	; 0x38
    3a14:	54ec      	strb	r4, [r5, r3]
	module->dir                        = SPI_DIRECTION_IDLE;
    3a16:	2303      	movs	r3, #3
    3a18:	726b      	strb	r3, [r5, #9]
	module->locked                     = false;
    3a1a:	712c      	strb	r4, [r5, #4]
	/*
	 * Set interrupt handler and register SPI software module struct in
	 * look-up table
	 */
	instance_index = _sercom_get_sercom_inst_index(module->hw);
    3a1c:	6828      	ldr	r0, [r5, #0]
    3a1e:	4b44      	ldr	r3, [pc, #272]	; (3b30 <spi_init+0x1a8>)
    3a20:	4798      	blx	r3
    3a22:	1c07      	adds	r7, r0, #0
	_sercom_set_handler(instance_index, _spi_interrupt_handler);
    3a24:	4947      	ldr	r1, [pc, #284]	; (3b44 <spi_init+0x1bc>)
    3a26:	4b48      	ldr	r3, [pc, #288]	; (3b48 <spi_init+0x1c0>)
    3a28:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    3a2a:	00bf      	lsls	r7, r7, #2
    3a2c:	4b47      	ldr	r3, [pc, #284]	; (3b4c <spi_init+0x1c4>)
    3a2e:	50fd      	str	r5, [r7, r3]
	/* Sanity check arguments */
	Assert(module);
	Assert(config);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3a30:	682f      	ldr	r7, [r5, #0]
    3a32:	ab02      	add	r3, sp, #8
    3a34:	2280      	movs	r2, #128	; 0x80
    3a36:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    3a38:	705c      	strb	r4, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    3a3a:	2201      	movs	r2, #1
    3a3c:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
    3a3e:	70dc      	strb	r4, [r3, #3]
	Sercom *const hw = module->hw;

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	if(config->mode == SPI_MODE_SLAVE) {
    3a40:	7833      	ldrb	r3, [r6, #0]
    3a42:	2b00      	cmp	r3, #0
    3a44:	d102      	bne.n	3a4c <spi_init+0xc4>
		pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    3a46:	2200      	movs	r2, #0
    3a48:	ab02      	add	r3, sp, #8
    3a4a:	709a      	strb	r2, [r3, #2]
	}

	uint32_t pad_pinmuxes[] = {
    3a4c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    3a4e:	9303      	str	r3, [sp, #12]
    3a50:	6af0      	ldr	r0, [r6, #44]	; 0x2c
    3a52:	9004      	str	r0, [sp, #16]
    3a54:	6b32      	ldr	r2, [r6, #48]	; 0x30
    3a56:	9205      	str	r2, [sp, #20]
    3a58:	6b73      	ldr	r3, [r6, #52]	; 0x34
    3a5a:	9306      	str	r3, [sp, #24]
    3a5c:	2400      	movs	r4, #0
    3a5e:	b2e1      	uxtb	r1, r4
    3a60:	00a3      	lsls	r3, r4, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    3a62:	aa03      	add	r2, sp, #12
    3a64:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    3a66:	2800      	cmp	r0, #0
    3a68:	d102      	bne.n	3a70 <spi_init+0xe8>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    3a6a:	1c38      	adds	r0, r7, #0
    3a6c:	4a38      	ldr	r2, [pc, #224]	; (3b50 <spi_init+0x1c8>)
    3a6e:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    3a70:	1c43      	adds	r3, r0, #1
    3a72:	d006      	beq.n	3a82 <spi_init+0xfa>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    3a74:	466a      	mov	r2, sp
    3a76:	7210      	strb	r0, [r2, #8]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    3a78:	0c00      	lsrs	r0, r0, #16
    3a7a:	b2c0      	uxtb	r0, r0
    3a7c:	a902      	add	r1, sp, #8
    3a7e:	4b35      	ldr	r3, [pc, #212]	; (3b54 <spi_init+0x1cc>)
    3a80:	4798      	blx	r3
    3a82:	3401      	adds	r4, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    3a84:	2c04      	cmp	r4, #4
    3a86:	d1ea      	bne.n	3a5e <spi_init+0xd6>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
		}
	}

	module->mode             = config->mode;
    3a88:	7833      	ldrb	r3, [r6, #0]
    3a8a:	716b      	strb	r3, [r5, #5]
	module->character_size   = config->character_size;
    3a8c:	7c33      	ldrb	r3, [r6, #16]
    3a8e:	71ab      	strb	r3, [r5, #6]
	module->receiver_enabled = config->receiver_enable;
    3a90:	7cb3      	ldrb	r3, [r6, #18]
    3a92:	71eb      	strb	r3, [r5, #7]
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	module->master_slave_select_enable = config->master_slave_select_enable;
    3a94:	7d33      	ldrb	r3, [r6, #20]
    3a96:	722b      	strb	r3, [r5, #8]
#  endif

#  if CONF_SPI_MASTER_ENABLE == true
	/* Value to write to BAUD register */
	uint16_t baud = 0;
    3a98:	2200      	movs	r2, #0
    3a9a:	466b      	mov	r3, sp
    3a9c:	80da      	strh	r2, [r3, #6]
	/* Value to write to CTRLB register */
	uint32_t ctrlb = 0;

# if CONF_SPI_MASTER_ENABLE == true
	/* Find baud value and write it */
	if (config->mode == SPI_MODE_MASTER) {
    3a9e:	7833      	ldrb	r3, [r6, #0]
    3aa0:	2b01      	cmp	r3, #1
    3aa2:	d114      	bne.n	3ace <spi_init+0x146>
		/* Find frequency of the internal SERCOMi_GCLK_ID_CORE */
		uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3aa4:	6828      	ldr	r0, [r5, #0]
    3aa6:	4b22      	ldr	r3, [pc, #136]	; (3b30 <spi_init+0x1a8>)
    3aa8:	4798      	blx	r3
		uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3aaa:	3014      	adds	r0, #20
		uint32_t internal_clock = system_gclk_chan_get_hz(gclk_index);
    3aac:	b2c0      	uxtb	r0, r0
    3aae:	4b2a      	ldr	r3, [pc, #168]	; (3b58 <spi_init+0x1d0>)
    3ab0:	4798      	blx	r3
    3ab2:	1c01      	adds	r1, r0, #0

		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
    3ab4:	69b0      	ldr	r0, [r6, #24]
    3ab6:	466a      	mov	r2, sp
    3ab8:	3206      	adds	r2, #6
    3aba:	4b28      	ldr	r3, [pc, #160]	; (3b5c <spi_init+0x1d4>)
    3abc:	4798      	blx	r3
    3abe:	1c03      	adds	r3, r0, #0
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
    3ac0:	2017      	movs	r0, #23
		/* Get baud value, based on baudrate and the internal clock frequency */
		enum status_code error_code = _sercom_get_sync_baud_val(
				config->mode_specific.master.baudrate,
				internal_clock, &baud);

		if (error_code != STATUS_OK) {
    3ac2:	2b00      	cmp	r3, #0
    3ac4:	d12f      	bne.n	3b26 <spi_init+0x19e>
			/* Baud rate calculation error, return status code */
			return STATUS_ERR_INVALID_ARG;
		}

		spi_module->BAUD.reg = (uint8_t)baud;
    3ac6:	466b      	mov	r3, sp
    3ac8:	3306      	adds	r3, #6
    3aca:	781b      	ldrb	r3, [r3, #0]
    3acc:	733b      	strb	r3, [r7, #12]
# endif
	/* Set data order */
	ctrla |= config->data_order;

	/* Set clock polarity and clock phase */
	ctrla |= config->transfer_mode;
    3ace:	68b2      	ldr	r2, [r6, #8]
    3ad0:	6870      	ldr	r0, [r6, #4]
    3ad2:	4302      	orrs	r2, r0

	/* Set MUX setting */
	ctrla |= config->mux_setting;
    3ad4:	68f3      	ldr	r3, [r6, #12]
    3ad6:	431a      	orrs	r2, r3

	/* Set SPI character size */
	ctrlb |= config->character_size;
    3ad8:	7c33      	ldrb	r3, [r6, #16]

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    3ada:	7c71      	ldrb	r1, [r6, #17]
    3adc:	2900      	cmp	r1, #0
    3ade:	d103      	bne.n	3ae8 <spi_init+0x160>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
    3ae0:	491f      	ldr	r1, [pc, #124]	; (3b60 <spi_init+0x1d8>)
    3ae2:	7889      	ldrb	r1, [r1, #2]
    3ae4:	0788      	lsls	r0, r1, #30
    3ae6:	d501      	bpl.n	3aec <spi_init+0x164>
		ctrla |= SERCOM_SPI_CTRLA_RUNSTDBY;
    3ae8:	2180      	movs	r1, #128	; 0x80
    3aea:	430a      	orrs	r2, r1
	}

	if (config->receiver_enable) {
    3aec:	7cb1      	ldrb	r1, [r6, #18]
    3aee:	2900      	cmp	r1, #0
    3af0:	d002      	beq.n	3af8 <spi_init+0x170>
		/* Enable receiver */
		ctrlb |= SERCOM_SPI_CTRLB_RXEN;
    3af2:	2180      	movs	r1, #128	; 0x80
    3af4:	0289      	lsls	r1, r1, #10
    3af6:	430b      	orrs	r3, r1
	}
#  ifdef FEATURE_SPI_SLAVE_SELECT_LOW_DETECT
	if (config->select_slave_low_detect_enable) {
    3af8:	7cf1      	ldrb	r1, [r6, #19]
    3afa:	2900      	cmp	r1, #0
    3afc:	d002      	beq.n	3b04 <spi_init+0x17c>
		/* Enable Slave Select Low Detect */
		ctrlb |= SERCOM_SPI_CTRLB_SSDE;
    3afe:	2180      	movs	r1, #128	; 0x80
    3b00:	0089      	lsls	r1, r1, #2
    3b02:	430b      	orrs	r3, r1
	}
#  endif
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if (config->master_slave_select_enable) {
    3b04:	7d31      	ldrb	r1, [r6, #20]
    3b06:	2900      	cmp	r1, #0
    3b08:	d002      	beq.n	3b10 <spi_init+0x188>
		/* Enable Master Slave Select */
		ctrlb |= SERCOM_SPI_CTRLB_MSSEN;
    3b0a:	2180      	movs	r1, #128	; 0x80
    3b0c:	0189      	lsls	r1, r1, #6
    3b0e:	430b      	orrs	r3, r1
	}
#  endif
	/* Write CTRLA register */
	spi_module->CTRLA.reg |= ctrla;
    3b10:	6839      	ldr	r1, [r7, #0]
    3b12:	430a      	orrs	r2, r1
    3b14:	603a      	str	r2, [r7, #0]

	/* Write CTRLB register */
	spi_module->CTRLB.reg |= ctrlb;
    3b16:	687a      	ldr	r2, [r7, #4]
    3b18:	4313      	orrs	r3, r2
    3b1a:	607b      	str	r3, [r7, #4]

	return STATUS_OK;
    3b1c:	2000      	movs	r0, #0
    3b1e:	e002      	b.n	3b26 <spi_init+0x19e>
 */
enum status_code spi_init(
		struct spi_module *const module,
		Sercom *const hw,
		const struct spi_config *const config)
{
    3b20:	2300      	movs	r3, #0
	uint8_t i;
	uint8_t instance_index;

	/* Initialize parameters */
	for (i = 0; i < SPI_CALLBACK_N; i++) {
		module->callback[i]        = NULL;
    3b22:	2100      	movs	r1, #0
    3b24:	e766      	b.n	39f4 <spi_init+0x6c>
	_sercom_instances[instance_index] = module;
#endif

	/* Write configuration to module and return status code */
	return _spi_set_config(module, config);
}
    3b26:	b008      	add	sp, #32
    3b28:	bc04      	pop	{r2}
    3b2a:	4690      	mov	r8, r2
    3b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3b2e:	46c0      	nop			; (mov r8, r8)
    3b30:	00003881 	.word	0x00003881
    3b34:	40000400 	.word	0x40000400
    3b38:	00004a59 	.word	0x00004a59
    3b3c:	000049cd 	.word	0x000049cd
    3b40:	000036a9 	.word	0x000036a9
    3b44:	00003c51 	.word	0x00003c51
    3b48:	000038c1 	.word	0x000038c1
    3b4c:	200003f8 	.word	0x200003f8
    3b50:	000036f9 	.word	0x000036f9
    3b54:	00004b35 	.word	0x00004b35
    3b58:	00004a75 	.word	0x00004a75
    3b5c:	000034cd 	.word	0x000034cd
    3b60:	41002000 	.word	0x41002000

00003b64 <spi_select_slave>:
 */
enum status_code spi_select_slave(
		struct spi_module *const module,
		struct spi_slave_inst *const slave,
		const bool select)
{
    3b64:	b510      	push	{r4, lr}
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    3b66:	7944      	ldrb	r4, [r0, #5]
		return STATUS_ERR_UNSUPPORTED_DEV;
    3b68:	2315      	movs	r3, #21
	Assert(module);
	Assert(module->hw);
	Assert(slave);

	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
    3b6a:	2c01      	cmp	r4, #1
    3b6c:	d16c      	bne.n	3c48 <spi_select_slave+0xe4>
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    3b6e:	7a04      	ldrb	r4, [r0, #8]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    3b70:	2300      	movs	r3, #0
	/* Check that the SPI module is operating in master mode */
	if (module->mode != SPI_MODE_MASTER) {
		return STATUS_ERR_UNSUPPORTED_DEV;
	}
#  ifdef FEATURE_SPI_HARDWARE_SLAVE_SELECT
	if(!(module->master_slave_select_enable))
    3b72:	2c00      	cmp	r4, #0
    3b74:	d168      	bne.n	3c48 <spi_select_slave+0xe4>
#  endif
	{
		if (select) {
    3b76:	2a00      	cmp	r2, #0
    3b78:	d057      	beq.n	3c2a <spi_select_slave+0xc6>
			/* Check if address recognition is enabled */
			if (slave->address_enabled) {
    3b7a:	784b      	ldrb	r3, [r1, #1]
    3b7c:	2b00      	cmp	r3, #0
    3b7e:	d044      	beq.n	3c0a <spi_select_slave+0xa6>
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3b80:	6802      	ldr	r2, [r0, #0]
    3b82:	7e13      	ldrb	r3, [r2, #24]
				/* Check if the module is ready to write the address */
				if (!spi_is_ready_to_write(module)) {
    3b84:	07dc      	lsls	r4, r3, #31
    3b86:	d40f      	bmi.n	3ba8 <spi_select_slave+0x44>
					/* Not ready, do not select slave and return */
					port_pin_set_output_level(slave->ss_pin, true);
    3b88:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3b8a:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3b8c:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3b8e:	2900      	cmp	r1, #0
    3b90:	d103      	bne.n	3b9a <spi_select_slave+0x36>
		return &(ports[port_index]->Group[group_index]);
    3b92:	095a      	lsrs	r2, r3, #5
    3b94:	01d2      	lsls	r2, r2, #7
    3b96:	492d      	ldr	r1, [pc, #180]	; (3c4c <spi_select_slave+0xe8>)
    3b98:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3b9a:	211f      	movs	r1, #31
    3b9c:	400b      	ands	r3, r1
    3b9e:	2101      	movs	r1, #1
    3ba0:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3ba2:	6191      	str	r1, [r2, #24]
					return STATUS_BUSY;
    3ba4:	2305      	movs	r3, #5
    3ba6:	e04f      	b.n	3c48 <spi_select_slave+0xe4>
				}

				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    3ba8:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3baa:	09dc      	lsrs	r4, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3bac:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3bae:	2c00      	cmp	r4, #0
    3bb0:	d103      	bne.n	3bba <spi_select_slave+0x56>
		return &(ports[port_index]->Group[group_index]);
    3bb2:	095a      	lsrs	r2, r3, #5
    3bb4:	01d2      	lsls	r2, r2, #7
    3bb6:	4c25      	ldr	r4, [pc, #148]	; (3c4c <spi_select_slave+0xe8>)
    3bb8:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3bba:	241f      	movs	r4, #31
    3bbc:	4023      	ands	r3, r4
    3bbe:	2401      	movs	r4, #1
    3bc0:	409c      	lsls	r4, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3bc2:	6154      	str	r4, [r2, #20]

				/* Write address to slave */
				spi_write(module, slave->address);
    3bc4:	7889      	ldrb	r1, [r1, #2]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3bc6:	6803      	ldr	r3, [r0, #0]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_DRE);
    3bc8:	7e1a      	ldrb	r2, [r3, #24]
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if the data register has been copied to the shift register */
	if (!spi_is_ready_to_write(module)) {
    3bca:	07d4      	lsls	r4, r2, #31
    3bcc:	d500      	bpl.n	3bd0 <spi_select_slave+0x6c>
		/* Data register has not been copied to the shift register, return */
		return STATUS_BUSY;
	}

	/* Write the character to the DATA register */
	spi_module->DATA.reg = tx_data & SERCOM_SPI_DATA_MASK;
    3bce:	6299      	str	r1, [r3, #40]	; 0x28

				if (!(module->receiver_enabled)) {
    3bd0:	79c2      	ldrb	r2, [r0, #7]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    3bd2:	2300      	movs	r3, #0
				port_pin_set_output_level(slave->ss_pin, false);

				/* Write address to slave */
				spi_write(module, slave->address);

				if (!(module->receiver_enabled)) {
    3bd4:	2a00      	cmp	r2, #0
    3bd6:	d137      	bne.n	3c48 <spi_select_slave+0xe4>
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);
    3bd8:	6802      	ldr	r2, [r0, #0]

	/* Check interrupt flag */
	return (spi_module->INTFLAG.reg & SERCOM_SPI_INTFLAG_RXC);
    3bda:	2104      	movs	r1, #4
    3bdc:	7e13      	ldrb	r3, [r2, #24]
					/* Flush contents of shift register shifted back from slave */
					while (!spi_is_ready_to_read(module)) {
    3bde:	420b      	tst	r3, r1
    3be0:	d0fc      	beq.n	3bdc <spi_select_slave+0x78>
    3be2:	7e11      	ldrb	r1, [r2, #24]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    3be4:	2300      	movs	r3, #0
	Assert(module->hw);

	SercomSpi *const spi_module = &(module->hw->SPI);

	/* Check if data is ready to be read */
	if (!spi_is_ready_to_read(module)) {
    3be6:	074c      	lsls	r4, r1, #29
    3be8:	d52e      	bpl.n	3c48 <spi_select_slave+0xe4>

	/* Return value */
	enum status_code retval = STATUS_OK;

	/* Check if data is overflown */
	if (spi_module->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3bea:	8b53      	ldrh	r3, [r2, #26]
    3bec:	0759      	lsls	r1, r3, #29
    3bee:	d503      	bpl.n	3bf8 <spi_select_slave+0x94>
		retval = STATUS_ERR_OVERFLOW;
		/* Clear overflow flag */
		spi_module->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    3bf0:	8b51      	ldrh	r1, [r2, #26]
    3bf2:	2304      	movs	r3, #4
    3bf4:	430b      	orrs	r3, r1
    3bf6:	8353      	strh	r3, [r2, #26]
	}

	/* Read the character from the DATA register */
	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3bf8:	7983      	ldrb	r3, [r0, #6]
    3bfa:	2b01      	cmp	r3, #1
    3bfc:	d102      	bne.n	3c04 <spi_select_slave+0xa0>
		*rx_data = (spi_module->DATA.reg & SERCOM_SPI_DATA_MASK);
    3bfe:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3c00:	2300      	movs	r3, #0
    3c02:	e021      	b.n	3c48 <spi_select_slave+0xe4>
	} else {
		*rx_data = (uint8_t)spi_module->DATA.reg;
    3c04:	6a93      	ldr	r3, [r2, #40]	; 0x28
    3c06:	2300      	movs	r3, #0
    3c08:	e01e      	b.n	3c48 <spi_select_slave+0xe4>
					uint16_t flush = 0;
					spi_read(module, &flush);
				}
			} else {
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
    3c0a:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3c0c:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3c0e:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3c10:	2900      	cmp	r1, #0
    3c12:	d103      	bne.n	3c1c <spi_select_slave+0xb8>
		return &(ports[port_index]->Group[group_index]);
    3c14:	095a      	lsrs	r2, r3, #5
    3c16:	01d2      	lsls	r2, r2, #7
    3c18:	4c0c      	ldr	r4, [pc, #48]	; (3c4c <spi_select_slave+0xe8>)
    3c1a:	1912      	adds	r2, r2, r4
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3c1c:	211f      	movs	r1, #31
    3c1e:	400b      	ands	r3, r1
    3c20:	2101      	movs	r1, #1
    3c22:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
    3c24:	6151      	str	r1, [r2, #20]
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
		}
	}
	return STATUS_OK;
    3c26:	2300      	movs	r3, #0
    3c28:	e00e      	b.n	3c48 <spi_select_slave+0xe4>
				/* Drive Slave Select low */
				port_pin_set_output_level(slave->ss_pin, false);
			}
		} else {
			/* Drive Slave Select high */
			port_pin_set_output_level(slave->ss_pin, true);
    3c2a:	780b      	ldrb	r3, [r1, #0]
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3c2c:	09d9      	lsrs	r1, r3, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    3c2e:	2200      	movs	r2, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    3c30:	2900      	cmp	r1, #0
    3c32:	d103      	bne.n	3c3c <spi_select_slave+0xd8>
		return &(ports[port_index]->Group[group_index]);
    3c34:	095a      	lsrs	r2, r3, #5
    3c36:	01d2      	lsls	r2, r2, #7
    3c38:	4904      	ldr	r1, [pc, #16]	; (3c4c <spi_select_slave+0xe8>)
    3c3a:	1852      	adds	r2, r2, r1
static inline void port_pin_set_output_level(
		const uint8_t gpio_pin,
		const bool level)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));
    3c3c:	211f      	movs	r1, #31
    3c3e:	400b      	ands	r3, r1
    3c40:	2101      	movs	r1, #1
    3c42:	4099      	lsls	r1, r3

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    3c44:	6191      	str	r1, [r2, #24]
		}
	}
	return STATUS_OK;
    3c46:	2300      	movs	r3, #0
}
    3c48:	1c18      	adds	r0, r3, #0
    3c4a:	bd10      	pop	{r4, pc}
    3c4c:	41004400 	.word	0x41004400

00003c50 <_spi_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _spi_interrupt_handler(
		uint8_t instance)
{
    3c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get device instance from the look-up table */
	struct spi_module *module
    3c52:	0080      	lsls	r0, r0, #2
    3c54:	4b67      	ldr	r3, [pc, #412]	; (3df4 <_spi_interrupt_handler+0x1a4>)
    3c56:	58c4      	ldr	r4, [r0, r3]
		= (struct spi_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    3c58:	6825      	ldr	r5, [r4, #0]

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
			module->enabled_callback & module->registered_callback;
    3c5a:	2336      	movs	r3, #54	; 0x36

	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Combine callback registered and enabled masks. */
	uint8_t callback_mask =
    3c5c:	5ce3      	ldrb	r3, [r4, r3]
    3c5e:	2237      	movs	r2, #55	; 0x37
    3c60:	5ca2      	ldrb	r2, [r4, r2]
    3c62:	1c17      	adds	r7, r2, #0
    3c64:	401f      	ands	r7, r3
			module->enabled_callback & module->registered_callback;

	/* Read and mask interrupt flag register */
	uint16_t interrupt_status = spi_hw->INTFLAG.reg;
    3c66:	7e2b      	ldrb	r3, [r5, #24]
	interrupt_status &= spi_hw->INTENSET.reg;
    3c68:	7dae      	ldrb	r6, [r5, #22]
    3c6a:	401e      	ands	r6, r3

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
    3c6c:	07f1      	lsls	r1, r6, #31
    3c6e:	d53b      	bpl.n	3ce8 <_spi_interrupt_handler+0x98>
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    3c70:	7963      	ldrb	r3, [r4, #5]
    3c72:	2b01      	cmp	r3, #1
    3c74:	d138      	bne.n	3ce8 <_spi_interrupt_handler+0x98>
			(module->dir == SPI_DIRECTION_READ)) {
    3c76:	7a63      	ldrb	r3, [r4, #9]
	interrupt_status &= spi_hw->INTENSET.reg;

	/* Data register empty interrupt */
	if (interrupt_status & SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY) {
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    3c78:	2b00      	cmp	r3, #0
    3c7a:	d10f      	bne.n	3c9c <_spi_interrupt_handler+0x4c>
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);

	/* Write dummy byte */
	spi_hw->DATA.reg = dummy_write;
    3c7c:	4b5e      	ldr	r3, [pc, #376]	; (3df8 <_spi_interrupt_handler+0x1a8>)
    3c7e:	881b      	ldrh	r3, [r3, #0]
    3c80:	62ab      	str	r3, [r5, #40]	; 0x28

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    3c82:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    3c84:	3b01      	subs	r3, #1
    3c86:	b29b      	uxth	r3, r3
    3c88:	8663      	strh	r3, [r4, #50]	; 0x32
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
			(module->dir == SPI_DIRECTION_READ)) {
			/* Send dummy byte when reading in master mode */
			_spi_write_dummy(module);
			if (module->remaining_dummy_buffer_length == 0) {
    3c8a:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    3c8c:	b29b      	uxth	r3, r3
    3c8e:	2b00      	cmp	r3, #0
    3c90:	d101      	bne.n	3c96 <_spi_interrupt_handler+0x46>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    3c92:	2301      	movs	r3, #1
    3c94:	752b      	strb	r3, [r5, #20]
			}
		}
#  endif

		if (0
    3c96:	7963      	ldrb	r3, [r4, #5]
    3c98:	2b01      	cmp	r3, #1
    3c9a:	d125      	bne.n	3ce8 <_spi_interrupt_handler+0x98>
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
			(module->dir != SPI_DIRECTION_READ))
    3c9c:	7a63      	ldrb	r3, [r4, #9]
		}
#  endif

		if (0
#  if CONF_SPI_MASTER_ENABLE == true
		|| ((module->mode == SPI_MODE_MASTER) &&
    3c9e:	2b00      	cmp	r3, #0
    3ca0:	d022      	beq.n	3ce8 <_spi_interrupt_handler+0x98>
 */
static void _spi_write(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    3ca2:	6822      	ldr	r2, [r4, #0]

	/* Write value will be at least 8-bits long */
	uint16_t data_to_send = *(module->tx_buffer_ptr);
    3ca4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    3ca6:	7819      	ldrb	r1, [r3, #0]
    3ca8:	b2c9      	uxtb	r1, r1
	/* Increment 8-bit pointer */
	(module->tx_buffer_ptr)++;
    3caa:	1c58      	adds	r0, r3, #1
    3cac:	62e0      	str	r0, [r4, #44]	; 0x2c

	if (module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3cae:	79a0      	ldrb	r0, [r4, #6]
    3cb0:	2801      	cmp	r0, #1
    3cb2:	d104      	bne.n	3cbe <_spi_interrupt_handler+0x6e>
		data_to_send |= ((*(module->tx_buffer_ptr)) << 8);
    3cb4:	7858      	ldrb	r0, [r3, #1]
    3cb6:	0200      	lsls	r0, r0, #8
    3cb8:	4301      	orrs	r1, r0
		/* Increment 8-bit pointer */
		(module->tx_buffer_ptr)++;
    3cba:	3302      	adds	r3, #2
    3cbc:	62e3      	str	r3, [r4, #44]	; 0x2c
	}

	/* Write the data to send*/
	spi_hw->DATA.reg = data_to_send & SERCOM_SPI_DATA_MASK;
    3cbe:	05cb      	lsls	r3, r1, #23
    3cc0:	0ddb      	lsrs	r3, r3, #23
    3cc2:	6293      	str	r3, [r2, #40]	; 0x28

	/* Decrement remaining buffer length */
	(module->remaining_tx_buffer_length)--;
    3cc4:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    3cc6:	3b01      	subs	r3, #1
    3cc8:	b29b      	uxth	r3, r3
    3cca:	86a3      	strh	r3, [r4, #52]	; 0x34
			(module->dir != SPI_DIRECTION_READ))
#  endif
		) {
			/* Write next byte from buffer */
			_spi_write(module);
			if (module->remaining_tx_buffer_length == 0) {
    3ccc:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
    3cce:	b29b      	uxth	r3, r3
    3cd0:	2b00      	cmp	r3, #0
    3cd2:	d109      	bne.n	3ce8 <_spi_interrupt_handler+0x98>
				/* Disable the Data Register Empty Interrupt */
				spi_hw->INTENCLR.reg
						= SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
    3cd4:	2301      	movs	r3, #1
    3cd6:	752b      	strb	r3, [r5, #20]

				if (module->dir == SPI_DIRECTION_WRITE &&
    3cd8:	7a63      	ldrb	r3, [r4, #9]
    3cda:	2b01      	cmp	r3, #1
    3cdc:	d104      	bne.n	3ce8 <_spi_interrupt_handler+0x98>
    3cde:	79e3      	ldrb	r3, [r4, #7]
    3ce0:	2b00      	cmp	r3, #0
    3ce2:	d101      	bne.n	3ce8 <_spi_interrupt_handler+0x98>
						!(module->receiver_enabled)) {
					/* Enable the Data Register transmit complete Interrupt */
					spi_hw->INTENSET.reg = SPI_INTERRUPT_FLAG_TX_COMPLETE;
    3ce4:	2302      	movs	r3, #2
    3ce6:	75ab      	strb	r3, [r5, #22]
			}
		}
	}

	/* Receive complete interrupt*/
	if (interrupt_status & SPI_INTERRUPT_FLAG_RX_COMPLETE) {
    3ce8:	0772      	lsls	r2, r6, #29
    3cea:	d561      	bpl.n	3db0 <_spi_interrupt_handler+0x160>
		/* Check for overflow */
		if (spi_hw->STATUS.reg & SERCOM_SPI_STATUS_BUFOVF) {
    3cec:	8b6b      	ldrh	r3, [r5, #26]
    3cee:	0759      	lsls	r1, r3, #29
    3cf0:	d514      	bpl.n	3d1c <_spi_interrupt_handler+0xcc>
			if (module->dir != SPI_DIRECTION_WRITE) {
    3cf2:	7a63      	ldrb	r3, [r4, #9]
    3cf4:	2b01      	cmp	r3, #1
    3cf6:	d00b      	beq.n	3d10 <_spi_interrupt_handler+0xc0>
				/* Store the error code */
				module->status = STATUS_ERR_OVERFLOW;
    3cf8:	221e      	movs	r2, #30
    3cfa:	2338      	movs	r3, #56	; 0x38
    3cfc:	54e2      	strb	r2, [r4, r3]

				/* End transaction */
				module->dir = SPI_DIRECTION_IDLE;
    3cfe:	2303      	movs	r3, #3
    3d00:	7263      	strb	r3, [r4, #9]

				spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE |
    3d02:	2305      	movs	r3, #5
    3d04:	752b      	strb	r3, [r5, #20]
						SPI_INTERRUPT_FLAG_DATA_REGISTER_EMPTY;
				/* Run callback if registered and enabled */
				if (callback_mask & (1 << SPI_CALLBACK_ERROR)) {
    3d06:	073a      	lsls	r2, r7, #28
    3d08:	d502      	bpl.n	3d10 <_spi_interrupt_handler+0xc0>
					(module->callback[SPI_CALLBACK_ERROR])(module);
    3d0a:	1c20      	adds	r0, r4, #0
    3d0c:	69a3      	ldr	r3, [r4, #24]
    3d0e:	4798      	blx	r3
				}
			}
			/* Flush */
			uint16_t flush = spi_hw->DATA.reg;
    3d10:	6aab      	ldr	r3, [r5, #40]	; 0x28
			UNUSED(flush);
			/* Clear overflow flag */
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
    3d12:	8b6a      	ldrh	r2, [r5, #26]
    3d14:	2304      	movs	r3, #4
    3d16:	4313      	orrs	r3, r2
    3d18:	836b      	strh	r3, [r5, #26]
    3d1a:	e049      	b.n	3db0 <_spi_interrupt_handler+0x160>
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
    3d1c:	7a63      	ldrb	r3, [r4, #9]
    3d1e:	2b01      	cmp	r3, #1
    3d20:	d116      	bne.n	3d50 <_spi_interrupt_handler+0x100>
 */
static void _spi_read_dummy(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    3d22:	6823      	ldr	r3, [r4, #0]
	uint16_t flush = 0;

	/* Read dummy byte */
	flush = spi_hw->DATA.reg;
    3d24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	UNUSED(flush);

	/* Decrement remaining dummy buffer length */
	module->remaining_dummy_buffer_length--;
    3d26:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    3d28:	3b01      	subs	r3, #1
    3d2a:	b29b      	uxth	r3, r3
    3d2c:	8663      	strh	r3, [r4, #50]	; 0x32
			spi_hw->STATUS.reg |= SERCOM_SPI_STATUS_BUFOVF;
		} else {
			if (module->dir == SPI_DIRECTION_WRITE) {
				/* Flush receive buffer when writing */
				_spi_read_dummy(module);
				if (module->remaining_dummy_buffer_length == 0) {
    3d2e:	8e63      	ldrh	r3, [r4, #50]	; 0x32
    3d30:	b29b      	uxth	r3, r3
    3d32:	2b00      	cmp	r3, #0
    3d34:	d13c      	bne.n	3db0 <_spi_interrupt_handler+0x160>
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    3d36:	2304      	movs	r3, #4
    3d38:	752b      	strb	r3, [r5, #20]
					module->status = STATUS_OK;
    3d3a:	2200      	movs	r2, #0
    3d3c:	2338      	movs	r3, #56	; 0x38
    3d3e:	54e2      	strb	r2, [r4, r3]
					module->dir = SPI_DIRECTION_IDLE;
    3d40:	2303      	movs	r3, #3
    3d42:	7263      	strb	r3, [r4, #9]
					/* Run callback if registered and enabled */
					if (callback_mask &
    3d44:	07f9      	lsls	r1, r7, #31
    3d46:	d533      	bpl.n	3db0 <_spi_interrupt_handler+0x160>
							(1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
						(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])(module);
    3d48:	1c20      	adds	r0, r4, #0
    3d4a:	68e2      	ldr	r2, [r4, #12]
    3d4c:	4790      	blx	r2
    3d4e:	e02f      	b.n	3db0 <_spi_interrupt_handler+0x160>
 */
static void _spi_read(
		struct spi_module *const module)
{
	/* Pointer to the hardware module instance */
	SercomSpi *const spi_hw = &(module->hw->SPI);
    3d50:	6823      	ldr	r3, [r4, #0]

	uint16_t received_data = (spi_hw->DATA.reg & SERCOM_SPI_DATA_MASK);
    3d52:	6a9a      	ldr	r2, [r3, #40]	; 0x28
    3d54:	05d2      	lsls	r2, r2, #23
    3d56:	0dd2      	lsrs	r2, r2, #23

	/* Read value will be at least 8-bits long */
	*(module->rx_buffer_ptr) = received_data;
    3d58:	b2d3      	uxtb	r3, r2
    3d5a:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    3d5c:	700b      	strb	r3, [r1, #0]
	/* Increment 8-bit pointer */
	module->rx_buffer_ptr += 1;
    3d5e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3d60:	1c59      	adds	r1, r3, #1
    3d62:	62a1      	str	r1, [r4, #40]	; 0x28

	if(module->character_size == SPI_CHARACTER_SIZE_9BIT) {
    3d64:	79a1      	ldrb	r1, [r4, #6]
    3d66:	2901      	cmp	r1, #1
    3d68:	d104      	bne.n	3d74 <_spi_interrupt_handler+0x124>
		/* 9-bit data, write next received byte to the buffer */
		*(module->rx_buffer_ptr) = (received_data >> 8);
    3d6a:	0a12      	lsrs	r2, r2, #8
    3d6c:	705a      	strb	r2, [r3, #1]
		/* Increment 8-bit pointer */
		module->rx_buffer_ptr += 1;
    3d6e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    3d70:	3301      	adds	r3, #1
    3d72:	62a3      	str	r3, [r4, #40]	; 0x28
	}

	/* Decrement length of the remaining buffer */
	module->remaining_rx_buffer_length--;
    3d74:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    3d76:	3b01      	subs	r3, #1
    3d78:	b29b      	uxth	r3, r3
    3d7a:	8623      	strh	r3, [r4, #48]	; 0x30
			} else {
				/* Read data register */
				_spi_read(module);

				/* Check if the last character have been received */
				if (module->remaining_rx_buffer_length == 0) {
    3d7c:	8e23      	ldrh	r3, [r4, #48]	; 0x30
    3d7e:	b29b      	uxth	r3, r3
    3d80:	2b00      	cmp	r3, #0
    3d82:	d115      	bne.n	3db0 <_spi_interrupt_handler+0x160>
					module->status = STATUS_OK;
    3d84:	2200      	movs	r2, #0
    3d86:	2338      	movs	r3, #56	; 0x38
    3d88:	54e2      	strb	r2, [r4, r3]
					/* Disable RX Complete Interrupt and set status */
					spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_RX_COMPLETE;
    3d8a:	2304      	movs	r3, #4
    3d8c:	752b      	strb	r3, [r5, #20]
					if(module->dir == SPI_DIRECTION_BOTH) {
    3d8e:	7a63      	ldrb	r3, [r4, #9]
    3d90:	2b02      	cmp	r3, #2
    3d92:	d105      	bne.n	3da0 <_spi_interrupt_handler+0x150>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSCEIVED)) {
    3d94:	077a      	lsls	r2, r7, #29
    3d96:	d50b      	bpl.n	3db0 <_spi_interrupt_handler+0x160>
							(module->callback[SPI_CALLBACK_BUFFER_TRANSCEIVED])(module);
    3d98:	1c20      	adds	r0, r4, #0
    3d9a:	6963      	ldr	r3, [r4, #20]
    3d9c:	4798      	blx	r3
    3d9e:	e007      	b.n	3db0 <_spi_interrupt_handler+0x160>
						}
					} else if (module->dir == SPI_DIRECTION_READ) {
    3da0:	7a63      	ldrb	r3, [r4, #9]
    3da2:	2b00      	cmp	r3, #0
    3da4:	d104      	bne.n	3db0 <_spi_interrupt_handler+0x160>
						if (callback_mask & (1 << SPI_CALLBACK_BUFFER_RECEIVED)) {
    3da6:	07b9      	lsls	r1, r7, #30
    3da8:	d502      	bpl.n	3db0 <_spi_interrupt_handler+0x160>
							(module->callback[SPI_CALLBACK_BUFFER_RECEIVED])(module);
    3daa:	1c20      	adds	r0, r4, #0
    3dac:	6922      	ldr	r2, [r4, #16]
    3dae:	4790      	blx	r2
			}
		}
	}

	/* Transmit complete */
	if (interrupt_status & SPI_INTERRUPT_FLAG_TX_COMPLETE) {
    3db0:	07b3      	lsls	r3, r6, #30
    3db2:	d514      	bpl.n	3dde <_spi_interrupt_handler+0x18e>
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    3db4:	7963      	ldrb	r3, [r4, #5]
    3db6:	2b01      	cmp	r3, #1
    3db8:	d111      	bne.n	3dde <_spi_interrupt_handler+0x18e>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    3dba:	7a63      	ldrb	r3, [r4, #9]
			}

		}
#  endif
#  if CONF_SPI_MASTER_ENABLE == true
		if ((module->mode == SPI_MODE_MASTER) &&
    3dbc:	2b01      	cmp	r3, #1
    3dbe:	d10e      	bne.n	3dde <_spi_interrupt_handler+0x18e>
			(module->dir == SPI_DIRECTION_WRITE) && !(module->receiver_enabled)) {
    3dc0:	79e3      	ldrb	r3, [r4, #7]
    3dc2:	2b00      	cmp	r3, #0
    3dc4:	d10b      	bne.n	3dde <_spi_interrupt_handler+0x18e>
		  	/* Clear interrupt flag */
		 	spi_hw->INTENCLR.reg
					= SPI_INTERRUPT_FLAG_TX_COMPLETE;
    3dc6:	2302      	movs	r3, #2
    3dc8:	752b      	strb	r3, [r5, #20]
			/* Buffer sent with receiver disabled */
			module->dir = SPI_DIRECTION_IDLE;
    3dca:	2303      	movs	r3, #3
    3dcc:	7263      	strb	r3, [r4, #9]
			module->status = STATUS_OK;
    3dce:	2200      	movs	r2, #0
    3dd0:	2338      	movs	r3, #56	; 0x38
    3dd2:	54e2      	strb	r2, [r4, r3]
			/* Run callback if registered and enabled */
			if (callback_mask & (1 << SPI_CALLBACK_BUFFER_TRANSMITTED)){
    3dd4:	07f9      	lsls	r1, r7, #31
    3dd6:	d502      	bpl.n	3dde <_spi_interrupt_handler+0x18e>
				(module->callback[SPI_CALLBACK_BUFFER_TRANSMITTED])
						(module);
    3dd8:	1c20      	adds	r0, r4, #0
    3dda:	68e2      	ldr	r2, [r4, #12]
    3ddc:	4790      	blx	r2
#  endif
#  endif

#  ifdef FEATURE_SPI_ERROR_INTERRUPT
	/* When combined error happen */
	if (interrupt_status & SPI_INTERRUPT_FLAG_COMBINED_ERROR) {
    3dde:	09f6      	lsrs	r6, r6, #7
    3de0:	d007      	beq.n	3df2 <_spi_interrupt_handler+0x1a2>
		/* Disable interrupts */
		spi_hw->INTENCLR.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    3de2:	2380      	movs	r3, #128	; 0x80
    3de4:	752b      	strb	r3, [r5, #20]
		/* Clear interrupt flag */
		spi_hw->INTFLAG.reg = SPI_INTERRUPT_FLAG_COMBINED_ERROR;
    3de6:	762b      	strb	r3, [r5, #24]

		if (callback_mask & (1 << SPI_CALLBACK_COMBINED_ERROR)) {
    3de8:	067b      	lsls	r3, r7, #25
    3dea:	d502      	bpl.n	3df2 <_spi_interrupt_handler+0x1a2>
			(module->callback[SPI_CALLBACK_COMBINED_ERROR])(module);
    3dec:	6a63      	ldr	r3, [r4, #36]	; 0x24
    3dee:	1c20      	adds	r0, r4, #0
    3df0:	4798      	blx	r3
		}
	}
#  endif
}
    3df2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    3df4:	200003f8 	.word	0x200003f8
    3df8:	20000410 	.word	0x20000410

00003dfc <usart_init>:
 */
enum status_code usart_init(
		struct usart_module *const module,
		Sercom *const hw,
		const struct usart_config *const config)
{
    3dfc:	b5f0      	push	{r4, r5, r6, r7, lr}
    3dfe:	465f      	mov	r7, fp
    3e00:	4656      	mov	r6, sl
    3e02:	464d      	mov	r5, r9
    3e04:	4644      	mov	r4, r8
    3e06:	b4f0      	push	{r4, r5, r6, r7}
    3e08:	b091      	sub	sp, #68	; 0x44
    3e0a:	1c05      	adds	r5, r0, #0
    3e0c:	1c0c      	adds	r4, r1, #0
    3e0e:	1c16      	adds	r6, r2, #0
	Assert(config);

	enum status_code status_code = STATUS_OK;

	/* Assign module pointer to software instance struct */
	module->hw = hw;
    3e10:	6029      	str	r1, [r5, #0]

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3e12:	1c08      	adds	r0, r1, #0
    3e14:	4bad      	ldr	r3, [pc, #692]	; (40cc <usart_init+0x2d0>)
    3e16:	4798      	blx	r3
    3e18:	1c02      	adds	r2, r0, #0
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    3e1a:	6823      	ldr	r3, [r4, #0]
		/* The module is busy resetting itself */
		return STATUS_BUSY;
    3e1c:	2005      	movs	r0, #5
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
    3e1e:	07d9      	lsls	r1, r3, #31
    3e20:	d500      	bpl.n	3e24 <usart_init+0x28>
    3e22:	e14b      	b.n	40bc <usart_init+0x2c0>
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3e24:	6823      	ldr	r3, [r4, #0]
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
    3e26:	201c      	movs	r0, #28
	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_SWRST) {
		/* The module is busy resetting itself */
		return STATUS_BUSY;
	}

	if (usart_hw->CTRLA.reg & SERCOM_USART_CTRLA_ENABLE) {
    3e28:	079f      	lsls	r7, r3, #30
    3e2a:	d500      	bpl.n	3e2e <usart_init+0x32>
    3e2c:	e146      	b.n	40bc <usart_init+0x2c0>
    3e2e:	4ba8      	ldr	r3, [pc, #672]	; (40d0 <usart_init+0x2d4>)
    3e30:	6a18      	ldr	r0, [r3, #32]

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
    3e32:	1c91      	adds	r1, r2, #2
		/* Check the module is enabled */
		return STATUS_ERR_DENIED;
	}

	/* Turn on module in PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
    3e34:	2701      	movs	r7, #1
    3e36:	408f      	lsls	r7, r1
    3e38:	1c39      	adds	r1, r7, #0
    3e3a:	4301      	orrs	r1, r0
    3e3c:	6219      	str	r1, [r3, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
    3e3e:	a90f      	add	r1, sp, #60	; 0x3c
    3e40:	272d      	movs	r7, #45	; 0x2d
    3e42:	5df3      	ldrb	r3, [r6, r7]
    3e44:	700b      	strb	r3, [r1, #0]
#if (SAML21)
	uint32_t pm_index     = sercom_index + MCLK_APBCMASK_SERCOM0_Pos;
#else
	uint32_t pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
#endif
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3e46:	3214      	adds	r2, #20

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
    3e48:	b2d2      	uxtb	r2, r2
    3e4a:	4690      	mov	r8, r2
    3e4c:	1c10      	adds	r0, r2, #0
    3e4e:	4ba1      	ldr	r3, [pc, #644]	; (40d4 <usart_init+0x2d8>)
    3e50:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
    3e52:	4640      	mov	r0, r8
    3e54:	4ba0      	ldr	r3, [pc, #640]	; (40d8 <usart_init+0x2dc>)
    3e56:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
    3e58:	5df0      	ldrb	r0, [r6, r7]
    3e5a:	2100      	movs	r1, #0
    3e5c:	4b9f      	ldr	r3, [pc, #636]	; (40dc <usart_init+0x2e0>)
    3e5e:	4798      	blx	r3

	/* Set character size */
	module->character_size = config->character_size;
    3e60:	7af3      	ldrb	r3, [r6, #11]
    3e62:	716b      	strb	r3, [r5, #5]

	/* Set transmitter and receiver status */
	module->receiver_enabled = config->receiver_enable;
    3e64:	2324      	movs	r3, #36	; 0x24
    3e66:	5cf3      	ldrb	r3, [r6, r3]
    3e68:	71ab      	strb	r3, [r5, #6]
	module->transmitter_enabled = config->transmitter_enable;
    3e6a:	2325      	movs	r3, #37	; 0x25
    3e6c:	5cf3      	ldrb	r3, [r6, r3]
    3e6e:	71eb      	strb	r3, [r5, #7]

#ifdef FEATURE_USART_LIN_SLAVE
	module->lin_slave_enabled = config->lin_slave_enable;
    3e70:	7ef3      	ldrb	r3, [r6, #27]
    3e72:	722b      	strb	r3, [r5, #8]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	module->start_frame_detection_enabled = config->start_frame_detection_enable;
    3e74:	7f33      	ldrb	r3, [r6, #28]
    3e76:	726b      	strb	r3, [r5, #9]
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    3e78:	6829      	ldr	r1, [r5, #0]
    3e7a:	4688      	mov	r8, r1

	/* Index for generic clock */
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
    3e7c:	1c08      	adds	r0, r1, #0
    3e7e:	4b93      	ldr	r3, [pc, #588]	; (40cc <usart_init+0x2d0>)
    3e80:	4798      	blx	r3
	uint32_t gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
    3e82:	3014      	adds	r0, #20

	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;
    3e84:	2200      	movs	r2, #0
    3e86:	466b      	mov	r3, sp
    3e88:	84da      	strh	r2, [r3, #38]	; 0x26

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;

#ifdef FEATURE_USART_OVER_SAMPLE
	switch (config->sample_rate) {
    3e8a:	8a32      	ldrh	r2, [r6, #16]
    3e8c:	9202      	str	r2, [sp, #8]
    3e8e:	2380      	movs	r3, #128	; 0x80
    3e90:	01db      	lsls	r3, r3, #7
    3e92:	429a      	cmp	r2, r3
    3e94:	d021      	beq.n	3eda <usart_init+0xde>
    3e96:	2380      	movs	r3, #128	; 0x80
    3e98:	01db      	lsls	r3, r3, #7
    3e9a:	429a      	cmp	r2, r3
    3e9c:	d804      	bhi.n	3ea8 <usart_init+0xac>
    3e9e:	2380      	movs	r3, #128	; 0x80
    3ea0:	019b      	lsls	r3, r3, #6
    3ea2:	429a      	cmp	r2, r3
    3ea4:	d011      	beq.n	3eca <usart_init+0xce>
    3ea6:	e008      	b.n	3eba <usart_init+0xbe>
    3ea8:	23c0      	movs	r3, #192	; 0xc0
    3eaa:	01db      	lsls	r3, r3, #7
    3eac:	9f02      	ldr	r7, [sp, #8]
    3eae:	429f      	cmp	r7, r3
    3eb0:	d00f      	beq.n	3ed2 <usart_init+0xd6>
    3eb2:	2380      	movs	r3, #128	; 0x80
    3eb4:	021b      	lsls	r3, r3, #8
    3eb6:	429f      	cmp	r7, r3
    3eb8:	d003      	beq.n	3ec2 <usart_init+0xc6>
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
	enum sercom_asynchronous_sample_num sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    3eba:	2710      	movs	r7, #16
    3ebc:	9706      	str	r7, [sp, #24]
	/* Cache new register values to minimize the number of register writes */
	uint32_t ctrla = 0;
	uint32_t ctrlb = 0;
	uint16_t baud  = 0;

	enum sercom_asynchronous_operation_mode mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3ebe:	2700      	movs	r7, #0
    3ec0:	e00e      	b.n	3ee0 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
    3ec2:	2703      	movs	r7, #3
    3ec4:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
			break;
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3ec6:	2700      	movs	r7, #0
    3ec8:	e00a      	b.n	3ee0 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
    3eca:	2710      	movs	r7, #16
    3ecc:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_3X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_3;
			break;
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    3ece:	2701      	movs	r7, #1
    3ed0:	e006      	b.n	3ee0 <usart_init+0xe4>
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    3ed2:	2708      	movs	r7, #8
    3ed4:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_FRACTIONAL:
			mode = SERCOM_ASYNC_OPERATION_MODE_FRACTIONAL;
    3ed6:	2701      	movs	r7, #1
    3ed8:	e002      	b.n	3ee0 <usart_init+0xe4>
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_8;
    3eda:	2708      	movs	r7, #8
    3edc:	9706      	str	r7, [sp, #24]
		case USART_SAMPLE_RATE_16X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
			sample_num = SERCOM_ASYNC_SAMPLE_NUM_16;
			break;
		case USART_SAMPLE_RATE_8X_ARITHMETIC:
			mode = SERCOM_ASYNC_OPERATION_MODE_ARITHMETIC;
    3ede:	2700      	movs	r7, #0
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    3ee0:	6831      	ldr	r1, [r6, #0]
    3ee2:	9103      	str	r1, [sp, #12]
		(uint32_t)config->mux_setting |
    3ee4:	68f2      	ldr	r2, [r6, #12]
    3ee6:	4691      	mov	r9, r2
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    3ee8:	6973      	ldr	r3, [r6, #20]
    3eea:	9304      	str	r3, [sp, #16]
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    3eec:	7e31      	ldrb	r1, [r6, #24]
    3eee:	468a      	mov	sl, r1
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    3ef0:	2326      	movs	r3, #38	; 0x26
    3ef2:	5cf3      	ldrb	r3, [r6, r3]
    3ef4:	469b      	mov	fp, r3

	enum status_code status_code = STATUS_OK;

	/* Get baud value from mode and clock */
	switch (config->transfer_mode)
    3ef6:	6873      	ldr	r3, [r6, #4]
    3ef8:	2b00      	cmp	r3, #0
    3efa:	d013      	beq.n	3f24 <usart_init+0x128>
    3efc:	2280      	movs	r2, #128	; 0x80
    3efe:	0552      	lsls	r2, r2, #21
    3f00:	4293      	cmp	r3, r2
    3f02:	d12e      	bne.n	3f62 <usart_init+0x166>
	{
		case USART_TRANSFER_SYNCHRONOUSLY:
			if (!config->use_external_clock) {
    3f04:	2327      	movs	r3, #39	; 0x27
    3f06:	5cf3      	ldrb	r3, [r6, r3]
    3f08:	2b00      	cmp	r3, #0
    3f0a:	d12e      	bne.n	3f6a <usart_init+0x16e>
				status_code = _sercom_get_sync_baud_val(config->baudrate,
    3f0c:	6a37      	ldr	r7, [r6, #32]
    3f0e:	b2c0      	uxtb	r0, r0
    3f10:	4b73      	ldr	r3, [pc, #460]	; (40e0 <usart_init+0x2e4>)
    3f12:	4798      	blx	r3
    3f14:	1c01      	adds	r1, r0, #0
    3f16:	1c38      	adds	r0, r7, #0
    3f18:	466a      	mov	r2, sp
    3f1a:	3226      	adds	r2, #38	; 0x26
    3f1c:	4b71      	ldr	r3, [pc, #452]	; (40e4 <usart_init+0x2e8>)
    3f1e:	4798      	blx	r3
    3f20:	1c03      	adds	r3, r0, #0
    3f22:	e01f      	b.n	3f64 <usart_init+0x168>
			}

			break;

		case USART_TRANSFER_ASYNCHRONOUSLY:
			if (config->use_external_clock) {
    3f24:	2327      	movs	r3, #39	; 0x27
    3f26:	5cf3      	ldrb	r3, [r6, r3]
    3f28:	2b00      	cmp	r3, #0
    3f2a:	d00a      	beq.n	3f42 <usart_init+0x146>
				status_code =
    3f2c:	9a06      	ldr	r2, [sp, #24]
    3f2e:	9200      	str	r2, [sp, #0]
    3f30:	6a30      	ldr	r0, [r6, #32]
    3f32:	6ab1      	ldr	r1, [r6, #40]	; 0x28
    3f34:	466a      	mov	r2, sp
    3f36:	3226      	adds	r2, #38	; 0x26
    3f38:	1c3b      	adds	r3, r7, #0
    3f3a:	4f6b      	ldr	r7, [pc, #428]	; (40e8 <usart_init+0x2ec>)
    3f3c:	47b8      	blx	r7
    3f3e:	1c03      	adds	r3, r0, #0
    3f40:	e010      	b.n	3f64 <usart_init+0x168>
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
    3f42:	6a31      	ldr	r1, [r6, #32]
    3f44:	9107      	str	r1, [sp, #28]
    3f46:	b2c0      	uxtb	r0, r0
    3f48:	4b65      	ldr	r3, [pc, #404]	; (40e0 <usart_init+0x2e4>)
    3f4a:	4798      	blx	r3
    3f4c:	1c01      	adds	r1, r0, #0
			if (config->use_external_clock) {
				status_code =
						_sercom_get_async_baud_val(config->baudrate,
							config->ext_clock_freq, &baud, mode, sample_num);
			} else {
				status_code =
    3f4e:	9a06      	ldr	r2, [sp, #24]
    3f50:	9200      	str	r2, [sp, #0]
    3f52:	9807      	ldr	r0, [sp, #28]
    3f54:	466a      	mov	r2, sp
    3f56:	3226      	adds	r2, #38	; 0x26
    3f58:	1c3b      	adds	r3, r7, #0
    3f5a:	4f63      	ldr	r7, [pc, #396]	; (40e8 <usart_init+0x2ec>)
    3f5c:	47b8      	blx	r7
    3f5e:	1c03      	adds	r3, r0, #0
    3f60:	e000      	b.n	3f64 <usart_init+0x168>
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);

	enum status_code status_code = STATUS_OK;
    3f62:	2300      	movs	r3, #0
    3f64:	1e18      	subs	r0, r3, #0

			break;
	}

	/* Check if calculating the baudrate failed */
	if (status_code != STATUS_OK) {
    3f66:	d000      	beq.n	3f6a <usart_init+0x16e>
    3f68:	e0a8      	b.n	40bc <usart_init+0x2c0>
		/* Abort */
		return status_code;
	}

#ifdef FEATURE_USART_IRDA
	if(config->encoding_format_enable) {
    3f6a:	7e73      	ldrb	r3, [r6, #25]
    3f6c:	2b00      	cmp	r3, #0
    3f6e:	d002      	beq.n	3f76 <usart_init+0x17a>
		usart_hw->RXPL.reg = config->receive_pulse_length;
    3f70:	7eb3      	ldrb	r3, [r6, #26]
    3f72:	4641      	mov	r1, r8
    3f74:	738b      	strb	r3, [r1, #14]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    3f76:	682a      	ldr	r2, [r5, #0]
    3f78:	9f02      	ldr	r7, [sp, #8]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    3f7a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    3f7c:	2b00      	cmp	r3, #0
    3f7e:	d1fc      	bne.n	3f7a <usart_init+0x17e>
    3f80:	9702      	str	r7, [sp, #8]

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/*Set baud val */
	usart_hw->BAUD.reg = baud;
    3f82:	466b      	mov	r3, sp
    3f84:	3326      	adds	r3, #38	; 0x26
    3f86:	881b      	ldrh	r3, [r3, #0]
    3f88:	4642      	mov	r2, r8
    3f8a:	8193      	strh	r3, [r2, #12]
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    3f8c:	464b      	mov	r3, r9
    3f8e:	9f03      	ldr	r7, [sp, #12]
    3f90:	433b      	orrs	r3, r7
		(uint32_t)config->mux_setting |
    3f92:	9f04      	ldr	r7, [sp, #16]
    3f94:	433b      	orrs	r3, r7
	#ifdef FEATURE_USART_OVER_SAMPLE
		config->sample_adjustment |
    3f96:	6871      	ldr	r1, [r6, #4]
    3f98:	430b      	orrs	r3, r1
		config->sample_rate |
    3f9a:	9f02      	ldr	r7, [sp, #8]
    3f9c:	431f      	orrs	r7, r3
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
    3f9e:	4652      	mov	r2, sl
    3fa0:	0213      	lsls	r3, r2, #8
			break;
	}
#endif

	/* Set data order, internal muxing, and clock polarity */
	ctrla = (uint32_t)config->data_order |
    3fa2:	431f      	orrs	r7, r3
		config->sample_rate |
	#endif
	#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
		(config->immediate_buffer_overflow_notification << SERCOM_USART_CTRLA_IBON_Pos) |
	#endif
		(config->clock_polarity_inverted << SERCOM_USART_CTRLA_CPOL_Pos);
    3fa4:	4659      	mov	r1, fp
    3fa6:	074b      	lsls	r3, r1, #29

	/*Set baud val */
	usart_hw->BAUD.reg = baud;

	/* Set sample mode */
	ctrla |= config->transfer_mode;
    3fa8:	431f      	orrs	r7, r3

	if (config->use_external_clock == false) {
    3faa:	2327      	movs	r3, #39	; 0x27
    3fac:	5cf3      	ldrb	r3, [r6, r3]
    3fae:	2b00      	cmp	r3, #0
    3fb0:	d101      	bne.n	3fb6 <usart_init+0x1ba>
		ctrla |= SERCOM_USART_CTRLA_MODE(0x1);
    3fb2:	2304      	movs	r3, #4
    3fb4:	431f      	orrs	r7, r3
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    3fb6:	7e71      	ldrb	r1, [r6, #25]
    3fb8:	0289      	lsls	r1, r1, #10
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    3fba:	7f33      	ldrb	r3, [r6, #28]
    3fbc:	025b      	lsls	r3, r3, #9
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
    3fbe:	4319      	orrs	r1, r3
    3fc0:	7af2      	ldrb	r2, [r6, #11]
    3fc2:	7ab3      	ldrb	r3, [r6, #10]
    3fc4:	4313      	orrs	r3, r2
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
    3fc6:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    3fc8:	7f73      	ldrb	r3, [r6, #29]
    3fca:	021b      	lsls	r3, r3, #8
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
		#ifdef FEATURE_USART_IRDA
			(config->encoding_format_enable << SERCOM_USART_CTRLB_ENC_Pos) |
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
    3fcc:	4319      	orrs	r1, r3
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
    3fce:	2324      	movs	r3, #36	; 0x24
    3fd0:	5cf3      	ldrb	r3, [r6, r3]
    3fd2:	045b      	lsls	r3, r3, #17
		#endif
		#ifdef FEATURE_USART_START_FRAME_DECTION
			(config->start_frame_detection_enable << SERCOM_USART_CTRLB_SFDE_Pos) |
		#endif
		#ifdef FEATURE_USART_COLLISION_DECTION
			(config->collision_detection_enable << SERCOM_USART_CTRLB_COLDEN_Pos) |
    3fd4:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);
    3fd6:	2325      	movs	r3, #37	; 0x25
    3fd8:	5cf3      	ldrb	r3, [r6, r3]
    3fda:	041b      	lsls	r3, r3, #16
	else {
		ctrla |= SERCOM_USART_CTRLA_MODE(0x0);
	}

	/* Set stopbits, character size and enable transceivers */
	ctrlb = (uint32_t)config->stopbits | (uint32_t)config->character_size |
    3fdc:	4319      	orrs	r1, r3
		#endif
			(config->receiver_enable << SERCOM_USART_CTRLB_RXEN_Pos) |
			(config->transmitter_enable << SERCOM_USART_CTRLB_TXEN_Pos);

	/* Check parity mode bits */
	if (config->parity != USART_PARITY_NONE) {
    3fde:	8933      	ldrh	r3, [r6, #8]
    3fe0:	2bff      	cmp	r3, #255	; 0xff
    3fe2:	d00b      	beq.n	3ffc <usart_init+0x200>
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    3fe4:	7ef2      	ldrb	r2, [r6, #27]
    3fe6:	2a00      	cmp	r2, #0
    3fe8:	d003      	beq.n	3ff2 <usart_init+0x1f6>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x5);
    3fea:	22a0      	movs	r2, #160	; 0xa0
    3fec:	04d2      	lsls	r2, r2, #19
    3fee:	4317      	orrs	r7, r2
    3ff0:	e002      	b.n	3ff8 <usart_init+0x1fc>
		} else {
			ctrla |= SERCOM_USART_CTRLA_FORM(1);
    3ff2:	2280      	movs	r2, #128	; 0x80
    3ff4:	0452      	lsls	r2, r2, #17
    3ff6:	4317      	orrs	r7, r2
		}
#else
		ctrla |= SERCOM_USART_CTRLA_FORM(1);
#endif
		ctrlb |= config->parity;
    3ff8:	4319      	orrs	r1, r3
    3ffa:	e005      	b.n	4008 <usart_init+0x20c>
	} else {
#ifdef FEATURE_USART_LIN_SLAVE
		if(config->lin_slave_enable) {
    3ffc:	7ef3      	ldrb	r3, [r6, #27]
    3ffe:	2b00      	cmp	r3, #0
    4000:	d002      	beq.n	4008 <usart_init+0x20c>
			ctrla |= SERCOM_USART_CTRLA_FORM(0x4);
    4002:	2380      	movs	r3, #128	; 0x80
    4004:	04db      	lsls	r3, r3, #19
    4006:	431f      	orrs	r7, r3
		ctrla |= SERCOM_USART_CTRLA_FORM(0);
#endif
	}

	/* Set whether module should run in standby. */
	if (config->run_in_standby || system_is_debugger_present()) {
    4008:	232c      	movs	r3, #44	; 0x2c
    400a:	5cf3      	ldrb	r3, [r6, r3]
    400c:	2b00      	cmp	r3, #0
    400e:	d103      	bne.n	4018 <usart_init+0x21c>
    4010:	4b36      	ldr	r3, [pc, #216]	; (40ec <usart_init+0x2f0>)
    4012:	789b      	ldrb	r3, [r3, #2]
    4014:	079a      	lsls	r2, r3, #30
    4016:	d501      	bpl.n	401c <usart_init+0x220>
		ctrla |= SERCOM_USART_CTRLA_RUNSTDBY;
    4018:	2380      	movs	r3, #128	; 0x80
    401a:	431f      	orrs	r7, r3
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    401c:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    401e:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    4020:	2b00      	cmp	r3, #0
    4022:	d1fc      	bne.n	401e <usart_init+0x222>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLB */
	usart_hw->CTRLB.reg = ctrlb;
    4024:	4643      	mov	r3, r8
    4026:	6059      	str	r1, [r3, #4]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    4028:	682a      	ldr	r2, [r5, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    402a:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    402c:	2b00      	cmp	r3, #0
    402e:	d1fc      	bne.n	402a <usart_init+0x22e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write configuration to CTRLA */
	usart_hw->CTRLA.reg = ctrla;
    4030:	4641      	mov	r1, r8
    4032:	600f      	str	r7, [r1, #0]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
    4034:	ab0e      	add	r3, sp, #56	; 0x38
    4036:	2280      	movs	r2, #128	; 0x80
    4038:	701a      	strb	r2, [r3, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
    403a:	2200      	movs	r2, #0
    403c:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
    403e:	70da      	strb	r2, [r3, #3]
	}

	struct system_pinmux_config pin_conf;
	system_pinmux_get_config_defaults(&pin_conf);
	pin_conf.direction = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pin_conf.input_pull = SYSTEM_PINMUX_PIN_PULL_NONE;
    4040:	709a      	strb	r2, [r3, #2]

	uint32_t pad_pinmuxes[] = {
    4042:	6b32      	ldr	r2, [r6, #48]	; 0x30
    4044:	920a      	str	r2, [sp, #40]	; 0x28
    4046:	6b73      	ldr	r3, [r6, #52]	; 0x34
    4048:	930b      	str	r3, [sp, #44]	; 0x2c
    404a:	6bb7      	ldr	r7, [r6, #56]	; 0x38
    404c:	970c      	str	r7, [sp, #48]	; 0x30
    404e:	6bf6      	ldr	r6, [r6, #60]	; 0x3c
    4050:	960d      	str	r6, [sp, #52]	; 0x34
    4052:	2700      	movs	r7, #0
		if (current_pinmux == PINMUX_DEFAULT) {
			current_pinmux = _sercom_get_default_pad(hw, pad);
		}

		if (current_pinmux != PINMUX_UNUSED) {
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    4054:	ae0e      	add	r6, sp, #56	; 0x38
    4056:	b2f9      	uxtb	r1, r7
    4058:	00bb      	lsls	r3, r7, #2
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
		uint32_t current_pinmux = pad_pinmuxes[pad];
    405a:	aa0a      	add	r2, sp, #40	; 0x28
    405c:	5898      	ldr	r0, [r3, r2]

		if (current_pinmux == PINMUX_DEFAULT) {
    405e:	2800      	cmp	r0, #0
    4060:	d102      	bne.n	4068 <usart_init+0x26c>
			current_pinmux = _sercom_get_default_pad(hw, pad);
    4062:	1c20      	adds	r0, r4, #0
    4064:	4a22      	ldr	r2, [pc, #136]	; (40f0 <usart_init+0x2f4>)
    4066:	4790      	blx	r2
		}

		if (current_pinmux != PINMUX_UNUSED) {
    4068:	1c43      	adds	r3, r0, #1
    406a:	d005      	beq.n	4078 <usart_init+0x27c>
			pin_conf.mux_position = current_pinmux & 0xFFFF;
    406c:	7030      	strb	r0, [r6, #0]
			system_pinmux_pin_set_config(current_pinmux >> 16, &pin_conf);
    406e:	0c00      	lsrs	r0, r0, #16
    4070:	b2c0      	uxtb	r0, r0
    4072:	1c31      	adds	r1, r6, #0
    4074:	4a1f      	ldr	r2, [pc, #124]	; (40f4 <usart_init+0x2f8>)
    4076:	4790      	blx	r2
    4078:	3701      	adds	r7, #1
			config->pinmux_pad0, config->pinmux_pad1,
			config->pinmux_pad2, config->pinmux_pad3
		};

	/* Configure the SERCOM pins according to the user configuration */
	for (uint8_t pad = 0; pad < 4; pad++) {
    407a:	2f04      	cmp	r7, #4
    407c:	d1eb      	bne.n	4056 <usart_init+0x25a>
	}

#if USART_CALLBACK_MODE == true
	/* Initialize parameters */
	for (uint32_t i = 0; i < USART_CALLBACK_N; i++) {
		module->callback[i]            = NULL;
    407e:	2300      	movs	r3, #0
    4080:	60eb      	str	r3, [r5, #12]
    4082:	612b      	str	r3, [r5, #16]
    4084:	616b      	str	r3, [r5, #20]
    4086:	61ab      	str	r3, [r5, #24]
    4088:	61eb      	str	r3, [r5, #28]
    408a:	622b      	str	r3, [r5, #32]
	}

	module->tx_buffer_ptr              = NULL;
    408c:	62ab      	str	r3, [r5, #40]	; 0x28
	module->rx_buffer_ptr              = NULL;
    408e:	626b      	str	r3, [r5, #36]	; 0x24
	module->remaining_tx_buffer_length = 0x0000;
    4090:	2200      	movs	r2, #0
    4092:	85eb      	strh	r3, [r5, #46]	; 0x2e
	module->remaining_rx_buffer_length = 0x0000;
    4094:	85ab      	strh	r3, [r5, #44]	; 0x2c
	module->callback_reg_mask          = 0x00;
    4096:	2330      	movs	r3, #48	; 0x30
    4098:	54ea      	strb	r2, [r5, r3]
	module->callback_enable_mask       = 0x00;
    409a:	2331      	movs	r3, #49	; 0x31
    409c:	54ea      	strb	r2, [r5, r3]
	module->rx_status                  = STATUS_OK;
    409e:	2332      	movs	r3, #50	; 0x32
    40a0:	54ea      	strb	r2, [r5, r3]
	module->tx_status                  = STATUS_OK;
    40a2:	2333      	movs	r3, #51	; 0x33
    40a4:	54ea      	strb	r2, [r5, r3]

	/* Set interrupt handler and register USART software module struct in
	 * look-up table */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
    40a6:	6828      	ldr	r0, [r5, #0]
    40a8:	4b08      	ldr	r3, [pc, #32]	; (40cc <usart_init+0x2d0>)
    40aa:	4798      	blx	r3
    40ac:	1c04      	adds	r4, r0, #0
	_sercom_set_handler(instance_index, _usart_interrupt_handler);
    40ae:	4912      	ldr	r1, [pc, #72]	; (40f8 <usart_init+0x2fc>)
    40b0:	4b12      	ldr	r3, [pc, #72]	; (40fc <usart_init+0x300>)
    40b2:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
    40b4:	00a4      	lsls	r4, r4, #2
    40b6:	4b12      	ldr	r3, [pc, #72]	; (4100 <usart_init+0x304>)
    40b8:	50e5      	str	r5, [r4, r3]
#endif

	return status_code;
    40ba:	2000      	movs	r0, #0
}
    40bc:	b011      	add	sp, #68	; 0x44
    40be:	bc3c      	pop	{r2, r3, r4, r5}
    40c0:	4690      	mov	r8, r2
    40c2:	4699      	mov	r9, r3
    40c4:	46a2      	mov	sl, r4
    40c6:	46ab      	mov	fp, r5
    40c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    40ca:	46c0      	nop			; (mov r8, r8)
    40cc:	00003881 	.word	0x00003881
    40d0:	40000400 	.word	0x40000400
    40d4:	00004a59 	.word	0x00004a59
    40d8:	000049cd 	.word	0x000049cd
    40dc:	000036a9 	.word	0x000036a9
    40e0:	00004a75 	.word	0x00004a75
    40e4:	000034cd 	.word	0x000034cd
    40e8:	000034f9 	.word	0x000034f9
    40ec:	41002000 	.word	0x41002000
    40f0:	000036f9 	.word	0x000036f9
    40f4:	00004b35 	.word	0x00004b35
    40f8:	000041c1 	.word	0x000041c1
    40fc:	000038c1 	.word	0x000038c1
    4100:	200003f8 	.word	0x200003f8

00004104 <usart_write_wait>:
 * \retval STATUS_ERR_DENIED If the transmitter is not enabled
 */
enum status_code usart_write_wait(
		struct usart_module *const module,
		const uint16_t tx_data)
{
    4104:	b510      	push	{r4, lr}
    4106:	1c02      	adds	r2, r0, #0
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4108:	6803      	ldr	r3, [r0, #0]

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    410a:	79c4      	ldrb	r4, [r0, #7]
		return STATUS_ERR_DENIED;
    410c:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the transmitter is enabled */
	if (!(module->transmitter_enabled)) {
    410e:	2c00      	cmp	r4, #0
    4110:	d00d      	beq.n	412e <usart_write_wait+0x2a>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    4112:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
    4114:	b292      	uxth	r2, r2
		return STATUS_BUSY;
    4116:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_tx_buffer_length > 0) {
    4118:	2a00      	cmp	r2, #0
    411a:	d108      	bne.n	412e <usart_write_wait+0x2a>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    411c:	69da      	ldr	r2, [r3, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    411e:	2a00      	cmp	r2, #0
    4120:	d1fc      	bne.n	411c <usart_write_wait+0x18>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Write data to USART module */
	usart_hw->DATA.reg = tx_data;
    4122:	8519      	strh	r1, [r3, #40]	; 0x28

	while (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_TXC)) {
    4124:	2102      	movs	r1, #2
    4126:	7e1a      	ldrb	r2, [r3, #24]
    4128:	420a      	tst	r2, r1
    412a:	d0fc      	beq.n	4126 <usart_write_wait+0x22>
		/* Wait until data is sent */
	}

	return STATUS_OK;
    412c:	2000      	movs	r0, #0
}
    412e:	bd10      	pop	{r4, pc}

00004130 <usart_read_wait>:
 * \retval STATUS_ERR_DENIED        If the receiver is not enabled
 */
enum status_code usart_read_wait(
		struct usart_module *const module,
		uint16_t *const rx_data)
{
    4130:	b510      	push	{r4, lr}
    4132:	1c03      	adds	r3, r0, #0

	/* Error variable */
	uint8_t error_code;

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    4134:	6804      	ldr	r4, [r0, #0]

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    4136:	7982      	ldrb	r2, [r0, #6]
		return STATUS_ERR_DENIED;
    4138:	201c      	movs	r0, #28

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);

	/* Check that the receiver is enabled */
	if (!(module->receiver_enabled)) {
    413a:	2a00      	cmp	r2, #0
    413c:	d033      	beq.n	41a6 <usart_read_wait+0x76>
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    413e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
    4140:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
    4142:	2005      	movs	r0, #5
		return STATUS_ERR_DENIED;
	}

#if USART_CALLBACK_MODE == true
	/* Check if the USART is busy doing asynchronous operation. */
	if (module->remaining_rx_buffer_length > 0) {
    4144:	2b00      	cmp	r3, #0
    4146:	d12e      	bne.n	41a6 <usart_read_wait+0x76>
		return STATUS_BUSY;
	}
#endif

	/* Check if USART has new data */
	if (!(usart_hw->INTFLAG.reg & SERCOM_USART_INTFLAG_RXC)) {
    4148:	7e23      	ldrb	r3, [r4, #24]
    414a:	075a      	lsls	r2, r3, #29
    414c:	d52b      	bpl.n	41a6 <usart_read_wait+0x76>
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    414e:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    4150:	2b00      	cmp	r3, #0
    4152:	d1fc      	bne.n	414e <usart_read_wait+0x1e>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Read out the status code and mask away all but the 3 LSBs*/
	error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4154:	8b63      	ldrh	r3, [r4, #26]
    4156:	b2db      	uxtb	r3, r3

	/* Check if an error has occurred during the receiving */
	if (error_code) {
    4158:	069a      	lsls	r2, r3, #26
    415a:	d021      	beq.n	41a0 <usart_read_wait+0x70>
		/* Check which error occurred */
		if (error_code & SERCOM_USART_STATUS_FERR) {
    415c:	079a      	lsls	r2, r3, #30
    415e:	d503      	bpl.n	4168 <usart_read_wait+0x38>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_FERR;
    4160:	2302      	movs	r3, #2
    4162:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_FORMAT;
    4164:	201a      	movs	r0, #26
    4166:	e01e      	b.n	41a6 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    4168:	075a      	lsls	r2, r3, #29
    416a:	d503      	bpl.n	4174 <usart_read_wait+0x44>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_BUFOVF;
    416c:	2304      	movs	r3, #4
    416e:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_OVERFLOW;
    4170:	201e      	movs	r0, #30
    4172:	e018      	b.n	41a6 <usart_read_wait+0x76>
		} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4174:	07da      	lsls	r2, r3, #31
    4176:	d503      	bpl.n	4180 <usart_read_wait+0x50>
			/* Clear flag by writing a 1 to it and
			 * return with an error code */
			usart_hw->STATUS.reg = SERCOM_USART_STATUS_PERR;
    4178:	2301      	movs	r3, #1
    417a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_BAD_DATA;
    417c:	2013      	movs	r0, #19
    417e:	e012      	b.n	41a6 <usart_read_wait+0x76>
		}
#ifdef FEATURE_USART_LIN_SLAVE
		else if (error_code & SERCOM_USART_STATUS_ISF) {
    4180:	06da      	lsls	r2, r3, #27
    4182:	d505      	bpl.n	4190 <usart_read_wait+0x60>
			/* Clear flag by writing 1 to it  and
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    4184:	8b62      	ldrh	r2, [r4, #26]
    4186:	2310      	movs	r3, #16
    4188:	4313      	orrs	r3, r2
    418a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PROTOCOL;
    418c:	2042      	movs	r0, #66	; 0x42
    418e:	e00a      	b.n	41a6 <usart_read_wait+0x76>
		}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
		else if (error_code & SERCOM_USART_STATUS_COLL) {
    4190:	069a      	lsls	r2, r3, #26
    4192:	d505      	bpl.n	41a0 <usart_read_wait+0x70>
			/* Clear flag by writing 1 to it
			 *  return with an error code */
			usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    4194:	8b62      	ldrh	r2, [r4, #26]
    4196:	2320      	movs	r3, #32
    4198:	4313      	orrs	r3, r2
    419a:	8363      	strh	r3, [r4, #26]

			return STATUS_ERR_PACKET_COLLISION;
    419c:	2041      	movs	r0, #65	; 0x41
    419e:	e002      	b.n	41a6 <usart_read_wait+0x76>
		}
#endif
	}

	/* Read data from USART module */
	*rx_data = usart_hw->DATA.reg;
    41a0:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    41a2:	800b      	strh	r3, [r1, #0]

	return STATUS_OK;
    41a4:	2000      	movs	r0, #0
}
    41a6:	bd10      	pop	{r4, pc}

000041a8 <usart_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    41a8:	1c93      	adds	r3, r2, #2
    41aa:	009b      	lsls	r3, r3, #2
    41ac:	18c3      	adds	r3, r0, r3
    41ae:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->callback_reg_mask |= (1 << callback_type);
    41b0:	2301      	movs	r3, #1
    41b2:	4093      	lsls	r3, r2
    41b4:	1c1a      	adds	r2, r3, #0
    41b6:	2330      	movs	r3, #48	; 0x30
    41b8:	5cc1      	ldrb	r1, [r0, r3]
    41ba:	430a      	orrs	r2, r1
    41bc:	54c2      	strb	r2, [r0, r3]
}
    41be:	4770      	bx	lr

000041c0 <_usart_interrupt_handler>:
 * \param[in]  instance  ID of the SERCOM instance calling the interrupt
 *                       handler.
 */
void _usart_interrupt_handler(
		uint8_t instance)
{
    41c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint16_t callback_status;
	uint8_t error_code;


	/* Get device instance from the look-up table */
	struct usart_module *module
    41c2:	0080      	lsls	r0, r0, #2
    41c4:	4b64      	ldr	r3, [pc, #400]	; (4358 <_usart_interrupt_handler+0x198>)
    41c6:	58c5      	ldr	r5, [r0, r3]
		= (struct usart_module *)_sercom_instances[instance];

	/* Pointer to the hardware module instance */
	SercomUsart *const usart_hw
		= &(module->hw->USART);
    41c8:	682c      	ldr	r4, [r5, #0]
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    41ca:	69e3      	ldr	r3, [r4, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    41cc:	2b00      	cmp	r3, #0
    41ce:	d1fc      	bne.n	41ca <_usart_interrupt_handler+0xa>

	/* Wait for the synchronization to complete */
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
    41d0:	7e23      	ldrb	r3, [r4, #24]
	interrupt_status &= usart_hw->INTENSET.reg;
    41d2:	7da6      	ldrb	r6, [r4, #22]
    41d4:	401e      	ands	r6, r3
	callback_status = module->callback_reg_mask &
			module->callback_enable_mask;
    41d6:	2331      	movs	r3, #49	; 0x31
	_usart_wait_for_sync(module);

	/* Read and mask interrupt flag register */
	interrupt_status = usart_hw->INTFLAG.reg;
	interrupt_status &= usart_hw->INTENSET.reg;
	callback_status = module->callback_reg_mask &
    41d8:	5ceb      	ldrb	r3, [r5, r3]
    41da:	2230      	movs	r2, #48	; 0x30
    41dc:	5caf      	ldrb	r7, [r5, r2]
    41de:	401f      	ands	r7, r3
			module->callback_enable_mask;

	/* Check if a DATA READY interrupt has occurred,
	 * and if there is more to transfer */
	if (interrupt_status & SERCOM_USART_INTFLAG_DRE) {
    41e0:	07f1      	lsls	r1, r6, #31
    41e2:	d520      	bpl.n	4226 <_usart_interrupt_handler+0x66>
		if (module->remaining_tx_buffer_length) {
    41e4:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    41e6:	b29b      	uxth	r3, r3
    41e8:	2b00      	cmp	r3, #0
    41ea:	d01a      	beq.n	4222 <_usart_interrupt_handler+0x62>
			/* Write value will be at least 8-bits long */
			uint16_t data_to_send = *(module->tx_buffer_ptr);
    41ec:	6aab      	ldr	r3, [r5, #40]	; 0x28
    41ee:	781a      	ldrb	r2, [r3, #0]
    41f0:	b2d2      	uxtb	r2, r2
			/* Increment 8-bit pointer */
			(module->tx_buffer_ptr)++;
    41f2:	1c59      	adds	r1, r3, #1
    41f4:	62a9      	str	r1, [r5, #40]	; 0x28

			if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    41f6:	7969      	ldrb	r1, [r5, #5]
    41f8:	2901      	cmp	r1, #1
    41fa:	d104      	bne.n	4206 <_usart_interrupt_handler+0x46>
				data_to_send |= (*(module->tx_buffer_ptr) << 8);
    41fc:	7859      	ldrb	r1, [r3, #1]
    41fe:	0209      	lsls	r1, r1, #8
    4200:	430a      	orrs	r2, r1
				/* Increment 8-bit pointer */
				(module->tx_buffer_ptr)++;
    4202:	3302      	adds	r3, #2
    4204:	62ab      	str	r3, [r5, #40]	; 0x28
			}
			/* Write the data to send */
			usart_hw->DATA.reg = (data_to_send & SERCOM_USART_DATA_MASK);
    4206:	05d3      	lsls	r3, r2, #23
    4208:	0ddb      	lsrs	r3, r3, #23
    420a:	8523      	strh	r3, [r4, #40]	; 0x28

			if (--(module->remaining_tx_buffer_length) == 0) {
    420c:	8deb      	ldrh	r3, [r5, #46]	; 0x2e
    420e:	3b01      	subs	r3, #1
    4210:	b29b      	uxth	r3, r3
    4212:	85eb      	strh	r3, [r5, #46]	; 0x2e
    4214:	2b00      	cmp	r3, #0
    4216:	d106      	bne.n	4226 <_usart_interrupt_handler+0x66>
				/* Disable the Data Register Empty Interrupt */
				usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    4218:	2301      	movs	r3, #1
    421a:	7523      	strb	r3, [r4, #20]
				/* Enable Transmission Complete interrupt */
				usart_hw->INTENSET.reg = SERCOM_USART_INTFLAG_TXC;
    421c:	2302      	movs	r3, #2
    421e:	75a3      	strb	r3, [r4, #22]
    4220:	e001      	b.n	4226 <_usart_interrupt_handler+0x66>

			}
		} else {
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_DRE;
    4222:	2301      	movs	r3, #1
    4224:	7523      	strb	r3, [r4, #20]

	/* Check if the Transmission Complete interrupt has occurred and
	 * that the transmit buffer is empty */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_TXC) {
    4226:	07b2      	lsls	r2, r6, #30
    4228:	d509      	bpl.n	423e <_usart_interrupt_handler+0x7e>

		/* Disable TX Complete Interrupt, and set STATUS_OK */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_TXC;
    422a:	2302      	movs	r3, #2
    422c:	7523      	strb	r3, [r4, #20]
		module->tx_status = STATUS_OK;
    422e:	2200      	movs	r2, #0
    4230:	2333      	movs	r3, #51	; 0x33
    4232:	54ea      	strb	r2, [r5, r3]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BUFFER_TRANSMITTED)) {
    4234:	07fb      	lsls	r3, r7, #31
    4236:	d502      	bpl.n	423e <_usart_interrupt_handler+0x7e>
			(*(module->callback[USART_CALLBACK_BUFFER_TRANSMITTED]))(module);
    4238:	1c28      	adds	r0, r5, #0
    423a:	68e9      	ldr	r1, [r5, #12]
    423c:	4788      	blx	r1

	/* Check if the Receive Complete interrupt has occurred, and that
	 * there's more data to receive */
	}

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {
    423e:	0772      	lsls	r2, r6, #29
    4240:	d56a      	bpl.n	4318 <_usart_interrupt_handler+0x158>

		if (module->remaining_rx_buffer_length) {
    4242:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    4244:	b29b      	uxth	r3, r3
    4246:	2b00      	cmp	r3, #0
    4248:	d064      	beq.n	4314 <_usart_interrupt_handler+0x154>
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    424a:	8b63      	ldrh	r3, [r4, #26]
    424c:	b2db      	uxtb	r3, r3
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
    424e:	0719      	lsls	r1, r3, #28
    4250:	d402      	bmi.n	4258 <_usart_interrupt_handler+0x98>

	if (interrupt_status & SERCOM_USART_INTFLAG_RXC) {

		if (module->remaining_rx_buffer_length) {
			/* Read out the status code and mask away all but the 4 LSBs*/
			error_code = (uint8_t)(usart_hw->STATUS.reg & SERCOM_USART_STATUS_MASK);
    4252:	223f      	movs	r2, #63	; 0x3f
    4254:	4013      	ands	r3, r2
    4256:	e001      	b.n	425c <_usart_interrupt_handler+0x9c>
#if !SAMD20
			/* CTS status should not be considered as an error */
			if(error_code & SERCOM_USART_STATUS_CTS) {
				error_code &= ~SERCOM_USART_STATUS_CTS;
    4258:	2237      	movs	r2, #55	; 0x37
    425a:	4013      	ands	r3, r2
			}
#endif
			/* Check if an error has occurred during the receiving */
			if (error_code) {
    425c:	2b00      	cmp	r3, #0
    425e:	d037      	beq.n	42d0 <_usart_interrupt_handler+0x110>
				/* Check which error occurred */
				if (error_code & SERCOM_USART_STATUS_FERR) {
    4260:	079a      	lsls	r2, r3, #30
    4262:	d507      	bpl.n	4274 <_usart_interrupt_handler+0xb4>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_FORMAT;
    4264:	221a      	movs	r2, #26
    4266:	2332      	movs	r3, #50	; 0x32
    4268:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_FERR;
    426a:	8b62      	ldrh	r2, [r4, #26]
    426c:	2302      	movs	r3, #2
    426e:	4313      	orrs	r3, r2
    4270:	8363      	strh	r3, [r4, #26]
    4272:	e027      	b.n	42c4 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_BUFOVF) {
    4274:	0759      	lsls	r1, r3, #29
    4276:	d507      	bpl.n	4288 <_usart_interrupt_handler+0xc8>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_OVERFLOW;
    4278:	221e      	movs	r2, #30
    427a:	2332      	movs	r3, #50	; 0x32
    427c:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_BUFOVF;
    427e:	8b62      	ldrh	r2, [r4, #26]
    4280:	2304      	movs	r3, #4
    4282:	4313      	orrs	r3, r2
    4284:	8363      	strh	r3, [r4, #26]
    4286:	e01d      	b.n	42c4 <_usart_interrupt_handler+0x104>
				} else if (error_code & SERCOM_USART_STATUS_PERR) {
    4288:	07da      	lsls	r2, r3, #31
    428a:	d507      	bpl.n	429c <_usart_interrupt_handler+0xdc>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_BAD_DATA;
    428c:	2213      	movs	r2, #19
    428e:	2332      	movs	r3, #50	; 0x32
    4290:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_PERR;
    4292:	8b62      	ldrh	r2, [r4, #26]
    4294:	2301      	movs	r3, #1
    4296:	4313      	orrs	r3, r2
    4298:	8363      	strh	r3, [r4, #26]
    429a:	e013      	b.n	42c4 <_usart_interrupt_handler+0x104>
				}
#ifdef FEATURE_USART_LIN_SLAVE
				else if (error_code & SERCOM_USART_STATUS_ISF) {
    429c:	06d9      	lsls	r1, r3, #27
    429e:	d507      	bpl.n	42b0 <_usart_interrupt_handler+0xf0>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PROTOCOL;
    42a0:	2242      	movs	r2, #66	; 0x42
    42a2:	2332      	movs	r3, #50	; 0x32
    42a4:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_ISF;
    42a6:	8b62      	ldrh	r2, [r4, #26]
    42a8:	2310      	movs	r3, #16
    42aa:	4313      	orrs	r3, r2
    42ac:	8363      	strh	r3, [r4, #26]
    42ae:	e009      	b.n	42c4 <_usart_interrupt_handler+0x104>
				}
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
				else if (error_code & SERCOM_USART_STATUS_COLL) {
    42b0:	2220      	movs	r2, #32
    42b2:	421a      	tst	r2, r3
    42b4:	d006      	beq.n	42c4 <_usart_interrupt_handler+0x104>
					/* Store the error code and clear flag by writing 1 to it */
					module->rx_status = STATUS_ERR_PACKET_COLLISION;
    42b6:	2241      	movs	r2, #65	; 0x41
    42b8:	2332      	movs	r3, #50	; 0x32
    42ba:	54ea      	strb	r2, [r5, r3]
					usart_hw->STATUS.reg |= SERCOM_USART_STATUS_COLL;
    42bc:	8b62      	ldrh	r2, [r4, #26]
    42be:	2320      	movs	r3, #32
    42c0:	4313      	orrs	r3, r2
    42c2:	8363      	strh	r3, [r4, #26]
				}
#endif

				/* Run callback if registered and enabled */
				if (callback_status
    42c4:	077a      	lsls	r2, r7, #29
    42c6:	d527      	bpl.n	4318 <_usart_interrupt_handler+0x158>
						& (1 << USART_CALLBACK_ERROR)) {
					(*(module->callback[USART_CALLBACK_ERROR]))(module);
    42c8:	1c28      	adds	r0, r5, #0
    42ca:	696b      	ldr	r3, [r5, #20]
    42cc:	4798      	blx	r3
    42ce:	e023      	b.n	4318 <_usart_interrupt_handler+0x158>

			} else {

				/* Read current packet from DATA register,
				 * increment buffer pointer and decrement buffer length */
				uint16_t received_data = (usart_hw->DATA.reg & SERCOM_USART_DATA_MASK);
    42d0:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    42d2:	05d2      	lsls	r2, r2, #23
    42d4:	0dd2      	lsrs	r2, r2, #23

				/* Read value will be at least 8-bits long */
				*(module->rx_buffer_ptr) = received_data;
    42d6:	b2d3      	uxtb	r3, r2
    42d8:	6a69      	ldr	r1, [r5, #36]	; 0x24
    42da:	700b      	strb	r3, [r1, #0]
				/* Increment 8-bit pointer */
				module->rx_buffer_ptr += 1;
    42dc:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    42de:	1c59      	adds	r1, r3, #1
    42e0:	6269      	str	r1, [r5, #36]	; 0x24

				if (module->character_size == USART_CHARACTER_SIZE_9BIT) {
    42e2:	7969      	ldrb	r1, [r5, #5]
    42e4:	2901      	cmp	r1, #1
    42e6:	d104      	bne.n	42f2 <_usart_interrupt_handler+0x132>
					/* 9-bit data, write next received byte to the buffer */
					*(module->rx_buffer_ptr) = (received_data >> 8);
    42e8:	0a12      	lsrs	r2, r2, #8
    42ea:	705a      	strb	r2, [r3, #1]
					/* Increment 8-bit pointer */
					module->rx_buffer_ptr += 1;
    42ec:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    42ee:	3301      	adds	r3, #1
    42f0:	626b      	str	r3, [r5, #36]	; 0x24
				}

				/* Check if the last character have been received */
				if(--(module->remaining_rx_buffer_length) == 0) {
    42f2:	8dab      	ldrh	r3, [r5, #44]	; 0x2c
    42f4:	3b01      	subs	r3, #1
    42f6:	b29b      	uxth	r3, r3
    42f8:	85ab      	strh	r3, [r5, #44]	; 0x2c
    42fa:	2b00      	cmp	r3, #0
    42fc:	d10c      	bne.n	4318 <_usart_interrupt_handler+0x158>
					/* Disable RX Complete Interrupt,
					 * and set STATUS_OK */
					usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    42fe:	2304      	movs	r3, #4
    4300:	7523      	strb	r3, [r4, #20]
					module->rx_status = STATUS_OK;
    4302:	2200      	movs	r2, #0
    4304:	2332      	movs	r3, #50	; 0x32
    4306:	54ea      	strb	r2, [r5, r3]

					/* Run callback if registered and enabled */
					if (callback_status
    4308:	07ba      	lsls	r2, r7, #30
    430a:	d505      	bpl.n	4318 <_usart_interrupt_handler+0x158>
							& (1 << USART_CALLBACK_BUFFER_RECEIVED)) {
						(*(module->callback[USART_CALLBACK_BUFFER_RECEIVED]))(module);
    430c:	1c28      	adds	r0, r5, #0
    430e:	692b      	ldr	r3, [r5, #16]
    4310:	4798      	blx	r3
    4312:	e001      	b.n	4318 <_usart_interrupt_handler+0x158>
					}
				}
			}
		} else {
			/* This should not happen. Disable Receive Complete interrupt. */
			usart_hw->INTENCLR.reg = SERCOM_USART_INTFLAG_RXC;
    4314:	2304      	movs	r3, #4
    4316:	7523      	strb	r3, [r4, #20]
		}
	}

#ifdef FEATURE_USART_HARDWARE_FLOW_CONTROL
	if (interrupt_status & SERCOM_USART_INTFLAG_CTSIC) {
    4318:	06f1      	lsls	r1, r6, #27
    431a:	d507      	bpl.n	432c <_usart_interrupt_handler+0x16c>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_CTSIC;
    431c:	2310      	movs	r3, #16
    431e:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_CTSIC;
    4320:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_CTS_INPUT_CHANGE)) {
    4322:	06fa      	lsls	r2, r7, #27
    4324:	d502      	bpl.n	432c <_usart_interrupt_handler+0x16c>
			(*(module->callback[USART_CALLBACK_CTS_INPUT_CHANGE]))(module);
    4326:	1c28      	adds	r0, r5, #0
    4328:	69eb      	ldr	r3, [r5, #28]
    432a:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_LIN_SLAVE
	if (interrupt_status & SERCOM_USART_INTFLAG_RXBRK) {
    432c:	06b1      	lsls	r1, r6, #26
    432e:	d507      	bpl.n	4340 <_usart_interrupt_handler+0x180>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXBRK;
    4330:	2320      	movs	r3, #32
    4332:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXBRK;
    4334:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_BREAK_RECEIVED)) {
    4336:	073a      	lsls	r2, r7, #28
    4338:	d502      	bpl.n	4340 <_usart_interrupt_handler+0x180>
			(*(module->callback[USART_CALLBACK_BREAK_RECEIVED]))(module);
    433a:	1c28      	adds	r0, r5, #0
    433c:	69ab      	ldr	r3, [r5, #24]
    433e:	4798      	blx	r3
		}
	}
#endif

#ifdef FEATURE_USART_START_FRAME_DECTION
	if (interrupt_status & SERCOM_USART_INTFLAG_RXS) {
    4340:	0731      	lsls	r1, r6, #28
    4342:	d507      	bpl.n	4354 <_usart_interrupt_handler+0x194>
		/* Disable interrupts */
		usart_hw->INTENCLR.reg = SERCOM_USART_INTENCLR_RXS;
    4344:	2308      	movs	r3, #8
    4346:	7523      	strb	r3, [r4, #20]
		/* Clear interrupt flag */
		usart_hw->INTFLAG.reg = SERCOM_USART_INTFLAG_RXS;
    4348:	7623      	strb	r3, [r4, #24]

		/* Run callback if registered and enabled */
		if (callback_status & (1 << USART_CALLBACK_START_RECEIVED)) {
    434a:	06ba      	lsls	r2, r7, #26
    434c:	d502      	bpl.n	4354 <_usart_interrupt_handler+0x194>
			(*(module->callback[USART_CALLBACK_START_RECEIVED]))(module);
    434e:	6a2b      	ldr	r3, [r5, #32]
    4350:	1c28      	adds	r0, r5, #0
    4352:	4798      	blx	r3
		}
	}
#endif
}
    4354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4356:	46c0      	nop			; (mov r8, r8)
    4358:	200003f8 	.word	0x200003f8

0000435c <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    435c:	b508      	push	{r3, lr}
	switch (clock_source) {
    435e:	2808      	cmp	r0, #8
    4360:	d834      	bhi.n	43cc <system_clock_source_get_hz+0x70>
    4362:	0080      	lsls	r0, r0, #2
    4364:	4b1b      	ldr	r3, [pc, #108]	; (43d4 <system_clock_source_get_hz+0x78>)
    4366:	581b      	ldr	r3, [r3, r0]
    4368:	469f      	mov	pc, r3

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		return 32768UL;
    436a:	2080      	movs	r0, #128	; 0x80
    436c:	0200      	lsls	r0, r0, #8
    436e:	e030      	b.n	43d2 <system_clock_source_get_hz+0x76>
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_XOSC:
		return _system_clock_inst.xosc.frequency;
    4370:	4b19      	ldr	r3, [pc, #100]	; (43d8 <system_clock_source_get_hz+0x7c>)
    4372:	6918      	ldr	r0, [r3, #16]
    4374:	e02d      	b.n	43d2 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_OSC8M:
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    4376:	4b19      	ldr	r3, [pc, #100]	; (43dc <system_clock_source_get_hz+0x80>)
    4378:	6a18      	ldr	r0, [r3, #32]
    437a:	0580      	lsls	r0, r0, #22
    437c:	0f80      	lsrs	r0, r0, #30
    437e:	4b18      	ldr	r3, [pc, #96]	; (43e0 <system_clock_source_get_hz+0x84>)
    4380:	40c3      	lsrs	r3, r0
    4382:	1c18      	adds	r0, r3, #0
    4384:	e025      	b.n	43d2 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		return 32768UL;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		return _system_clock_inst.xosc32k.frequency;
    4386:	4b14      	ldr	r3, [pc, #80]	; (43d8 <system_clock_source_get_hz+0x7c>)
    4388:	6958      	ldr	r0, [r3, #20]
    438a:	e022      	b.n	43d2 <system_clock_source_get_hz+0x76>

	case SYSTEM_CLOCK_SOURCE_DFLL:

		/* Check if the DFLL has been configured */
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    438c:	4b12      	ldr	r3, [pc, #72]	; (43d8 <system_clock_source_get_hz+0x7c>)
    438e:	681b      	ldr	r3, [r3, #0]
    4390:	2002      	movs	r0, #2
    4392:	4018      	ands	r0, r3
    4394:	d01d      	beq.n	43d2 <system_clock_source_get_hz+0x76>
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4396:	4911      	ldr	r1, [pc, #68]	; (43dc <system_clock_source_get_hz+0x80>)
    4398:	2210      	movs	r2, #16
    439a:	68cb      	ldr	r3, [r1, #12]
    439c:	421a      	tst	r2, r3
    439e:	d0fc      	beq.n	439a <system_clock_source_get_hz+0x3e>

		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    43a0:	4b0d      	ldr	r3, [pc, #52]	; (43d8 <system_clock_source_get_hz+0x7c>)
    43a2:	681b      	ldr	r3, [r3, #0]
    43a4:	075a      	lsls	r2, r3, #29
    43a6:	d513      	bpl.n	43d0 <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    43a8:	2000      	movs	r0, #0
    43aa:	4b0e      	ldr	r3, [pc, #56]	; (43e4 <system_clock_source_get_hz+0x88>)
    43ac:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    43ae:	4b0a      	ldr	r3, [pc, #40]	; (43d8 <system_clock_source_get_hz+0x7c>)
    43b0:	689b      	ldr	r3, [r3, #8]
    43b2:	041b      	lsls	r3, r3, #16
    43b4:	0c1b      	lsrs	r3, r3, #16
		/* Make sure that the DFLL module is ready */
		_system_dfll_wait_for_sync();

		/* Check if operating in closed loop mode */
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    43b6:	4358      	muls	r0, r3
    43b8:	e00b      	b.n	43d2 <system_clock_source_get_hz+0x76>

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    43ba:	2350      	movs	r3, #80	; 0x50
    43bc:	4a07      	ldr	r2, [pc, #28]	; (43dc <system_clock_source_get_hz+0x80>)
    43be:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    43c0:	2000      	movs	r0, #0

		return 48000000UL;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    43c2:	075a      	lsls	r2, r3, #29
    43c4:	d505      	bpl.n	43d2 <system_clock_source_get_hz+0x76>
			return 0;
		}

		return _system_clock_inst.dpll.frequency;
    43c6:	4b04      	ldr	r3, [pc, #16]	; (43d8 <system_clock_source_get_hz+0x7c>)
    43c8:	68d8      	ldr	r0, [r3, #12]
    43ca:	e002      	b.n	43d2 <system_clock_source_get_hz+0x76>
#endif

	default:
		return 0;
    43cc:	2000      	movs	r0, #0
    43ce:	e000      	b.n	43d2 <system_clock_source_get_hz+0x76>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
					(_system_clock_inst.dfll.mul & 0xffff);
		}

		return 48000000UL;
    43d0:	4805      	ldr	r0, [pc, #20]	; (43e8 <system_clock_source_get_hz+0x8c>)
#endif

	default:
		return 0;
	}
}
    43d2:	bd08      	pop	{r3, pc}
    43d4:	00008ef0 	.word	0x00008ef0
    43d8:	200000f0 	.word	0x200000f0
    43dc:	40000800 	.word	0x40000800
    43e0:	007a1200 	.word	0x007a1200
    43e4:	00004a75 	.word	0x00004a75
    43e8:	02dc6c00 	.word	0x02dc6c00

000043ec <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    43ec:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    43ee:	4b0c      	ldr	r3, [pc, #48]	; (4420 <system_clock_source_osc8m_set_config+0x34>)
    43f0:	6a1c      	ldr	r4, [r3, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    43f2:	7801      	ldrb	r1, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    43f4:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    43f6:	7840      	ldrb	r0, [r0, #1]
    43f8:	2201      	movs	r2, #1
    43fa:	4010      	ands	r0, r2
    43fc:	0180      	lsls	r0, r0, #6
    43fe:	2640      	movs	r6, #64	; 0x40
    4400:	43b4      	bics	r4, r6
    4402:	4304      	orrs	r4, r0
    4404:	402a      	ands	r2, r5
    4406:	01d0      	lsls	r0, r2, #7
    4408:	2280      	movs	r2, #128	; 0x80
    440a:	4394      	bics	r4, r2
    440c:	1c22      	adds	r2, r4, #0
    440e:	4302      	orrs	r2, r0
    4410:	2003      	movs	r0, #3
    4412:	4001      	ands	r1, r0
    4414:	0209      	lsls	r1, r1, #8
    4416:	4803      	ldr	r0, [pc, #12]	; (4424 <system_clock_source_osc8m_set_config+0x38>)
    4418:	4002      	ands	r2, r0
    441a:	430a      	orrs	r2, r1
    441c:	621a      	str	r2, [r3, #32]
}
    441e:	bd70      	pop	{r4, r5, r6, pc}
    4420:	40000800 	.word	0x40000800
    4424:	fffffcff 	.word	0xfffffcff

00004428 <system_clock_source_osc32k_set_config>:
 *
 * \param[in] config  OSC32K configuration structure containing the new config
 */
void system_clock_source_osc32k_set_config(
		struct system_clock_source_osc32k_config *const config)
{
    4428:	b5f0      	push	{r4, r5, r6, r7, lr}
    442a:	464f      	mov	r7, r9
    442c:	4646      	mov	r6, r8
    442e:	b4c0      	push	{r6, r7}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    4430:	4a19      	ldr	r2, [pc, #100]	; (4498 <system_clock_source_osc32k_set_config+0x70>)
    4432:	6994      	ldr	r4, [r2, #24]

	/* Update settings via a temporary struct to reduce register access */
	temp.bit.EN1K     = config->enable_1khz_output;
    4434:	7841      	ldrb	r1, [r0, #1]
    4436:	468c      	mov	ip, r1
	temp.bit.EN32K    = config->enable_32khz_output;
	temp.bit.STARTUP  = config->startup_time;
    4438:	7805      	ldrb	r5, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    443a:	7906      	ldrb	r6, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    443c:	78c7      	ldrb	r7, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    443e:	7943      	ldrb	r3, [r0, #5]
    4440:	4699      	mov	r9, r3

	SYSCTRL->OSC32K  = temp;
    4442:	7880      	ldrb	r0, [r0, #2]
    4444:	2301      	movs	r3, #1
    4446:	4018      	ands	r0, r3
    4448:	0080      	lsls	r0, r0, #2
    444a:	2104      	movs	r1, #4
    444c:	438c      	bics	r4, r1
    444e:	4304      	orrs	r4, r0
    4450:	4660      	mov	r0, ip
    4452:	4018      	ands	r0, r3
    4454:	00c0      	lsls	r0, r0, #3
    4456:	2108      	movs	r1, #8
    4458:	438c      	bics	r4, r1
    445a:	4304      	orrs	r4, r0
    445c:	1c18      	adds	r0, r3, #0
    445e:	4038      	ands	r0, r7
    4460:	0180      	lsls	r0, r0, #6
    4462:	2740      	movs	r7, #64	; 0x40
    4464:	43bc      	bics	r4, r7
    4466:	4304      	orrs	r4, r0
    4468:	1c18      	adds	r0, r3, #0
    446a:	4030      	ands	r0, r6
    446c:	01c0      	lsls	r0, r0, #7
    446e:	2680      	movs	r6, #128	; 0x80
    4470:	43b4      	bics	r4, r6
    4472:	4304      	orrs	r4, r0
    4474:	2007      	movs	r0, #7
    4476:	4028      	ands	r0, r5
    4478:	0200      	lsls	r0, r0, #8
    447a:	4d08      	ldr	r5, [pc, #32]	; (449c <system_clock_source_osc32k_set_config+0x74>)
    447c:	402c      	ands	r4, r5
    447e:	4304      	orrs	r4, r0
    4480:	4649      	mov	r1, r9
    4482:	400b      	ands	r3, r1
    4484:	0319      	lsls	r1, r3, #12
    4486:	4806      	ldr	r0, [pc, #24]	; (44a0 <system_clock_source_osc32k_set_config+0x78>)
    4488:	1c23      	adds	r3, r4, #0
    448a:	4003      	ands	r3, r0
    448c:	430b      	orrs	r3, r1
    448e:	6193      	str	r3, [r2, #24]
}
    4490:	bc0c      	pop	{r2, r3}
    4492:	4690      	mov	r8, r2
    4494:	4699      	mov	r9, r3
    4496:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4498:	40000800 	.word	0x40000800
    449c:	fffff8ff 	.word	0xfffff8ff
    44a0:	ffffefff 	.word	0xffffefff

000044a4 <system_clock_source_xosc32k_set_config>:
 *
 * \param[in] config  XOSC32K configuration structure containing the new config
 */
void system_clock_source_xosc32k_set_config(
		struct system_clock_source_xosc32k_config *const config)
{
    44a4:	b5f0      	push	{r4, r5, r6, r7, lr}
    44a6:	465f      	mov	r7, fp
    44a8:	4656      	mov	r6, sl
    44aa:	464d      	mov	r5, r9
    44ac:	4644      	mov	r4, r8
    44ae:	b4f0      	push	{r4, r5, r6, r7}
	SYSCTRL_XOSC32K_Type temp = SYSCTRL->XOSC32K;
    44b0:	4a25      	ldr	r2, [pc, #148]	; (4548 <system_clock_source_xosc32k_set_config+0xa4>)
    44b2:	8a94      	ldrh	r4, [r2, #20]

	temp.bit.STARTUP = config->startup_time;
    44b4:	7845      	ldrb	r5, [r0, #1]

	if (config->external_clock == SYSTEM_CLOCK_EXTERNAL_CRYSTAL) {
    44b6:	7803      	ldrb	r3, [r0, #0]
    44b8:	4259      	negs	r1, r3
    44ba:	4159      	adcs	r1, r3
    44bc:	468a      	mov	sl, r1
		temp.bit.XTALEN = 1;
	} else {
		temp.bit.XTALEN = 0;
	}

	temp.bit.AAMPEN = config->auto_gain_control;
    44be:	7883      	ldrb	r3, [r0, #2]
    44c0:	469c      	mov	ip, r3
	temp.bit.EN1K = config->enable_1khz_output;
    44c2:	78c1      	ldrb	r1, [r0, #3]
    44c4:	4688      	mov	r8, r1
	temp.bit.EN32K = config->enable_32khz_output;
    44c6:	7903      	ldrb	r3, [r0, #4]
    44c8:	4699      	mov	r9, r3

	temp.bit.ONDEMAND = config->on_demand;
    44ca:	7b46      	ldrb	r6, [r0, #13]
	temp.bit.RUNSTDBY = config->run_in_standby;
    44cc:	7b07      	ldrb	r7, [r0, #12]
	temp.bit.WRTLOCK  = config->write_once;
    44ce:	7b81      	ldrb	r1, [r0, #14]
    44d0:	468b      	mov	fp, r1

	/* Cache the new frequency in case the user needs to check the current
	 * operating frequency later */
	_system_clock_inst.xosc32k.frequency = config->frequency;
    44d2:	6880      	ldr	r0, [r0, #8]
    44d4:	4b1d      	ldr	r3, [pc, #116]	; (454c <system_clock_source_xosc32k_set_config+0xa8>)
    44d6:	6158      	str	r0, [r3, #20]

	SYSCTRL->XOSC32K = temp;
    44d8:	2301      	movs	r3, #1
    44da:	4651      	mov	r1, sl
    44dc:	0088      	lsls	r0, r1, #2
    44de:	2104      	movs	r1, #4
    44e0:	438c      	bics	r4, r1
    44e2:	4304      	orrs	r4, r0
    44e4:	4648      	mov	r0, r9
    44e6:	4018      	ands	r0, r3
    44e8:	00c0      	lsls	r0, r0, #3
    44ea:	2108      	movs	r1, #8
    44ec:	438c      	bics	r4, r1
    44ee:	4304      	orrs	r4, r0
    44f0:	4640      	mov	r0, r8
    44f2:	4018      	ands	r0, r3
    44f4:	0100      	lsls	r0, r0, #4
    44f6:	2110      	movs	r1, #16
    44f8:	438c      	bics	r4, r1
    44fa:	4304      	orrs	r4, r0
    44fc:	4660      	mov	r0, ip
    44fe:	4018      	ands	r0, r3
    4500:	0140      	lsls	r0, r0, #5
    4502:	2120      	movs	r1, #32
    4504:	438c      	bics	r4, r1
    4506:	4304      	orrs	r4, r0
    4508:	1c18      	adds	r0, r3, #0
    450a:	4038      	ands	r0, r7
    450c:	0180      	lsls	r0, r0, #6
    450e:	2740      	movs	r7, #64	; 0x40
    4510:	43bc      	bics	r4, r7
    4512:	4304      	orrs	r4, r0
    4514:	1c18      	adds	r0, r3, #0
    4516:	4030      	ands	r0, r6
    4518:	01c0      	lsls	r0, r0, #7
    451a:	2680      	movs	r6, #128	; 0x80
    451c:	43b4      	bics	r4, r6
    451e:	4304      	orrs	r4, r0
    4520:	2007      	movs	r0, #7
    4522:	4028      	ands	r0, r5
    4524:	0200      	lsls	r0, r0, #8
    4526:	4d0a      	ldr	r5, [pc, #40]	; (4550 <system_clock_source_xosc32k_set_config+0xac>)
    4528:	402c      	ands	r4, r5
    452a:	4304      	orrs	r4, r0
    452c:	4659      	mov	r1, fp
    452e:	400b      	ands	r3, r1
    4530:	0319      	lsls	r1, r3, #12
    4532:	4808      	ldr	r0, [pc, #32]	; (4554 <system_clock_source_xosc32k_set_config+0xb0>)
    4534:	1c23      	adds	r3, r4, #0
    4536:	4003      	ands	r3, r0
    4538:	430b      	orrs	r3, r1
    453a:	8293      	strh	r3, [r2, #20]
}
    453c:	bc3c      	pop	{r2, r3, r4, r5}
    453e:	4690      	mov	r8, r2
    4540:	4699      	mov	r9, r3
    4542:	46a2      	mov	sl, r4
    4544:	46ab      	mov	fp, r5
    4546:	bdf0      	pop	{r4, r5, r6, r7, pc}
    4548:	40000800 	.word	0x40000800
    454c:	200000f0 	.word	0x200000f0
    4550:	fffff8ff 	.word	0xfffff8ff
    4554:	ffffefff 	.word	0xffffefff

00004558 <system_clock_source_dfll_set_config>:
 *
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
    4558:	b510      	push	{r4, lr}
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    455a:	7a02      	ldrb	r2, [r0, #8]
    455c:	0692      	lsls	r2, r2, #26
    455e:	0c12      	lsrs	r2, r2, #16
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    4560:	8943      	ldrh	r3, [r0, #10]
    4562:	059b      	lsls	r3, r3, #22
    4564:	0d9b      	lsrs	r3, r3, #22
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    4566:	431a      	orrs	r2, r3
 * \param[in] config  DFLL configuration structure containing the new config
 */
void system_clock_source_dfll_set_config(
		struct system_clock_source_dfll_config *const config)
{
	_system_clock_inst.dfll.val =
    4568:	4b15      	ldr	r3, [pc, #84]	; (45c0 <system_clock_source_dfll_set_config+0x68>)
    456a:	605a      	str	r2, [r3, #4]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
    456c:	8881      	ldrh	r1, [r0, #4]
    456e:	8842      	ldrh	r2, [r0, #2]
    4570:	4311      	orrs	r1, r2
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
    4572:	79c4      	ldrb	r4, [r0, #7]
    4574:	7982      	ldrb	r2, [r0, #6]
    4576:	4322      	orrs	r2, r4
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
    4578:	430a      	orrs	r2, r1
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    457a:	7841      	ldrb	r1, [r0, #1]
    457c:	01c9      	lsls	r1, r1, #7

	_system_clock_inst.dfll.control =
			(uint32_t)config->wakeup_lock     |
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
    457e:	430a      	orrs	r2, r1
{
	_system_clock_inst.dfll.val =
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
			SYSCTRL_DFLLVAL_FINE(config->fine_value);

	_system_clock_inst.dfll.control =
    4580:	601a      	str	r2, [r3, #0]
			(uint32_t)config->stable_tracking |
			(uint32_t)config->quick_lock      |
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    4582:	7803      	ldrb	r3, [r0, #0]
    4584:	2b04      	cmp	r3, #4
    4586:	d10f      	bne.n	45a8 <system_clock_source_dfll_set_config+0x50>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    4588:	7b02      	ldrb	r2, [r0, #12]
    458a:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    458c:	8a03      	ldrh	r3, [r0, #16]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    458e:	431a      	orrs	r2, r3
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    4590:	89c3      	ldrh	r3, [r0, #14]
    4592:	041b      	lsls	r3, r3, #16
    4594:	490b      	ldr	r1, [pc, #44]	; (45c4 <system_clock_source_dfll_set_config+0x6c>)
    4596:	400b      	ands	r3, r1
    4598:	431a      	orrs	r2, r3
			(uint32_t)config->chill_cycle     |
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);

	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {

		_system_clock_inst.dfll.mul =
    459a:	4b09      	ldr	r3, [pc, #36]	; (45c0 <system_clock_source_dfll_set_config+0x68>)
    459c:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
    459e:	6819      	ldr	r1, [r3, #0]
    45a0:	2204      	movs	r2, #4
    45a2:	430a      	orrs	r2, r1
    45a4:	601a      	str	r2, [r3, #0]
    45a6:	e009      	b.n	45bc <system_clock_source_dfll_set_config+0x64>
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    45a8:	2b20      	cmp	r3, #32
    45aa:	d107      	bne.n	45bc <system_clock_source_dfll_set_config+0x64>

		_system_clock_inst.dfll.mul =
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    45ac:	8a02      	ldrh	r2, [r0, #16]
		/* Enable the closed loop mode */
		_system_clock_inst.dfll.control |= config->loop_mode;
	}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {

		_system_clock_inst.dfll.mul =
    45ae:	4b04      	ldr	r3, [pc, #16]	; (45c0 <system_clock_source_dfll_set_config+0x68>)
    45b0:	609a      	str	r2, [r3, #8]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);

		/* Enable the USB recovery mode */
		_system_clock_inst.dfll.control |= config->loop_mode |
    45b2:	6819      	ldr	r1, [r3, #0]
    45b4:	2284      	movs	r2, #132	; 0x84
    45b6:	00d2      	lsls	r2, r2, #3
    45b8:	430a      	orrs	r2, r1
    45ba:	601a      	str	r2, [r3, #0]
				SYSCTRL_DFLLCTRL_BPLCKC;
	}
}
    45bc:	bd10      	pop	{r4, pc}
    45be:	46c0      	nop			; (mov r8, r8)
    45c0:	200000f0 	.word	0x200000f0
    45c4:	03ff0000 	.word	0x03ff0000

000045c8 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    45c8:	2808      	cmp	r0, #8
    45ca:	d843      	bhi.n	4654 <system_clock_source_enable+0x8c>
    45cc:	0080      	lsls	r0, r0, #2
    45ce:	4b22      	ldr	r3, [pc, #136]	; (4658 <system_clock_source_enable+0x90>)
    45d0:	581b      	ldr	r3, [r3, r0]
    45d2:	469f      	mov	pc, r3
		break;
#endif

	case SYSTEM_CLOCK_SOURCE_ULP32K:
		/* Always enabled */
		return STATUS_OK;
    45d4:	2000      	movs	r0, #0
    45d6:	e03e      	b.n	4656 <system_clock_source_enable+0x8e>
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
	case SYSTEM_CLOCK_SOURCE_OSC8M:
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    45d8:	4b20      	ldr	r3, [pc, #128]	; (465c <system_clock_source_enable+0x94>)
    45da:	6a19      	ldr	r1, [r3, #32]
    45dc:	2202      	movs	r2, #2
    45de:	430a      	orrs	r2, r1
    45e0:	621a      	str	r2, [r3, #32]
		return STATUS_OK;
    45e2:	2000      	movs	r0, #0
    45e4:	e037      	b.n	4656 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    45e6:	4b1d      	ldr	r3, [pc, #116]	; (465c <system_clock_source_enable+0x94>)
    45e8:	6999      	ldr	r1, [r3, #24]
    45ea:	2202      	movs	r2, #2
    45ec:	430a      	orrs	r2, r1
    45ee:	619a      	str	r2, [r3, #24]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    45f0:	2000      	movs	r0, #0
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
		return STATUS_OK;

	case SYSTEM_CLOCK_SOURCE_OSC32K:
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;
    45f2:	e030      	b.n	4656 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    45f4:	4b19      	ldr	r3, [pc, #100]	; (465c <system_clock_source_enable+0x94>)
    45f6:	8a19      	ldrh	r1, [r3, #16]
    45f8:	2202      	movs	r2, #2
    45fa:	430a      	orrs	r2, r1
    45fc:	821a      	strh	r2, [r3, #16]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    45fe:	2000      	movs	r0, #0
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC:
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;
    4600:	e029      	b.n	4656 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    4602:	4b16      	ldr	r3, [pc, #88]	; (465c <system_clock_source_enable+0x94>)
    4604:	8a99      	ldrh	r1, [r3, #20]
    4606:	2202      	movs	r2, #2
    4608:	430a      	orrs	r2, r1
    460a:	829a      	strh	r2, [r3, #20]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    460c:	2000      	movs	r0, #0
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;
    460e:	e022      	b.n	4656 <system_clock_source_enable+0x8e>

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    4610:	4b13      	ldr	r3, [pc, #76]	; (4660 <system_clock_source_enable+0x98>)
    4612:	6819      	ldr	r1, [r3, #0]
    4614:	2202      	movs	r2, #2
    4616:	430a      	orrs	r2, r1
    4618:	601a      	str	r2, [r3, #0]

static inline void _system_clock_source_dfll_set_config_errata_9905(void)
{

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
    461a:	681a      	ldr	r2, [r3, #0]
    461c:	4b11      	ldr	r3, [pc, #68]	; (4664 <system_clock_source_enable+0x9c>)
    461e:	401a      	ands	r2, r3
    4620:	4b0e      	ldr	r3, [pc, #56]	; (465c <system_clock_source_enable+0x94>)
    4622:	849a      	strh	r2, [r3, #36]	; 0x24
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    4624:	1c19      	adds	r1, r3, #0
    4626:	2210      	movs	r2, #16
    4628:	68cb      	ldr	r3, [r1, #12]
    462a:	421a      	tst	r2, r3
    462c:	d0fc      	beq.n	4628 <system_clock_source_enable+0x60>

	/* Disable ONDEMAND mode while writing configurations */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control & ~SYSCTRL_DFLLCTRL_ONDEMAND;
	_system_dfll_wait_for_sync();

	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    462e:	4a0c      	ldr	r2, [pc, #48]	; (4660 <system_clock_source_enable+0x98>)
    4630:	6891      	ldr	r1, [r2, #8]
    4632:	4b0a      	ldr	r3, [pc, #40]	; (465c <system_clock_source_enable+0x94>)
    4634:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    4636:	6851      	ldr	r1, [r2, #4]
    4638:	6299      	str	r1, [r3, #40]	; 0x28

	/* Write full configuration to DFLL control register */
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    463a:	6812      	ldr	r2, [r2, #0]
    463c:	b292      	uxth	r2, r2
    463e:	849a      	strh	r2, [r3, #36]	; 0x24
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    4640:	2000      	movs	r0, #0
    4642:	e008      	b.n	4656 <system_clock_source_enable+0x8e>
		_system_clock_source_dfll_set_config_errata_9905();
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    4644:	4a05      	ldr	r2, [pc, #20]	; (465c <system_clock_source_enable+0x94>)
    4646:	2344      	movs	r3, #68	; 0x44
    4648:	5cd0      	ldrb	r0, [r2, r3]
    464a:	2102      	movs	r1, #2
    464c:	4301      	orrs	r1, r0
    464e:	54d1      	strb	r1, [r2, r3]
	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
    4650:	2000      	movs	r0, #0
		break;

#ifdef FEATURE_SYSTEM_CLOCK_DPLL
	case SYSTEM_CLOCK_SOURCE_DPLL:
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
		break;
    4652:	e000      	b.n	4656 <system_clock_source_enable+0x8e>
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    4654:	2017      	movs	r0, #23
	}

	return STATUS_OK;
}
    4656:	4770      	bx	lr
    4658:	00008f14 	.word	0x00008f14
    465c:	40000800 	.word	0x40000800
    4660:	200000f0 	.word	0x200000f0
    4664:	0000ff7f 	.word	0x0000ff7f

00004668 <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    4668:	b5f0      	push	{r4, r5, r6, r7, lr}
    466a:	464f      	mov	r7, r9
    466c:	4646      	mov	r6, r8
    466e:	b4c0      	push	{r6, r7}
    4670:	b091      	sub	sp, #68	; 0x44
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    4672:	22c2      	movs	r2, #194	; 0xc2
    4674:	00d2      	lsls	r2, r2, #3
    4676:	4b5b      	ldr	r3, [pc, #364]	; (47e4 <system_clock_init+0x17c>)
    4678:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    467a:	4b5b      	ldr	r3, [pc, #364]	; (47e8 <system_clock_init+0x180>)
    467c:	685a      	ldr	r2, [r3, #4]
    467e:	211e      	movs	r1, #30
    4680:	438a      	bics	r2, r1
    4682:	2104      	movs	r1, #4
    4684:	430a      	orrs	r2, r1
    4686:	605a      	str	r2, [r3, #4]
#if CONF_CLOCK_GCLK_1_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_1;
#elif CONF_CLOCK_GCLK_2_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_2;
#elif CONF_CLOCK_GCLK_3_ENABLE == false
	gclk_conf.source_generator = GCLK_GENERATOR_3;
    4688:	2203      	movs	r2, #3
    468a:	ab01      	add	r3, sp, #4
    468c:	701a      	strb	r2, [r3, #0]
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    468e:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    4690:	4d56      	ldr	r5, [pc, #344]	; (47ec <system_clock_init+0x184>)
    4692:	b2e0      	uxtb	r0, r4
    4694:	a901      	add	r1, sp, #4
    4696:	47a8      	blx	r5
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#else
	gclk_conf.source_generator = GCLK_GENERATOR_7;
#endif

	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    4698:	3401      	adds	r4, #1
    469a:	2c25      	cmp	r4, #37	; 0x25
    469c:	d1f9      	bne.n	4692 <system_clock_init+0x2a>
static inline void system_clock_source_xosc32k_get_config_defaults(
		struct system_clock_source_xosc32k_config *const config)
{
	Assert(config);

	config->external_clock      = SYSTEM_CLOCK_EXTERNAL_CRYSTAL;
    469e:	a80c      	add	r0, sp, #48	; 0x30
    46a0:	2300      	movs	r3, #0
    46a2:	7003      	strb	r3, [r0, #0]
	config->startup_time        = SYSTEM_XOSC32K_STARTUP_16384;
	config->auto_gain_control   = false;
    46a4:	7083      	strb	r3, [r0, #2]
	config->frequency           = 32768UL;
    46a6:	2280      	movs	r2, #128	; 0x80
    46a8:	0212      	lsls	r2, r2, #8
    46aa:	6082      	str	r2, [r0, #8]
	config->enable_1khz_output  = false;
    46ac:	70c3      	strb	r3, [r0, #3]
	config->enable_32khz_output = true;
    46ae:	2201      	movs	r2, #1
    46b0:	7102      	strb	r2, [r0, #4]
	config->run_in_standby      = false;
    46b2:	7303      	strb	r3, [r0, #12]
	config->on_demand           = true;
	config->write_once          = false;
    46b4:	7383      	strb	r3, [r0, #14]
	struct system_clock_source_xosc32k_config xosc32k_conf;
	system_clock_source_xosc32k_get_config_defaults(&xosc32k_conf);

	xosc32k_conf.frequency           = 32768UL;
	xosc32k_conf.external_clock      = CONF_CLOCK_XOSC32K_EXTERNAL_CRYSTAL;
	xosc32k_conf.startup_time        = CONF_CLOCK_XOSC32K_STARTUP_TIME;
    46b6:	2203      	movs	r2, #3
    46b8:	7042      	strb	r2, [r0, #1]
	xosc32k_conf.auto_gain_control   = CONF_CLOCK_XOSC32K_AUTO_AMPLITUDE_CONTROL;
	xosc32k_conf.enable_1khz_output  = CONF_CLOCK_XOSC32K_ENABLE_1KHZ_OUPUT;
	xosc32k_conf.enable_32khz_output = CONF_CLOCK_XOSC32K_ENABLE_32KHZ_OUTPUT;
	xosc32k_conf.on_demand           = false;
    46ba:	7343      	strb	r3, [r0, #13]
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
    46bc:	4b4c      	ldr	r3, [pc, #304]	; (47f0 <system_clock_init+0x188>)
    46be:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
    46c0:	2005      	movs	r0, #5
    46c2:	4b4c      	ldr	r3, [pc, #304]	; (47f4 <system_clock_init+0x18c>)
    46c4:	4798      	blx	r3

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    46c6:	4947      	ldr	r1, [pc, #284]	; (47e4 <system_clock_init+0x17c>)
    46c8:	2202      	movs	r2, #2
    46ca:	68cb      	ldr	r3, [r1, #12]
	xosc32k_conf.on_demand           = false;
	xosc32k_conf.run_in_standby      = CONF_CLOCK_XOSC32K_RUN_IN_STANDBY;

	system_clock_source_xosc32k_set_config(&xosc32k_conf);
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_XOSC32K);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_XOSC32K));
    46cc:	421a      	tst	r2, r3
    46ce:	d0fc      	beq.n	46ca <system_clock_init+0x62>
	if (CONF_CLOCK_XOSC32K_ON_DEMAND) {
		SYSCTRL->XOSC32K.bit.ONDEMAND = 1;
    46d0:	4b44      	ldr	r3, [pc, #272]	; (47e4 <system_clock_init+0x17c>)
    46d2:	8a99      	ldrh	r1, [r3, #20]
    46d4:	2280      	movs	r2, #128	; 0x80
    46d6:	430a      	orrs	r2, r1
    46d8:	829a      	strh	r2, [r3, #20]


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			((*(uint32_t *)SYSCTRL_FUSES_OSC32K_ADDR >> 
    46da:	4d47      	ldr	r5, [pc, #284]	; (47f8 <system_clock_init+0x190>)
#endif


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
    46dc:	682a      	ldr	r2, [r5, #0]
    46de:	04d1      	lsls	r1, r2, #19
    46e0:	0e49      	lsrs	r1, r1, #25
    46e2:	0409      	lsls	r1, r1, #16
    46e4:	6998      	ldr	r0, [r3, #24]
    46e6:	4a45      	ldr	r2, [pc, #276]	; (47fc <system_clock_init+0x194>)
    46e8:	4002      	ands	r2, r0
    46ea:	430a      	orrs	r2, r1
    46ec:	619a      	str	r2, [r3, #24]
static inline void system_clock_source_osc32k_get_config_defaults(
		struct system_clock_source_osc32k_config *const config)
{
	Assert(config);

	config->enable_1khz_output  = true;
    46ee:	a80a      	add	r0, sp, #40	; 0x28
    46f0:	2301      	movs	r3, #1
    46f2:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    46f4:	7083      	strb	r3, [r0, #2]
	config->run_in_standby      = false;
    46f6:	2400      	movs	r4, #0
    46f8:	70c4      	strb	r4, [r0, #3]
	config->on_demand           = true;
    46fa:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    46fc:	2307      	movs	r3, #7
    46fe:	7003      	strb	r3, [r0, #0]
	config->write_once          = false;
    4700:	7144      	strb	r4, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    4702:	4b3f      	ldr	r3, [pc, #252]	; (4800 <system_clock_init+0x198>)
    4704:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    4706:	2004      	movs	r0, #4
    4708:	4b3a      	ldr	r3, [pc, #232]	; (47f4 <system_clock_init+0x18c>)
    470a:	4798      	blx	r3
		struct system_clock_source_dfll_config *const config)
{
	Assert(config);

	config->loop_mode       = SYSTEM_CLOCK_DFLL_LOOP_MODE_OPEN;
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    470c:	ab05      	add	r3, sp, #20
    470e:	2200      	movs	r2, #0
    4710:	805c      	strh	r4, [r3, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    4712:	809c      	strh	r4, [r3, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    4714:	719a      	strb	r2, [r3, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    4716:	71da      	strb	r2, [r3, #7]
	config->on_demand       = true;

	/* Open loop mode calibration value */
	config->coarse_value    = 0x1f / 4; /* Midpoint */
	config->fine_value      = 0xff / 4; /* Midpoint */
    4718:	213f      	movs	r1, #63	; 0x3f
    471a:	8159      	strh	r1, [r3, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    471c:	2104      	movs	r1, #4
    471e:	7019      	strb	r1, [r3, #0]
	dfll_conf.on_demand      = false;
    4720:	705a      	strb	r2, [r3, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping 
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    4722:	682b      	ldr	r3, [r5, #0]
    4724:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    4726:	2b3f      	cmp	r3, #63	; 0x3f
    4728:	d100      	bne.n	472c <system_clock_init+0xc4>
		coarse = 0x1f;
    472a:	231f      	movs	r3, #31
	}
	dfll_conf.coarse_value = coarse;
    472c:	a805      	add	r0, sp, #20
    472e:	7203      	strb	r3, [r0, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    4730:	4b34      	ldr	r3, [pc, #208]	; (4804 <system_clock_init+0x19c>)
    4732:	8203      	strh	r3, [r0, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    4734:	2307      	movs	r3, #7
    4736:	7303      	strb	r3, [r0, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    4738:	233f      	movs	r3, #63	; 0x3f
    473a:	81c3      	strh	r3, [r0, #14]
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    473c:	4b32      	ldr	r3, [pc, #200]	; (4808 <system_clock_init+0x1a0>)
    473e:	4798      	blx	r3
		struct system_clock_source_osc8m_config *const config)
{
	Assert(config);

	config->prescaler       = SYSTEM_OSC8M_DIV_8;
	config->run_in_standby  = false;
    4740:	a804      	add	r0, sp, #16
    4742:	2500      	movs	r5, #0
    4744:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    4746:	2601      	movs	r6, #1
    4748:	7086      	strb	r6, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    474a:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    474c:	4b2f      	ldr	r3, [pc, #188]	; (480c <system_clock_init+0x1a4>)
    474e:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    4750:	2006      	movs	r0, #6
    4752:	4f28      	ldr	r7, [pc, #160]	; (47f4 <system_clock_init+0x18c>)
    4754:	47b8      	blx	r7


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    4756:	4b2e      	ldr	r3, [pc, #184]	; (4810 <system_clock_init+0x1a8>)
    4758:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    475a:	ac01      	add	r4, sp, #4
    475c:	9602      	str	r6, [sp, #8]
	config->high_when_disabled = false;
    475e:	7065      	strb	r5, [r4, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    4760:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    4762:	7265      	strb	r5, [r4, #9]

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    4764:	2305      	movs	r3, #5
    4766:	7023      	strb	r3, [r4, #0]
    4768:	2001      	movs	r0, #1
    476a:	1c21      	adds	r1, r4, #0
    476c:	4b29      	ldr	r3, [pc, #164]	; (4814 <system_clock_init+0x1ac>)
    476e:	4699      	mov	r9, r3
    4770:	4798      	blx	r3
    4772:	2001      	movs	r0, #1
    4774:	4a28      	ldr	r2, [pc, #160]	; (4818 <system_clock_init+0x1b0>)
    4776:	4690      	mov	r8, r2
    4778:	4790      	blx	r2
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
	config->high_when_disabled = false;
    477a:	7065      	strb	r5, [r4, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    477c:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    477e:	7265      	strb	r5, [r4, #9]
    4780:	2304      	movs	r3, #4
    4782:	7023      	strb	r3, [r4, #0]
    4784:	2320      	movs	r3, #32
    4786:	6063      	str	r3, [r4, #4]
    4788:	2002      	movs	r0, #2
    478a:	1c21      	adds	r1, r4, #0
    478c:	47c8      	blx	r9
    478e:	2002      	movs	r0, #2
    4790:	47c0      	blx	r8
	/* Enable DFLL reference clock if in closed loop mode */
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    4792:	7026      	strb	r6, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    4794:	2000      	movs	r0, #0
    4796:	1c21      	adds	r1, r4, #0
    4798:	4b14      	ldr	r3, [pc, #80]	; (47ec <system_clock_init+0x184>)
    479a:	4798      	blx	r3
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    479c:	2000      	movs	r0, #0
    479e:	4b1f      	ldr	r3, [pc, #124]	; (481c <system_clock_init+0x1b4>)
    47a0:	4798      	blx	r3
#endif


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
    47a2:	2007      	movs	r0, #7
    47a4:	47b8      	blx	r7

	default:
		return false;
	}

	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    47a6:	490f      	ldr	r1, [pc, #60]	; (47e4 <system_clock_init+0x17c>)
    47a8:	22d0      	movs	r2, #208	; 0xd0
    47aa:	68cb      	ldr	r3, [r1, #12]
    47ac:	4013      	ands	r3, r2


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    47ae:	2bd0      	cmp	r3, #208	; 0xd0
    47b0:	d1fb      	bne.n	47aa <system_clock_init+0x142>
 */
static inline void system_cpu_clock_set_divider(
		const enum system_main_clock_div divider)
{
	Assert(((uint32_t)divider & PM_CPUSEL_CPUDIV_Msk) == divider);
	PM->CPUSEL.reg = (uint32_t)divider;
    47b2:	4a1b      	ldr	r2, [pc, #108]	; (4820 <system_clock_init+0x1b8>)
    47b4:	2300      	movs	r3, #0
    47b6:	7213      	strb	r3, [r2, #8]
		const enum system_clock_apb_bus bus,
		const enum system_main_clock_div divider)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBASEL.reg = (uint32_t)divider;
    47b8:	7253      	strb	r3, [r2, #9]
			break;
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBSEL.reg = (uint32_t)divider;
    47ba:	7293      	strb	r3, [r2, #10]
			break;
		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCSEL.reg = (uint32_t)divider;
    47bc:	72d3      	strb	r3, [r2, #11]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    47be:	a901      	add	r1, sp, #4
    47c0:	2201      	movs	r2, #1
    47c2:	604a      	str	r2, [r1, #4]
	config->high_when_disabled = false;
    47c4:	704b      	strb	r3, [r1, #1]
#if SAML21
	config->source_clock       = GCLK_SOURCE_OSC16M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    47c6:	720b      	strb	r3, [r1, #8]
	config->output_enable      = false;
    47c8:	724b      	strb	r3, [r1, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    47ca:	2307      	movs	r3, #7
    47cc:	700b      	strb	r3, [r1, #0]
    47ce:	2000      	movs	r0, #0
    47d0:	4b10      	ldr	r3, [pc, #64]	; (4814 <system_clock_init+0x1ac>)
    47d2:	4798      	blx	r3
    47d4:	2000      	movs	r0, #0
    47d6:	4b10      	ldr	r3, [pc, #64]	; (4818 <system_clock_init+0x1b0>)
    47d8:	4798      	blx	r3
#endif
}
    47da:	b011      	add	sp, #68	; 0x44
    47dc:	bc0c      	pop	{r2, r3}
    47de:	4690      	mov	r8, r2
    47e0:	4699      	mov	r9, r3
    47e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    47e4:	40000800 	.word	0x40000800
    47e8:	41004000 	.word	0x41004000
    47ec:	00004a59 	.word	0x00004a59
    47f0:	000044a5 	.word	0x000044a5
    47f4:	000045c9 	.word	0x000045c9
    47f8:	00806024 	.word	0x00806024
    47fc:	ff80ffff 	.word	0xff80ffff
    4800:	00004429 	.word	0x00004429
    4804:	000005b9 	.word	0x000005b9
    4808:	00004559 	.word	0x00004559
    480c:	000043ed 	.word	0x000043ed
    4810:	00004825 	.word	0x00004825
    4814:	00004849 	.word	0x00004849
    4818:	000048fd 	.word	0x000048fd
    481c:	000049cd 	.word	0x000049cd
    4820:	40000400 	.word	0x40000400

00004824 <system_gclk_init>:
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
    4824:	4b06      	ldr	r3, [pc, #24]	; (4840 <system_gclk_init+0x1c>)
    4826:	6999      	ldr	r1, [r3, #24]
    4828:	2208      	movs	r2, #8
    482a:	430a      	orrs	r2, r1
    482c:	619a      	str	r2, [r3, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    482e:	2201      	movs	r2, #1
    4830:	4b04      	ldr	r3, [pc, #16]	; (4844 <system_gclk_init+0x20>)
    4832:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    4834:	1c19      	adds	r1, r3, #0
    4836:	780b      	ldrb	r3, [r1, #0]
    4838:	4213      	tst	r3, r2
    483a:	d1fc      	bne.n	4836 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    483c:	4770      	bx	lr
    483e:	46c0      	nop			; (mov r8, r8)
    4840:	40000400 	.word	0x40000400
    4844:	40000c00 	.word	0x40000c00

00004848 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    4848:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    484a:	1c06      	adds	r6, r0, #0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    484c:	1c07      	adds	r7, r0, #0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    484e:	780d      	ldrb	r5, [r1, #0]
    4850:	022d      	lsls	r5, r5, #8
    4852:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    4854:	784b      	ldrb	r3, [r1, #1]
    4856:	2b00      	cmp	r3, #0
    4858:	d002      	beq.n	4860 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    485a:	2380      	movs	r3, #128	; 0x80
    485c:	02db      	lsls	r3, r3, #11
    485e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    4860:	7a4b      	ldrb	r3, [r1, #9]
    4862:	2b00      	cmp	r3, #0
    4864:	d002      	beq.n	486c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    4866:	2380      	movs	r3, #128	; 0x80
    4868:	031b      	lsls	r3, r3, #12
    486a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    486c:	684c      	ldr	r4, [r1, #4]
    486e:	2c01      	cmp	r4, #1
    4870:	d917      	bls.n	48a2 <system_gclk_gen_set_config+0x5a>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    4872:	1e63      	subs	r3, r4, #1
    4874:	421c      	tst	r4, r3
    4876:	d10f      	bne.n	4898 <system_gclk_gen_set_config+0x50>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    4878:	2c02      	cmp	r4, #2
    487a:	d906      	bls.n	488a <system_gclk_gen_set_config+0x42>
    487c:	2302      	movs	r3, #2
    487e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    4880:	3201      	adds	r2, #1

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
						mask <<= 1) {
    4882:	005b      	lsls	r3, r3, #1
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    4884:	429c      	cmp	r4, r3
    4886:	d8fb      	bhi.n	4880 <system_gclk_gen_set_config+0x38>
    4888:	e000      	b.n	488c <system_gclk_gen_set_config+0x44>
    488a:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    488c:	0217      	lsls	r7, r2, #8
    488e:	4337      	orrs	r7, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    4890:	2380      	movs	r3, #128	; 0x80
    4892:	035b      	lsls	r3, r3, #13
    4894:	431d      	orrs	r5, r3
    4896:	e004      	b.n	48a2 <system_gclk_gen_set_config+0x5a>
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    4898:	0227      	lsls	r7, r4, #8
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
    489a:	4337      	orrs	r7, r6
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    489c:	2380      	movs	r3, #128	; 0x80
    489e:	029b      	lsls	r3, r3, #10
    48a0:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    48a2:	7a0b      	ldrb	r3, [r1, #8]
    48a4:	2b00      	cmp	r3, #0
    48a6:	d002      	beq.n	48ae <system_gclk_gen_set_config+0x66>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    48a8:	2380      	movs	r3, #128	; 0x80
    48aa:	039b      	lsls	r3, r3, #14
    48ac:	431d      	orrs	r5, r3
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    48ae:	4a0f      	ldr	r2, [pc, #60]	; (48ec <system_gclk_gen_set_config+0xa4>)
    48b0:	7853      	ldrb	r3, [r2, #1]
	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
	}

	while (system_gclk_is_syncing()) {
    48b2:	b25b      	sxtb	r3, r3
    48b4:	2b00      	cmp	r3, #0
    48b6:	dbfb      	blt.n	48b0 <system_gclk_gen_set_config+0x68>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    48b8:	4b0d      	ldr	r3, [pc, #52]	; (48f0 <system_gclk_gen_set_config+0xa8>)
    48ba:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    48bc:	4b0d      	ldr	r3, [pc, #52]	; (48f4 <system_gclk_gen_set_config+0xac>)
    48be:	701e      	strb	r6, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    48c0:	4a0a      	ldr	r2, [pc, #40]	; (48ec <system_gclk_gen_set_config+0xa4>)
    48c2:	7853      	ldrb	r3, [r2, #1]

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    48c4:	b25b      	sxtb	r3, r3
    48c6:	2b00      	cmp	r3, #0
    48c8:	dbfb      	blt.n	48c2 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    48ca:	4b08      	ldr	r3, [pc, #32]	; (48ec <system_gclk_gen_set_config+0xa4>)
    48cc:	609f      	str	r7, [r3, #8]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    48ce:	1c1a      	adds	r2, r3, #0
    48d0:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;

	while (system_gclk_is_syncing()) {
    48d2:	b25b      	sxtb	r3, r3
    48d4:	2b00      	cmp	r3, #0
    48d6:	dbfb      	blt.n	48d0 <system_gclk_gen_set_config+0x88>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    48d8:	4b04      	ldr	r3, [pc, #16]	; (48ec <system_gclk_gen_set_config+0xa4>)
    48da:	6859      	ldr	r1, [r3, #4]
    48dc:	2280      	movs	r2, #128	; 0x80
    48de:	0252      	lsls	r2, r2, #9
    48e0:	400a      	ands	r2, r1
    48e2:	4315      	orrs	r5, r2
    48e4:	605d      	str	r5, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    48e6:	4b04      	ldr	r3, [pc, #16]	; (48f8 <system_gclk_gen_set_config+0xb0>)
    48e8:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    48ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    48ec:	40000c00 	.word	0x40000c00
    48f0:	00002e51 	.word	0x00002e51
    48f4:	40000c08 	.word	0x40000c08
    48f8:	00002e91 	.word	0x00002e91

000048fc <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    48fc:	b510      	push	{r4, lr}
    48fe:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4900:	4a0b      	ldr	r2, [pc, #44]	; (4930 <system_gclk_gen_enable+0x34>)
    4902:	7853      	ldrb	r3, [r2, #1]
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    4904:	b25b      	sxtb	r3, r3
    4906:	2b00      	cmp	r3, #0
    4908:	dbfb      	blt.n	4902 <system_gclk_gen_enable+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    490a:	4b0a      	ldr	r3, [pc, #40]	; (4934 <system_gclk_gen_enable+0x38>)
    490c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    490e:	4b0a      	ldr	r3, [pc, #40]	; (4938 <system_gclk_gen_enable+0x3c>)
    4910:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4912:	4a07      	ldr	r2, [pc, #28]	; (4930 <system_gclk_gen_enable+0x34>)
    4914:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    4916:	b25b      	sxtb	r3, r3
    4918:	2b00      	cmp	r3, #0
    491a:	dbfb      	blt.n	4914 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    491c:	4b04      	ldr	r3, [pc, #16]	; (4930 <system_gclk_gen_enable+0x34>)
    491e:	6859      	ldr	r1, [r3, #4]
    4920:	2280      	movs	r2, #128	; 0x80
    4922:	0252      	lsls	r2, r2, #9
    4924:	430a      	orrs	r2, r1
    4926:	605a      	str	r2, [r3, #4]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    4928:	4b04      	ldr	r3, [pc, #16]	; (493c <system_gclk_gen_enable+0x40>)
    492a:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    492c:	bd10      	pop	{r4, pc}
    492e:	46c0      	nop			; (mov r8, r8)
    4930:	40000c00 	.word	0x40000c00
    4934:	00002e51 	.word	0x00002e51
    4938:	40000c04 	.word	0x40000c04
    493c:	00002e91 	.word	0x00002e91

00004940 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    4940:	b570      	push	{r4, r5, r6, lr}
    4942:	1c04      	adds	r4, r0, #0
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4944:	4a1a      	ldr	r2, [pc, #104]	; (49b0 <system_gclk_gen_get_hz+0x70>)
    4946:	7853      	ldrb	r3, [r2, #1]
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
	while (system_gclk_is_syncing()) {
    4948:	b25b      	sxtb	r3, r3
    494a:	2b00      	cmp	r3, #0
    494c:	dbfb      	blt.n	4946 <system_gclk_gen_get_hz+0x6>
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    494e:	4b19      	ldr	r3, [pc, #100]	; (49b4 <system_gclk_gen_get_hz+0x74>)
    4950:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    4952:	4b19      	ldr	r3, [pc, #100]	; (49b8 <system_gclk_gen_get_hz+0x78>)
    4954:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    4956:	4a16      	ldr	r2, [pc, #88]	; (49b0 <system_gclk_gen_get_hz+0x70>)
    4958:	7853      	ldrb	r3, [r2, #1]

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
	while (system_gclk_is_syncing()) {
    495a:	b25b      	sxtb	r3, r3
    495c:	2b00      	cmp	r3, #0
    495e:	dbfb      	blt.n	4958 <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    4960:	4e13      	ldr	r6, [pc, #76]	; (49b0 <system_gclk_gen_get_hz+0x70>)
    4962:	6870      	ldr	r0, [r6, #4]
    4964:	04c0      	lsls	r0, r0, #19
    4966:	0ec0      	lsrs	r0, r0, #27
	while (system_gclk_is_syncing()) {
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
    4968:	4b14      	ldr	r3, [pc, #80]	; (49bc <system_gclk_gen_get_hz+0x7c>)
    496a:	4798      	blx	r3
    496c:	1c05      	adds	r5, r0, #0
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    496e:	4b12      	ldr	r3, [pc, #72]	; (49b8 <system_gclk_gen_get_hz+0x78>)
    4970:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    4972:	6876      	ldr	r6, [r6, #4]
    4974:	02f6      	lsls	r6, r6, #11
    4976:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    4978:	4b11      	ldr	r3, [pc, #68]	; (49c0 <system_gclk_gen_get_hz+0x80>)
    497a:	701c      	strb	r4, [r3, #0]
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    497c:	4a0c      	ldr	r2, [pc, #48]	; (49b0 <system_gclk_gen_get_hz+0x70>)
    497e:	7853      	ldrb	r3, [r2, #1]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
	while (system_gclk_is_syncing()) {
    4980:	b25b      	sxtb	r3, r3
    4982:	2b00      	cmp	r3, #0
    4984:	dbfb      	blt.n	497e <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    4986:	4b0a      	ldr	r3, [pc, #40]	; (49b0 <system_gclk_gen_get_hz+0x70>)
    4988:	689c      	ldr	r4, [r3, #8]
    498a:	0a24      	lsrs	r4, r4, #8
    498c:	b2a4      	uxth	r4, r4
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    498e:	4b0d      	ldr	r3, [pc, #52]	; (49c4 <system_gclk_gen_get_hz+0x84>)
    4990:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    4992:	2e00      	cmp	r6, #0
    4994:	d107      	bne.n	49a6 <system_gclk_gen_get_hz+0x66>
    4996:	2c01      	cmp	r4, #1
    4998:	d907      	bls.n	49aa <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    499a:	1c28      	adds	r0, r5, #0
    499c:	1c21      	adds	r1, r4, #0
    499e:	4b0a      	ldr	r3, [pc, #40]	; (49c8 <system_gclk_gen_get_hz+0x88>)
    49a0:	4798      	blx	r3
    49a2:	1c05      	adds	r5, r0, #0
    49a4:	e001      	b.n	49aa <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    49a6:	3401      	adds	r4, #1
    49a8:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    49aa:	1c28      	adds	r0, r5, #0
    49ac:	bd70      	pop	{r4, r5, r6, pc}
    49ae:	46c0      	nop			; (mov r8, r8)
    49b0:	40000c00 	.word	0x40000c00
    49b4:	00002e51 	.word	0x00002e51
    49b8:	40000c04 	.word	0x40000c04
    49bc:	0000435d 	.word	0x0000435d
    49c0:	40000c08 	.word	0x40000c08
    49c4:	00002e91 	.word	0x00002e91
    49c8:	00006ac1 	.word	0x00006ac1

000049cc <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    49cc:	b510      	push	{r4, lr}
    49ce:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    49d0:	4b06      	ldr	r3, [pc, #24]	; (49ec <system_gclk_chan_enable+0x20>)
    49d2:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    49d4:	4b06      	ldr	r3, [pc, #24]	; (49f0 <system_gclk_chan_enable+0x24>)
    49d6:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    49d8:	4b06      	ldr	r3, [pc, #24]	; (49f4 <system_gclk_chan_enable+0x28>)
    49da:	8859      	ldrh	r1, [r3, #2]
    49dc:	2280      	movs	r2, #128	; 0x80
    49de:	01d2      	lsls	r2, r2, #7
    49e0:	430a      	orrs	r2, r1
    49e2:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    49e4:	4b04      	ldr	r3, [pc, #16]	; (49f8 <system_gclk_chan_enable+0x2c>)
    49e6:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    49e8:	bd10      	pop	{r4, pc}
    49ea:	46c0      	nop			; (mov r8, r8)
    49ec:	00002e51 	.word	0x00002e51
    49f0:	40000c02 	.word	0x40000c02
    49f4:	40000c00 	.word	0x40000c00
    49f8:	00002e91 	.word	0x00002e91

000049fc <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    49fc:	b510      	push	{r4, lr}
    49fe:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    4a00:	4b0f      	ldr	r3, [pc, #60]	; (4a40 <system_gclk_chan_disable+0x44>)
    4a02:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4a04:	4b0f      	ldr	r3, [pc, #60]	; (4a44 <system_gclk_chan_disable+0x48>)
    4a06:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    4a08:	4b0f      	ldr	r3, [pc, #60]	; (4a48 <system_gclk_chan_disable+0x4c>)
    4a0a:	8858      	ldrh	r0, [r3, #2]
    4a0c:	0500      	lsls	r0, r0, #20
    4a0e:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    4a10:	8859      	ldrh	r1, [r3, #2]
    4a12:	4a0e      	ldr	r2, [pc, #56]	; (4a4c <system_gclk_chan_disable+0x50>)
    4a14:	400a      	ands	r2, r1
    4a16:	805a      	strh	r2, [r3, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    4a18:	8859      	ldrh	r1, [r3, #2]
    4a1a:	4a0d      	ldr	r2, [pc, #52]	; (4a50 <system_gclk_chan_disable+0x54>)
    4a1c:	400a      	ands	r2, r1
    4a1e:	805a      	strh	r2, [r3, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    4a20:	1c19      	adds	r1, r3, #0
    4a22:	2280      	movs	r2, #128	; 0x80
    4a24:	01d2      	lsls	r2, r2, #7
    4a26:	884b      	ldrh	r3, [r1, #2]
    4a28:	4213      	tst	r3, r2
    4a2a:	d1fc      	bne.n	4a26 <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    4a2c:	4b06      	ldr	r3, [pc, #24]	; (4a48 <system_gclk_chan_disable+0x4c>)
    4a2e:	0201      	lsls	r1, r0, #8
    4a30:	8858      	ldrh	r0, [r3, #2]
    4a32:	4a06      	ldr	r2, [pc, #24]	; (4a4c <system_gclk_chan_disable+0x50>)
    4a34:	4002      	ands	r2, r0
    4a36:	430a      	orrs	r2, r1
    4a38:	805a      	strh	r2, [r3, #2]
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    4a3a:	4b06      	ldr	r3, [pc, #24]	; (4a54 <system_gclk_chan_disable+0x58>)
    4a3c:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    4a3e:	bd10      	pop	{r4, pc}
    4a40:	00002e51 	.word	0x00002e51
    4a44:	40000c02 	.word	0x40000c02
    4a48:	40000c00 	.word	0x40000c00
    4a4c:	fffff0ff 	.word	0xfffff0ff
    4a50:	ffffbfff 	.word	0xffffbfff
    4a54:	00002e91 	.word	0x00002e91

00004a58 <system_gclk_chan_set_config>:
 *
 */
void system_gclk_chan_set_config(
		const uint8_t channel,
		struct system_gclk_chan_config *const config)
{
    4a58:	b510      	push	{r4, lr}

	/* Cache the new config to reduce sync requirements */
	uint32_t new_clkctrl_config = (channel << GCLK_CLKCTRL_ID_Pos);

	/* Select the desired generic clock generator */
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    4a5a:	780c      	ldrb	r4, [r1, #0]
    4a5c:	0224      	lsls	r4, r4, #8
    4a5e:	4304      	orrs	r4, r0

	/* Disable generic clock channel */
	system_gclk_chan_disable(channel);
    4a60:	4b02      	ldr	r3, [pc, #8]	; (4a6c <system_gclk_chan_set_config+0x14>)
    4a62:	4798      	blx	r3

	/* Write the new configuration */
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    4a64:	b2a4      	uxth	r4, r4
    4a66:	4b02      	ldr	r3, [pc, #8]	; (4a70 <system_gclk_chan_set_config+0x18>)
    4a68:	805c      	strh	r4, [r3, #2]
}
    4a6a:	bd10      	pop	{r4, pc}
    4a6c:	000049fd 	.word	0x000049fd
    4a70:	40000c00 	.word	0x40000c00

00004a74 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    4a74:	b510      	push	{r4, lr}
    4a76:	1c04      	adds	r4, r0, #0
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_enter_critical_section(void)
{
	cpu_irq_enter_critical();
    4a78:	4b06      	ldr	r3, [pc, #24]	; (4a94 <system_gclk_chan_get_hz+0x20>)
    4a7a:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    4a7c:	4b06      	ldr	r3, [pc, #24]	; (4a98 <system_gclk_chan_get_hz+0x24>)
    4a7e:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    4a80:	4b06      	ldr	r3, [pc, #24]	; (4a9c <system_gclk_chan_get_hz+0x28>)
    4a82:	885c      	ldrh	r4, [r3, #2]
    4a84:	0524      	lsls	r4, r4, #20
    4a86:	0f24      	lsrs	r4, r4, #28
 * are only re-enabled upon leaving the outermost nested critical section.
 *
 */
static inline void system_interrupt_leave_critical_section(void)
{
	cpu_irq_leave_critical();
    4a88:	4b05      	ldr	r3, [pc, #20]	; (4aa0 <system_gclk_chan_get_hz+0x2c>)
    4a8a:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    4a8c:	1c20      	adds	r0, r4, #0
    4a8e:	4b05      	ldr	r3, [pc, #20]	; (4aa4 <system_gclk_chan_get_hz+0x30>)
    4a90:	4798      	blx	r3
}
    4a92:	bd10      	pop	{r4, pc}
    4a94:	00002e51 	.word	0x00002e51
    4a98:	40000c02 	.word	0x40000c02
    4a9c:	40000c00 	.word	0x40000c00
    4aa0:	00002e91 	.word	0x00002e91
    4aa4:	00004941 	.word	0x00004941

00004aa8 <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    4aa8:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    4aaa:	78d3      	ldrb	r3, [r2, #3]
    4aac:	2b00      	cmp	r3, #0
    4aae:	d11e      	bne.n	4aee <_system_pinmux_config+0x46>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    4ab0:	7813      	ldrb	r3, [r2, #0]
    4ab2:	2b80      	cmp	r3, #128	; 0x80
    4ab4:	d004      	beq.n	4ac0 <_system_pinmux_config+0x18>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    4ab6:	061b      	lsls	r3, r3, #24
    4ab8:	2480      	movs	r4, #128	; 0x80
    4aba:	0264      	lsls	r4, r4, #9
    4abc:	4323      	orrs	r3, r4
    4abe:	e000      	b.n	4ac2 <_system_pinmux_config+0x1a>
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    4ac0:	2300      	movs	r3, #0
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    4ac2:	7854      	ldrb	r4, [r2, #1]
    4ac4:	2502      	movs	r5, #2
    4ac6:	43ac      	bics	r4, r5
    4ac8:	d10a      	bne.n	4ae0 <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    4aca:	7894      	ldrb	r4, [r2, #2]
    4acc:	2c00      	cmp	r4, #0
    4ace:	d103      	bne.n	4ad8 <_system_pinmux_config+0x30>

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;
    4ad0:	2480      	movs	r4, #128	; 0x80
    4ad2:	02a4      	lsls	r4, r4, #10
    4ad4:	4323      	orrs	r3, r4
    4ad6:	e002      	b.n	4ade <_system_pinmux_config+0x36>

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    4ad8:	24c0      	movs	r4, #192	; 0xc0
    4ada:	02e4      	lsls	r4, r4, #11
    4adc:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    4ade:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4ae0:	7854      	ldrb	r4, [r2, #1]
    4ae2:	3c01      	subs	r4, #1
    4ae4:	2c01      	cmp	r4, #1
    4ae6:	d804      	bhi.n	4af2 <_system_pinmux_config+0x4a>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    4ae8:	4c11      	ldr	r4, [pc, #68]	; (4b30 <_system_pinmux_config+0x88>)
    4aea:	4023      	ands	r3, r4
    4aec:	e001      	b.n	4af2 <_system_pinmux_config+0x4a>
		}
	} else {
		port->DIRCLR.reg = pin_mask;
    4aee:	6041      	str	r1, [r0, #4]
{
	Assert(port);
	Assert(config);

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;
    4af0:	2300      	movs	r3, #0
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    4af2:	040d      	lsls	r5, r1, #16
    4af4:	0c2d      	lsrs	r5, r5, #16
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4af6:	24a0      	movs	r4, #160	; 0xa0
    4af8:	05e4      	lsls	r4, r4, #23
    4afa:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    4afc:	431c      	orrs	r4, r3
	uint32_t upper_pin_mask = (pin_mask >> 16);

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4afe:	6284      	str	r4, [r0, #40]	; 0x28
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
	uint32_t upper_pin_mask = (pin_mask >> 16);
    4b00:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4b02:	24d0      	movs	r4, #208	; 0xd0
    4b04:	0624      	lsls	r4, r4, #24
    4b06:	432c      	orrs	r4, r5
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    4b08:	431c      	orrs	r4, r3
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    4b0a:	6284      	str	r4, [r0, #40]	; 0x28
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    4b0c:	78d4      	ldrb	r4, [r2, #3]
    4b0e:	2c00      	cmp	r4, #0
    4b10:	d10c      	bne.n	4b2c <_system_pinmux_config+0x84>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    4b12:	035c      	lsls	r4, r3, #13
    4b14:	d505      	bpl.n	4b22 <_system_pinmux_config+0x7a>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    4b16:	7893      	ldrb	r3, [r2, #2]
    4b18:	2b01      	cmp	r3, #1
    4b1a:	d101      	bne.n	4b20 <_system_pinmux_config+0x78>
				port->OUTSET.reg = pin_mask;
    4b1c:	6181      	str	r1, [r0, #24]
    4b1e:	e000      	b.n	4b22 <_system_pinmux_config+0x7a>
			} else {
				port->OUTCLR.reg = pin_mask;
    4b20:	6141      	str	r1, [r0, #20]
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    4b22:	7853      	ldrb	r3, [r2, #1]
    4b24:	3b01      	subs	r3, #1
    4b26:	2b01      	cmp	r3, #1
    4b28:	d800      	bhi.n	4b2c <_system_pinmux_config+0x84>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    4b2a:	6081      	str	r1, [r0, #8]
		}
	}
}
    4b2c:	bd30      	pop	{r4, r5, pc}
    4b2e:	46c0      	nop			; (mov r8, r8)
    4b30:	fffbffff 	.word	0xfffbffff

00004b34 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    4b34:	b508      	push	{r3, lr}
    4b36:	1c03      	adds	r3, r0, #0
    4b38:	1c0a      	adds	r2, r1, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4b3a:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    4b3c:	2000      	movs	r0, #0
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports. */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    4b3e:	2900      	cmp	r1, #0
    4b40:	d103      	bne.n	4b4a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    4b42:	0958      	lsrs	r0, r3, #5
    4b44:	01c0      	lsls	r0, r0, #7
    4b46:	4904      	ldr	r1, [pc, #16]	; (4b58 <system_pinmux_pin_set_config+0x24>)
    4b48:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    4b4a:	211f      	movs	r1, #31
    4b4c:	400b      	ands	r3, r1
    4b4e:	2101      	movs	r1, #1
    4b50:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    4b52:	4b02      	ldr	r3, [pc, #8]	; (4b5c <system_pinmux_pin_set_config+0x28>)
    4b54:	4798      	blx	r3
}
    4b56:	bd08      	pop	{r3, pc}
    4b58:	41004400 	.word	0x41004400
    4b5c:	00004aa9 	.word	0x00004aa9

00004b60 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    4b60:	4770      	bx	lr
    4b62:	46c0      	nop			; (mov r8, r8)

00004b64 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    4b64:	b508      	push	{r3, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    4b66:	4b04      	ldr	r3, [pc, #16]	; (4b78 <system_init+0x14>)
    4b68:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    4b6a:	4b04      	ldr	r3, [pc, #16]	; (4b7c <system_init+0x18>)
    4b6c:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    4b6e:	4b04      	ldr	r3, [pc, #16]	; (4b80 <system_init+0x1c>)
    4b70:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    4b72:	4b04      	ldr	r3, [pc, #16]	; (4b84 <system_init+0x20>)
    4b74:	4798      	blx	r3
}
    4b76:	bd08      	pop	{r3, pc}
    4b78:	00004669 	.word	0x00004669
    4b7c:	00002ec1 	.word	0x00002ec1
    4b80:	00004b61 	.word	0x00004b61
    4b84:	00002ff1 	.word	0x00002ff1

00004b88 <_tcc_get_inst_index>:
 *
 * \return Index of the given TCC module instance.
 */
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
    4b88:	1c03      	adds	r3, r0, #0
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if (hw == tcc_modules[i]) {
    4b8a:	4a08      	ldr	r2, [pc, #32]	; (4bac <_tcc_get_inst_index+0x24>)
    4b8c:	4290      	cmp	r0, r2
    4b8e:	d00a      	beq.n	4ba6 <_tcc_get_inst_index+0x1e>
    4b90:	4a07      	ldr	r2, [pc, #28]	; (4bb0 <_tcc_get_inst_index+0x28>)
    4b92:	4290      	cmp	r0, r2
    4b94:	d005      	beq.n	4ba2 <_tcc_get_inst_index+0x1a>
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    4b96:	2000      	movs	r0, #0
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
		if (hw == tcc_modules[i]) {
    4b98:	4a06      	ldr	r2, [pc, #24]	; (4bb4 <_tcc_get_inst_index+0x2c>)
    4b9a:	4293      	cmp	r3, r2
    4b9c:	d105      	bne.n	4baa <_tcc_get_inst_index+0x22>
 */
uint8_t _tcc_get_inst_index(
		Tcc *const hw)
{
	/* Find index for TCC instance. */
	for (uint32_t i = 0; i < TCC_INST_NUM; i++) {
    4b9e:	2002      	movs	r0, #2
    4ba0:	e002      	b.n	4ba8 <_tcc_get_inst_index+0x20>
    4ba2:	2001      	movs	r0, #1
    4ba4:	e000      	b.n	4ba8 <_tcc_get_inst_index+0x20>
    4ba6:	2000      	movs	r0, #0
		if (hw == tcc_modules[i]) {
			return i;
    4ba8:	b2c0      	uxtb	r0, r0
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    4baa:	4770      	bx	lr
    4bac:	42002000 	.word	0x42002000
    4bb0:	42002400 	.word	0x42002400
    4bb4:	42002800 	.word	0x42002800

00004bb8 <tcc_get_config_defaults>:
 *
 */
void tcc_get_config_defaults(
		struct tcc_config *const config,
		Tcc *const hw)
{
    4bb8:	b510      	push	{r4, lr}
    4bba:	1c04      	adds	r4, r0, #0
	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    4bbc:	1c08      	adds	r0, r1, #0
    4bbe:	4b4f      	ldr	r3, [pc, #316]	; (4cfc <tcc_get_config_defaults+0x144>)
    4bc0:	4798      	blx	r3

	/* Base counter defaults */
	config->counter.count                  = 0;
    4bc2:	2300      	movs	r3, #0
    4bc4:	6023      	str	r3, [r4, #0]

	config->counter.period                 = _tcc_maxs[module_index];
    4bc6:	0080      	lsls	r0, r0, #2
    4bc8:	4a4d      	ldr	r2, [pc, #308]	; (4d00 <tcc_get_config_defaults+0x148>)
    4bca:	5880      	ldr	r0, [r0, r2]
    4bcc:	6060      	str	r0, [r4, #4]

	config->counter.clock_source           = GCLK_GENERATOR_0;
    4bce:	72a3      	strb	r3, [r4, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
    4bd0:	72e3      	strb	r3, [r4, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    4bd2:	7323      	strb	r3, [r4, #12]

	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    4bd4:	7263      	strb	r3, [r4, #9]
	config->counter.oneshot                = false;
    4bd6:	7223      	strb	r3, [r4, #8]

	/* Match/Capture defaults */
#  define _TCC_CHANNEL_MATCH_VALUE_INIT(n, value) \
		config->compare.match[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4bd8:	61e3      	str	r3, [r4, #28]
    4bda:	6223      	str	r3, [r4, #32]
    4bdc:	6263      	str	r3, [r4, #36]	; 0x24
    4bde:	62a3      	str	r3, [r4, #40]	; 0x28
#  undef _TCC_CHANNEL_MATCH_VALUE_INIT

	/* Wave polarity defaults */
#  define _TCC_CHANNEL_WAVE_POLARITY_INIT(n, value) \
		config->compare.wave_polarity[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4be0:	7523      	strb	r3, [r4, #20]
    4be2:	7563      	strb	r3, [r4, #21]
    4be4:	75a3      	strb	r3, [r4, #22]
    4be6:	75e3      	strb	r3, [r4, #23]
		_TCC_CHANNEL_WAVE_POLARITY_INIT, TCC_WAVE_POLARITY_0)
#  undef _TCC_CHANNEL_WAVE_POLARITY_INIT

	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    4be8:	7623      	strb	r3, [r4, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    4bea:	7663      	strb	r3, [r4, #25]

#  define _TCC_CHANNEL_FUNCTION_INIT(n, value) \
		config->compare.channel_function[n] = value;
	MREPEAT(TCC_NUM_CHANNELS,
    4bec:	7423      	strb	r3, [r4, #16]
    4bee:	7463      	strb	r3, [r4, #17]
    4bf0:	74a3      	strb	r3, [r4, #18]
    4bf2:	74e3      	strb	r3, [r4, #19]
		config->wave_ext.recoverable_fault[n].source = TCC_FAULT_SOURCE_DISABLE;           \
		config->wave_ext.recoverable_fault[n].blanking = TCC_FAULT_BLANKING_DISABLE;       \
		config->wave_ext.recoverable_fault[n].halt_action = TCC_FAULT_HALT_ACTION_DISABLE; \
		config->wave_ext.recoverable_fault[n].capture_action = TCC_FAULT_CAPTURE_DISABLE;  \
		config->wave_ext.recoverable_fault[n].capture_channel = TCC_FAULT_CAPTURE_CHANNEL_0;
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    4bf4:	222c      	movs	r2, #44	; 0x2c
    4bf6:	54a3      	strb	r3, [r4, r2]
    4bf8:	222d      	movs	r2, #45	; 0x2d
    4bfa:	54a3      	strb	r3, [r4, r2]
    4bfc:	222e      	movs	r2, #46	; 0x2e
    4bfe:	54a3      	strb	r3, [r4, r2]
    4c00:	222f      	movs	r2, #47	; 0x2f
    4c02:	54a3      	strb	r3, [r4, r2]
    4c04:	2230      	movs	r2, #48	; 0x30
    4c06:	54a3      	strb	r3, [r4, r2]
    4c08:	2231      	movs	r2, #49	; 0x31
    4c0a:	54a3      	strb	r3, [r4, r2]
    4c0c:	2232      	movs	r2, #50	; 0x32
    4c0e:	54a3      	strb	r3, [r4, r2]
    4c10:	2233      	movs	r2, #51	; 0x33
    4c12:	54a3      	strb	r3, [r4, r2]
    4c14:	2234      	movs	r2, #52	; 0x34
    4c16:	54a3      	strb	r3, [r4, r2]
    4c18:	2235      	movs	r2, #53	; 0x35
    4c1a:	54a3      	strb	r3, [r4, r2]
    4c1c:	2236      	movs	r2, #54	; 0x36
    4c1e:	54a3      	strb	r3, [r4, r2]
    4c20:	2237      	movs	r2, #55	; 0x37
    4c22:	54a3      	strb	r3, [r4, r2]
    4c24:	2238      	movs	r2, #56	; 0x38
    4c26:	54a3      	strb	r3, [r4, r2]
    4c28:	2239      	movs	r2, #57	; 0x39
    4c2a:	54a3      	strb	r3, [r4, r2]
    4c2c:	223a      	movs	r2, #58	; 0x3a
    4c2e:	54a3      	strb	r3, [r4, r2]
    4c30:	223b      	movs	r2, #59	; 0x3b
    4c32:	54a3      	strb	r3, [r4, r2]
    4c34:	223c      	movs	r2, #60	; 0x3c
    4c36:	54a3      	strb	r3, [r4, r2]
    4c38:	223d      	movs	r2, #61	; 0x3d
    4c3a:	54a3      	strb	r3, [r4, r2]
    4c3c:	223e      	movs	r2, #62	; 0x3e
    4c3e:	54a3      	strb	r3, [r4, r2]
    4c40:	223f      	movs	r2, #63	; 0x3f
    4c42:	54a3      	strb	r3, [r4, r2]

	/* Non-recoverable fault defaults */
#  define _TCC_NRF_FUNCTION_INIT(n, dummy) \
		config->wave_ext.non_recoverable_fault[n].filter_value = 0; \
		config->wave_ext.non_recoverable_fault[n].output = TCC_FAULT_STATE_OUTPUT_OFF;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    4c44:	2240      	movs	r2, #64	; 0x40
    4c46:	54a3      	strb	r3, [r4, r2]
    4c48:	2241      	movs	r2, #65	; 0x41
    4c4a:	54a3      	strb	r3, [r4, r2]
    4c4c:	2242      	movs	r2, #66	; 0x42
    4c4e:	54a3      	strb	r3, [r4, r2]
    4c50:	2243      	movs	r2, #67	; 0x43
    4c52:	54a3      	strb	r3, [r4, r2]
    4c54:	2244      	movs	r2, #68	; 0x44
    4c56:	54a3      	strb	r3, [r4, r2]
    4c58:	2245      	movs	r2, #69	; 0x45
    4c5a:	54a3      	strb	r3, [r4, r2]
    4c5c:	2246      	movs	r2, #70	; 0x46
    4c5e:	54a3      	strb	r3, [r4, r2]
    4c60:	2247      	movs	r2, #71	; 0x47
    4c62:	54a3      	strb	r3, [r4, r2]
    4c64:	2248      	movs	r2, #72	; 0x48
    4c66:	54a3      	strb	r3, [r4, r2]
    4c68:	2249      	movs	r2, #73	; 0x49
    4c6a:	54a3      	strb	r3, [r4, r2]
    4c6c:	224a      	movs	r2, #74	; 0x4a
    4c6e:	54a3      	strb	r3, [r4, r2]
    4c70:	224b      	movs	r2, #75	; 0x4b
    4c72:	54a3      	strb	r3, [r4, r2]
    4c74:	224c      	movs	r2, #76	; 0x4c
    4c76:	54a3      	strb	r3, [r4, r2]
    4c78:	224d      	movs	r2, #77	; 0x4d
    4c7a:	54a3      	strb	r3, [r4, r2]
    4c7c:	224e      	movs	r2, #78	; 0x4e
    4c7e:	54a3      	strb	r3, [r4, r2]
    4c80:	224f      	movs	r2, #79	; 0x4f
    4c82:	54a3      	strb	r3, [r4, r2]
#  undef _TCC_NRF_FUNCTION_INIT

	/* Output inversion defaults */
#  define _TCC_OUT_INVERT_INIT(n, value) \
		config->wave_ext.invert[n] = value;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    4c84:	2250      	movs	r2, #80	; 0x50
    4c86:	54a3      	strb	r3, [r4, r2]
    4c88:	2251      	movs	r2, #81	; 0x51
    4c8a:	54a3      	strb	r3, [r4, r2]
    4c8c:	2252      	movs	r2, #82	; 0x52
    4c8e:	54a3      	strb	r3, [r4, r2]
    4c90:	2253      	movs	r2, #83	; 0x53
    4c92:	54a3      	strb	r3, [r4, r2]
    4c94:	2254      	movs	r2, #84	; 0x54
    4c96:	54a3      	strb	r3, [r4, r2]
    4c98:	2255      	movs	r2, #85	; 0x55
    4c9a:	54a3      	strb	r3, [r4, r2]
    4c9c:	2256      	movs	r2, #86	; 0x56
    4c9e:	54a3      	strb	r3, [r4, r2]
    4ca0:	2257      	movs	r2, #87	; 0x57
    4ca2:	54a3      	strb	r3, [r4, r2]

#  define _TCC_CHANNEL_OUT_PIN_INIT(n, dummy) \
		config->pins.enable_wave_out_pin[n]                = false;\
		config->pins.wave_out_pin[TCC_WAVE_OUTPUT_##n]     = 0;    \
		config->pins.wave_out_pin_mux[TCC_WAVE_OUTPUT_##n] = 0;
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    4ca4:	2298      	movs	r2, #152	; 0x98
    4ca6:	54a3      	strb	r3, [r4, r2]
    4ca8:	65a3      	str	r3, [r4, #88]	; 0x58
    4caa:	67a3      	str	r3, [r4, #120]	; 0x78
    4cac:	2299      	movs	r2, #153	; 0x99
    4cae:	54a3      	strb	r3, [r4, r2]
    4cb0:	65e3      	str	r3, [r4, #92]	; 0x5c
    4cb2:	67e3      	str	r3, [r4, #124]	; 0x7c
    4cb4:	229a      	movs	r2, #154	; 0x9a
    4cb6:	54a3      	strb	r3, [r4, r2]
    4cb8:	6623      	str	r3, [r4, #96]	; 0x60
    4cba:	2280      	movs	r2, #128	; 0x80
    4cbc:	50a3      	str	r3, [r4, r2]
    4cbe:	229b      	movs	r2, #155	; 0x9b
    4cc0:	54a3      	strb	r3, [r4, r2]
    4cc2:	6663      	str	r3, [r4, #100]	; 0x64
    4cc4:	2284      	movs	r2, #132	; 0x84
    4cc6:	50a3      	str	r3, [r4, r2]
    4cc8:	229c      	movs	r2, #156	; 0x9c
    4cca:	54a3      	strb	r3, [r4, r2]
    4ccc:	66a3      	str	r3, [r4, #104]	; 0x68
    4cce:	2288      	movs	r2, #136	; 0x88
    4cd0:	50a3      	str	r3, [r4, r2]
    4cd2:	229d      	movs	r2, #157	; 0x9d
    4cd4:	54a3      	strb	r3, [r4, r2]
    4cd6:	66e3      	str	r3, [r4, #108]	; 0x6c
    4cd8:	228c      	movs	r2, #140	; 0x8c
    4cda:	50a3      	str	r3, [r4, r2]
    4cdc:	229e      	movs	r2, #158	; 0x9e
    4cde:	54a3      	strb	r3, [r4, r2]
    4ce0:	6723      	str	r3, [r4, #112]	; 0x70
    4ce2:	2290      	movs	r2, #144	; 0x90
    4ce4:	50a3      	str	r3, [r4, r2]
    4ce6:	229f      	movs	r2, #159	; 0x9f
    4ce8:	54a3      	strb	r3, [r4, r2]
    4cea:	6763      	str	r3, [r4, #116]	; 0x74
    4cec:	2294      	movs	r2, #148	; 0x94
    4cee:	50a3      	str	r3, [r4, r2]
#  undef _TCC_CHANNEL_OUT_PIN_INIT

	config->double_buffering_enabled  = true;
    4cf0:	2101      	movs	r1, #1
    4cf2:	22a0      	movs	r2, #160	; 0xa0
    4cf4:	54a1      	strb	r1, [r4, r2]
	config->run_in_standby            = false;
    4cf6:	22a1      	movs	r2, #161	; 0xa1
    4cf8:	54a3      	strb	r3, [r4, r2]
}
    4cfa:	bd10      	pop	{r4, pc}
    4cfc:	00004b89 	.word	0x00004b89
    4d00:	00008f48 	.word	0x00008f48

00004d04 <tcc_init>:
 */
enum status_code tcc_init(
		struct tcc_module *const module_inst,
		Tcc *const hw,
		const struct tcc_config *const config)
{
    4d04:	b5f0      	push	{r4, r5, r6, r7, lr}
    4d06:	465f      	mov	r7, fp
    4d08:	4656      	mov	r6, sl
    4d0a:	464d      	mov	r5, r9
    4d0c:	4644      	mov	r4, r8
    4d0e:	b4f0      	push	{r4, r5, r6, r7}
    4d10:	b08f      	sub	sp, #60	; 0x3c
    4d12:	4680      	mov	r8, r0
    4d14:	1c0c      	adds	r4, r1, #0
    4d16:	1c16      	adds	r6, r2, #0
	Assert(hw);
	Assert(module_inst);
	Assert(config);

	/* TCC instance index */
	uint8_t module_index = _tcc_get_inst_index(hw);
    4d18:	1c08      	adds	r0, r1, #0
    4d1a:	4bdb      	ldr	r3, [pc, #876]	; (5088 <tcc_init+0x384>)
    4d1c:	4798      	blx	r3
    4d1e:	1c05      	adds	r5, r0, #0

	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    4d20:	1c07      	adds	r7, r0, #0
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
    4d22:	4bda      	ldr	r3, [pc, #872]	; (508c <tcc_init+0x388>)
    4d24:	6a19      	ldr	r1, [r3, #32]
    4d26:	0080      	lsls	r0, r0, #2
    4d28:	4ad9      	ldr	r2, [pc, #868]	; (5090 <tcc_init+0x38c>)
    4d2a:	5882      	ldr	r2, [r0, r2]
    4d2c:	430a      	orrs	r2, r1
    4d2e:	621a      	str	r2, [r3, #32]
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    4d30:	6823      	ldr	r3, [r4, #0]
		return STATUS_ERR_DENIED;
    4d32:	201c      	movs	r0, #28
	/* Enable the user interface clock for TCC */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			_tcc_apbcmasks[module_index]);

	/* Check if it's enabled. */
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    4d34:	0799      	lsls	r1, r3, #30
    4d36:	d500      	bpl.n	4d3a <tcc_init+0x36>
    4d38:	e1d9      	b.n	50ee <tcc_init+0x3ea>
		return STATUS_ERR_DENIED;
	}
	/* Check if it's resetting */
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    4d3a:	6823      	ldr	r3, [r4, #0]
    4d3c:	07da      	lsls	r2, r3, #31
    4d3e:	d500      	bpl.n	4d42 <tcc_init+0x3e>
    4d40:	e1d5      	b.n	50ee <tcc_init+0x3ea>
	}

	enum status_code status;

	/* Check COUNT, PER, CCx */
	uint32_t count_max  = _tcc_maxs[module_index];
    4d42:	00ab      	lsls	r3, r5, #2
    4d44:	4ad3      	ldr	r2, [pc, #844]	; (5094 <tcc_init+0x390>)
    4d46:	589b      	ldr	r3, [r3, r2]

	/* Check all counter values */
	if ((config->counter.count > count_max)
		|| (config->counter.period > count_max)
		) {
		return STATUS_ERR_INVALID_ARG;
    4d48:	2017      	movs	r0, #23

	/* Check COUNT, PER, CCx */
	uint32_t count_max  = _tcc_maxs[module_index];

	/* Check all counter values */
	if ((config->counter.count > count_max)
    4d4a:	6831      	ldr	r1, [r6, #0]
    4d4c:	428b      	cmp	r3, r1
    4d4e:	d200      	bcs.n	4d52 <tcc_init+0x4e>
    4d50:	e1cd      	b.n	50ee <tcc_init+0x3ea>
		|| (config->counter.period > count_max)
    4d52:	6872      	ldr	r2, [r6, #4]
    4d54:	4293      	cmp	r3, r2
    4d56:	d200      	bcs.n	4d5a <tcc_init+0x56>
    4d58:	e1c9      	b.n	50ee <tcc_init+0x3ea>
		return STATUS_ERR_INVALID_ARG;
	}

	/* Check all channel values */
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
		if ((config->compare.match[i] > count_max)
    4d5a:	69f0      	ldr	r0, [r6, #28]
    4d5c:	4283      	cmp	r3, r0
    4d5e:	d200      	bcs.n	4d62 <tcc_init+0x5e>
    4d60:	e1ae      	b.n	50c0 <tcc_init+0x3bc>
    4d62:	6a31      	ldr	r1, [r6, #32]
    4d64:	428b      	cmp	r3, r1
    4d66:	d200      	bcs.n	4d6a <tcc_init+0x66>
    4d68:	e1ac      	b.n	50c4 <tcc_init+0x3c0>
    4d6a:	6a72      	ldr	r2, [r6, #36]	; 0x24
    4d6c:	4293      	cmp	r3, r2
    4d6e:	d200      	bcs.n	4d72 <tcc_init+0x6e>
    4d70:	e1aa      	b.n	50c8 <tcc_init+0x3c4>
    4d72:	6ab0      	ldr	r0, [r6, #40]	; 0x28
    4d74:	4283      	cmp	r3, r0
    4d76:	d200      	bcs.n	4d7a <tcc_init+0x76>
    4d78:	e1a8      	b.n	50cc <tcc_init+0x3c8>
    4d7a:	2300      	movs	r3, #0
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
		if (!config->pins.enable_wave_out_pin[i]) {
			continue;
		}
		/* Output line is not supported */
		if (i >= _tcc_ow_nums[module_index]) {
    4d7c:	49c6      	ldr	r1, [pc, #792]	; (5098 <tcc_init+0x394>)
    4d7e:	18f2      	adds	r2, r6, r3
    4d80:	3298      	adds	r2, #152	; 0x98
		}
	}

	/* Check all outputs */
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
		if (!config->pins.enable_wave_out_pin[i]) {
    4d82:	7812      	ldrb	r2, [r2, #0]
    4d84:	2a00      	cmp	r2, #0
    4d86:	d003      	beq.n	4d90 <tcc_init+0x8c>
			continue;
		}
		/* Output line is not supported */
		if (i >= _tcc_ow_nums[module_index]) {
    4d88:	5dca      	ldrb	r2, [r1, r7]
    4d8a:	429a      	cmp	r2, r3
    4d8c:	dc00      	bgt.n	4d90 <tcc_init+0x8c>
    4d8e:	e19f      	b.n	50d0 <tcc_init+0x3cc>
			return STATUS_ERR_INVALID_ARG;
		}
	}

	/* Check all outputs */
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    4d90:	3301      	adds	r3, #1
    4d92:	2b08      	cmp	r3, #8
    4d94:	d1f3      	bne.n	4d7e <tcc_init+0x7a>
    4d96:	2100      	movs	r1, #0
    4d98:	468b      	mov	fp, r1
    4d9a:	2300      	movs	r3, #0

			if (i > _tcc_cc_nums[module_index]) {
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
			}
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    4d9c:	2180      	movs	r1, #128	; 0x80
    4d9e:	0449      	lsls	r1, r1, #17
    4da0:	468c      	mov	ip, r1
    4da2:	4658      	mov	r0, fp
    4da4:	18f2      	adds	r2, r6, r3
{
	uint32_t ctrla = 0;

	int i;
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
		if (config->capture.channel_function[i] ==
    4da6:	7c12      	ldrb	r2, [r2, #16]
    4da8:	2a01      	cmp	r2, #1
    4daa:	d107      	bne.n	4dbc <tcc_init+0xb8>
			TCC_CHANNEL_FUNCTION_CAPTURE) {

			if (i > _tcc_cc_nums[module_index]) {
    4dac:	49bb      	ldr	r1, [pc, #748]	; (509c <tcc_init+0x398>)
    4dae:	5dca      	ldrb	r2, [r1, r7]
    4db0:	429a      	cmp	r2, r3
    4db2:	da00      	bge.n	4db6 <tcc_init+0xb2>
    4db4:	e18e      	b.n	50d4 <tcc_init+0x3d0>
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
			}
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    4db6:	4662      	mov	r2, ip
    4db8:	409a      	lsls	r2, r3
    4dba:	4310      	orrs	r0, r2
		uint32_t *value_buffer)
{
	uint32_t ctrla = 0;

	int i;
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    4dbc:	3301      	adds	r3, #1
    4dbe:	2b04      	cmp	r3, #4
    4dc0:	d1f0      	bne.n	4da4 <tcc_init+0xa0>
    4dc2:	4683      	mov	fp, r0
			}
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
		}
	}

	if (config->run_in_standby) {
    4dc4:	23a1      	movs	r3, #161	; 0xa1
    4dc6:	5cf3      	ldrb	r3, [r6, r3]
    4dc8:	2b00      	cmp	r3, #0
    4dca:	d004      	beq.n	4dd6 <tcc_init+0xd2>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    4dcc:	2380      	movs	r3, #128	; 0x80
    4dce:	011b      	lsls	r3, r3, #4
    4dd0:	1c02      	adds	r2, r0, #0
    4dd2:	431a      	orrs	r2, r3
    4dd4:	4693      	mov	fp, r2
	}
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    4dd6:	7b33      	ldrb	r3, [r6, #12]
    4dd8:	9307      	str	r3, [sp, #28]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    4dda:	7af0      	ldrb	r0, [r6, #11]
    4ddc:	9008      	str	r0, [sp, #32]
		const struct tcc_config *const config,
		uint8_t *value_buffer)
{
	uint8_t ctrlb = 0;

	if (config->counter.oneshot) {
    4dde:	7a33      	ldrb	r3, [r6, #8]
static inline void _tcc_build_ctrlb(
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint8_t *value_buffer)
{
	uint8_t ctrlb = 0;
    4de0:	1e5a      	subs	r2, r3, #1
    4de2:	4193      	sbcs	r3, r2
    4de4:	009b      	lsls	r3, r3, #2
    4de6:	9305      	str	r3, [sp, #20]

	if (config->counter.oneshot) {
		ctrlb |= TCC_CTRLBSET_ONESHOT;
	}
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    4de8:	7a73      	ldrb	r3, [r6, #9]
    4dea:	2b01      	cmp	r3, #1
    4dec:	d102      	bne.n	4df4 <tcc_init+0xf0>
		ctrlb |= TCC_CTRLBSET_DIR;
    4dee:	9905      	ldr	r1, [sp, #20]
    4df0:	4319      	orrs	r1, r3
    4df2:	9105      	str	r1, [sp, #20]
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
	struct tcc_recoverable_fault_config *cfg;
	uint8_t cc_num = _tcc_cc_nums[module_index];
    4df4:	4ba9      	ldr	r3, [pc, #676]	; (509c <tcc_init+0x398>)
    4df6:	5d5b      	ldrb	r3, [r3, r5]
    4df8:	9304      	str	r3, [sp, #16]
	uint32_t fault;
	int i;
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
		cfg = (struct tcc_recoverable_fault_config *)
				&config->wave_ext.recoverable_fault[i];
		if (cfg->capture_channel >= cc_num) {
    4dfa:	1c33      	adds	r3, r6, #0
    4dfc:	332c      	adds	r3, #44	; 0x2c
    4dfe:	7a5a      	ldrb	r2, [r3, #9]
    4e00:	9b04      	ldr	r3, [sp, #16]
    4e02:	4293      	cmp	r3, r2
    4e04:	d800      	bhi.n	4e08 <tcc_init+0x104>
    4e06:	e171      	b.n	50ec <tcc_init+0x3e8>
			return STATUS_ERR_INVALID_ARG;
		}
		if (cfg->filter_value > 0xF) {
    4e08:	232c      	movs	r3, #44	; 0x2c
    4e0a:	5cf1      	ldrb	r1, [r6, r3]
    4e0c:	290f      	cmp	r1, #15
    4e0e:	d900      	bls.n	4e12 <tcc_init+0x10e>
    4e10:	e16c      	b.n	50ec <tcc_init+0x3e8>
	struct tcc_recoverable_fault_config *cfg;
	uint8_t cc_num = _tcc_cc_nums[module_index];
	uint32_t fault;
	int i;
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
		cfg = (struct tcc_recoverable_fault_config *)
    4e12:	1c33      	adds	r3, r6, #0
    4e14:	332c      	adds	r3, #44	; 0x2c
    4e16:	1c30      	adds	r0, r6, #0
    4e18:	3036      	adds	r0, #54	; 0x36
    4e1a:	9003      	str	r0, [sp, #12]
    4e1c:	a80c      	add	r0, sp, #48	; 0x30
    4e1e:	4681      	mov	r9, r0
    4e20:	a80d      	add	r0, sp, #52	; 0x34
    4e22:	9002      	str	r0, [sp, #8]
    4e24:	4648      	mov	r0, r9
    4e26:	46bc      	mov	ip, r7
    4e28:	465f      	mov	r7, fp
    4e2a:	9709      	str	r7, [sp, #36]	; 0x24
    4e2c:	46a1      	mov	r9, r4
    4e2e:	46b2      	mov	sl, r6
    4e30:	46ab      	mov	fp, r5
    4e32:	e00d      	b.n	4e50 <tcc_init+0x14c>
				&config->wave_ext.recoverable_fault[i];
		if (cfg->capture_channel >= cc_num) {
    4e34:	9b03      	ldr	r3, [sp, #12]
    4e36:	7a5a      	ldrb	r2, [r3, #9]
    4e38:	9904      	ldr	r1, [sp, #16]
    4e3a:	4291      	cmp	r1, r2
    4e3c:	d800      	bhi.n	4e40 <tcc_init+0x13c>
    4e3e:	e155      	b.n	50ec <tcc_init+0x3e8>
			return STATUS_ERR_INVALID_ARG;
		}
		if (cfg->filter_value > 0xF) {
    4e40:	7819      	ldrb	r1, [r3, #0]
    4e42:	1c1c      	adds	r4, r3, #0
    4e44:	340a      	adds	r4, #10
    4e46:	9403      	str	r4, [sp, #12]
    4e48:	3004      	adds	r0, #4
    4e4a:	290f      	cmp	r1, #15
    4e4c:	d900      	bls.n	4e50 <tcc_init+0x14c>
    4e4e:	e14d      	b.n	50ec <tcc_init+0x3e8>
			return STATUS_ERR_INVALID_ARG;
		}
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    4e50:	060d      	lsls	r5, r1, #24
    4e52:	27f0      	movs	r7, #240	; 0xf0
    4e54:	053f      	lsls	r7, r7, #20
    4e56:	403d      	ands	r5, r7
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    4e58:	785c      	ldrb	r4, [r3, #1]
    4e5a:	0424      	lsls	r4, r4, #16
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    4e5c:	789f      	ldrb	r7, [r3, #2]
    4e5e:	1e79      	subs	r1, r7, #1
    4e60:	418f      	sbcs	r7, r1
    4e62:	01ff      	lsls	r7, r7, #7
    4e64:	9701      	str	r7, [sp, #4]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    4e66:	78d9      	ldrb	r1, [r3, #3]
    4e68:	1e4e      	subs	r6, r1, #1
    4e6a:	41b1      	sbcs	r1, r6
    4e6c:	00c9      	lsls	r1, r1, #3
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    4e6e:	791e      	ldrb	r6, [r3, #4]
    4e70:	1e77      	subs	r7, r6, #1
    4e72:	41be      	sbcs	r6, r7
    4e74:	0136      	lsls	r6, r6, #4
				| TCC_FCTRLA_SRC(cfg->source)
				| TCC_FCTRLA_BLANK(cfg->blanking)
				| TCC_FCTRLA_HALT(cfg->halt_action)
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    4e76:	0292      	lsls	r2, r2, #10
    4e78:	27c0      	movs	r7, #192	; 0xc0
    4e7a:	013f      	lsls	r7, r7, #4
    4e7c:	403a      	ands	r2, r7
		}
		if (cfg->filter_value > 0xF) {
			return STATUS_ERR_INVALID_ARG;
		}
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    4e7e:	4315      	orrs	r5, r2
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
				| TCC_FCTRLA_SRC(cfg->source)
    4e80:	795a      	ldrb	r2, [r3, #5]
    4e82:	2703      	movs	r7, #3
    4e84:	403a      	ands	r2, r7
		if (cfg->filter_value > 0xF) {
			return STATUS_ERR_INVALID_ARG;
		}
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    4e86:	4315      	orrs	r5, r2
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    4e88:	432c      	orrs	r4, r5
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
				| TCC_FCTRLA_SRC(cfg->source)
				| TCC_FCTRLA_BLANK(cfg->blanking)
    4e8a:	799a      	ldrb	r2, [r3, #6]
    4e8c:	0152      	lsls	r2, r2, #5
    4e8e:	2560      	movs	r5, #96	; 0x60
    4e90:	402a      	ands	r2, r5
		}
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    4e92:	4314      	orrs	r4, r2
				| TCC_FCTRLA_SRC(cfg->source)
				| TCC_FCTRLA_BLANK(cfg->blanking)
				| TCC_FCTRLA_HALT(cfg->halt_action)
    4e94:	79da      	ldrb	r2, [r3, #7]
    4e96:	0212      	lsls	r2, r2, #8
    4e98:	27c0      	movs	r7, #192	; 0xc0
    4e9a:	00bf      	lsls	r7, r7, #2
    4e9c:	403a      	ands	r2, r7
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
				| TCC_FCTRLA_SRC(cfg->source)
    4e9e:	4314      	orrs	r4, r2
				| TCC_FCTRLA_BLANK(cfg->blanking)
				| TCC_FCTRLA_HALT(cfg->halt_action)
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    4ea0:	7a1a      	ldrb	r2, [r3, #8]
    4ea2:	0312      	lsls	r2, r2, #12
    4ea4:	23e0      	movs	r3, #224	; 0xe0
    4ea6:	01db      	lsls	r3, r3, #7
    4ea8:	401a      	ands	r2, r3
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
				| TCC_FCTRLA_SRC(cfg->source)
				| TCC_FCTRLA_BLANK(cfg->blanking)
    4eaa:	4322      	orrs	r2, r4
				| TCC_FCTRLA_HALT(cfg->halt_action)
    4eac:	9f01      	ldr	r7, [sp, #4]
    4eae:	4317      	orrs	r7, r2
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    4eb0:	4339      	orrs	r1, r7
			return STATUS_ERR_INVALID_ARG;
		}
		if (cfg->filter_value > 0xF) {
			return STATUS_ERR_INVALID_ARG;
		}
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    4eb2:	430e      	orrs	r6, r1
				| TCC_FCTRLA_SRC(cfg->source)
				| TCC_FCTRLA_BLANK(cfg->blanking)
				| TCC_FCTRLA_HALT(cfg->halt_action)
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
		value_buffer[i] = fault;
    4eb4:	6006      	str	r6, [r0, #0]
{
	struct tcc_recoverable_fault_config *cfg;
	uint8_t cc_num = _tcc_cc_nums[module_index];
	uint32_t fault;
	int i;
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    4eb6:	9c02      	ldr	r4, [sp, #8]
    4eb8:	42a0      	cmp	r0, r4
    4eba:	d1bb      	bne.n	4e34 <tcc_init+0x130>
    4ebc:	4667      	mov	r7, ip
    4ebe:	464c      	mov	r4, r9
    4ec0:	4656      	mov	r6, sl
    4ec2:	465d      	mov	r5, fp
    4ec4:	9809      	ldr	r0, [sp, #36]	; 0x24
    4ec6:	4683      	mov	fp, r0
		const uint8_t module_index,
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
	uint32_t i;
	uint8_t ow_num = _tcc_ow_nums[module_index];
    4ec8:	4b73      	ldr	r3, [pc, #460]	; (5098 <tcc_init+0x394>)
    4eca:	5d58      	ldrb	r0, [r3, r5]
    4ecc:	4652      	mov	r2, sl
    4ece:	3241      	adds	r2, #65	; 0x41
	uint32_t drvctrl;

	drvctrl = 0;
    4ed0:	2100      	movs	r1, #0
    4ed2:	4689      	mov	r9, r1

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    4ed4:	2300      	movs	r3, #0
		if (config->wave_ext.invert[i]) {
			if (i >= ow_num) {
				return STATUS_ERR_INVALID_ARG;
			}
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    4ed6:	2180      	movs	r1, #128	; 0x80
    4ed8:	0249      	lsls	r1, r1, #9
    4eda:	468c      	mov	ip, r1
			}
			if (config->wave_ext.non_recoverable_fault[i].output ==
				TCC_FAULT_STATE_OUTPUT_1) {
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
			} else {
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    4edc:	2101      	movs	r1, #1
    4ede:	468a      	mov	sl, r1
    4ee0:	1c21      	adds	r1, r4, #0
    4ee2:	1c04      	adds	r4, r0, #0
    4ee4:	4648      	mov	r0, r9
    4ee6:	4689      	mov	r9, r1
    4ee8:	18f1      	adds	r1, r6, r3
    4eea:	3150      	adds	r1, #80	; 0x50
	uint32_t drvctrl;

	drvctrl = 0;

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
		if (config->wave_ext.invert[i]) {
    4eec:	7809      	ldrb	r1, [r1, #0]
    4eee:	2900      	cmp	r1, #0
    4ef0:	d005      	beq.n	4efe <tcc_init+0x1fa>
			if (i >= ow_num) {
    4ef2:	429c      	cmp	r4, r3
    4ef4:	d800      	bhi.n	4ef8 <tcc_init+0x1f4>
    4ef6:	e0ef      	b.n	50d8 <tcc_init+0x3d4>
				return STATUS_ERR_INVALID_ARG;
			}
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    4ef8:	4661      	mov	r1, ip
    4efa:	4099      	lsls	r1, r3
    4efc:	4308      	orrs	r0, r1
		}
		if (config->wave_ext.non_recoverable_fault[i].output !=
    4efe:	7811      	ldrb	r1, [r2, #0]
    4f00:	2900      	cmp	r1, #0
    4f02:	d00c      	beq.n	4f1e <tcc_init+0x21a>
			TCC_FAULT_STATE_OUTPUT_OFF) {
			if (i >= ow_num) {
    4f04:	429c      	cmp	r4, r3
    4f06:	d800      	bhi.n	4f0a <tcc_init+0x206>
    4f08:	e0e8      	b.n	50dc <tcc_init+0x3d8>
				return STATUS_ERR_INVALID_ARG;
			}
			if (config->wave_ext.non_recoverable_fault[i].output ==
    4f0a:	2902      	cmp	r1, #2
    4f0c:	d104      	bne.n	4f18 <tcc_init+0x214>
				TCC_FAULT_STATE_OUTPUT_1) {
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    4f0e:	2102      	movs	r1, #2
    4f10:	31ff      	adds	r1, #255	; 0xff
    4f12:	4099      	lsls	r1, r3
    4f14:	4308      	orrs	r0, r1
    4f16:	e002      	b.n	4f1e <tcc_init+0x21a>
			} else {
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    4f18:	4651      	mov	r1, sl
    4f1a:	4099      	lsls	r1, r3
    4f1c:	4308      	orrs	r0, r1
	uint8_t ow_num = _tcc_ow_nums[module_index];
	uint32_t drvctrl;

	drvctrl = 0;

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    4f1e:	3301      	adds	r3, #1
    4f20:	3202      	adds	r2, #2
    4f22:	2b08      	cmp	r3, #8
    4f24:	d1e0      	bne.n	4ee8 <tcc_init+0x1e4>
    4f26:	464c      	mov	r4, r9
    4f28:	4681      	mov	r9, r0
		const struct tcc_config *const config,
		uint32_t *value_buffer)
{
	int n;

	uint8_t cc_num = _tcc_cc_nums[module_index];
    4f2a:	4b5c      	ldr	r3, [pc, #368]	; (509c <tcc_init+0x398>)
    4f2c:	5d5b      	ldrb	r3, [r3, r5]
    4f2e:	9304      	str	r3, [sp, #16]
	struct tcc_match_wave_config const *wav_cfg = &config->compare;

	uint32_t wave;

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    4f30:	7e73      	ldrb	r3, [r6, #25]
    4f32:	011b      	lsls	r3, r3, #4
    4f34:	2230      	movs	r2, #48	; 0x30
    4f36:	401a      	ands	r2, r3
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    4f38:	7e33      	ldrb	r3, [r6, #24]
    4f3a:	2107      	movs	r1, #7
    4f3c:	400b      	ands	r3, r1
	uint8_t cc_num = _tcc_cc_nums[module_index];
	struct tcc_match_wave_config const *wav_cfg = &config->compare;

	uint32_t wave;

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    4f3e:	431a      	orrs	r2, r3
    4f40:	9203      	str	r2, [sp, #12]
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    4f42:	2300      	movs	r3, #0
    4f44:	1c31      	adds	r1, r6, #0
    4f46:	3110      	adds	r1, #16
		if (wav_cfg->wave_polarity[n]) {
			if (n >= cc_num) {
				return STATUS_ERR_INVALID_ARG;
			}
			wave |= (TCC_WAVE_POL0 << n);
    4f48:	2080      	movs	r0, #128	; 0x80
    4f4a:	0240      	lsls	r0, r0, #9
    4f4c:	4684      	mov	ip, r0
    4f4e:	18ca      	adds	r2, r1, r3

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
		if (wav_cfg->wave_polarity[n]) {
    4f50:	7912      	ldrb	r2, [r2, #4]
    4f52:	2a00      	cmp	r2, #0
    4f54:	d008      	beq.n	4f68 <tcc_init+0x264>
			if (n >= cc_num) {
    4f56:	9a04      	ldr	r2, [sp, #16]
    4f58:	429a      	cmp	r2, r3
    4f5a:	dc00      	bgt.n	4f5e <tcc_init+0x25a>
    4f5c:	e0c0      	b.n	50e0 <tcc_init+0x3dc>
				return STATUS_ERR_INVALID_ARG;
			}
			wave |= (TCC_WAVE_POL0 << n);
    4f5e:	4662      	mov	r2, ip
    4f60:	409a      	lsls	r2, r3
    4f62:	9803      	ldr	r0, [sp, #12]
    4f64:	4310      	orrs	r0, r2
    4f66:	9003      	str	r0, [sp, #12]
	uint32_t wave;

	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    4f68:	3301      	adds	r3, #1
    4f6a:	2b04      	cmp	r3, #4
    4f6c:	d1ef      	bne.n	4f4e <tcc_init+0x24a>
    4f6e:	2300      	movs	r3, #0

	/* Initialize module */
#if TCC_ASYNC
	/* Initialize parameters */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		module_inst->callback[i] = NULL;
    4f70:	1c19      	adds	r1, r3, #0
    4f72:	4640      	mov	r0, r8
    4f74:	18c2      	adds	r2, r0, r3
    4f76:	6051      	str	r1, [r2, #4]
    4f78:	3304      	adds	r3, #4
	}

	/* Initialize module */
#if TCC_ASYNC
	/* Initialize parameters */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    4f7a:	2b30      	cmp	r3, #48	; 0x30
    4f7c:	d1fa      	bne.n	4f74 <tcc_init+0x270>
		module_inst->callback[i] = NULL;
	}
	module_inst->register_callback_mask = 0;
    4f7e:	2300      	movs	r3, #0
    4f80:	6343      	str	r3, [r0, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    4f82:	6383      	str	r3, [r0, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    4f84:	00aa      	lsls	r2, r5, #2
    4f86:	4b46      	ldr	r3, [pc, #280]	; (50a0 <tcc_init+0x39c>)
    4f88:	50d0      	str	r0, [r2, r3]
#endif

	module_inst->hw = hw;
    4f8a:	6004      	str	r4, [r0, #0]

	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    4f8c:	23a0      	movs	r3, #160	; 0xa0
    4f8e:	5cf2      	ldrb	r2, [r6, r3]
    4f90:	233c      	movs	r3, #60	; 0x3c
    4f92:	54c2      	strb	r2, [r0, r3]

	/* Setup clock for module */
	struct system_gclk_chan_config gclk_chan_config;
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->counter.clock_source;
    4f94:	a90b      	add	r1, sp, #44	; 0x2c
    4f96:	7ab3      	ldrb	r3, [r6, #10]
    4f98:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    4f9a:	4b42      	ldr	r3, [pc, #264]	; (50a4 <tcc_init+0x3a0>)
    4f9c:	5d5b      	ldrb	r3, [r3, r5]
    4f9e:	4698      	mov	r8, r3
    4fa0:	1c18      	adds	r0, r3, #0
    4fa2:	4b41      	ldr	r3, [pc, #260]	; (50a8 <tcc_init+0x3a4>)
    4fa4:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    4fa6:	4640      	mov	r0, r8
    4fa8:	4b40      	ldr	r3, [pc, #256]	; (50ac <tcc_init+0x3a8>)
    4faa:	4798      	blx	r3

	/* Initialize pins */
	struct system_pinmux_config pin_config;
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    4fac:	4b3a      	ldr	r3, [pc, #232]	; (5098 <tcc_init+0x394>)
    4fae:	5d5b      	ldrb	r3, [r3, r5]
    4fb0:	2b00      	cmp	r3, #0
    4fb2:	dd27      	ble.n	5004 <tcc_init+0x300>
    4fb4:	2178      	movs	r1, #120	; 0x78
    4fb6:	1989      	adds	r1, r1, r6
    4fb8:	2500      	movs	r5, #0
    4fba:	4a37      	ldr	r2, [pc, #220]	; (5098 <tcc_init+0x394>)
    4fbc:	4692      	mov	sl, r2
    4fbe:	1c23      	adds	r3, r4, #0
    4fc0:	1c0c      	adds	r4, r1, #0
    4fc2:	4698      	mov	r8, r3
    4fc4:	1973      	adds	r3, r6, r5
    4fc6:	3398      	adds	r3, #152	; 0x98
		if (!config->pins.enable_wave_out_pin[i]) {
    4fc8:	781b      	ldrb	r3, [r3, #0]
    4fca:	2b00      	cmp	r3, #0
    4fcc:	d013      	beq.n	4ff6 <tcc_init+0x2f2>
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    4fce:	2301      	movs	r3, #1
    4fd0:	202a      	movs	r0, #42	; 0x2a
    4fd2:	4468      	add	r0, sp
    4fd4:	7003      	strb	r3, [r0, #0]
	config->powersave    = false;
    4fd6:	2200      	movs	r2, #0
    4fd8:	212b      	movs	r1, #43	; 0x2b
    4fda:	4469      	add	r1, sp
    4fdc:	700a      	strb	r2, [r1, #0]
			continue;
		}

		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    4fde:	6820      	ldr	r0, [r4, #0]
    4fe0:	aa0a      	add	r2, sp, #40	; 0x28
    4fe2:	7010      	strb	r0, [r2, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    4fe4:	2129      	movs	r1, #41	; 0x29
    4fe6:	4469      	add	r1, sp
    4fe8:	700b      	strb	r3, [r1, #0]
    4fea:	1c23      	adds	r3, r4, #0
    4fec:	3b20      	subs	r3, #32
		system_pinmux_pin_set_config(
    4fee:	7818      	ldrb	r0, [r3, #0]
    4ff0:	1c11      	adds	r1, r2, #0
    4ff2:	4a2f      	ldr	r2, [pc, #188]	; (50b0 <tcc_init+0x3ac>)
    4ff4:	4790      	blx	r2
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);

	/* Initialize pins */
	struct system_pinmux_config pin_config;
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    4ff6:	3501      	adds	r5, #1
    4ff8:	3404      	adds	r4, #4
    4ffa:	4650      	mov	r0, sl
    4ffc:	5dc3      	ldrb	r3, [r0, r7]
    4ffe:	42ab      	cmp	r3, r5
    5000:	dce0      	bgt.n	4fc4 <tcc_init+0x2c0>
    5002:	4644      	mov	r4, r8

	if (config->run_in_standby) {
		ctrla |= TCC_CTRLA_RUNSTDBY;
	}
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    5004:	9d08      	ldr	r5, [sp, #32]
    5006:	022a      	lsls	r2, r5, #8
	}

	if (config->run_in_standby) {
		ctrla |= TCC_CTRLA_RUNSTDBY;
	}
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    5008:	9f07      	ldr	r7, [sp, #28]
    500a:	033b      	lsls	r3, r7, #12
    500c:	4313      	orrs	r3, r2
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    500e:	4658      	mov	r0, fp
    5010:	4303      	orrs	r3, r0
				config->pins.wave_out_pin[i], &pin_config);
	}

	/* Write to registers */

	hw->CTRLA.reg = ctrla;
    5012:	6023      	str	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    5014:	2204      	movs	r2, #4
    5016:	68a3      	ldr	r3, [r4, #8]
    5018:	421a      	tst	r2, r3
    501a:	d1fc      	bne.n	5016 <tcc_init+0x312>
		/* Wait for sync */
	}

	hw->CTRLBCLR.reg = 0xFF;
    501c:	23ff      	movs	r3, #255	; 0xff
    501e:	7123      	strb	r3, [r4, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    5020:	2204      	movs	r2, #4
    5022:	68a3      	ldr	r3, [r4, #8]
    5024:	421a      	tst	r2, r3
    5026:	d1fc      	bne.n	5022 <tcc_init+0x31e>
		/* Wait for sync */
	}
	hw->CTRLBSET.reg = ctrlb;
    5028:	9d05      	ldr	r5, [sp, #20]
    502a:	7165      	strb	r5, [r4, #5]

	hw->FCTRLA.reg = faults[0];
    502c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    502e:	60e7      	str	r7, [r4, #12]
	hw->FCTRLB.reg = faults[1];
    5030:	980d      	ldr	r0, [sp, #52]	; 0x34
    5032:	6120      	str	r0, [r4, #16]

	hw->DRVCTRL.reg = drvctrl;
    5034:	4649      	mov	r1, r9
    5036:	61a1      	str	r1, [r4, #24]

#if (!SAML21)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    5038:	4a1e      	ldr	r2, [pc, #120]	; (50b4 <tcc_init+0x3b0>)
    503a:	68a3      	ldr	r3, [r4, #8]
    503c:	4213      	tst	r3, r2
    503e:	d1fc      	bne.n	503a <tcc_init+0x336>
		/* Wait for sync */
	}
#endif
	hw->WAVE.reg = waves[0];
    5040:	9d03      	ldr	r5, [sp, #12]
    5042:	63e5      	str	r5, [r4, #60]	; 0x3c

	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    5044:	2210      	movs	r2, #16
    5046:	68a3      	ldr	r3, [r4, #8]
    5048:	421a      	tst	r2, r3
    504a:	d1fc      	bne.n	5046 <tcc_init+0x342>
		/* Wait for sync */
	}
	hw->COUNT.reg = config->counter.count;
    504c:	6837      	ldr	r7, [r6, #0]
    504e:	6367      	str	r7, [r4, #52]	; 0x34

#if (!SAML21)
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    5050:	4a19      	ldr	r2, [pc, #100]	; (50b8 <tcc_init+0x3b4>)
    5052:	68a3      	ldr	r3, [r4, #8]
    5054:	4213      	tst	r3, r2
    5056:	d1fc      	bne.n	5052 <tcc_init+0x34e>
		/* Wait for sync */
	}
#endif
	hw->PER.reg = (config->counter.period);
    5058:	6870      	ldr	r0, [r6, #4]
    505a:	6420      	str	r0, [r4, #64]	; 0x40

	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    505c:	9804      	ldr	r0, [sp, #16]
    505e:	2800      	cmp	r0, #0
    5060:	dd40      	ble.n	50e4 <tcc_init+0x3e0>
    5062:	361c      	adds	r6, #28
    5064:	2100      	movs	r1, #0
#if (!SAML21)
		while (hw->SYNCBUSY.reg & (
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    5066:	4d15      	ldr	r5, [pc, #84]	; (50bc <tcc_init+0x3b8>)
    5068:	1c2a      	adds	r2, r5, #0
    506a:	408a      	lsls	r2, r1
#endif
	hw->PER.reg = (config->counter.period);

	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
#if (!SAML21)
		while (hw->SYNCBUSY.reg & (
    506c:	68a3      	ldr	r3, [r4, #8]
    506e:	4213      	tst	r3, r2
    5070:	d1fc      	bne.n	506c <tcc_init+0x368>
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
			/* Wait for sync */
		}
#endif
		hw->CC[i].reg = (config->compare.match[i]);
    5072:	ce04      	ldmia	r6!, {r2}
    5074:	1c0b      	adds	r3, r1, #0
    5076:	3310      	adds	r3, #16
    5078:	009b      	lsls	r3, r3, #2
    507a:	18e3      	adds	r3, r4, r3
    507c:	605a      	str	r2, [r3, #4]
		/* Wait for sync */
	}
#endif
	hw->PER.reg = (config->counter.period);

	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    507e:	3101      	adds	r1, #1
    5080:	4288      	cmp	r0, r1
    5082:	dcf1      	bgt.n	5068 <tcc_init+0x364>
    5084:	e030      	b.n	50e8 <tcc_init+0x3e4>
    5086:	46c0      	nop			; (mov r8, r8)
    5088:	00004b89 	.word	0x00004b89
    508c:	40000400 	.word	0x40000400
    5090:	00008f3c 	.word	0x00008f3c
    5094:	00008f48 	.word	0x00008f48
    5098:	00008f58 	.word	0x00008f58
    509c:	00008f54 	.word	0x00008f54
    50a0:	20000414 	.word	0x20000414
    50a4:	00008f38 	.word	0x00008f38
    50a8:	00004a59 	.word	0x00004a59
    50ac:	000049cd 	.word	0x000049cd
    50b0:	00004b35 	.word	0x00004b35
    50b4:	00020040 	.word	0x00020040
    50b8:	00040080 	.word	0x00040080
    50bc:	00080100 	.word	0x00080100

	/* Check all channel values */
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
		if ((config->compare.match[i] > count_max)
			) {
			return STATUS_ERR_INVALID_ARG;
    50c0:	2017      	movs	r0, #23
    50c2:	e014      	b.n	50ee <tcc_init+0x3ea>
    50c4:	2017      	movs	r0, #23
    50c6:	e012      	b.n	50ee <tcc_init+0x3ea>
    50c8:	2017      	movs	r0, #23
    50ca:	e010      	b.n	50ee <tcc_init+0x3ea>
    50cc:	2017      	movs	r0, #23
    50ce:	e00e      	b.n	50ee <tcc_init+0x3ea>
		if (!config->pins.enable_wave_out_pin[i]) {
			continue;
		}
		/* Output line is not supported */
		if (i >= _tcc_ow_nums[module_index]) {
			return STATUS_ERR_INVALID_ARG;
    50d0:	2017      	movs	r0, #23
    50d2:	e00c      	b.n	50ee <tcc_init+0x3ea>
		if (config->capture.channel_function[i] ==
			TCC_CHANNEL_FUNCTION_CAPTURE) {

			if (i > _tcc_cc_nums[module_index]) {
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
    50d4:	2017      	movs	r0, #23
    50d6:	e00a      	b.n	50ee <tcc_init+0x3ea>

	drvctrl = 0;

	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
		if (config->wave_ext.invert[i]) {
			if (i >= ow_num) {
    50d8:	2017      	movs	r0, #23
    50da:	e008      	b.n	50ee <tcc_init+0x3ea>
			}
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
		}
		if (config->wave_ext.non_recoverable_fault[i].output !=
			TCC_FAULT_STATE_OUTPUT_OFF) {
			if (i >= ow_num) {
    50dc:	2017      	movs	r0, #23
    50de:	e006      	b.n	50ee <tcc_init+0x3ea>
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);

	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
		if (wav_cfg->wave_polarity[n]) {
			if (n >= cc_num) {
				return STATUS_ERR_INVALID_ARG;
    50e0:	2017      	movs	r0, #23
    50e2:	e004      	b.n	50ee <tcc_init+0x3ea>
		}
#endif
		hw->CC[i].reg = (config->compare.match[i]);
	}

	return STATUS_OK;
    50e4:	2000      	movs	r0, #0
    50e6:	e002      	b.n	50ee <tcc_init+0x3ea>
    50e8:	2000      	movs	r0, #0
    50ea:	e000      	b.n	50ee <tcc_init+0x3ea>
		if (config->capture.channel_function[i] ==
			TCC_CHANNEL_FUNCTION_CAPTURE) {

			if (i > _tcc_cc_nums[module_index]) {
				/* Channel not supported */
				return STATUS_ERR_INVALID_ARG;
    50ec:	2017      	movs	r0, #23
#endif
		hw->CC[i].reg = (config->compare.match[i]);
	}

	return STATUS_OK;
}
    50ee:	b00f      	add	sp, #60	; 0x3c
    50f0:	bc3c      	pop	{r2, r3, r4, r5}
    50f2:	4690      	mov	r8, r2
    50f4:	4699      	mov	r9, r3
    50f6:	46a2      	mov	sl, r4
    50f8:	46ab      	mov	fp, r5
    50fa:	bdf0      	pop	{r4, r5, r6, r7, pc}

000050fc <tcc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    50fc:	0092      	lsls	r2, r2, #2
    50fe:	1883      	adds	r3, r0, r2
    5100:	6059      	str	r1, [r3, #4]

	/* Set the bit corresponding to the callback_type */
	module->register_callback_mask |= _tcc_intflag[callback_type];
    5102:	4b03      	ldr	r3, [pc, #12]	; (5110 <tcc_register_callback+0x14>)
    5104:	58d3      	ldr	r3, [r2, r3]
    5106:	6b42      	ldr	r2, [r0, #52]	; 0x34
    5108:	4313      	orrs	r3, r2
    510a:	6343      	str	r3, [r0, #52]	; 0x34

	return STATUS_OK;
}
    510c:	2000      	movs	r0, #0
    510e:	4770      	bx	lr
    5110:	00008f5c 	.word	0x00008f5c

00005114 <tcc_enable_callback>:
 * \param[in]     callback_type Callback type given by an enum
 */
void tcc_enable_callback(
		struct tcc_module *const module,
		const enum tcc_callback callback_type)
{
    5114:	b538      	push	{r3, r4, r5, lr}
    5116:	1c04      	adds	r4, r0, #0
    5118:	1c0d      	adds	r5, r1, #0
	Assert(module);
	Assert(module->hw);

	/* Enable interrupts for this TCC module */
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
			_tcc_get_inst_index(module->hw)));
    511a:	6800      	ldr	r0, [r0, #0]
    511c:	4b09      	ldr	r3, [pc, #36]	; (5144 <tcc_enable_callback+0x30>)
    511e:	4798      	blx	r3
{
	static uint8_t tcc_interrupt_vectors[TCC_INST_NUM] = {
		MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_VECT_NUM, 0)
	};

	return (enum system_interrupt_vector)tcc_interrupt_vectors[inst_num];
    5120:	4b09      	ldr	r3, [pc, #36]	; (5148 <tcc_enable_callback+0x34>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    5122:	5c1b      	ldrb	r3, [r3, r0]
    5124:	221f      	movs	r2, #31
    5126:	401a      	ands	r2, r3
    5128:	2301      	movs	r3, #1
    512a:	4093      	lsls	r3, r2
    512c:	1c1a      	adds	r2, r3, #0
    512e:	4b07      	ldr	r3, [pc, #28]	; (514c <tcc_enable_callback+0x38>)
    5130:	601a      	str	r2, [r3, #0]
	/* Enable interrupts for this TCC module */
	system_interrupt_enable(_tcc_interrupt_get_interrupt_vector(
			_tcc_get_inst_index(module->hw)));

	/* Enable channel or other callbacks */
	module->enable_callback_mask |= _tcc_intflag[callback_type];
    5132:	00ad      	lsls	r5, r5, #2
    5134:	4b06      	ldr	r3, [pc, #24]	; (5150 <tcc_enable_callback+0x3c>)
    5136:	58eb      	ldr	r3, [r5, r3]
    5138:	6ba2      	ldr	r2, [r4, #56]	; 0x38
    513a:	431a      	orrs	r2, r3
    513c:	63a2      	str	r2, [r4, #56]	; 0x38
	module->hw->INTENSET.reg = _tcc_intflag[callback_type];
    513e:	6822      	ldr	r2, [r4, #0]
    5140:	6293      	str	r3, [r2, #40]	; 0x28
}
    5142:	bd38      	pop	{r3, r4, r5, pc}
    5144:	00004b89 	.word	0x00004b89
    5148:	00008f8c 	.word	0x00008f8c
    514c:	e000e100 	.word	0xe000e100
    5150:	00008f5c 	.word	0x00008f5c

00005154 <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    5154:	b5f0      	push	{r4, r5, r6, r7, lr}
    5156:	4647      	mov	r7, r8
    5158:	b480      	push	{r7}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
    515a:	0080      	lsls	r0, r0, #2
    515c:	4b0d      	ldr	r3, [pc, #52]	; (5194 <_tcc_interrupt_handler+0x40>)
    515e:	58c6      	ldr	r6, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    5160:	6833      	ldr	r3, [r6, #0]
    5162:	6adb      	ldr	r3, [r3, #44]	; 0x2c
    5164:	6b72      	ldr	r2, [r6, #52]	; 0x34
    5166:	4013      	ands	r3, r2
    5168:	6bb2      	ldr	r2, [r6, #56]	; 0x38
    516a:	401a      	ands	r2, r3
    516c:	4690      	mov	r8, r2
    516e:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    5170:	4f09      	ldr	r7, [pc, #36]	; (5198 <_tcc_interrupt_handler+0x44>)
    5172:	59e5      	ldr	r5, [r4, r7]
    5174:	4643      	mov	r3, r8
    5176:	422b      	tst	r3, r5
    5178:	d005      	beq.n	5186 <_tcc_interrupt_handler+0x32>
    517a:	1933      	adds	r3, r6, r4
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    517c:	685b      	ldr	r3, [r3, #4]
    517e:	1c30      	adds	r0, r6, #0
    5180:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    5182:	6833      	ldr	r3, [r6, #0]
    5184:	62dd      	str	r5, [r3, #44]	; 0x2c
    5186:	3404      	adds	r4, #4
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    5188:	2c30      	cmp	r4, #48	; 0x30
    518a:	d1f2      	bne.n	5172 <_tcc_interrupt_handler+0x1e>
			(module->callback[i])(module);
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
		}
	}
}
    518c:	bc04      	pop	{r2}
    518e:	4690      	mov	r8, r2
    5190:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5192:	46c0      	nop			; (mov r8, r8)
    5194:	20000414 	.word	0x20000414
    5198:	00008f5c 	.word	0x00008f5c

0000519c <TCC0_Handler>:
		void TCC##n##_Handler(void) \
		{ \
			_tcc_interrupt_handler(n); \
		}

MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    519c:	b508      	push	{r3, lr}
    519e:	2000      	movs	r0, #0
    51a0:	4b01      	ldr	r3, [pc, #4]	; (51a8 <TCC0_Handler+0xc>)
    51a2:	4798      	blx	r3
    51a4:	bd08      	pop	{r3, pc}
    51a6:	46c0      	nop			; (mov r8, r8)
    51a8:	00005155 	.word	0x00005155

000051ac <TCC1_Handler>:
    51ac:	b508      	push	{r3, lr}
    51ae:	2001      	movs	r0, #1
    51b0:	4b01      	ldr	r3, [pc, #4]	; (51b8 <TCC1_Handler+0xc>)
    51b2:	4798      	blx	r3
    51b4:	bd08      	pop	{r3, pc}
    51b6:	46c0      	nop			; (mov r8, r8)
    51b8:	00005155 	.word	0x00005155

000051bc <TCC2_Handler>:
    51bc:	b508      	push	{r3, lr}
    51be:	2002      	movs	r0, #2
    51c0:	4b01      	ldr	r3, [pc, #4]	; (51c8 <TCC2_Handler+0xc>)
    51c2:	4798      	blx	r3
    51c4:	bd08      	pop	{r3, pc}
    51c6:	46c0      	nop			; (mov r8, r8)
    51c8:	00005155 	.word	0x00005155

000051cc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    51cc:	e7fe      	b.n	51cc <Dummy_Handler>
    51ce:	46c0      	nop			; (mov r8, r8)

000051d0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
    51d0:	b570      	push	{r4, r5, r6, lr}

        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
    51d2:	4b2c      	ldr	r3, [pc, #176]	; (5284 <Reset_Handler+0xb4>)
    51d4:	4a2c      	ldr	r2, [pc, #176]	; (5288 <Reset_Handler+0xb8>)
    51d6:	429a      	cmp	r2, r3
    51d8:	d003      	beq.n	51e2 <Reset_Handler+0x12>
                for (; pDest < &_erelocate;) {
    51da:	4b2c      	ldr	r3, [pc, #176]	; (528c <Reset_Handler+0xbc>)
    51dc:	4a29      	ldr	r2, [pc, #164]	; (5284 <Reset_Handler+0xb4>)
    51de:	429a      	cmp	r2, r3
    51e0:	d304      	bcc.n	51ec <Reset_Handler+0x1c>
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    51e2:	4b2b      	ldr	r3, [pc, #172]	; (5290 <Reset_Handler+0xc0>)
    51e4:	4a2b      	ldr	r2, [pc, #172]	; (5294 <Reset_Handler+0xc4>)
    51e6:	429a      	cmp	r2, r3
    51e8:	d310      	bcc.n	520c <Reset_Handler+0x3c>
    51ea:	e01b      	b.n	5224 <Reset_Handler+0x54>
    51ec:	4b2a      	ldr	r3, [pc, #168]	; (5298 <Reset_Handler+0xc8>)
    51ee:	4827      	ldr	r0, [pc, #156]	; (528c <Reset_Handler+0xbc>)
    51f0:	3003      	adds	r0, #3
    51f2:	1ac0      	subs	r0, r0, r3
    51f4:	0880      	lsrs	r0, r0, #2
    51f6:	3001      	adds	r0, #1
    51f8:	0080      	lsls	r0, r0, #2
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    51fa:	2300      	movs	r3, #0
                        *pDest++ = *pSrc++;
    51fc:	4921      	ldr	r1, [pc, #132]	; (5284 <Reset_Handler+0xb4>)
    51fe:	4a22      	ldr	r2, [pc, #136]	; (5288 <Reset_Handler+0xb8>)
    5200:	58d4      	ldr	r4, [r2, r3]
    5202:	50cc      	str	r4, [r1, r3]
    5204:	3304      	adds	r3, #4
        /* Initialize the relocate segment */
        pSrc = &_etext;
        pDest = &_srelocate;

        if (pSrc != pDest) {
                for (; pDest < &_erelocate;) {
    5206:	4283      	cmp	r3, r0
    5208:	d1fa      	bne.n	5200 <Reset_Handler+0x30>
    520a:	e7ea      	b.n	51e2 <Reset_Handler+0x12>
    520c:	4b21      	ldr	r3, [pc, #132]	; (5294 <Reset_Handler+0xc4>)
    520e:	1d1a      	adds	r2, r3, #4
    5210:	491f      	ldr	r1, [pc, #124]	; (5290 <Reset_Handler+0xc0>)
    5212:	3103      	adds	r1, #3
    5214:	1a89      	subs	r1, r1, r2
    5216:	0889      	lsrs	r1, r1, #2
    5218:	0089      	lsls	r1, r1, #2
    521a:	1852      	adds	r2, r2, r1
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
                *pDest++ = 0;
    521c:	2100      	movs	r1, #0
    521e:	c302      	stmia	r3!, {r1}
                        *pDest++ = *pSrc++;
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
    5220:	4293      	cmp	r3, r2
    5222:	d1fc      	bne.n	521e <Reset_Handler+0x4e>
                *pDest++ = 0;
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    5224:	4b1d      	ldr	r3, [pc, #116]	; (529c <Reset_Handler+0xcc>)
    5226:	21ff      	movs	r1, #255	; 0xff
    5228:	4a1d      	ldr	r2, [pc, #116]	; (52a0 <Reset_Handler+0xd0>)
    522a:	438a      	bics	r2, r1
    522c:	609a      	str	r2, [r3, #8]

        /* Change default QOS values to have the best performance and correct USB behaviour */
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    522e:	2102      	movs	r1, #2
    5230:	2390      	movs	r3, #144	; 0x90
    5232:	005b      	lsls	r3, r3, #1
    5234:	4a1b      	ldr	r2, [pc, #108]	; (52a4 <Reset_Handler+0xd4>)
    5236:	50d1      	str	r1, [r2, r3]
#if defined(ID_USB)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    5238:	4b1b      	ldr	r3, [pc, #108]	; (52a8 <Reset_Handler+0xd8>)
    523a:	78d8      	ldrb	r0, [r3, #3]
    523c:	2103      	movs	r1, #3
    523e:	4388      	bics	r0, r1
    5240:	2202      	movs	r2, #2
    5242:	4310      	orrs	r0, r2
    5244:	70d8      	strb	r0, [r3, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    5246:	78dd      	ldrb	r5, [r3, #3]
    5248:	240c      	movs	r4, #12
    524a:	43a5      	bics	r5, r4
    524c:	2008      	movs	r0, #8
    524e:	4305      	orrs	r5, r0
    5250:	70dd      	strb	r5, [r3, #3]
#endif
        DMAC->QOSCTRL.bit.DQOS = 2;
    5252:	4b16      	ldr	r3, [pc, #88]	; (52ac <Reset_Handler+0xdc>)
    5254:	7b9e      	ldrb	r6, [r3, #14]
    5256:	2530      	movs	r5, #48	; 0x30
    5258:	43ae      	bics	r6, r5
    525a:	2520      	movs	r5, #32
    525c:	4335      	orrs	r5, r6
    525e:	739d      	strb	r5, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    5260:	7b9d      	ldrb	r5, [r3, #14]
    5262:	43a5      	bics	r5, r4
    5264:	4328      	orrs	r0, r5
    5266:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    5268:	7b98      	ldrb	r0, [r3, #14]
    526a:	4388      	bics	r0, r1
    526c:	4302      	orrs	r2, r0
    526e:	739a      	strb	r2, [r3, #14]

        /* Overwriting the default value of the NVMCTRL.CTRLB.MANW bit (errata reference 13134) */
        NVMCTRL->CTRLB.bit.MANW = 1;
    5270:	4b0f      	ldr	r3, [pc, #60]	; (52b0 <Reset_Handler+0xe0>)
    5272:	6859      	ldr	r1, [r3, #4]
    5274:	2280      	movs	r2, #128	; 0x80
    5276:	430a      	orrs	r2, r1
    5278:	605a      	str	r2, [r3, #4]

        /* Initialize the C library */
        __libc_init_array();
    527a:	4b0e      	ldr	r3, [pc, #56]	; (52b4 <Reset_Handler+0xe4>)
    527c:	4798      	blx	r3

        /* Branch to main function */
        main();
    527e:	4b0e      	ldr	r3, [pc, #56]	; (52b8 <Reset_Handler+0xe8>)
    5280:	4798      	blx	r3
    5282:	e7fe      	b.n	5282 <Reset_Handler+0xb2>
    5284:	20000000 	.word	0x20000000
    5288:	00009378 	.word	0x00009378
    528c:	20000078 	.word	0x20000078
    5290:	20000614 	.word	0x20000614
    5294:	20000078 	.word	0x20000078
    5298:	20000004 	.word	0x20000004
    529c:	e000ed00 	.word	0xe000ed00
    52a0:	00000000 	.word	0x00000000
    52a4:	41007000 	.word	0x41007000
    52a8:	41005000 	.word	0x41005000
    52ac:	41004800 	.word	0x41004800
    52b0:	41004000 	.word	0x41004000
    52b4:	00006c65 	.word	0x00006c65
    52b8:	000059bd 	.word	0x000059bd

000052bc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
    52bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    52be:	4647      	mov	r7, r8
    52c0:	b480      	push	{r7}
    52c2:	1c0c      	adds	r4, r1, #0
    52c4:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
    52c6:	2800      	cmp	r0, #0
    52c8:	d10c      	bne.n	52e4 <_read+0x28>
		return -1;
	}

	for (; len > 0; --len) {
    52ca:	2a00      	cmp	r2, #0
    52cc:	dd0d      	ble.n	52ea <_read+0x2e>
    52ce:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
    52d0:	4e09      	ldr	r6, [pc, #36]	; (52f8 <_read+0x3c>)
    52d2:	4d0a      	ldr	r5, [pc, #40]	; (52fc <_read+0x40>)
    52d4:	6830      	ldr	r0, [r6, #0]
    52d6:	1c21      	adds	r1, r4, #0
    52d8:	682b      	ldr	r3, [r5, #0]
    52da:	4798      	blx	r3
		ptr++;
    52dc:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
    52de:	42bc      	cmp	r4, r7
    52e0:	d1f8      	bne.n	52d4 <_read+0x18>
    52e2:	e004      	b.n	52ee <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
    52e4:	2001      	movs	r0, #1
    52e6:	4240      	negs	r0, r0
    52e8:	e002      	b.n	52f0 <_read+0x34>
	}

	for (; len > 0; --len) {
    52ea:	2000      	movs	r0, #0
    52ec:	e000      	b.n	52f0 <_read+0x34>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
    52ee:	4640      	mov	r0, r8
	}
	return nChars;
}
    52f0:	bc04      	pop	{r2}
    52f2:	4690      	mov	r8, r2
    52f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    52f6:	46c0      	nop			; (mov r8, r8)
    52f8:	20000428 	.word	0x20000428
    52fc:	20000420 	.word	0x20000420

00005300 <_write>:
int __attribute__((weak))
_write (int file, char * ptr, int len);

int __attribute__((weak))
_write (int file, char * ptr, int len)
{
    5300:	b5f0      	push	{r4, r5, r6, r7, lr}
    5302:	4647      	mov	r7, r8
    5304:	b480      	push	{r7}
    5306:	1c0e      	adds	r6, r1, #0
    5308:	1c15      	adds	r5, r2, #0
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
    530a:	3801      	subs	r0, #1
    530c:	2802      	cmp	r0, #2
    530e:	d810      	bhi.n	5332 <_write+0x32>
		return -1;
	}

	for (; len != 0; --len) {
    5310:	2a00      	cmp	r2, #0
    5312:	d011      	beq.n	5338 <_write+0x38>
    5314:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
    5316:	4b0d      	ldr	r3, [pc, #52]	; (534c <_write+0x4c>)
    5318:	4698      	mov	r8, r3
    531a:	4f0d      	ldr	r7, [pc, #52]	; (5350 <_write+0x50>)
    531c:	4643      	mov	r3, r8
    531e:	6818      	ldr	r0, [r3, #0]
    5320:	5d31      	ldrb	r1, [r6, r4]
    5322:	683b      	ldr	r3, [r7, #0]
    5324:	4798      	blx	r3
    5326:	2800      	cmp	r0, #0
    5328:	db08      	blt.n	533c <_write+0x3c>
			return -1;
		}
		++nChars;
    532a:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
    532c:	42a5      	cmp	r5, r4
    532e:	d1f5      	bne.n	531c <_write+0x1c>
    5330:	e007      	b.n	5342 <_write+0x42>
_write (int file, char * ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
    5332:	2001      	movs	r0, #1
    5334:	4240      	negs	r0, r0
    5336:	e005      	b.n	5344 <_write+0x44>
	}

	for (; len != 0; --len) {
    5338:	2000      	movs	r0, #0
    533a:	e003      	b.n	5344 <_write+0x44>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
    533c:	2001      	movs	r0, #1
    533e:	4240      	negs	r0, r0
    5340:	e000      	b.n	5344 <_write+0x44>
		}
		++nChars;
    5342:	1c20      	adds	r0, r4, #0
	}
	return nChars;
}
    5344:	bc04      	pop	{r2}
    5346:	4690      	mov	r8, r2
    5348:	bdf0      	pop	{r4, r5, r6, r7, pc}
    534a:	46c0      	nop			; (mov r8, r8)
    534c:	20000428 	.word	0x20000428
    5350:	20000424 	.word	0x20000424

00005354 <_sbrk>:
extern caddr_t _sbrk(int incr)
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
    5354:	4b06      	ldr	r3, [pc, #24]	; (5370 <_sbrk+0x1c>)
    5356:	681b      	ldr	r3, [r3, #0]
    5358:	2b00      	cmp	r3, #0
    535a:	d102      	bne.n	5362 <_sbrk+0xe>
		heap = (unsigned char *)&_end;
    535c:	4a05      	ldr	r2, [pc, #20]	; (5374 <_sbrk+0x20>)
    535e:	4b04      	ldr	r3, [pc, #16]	; (5370 <_sbrk+0x1c>)
    5360:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
    5362:	4a03      	ldr	r2, [pc, #12]	; (5370 <_sbrk+0x1c>)
    5364:	6813      	ldr	r3, [r2, #0]

	heap += incr;
    5366:	1818      	adds	r0, r3, r0
    5368:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
}
    536a:	1c18      	adds	r0, r3, #0
    536c:	4770      	bx	lr
    536e:	46c0      	nop			; (mov r8, r8)
    5370:	20000108 	.word	0x20000108
    5374:	20002618 	.word	0x20002618

00005378 <_close>:
	return -1;
}

extern int _close(int file)
{
	return -1;
    5378:	2001      	movs	r0, #1
}
    537a:	4240      	negs	r0, r0
    537c:	4770      	bx	lr
    537e:	46c0      	nop			; (mov r8, r8)

00005380 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
    5380:	2380      	movs	r3, #128	; 0x80
    5382:	019b      	lsls	r3, r3, #6
    5384:	604b      	str	r3, [r1, #4]

	return 0;
}
    5386:	2000      	movs	r0, #0
    5388:	4770      	bx	lr
    538a:	46c0      	nop			; (mov r8, r8)

0000538c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
    538c:	2001      	movs	r0, #1
    538e:	4770      	bx	lr

00005390 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
    5390:	2000      	movs	r0, #0
    5392:	4770      	bx	lr

00005394 <stream_writer_init>:
#include <string.h>
#include <asf.h>

void stream_writer_init(struct stream_writer * writer, char *buffer, size_t max_length, stream_writer_write_func_t func, void *priv_data)
{
	writer->max_size = max_length;
    5394:	6002      	str	r2, [r0, #0]
	writer->buffer = buffer;
    5396:	6101      	str	r1, [r0, #16]
	writer->written = 0;
    5398:	2200      	movs	r2, #0
    539a:	6042      	str	r2, [r0, #4]
	writer->write_func = func;
    539c:	6083      	str	r3, [r0, #8]
	writer->priv_data = priv_data;
    539e:	9b00      	ldr	r3, [sp, #0]
    53a0:	60c3      	str	r3, [r0, #12]
}
    53a2:	4770      	bx	lr

000053a4 <stream_writer_send_remain>:
		stream_writer_send_8(writer, *buffer);
	}
}

void stream_writer_send_remain(struct stream_writer * writer)
{
    53a4:	b510      	push	{r4, lr}
    53a6:	1c04      	adds	r4, r0, #0
	if(writer->written > 0) {
    53a8:	6842      	ldr	r2, [r0, #4]
    53aa:	2a00      	cmp	r2, #0
    53ac:	d005      	beq.n	53ba <stream_writer_send_remain+0x16>
		writer->write_func(writer->priv_data, writer->buffer, writer->written);
    53ae:	68c0      	ldr	r0, [r0, #12]
    53b0:	6921      	ldr	r1, [r4, #16]
    53b2:	68a3      	ldr	r3, [r4, #8]
    53b4:	4798      	blx	r3
		writer->written = 0;
    53b6:	2300      	movs	r3, #0
    53b8:	6063      	str	r3, [r4, #4]
	}
}
    53ba:	bd10      	pop	{r4, pc}

000053bc <stream_writer_send_8>:
	writer->write_func = func;
	writer->priv_data = priv_data;
}

void stream_writer_send_8(struct stream_writer * writer, int8_t value)
{
    53bc:	b538      	push	{r3, r4, r5, lr}
    53be:	1c04      	adds	r4, r0, #0
    53c0:	1c0d      	adds	r5, r1, #0
	int remain = writer->max_size - writer->written;
    53c2:	6801      	ldr	r1, [r0, #0]
    53c4:	6842      	ldr	r2, [r0, #4]
    53c6:	1a8b      	subs	r3, r1, r2

	if (remain < 1) {
    53c8:	2b00      	cmp	r3, #0
    53ca:	dc01      	bgt.n	53d0 <stream_writer_send_8+0x14>
		stream_writer_send_remain(writer);
    53cc:	4b03      	ldr	r3, [pc, #12]	; (53dc <stream_writer_send_8+0x20>)
    53ce:	4798      	blx	r3
	}

	writer->buffer[writer->written++] = (char)value;
    53d0:	6922      	ldr	r2, [r4, #16]
    53d2:	6863      	ldr	r3, [r4, #4]
    53d4:	1c59      	adds	r1, r3, #1
    53d6:	6061      	str	r1, [r4, #4]
    53d8:	54d5      	strb	r5, [r2, r3]
}
    53da:	bd38      	pop	{r3, r4, r5, pc}
    53dc:	000053a5 	.word	0x000053a5

000053e0 <stream_writer_send_16BE>:

void stream_writer_send_16BE(struct stream_writer * writer, int16_t value)
{
    53e0:	b570      	push	{r4, r5, r6, lr}
    53e2:	1c05      	adds	r5, r0, #0
    53e4:	1c0e      	adds	r6, r1, #0
	stream_writer_send_8(writer, (value >> 8) & 0xFF);
    53e6:	1209      	asrs	r1, r1, #8
    53e8:	4c02      	ldr	r4, [pc, #8]	; (53f4 <stream_writer_send_16BE+0x14>)
    53ea:	47a0      	blx	r4
	stream_writer_send_8(writer, value & 0xFF);
    53ec:	b271      	sxtb	r1, r6
    53ee:	1c28      	adds	r0, r5, #0
    53f0:	47a0      	blx	r4
}
    53f2:	bd70      	pop	{r4, r5, r6, pc}
    53f4:	000053bd 	.word	0x000053bd

000053f8 <stream_writer_send_buffer>:
	stream_writer_send_8(writer, (value >> 16) & 0xFF);
	stream_writer_send_8(writer, (value >> 24) & 0xFF);
}

void stream_writer_send_buffer(struct stream_writer * writer, char *buffer, size_t length)
{
    53f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    53fa:	1c06      	adds	r6, r0, #0
    53fc:	1c0d      	adds	r5, r1, #0
    53fe:	1e14      	subs	r4, r2, #0
	for (; length > 0; length--, buffer++) {
    5400:	d008      	beq.n	5414 <stream_writer_send_buffer+0x1c>
		stream_writer_send_8(writer, *buffer);
    5402:	4f05      	ldr	r7, [pc, #20]	; (5418 <stream_writer_send_buffer+0x20>)
    5404:	2100      	movs	r1, #0
    5406:	5669      	ldrsb	r1, [r5, r1]
    5408:	1c30      	adds	r0, r6, #0
    540a:	47b8      	blx	r7
	stream_writer_send_8(writer, (value >> 24) & 0xFF);
}

void stream_writer_send_buffer(struct stream_writer * writer, char *buffer, size_t length)
{
	for (; length > 0; length--, buffer++) {
    540c:	3c01      	subs	r4, #1
    540e:	3501      	adds	r5, #1
    5410:	2c00      	cmp	r4, #0
    5412:	d1f7      	bne.n	5404 <stream_writer_send_buffer+0xc>
		stream_writer_send_8(writer, *buffer);
	}
}
    5414:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5416:	46c0      	nop			; (mov r8, r8)
    5418:	000053bd 	.word	0x000053bd

0000541c <sw_timer_tcc_callback>:
 *
 * \param[in] module Instance of the TCC.
 */
static void sw_timer_tcc_callback(struct tcc_module *const module)
{
	sw_timer_tick++;
    541c:	4b02      	ldr	r3, [pc, #8]	; (5428 <sw_timer_tcc_callback+0xc>)
    541e:	681a      	ldr	r2, [r3, #0]
    5420:	3201      	adds	r2, #1
    5422:	601a      	str	r2, [r3, #0]
}
    5424:	4770      	bx	lr
    5426:	46c0      	nop			; (mov r8, r8)
    5428:	2000010c 	.word	0x2000010c

0000542c <sw_timer_get_config_defaults>:

void sw_timer_get_config_defaults(struct sw_timer_config *const config)
{
	Assert(config);

	config->accuracy = 100;
    542c:	2364      	movs	r3, #100	; 0x64
    542e:	8043      	strh	r3, [r0, #2]
	config->tcc_dev = 0;
    5430:	2300      	movs	r3, #0
    5432:	7003      	strb	r3, [r0, #0]
	config->tcc_callback_channel = 0;
    5434:	7043      	strb	r3, [r0, #1]
}
    5436:	4770      	bx	lr

00005438 <sw_timer_init>:

void sw_timer_init(struct sw_timer_module *const module_inst, struct sw_timer_config *const config)
{
    5438:	b5f0      	push	{r4, r5, r6, r7, lr}
    543a:	4647      	mov	r7, r8
    543c:	b480      	push	{r7}
    543e:	b0ac      	sub	sp, #176	; 0xb0
    5440:	1c0c      	adds	r4, r1, #0
	struct tcc_config tcc_conf;
	struct tcc_module *tcc_module;
	Tcc *hw[] = TCC_INSTS;
    5442:	466d      	mov	r5, sp
    5444:	4b1d      	ldr	r3, [pc, #116]	; (54bc <sw_timer_init+0x84>)
    5446:	466a      	mov	r2, sp
    5448:	cbc2      	ldmia	r3!, {r1, r6, r7}
    544a:	c2c2      	stmia	r2!, {r1, r6, r7}
	Assert(module_inst);
	Assert(config);
	Assert(config->tcc_dev < TCC_INST_NUM);
	Assert(config->tcc_callback_channel < TCC_NUM_CHANNELS);

	module_inst->accuracy = config->accuracy;
    544c:	8863      	ldrh	r3, [r4, #2]
    544e:	6543      	str	r3, [r0, #84]	; 0x54

	/* Start the TCC module. */
	tcc_module = &module_inst->tcc_inst;
    5450:	1c07      	adds	r7, r0, #0
    5452:	3714      	adds	r7, #20
	tcc_get_config_defaults(&tcc_conf, hw[config->tcc_dev]);
    5454:	1c16      	adds	r6, r2, #0
    5456:	7823      	ldrb	r3, [r4, #0]
    5458:	009b      	lsls	r3, r3, #2
    545a:	5959      	ldr	r1, [r3, r5]
    545c:	1c10      	adds	r0, r2, #0
    545e:	4b18      	ldr	r3, [pc, #96]	; (54c0 <sw_timer_init+0x88>)
    5460:	4798      	blx	r3
 *
 * \return Current CPU frequency in Hz.
 */
static inline uint32_t system_cpu_clock_get_hz(void)
{
	return (system_gclk_gen_get_hz(GCLK_GENERATOR_0) >> PM->CPUSEL.reg);
    5462:	2000      	movs	r0, #0
    5464:	4b17      	ldr	r3, [pc, #92]	; (54c4 <sw_timer_init+0x8c>)
    5466:	4798      	blx	r3
    5468:	4b17      	ldr	r3, [pc, #92]	; (54c8 <sw_timer_init+0x90>)
    546a:	7a1b      	ldrb	r3, [r3, #8]
    546c:	b2db      	uxtb	r3, r3
    546e:	40d8      	lsrs	r0, r3
    5470:	4680      	mov	r8, r0
	tcc_conf.counter.period = system_cpu_clock_get_hz() / (64 * 1000 / config->accuracy);
    5472:	8861      	ldrh	r1, [r4, #2]
    5474:	20fa      	movs	r0, #250	; 0xfa
    5476:	0200      	lsls	r0, r0, #8
    5478:	4b14      	ldr	r3, [pc, #80]	; (54cc <sw_timer_init+0x94>)
    547a:	4798      	blx	r3
    547c:	1c01      	adds	r1, r0, #0
    547e:	4640      	mov	r0, r8
    5480:	4b13      	ldr	r3, [pc, #76]	; (54d0 <sw_timer_init+0x98>)
    5482:	4798      	blx	r3
    5484:	6070      	str	r0, [r6, #4]
	tcc_conf.counter.clock_prescaler = TCC_CLOCK_PRESCALER_DIV64;
    5486:	2305      	movs	r3, #5
    5488:	72f3      	strb	r3, [r6, #11]
	tcc_init(tcc_module, hw[config->tcc_dev], &tcc_conf);
    548a:	7823      	ldrb	r3, [r4, #0]
    548c:	009b      	lsls	r3, r3, #2
    548e:	5959      	ldr	r1, [r3, r5]
    5490:	1c38      	adds	r0, r7, #0
    5492:	1c32      	adds	r2, r6, #0
    5494:	4b0f      	ldr	r3, [pc, #60]	; (54d4 <sw_timer_init+0x9c>)
    5496:	4798      	blx	r3
	tcc_register_callback(tcc_module, sw_timer_tcc_callback, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
    5498:	7862      	ldrb	r2, [r4, #1]
    549a:	3208      	adds	r2, #8
    549c:	b2d2      	uxtb	r2, r2
    549e:	1c38      	adds	r0, r7, #0
    54a0:	490d      	ldr	r1, [pc, #52]	; (54d8 <sw_timer_init+0xa0>)
    54a2:	4b0e      	ldr	r3, [pc, #56]	; (54dc <sw_timer_init+0xa4>)
    54a4:	4798      	blx	r3
	tcc_enable_callback(tcc_module, config->tcc_callback_channel + TCC_CALLBACK_CHANNEL_0);
    54a6:	7861      	ldrb	r1, [r4, #1]
    54a8:	3108      	adds	r1, #8
    54aa:	b2c9      	uxtb	r1, r1
    54ac:	1c38      	adds	r0, r7, #0
    54ae:	4b0c      	ldr	r3, [pc, #48]	; (54e0 <sw_timer_init+0xa8>)
    54b0:	4798      	blx	r3
}
    54b2:	b02c      	add	sp, #176	; 0xb0
    54b4:	bc04      	pop	{r2}
    54b6:	4690      	mov	r8, r2
    54b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    54ba:	46c0      	nop			; (mov r8, r8)
    54bc:	00008f90 	.word	0x00008f90
    54c0:	00004bb9 	.word	0x00004bb9
    54c4:	00004941 	.word	0x00004941
    54c8:	40000400 	.word	0x40000400
    54cc:	00006b5d 	.word	0x00006b5d
    54d0:	00006ac1 	.word	0x00006ac1
    54d4:	00004d05 	.word	0x00004d05
    54d8:	0000541d 	.word	0x0000541d
    54dc:	000050fd 	.word	0x000050fd
    54e0:	00005115 	.word	0x00005115

000054e4 <sw_timer_enable>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    54e4:	6942      	ldr	r2, [r0, #20]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
    54e6:	2102      	movs	r1, #2
    54e8:	6893      	ldr	r3, [r2, #8]
    54ea:	4219      	tst	r1, r3
    54ec:	d1fc      	bne.n	54e8 <sw_timer_enable+0x4>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
    54ee:	6811      	ldr	r1, [r2, #0]
    54f0:	2302      	movs	r3, #2
    54f2:	430b      	orrs	r3, r1
    54f4:	6013      	str	r3, [r2, #0]
	Assert(module_inst);

	tcc_module = &module_inst->tcc_inst;

	tcc_enable(tcc_module);
}
    54f6:	4770      	bx	lr

000054f8 <sw_timer_register_callback>:
	tcc_disable(tcc_module);
}

int sw_timer_register_callback(struct sw_timer_module *const module_inst,
	sw_timer_callback_t callback, void *context, uint32_t period)
{
    54f8:	b538      	push	{r3, r4, r5, lr}
    54fa:	1c04      	adds	r4, r0, #0
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
		if (module_inst->handler[index].used == 0) {
    54fc:	7805      	ldrb	r5, [r0, #0]
    54fe:	07e8      	lsls	r0, r5, #31
    5500:	d410      	bmi.n	5524 <sw_timer_register_callback+0x2c>
			handler = &module_inst->handler[index];
			handler->callback = callback;
    5502:	6061      	str	r1, [r4, #4]
			handler->callback_enable = 0;
    5504:	1c29      	adds	r1, r5, #0
    5506:	2002      	movs	r0, #2
    5508:	4381      	bics	r1, r0
    550a:	7021      	strb	r1, [r4, #0]
			handler->context = context;
    550c:	60a2      	str	r2, [r4, #8]
			handler->period = period / module_inst->accuracy;
    550e:	1c18      	adds	r0, r3, #0
    5510:	6d61      	ldr	r1, [r4, #84]	; 0x54
    5512:	4b06      	ldr	r3, [pc, #24]	; (552c <sw_timer_register_callback+0x34>)
    5514:	4798      	blx	r3
    5516:	60e0      	str	r0, [r4, #12]
			handler->used = 1;
    5518:	7822      	ldrb	r2, [r4, #0]
    551a:	2301      	movs	r3, #1
    551c:	4313      	orrs	r3, r2
    551e:	7023      	strb	r3, [r4, #0]
			return index;
    5520:	2000      	movs	r0, #0
    5522:	e001      	b.n	5528 <sw_timer_register_callback+0x30>
		}
	}

	return -1;
    5524:	2001      	movs	r0, #1
    5526:	4240      	negs	r0, r0
}
    5528:	bd38      	pop	{r3, r4, r5, pc}
    552a:	46c0      	nop			; (mov r8, r8)
    552c:	00006ac1 	.word	0x00006ac1

00005530 <sw_timer_enable_callback>:

	handler->used = 0;
}

void sw_timer_enable_callback(struct sw_timer_module *const module_inst, int timer_id, uint32_t delay)
{
    5530:	b510      	push	{r4, lr}
    5532:	1c03      	adds	r3, r0, #0
	struct sw_timer_handle *handler;

	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];
    5534:	008c      	lsls	r4, r1, #2
    5536:	1864      	adds	r4, r4, r1
    5538:	00a4      	lsls	r4, r4, #2
    553a:	1904      	adds	r4, r0, r4

	handler->callback_enable = 1;
    553c:	7820      	ldrb	r0, [r4, #0]
    553e:	2102      	movs	r1, #2
    5540:	4301      	orrs	r1, r0
    5542:	7021      	strb	r1, [r4, #0]
	handler->expire_time = sw_timer_tick + (delay / module_inst->accuracy);
    5544:	1c10      	adds	r0, r2, #0
    5546:	6d59      	ldr	r1, [r3, #84]	; 0x54
    5548:	4b03      	ldr	r3, [pc, #12]	; (5558 <sw_timer_enable_callback+0x28>)
    554a:	4798      	blx	r3
    554c:	4b03      	ldr	r3, [pc, #12]	; (555c <sw_timer_enable_callback+0x2c>)
    554e:	681b      	ldr	r3, [r3, #0]
    5550:	18c0      	adds	r0, r0, r3
    5552:	6120      	str	r0, [r4, #16]
}
    5554:	bd10      	pop	{r4, pc}
    5556:	46c0      	nop			; (mov r8, r8)
    5558:	00006ac1 	.word	0x00006ac1
    555c:	2000010c 	.word	0x2000010c

00005560 <sw_timer_disable_callback>:
	struct sw_timer_handle *handler;

	Assert(module_inst);
	Assert((timer_id >= 0 && timer_id < CONF_SW_TIMER_COUNT));

	handler = &module_inst->handler[timer_id];
    5560:	008b      	lsls	r3, r1, #2
    5562:	1859      	adds	r1, r3, r1
    5564:	0089      	lsls	r1, r1, #2

	handler->callback_enable = 0;
    5566:	5c43      	ldrb	r3, [r0, r1]
    5568:	2202      	movs	r2, #2
    556a:	4393      	bics	r3, r2
    556c:	5443      	strb	r3, [r0, r1]
}
    556e:	4770      	bx	lr

00005570 <sw_timer_task>:

void sw_timer_task(struct sw_timer_module *const module_inst)
{
    5570:	b538      	push	{r3, r4, r5, lr}
    5572:	1c04      	adds	r4, r0, #0
	struct sw_timer_handle *handler;

	Assert(module_inst);

	for (index = 0; index < CONF_SW_TIMER_COUNT; index++) {
		if (module_inst->handler[index].used && module_inst->handler[index].callback_enable) {
    5574:	7803      	ldrb	r3, [r0, #0]
    5576:	07da      	lsls	r2, r3, #31
    5578:	d522      	bpl.n	55c0 <sw_timer_task+0x50>
    557a:	079d      	lsls	r5, r3, #30
    557c:	d520      	bpl.n	55c0 <sw_timer_task+0x50>
			handler = &module_inst->handler[index];
			if ((int)(handler->expire_time - sw_timer_tick) < 0 && handler->busy == 0) {
    557e:	4b11      	ldr	r3, [pc, #68]	; (55c4 <sw_timer_task+0x54>)
    5580:	681b      	ldr	r3, [r3, #0]
    5582:	6902      	ldr	r2, [r0, #16]
    5584:	1ad3      	subs	r3, r2, r3
    5586:	d51b      	bpl.n	55c0 <sw_timer_task+0x50>
    5588:	7803      	ldrb	r3, [r0, #0]
    558a:	075d      	lsls	r5, r3, #29
    558c:	d418      	bmi.n	55c0 <sw_timer_task+0x50>
				/* Enter critical section. */
				handler->busy = 1;
    558e:	1c1a      	adds	r2, r3, #0
    5590:	2304      	movs	r3, #4
    5592:	4313      	orrs	r3, r2
    5594:	7003      	strb	r3, [r0, #0]
				/* Call callback function. */
				handler->callback(module_inst, index, handler->context, handler->period);
    5596:	2100      	movs	r1, #0
    5598:	68a2      	ldr	r2, [r4, #8]
    559a:	68e3      	ldr	r3, [r4, #12]
    559c:	6865      	ldr	r5, [r4, #4]
    559e:	47a8      	blx	r5
				/* Timer was expired. */
				if (handler->period > 0) {
    55a0:	68e3      	ldr	r3, [r4, #12]
    55a2:	2b00      	cmp	r3, #0
    55a4:	d004      	beq.n	55b0 <sw_timer_task+0x40>
					handler->expire_time = sw_timer_tick + handler->period;
    55a6:	4a07      	ldr	r2, [pc, #28]	; (55c4 <sw_timer_task+0x54>)
    55a8:	6812      	ldr	r2, [r2, #0]
    55aa:	18d3      	adds	r3, r2, r3
    55ac:	6123      	str	r3, [r4, #16]
    55ae:	e003      	b.n	55b8 <sw_timer_task+0x48>
				} else {
					/* One shot. */
					handler->callback_enable = 0;
    55b0:	7823      	ldrb	r3, [r4, #0]
    55b2:	2202      	movs	r2, #2
    55b4:	4393      	bics	r3, r2
    55b6:	7023      	strb	r3, [r4, #0]
				}
				/* Leave critical section. */
				handler->busy = 0;
    55b8:	7823      	ldrb	r3, [r4, #0]
    55ba:	2204      	movs	r2, #4
    55bc:	4393      	bics	r3, r2
    55be:	7023      	strb	r3, [r4, #0]
			}
		}
	}

}
    55c0:	bd38      	pop	{r3, r4, r5, pc}
    55c2:	46c0      	nop			; (mov r8, r8)
    55c4:	2000010c 	.word	0x2000010c

000055c8 <uart_callback>:
 * \param[in] module USART module structure.
 */
static void uart_callback(const struct usart_module *const module)
{
	/* If input string is bigger than buffer size limit, ignore the excess part. */
	if (uart_buffer_written < MAIN_CHAT_BUFFER_SIZE) {
    55c8:	4b05      	ldr	r3, [pc, #20]	; (55e0 <uart_callback+0x18>)
    55ca:	681b      	ldr	r3, [r3, #0]
    55cc:	2b3f      	cmp	r3, #63	; 0x3f
    55ce:	dc05      	bgt.n	55dc <uart_callback+0x14>
		uart_buffer[uart_buffer_written++] = uart_ch_buffer & 0xFF;
    55d0:	1c59      	adds	r1, r3, #1
    55d2:	4a03      	ldr	r2, [pc, #12]	; (55e0 <uart_callback+0x18>)
    55d4:	6011      	str	r1, [r2, #0]
    55d6:	2100      	movs	r1, #0
    55d8:	4a02      	ldr	r2, [pc, #8]	; (55e4 <uart_callback+0x1c>)
    55da:	54d1      	strb	r1, [r2, r3]
	}
}
    55dc:	4770      	bx	lr
    55de:	46c0      	nop			; (mov r8, r8)
    55e0:	20000144 	.word	0x20000144
    55e4:	20000188 	.word	0x20000188

000055e8 <rtc_match_callback>:
	rtc_calendar_enable_callback(&rtc_instance, RTC_CALENDAR_CALLBACK_ALARM_0);
	//! [en_callback]
}

void rtc_match_callback(void)
{
    55e8:	b510      	push	{r4, lr}
	struct rtc_calendar_time time;
	uint16_t count = 0;
	/* Set new alarm in 5 seconds */
	//! [alarm_mask]
	alarm.mask = RTC_CALENDAR_ALARM_MASK_SEC;
    55ea:	4c08      	ldr	r4, [pc, #32]	; (560c <rtc_match_callback+0x24>)
    55ec:	2301      	movs	r3, #1
    55ee:	7223      	strb	r3, [r4, #8]
	//! [alarm_mask]

	//! [set_alarm]
	alarm.time.second += 5;
    55f0:	7820      	ldrb	r0, [r4, #0]
    55f2:	3005      	adds	r0, #5
	alarm.time.second = alarm.time.second % 60;
    55f4:	b2c0      	uxtb	r0, r0
    55f6:	213c      	movs	r1, #60	; 0x3c
    55f8:	4b05      	ldr	r3, [pc, #20]	; (5610 <rtc_match_callback+0x28>)
    55fa:	4798      	blx	r3
    55fc:	7021      	strb	r1, [r4, #0]
		rtc_calendar_get_time(&rtc_instance, &time);
		sprintf(ping_msg, "Ping @ %d/%d/%d %d:%d:%d", time.month, time.day, time.year, time.hour, time.minute, time.second);
		mqtt_publish(&mqtt_inst, "bs/monitor/ping", ping_msg, strlen(ping_msg), 0, 1);
	}

	rtc_calendar_set_alarm(&rtc_instance, &alarm, RTC_CALENDAR_ALARM_0);
    55fe:	4805      	ldr	r0, [pc, #20]	; (5614 <rtc_match_callback+0x2c>)
    5600:	1c21      	adds	r1, r4, #0
    5602:	2200      	movs	r2, #0
    5604:	4b04      	ldr	r3, [pc, #16]	; (5618 <rtc_match_callback+0x30>)
    5606:	4798      	blx	r3
}
    5608:	bd10      	pop	{r4, pc}
    560a:	46c0      	nop			; (mov r8, r8)
    560c:	20000480 	.word	0x20000480
    5610:	00006b49 	.word	0x00006b49
    5614:	2000042c 	.word	0x2000042c
    5618:	00003239 	.word	0x00003239

0000561c <extint_detection_callback>:
	//	config_extint_chan.filter_input_signal = true;
	extint_chan_set_config(BUTTON_0_EIC_LINE, &config_extint_chan);
}

void extint_detection_callback(void)
{
    561c:	b530      	push	{r4, r5, lr}
    561e:	b089      	sub	sp, #36	; 0x24
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
    5620:	4b29      	ldr	r3, [pc, #164]	; (56c8 <extint_detection_callback+0xac>)
    5622:	6a1b      	ldr	r3, [r3, #32]
	struct rtc_calendar_time time;
	bool pin_state = port_pin_get_input_level(BUTTON_0_PIN);
	if(pin_state)
    5624:	021a      	lsls	r2, r3, #8
    5626:	d50a      	bpl.n	563e <extint_detection_callback+0x22>
	{
		strcpy(msg, "Open");
    5628:	4928      	ldr	r1, [pc, #160]	; (56cc <extint_detection_callback+0xb0>)
    562a:	4b29      	ldr	r3, [pc, #164]	; (56d0 <extint_detection_callback+0xb4>)
    562c:	681a      	ldr	r2, [r3, #0]
    562e:	600a      	str	r2, [r1, #0]
    5630:	791b      	ldrb	r3, [r3, #4]
    5632:	710b      	strb	r3, [r1, #4]
		printf("Sending: %s to %s\n", msg, MAIN_CHAT_TOPIC);
    5634:	4827      	ldr	r0, [pc, #156]	; (56d4 <extint_detection_callback+0xb8>)
    5636:	4a28      	ldr	r2, [pc, #160]	; (56d8 <extint_detection_callback+0xbc>)
    5638:	4b28      	ldr	r3, [pc, #160]	; (56dc <extint_detection_callback+0xc0>)
    563a:	4798      	blx	r3
    563c:	e009      	b.n	5652 <extint_detection_callback+0x36>
	}
	else if(!pin_state)
	{
		strcpy(msg, "Closed");
    563e:	4823      	ldr	r0, [pc, #140]	; (56cc <extint_detection_callback+0xb0>)
    5640:	4b27      	ldr	r3, [pc, #156]	; (56e0 <extint_detection_callback+0xc4>)
    5642:	681a      	ldr	r2, [r3, #0]
    5644:	6002      	str	r2, [r0, #0]
    5646:	889a      	ldrh	r2, [r3, #4]
    5648:	8082      	strh	r2, [r0, #4]
    564a:	799b      	ldrb	r3, [r3, #6]
    564c:	7183      	strb	r3, [r0, #6]
		printf("%s\n", msg);
    564e:	4b25      	ldr	r3, [pc, #148]	; (56e4 <extint_detection_callback+0xc8>)
    5650:	4798      	blx	r3
	}
	/* Handle pending events from network controller. */
	m2m_wifi_handle_events(NULL);
    5652:	2000      	movs	r0, #0
    5654:	4b24      	ldr	r3, [pc, #144]	; (56e8 <extint_detection_callback+0xcc>)
    5656:	4798      	blx	r3
	/* Checks the timer timeout. */
	sw_timer_task(&swt_module_inst);
    5658:	4824      	ldr	r0, [pc, #144]	; (56ec <extint_detection_callback+0xd0>)
    565a:	4b25      	ldr	r3, [pc, #148]	; (56f0 <extint_detection_callback+0xd4>)
    565c:	4798      	blx	r3
	rtc_calendar_get_time(&rtc_instance, &time);
    565e:	4825      	ldr	r0, [pc, #148]	; (56f4 <extint_detection_callback+0xd8>)
    5660:	a906      	add	r1, sp, #24
    5662:	4b25      	ldr	r3, [pc, #148]	; (56f8 <extint_detection_callback+0xdc>)
    5664:	4798      	blx	r3
	//msg string is populated in the extpin event
	if(mqtt_state == MQTT_CONNECTED)
    5666:	4b25      	ldr	r3, [pc, #148]	; (56fc <extint_detection_callback+0xe0>)
    5668:	781b      	ldrb	r3, [r3, #0]
    566a:	2b01      	cmp	r3, #1
    566c:	d123      	bne.n	56b6 <extint_detection_callback+0x9a>
	{
		sprintf(ping_msg, "%s @ %d/%d/%d %d:%d:%d", msg, time.day, time.month, time.year, time.hour, time.minute, time.second);
    566e:	4d24      	ldr	r5, [pc, #144]	; (5700 <extint_detection_callback+0xe4>)
    5670:	ac06      	add	r4, sp, #24
    5672:	7923      	ldrb	r3, [r4, #4]
    5674:	7962      	ldrb	r2, [r4, #5]
    5676:	9200      	str	r2, [sp, #0]
    5678:	88e2      	ldrh	r2, [r4, #6]
    567a:	9201      	str	r2, [sp, #4]
    567c:	78a2      	ldrb	r2, [r4, #2]
    567e:	9202      	str	r2, [sp, #8]
    5680:	7862      	ldrb	r2, [r4, #1]
    5682:	9203      	str	r2, [sp, #12]
    5684:	7822      	ldrb	r2, [r4, #0]
    5686:	9204      	str	r2, [sp, #16]
    5688:	1c28      	adds	r0, r5, #0
    568a:	491e      	ldr	r1, [pc, #120]	; (5704 <extint_detection_callback+0xe8>)
    568c:	4a0f      	ldr	r2, [pc, #60]	; (56cc <extint_detection_callback+0xb0>)
    568e:	4c1e      	ldr	r4, [pc, #120]	; (5708 <extint_detection_callback+0xec>)
    5690:	47a0      	blx	r4
		mqtt_publish(&mqtt_inst, topic, ping_msg, strlen(ping_msg), 0, 1);
    5692:	1c28      	adds	r0, r5, #0
    5694:	4b1d      	ldr	r3, [pc, #116]	; (570c <extint_detection_callback+0xf0>)
    5696:	4798      	blx	r3
    5698:	1c03      	adds	r3, r0, #0
    569a:	2200      	movs	r2, #0
    569c:	9200      	str	r2, [sp, #0]
    569e:	2201      	movs	r2, #1
    56a0:	9201      	str	r2, [sp, #4]
    56a2:	481b      	ldr	r0, [pc, #108]	; (5710 <extint_detection_callback+0xf4>)
    56a4:	491b      	ldr	r1, [pc, #108]	; (5714 <extint_detection_callback+0xf8>)
    56a6:	1c2a      	adds	r2, r5, #0
    56a8:	4c1b      	ldr	r4, [pc, #108]	; (5718 <extint_detection_callback+0xfc>)
    56aa:	47a0      	blx	r4
		printf("Published to reed_switch topic: %s", ping_msg);
    56ac:	481b      	ldr	r0, [pc, #108]	; (571c <extint_detection_callback+0x100>)
    56ae:	1c29      	adds	r1, r5, #0
    56b0:	4b0a      	ldr	r3, [pc, #40]	; (56dc <extint_detection_callback+0xc0>)
    56b2:	4798      	blx	r3
    56b4:	e002      	b.n	56bc <extint_detection_callback+0xa0>
	}
	else
		printf("Unable to publish reed_switch status change - MQTT is not connected!");
    56b6:	481a      	ldr	r0, [pc, #104]	; (5720 <extint_detection_callback+0x104>)
    56b8:	4b08      	ldr	r3, [pc, #32]	; (56dc <extint_detection_callback+0xc0>)
    56ba:	4798      	blx	r3
	m2m_wifi_handle_events(NULL);
    56bc:	2000      	movs	r0, #0
    56be:	4b0a      	ldr	r3, [pc, #40]	; (56e8 <extint_detection_callback+0xcc>)
    56c0:	4798      	blx	r3
}
    56c2:	b009      	add	sp, #36	; 0x24
    56c4:	bd30      	pop	{r4, r5, pc}
    56c6:	46c0      	nop			; (mov r8, r8)
    56c8:	41004480 	.word	0x41004480
    56cc:	20000440 	.word	0x20000440
    56d0:	00008fb0 	.word	0x00008fb0
    56d4:	00008fb8 	.word	0x00008fb8
    56d8:	00008fcc 	.word	0x00008fcc
    56dc:	00006e51 	.word	0x00006e51
    56e0:	00008fd8 	.word	0x00008fd8
    56e4:	00006f71 	.word	0x00006f71
    56e8:	00001031 	.word	0x00001031
    56ec:	2000048c 	.word	0x2000048c
    56f0:	00005571 	.word	0x00005571
    56f4:	2000042c 	.word	0x2000042c
    56f8:	0000320d 	.word	0x0000320d
    56fc:	200005e4 	.word	0x200005e4
    5700:	200005e8 	.word	0x200005e8
    5704:	00008fe0 	.word	0x00008fe0
    5708:	000070c9 	.word	0x000070c9
    570c:	00007131 	.word	0x00007131
    5710:	20000248 	.word	0x20000248
    5714:	200004e4 	.word	0x200004e4
    5718:	00006225 	.word	0x00006225
    571c:	00008ff8 	.word	0x00008ff8
    5720:	0000901c 	.word	0x0000901c

00005724 <socket_resolve_handler>:
 *
 * \param[in] doamin_name Domain name.
 * \param[in] server_ip IP of server.
 */
static void socket_resolve_handler(uint8_t *doamin_name, uint32_t server_ip)
{
    5724:	b508      	push	{r3, lr}
	mqtt_socket_resolve_handler(doamin_name, server_ip);
    5726:	4b01      	ldr	r3, [pc, #4]	; (572c <socket_resolve_handler+0x8>)
    5728:	4798      	blx	r3
}
    572a:	bd08      	pop	{r3, pc}
    572c:	00005e0d 	.word	0x00005e0d

00005730 <socket_event_handler>:
 *  - [SOCKET_MSG_SENDTO](@ref SOCKET_MSG_SENDTO)
 *  - [SOCKET_MSG_RECVFROM](@ref SOCKET_MSG_RECVFROM)
 * \param[in] msg_data A structure contains notification informations.
 */
static void socket_event_handler(SOCKET sock, uint8_t msg_type, void *msg_data)
{
    5730:	b508      	push	{r3, lr}
	mqtt_socket_event_handler(sock, msg_type, msg_data);
    5732:	4b01      	ldr	r3, [pc, #4]	; (5738 <socket_event_handler+0x8>)
    5734:	4798      	blx	r3
}
    5736:	bd08      	pop	{r3, pc}
    5738:	000069ad 	.word	0x000069ad

0000573c <wifi_callback>:
 *  - tstrM2MAPResp
 *  - tstrM2mScanDone
 *  - tstrM2mWifiscanResult
 */
static void wifi_callback(uint8 msg_type, void *msg_data)
{
    573c:	b510      	push	{r4, lr}
    573e:	b082      	sub	sp, #8
	tstrM2mWifiStateChanged *msg_wifi_state;
	uint8 *msg_ip_addr;

	switch (msg_type) {
    5740:	282c      	cmp	r0, #44	; 0x2c
    5742:	d002      	beq.n	574a <wifi_callback+0xe>
    5744:	2836      	cmp	r0, #54	; 0x36
    5746:	d01b      	beq.n	5780 <wifi_callback+0x44>
    5748:	e027      	b.n	579a <wifi_callback+0x5e>
	case M2M_WIFI_RESP_CON_STATE_CHANGED:
		msg_wifi_state = (tstrM2mWifiStateChanged *)msg_data;
		if (msg_wifi_state->u8CurrState == M2M_WIFI_CONNECTED) {
    574a:	780b      	ldrb	r3, [r1, #0]
    574c:	2b01      	cmp	r3, #1
    574e:	d105      	bne.n	575c <wifi_callback+0x20>
			/* If Wi-Fi is connected. */
			printf("\r\nWi-Fi connected\r\n");
    5750:	4813      	ldr	r0, [pc, #76]	; (57a0 <wifi_callback+0x64>)
    5752:	4b14      	ldr	r3, [pc, #80]	; (57a4 <wifi_callback+0x68>)
    5754:	4798      	blx	r3
			m2m_wifi_request_dhcp_client();
    5756:	4b14      	ldr	r3, [pc, #80]	; (57a8 <wifi_callback+0x6c>)
    5758:	4798      	blx	r3
    575a:	e01e      	b.n	579a <wifi_callback+0x5e>
		} else if (msg_wifi_state->u8CurrState == M2M_WIFI_DISCONNECTED) {
    575c:	2b00      	cmp	r3, #0
    575e:	d11c      	bne.n	579a <wifi_callback+0x5e>
			/* If Wi-Fi is disconnected. */
			printf("Wi-Fi disconnected\r\n");
    5760:	4812      	ldr	r0, [pc, #72]	; (57ac <wifi_callback+0x70>)
    5762:	4b10      	ldr	r3, [pc, #64]	; (57a4 <wifi_callback+0x68>)
    5764:	4798      	blx	r3
			m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
    5766:	23ff      	movs	r3, #255	; 0xff
    5768:	9300      	str	r3, [sp, #0]
    576a:	4811      	ldr	r0, [pc, #68]	; (57b0 <wifi_callback+0x74>)
    576c:	2106      	movs	r1, #6
    576e:	2202      	movs	r2, #2
    5770:	4b10      	ldr	r3, [pc, #64]	; (57b4 <wifi_callback+0x78>)
    5772:	4c11      	ldr	r4, [pc, #68]	; (57b8 <wifi_callback+0x7c>)
    5774:	47a0      	blx	r4
					MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
			/* Disconnect from MQTT broker. */
			/* Force close the MQTT connection, because cannot send a disconnect message to the broker when network is broken. */
			mqtt_disconnect(&mqtt_inst, 1);
    5776:	4811      	ldr	r0, [pc, #68]	; (57bc <wifi_callback+0x80>)
    5778:	2101      	movs	r1, #1
    577a:	4b11      	ldr	r3, [pc, #68]	; (57c0 <wifi_callback+0x84>)
    577c:	4798      	blx	r3
    577e:	e00c      	b.n	579a <wifi_callback+0x5e>

		break;

	case M2M_WIFI_REQ_DHCP_CONF:
		msg_ip_addr = (uint8 *)msg_data;
		printf("Wi-Fi IP is %u.%u.%u.%u\r\n",
    5780:	780c      	ldrb	r4, [r1, #0]
    5782:	784a      	ldrb	r2, [r1, #1]
    5784:	788b      	ldrb	r3, [r1, #2]
    5786:	78c9      	ldrb	r1, [r1, #3]
    5788:	9100      	str	r1, [sp, #0]
    578a:	480e      	ldr	r0, [pc, #56]	; (57c4 <wifi_callback+0x88>)
    578c:	1c21      	adds	r1, r4, #0
    578e:	4c0e      	ldr	r4, [pc, #56]	; (57c8 <wifi_callback+0x8c>)
    5790:	47a0      	blx	r4
				msg_ip_addr[0], msg_ip_addr[1], msg_ip_addr[2], msg_ip_addr[3]);
		/* Try to connect to MQTT broker when Wi-Fi was connected. */
		mqtt_connect(&mqtt_inst, main_mqtt_broker);
    5792:	480a      	ldr	r0, [pc, #40]	; (57bc <wifi_callback+0x80>)
    5794:	490d      	ldr	r1, [pc, #52]	; (57cc <wifi_callback+0x90>)
    5796:	4b0e      	ldr	r3, [pc, #56]	; (57d0 <wifi_callback+0x94>)
    5798:	4798      	blx	r3
		break;

	default:
		break;
	}
}
    579a:	b002      	add	sp, #8
    579c:	bd10      	pop	{r4, pc}
    579e:	46c0      	nop			; (mov r8, r8)
    57a0:	00009064 	.word	0x00009064
    57a4:	00006f71 	.word	0x00006f71
    57a8:	0000123d 	.word	0x0000123d
    57ac:	00009078 	.word	0x00009078
    57b0:	0000908c 	.word	0x0000908c
    57b4:	00009094 	.word	0x00009094
    57b8:	00001221 	.word	0x00001221
    57bc:	20000248 	.word	0x20000248
    57c0:	0000666d 	.word	0x0000666d
    57c4:	000090a0 	.word	0x000090a0
    57c8:	00006e51 	.word	0x00006e51
    57cc:	00008f9c 	.word	0x00008f9c
    57d0:	00005e61 	.word	0x00005e61

000057d4 <usart_serial_getchar>:
 * \param[out]    c       Destination for the read character.
 */
static inline void usart_serial_getchar(
		struct usart_module *const module,
		uint8_t *c)
{
    57d4:	b570      	push	{r4, r5, r6, lr}
    57d6:	b082      	sub	sp, #8
    57d8:	1c05      	adds	r5, r0, #0
    57da:	1c0e      	adds	r6, r1, #0
	uint16_t temp = 0;
    57dc:	2200      	movs	r2, #0
    57de:	466b      	mov	r3, sp
    57e0:	80da      	strh	r2, [r3, #6]

	while(STATUS_OK != usart_read_wait(module, &temp));
    57e2:	4c06      	ldr	r4, [pc, #24]	; (57fc <usart_serial_getchar+0x28>)
    57e4:	1c28      	adds	r0, r5, #0
    57e6:	4669      	mov	r1, sp
    57e8:	3106      	adds	r1, #6
    57ea:	47a0      	blx	r4
    57ec:	2800      	cmp	r0, #0
    57ee:	d1f9      	bne.n	57e4 <usart_serial_getchar+0x10>

	*c = temp;
    57f0:	466b      	mov	r3, sp
    57f2:	3306      	adds	r3, #6
    57f4:	881b      	ldrh	r3, [r3, #0]
    57f6:	7033      	strb	r3, [r6, #0]
}
    57f8:	b002      	add	sp, #8
    57fa:	bd70      	pop	{r4, r5, r6, pc}
    57fc:	00004131 	.word	0x00004131

00005800 <usart_serial_putchar>:
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(
		struct usart_module *const module,
		uint8_t c)
{
    5800:	b570      	push	{r4, r5, r6, lr}
    5802:	1c06      	adds	r6, r0, #0
    5804:	1c0d      	adds	r5, r1, #0
	while(STATUS_OK !=usart_write_wait(module, c));
    5806:	4c03      	ldr	r4, [pc, #12]	; (5814 <usart_serial_putchar+0x14>)
    5808:	1c30      	adds	r0, r6, #0
    580a:	1c29      	adds	r1, r5, #0
    580c:	47a0      	blx	r4
    580e:	2800      	cmp	r0, #0
    5810:	d1fa      	bne.n	5808 <usart_serial_putchar+0x8>

	return STATUS_OK;
}
    5812:	bd70      	pop	{r4, r5, r6, pc}
    5814:	00004105 	.word	0x00004105

00005818 <mqtt_callback>:
 *  - [MQTT_CALLBACK_DISCONNECTED](@ref MQTT_CALLBACK_DISCONNECTED)
 *  - [MQTT_CALLBACK_RECV_PUBLISH](@ref MQTT_CALLBACK_RECV_PUBLISH)
 * \param[in] data A structure contains notification informations. @ref mqtt_data
 */
static void mqtt_callback(struct mqtt_module *module_inst, int type, union mqtt_data *data)
{
    5818:	b530      	push	{r4, r5, lr}
    581a:	b087      	sub	sp, #28
    581c:	1c04      	adds	r4, r0, #0
	switch (type) {
    581e:	2901      	cmp	r1, #1
    5820:	d01d      	beq.n	585e <mqtt_callback+0x46>
    5822:	2905      	cmp	r1, #5
    5824:	d030      	beq.n	5888 <mqtt_callback+0x70>
    5826:	2900      	cmp	r1, #0
    5828:	d139      	bne.n	589e <mqtt_callback+0x86>
	{
		/*
		 * If connecting to broker server is complete successfully, Start sending CONNECT message of MQTT.
		 * Or else retry to connect to broker server.
		 */
		if (data->sock_connected.result >= 0) {
    582a:	6813      	ldr	r3, [r2, #0]
    582c:	2b00      	cmp	r3, #0
    582e:	db0c      	blt.n	584a <mqtt_callback+0x32>
			mqtt_connect_broker(module_inst, 1, NULL, NULL, mqtt_user, NULL, NULL, 0, 0, 0);
    5830:	4b1c      	ldr	r3, [pc, #112]	; (58a4 <mqtt_callback+0x8c>)
    5832:	9300      	str	r3, [sp, #0]
    5834:	2300      	movs	r3, #0
    5836:	9301      	str	r3, [sp, #4]
    5838:	9302      	str	r3, [sp, #8]
    583a:	9303      	str	r3, [sp, #12]
    583c:	9304      	str	r3, [sp, #16]
    583e:	9305      	str	r3, [sp, #20]
    5840:	2101      	movs	r1, #1
    5842:	2200      	movs	r2, #0
    5844:	4c18      	ldr	r4, [pc, #96]	; (58a8 <mqtt_callback+0x90>)
    5846:	47a0      	blx	r4
    5848:	e029      	b.n	589e <mqtt_callback+0x86>
		} else {
			printf("Connect fail to server(%s)! retry it automatically.\r\n", main_mqtt_broker);
    584a:	4d18      	ldr	r5, [pc, #96]	; (58ac <mqtt_callback+0x94>)
    584c:	4818      	ldr	r0, [pc, #96]	; (58b0 <mqtt_callback+0x98>)
    584e:	1c29      	adds	r1, r5, #0
    5850:	4b18      	ldr	r3, [pc, #96]	; (58b4 <mqtt_callback+0x9c>)
    5852:	4798      	blx	r3
			mqtt_connect(module_inst, main_mqtt_broker); /* Retry that. */
    5854:	1c20      	adds	r0, r4, #0
    5856:	1c29      	adds	r1, r5, #0
    5858:	4b17      	ldr	r3, [pc, #92]	; (58b8 <mqtt_callback+0xa0>)
    585a:	4798      	blx	r3
    585c:	e01f      	b.n	589e <mqtt_callback+0x86>
		}
	}
	break;

	case MQTT_CALLBACK_CONNECTED:
		if (data->connected.result == MQTT_CONN_RESULT_ACCEPT) {
    585e:	7811      	ldrb	r1, [r2, #0]
    5860:	2900      	cmp	r1, #0
    5862:	d10a      	bne.n	587a <mqtt_callback+0x62>
			/* Subscribe chat topic. */
			mqtt_subscribe(module_inst, MAIN_CHAT_TOPIC "#", 0);
    5864:	4915      	ldr	r1, [pc, #84]	; (58bc <mqtt_callback+0xa4>)
    5866:	2200      	movs	r2, #0
    5868:	4b15      	ldr	r3, [pc, #84]	; (58c0 <mqtt_callback+0xa8>)
    586a:	4798      	blx	r3
			/* Enable USART receiving callback. */
			mqtt_state = MQTT_CONNECTED; //added by Brad
    586c:	2201      	movs	r2, #1
    586e:	4b15      	ldr	r3, [pc, #84]	; (58c4 <mqtt_callback+0xac>)
    5870:	701a      	strb	r2, [r3, #0]
			printf("Connected to MQTT Broker.\r\n");
    5872:	4815      	ldr	r0, [pc, #84]	; (58c8 <mqtt_callback+0xb0>)
    5874:	4b15      	ldr	r3, [pc, #84]	; (58cc <mqtt_callback+0xb4>)
    5876:	4798      	blx	r3
    5878:	e011      	b.n	589e <mqtt_callback+0x86>
		} else {
			/* Cannot connect for some reason. */
			printf("MQTT broker declined access! error code %d\r\n", data->connected.result);
    587a:	4815      	ldr	r0, [pc, #84]	; (58d0 <mqtt_callback+0xb8>)
    587c:	4b0d      	ldr	r3, [pc, #52]	; (58b4 <mqtt_callback+0x9c>)
    587e:	4798      	blx	r3
			mqtt_state = MQTT_DISCONNECTED; //added by Brad
    5880:	2202      	movs	r2, #2
    5882:	4b10      	ldr	r3, [pc, #64]	; (58c4 <mqtt_callback+0xac>)
    5884:	701a      	strb	r2, [r3, #0]
    5886:	e00a      	b.n	589e <mqtt_callback+0x86>
		//SetRTCTime(data->recv_publish.topic, data->recv_publish.msg);
		break;

	case MQTT_CALLBACK_DISCONNECTED:
		/* Stop timer and USART callback. */
		printf("MQTT disconnected\r\n");
    5888:	4812      	ldr	r0, [pc, #72]	; (58d4 <mqtt_callback+0xbc>)
    588a:	4b10      	ldr	r3, [pc, #64]	; (58cc <mqtt_callback+0xb4>)
    588c:	4798      	blx	r3
{
	/* Sanity check arguments */
	Assert(module);

	/* Disable callback */
	module->callback_enable_mask &= ~(1 << callback_type);
    588e:	4912      	ldr	r1, [pc, #72]	; (58d8 <mqtt_callback+0xc0>)
    5890:	2231      	movs	r2, #49	; 0x31
    5892:	5c88      	ldrb	r0, [r1, r2]
    5894:	2302      	movs	r3, #2
    5896:	4398      	bics	r0, r3
    5898:	5488      	strb	r0, [r1, r2]
		usart_disable_callback(&cdc_uart_module, USART_CALLBACK_BUFFER_RECEIVED);
		mqtt_state = MQTT_DISCONNECTED; //added by Brad
    589a:	4a0a      	ldr	r2, [pc, #40]	; (58c4 <mqtt_callback+0xac>)
    589c:	7013      	strb	r3, [r2, #0]
		break;
	}
}
    589e:	b007      	add	sp, #28
    58a0:	bd30      	pop	{r4, r5, pc}
    58a2:	46c0      	nop			; (mov r8, r8)
    58a4:	20000148 	.word	0x20000148
    58a8:	00005f75 	.word	0x00005f75
    58ac:	00008f9c 	.word	0x00008f9c
    58b0:	000090bc 	.word	0x000090bc
    58b4:	00006e51 	.word	0x00006e51
    58b8:	00005e61 	.word	0x00005e61
    58bc:	000090f4 	.word	0x000090f4
    58c0:	000063cd 	.word	0x000063cd
    58c4:	200005e4 	.word	0x200005e4
    58c8:	00009104 	.word	0x00009104
    58cc:	00006f71 	.word	0x00006f71
    58d0:	00009120 	.word	0x00009120
    58d4:	00009150 	.word	0x00009150
    58d8:	20000110 	.word	0x20000110

000058dc <configure_rtc_callbacks>:
		uart_buffer[uart_buffer_written++] = uart_ch_buffer & 0xFF;
	}
}

void configure_rtc_callbacks(void)
{
    58dc:	b510      	push	{r4, lr}
	//! [reg_callback]
	rtc_calendar_register_callback(
    58de:	4c05      	ldr	r4, [pc, #20]	; (58f4 <configure_rtc_callbacks+0x18>)
    58e0:	1c20      	adds	r0, r4, #0
    58e2:	4905      	ldr	r1, [pc, #20]	; (58f8 <configure_rtc_callbacks+0x1c>)
    58e4:	2200      	movs	r2, #0
    58e6:	4b05      	ldr	r3, [pc, #20]	; (58fc <configure_rtc_callbacks+0x20>)
    58e8:	4798      	blx	r3
	&rtc_instance, rtc_match_callback, RTC_CALENDAR_CALLBACK_ALARM_0);
	//! [reg_callback]
	//! [en_callback]
	rtc_calendar_enable_callback(&rtc_instance, RTC_CALENDAR_CALLBACK_ALARM_0);
    58ea:	1c20      	adds	r0, r4, #0
    58ec:	2100      	movs	r1, #0
    58ee:	4b04      	ldr	r3, [pc, #16]	; (5900 <configure_rtc_callbacks+0x24>)
    58f0:	4798      	blx	r3
	//! [en_callback]
}
    58f2:	bd10      	pop	{r4, pc}
    58f4:	2000042c 	.word	0x2000042c
    58f8:	000055e9 	.word	0x000055e9
    58fc:	00003445 	.word	0x00003445
    5900:	00003465 	.word	0x00003465

00005904 <configure_extint_channel>:
	}
}


void configure_extint_channel(void)
{
    5904:	b510      	push	{r4, lr}
    5906:	b084      	sub	sp, #16
	struct extint_chan_conf config_extint_chan;
	extint_chan_get_config_defaults(&config_extint_chan);
    5908:	ac01      	add	r4, sp, #4
    590a:	1c20      	adds	r0, r4, #0
    590c:	4b07      	ldr	r3, [pc, #28]	; (592c <configure_extint_channel+0x28>)
    590e:	4798      	blx	r3
	config_extint_chan.gpio_pin           = BUTTON_0_EIC_PIN;
    5910:	2337      	movs	r3, #55	; 0x37
    5912:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux       = BUTTON_0_EIC_MUX;
    5914:	2300      	movs	r3, #0
    5916:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_UP;
    5918:	2301      	movs	r3, #1
    591a:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_BOTH;
    591c:	2303      	movs	r3, #3
    591e:	72e3      	strb	r3, [r4, #11]
	//	config_extint_chan.filter_input_signal = true;
	extint_chan_set_config(BUTTON_0_EIC_LINE, &config_extint_chan);
    5920:	2007      	movs	r0, #7
    5922:	1c21      	adds	r1, r4, #0
    5924:	4b02      	ldr	r3, [pc, #8]	; (5930 <configure_extint_channel+0x2c>)
    5926:	4798      	blx	r3
}
    5928:	b004      	add	sp, #16
    592a:	bd10      	pop	{r4, pc}
    592c:	0000305d 	.word	0x0000305d
    5930:	00003071 	.word	0x00003071

00005934 <configure_extint_callbacks>:
		printf("Unable to publish reed_switch status change - MQTT is not connected!");
	m2m_wifi_handle_events(NULL);
}

void configure_extint_callbacks(void)
{
    5934:	b508      	push	{r3, lr}
	extint_register_callback(extint_detection_callback,
    5936:	4805      	ldr	r0, [pc, #20]	; (594c <configure_extint_callbacks+0x18>)
    5938:	2107      	movs	r1, #7
    593a:	2200      	movs	r2, #0
    593c:	4b04      	ldr	r3, [pc, #16]	; (5950 <configure_extint_callbacks+0x1c>)
    593e:	4798      	blx	r3
	BUTTON_0_EIC_LINE,
	EXTINT_CALLBACK_TYPE_DETECT);
	extint_chan_enable_callback(BUTTON_0_EIC_LINE,
    5940:	2007      	movs	r0, #7
    5942:	2100      	movs	r1, #0
    5944:	4b03      	ldr	r3, [pc, #12]	; (5954 <configure_extint_callbacks+0x20>)
    5946:	4798      	blx	r3
	EXTINT_CALLBACK_TYPE_DETECT);
}
    5948:	bd08      	pop	{r3, pc}
    594a:	46c0      	nop			; (mov r8, r8)
    594c:	0000561d 	.word	0x0000561d
    5950:	00002ef9 	.word	0x00002ef9
    5954:	00002f29 	.word	0x00002f29

00005958 <configure_rtc_calendar>:

void configure_rtc_calendar(void)
{
    5958:	b510      	push	{r4, lr}
    595a:	b086      	sub	sp, #24
	/* Initialize and set time structure to default. */
	struct rtc_calendar_time time;
	rtc_calendar_get_time_defaults(&time);

	/* Set defaults into configuration structure */
	config->prescaler           = RTC_CALENDAR_PRESCALER_DIV_1024;
    595c:	aa01      	add	r2, sp, #4
    595e:	23a0      	movs	r3, #160	; 0xa0
    5960:	011b      	lsls	r3, r3, #4
    5962:	8013      	strh	r3, [r2, #0]
	config->clear_on_match      = false;
    5964:	2000      	movs	r0, #0
    5966:	7090      	strb	r0, [r2, #2]
#ifdef FEATURE_RTC_CONTINUOUSLY_UPDATED
	config->continuously_update = false;
    5968:	70d0      	strb	r0, [r2, #3]
#endif
	config->clock_24h           = false;
	config->year_init_value     = 2000;
    596a:	23fa      	movs	r3, #250	; 0xfa
    596c:	00db      	lsls	r3, r3, #3
    596e:	80d3      	strh	r3, [r2, #6]
	/* Initialize RTC in calendar mode. */
	struct rtc_calendar_config config_rtc_calendar;
	rtc_calendar_get_config_defaults(&config_rtc_calendar);

	alarm.time.year      = 2015;
    5970:	4b0c      	ldr	r3, [pc, #48]	; (59a4 <configure_rtc_calendar+0x4c>)
    5972:	490d      	ldr	r1, [pc, #52]	; (59a8 <configure_rtc_calendar+0x50>)
    5974:	80d9      	strh	r1, [r3, #6]
	alarm.time.month     = 1;
    5976:	2101      	movs	r1, #1
    5978:	7159      	strb	r1, [r3, #5]
	alarm.time.day       = 1;
    597a:	7119      	strb	r1, [r3, #4]
	alarm.time.hour      = 0;
    597c:	7098      	strb	r0, [r3, #2]
	alarm.time.minute    = 0;
    597e:	7058      	strb	r0, [r3, #1]
	alarm.time.second    = 1;
    5980:	7019      	strb	r1, [r3, #0]

	config_rtc_calendar.clock_24h = true;
    5982:	7111      	strb	r1, [r2, #4]
	config_rtc_calendar.alarm[0].time = alarm.time;
    5984:	a903      	add	r1, sp, #12
    5986:	cb11      	ldmia	r3!, {r0, r4}
    5988:	c111      	stmia	r1!, {r0, r4}
	config_rtc_calendar.alarm[0].mask = RTC_CALENDAR_ALARM_MASK_YEAR;
    598a:	2306      	movs	r3, #6
    598c:	7413      	strb	r3, [r2, #16]

	rtc_calendar_init(&rtc_instance, RTC, &config_rtc_calendar);
    598e:	4c07      	ldr	r4, [pc, #28]	; (59ac <configure_rtc_calendar+0x54>)
    5990:	1c20      	adds	r0, r4, #0
    5992:	4907      	ldr	r1, [pc, #28]	; (59b0 <configure_rtc_calendar+0x58>)
    5994:	4b07      	ldr	r3, [pc, #28]	; (59b4 <configure_rtc_calendar+0x5c>)
    5996:	4798      	blx	r3

	rtc_calendar_enable(&rtc_instance);
    5998:	1c20      	adds	r0, r4, #0
    599a:	4b07      	ldr	r3, [pc, #28]	; (59b8 <configure_rtc_calendar+0x60>)
    599c:	4798      	blx	r3
}
    599e:	b006      	add	sp, #24
    59a0:	bd10      	pop	{r4, pc}
    59a2:	46c0      	nop			; (mov r8, r8)
    59a4:	20000480 	.word	0x20000480
    59a8:	000007df 	.word	0x000007df
    59ac:	2000042c 	.word	0x2000042c
    59b0:	40001400 	.word	0x40001400
    59b4:	00003269 	.word	0x00003269
    59b8:	00003189 	.word	0x00003189

000059bc <main>:
 * Application entry point.
 *
 * \return program return value.
 */
int main(void)
{
    59bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    59be:	4647      	mov	r7, r8
    59c0:	b480      	push	{r7}
    59c2:	b09c      	sub	sp, #112	; 0x70
	tstrWifiInitParam param;
	int8_t ret;
	/* Initialize the board. */
	system_init();
    59c4:	4b75      	ldr	r3, [pc, #468]	; (5b9c <main+0x1e0>)
    59c6:	4798      	blx	r3
	
	struct rtc_calendar_time time;
	time.year   = 2015;
    59c8:	ad14      	add	r5, sp, #80	; 0x50
    59ca:	4b75      	ldr	r3, [pc, #468]	; (5ba0 <main+0x1e4>)
    59cc:	80eb      	strh	r3, [r5, #6]
	time.month  = 1;
    59ce:	2601      	movs	r6, #1
    59d0:	716e      	strb	r6, [r5, #5]
	time.day    = 1;
    59d2:	712e      	strb	r6, [r5, #4]
	time.hour   = 0;
    59d4:	2400      	movs	r4, #0
    59d6:	2700      	movs	r7, #0
    59d8:	70ac      	strb	r4, [r5, #2]
	time.minute = 0;
    59da:	706c      	strb	r4, [r5, #1]
	time.second = 0;
    59dc:	702c      	strb	r4, [r5, #0]

	configure_rtc_calendar();
    59de:	4b71      	ldr	r3, [pc, #452]	; (5ba4 <main+0x1e8>)
    59e0:	4798      	blx	r3

	/* Set current time. */
	rtc_calendar_set_time(&rtc_instance, &time);
    59e2:	4871      	ldr	r0, [pc, #452]	; (5ba8 <main+0x1ec>)
    59e4:	4680      	mov	r8, r0
    59e6:	1c29      	adds	r1, r5, #0
    59e8:	4b70      	ldr	r3, [pc, #448]	; (5bac <main+0x1f0>)
    59ea:	4798      	blx	r3

	rtc_calendar_swap_time_mode(&rtc_instance);
    59ec:	4640      	mov	r0, r8
    59ee:	4b70      	ldr	r3, [pc, #448]	; (5bb0 <main+0x1f4>)
    59f0:	4798      	blx	r3
	
	//! [setup_init]
	configure_extint_channel();
    59f2:	4b70      	ldr	r3, [pc, #448]	; (5bb4 <main+0x1f8>)
    59f4:	4798      	blx	r3
	configure_extint_callbacks();
    59f6:	4b70      	ldr	r3, [pc, #448]	; (5bb8 <main+0x1fc>)
    59f8:	4798      	blx	r3
	
	configure_rtc_callbacks();
    59fa:	4b70      	ldr	r3, [pc, #448]	; (5bbc <main+0x200>)
    59fc:	4798      	blx	r3
 *
 * Enables global interrupts in the device to fire any enabled interrupt handlers.
 */
static inline void system_interrupt_enable_global(void)
{
	cpu_irq_enable();
    59fe:	4b70      	ldr	r3, [pc, #448]	; (5bc0 <main+0x204>)
    5a00:	701e      	strb	r6, [r3, #0]
    5a02:	f3bf 8f5f 	dmb	sy
    5a06:	b662      	cpsie	i
{
	/* Sanity check arguments */
	Assert(config);

	/* Set default config in the config struct */
	config->data_order       = USART_DATAORDER_LSB;
    5a08:	aa03      	add	r2, sp, #12
    5a0a:	2380      	movs	r3, #128	; 0x80
    5a0c:	05db      	lsls	r3, r3, #23
    5a0e:	9303      	str	r3, [sp, #12]
	config->transfer_mode    = USART_TRANSFER_ASYNCHRONOUSLY;
    5a10:	6054      	str	r4, [r2, #4]
	config->parity           = USART_PARITY_NONE;
    5a12:	23ff      	movs	r3, #255	; 0xff
    5a14:	8113      	strh	r3, [r2, #8]
	config->stopbits         = USART_STOPBITS_1;
    5a16:	7294      	strb	r4, [r2, #10]
	config->character_size   = USART_CHARACTER_SIZE_8BIT;
    5a18:	72d4      	strb	r4, [r2, #11]
	config->baudrate         = 9600;
	config->receiver_enable  = true;
    5a1a:	2324      	movs	r3, #36	; 0x24
    5a1c:	54d6      	strb	r6, [r2, r3]
	config->transmitter_enable = true;
    5a1e:	2325      	movs	r3, #37	; 0x25
    5a20:	54d6      	strb	r6, [r2, r3]
	config->clock_polarity_inverted = false;
    5a22:	2326      	movs	r3, #38	; 0x26
    5a24:	54d4      	strb	r4, [r2, r3]
	config->use_external_clock = false;
    5a26:	2327      	movs	r3, #39	; 0x27
    5a28:	54d4      	strb	r4, [r2, r3]
	config->ext_clock_freq   = 0;
    5a2a:	6294      	str	r4, [r2, #40]	; 0x28
	config->mux_setting      = USART_RX_1_TX_2_XCK_3;
	config->run_in_standby   = false;
    5a2c:	232c      	movs	r3, #44	; 0x2c
    5a2e:	54d4      	strb	r4, [r2, r3]
	config->generator_source = GCLK_GENERATOR_0;
    5a30:	232d      	movs	r3, #45	; 0x2d
    5a32:	54d4      	strb	r4, [r2, r3]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->pinmux_pad2      = PINMUX_DEFAULT;
	config->pinmux_pad3      = PINMUX_DEFAULT;
#ifdef FEATURE_USART_OVER_SAMPLE
	config->sample_adjustment     = USART_SAMPLE_ADJUSTMENT_7_8_9;
    5a34:	6154      	str	r4, [r2, #20]
	config->sample_rate           = USART_SAMPLE_RATE_16X_ARITHMETIC;
    5a36:	8214      	strh	r4, [r2, #16]
#endif
#ifdef FEATURE_USART_LIN_SLAVE
	config->lin_slave_enable      = false;
    5a38:	2300      	movs	r3, #0
    5a3a:	76d3      	strb	r3, [r2, #27]
#endif
#ifdef FEATURE_USART_IMMEDIATE_BUFFER_OVERFLOW_NOTIFICATION
	config->immediate_buffer_overflow_notification      = false;
    5a3c:	7617      	strb	r7, [r2, #24]
#endif
#ifdef FEATURE_USART_START_FRAME_DECTION
	config->start_frame_detection_enable                = false;
    5a3e:	7717      	strb	r7, [r2, #28]
#endif
#ifdef FEATURE_USART_IRDA
	config->encoding_format_enable                      = false;
    5a40:	7657      	strb	r7, [r2, #25]
	config->receive_pulse_length                        = 19;
    5a42:	2313      	movs	r3, #19
    5a44:	7693      	strb	r3, [r2, #26]
#endif
#ifdef FEATURE_USART_COLLISION_DECTION
	config->collision_detection_enable                  = false;
    5a46:	7757      	strb	r7, [r2, #29]
static void configure_console(void)
{
	struct usart_config usart_conf;

	usart_get_config_defaults(&usart_conf);
	usart_conf.mux_setting = EDBG_CDC_SERCOM_MUX_SETTING;
    5a48:	23c4      	movs	r3, #196	; 0xc4
    5a4a:	039b      	lsls	r3, r3, #14
    5a4c:	60d3      	str	r3, [r2, #12]
	usart_conf.pinmux_pad0 = EDBG_CDC_SERCOM_PINMUX_PAD0;
    5a4e:	2301      	movs	r3, #1
    5a50:	425b      	negs	r3, r3
    5a52:	6313      	str	r3, [r2, #48]	; 0x30
	usart_conf.pinmux_pad1 = EDBG_CDC_SERCOM_PINMUX_PAD1;
    5a54:	6353      	str	r3, [r2, #52]	; 0x34
	usart_conf.pinmux_pad2 = EDBG_CDC_SERCOM_PINMUX_PAD2;
    5a56:	4b5b      	ldr	r3, [pc, #364]	; (5bc4 <main+0x208>)
    5a58:	6393      	str	r3, [r2, #56]	; 0x38
	usart_conf.pinmux_pad3 = EDBG_CDC_SERCOM_PINMUX_PAD3;
    5a5a:	4b5b      	ldr	r3, [pc, #364]	; (5bc8 <main+0x20c>)
    5a5c:	63d3      	str	r3, [r2, #60]	; 0x3c
	usart_conf.baudrate    = 115200;
    5a5e:	23e1      	movs	r3, #225	; 0xe1
    5a60:	025b      	lsls	r3, r3, #9
    5a62:	6213      	str	r3, [r2, #32]
static inline void stdio_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	stdio_base = (void *)module;
    5a64:	4c59      	ldr	r4, [pc, #356]	; (5bcc <main+0x210>)
    5a66:	4b5a      	ldr	r3, [pc, #360]	; (5bd0 <main+0x214>)
    5a68:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    5a6a:	495a      	ldr	r1, [pc, #360]	; (5bd4 <main+0x218>)
    5a6c:	4b5a      	ldr	r3, [pc, #360]	; (5bd8 <main+0x21c>)
    5a6e:	6019      	str	r1, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    5a70:	495a      	ldr	r1, [pc, #360]	; (5bdc <main+0x220>)
    5a72:	4b5b      	ldr	r3, [pc, #364]	; (5be0 <main+0x224>)
    5a74:	6019      	str	r1, [r3, #0]
static inline bool usart_serial_init(
		struct usart_module *const module,
		usart_inst_t const hw,
		const struct usart_config *const config)
{
	if (usart_init(module, hw, config) == STATUS_OK) {
    5a76:	1c20      	adds	r0, r4, #0
    5a78:	495a      	ldr	r1, [pc, #360]	; (5be4 <main+0x228>)
    5a7a:	4b5b      	ldr	r3, [pc, #364]	; (5be8 <main+0x22c>)
    5a7c:	4798      	blx	r3

	usart_serial_init(module, hw, config);
# if defined(__GNUC__)
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
    5a7e:	4f5b      	ldr	r7, [pc, #364]	; (5bec <main+0x230>)
    5a80:	683b      	ldr	r3, [r7, #0]
    5a82:	6898      	ldr	r0, [r3, #8]
    5a84:	2100      	movs	r1, #0
    5a86:	4d5a      	ldr	r5, [pc, #360]	; (5bf0 <main+0x234>)
    5a88:	47a8      	blx	r5
	setbuf(stdin, NULL);
    5a8a:	683b      	ldr	r3, [r7, #0]
    5a8c:	6858      	ldr	r0, [r3, #4]
    5a8e:	2100      	movs	r1, #0
    5a90:	47a8      	blx	r5

	stdio_serial_init(&cdc_uart_module, EDBG_CDC_MODULE, &usart_conf);
	/* Register USART callback for receiving user input. */
	usart_register_callback(&cdc_uart_module, (usart_callback_t)uart_callback, USART_CALLBACK_BUFFER_RECEIVED);
    5a92:	1c20      	adds	r0, r4, #0
    5a94:	4957      	ldr	r1, [pc, #348]	; (5bf4 <main+0x238>)
    5a96:	2201      	movs	r2, #1
    5a98:	4b57      	ldr	r3, [pc, #348]	; (5bf8 <main+0x23c>)
    5a9a:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	/* Get a pointer to the hardware module instance */
	SercomUsart *const usart_hw = &(module->hw->USART);
    5a9c:	6825      	ldr	r5, [r4, #0]

#if USART_CALLBACK_MODE == true
	/* Enable Global interrupt for module */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    5a9e:	1c28      	adds	r0, r5, #0
    5aa0:	4b56      	ldr	r3, [pc, #344]	; (5bfc <main+0x240>)
    5aa2:	4798      	blx	r3
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    5aa4:	231f      	movs	r3, #31
    5aa6:	4018      	ands	r0, r3
    5aa8:	4086      	lsls	r6, r0
    5aaa:	4b55      	ldr	r3, [pc, #340]	; (5c00 <main+0x244>)
    5aac:	601e      	str	r6, [r3, #0]
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomUsart *const usart_hw = &(module->hw->USART);
    5aae:	6822      	ldr	r2, [r4, #0]

#ifdef FEATURE_USART_SYNC_SCHEME_V2
	return (usart_hw->SYNCBUSY.reg);
    5ab0:	69d3      	ldr	r3, [r2, #28]
		const struct usart_module *const module)
{
	/* Sanity check. */
	Assert(module);

	while (usart_is_syncing(module)) {
    5ab2:	2b00      	cmp	r3, #0
    5ab4:	d1fc      	bne.n	5ab0 <main+0xf4>

	/* Wait until synchronization is complete */
	_usart_wait_for_sync(module);

	/* Enable USART module */
	usart_hw->CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    5ab6:	682a      	ldr	r2, [r5, #0]
    5ab8:	2302      	movs	r3, #2
    5aba:	4313      	orrs	r3, r2
    5abc:	602b      	str	r3, [r5, #0]

	/* Initialize the UART console. */
	configure_console();

	/* Output example information */
	printf(STRING_HEADER);
    5abe:	4851      	ldr	r0, [pc, #324]	; (5c04 <main+0x248>)
    5ac0:	4b51      	ldr	r3, [pc, #324]	; (5c08 <main+0x24c>)
    5ac2:	4798      	blx	r3
 * \brief Configure Timer module.
 */
static void configure_timer(void)
{
	struct sw_timer_config swt_conf;
	sw_timer_get_config_defaults(&swt_conf);
    5ac4:	a803      	add	r0, sp, #12
    5ac6:	4b51      	ldr	r3, [pc, #324]	; (5c0c <main+0x250>)
    5ac8:	4798      	blx	r3

	sw_timer_init(&swt_module_inst, &swt_conf);
    5aca:	4c51      	ldr	r4, [pc, #324]	; (5c10 <main+0x254>)
    5acc:	1c20      	adds	r0, r4, #0
    5ace:	a903      	add	r1, sp, #12
    5ad0:	4b50      	ldr	r3, [pc, #320]	; (5c14 <main+0x258>)
    5ad2:	4798      	blx	r3
	sw_timer_enable(&swt_module_inst);
    5ad4:	1c20      	adds	r0, r4, #0
    5ad6:	4b50      	ldr	r3, [pc, #320]	; (5c18 <main+0x25c>)
    5ad8:	4798      	blx	r3
	printf(STRING_HEADER);

	/* Initialize the Timer. */
	configure_timer();

	mqtt_state = MQTT_INITIALIZING;
    5ada:	2200      	movs	r2, #0
    5adc:	4b4f      	ldr	r3, [pc, #316]	; (5c1c <main+0x260>)
    5ade:	701a      	strb	r2, [r3, #0]
static void configure_mqtt(void)
{
	struct mqtt_config mqtt_conf;
	int result;

	mqtt_get_config_defaults(&mqtt_conf);
    5ae0:	a803      	add	r0, sp, #12
    5ae2:	4b4f      	ldr	r3, [pc, #316]	; (5c20 <main+0x264>)
    5ae4:	4798      	blx	r3
	/* To use the MQTT service, it is necessary to always set the buffer and the timer. */
	mqtt_conf.timer_inst = &swt_module_inst;
    5ae6:	9404      	str	r4, [sp, #16]
	mqtt_conf.recv_buffer = mqtt_buffer;
    5ae8:	4b4e      	ldr	r3, [pc, #312]	; (5c24 <main+0x268>)
    5aea:	9306      	str	r3, [sp, #24]
	mqtt_conf.recv_buffer_size = MAIN_MQTT_BUFFER_SIZE;
    5aec:	2380      	movs	r3, #128	; 0x80
    5aee:	9307      	str	r3, [sp, #28]

	result = mqtt_init(&mqtt_inst, &mqtt_conf);
    5af0:	484d      	ldr	r0, [pc, #308]	; (5c28 <main+0x26c>)
    5af2:	a903      	add	r1, sp, #12
    5af4:	4b4d      	ldr	r3, [pc, #308]	; (5c2c <main+0x270>)
    5af6:	4798      	blx	r3
    5af8:	1e01      	subs	r1, r0, #0
	if (result < 0) {
    5afa:	da03      	bge.n	5b04 <main+0x148>
		printf("MQTT initialization failed. Error code is (%d)\r\n", result);
    5afc:	484c      	ldr	r0, [pc, #304]	; (5c30 <main+0x274>)
    5afe:	4b4d      	ldr	r3, [pc, #308]	; (5c34 <main+0x278>)
    5b00:	4798      	blx	r3
    5b02:	e7fe      	b.n	5b02 <main+0x146>
		while (1) {
		}
	}

	result = mqtt_register_callback(&mqtt_inst, mqtt_callback);
    5b04:	4848      	ldr	r0, [pc, #288]	; (5c28 <main+0x26c>)
    5b06:	494c      	ldr	r1, [pc, #304]	; (5c38 <main+0x27c>)
    5b08:	4b4c      	ldr	r3, [pc, #304]	; (5c3c <main+0x280>)
    5b0a:	4798      	blx	r3
    5b0c:	1e01      	subs	r1, r0, #0
	if (result < 0) {
    5b0e:	da03      	bge.n	5b18 <main+0x15c>
		printf("MQTT register callback failed. Error code is (%d)\r\n", result);
    5b10:	484b      	ldr	r0, [pc, #300]	; (5c40 <main+0x284>)
    5b12:	4b48      	ldr	r3, [pc, #288]	; (5c34 <main+0x278>)
    5b14:	4798      	blx	r3
    5b16:	e7fe      	b.n	5b16 <main+0x15a>
	mqtt_state = MQTT_INITIALIZING;
	/* Initialize the MQTT service. */
	configure_mqtt();

	/* Initialize the BSP. */
	nm_bsp_init();
    5b18:	4b4a      	ldr	r3, [pc, #296]	; (5c44 <main+0x288>)
    5b1a:	4798      	blx	r3

	/* Setup user name first */
	strcpy(mqtt_user, "reed_switch");
    5b1c:	4b4a      	ldr	r3, [pc, #296]	; (5c48 <main+0x28c>)
    5b1e:	4a4b      	ldr	r2, [pc, #300]	; (5c4c <main+0x290>)
    5b20:	1c19      	adds	r1, r3, #0
    5b22:	ca31      	ldmia	r2!, {r0, r4, r5}
    5b24:	c131      	stmia	r1!, {r0, r4, r5}
	sprintf(topic, "%s%s", MAIN_CHAT_TOPIC, mqtt_user);
    5b26:	4c4a      	ldr	r4, [pc, #296]	; (5c50 <main+0x294>)
    5b28:	1c20      	adds	r0, r4, #0
    5b2a:	494a      	ldr	r1, [pc, #296]	; (5c54 <main+0x298>)
    5b2c:	4a4a      	ldr	r2, [pc, #296]	; (5c58 <main+0x29c>)
    5b2e:	4d4b      	ldr	r5, [pc, #300]	; (5c5c <main+0x2a0>)
    5b30:	47a8      	blx	r5
	printf("Publishing to topic: %s\r\n", topic);
    5b32:	484b      	ldr	r0, [pc, #300]	; (5c60 <main+0x2a4>)
    5b34:	1c21      	adds	r1, r4, #0
    5b36:	4b3f      	ldr	r3, [pc, #252]	; (5c34 <main+0x278>)
    5b38:	4798      	blx	r3

	/* Initialize Wi-Fi parameters structure. */
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
    5b3a:	2300      	movs	r3, #0
    5b3c:	9317      	str	r3, [sp, #92]	; 0x5c
    5b3e:	9318      	str	r3, [sp, #96]	; 0x60
    5b40:	9319      	str	r3, [sp, #100]	; 0x64
    5b42:	931a      	str	r3, [sp, #104]	; 0x68
    5b44:	931b      	str	r3, [sp, #108]	; 0x6c

	/* Initialize Wi-Fi driver with data and status callbacks. */
	param.pfAppWifiCb = wifi_callback; /* Set Wi-Fi event callback. */
    5b46:	4b47      	ldr	r3, [pc, #284]	; (5c64 <main+0x2a8>)
    5b48:	9316      	str	r3, [sp, #88]	; 0x58
	ret = m2m_wifi_init(&param);
    5b4a:	a816      	add	r0, sp, #88	; 0x58
    5b4c:	4b46      	ldr	r3, [pc, #280]	; (5c68 <main+0x2ac>)
    5b4e:	4798      	blx	r3
    5b50:	1e01      	subs	r1, r0, #0
	if (M2M_SUCCESS != ret) 
    5b52:	d003      	beq.n	5b5c <main+0x1a0>
	{
		printf("main: m2m_wifi_init call error!(%d)\r\n", ret);
    5b54:	4845      	ldr	r0, [pc, #276]	; (5c6c <main+0x2b0>)
    5b56:	4b37      	ldr	r3, [pc, #220]	; (5c34 <main+0x278>)
    5b58:	4798      	blx	r3
    5b5a:	e7fe      	b.n	5b5a <main+0x19e>
		while (1); //error - spin forever
	}

	/* Initialize socket interface. */
	socketInit();
    5b5c:	4b44      	ldr	r3, [pc, #272]	; (5c70 <main+0x2b4>)
    5b5e:	4798      	blx	r3
	registerSocketCallback(socket_event_handler, socket_resolve_handler);
    5b60:	4844      	ldr	r0, [pc, #272]	; (5c74 <main+0x2b8>)
    5b62:	4945      	ldr	r1, [pc, #276]	; (5c78 <main+0x2bc>)
    5b64:	4b45      	ldr	r3, [pc, #276]	; (5c7c <main+0x2c0>)
    5b66:	4798      	blx	r3

	/*Set power saving mode*/
	tstrM2mLsnInt strM2mLsnInt;
	m2m_wifi_set_sleep_mode(M2M_PS_DEEP_AUTOMATIC, 0);
    5b68:	2003      	movs	r0, #3
    5b6a:	2100      	movs	r1, #0
    5b6c:	4b44      	ldr	r3, [pc, #272]	; (5c80 <main+0x2c4>)
    5b6e:	4798      	blx	r3
	strM2mLsnInt.u16LsnInt = M2M_LISTEN_INTERVAL;
    5b70:	a813      	add	r0, sp, #76	; 0x4c
    5b72:	230a      	movs	r3, #10
    5b74:	8003      	strh	r3, [r0, #0]
	m2m_wifi_set_lsn_int(&strM2mLsnInt);
    5b76:	4b43      	ldr	r3, [pc, #268]	; (5c84 <main+0x2c8>)
    5b78:	4798      	blx	r3
	
	/* Connect to router. */
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
    5b7a:	23ff      	movs	r3, #255	; 0xff
    5b7c:	9300      	str	r3, [sp, #0]
    5b7e:	4842      	ldr	r0, [pc, #264]	; (5c88 <main+0x2cc>)
    5b80:	2106      	movs	r1, #6
    5b82:	2202      	movs	r2, #2
    5b84:	4b41      	ldr	r3, [pc, #260]	; (5c8c <main+0x2d0>)
    5b86:	4c42      	ldr	r4, [pc, #264]	; (5c90 <main+0x2d4>)
    5b88:	47a0      	blx	r4
			MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);

	while (1) 
	{
		m2m_wifi_handle_events(NULL);
    5b8a:	4e42      	ldr	r6, [pc, #264]	; (5c94 <main+0x2d8>)
		/* Checks the timer timeout. */
		sw_timer_task(&swt_module_inst);
    5b8c:	4d20      	ldr	r5, [pc, #128]	; (5c10 <main+0x254>)
    5b8e:	4c42      	ldr	r4, [pc, #264]	; (5c98 <main+0x2dc>)
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID),
			MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);

	while (1) 
	{
		m2m_wifi_handle_events(NULL);
    5b90:	2000      	movs	r0, #0
    5b92:	47b0      	blx	r6
		/* Checks the timer timeout. */
		sw_timer_task(&swt_module_inst);
    5b94:	1c28      	adds	r0, r5, #0
    5b96:	47a0      	blx	r4
    5b98:	e7fa      	b.n	5b90 <main+0x1d4>
    5b9a:	46c0      	nop			; (mov r8, r8)
    5b9c:	00004b65 	.word	0x00004b65
    5ba0:	000007df 	.word	0x000007df
    5ba4:	00005959 	.word	0x00005959
    5ba8:	2000042c 	.word	0x2000042c
    5bac:	000031f5 	.word	0x000031f5
    5bb0:	00003325 	.word	0x00003325
    5bb4:	00005905 	.word	0x00005905
    5bb8:	00005935 	.word	0x00005935
    5bbc:	000058dd 	.word	0x000058dd
    5bc0:	20000010 	.word	0x20000010
    5bc4:	002a0003 	.word	0x002a0003
    5bc8:	002b0003 	.word	0x002b0003
    5bcc:	20000110 	.word	0x20000110
    5bd0:	20000428 	.word	0x20000428
    5bd4:	00005801 	.word	0x00005801
    5bd8:	20000424 	.word	0x20000424
    5bdc:	000057d5 	.word	0x000057d5
    5be0:	20000420 	.word	0x20000420
    5be4:	42001800 	.word	0x42001800
    5be8:	00003dfd 	.word	0x00003dfd
    5bec:	20000074 	.word	0x20000074
    5bf0:	00006fa9 	.word	0x00006fa9
    5bf4:	000055c9 	.word	0x000055c9
    5bf8:	000041a9 	.word	0x000041a9
    5bfc:	000038fd 	.word	0x000038fd
    5c00:	e000e100 	.word	0xe000e100
    5c04:	00009188 	.word	0x00009188
    5c08:	00006f71 	.word	0x00006f71
    5c0c:	0000542d 	.word	0x0000542d
    5c10:	2000048c 	.word	0x2000048c
    5c14:	00005439 	.word	0x00005439
    5c18:	000054e5 	.word	0x000054e5
    5c1c:	200005e4 	.word	0x200005e4
    5c20:	00005d4d 	.word	0x00005d4d
    5c24:	200001c8 	.word	0x200001c8
    5c28:	20000248 	.word	0x20000248
    5c2c:	00005d71 	.word	0x00005d71
    5c30:	000091f4 	.word	0x000091f4
    5c34:	00006e51 	.word	0x00006e51
    5c38:	00005819 	.word	0x00005819
    5c3c:	00005dfd 	.word	0x00005dfd
    5c40:	00009228 	.word	0x00009228
    5c44:	000001d5 	.word	0x000001d5
    5c48:	20000148 	.word	0x20000148
    5c4c:	0000925c 	.word	0x0000925c
    5c50:	200004e4 	.word	0x200004e4
    5c54:	00009268 	.word	0x00009268
    5c58:	00008fcc 	.word	0x00008fcc
    5c5c:	000070c9 	.word	0x000070c9
    5c60:	00009270 	.word	0x00009270
    5c64:	0000573d 	.word	0x0000573d
    5c68:	00000fdd 	.word	0x00000fdd
    5c6c:	0000928c 	.word	0x0000928c
    5c70:	00002a25 	.word	0x00002a25
    5c74:	00005731 	.word	0x00005731
    5c78:	00005725 	.word	0x00005725
    5c7c:	00002a69 	.word	0x00002a69
    5c80:	00001261 	.word	0x00001261
    5c84:	00001241 	.word	0x00001241
    5c88:	0000908c 	.word	0x0000908c
    5c8c:	00009094 	.word	0x00009094
    5c90:	00001221 	.word	0x00001221
    5c94:	00001031 	.word	0x00001031
    5c98:	00005571 	.word	0x00005571

00005c9c <_hwerr_to_stderr>:
    5c9c:	1c03      	adds	r3, r0, #0
    5c9e:	300e      	adds	r0, #14
    5ca0:	b500      	push	{lr}
    5ca2:	280e      	cmp	r0, #14
    5ca4:	d819      	bhi.n	5cda <_hwerr_to_stderr+0x3e>
    5ca6:	f000 ff01 	bl	6aac <__gnu_thumb1_case_uqi>
    5caa:	1416      	.short	0x1416
    5cac:	1b181012 	.word	0x1b181012
    5cb0:	180c0e18 	.word	0x180c0e18
    5cb4:	1d0a0e0e 	.word	0x1d0a0e0e
    5cb8:	08          	.byte	0x08
    5cb9:	00          	.byte	0x00
    5cba:	2000      	movs	r0, #0
    5cbc:	e014      	b.n	5ce8 <_hwerr_to_stderr+0x4c>
    5cbe:	2070      	movs	r0, #112	; 0x70
    5cc0:	e011      	b.n	5ce6 <_hwerr_to_stderr+0x4a>
    5cc2:	2016      	movs	r0, #22
    5cc4:	e00f      	b.n	5ce6 <_hwerr_to_stderr+0x4a>
    5cc6:	200c      	movs	r0, #12
    5cc8:	e00d      	b.n	5ce6 <_hwerr_to_stderr+0x4a>
    5cca:	2079      	movs	r0, #121	; 0x79
    5ccc:	e00b      	b.n	5ce6 <_hwerr_to_stderr+0x4a>
    5cce:	2068      	movs	r0, #104	; 0x68
    5cd0:	e009      	b.n	5ce6 <_hwerr_to_stderr+0x4a>
    5cd2:	200b      	movs	r0, #11
    5cd4:	e007      	b.n	5ce6 <_hwerr_to_stderr+0x4a>
    5cd6:	2010      	movs	r0, #16
    5cd8:	e005      	b.n	5ce6 <_hwerr_to_stderr+0x4a>
    5cda:	2000      	movs	r0, #0
    5cdc:	4283      	cmp	r3, r0
    5cde:	da03      	bge.n	5ce8 <_hwerr_to_stderr+0x4c>
    5ce0:	2005      	movs	r0, #5
    5ce2:	e000      	b.n	5ce6 <_hwerr_to_stderr+0x4a>
    5ce4:	2002      	movs	r0, #2
    5ce6:	4240      	negs	r0, r0
    5ce8:	bd00      	pop	{pc}
	...

00005cec <_mqtt_send_wait>:
    5cec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    5cee:	1c04      	adds	r4, r0, #0
    5cf0:	3443      	adds	r4, #67	; 0x43
    5cf2:	7823      	ldrb	r3, [r4, #0]
    5cf4:	1c05      	adds	r5, r0, #0
    5cf6:	07d8      	lsls	r0, r3, #31
    5cf8:	d51c      	bpl.n	5d34 <_mqtt_send_wait+0x48>
    5cfa:	2604      	movs	r6, #4
    5cfc:	4333      	orrs	r3, r6
    5cfe:	7023      	strb	r3, [r4, #0]
    5d00:	2002      	movs	r0, #2
    5d02:	5628      	ldrsb	r0, [r5, r0]
    5d04:	b292      	uxth	r2, r2
    5d06:	2300      	movs	r3, #0
    5d08:	4f0c      	ldr	r7, [pc, #48]	; (5d3c <_mqtt_send_wait+0x50>)
    5d0a:	47b8      	blx	r7
    5d0c:	2800      	cmp	r0, #0
    5d0e:	da05      	bge.n	5d1c <_mqtt_send_wait+0x30>
    5d10:	7823      	ldrb	r3, [r4, #0]
    5d12:	43b3      	bics	r3, r6
    5d14:	7023      	strb	r3, [r4, #0]
    5d16:	4b0a      	ldr	r3, [pc, #40]	; (5d40 <_mqtt_send_wait+0x54>)
    5d18:	4798      	blx	r3
    5d1a:	e00d      	b.n	5d38 <_mqtt_send_wait+0x4c>
    5d1c:	7822      	ldrb	r2, [r4, #0]
    5d1e:	2314      	movs	r3, #20
    5d20:	4013      	ands	r3, r2
    5d22:	2000      	movs	r0, #0
    5d24:	2b04      	cmp	r3, #4
    5d26:	d107      	bne.n	5d38 <_mqtt_send_wait+0x4c>
    5d28:	4b06      	ldr	r3, [pc, #24]	; (5d44 <_mqtt_send_wait+0x58>)
    5d2a:	4798      	blx	r3
    5d2c:	6de8      	ldr	r0, [r5, #92]	; 0x5c
    5d2e:	4b06      	ldr	r3, [pc, #24]	; (5d48 <_mqtt_send_wait+0x5c>)
    5d30:	4798      	blx	r3
    5d32:	e7f3      	b.n	5d1c <_mqtt_send_wait+0x30>
    5d34:	2001      	movs	r0, #1
    5d36:	4240      	negs	r0, r0
    5d38:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    5d3a:	46c0      	nop			; (mov r8, r8)
    5d3c:	00002bdd 	.word	0x00002bdd
    5d40:	00005c9d 	.word	0x00005c9d
    5d44:	00001031 	.word	0x00001031
    5d48:	00005571 	.word	0x00005571

00005d4c <mqtt_get_config_defaults>:
    5d4c:	4b07      	ldr	r3, [pc, #28]	; (5d6c <mqtt_get_config_defaults+0x20>)
    5d4e:	2240      	movs	r2, #64	; 0x40
    5d50:	8003      	strh	r3, [r0, #0]
    5d52:	2396      	movs	r3, #150	; 0x96
    5d54:	009b      	lsls	r3, r3, #2
    5d56:	8103      	strh	r3, [r0, #8]
    5d58:	6102      	str	r2, [r0, #16]
    5d5a:	2300      	movs	r3, #0
    5d5c:	2220      	movs	r2, #32
    5d5e:	7083      	strb	r3, [r0, #2]
    5d60:	6043      	str	r3, [r0, #4]
    5d62:	60c3      	str	r3, [r0, #12]
    5d64:	6142      	str	r2, [r0, #20]
    5d66:	7603      	strb	r3, [r0, #24]
    5d68:	4770      	bx	lr
    5d6a:	46c0      	nop			; (mov r8, r8)
    5d6c:	0000075b 	.word	0x0000075b

00005d70 <mqtt_init>:
    5d70:	b538      	push	{r3, r4, r5, lr}
    5d72:	1c04      	adds	r4, r0, #0
    5d74:	1c0d      	adds	r5, r1, #0
    5d76:	2800      	cmp	r0, #0
    5d78:	d030      	beq.n	5ddc <mqtt_init+0x6c>
    5d7a:	2900      	cmp	r1, #0
    5d7c:	d02e      	beq.n	5ddc <mqtt_init+0x6c>
    5d7e:	690b      	ldr	r3, [r1, #16]
    5d80:	2b00      	cmp	r3, #0
    5d82:	d02b      	beq.n	5ddc <mqtt_init+0x6c>
    5d84:	684b      	ldr	r3, [r1, #4]
    5d86:	2b00      	cmp	r3, #0
    5d88:	d028      	beq.n	5ddc <mqtt_init+0x6c>
    5d8a:	2100      	movs	r1, #0
    5d8c:	2274      	movs	r2, #116	; 0x74
    5d8e:	4b16      	ldr	r3, [pc, #88]	; (5de8 <mqtt_init+0x78>)
    5d90:	4798      	blx	r3
    5d92:	1c20      	adds	r0, r4, #0
    5d94:	4b15      	ldr	r3, [pc, #84]	; (5dec <mqtt_init+0x7c>)
    5d96:	3058      	adds	r0, #88	; 0x58
    5d98:	1c29      	adds	r1, r5, #0
    5d9a:	221c      	movs	r2, #28
    5d9c:	4798      	blx	r3
    5d9e:	6e63      	ldr	r3, [r4, #100]	; 0x64
    5da0:	2b00      	cmp	r3, #0
    5da2:	d10b      	bne.n	5dbc <mqtt_init+0x4c>
    5da4:	6928      	ldr	r0, [r5, #16]
    5da6:	4b12      	ldr	r3, [pc, #72]	; (5df0 <mqtt_init+0x80>)
    5da8:	4798      	blx	r3
    5daa:	6660      	str	r0, [r4, #100]	; 0x64
    5dac:	2800      	cmp	r0, #0
    5dae:	d017      	beq.n	5de0 <mqtt_init+0x70>
    5db0:	1c23      	adds	r3, r4, #0
    5db2:	3343      	adds	r3, #67	; 0x43
    5db4:	781a      	ldrb	r2, [r3, #0]
    5db6:	2120      	movs	r1, #32
    5db8:	430a      	orrs	r2, r1
    5dba:	701a      	strb	r2, [r3, #0]
    5dbc:	892a      	ldrh	r2, [r5, #8]
    5dbe:	23fa      	movs	r3, #250	; 0xfa
    5dc0:	005b      	lsls	r3, r3, #1
    5dc2:	4353      	muls	r3, r2
    5dc4:	6868      	ldr	r0, [r5, #4]
    5dc6:	490b      	ldr	r1, [pc, #44]	; (5df4 <mqtt_init+0x84>)
    5dc8:	1c22      	adds	r2, r4, #0
    5dca:	4d0b      	ldr	r5, [pc, #44]	; (5df8 <mqtt_init+0x88>)
    5dcc:	47a8      	blx	r5
    5dce:	1c03      	adds	r3, r0, #0
    5dd0:	6520      	str	r0, [r4, #80]	; 0x50
    5dd2:	2000      	movs	r0, #0
    5dd4:	4283      	cmp	r3, r0
    5dd6:	da05      	bge.n	5de4 <mqtt_init+0x74>
    5dd8:	201c      	movs	r0, #28
    5dda:	e002      	b.n	5de2 <mqtt_init+0x72>
    5ddc:	2016      	movs	r0, #22
    5dde:	e000      	b.n	5de2 <mqtt_init+0x72>
    5de0:	200c      	movs	r0, #12
    5de2:	4240      	negs	r0, r0
    5de4:	bd38      	pop	{r3, r4, r5, pc}
    5de6:	46c0      	nop			; (mov r8, r8)
    5de8:	00006d09 	.word	0x00006d09
    5dec:	00006cc5 	.word	0x00006cc5
    5df0:	00006cb1 	.word	0x00006cb1
    5df4:	00006579 	.word	0x00006579
    5df8:	000054f9 	.word	0x000054f9

00005dfc <mqtt_register_callback>:
    5dfc:	2800      	cmp	r0, #0
    5dfe:	d002      	beq.n	5e06 <mqtt_register_callback+0xa>
    5e00:	6541      	str	r1, [r0, #84]	; 0x54
    5e02:	2000      	movs	r0, #0
    5e04:	e001      	b.n	5e0a <mqtt_register_callback+0xe>
    5e06:	2016      	movs	r0, #22
    5e08:	4240      	negs	r0, r0
    5e0a:	4770      	bx	lr

00005e0c <mqtt_socket_resolve_handler>:
    5e0c:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e0e:	1c06      	adds	r6, r0, #0
    5e10:	b085      	sub	sp, #20
    5e12:	1c0f      	adds	r7, r1, #0
    5e14:	2400      	movs	r4, #0
    5e16:	4b0f      	ldr	r3, [pc, #60]	; (5e54 <mqtt_socket_resolve_handler+0x48>)
    5e18:	58e5      	ldr	r5, [r4, r3]
    5e1a:	2d00      	cmp	r5, #0
    5e1c:	d015      	beq.n	5e4a <mqtt_socket_resolve_handler+0x3e>
    5e1e:	1ce9      	adds	r1, r5, #3
    5e20:	1c30      	adds	r0, r6, #0
    5e22:	4b0d      	ldr	r3, [pc, #52]	; (5e58 <mqtt_socket_resolve_handler+0x4c>)
    5e24:	4798      	blx	r3
    5e26:	2800      	cmp	r0, #0
    5e28:	d10f      	bne.n	5e4a <mqtt_socket_resolve_handler+0x3e>
    5e2a:	466a      	mov	r2, sp
    5e2c:	2302      	movs	r3, #2
    5e2e:	8013      	strh	r3, [r2, #0]
    5e30:	1c2b      	adds	r3, r5, #0
    5e32:	3358      	adds	r3, #88	; 0x58
    5e34:	881b      	ldrh	r3, [r3, #0]
    5e36:	9701      	str	r7, [sp, #4]
    5e38:	ba5b      	rev16	r3, r3
    5e3a:	8053      	strh	r3, [r2, #2]
    5e3c:	2002      	movs	r0, #2
    5e3e:	5628      	ldrsb	r0, [r5, r0]
    5e40:	4669      	mov	r1, sp
    5e42:	2210      	movs	r2, #16
    5e44:	4b05      	ldr	r3, [pc, #20]	; (5e5c <mqtt_socket_resolve_handler+0x50>)
    5e46:	4798      	blx	r3
    5e48:	e002      	b.n	5e50 <mqtt_socket_resolve_handler+0x44>
    5e4a:	3404      	adds	r4, #4
    5e4c:	2c1c      	cmp	r4, #28
    5e4e:	d1e2      	bne.n	5e16 <mqtt_socket_resolve_handler+0xa>
    5e50:	b005      	add	sp, #20
    5e52:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5e54:	200002bc 	.word	0x200002bc
    5e58:	0000710d 	.word	0x0000710d
    5e5c:	00002b45 	.word	0x00002b45

00005e60 <mqtt_connect>:
    5e60:	b5f0      	push	{r4, r5, r6, r7, lr}
    5e62:	1c04      	adds	r4, r0, #0
    5e64:	b089      	sub	sp, #36	; 0x24
    5e66:	1c0d      	adds	r5, r1, #0
    5e68:	2800      	cmp	r0, #0
    5e6a:	d051      	beq.n	5f10 <mqtt_connect+0xb0>
    5e6c:	2900      	cmp	r1, #0
    5e6e:	d04f      	beq.n	5f10 <mqtt_connect+0xb0>
    5e70:	1c08      	adds	r0, r1, #0
    5e72:	4b39      	ldr	r3, [pc, #228]	; (5f58 <mqtt_connect+0xf8>)
    5e74:	4798      	blx	r3
    5e76:	2840      	cmp	r0, #64	; 0x40
    5e78:	d84c      	bhi.n	5f14 <mqtt_connect+0xb4>
    5e7a:	1c21      	adds	r1, r4, #0
    5e7c:	3143      	adds	r1, #67	; 0x43
    5e7e:	780b      	ldrb	r3, [r1, #0]
    5e80:	9101      	str	r1, [sp, #4]
    5e82:	07db      	lsls	r3, r3, #31
    5e84:	0fd9      	lsrs	r1, r3, #31
    5e86:	466a      	mov	r2, sp
    5e88:	b2ce      	uxtb	r6, r1
    5e8a:	1ce0      	adds	r0, r4, #3
    5e8c:	7211      	strb	r1, [r2, #8]
    5e8e:	2e00      	cmp	r6, #0
    5e90:	d142      	bne.n	5f18 <mqtt_connect+0xb8>
    5e92:	2701      	movs	r7, #1
    5e94:	1c29      	adds	r1, r5, #0
    5e96:	4b31      	ldr	r3, [pc, #196]	; (5f5c <mqtt_connect+0xfc>)
    5e98:	8027      	strh	r7, [r4, #0]
    5e9a:	4798      	blx	r3
    5e9c:	9a01      	ldr	r2, [sp, #4]
    5e9e:	2002      	movs	r0, #2
    5ea0:	7813      	ldrb	r3, [r2, #0]
    5ea2:	9901      	ldr	r1, [sp, #4]
    5ea4:	43bb      	bics	r3, r7
    5ea6:	4383      	bics	r3, r0
    5ea8:	22e3      	movs	r2, #227	; 0xe3
    5eaa:	4013      	ands	r3, r2
    5eac:	466a      	mov	r2, sp
    5eae:	700b      	strb	r3, [r1, #0]
    5eb0:	7a12      	ldrb	r2, [r2, #8]
    5eb2:	1c23      	adds	r3, r4, #0
    5eb4:	3348      	adds	r3, #72	; 0x48
    5eb6:	6466      	str	r6, [r4, #68]	; 0x44
    5eb8:	701a      	strb	r2, [r3, #0]
    5eba:	7c9a      	ldrb	r2, [r3, #18]
    5ebc:	805e      	strh	r6, [r3, #2]
    5ebe:	1e53      	subs	r3, r2, #1
    5ec0:	419a      	sbcs	r2, r3
    5ec2:	b2d2      	uxtb	r2, r2
    5ec4:	1c39      	adds	r1, r7, #0
    5ec6:	4b26      	ldr	r3, [pc, #152]	; (5f60 <mqtt_connect+0x100>)
    5ec8:	4798      	blx	r3
    5eca:	70a0      	strb	r0, [r4, #2]
    5ecc:	2800      	cmp	r0, #0
    5ece:	db25      	blt.n	5f1c <mqtt_connect+0xbc>
    5ed0:	4b24      	ldr	r3, [pc, #144]	; (5f64 <mqtt_connect+0x104>)
    5ed2:	0080      	lsls	r0, r0, #2
    5ed4:	50c4      	str	r4, [r0, r3]
    5ed6:	1c2b      	adds	r3, r5, #0
    5ed8:	781f      	ldrb	r7, [r3, #0]
    5eda:	2f00      	cmp	r7, #0
    5edc:	d026      	beq.n	5f2c <mqtt_connect+0xcc>
    5ede:	2220      	movs	r2, #32
    5ee0:	1c39      	adds	r1, r7, #0
    5ee2:	4391      	bics	r1, r2
    5ee4:	1c0a      	adds	r2, r1, #0
    5ee6:	3a41      	subs	r2, #65	; 0x41
    5ee8:	b2d2      	uxtb	r2, r2
    5eea:	3301      	adds	r3, #1
    5eec:	2a05      	cmp	r2, #5
    5eee:	d90d      	bls.n	5f0c <mqtt_connect+0xac>
    5ef0:	2f3a      	cmp	r7, #58	; 0x3a
    5ef2:	d00b      	beq.n	5f0c <mqtt_connect+0xac>
    5ef4:	2f2f      	cmp	r7, #47	; 0x2f
    5ef6:	d009      	beq.n	5f0c <mqtt_connect+0xac>
    5ef8:	2f2e      	cmp	r7, #46	; 0x2e
    5efa:	d102      	bne.n	5f02 <mqtt_connect+0xa2>
    5efc:	2e00      	cmp	r6, #0
    5efe:	d0eb      	beq.n	5ed8 <mqtt_connect+0x78>
    5f00:	e00f      	b.n	5f22 <mqtt_connect+0xc2>
    5f02:	2230      	movs	r2, #48	; 0x30
    5f04:	4017      	ands	r7, r2
    5f06:	4297      	cmp	r7, r2
    5f08:	d0e6      	beq.n	5ed8 <mqtt_connect+0x78>
    5f0a:	e00a      	b.n	5f22 <mqtt_connect+0xc2>
    5f0c:	2601      	movs	r6, #1
    5f0e:	e7e3      	b.n	5ed8 <mqtt_connect+0x78>
    5f10:	2016      	movs	r0, #22
    5f12:	e004      	b.n	5f1e <mqtt_connect+0xbe>
    5f14:	205b      	movs	r0, #91	; 0x5b
    5f16:	e002      	b.n	5f1e <mqtt_connect+0xbe>
    5f18:	2078      	movs	r0, #120	; 0x78
    5f1a:	e000      	b.n	5f1e <mqtt_connect+0xbe>
    5f1c:	201c      	movs	r0, #28
    5f1e:	4240      	negs	r0, r0
    5f20:	e017      	b.n	5f52 <mqtt_connect+0xf2>
    5f22:	1c28      	adds	r0, r5, #0
    5f24:	4b10      	ldr	r3, [pc, #64]	; (5f68 <mqtt_connect+0x108>)
    5f26:	4798      	blx	r3
    5f28:	2000      	movs	r0, #0
    5f2a:	e012      	b.n	5f52 <mqtt_connect+0xf2>
    5f2c:	466a      	mov	r2, sp
    5f2e:	2302      	movs	r3, #2
    5f30:	8213      	strh	r3, [r2, #16]
    5f32:	1c23      	adds	r3, r4, #0
    5f34:	3358      	adds	r3, #88	; 0x58
    5f36:	881b      	ldrh	r3, [r3, #0]
    5f38:	1c28      	adds	r0, r5, #0
    5f3a:	ba5b      	rev16	r3, r3
    5f3c:	8253      	strh	r3, [r2, #18]
    5f3e:	4b0b      	ldr	r3, [pc, #44]	; (5f6c <mqtt_connect+0x10c>)
    5f40:	4798      	blx	r3
    5f42:	9005      	str	r0, [sp, #20]
    5f44:	2002      	movs	r0, #2
    5f46:	5620      	ldrsb	r0, [r4, r0]
    5f48:	a904      	add	r1, sp, #16
    5f4a:	2210      	movs	r2, #16
    5f4c:	4b08      	ldr	r3, [pc, #32]	; (5f70 <mqtt_connect+0x110>)
    5f4e:	4798      	blx	r3
    5f50:	1c38      	adds	r0, r7, #0
    5f52:	b009      	add	sp, #36	; 0x24
    5f54:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5f56:	46c0      	nop			; (mov r8, r8)
    5f58:	00007131 	.word	0x00007131
    5f5c:	00007121 	.word	0x00007121
    5f60:	00002a7d 	.word	0x00002a7d
    5f64:	200002bc 	.word	0x200002bc
    5f68:	00002e0d 	.word	0x00002e0d
    5f6c:	00002d9d 	.word	0x00002d9d
    5f70:	00002b45 	.word	0x00002b45

00005f74 <mqtt_connect_broker>:
    5f74:	b5f0      	push	{r4, r5, r6, r7, lr}
    5f76:	b095      	sub	sp, #84	; 0x54
    5f78:	af02      	add	r7, sp, #8
    5f7a:	617b      	str	r3, [r7, #20]
    5f7c:	1c3b      	adds	r3, r7, #0
    5f7e:	3370      	adds	r3, #112	; 0x70
    5f80:	781b      	ldrb	r3, [r3, #0]
    5f82:	1c05      	adds	r5, r0, #0
    5f84:	60fb      	str	r3, [r7, #12]
    5f86:	1c3b      	adds	r3, r7, #0
    5f88:	3374      	adds	r3, #116	; 0x74
    5f8a:	781b      	ldrb	r3, [r3, #0]
    5f8c:	6139      	str	r1, [r7, #16]
    5f8e:	61fa      	str	r2, [r7, #28]
    5f90:	60bb      	str	r3, [r7, #8]
    5f92:	2800      	cmp	r0, #0
    5f94:	d101      	bne.n	5f9a <mqtt_connect_broker+0x26>
    5f96:	2016      	movs	r0, #22
    5f98:	e129      	b.n	61ee <mqtt_connect_broker+0x27a>
    5f9a:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    5f9c:	4668      	mov	r0, sp
    5f9e:	3307      	adds	r3, #7
    5fa0:	08db      	lsrs	r3, r3, #3
    5fa2:	00db      	lsls	r3, r3, #3
    5fa4:	1ac0      	subs	r0, r0, r3
    5fa6:	4685      	mov	sp, r0
    5fa8:	ac02      	add	r4, sp, #8
    5faa:	607c      	str	r4, [r7, #4]
    5fac:	6e3c      	ldr	r4, [r7, #96]	; 0x60
    5fae:	2c00      	cmp	r4, #0
    5fb0:	d0f1      	beq.n	5f96 <mqtt_connect_broker+0x22>
    5fb2:	1c2b      	adds	r3, r5, #0
    5fb4:	3343      	adds	r3, #67	; 0x43
    5fb6:	781b      	ldrb	r3, [r3, #0]
    5fb8:	07d8      	lsls	r0, r3, #31
    5fba:	d400      	bmi.n	5fbe <mqtt_connect_broker+0x4a>
    5fbc:	e112      	b.n	61e4 <mqtt_connect_broker+0x270>
    5fbe:	079a      	lsls	r2, r3, #30
    5fc0:	d500      	bpl.n	5fc4 <mqtt_connect_broker+0x50>
    5fc2:	e111      	b.n	61e8 <mqtt_connect_broker+0x274>
    5fc4:	071c      	lsls	r4, r3, #28
    5fc6:	d40b      	bmi.n	5fe0 <mqtt_connect_broker+0x6c>
    5fc8:	4e8b      	ldr	r6, [pc, #556]	; (61f8 <mqtt_connect_broker+0x284>)
    5fca:	6e38      	ldr	r0, [r7, #96]	; 0x60
    5fcc:	47b0      	blx	r6
    5fce:	1c03      	adds	r3, r0, #0
    5fd0:	61b8      	str	r0, [r7, #24]
    5fd2:	69f8      	ldr	r0, [r7, #28]
    5fd4:	330e      	adds	r3, #14
    5fd6:	1c34      	adds	r4, r6, #0
    5fd8:	2800      	cmp	r0, #0
    5fda:	d113      	bne.n	6004 <mqtt_connect_broker+0x90>
    5fdc:	1c1e      	adds	r6, r3, #0
    5fde:	e01d      	b.n	601c <mqtt_connect_broker+0xa8>
    5fe0:	1c2b      	adds	r3, r5, #0
    5fe2:	3370      	adds	r3, #112	; 0x70
    5fe4:	781b      	ldrb	r3, [r3, #0]
    5fe6:	2b00      	cmp	r3, #0
    5fe8:	d000      	beq.n	5fec <mqtt_connect_broker+0x78>
    5fea:	e0ff      	b.n	61ec <mqtt_connect_broker+0x278>
    5fec:	1c2b      	adds	r3, r5, #0
    5fee:	3343      	adds	r3, #67	; 0x43
    5ff0:	781b      	ldrb	r3, [r3, #0]
    5ff2:	071a      	lsls	r2, r3, #28
    5ff4:	d5e8      	bpl.n	5fc8 <mqtt_connect_broker+0x54>
    5ff6:	4b81      	ldr	r3, [pc, #516]	; (61fc <mqtt_connect_broker+0x288>)
    5ff8:	2000      	movs	r0, #0
    5ffa:	4798      	blx	r3
    5ffc:	6de8      	ldr	r0, [r5, #92]	; 0x5c
    5ffe:	4b80      	ldr	r3, [pc, #512]	; (6200 <mqtt_connect_broker+0x28c>)
    6000:	4798      	blx	r3
    6002:	e7f3      	b.n	5fec <mqtt_connect_broker+0x78>
    6004:	69f8      	ldr	r0, [r7, #28]
    6006:	47b0      	blx	r6
    6008:	69be      	ldr	r6, [r7, #24]
    600a:	697b      	ldr	r3, [r7, #20]
    600c:	3610      	adds	r6, #16
    600e:	1836      	adds	r6, r6, r0
    6010:	2b00      	cmp	r3, #0
    6012:	d003      	beq.n	601c <mqtt_connect_broker+0xa8>
    6014:	1c18      	adds	r0, r3, #0
    6016:	47a0      	blx	r4
    6018:	3602      	adds	r6, #2
    601a:	1836      	adds	r6, r6, r0
    601c:	6e78      	ldr	r0, [r7, #100]	; 0x64
    601e:	2800      	cmp	r0, #0
    6020:	d007      	beq.n	6032 <mqtt_connect_broker+0xbe>
    6022:	47a0      	blx	r4
    6024:	3602      	adds	r6, #2
    6026:	6efc      	ldr	r4, [r7, #108]	; 0x6c
    6028:	1830      	adds	r0, r6, r0
    602a:	1906      	adds	r6, r0, r4
    602c:	2c00      	cmp	r4, #0
    602e:	d100      	bne.n	6032 <mqtt_connect_broker+0xbe>
    6030:	1c06      	adds	r6, r0, #0
    6032:	69fc      	ldr	r4, [r7, #28]
    6034:	2c00      	cmp	r4, #0
    6036:	d006      	beq.n	6046 <mqtt_connect_broker+0xd2>
    6038:	24c0      	movs	r4, #192	; 0xc0
    603a:	61bc      	str	r4, [r7, #24]
    603c:	697c      	ldr	r4, [r7, #20]
    603e:	2c00      	cmp	r4, #0
    6040:	d103      	bne.n	604a <mqtt_connect_broker+0xd6>
    6042:	2480      	movs	r4, #128	; 0x80
    6044:	e000      	b.n	6048 <mqtt_connect_broker+0xd4>
    6046:	69fc      	ldr	r4, [r7, #28]
    6048:	61bc      	str	r4, [r7, #24]
    604a:	6e7c      	ldr	r4, [r7, #100]	; 0x64
    604c:	2c00      	cmp	r4, #0
    604e:	d00f      	beq.n	6070 <mqtt_connect_broker+0xfc>
    6050:	68bc      	ldr	r4, [r7, #8]
    6052:	2c00      	cmp	r4, #0
    6054:	d003      	beq.n	605e <mqtt_connect_broker+0xea>
    6056:	69bc      	ldr	r4, [r7, #24]
    6058:	2320      	movs	r3, #32
    605a:	431c      	orrs	r4, r3
    605c:	61bc      	str	r4, [r7, #24]
    605e:	68fc      	ldr	r4, [r7, #12]
    6060:	2303      	movs	r3, #3
    6062:	4023      	ands	r3, r4
    6064:	00db      	lsls	r3, r3, #3
    6066:	69bc      	ldr	r4, [r7, #24]
    6068:	2204      	movs	r2, #4
    606a:	4313      	orrs	r3, r2
    606c:	431c      	orrs	r4, r3
    606e:	61bc      	str	r4, [r7, #24]
    6070:	693c      	ldr	r4, [r7, #16]
    6072:	2c00      	cmp	r4, #0
    6074:	d003      	beq.n	607e <mqtt_connect_broker+0x10a>
    6076:	69bc      	ldr	r4, [r7, #24]
    6078:	2302      	movs	r3, #2
    607a:	431c      	orrs	r4, r3
    607c:	61bc      	str	r4, [r7, #24]
    607e:	1c2b      	adds	r3, r5, #0
    6080:	3343      	adds	r3, #67	; 0x43
    6082:	781a      	ldrb	r2, [r3, #0]
    6084:	2108      	movs	r1, #8
    6086:	430a      	orrs	r2, r1
    6088:	701a      	strb	r2, [r3, #0]
    608a:	1c38      	adds	r0, r7, #0
    608c:	9500      	str	r5, [sp, #0]
    608e:	3020      	adds	r0, #32
    6090:	6879      	ldr	r1, [r7, #4]
    6092:	4b5c      	ldr	r3, [pc, #368]	; (6204 <mqtt_connect_broker+0x290>)
    6094:	6eea      	ldr	r2, [r5, #108]	; 0x6c
    6096:	4c5c      	ldr	r4, [pc, #368]	; (6208 <mqtt_connect_broker+0x294>)
    6098:	47a0      	blx	r4
    609a:	1c38      	adds	r0, r7, #0
    609c:	3020      	adds	r0, #32
    609e:	2110      	movs	r1, #16
    60a0:	4b5a      	ldr	r3, [pc, #360]	; (620c <mqtt_connect_broker+0x298>)
    60a2:	4798      	blx	r3
    60a4:	2e80      	cmp	r6, #128	; 0x80
    60a6:	dd09      	ble.n	60bc <mqtt_connect_broker+0x148>
    60a8:	2180      	movs	r1, #128	; 0x80
    60aa:	4249      	negs	r1, r1
    60ac:	4331      	orrs	r1, r6
    60ae:	1c38      	adds	r0, r7, #0
    60b0:	b249      	sxtb	r1, r1
    60b2:	3020      	adds	r0, #32
    60b4:	4c55      	ldr	r4, [pc, #340]	; (620c <mqtt_connect_broker+0x298>)
    60b6:	47a0      	blx	r4
    60b8:	11f6      	asrs	r6, r6, #7
    60ba:	e7f3      	b.n	60a4 <mqtt_connect_broker+0x130>
    60bc:	4b54      	ldr	r3, [pc, #336]	; (6210 <mqtt_connect_broker+0x29c>)
    60be:	401e      	ands	r6, r3
    60c0:	d504      	bpl.n	60cc <mqtt_connect_broker+0x158>
    60c2:	2380      	movs	r3, #128	; 0x80
    60c4:	3e01      	subs	r6, #1
    60c6:	425b      	negs	r3, r3
    60c8:	431e      	orrs	r6, r3
    60ca:	3601      	adds	r6, #1
    60cc:	1c38      	adds	r0, r7, #0
    60ce:	b271      	sxtb	r1, r6
    60d0:	3020      	adds	r0, #32
    60d2:	4c4e      	ldr	r4, [pc, #312]	; (620c <mqtt_connect_broker+0x298>)
    60d4:	47a0      	blx	r4
    60d6:	1c38      	adds	r0, r7, #0
    60d8:	4c4e      	ldr	r4, [pc, #312]	; (6214 <mqtt_connect_broker+0x2a0>)
    60da:	3020      	adds	r0, #32
    60dc:	2106      	movs	r1, #6
    60de:	47a0      	blx	r4
    60e0:	1c38      	adds	r0, r7, #0
    60e2:	4b4d      	ldr	r3, [pc, #308]	; (6218 <mqtt_connect_broker+0x2a4>)
    60e4:	3020      	adds	r0, #32
    60e6:	494d      	ldr	r1, [pc, #308]	; (621c <mqtt_connect_broker+0x2a8>)
    60e8:	2206      	movs	r2, #6
    60ea:	4798      	blx	r3
    60ec:	1c38      	adds	r0, r7, #0
    60ee:	3020      	adds	r0, #32
    60f0:	2103      	movs	r1, #3
    60f2:	4a46      	ldr	r2, [pc, #280]	; (620c <mqtt_connect_broker+0x298>)
    60f4:	4790      	blx	r2
    60f6:	69bb      	ldr	r3, [r7, #24]
    60f8:	1c38      	adds	r0, r7, #0
    60fa:	4a44      	ldr	r2, [pc, #272]	; (620c <mqtt_connect_broker+0x298>)
    60fc:	b259      	sxtb	r1, r3
    60fe:	3020      	adds	r0, #32
    6100:	4790      	blx	r2
    6102:	1c2b      	adds	r3, r5, #0
    6104:	3360      	adds	r3, #96	; 0x60
    6106:	2000      	movs	r0, #0
    6108:	5e19      	ldrsh	r1, [r3, r0]
    610a:	1c38      	adds	r0, r7, #0
    610c:	3020      	adds	r0, #32
    610e:	47a0      	blx	r4
    6110:	4e39      	ldr	r6, [pc, #228]	; (61f8 <mqtt_connect_broker+0x284>)
    6112:	6e38      	ldr	r0, [r7, #96]	; 0x60
    6114:	47b0      	blx	r6
    6116:	b201      	sxth	r1, r0
    6118:	1c38      	adds	r0, r7, #0
    611a:	3020      	adds	r0, #32
    611c:	47a0      	blx	r4
    611e:	6e38      	ldr	r0, [r7, #96]	; 0x60
    6120:	47b0      	blx	r6
    6122:	1c02      	adds	r2, r0, #0
    6124:	1c38      	adds	r0, r7, #0
    6126:	3020      	adds	r0, #32
    6128:	6e39      	ldr	r1, [r7, #96]	; 0x60
    612a:	4b3b      	ldr	r3, [pc, #236]	; (6218 <mqtt_connect_broker+0x2a4>)
    612c:	4798      	blx	r3
    612e:	6e78      	ldr	r0, [r7, #100]	; 0x64
    6130:	2800      	cmp	r0, #0
    6132:	d015      	beq.n	6160 <mqtt_connect_broker+0x1ec>
    6134:	47b0      	blx	r6
    6136:	b201      	sxth	r1, r0
    6138:	1c38      	adds	r0, r7, #0
    613a:	3020      	adds	r0, #32
    613c:	47a0      	blx	r4
    613e:	6e78      	ldr	r0, [r7, #100]	; 0x64
    6140:	47b0      	blx	r6
    6142:	1c02      	adds	r2, r0, #0
    6144:	1c38      	adds	r0, r7, #0
    6146:	4c34      	ldr	r4, [pc, #208]	; (6218 <mqtt_connect_broker+0x2a4>)
    6148:	3020      	adds	r0, #32
    614a:	6e79      	ldr	r1, [r7, #100]	; 0x64
    614c:	47a0      	blx	r4
    614e:	6ebc      	ldr	r4, [r7, #104]	; 0x68
    6150:	2c00      	cmp	r4, #0
    6152:	d005      	beq.n	6160 <mqtt_connect_broker+0x1ec>
    6154:	1c38      	adds	r0, r7, #0
    6156:	1c21      	adds	r1, r4, #0
    6158:	3020      	adds	r0, #32
    615a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
    615c:	4c2e      	ldr	r4, [pc, #184]	; (6218 <mqtt_connect_broker+0x2a4>)
    615e:	47a0      	blx	r4
    6160:	69fc      	ldr	r4, [r7, #28]
    6162:	2c00      	cmp	r4, #0
    6164:	d01f      	beq.n	61a6 <mqtt_connect_broker+0x232>
    6166:	4e24      	ldr	r6, [pc, #144]	; (61f8 <mqtt_connect_broker+0x284>)
    6168:	1c20      	adds	r0, r4, #0
    616a:	47b0      	blx	r6
    616c:	b201      	sxth	r1, r0
    616e:	1c38      	adds	r0, r7, #0
    6170:	3020      	adds	r0, #32
    6172:	4c28      	ldr	r4, [pc, #160]	; (6214 <mqtt_connect_broker+0x2a0>)
    6174:	47a0      	blx	r4
    6176:	69f8      	ldr	r0, [r7, #28]
    6178:	47b0      	blx	r6
    617a:	1c02      	adds	r2, r0, #0
    617c:	1c38      	adds	r0, r7, #0
    617e:	3020      	adds	r0, #32
    6180:	69f9      	ldr	r1, [r7, #28]
    6182:	4c25      	ldr	r4, [pc, #148]	; (6218 <mqtt_connect_broker+0x2a4>)
    6184:	47a0      	blx	r4
    6186:	6978      	ldr	r0, [r7, #20]
    6188:	2800      	cmp	r0, #0
    618a:	d00c      	beq.n	61a6 <mqtt_connect_broker+0x232>
    618c:	47b0      	blx	r6
    618e:	b201      	sxth	r1, r0
    6190:	1c38      	adds	r0, r7, #0
    6192:	4a20      	ldr	r2, [pc, #128]	; (6214 <mqtt_connect_broker+0x2a0>)
    6194:	3020      	adds	r0, #32
    6196:	4790      	blx	r2
    6198:	6978      	ldr	r0, [r7, #20]
    619a:	47b0      	blx	r6
    619c:	1c02      	adds	r2, r0, #0
    619e:	1c38      	adds	r0, r7, #0
    61a0:	3020      	adds	r0, #32
    61a2:	6979      	ldr	r1, [r7, #20]
    61a4:	47a0      	blx	r4
    61a6:	1c38      	adds	r0, r7, #0
    61a8:	1c2c      	adds	r4, r5, #0
    61aa:	3020      	adds	r0, #32
    61ac:	4b1c      	ldr	r3, [pc, #112]	; (6220 <mqtt_connect_broker+0x2ac>)
    61ae:	3443      	adds	r4, #67	; 0x43
    61b0:	4798      	blx	r3
    61b2:	7821      	ldrb	r1, [r4, #0]
    61b4:	0789      	lsls	r1, r1, #30
    61b6:	0fc9      	lsrs	r1, r1, #31
    61b8:	2901      	cmp	r1, #1
    61ba:	d10b      	bne.n	61d4 <mqtt_connect_broker+0x260>
    61bc:	6cea      	ldr	r2, [r5, #76]	; 0x4c
    61be:	2a00      	cmp	r2, #0
    61c0:	d108      	bne.n	61d4 <mqtt_connect_broker+0x260>
    61c2:	6d6b      	ldr	r3, [r5, #84]	; 0x54
    61c4:	2b00      	cmp	r3, #0
    61c6:	d005      	beq.n	61d4 <mqtt_connect_broker+0x260>
    61c8:	2034      	movs	r0, #52	; 0x34
    61ca:	55c2      	strb	r2, [r0, r7]
    61cc:	1c3a      	adds	r2, r7, #0
    61ce:	1c28      	adds	r0, r5, #0
    61d0:	3234      	adds	r2, #52	; 0x34
    61d2:	4798      	blx	r3
    61d4:	7823      	ldrb	r3, [r4, #0]
    61d6:	2202      	movs	r2, #2
    61d8:	4313      	orrs	r3, r2
    61da:	2208      	movs	r2, #8
    61dc:	4393      	bics	r3, r2
    61de:	7023      	strb	r3, [r4, #0]
    61e0:	2000      	movs	r0, #0
    61e2:	e005      	b.n	61f0 <mqtt_connect_broker+0x27c>
    61e4:	2080      	movs	r0, #128	; 0x80
    61e6:	e002      	b.n	61ee <mqtt_connect_broker+0x27a>
    61e8:	2078      	movs	r0, #120	; 0x78
    61ea:	e000      	b.n	61ee <mqtt_connect_broker+0x27a>
    61ec:	200b      	movs	r0, #11
    61ee:	4240      	negs	r0, r0
    61f0:	46bd      	mov	sp, r7
    61f2:	b013      	add	sp, #76	; 0x4c
    61f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
    61f6:	46c0      	nop			; (mov r8, r8)
    61f8:	00007131 	.word	0x00007131
    61fc:	00001031 	.word	0x00001031
    6200:	00005571 	.word	0x00005571
    6204:	00005ced 	.word	0x00005ced
    6208:	00005395 	.word	0x00005395
    620c:	000053bd 	.word	0x000053bd
    6210:	8000007f 	.word	0x8000007f
    6214:	000053e1 	.word	0x000053e1
    6218:	000053f9 	.word	0x000053f9
    621c:	000092b4 	.word	0x000092b4
    6220:	000053a5 	.word	0x000053a5

00006224 <mqtt_publish>:
    6224:	b5f0      	push	{r4, r5, r6, r7, lr}
    6226:	b093      	sub	sp, #76	; 0x4c
    6228:	af02      	add	r7, sp, #8
    622a:	60fb      	str	r3, [r7, #12]
    622c:	1c3b      	adds	r3, r7, #0
    622e:	3358      	adds	r3, #88	; 0x58
    6230:	781b      	ldrb	r3, [r3, #0]
    6232:	1c04      	adds	r4, r0, #0
    6234:	613b      	str	r3, [r7, #16]
    6236:	1c3b      	adds	r3, r7, #0
    6238:	335c      	adds	r3, #92	; 0x5c
    623a:	781b      	ldrb	r3, [r3, #0]
    623c:	6179      	str	r1, [r7, #20]
    623e:	60ba      	str	r2, [r7, #8]
    6240:	607b      	str	r3, [r7, #4]
    6242:	2800      	cmp	r0, #0
    6244:	d101      	bne.n	624a <mqtt_publish+0x26>
    6246:	2516      	movs	r5, #22
    6248:	e0a7      	b.n	639a <mqtt_publish+0x176>
    624a:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    624c:	466a      	mov	r2, sp
    624e:	3307      	adds	r3, #7
    6250:	08db      	lsrs	r3, r3, #3
    6252:	00db      	lsls	r3, r3, #3
    6254:	1ad2      	subs	r2, r2, r3
    6256:	697b      	ldr	r3, [r7, #20]
    6258:	4695      	mov	sp, r2
    625a:	ae02      	add	r6, sp, #8
    625c:	2b00      	cmp	r3, #0
    625e:	d0f2      	beq.n	6246 <mqtt_publish+0x22>
    6260:	693a      	ldr	r2, [r7, #16]
    6262:	2a02      	cmp	r2, #2
    6264:	d8ef      	bhi.n	6246 <mqtt_publish+0x22>
    6266:	1c05      	adds	r5, r0, #0
    6268:	3543      	adds	r5, #67	; 0x43
    626a:	782b      	ldrb	r3, [r5, #0]
    626c:	079a      	lsls	r2, r3, #30
    626e:	d400      	bmi.n	6272 <mqtt_publish+0x4e>
    6270:	e090      	b.n	6394 <mqtt_publish+0x170>
    6272:	071a      	lsls	r2, r3, #28
    6274:	d40a      	bmi.n	628c <mqtt_publish+0x68>
    6276:	4b4b      	ldr	r3, [pc, #300]	; (63a4 <mqtt_publish+0x180>)
    6278:	6978      	ldr	r0, [r7, #20]
    627a:	4798      	blx	r3
    627c:	68fd      	ldr	r5, [r7, #12]
    627e:	693b      	ldr	r3, [r7, #16]
    6280:	3502      	adds	r5, #2
    6282:	182d      	adds	r5, r5, r0
    6284:	2b00      	cmp	r3, #0
    6286:	d011      	beq.n	62ac <mqtt_publish+0x88>
    6288:	3502      	adds	r5, #2
    628a:	e00f      	b.n	62ac <mqtt_publish+0x88>
    628c:	1c03      	adds	r3, r0, #0
    628e:	3370      	adds	r3, #112	; 0x70
    6290:	781b      	ldrb	r3, [r3, #0]
    6292:	2b00      	cmp	r3, #0
    6294:	d000      	beq.n	6298 <mqtt_publish+0x74>
    6296:	e07f      	b.n	6398 <mqtt_publish+0x174>
    6298:	782b      	ldrb	r3, [r5, #0]
    629a:	071a      	lsls	r2, r3, #28
    629c:	d5eb      	bpl.n	6276 <mqtt_publish+0x52>
    629e:	4b42      	ldr	r3, [pc, #264]	; (63a8 <mqtt_publish+0x184>)
    62a0:	2000      	movs	r0, #0
    62a2:	4798      	blx	r3
    62a4:	6de0      	ldr	r0, [r4, #92]	; 0x5c
    62a6:	4b41      	ldr	r3, [pc, #260]	; (63ac <mqtt_publish+0x188>)
    62a8:	4798      	blx	r3
    62aa:	e7f5      	b.n	6298 <mqtt_publish+0x74>
    62ac:	1c23      	adds	r3, r4, #0
    62ae:	3343      	adds	r3, #67	; 0x43
    62b0:	781a      	ldrb	r2, [r3, #0]
    62b2:	2108      	movs	r1, #8
    62b4:	430a      	orrs	r2, r1
    62b6:	701a      	strb	r2, [r3, #0]
    62b8:	1c38      	adds	r0, r7, #0
    62ba:	9400      	str	r4, [sp, #0]
    62bc:	1c31      	adds	r1, r6, #0
    62be:	302c      	adds	r0, #44	; 0x2c
    62c0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
    62c2:	4b3b      	ldr	r3, [pc, #236]	; (63b0 <mqtt_publish+0x18c>)
    62c4:	4e3b      	ldr	r6, [pc, #236]	; (63b4 <mqtt_publish+0x190>)
    62c6:	47b0      	blx	r6
    62c8:	687b      	ldr	r3, [r7, #4]
    62ca:	2101      	movs	r1, #1
    62cc:	4019      	ands	r1, r3
    62ce:	2330      	movs	r3, #48	; 0x30
    62d0:	4319      	orrs	r1, r3
    62d2:	693b      	ldr	r3, [r7, #16]
    62d4:	1c38      	adds	r0, r7, #0
    62d6:	005a      	lsls	r2, r3, #1
    62d8:	2306      	movs	r3, #6
    62da:	4013      	ands	r3, r2
    62dc:	4319      	orrs	r1, r3
    62de:	302c      	adds	r0, #44	; 0x2c
    62e0:	4b35      	ldr	r3, [pc, #212]	; (63b8 <mqtt_publish+0x194>)
    62e2:	4798      	blx	r3
    62e4:	4b34      	ldr	r3, [pc, #208]	; (63b8 <mqtt_publish+0x194>)
    62e6:	2d80      	cmp	r5, #128	; 0x80
    62e8:	dd08      	ble.n	62fc <mqtt_publish+0xd8>
    62ea:	2180      	movs	r1, #128	; 0x80
    62ec:	4249      	negs	r1, r1
    62ee:	4329      	orrs	r1, r5
    62f0:	1c38      	adds	r0, r7, #0
    62f2:	b249      	sxtb	r1, r1
    62f4:	302c      	adds	r0, #44	; 0x2c
    62f6:	4798      	blx	r3
    62f8:	11ed      	asrs	r5, r5, #7
    62fa:	e7f3      	b.n	62e4 <mqtt_publish+0xc0>
    62fc:	4a2f      	ldr	r2, [pc, #188]	; (63bc <mqtt_publish+0x198>)
    62fe:	4015      	ands	r5, r2
    6300:	d504      	bpl.n	630c <mqtt_publish+0xe8>
    6302:	2280      	movs	r2, #128	; 0x80
    6304:	3d01      	subs	r5, #1
    6306:	4252      	negs	r2, r2
    6308:	4315      	orrs	r5, r2
    630a:	3501      	adds	r5, #1
    630c:	1c38      	adds	r0, r7, #0
    630e:	b269      	sxtb	r1, r5
    6310:	302c      	adds	r0, #44	; 0x2c
    6312:	4798      	blx	r3
    6314:	4e23      	ldr	r6, [pc, #140]	; (63a4 <mqtt_publish+0x180>)
    6316:	6978      	ldr	r0, [r7, #20]
    6318:	47b0      	blx	r6
    631a:	b201      	sxth	r1, r0
    631c:	1c38      	adds	r0, r7, #0
    631e:	302c      	adds	r0, #44	; 0x2c
    6320:	4d27      	ldr	r5, [pc, #156]	; (63c0 <mqtt_publish+0x19c>)
    6322:	47a8      	blx	r5
    6324:	6978      	ldr	r0, [r7, #20]
    6326:	47b0      	blx	r6
    6328:	1c02      	adds	r2, r0, #0
    632a:	1c38      	adds	r0, r7, #0
    632c:	302c      	adds	r0, #44	; 0x2c
    632e:	6979      	ldr	r1, [r7, #20]
    6330:	4e24      	ldr	r6, [pc, #144]	; (63c4 <mqtt_publish+0x1a0>)
    6332:	47b0      	blx	r6
    6334:	693a      	ldr	r2, [r7, #16]
    6336:	2a00      	cmp	r2, #0
    6338:	d006      	beq.n	6348 <mqtt_publish+0x124>
    633a:	8821      	ldrh	r1, [r4, #0]
    633c:	1c38      	adds	r0, r7, #0
    633e:	1c4b      	adds	r3, r1, #1
    6340:	8023      	strh	r3, [r4, #0]
    6342:	b209      	sxth	r1, r1
    6344:	302c      	adds	r0, #44	; 0x2c
    6346:	47a8      	blx	r5
    6348:	8823      	ldrh	r3, [r4, #0]
    634a:	2b00      	cmp	r3, #0
    634c:	d101      	bne.n	6352 <mqtt_publish+0x12e>
    634e:	2301      	movs	r3, #1
    6350:	8023      	strh	r3, [r4, #0]
    6352:	68bb      	ldr	r3, [r7, #8]
    6354:	2b00      	cmp	r3, #0
    6356:	d006      	beq.n	6366 <mqtt_publish+0x142>
    6358:	68fa      	ldr	r2, [r7, #12]
    635a:	2a00      	cmp	r2, #0
    635c:	d003      	beq.n	6366 <mqtt_publish+0x142>
    635e:	1c38      	adds	r0, r7, #0
    6360:	302c      	adds	r0, #44	; 0x2c
    6362:	1c19      	adds	r1, r3, #0
    6364:	47b0      	blx	r6
    6366:	1c38      	adds	r0, r7, #0
    6368:	4b17      	ldr	r3, [pc, #92]	; (63c8 <mqtt_publish+0x1a4>)
    636a:	302c      	adds	r0, #44	; 0x2c
    636c:	4798      	blx	r3
    636e:	1c23      	adds	r3, r4, #0
    6370:	3343      	adds	r3, #67	; 0x43
    6372:	781a      	ldrb	r2, [r3, #0]
    6374:	2108      	movs	r1, #8
    6376:	438a      	bics	r2, r1
    6378:	701a      	strb	r2, [r3, #0]
    637a:	693b      	ldr	r3, [r7, #16]
    637c:	2500      	movs	r5, #0
    637e:	42ab      	cmp	r3, r5
    6380:	d10c      	bne.n	639c <mqtt_publish+0x178>
    6382:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6384:	42ab      	cmp	r3, r5
    6386:	d009      	beq.n	639c <mqtt_publish+0x178>
    6388:	1c3a      	adds	r2, r7, #0
    638a:	1c20      	adds	r0, r4, #0
    638c:	2102      	movs	r1, #2
    638e:	3218      	adds	r2, #24
    6390:	4798      	blx	r3
    6392:	e003      	b.n	639c <mqtt_publish+0x178>
    6394:	2580      	movs	r5, #128	; 0x80
    6396:	e000      	b.n	639a <mqtt_publish+0x176>
    6398:	250b      	movs	r5, #11
    639a:	426d      	negs	r5, r5
    639c:	1c28      	adds	r0, r5, #0
    639e:	46bd      	mov	sp, r7
    63a0:	b011      	add	sp, #68	; 0x44
    63a2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    63a4:	00007131 	.word	0x00007131
    63a8:	00001031 	.word	0x00001031
    63ac:	00005571 	.word	0x00005571
    63b0:	00005ced 	.word	0x00005ced
    63b4:	00005395 	.word	0x00005395
    63b8:	000053bd 	.word	0x000053bd
    63bc:	8000007f 	.word	0x8000007f
    63c0:	000053e1 	.word	0x000053e1
    63c4:	000053f9 	.word	0x000053f9
    63c8:	000053a5 	.word	0x000053a5

000063cc <mqtt_subscribe>:
    63cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    63ce:	b08d      	sub	sp, #52	; 0x34
    63d0:	af02      	add	r7, sp, #8
    63d2:	1c04      	adds	r4, r0, #0
    63d4:	60b9      	str	r1, [r7, #8]
    63d6:	607a      	str	r2, [r7, #4]
    63d8:	d101      	bne.n	63de <mqtt_subscribe+0x12>
    63da:	2016      	movs	r0, #22
    63dc:	e086      	b.n	64ec <mqtt_subscribe+0x120>
    63de:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
    63e0:	466a      	mov	r2, sp
    63e2:	3307      	adds	r3, #7
    63e4:	08db      	lsrs	r3, r3, #3
    63e6:	00db      	lsls	r3, r3, #3
    63e8:	1ad2      	subs	r2, r2, r3
    63ea:	4695      	mov	sp, r2
    63ec:	ad02      	add	r5, sp, #8
    63ee:	603d      	str	r5, [r7, #0]
    63f0:	68bd      	ldr	r5, [r7, #8]
    63f2:	2d00      	cmp	r5, #0
    63f4:	d0f1      	beq.n	63da <mqtt_subscribe+0xe>
    63f6:	687d      	ldr	r5, [r7, #4]
    63f8:	2d02      	cmp	r5, #2
    63fa:	d8ee      	bhi.n	63da <mqtt_subscribe+0xe>
    63fc:	1c05      	adds	r5, r0, #0
    63fe:	3543      	adds	r5, #67	; 0x43
    6400:	782b      	ldrb	r3, [r5, #0]
    6402:	079a      	lsls	r2, r3, #30
    6404:	d56f      	bpl.n	64e6 <mqtt_subscribe+0x11a>
    6406:	071a      	lsls	r2, r3, #28
    6408:	d41a      	bmi.n	6440 <mqtt_subscribe+0x74>
    640a:	68b8      	ldr	r0, [r7, #8]
    640c:	4d39      	ldr	r5, [pc, #228]	; (64f4 <mqtt_subscribe+0x128>)
    640e:	47a8      	blx	r5
    6410:	1c25      	adds	r5, r4, #0
    6412:	3543      	adds	r5, #67	; 0x43
    6414:	782b      	ldrb	r3, [r5, #0]
    6416:	2208      	movs	r2, #8
    6418:	4313      	orrs	r3, r2
    641a:	702b      	strb	r3, [r5, #0]
    641c:	60fd      	str	r5, [r7, #12]
    641e:	1d46      	adds	r6, r0, #5
    6420:	9400      	str	r4, [sp, #0]
    6422:	1c38      	adds	r0, r7, #0
    6424:	3014      	adds	r0, #20
    6426:	6839      	ldr	r1, [r7, #0]
    6428:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
    642a:	4b33      	ldr	r3, [pc, #204]	; (64f8 <mqtt_subscribe+0x12c>)
    642c:	4d33      	ldr	r5, [pc, #204]	; (64fc <mqtt_subscribe+0x130>)
    642e:	47a8      	blx	r5
    6430:	1c38      	adds	r0, r7, #0
    6432:	217e      	movs	r1, #126	; 0x7e
    6434:	3014      	adds	r0, #20
    6436:	4249      	negs	r1, r1
    6438:	4b31      	ldr	r3, [pc, #196]	; (6500 <mqtt_subscribe+0x134>)
    643a:	4798      	blx	r3
    643c:	4d2d      	ldr	r5, [pc, #180]	; (64f4 <mqtt_subscribe+0x128>)
    643e:	e00e      	b.n	645e <mqtt_subscribe+0x92>
    6440:	1c03      	adds	r3, r0, #0
    6442:	3370      	adds	r3, #112	; 0x70
    6444:	781b      	ldrb	r3, [r3, #0]
    6446:	2b00      	cmp	r3, #0
    6448:	d14f      	bne.n	64ea <mqtt_subscribe+0x11e>
    644a:	782b      	ldrb	r3, [r5, #0]
    644c:	071a      	lsls	r2, r3, #28
    644e:	d5dc      	bpl.n	640a <mqtt_subscribe+0x3e>
    6450:	4b2c      	ldr	r3, [pc, #176]	; (6504 <mqtt_subscribe+0x138>)
    6452:	2000      	movs	r0, #0
    6454:	4798      	blx	r3
    6456:	6de0      	ldr	r0, [r4, #92]	; 0x5c
    6458:	4b2b      	ldr	r3, [pc, #172]	; (6508 <mqtt_subscribe+0x13c>)
    645a:	4798      	blx	r3
    645c:	e7f5      	b.n	644a <mqtt_subscribe+0x7e>
    645e:	4b28      	ldr	r3, [pc, #160]	; (6500 <mqtt_subscribe+0x134>)
    6460:	2e80      	cmp	r6, #128	; 0x80
    6462:	dd08      	ble.n	6476 <mqtt_subscribe+0xaa>
    6464:	2180      	movs	r1, #128	; 0x80
    6466:	4249      	negs	r1, r1
    6468:	4331      	orrs	r1, r6
    646a:	1c38      	adds	r0, r7, #0
    646c:	b249      	sxtb	r1, r1
    646e:	3014      	adds	r0, #20
    6470:	4798      	blx	r3
    6472:	11f6      	asrs	r6, r6, #7
    6474:	e7f3      	b.n	645e <mqtt_subscribe+0x92>
    6476:	4925      	ldr	r1, [pc, #148]	; (650c <mqtt_subscribe+0x140>)
    6478:	4031      	ands	r1, r6
    647a:	d504      	bpl.n	6486 <mqtt_subscribe+0xba>
    647c:	2280      	movs	r2, #128	; 0x80
    647e:	3901      	subs	r1, #1
    6480:	4252      	negs	r2, r2
    6482:	4311      	orrs	r1, r2
    6484:	3101      	adds	r1, #1
    6486:	1c38      	adds	r0, r7, #0
    6488:	b249      	sxtb	r1, r1
    648a:	3014      	adds	r0, #20
    648c:	4798      	blx	r3
    648e:	8821      	ldrh	r1, [r4, #0]
    6490:	1c38      	adds	r0, r7, #0
    6492:	1c4b      	adds	r3, r1, #1
    6494:	8023      	strh	r3, [r4, #0]
    6496:	b209      	sxth	r1, r1
    6498:	3014      	adds	r0, #20
    649a:	4e1d      	ldr	r6, [pc, #116]	; (6510 <mqtt_subscribe+0x144>)
    649c:	47b0      	blx	r6
    649e:	8823      	ldrh	r3, [r4, #0]
    64a0:	2b00      	cmp	r3, #0
    64a2:	d101      	bne.n	64a8 <mqtt_subscribe+0xdc>
    64a4:	2301      	movs	r3, #1
    64a6:	8023      	strh	r3, [r4, #0]
    64a8:	68b8      	ldr	r0, [r7, #8]
    64aa:	47a8      	blx	r5
    64ac:	b201      	sxth	r1, r0
    64ae:	1c38      	adds	r0, r7, #0
    64b0:	3014      	adds	r0, #20
    64b2:	47b0      	blx	r6
    64b4:	68b8      	ldr	r0, [r7, #8]
    64b6:	47a8      	blx	r5
    64b8:	1c02      	adds	r2, r0, #0
    64ba:	1c38      	adds	r0, r7, #0
    64bc:	3014      	adds	r0, #20
    64be:	68b9      	ldr	r1, [r7, #8]
    64c0:	4b14      	ldr	r3, [pc, #80]	; (6514 <mqtt_subscribe+0x148>)
    64c2:	4798      	blx	r3
    64c4:	687d      	ldr	r5, [r7, #4]
    64c6:	1c38      	adds	r0, r7, #0
    64c8:	b269      	sxtb	r1, r5
    64ca:	3014      	adds	r0, #20
    64cc:	4b0c      	ldr	r3, [pc, #48]	; (6500 <mqtt_subscribe+0x134>)
    64ce:	4798      	blx	r3
    64d0:	1c38      	adds	r0, r7, #0
    64d2:	3014      	adds	r0, #20
    64d4:	4b10      	ldr	r3, [pc, #64]	; (6518 <mqtt_subscribe+0x14c>)
    64d6:	4798      	blx	r3
    64d8:	68fd      	ldr	r5, [r7, #12]
    64da:	2208      	movs	r2, #8
    64dc:	782b      	ldrb	r3, [r5, #0]
    64de:	2000      	movs	r0, #0
    64e0:	4393      	bics	r3, r2
    64e2:	702b      	strb	r3, [r5, #0]
    64e4:	e003      	b.n	64ee <mqtt_subscribe+0x122>
    64e6:	2080      	movs	r0, #128	; 0x80
    64e8:	e000      	b.n	64ec <mqtt_subscribe+0x120>
    64ea:	200b      	movs	r0, #11
    64ec:	4240      	negs	r0, r0
    64ee:	46bd      	mov	sp, r7
    64f0:	b00b      	add	sp, #44	; 0x2c
    64f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    64f4:	00007131 	.word	0x00007131
    64f8:	00005ced 	.word	0x00005ced
    64fc:	00005395 	.word	0x00005395
    6500:	000053bd 	.word	0x000053bd
    6504:	00001031 	.word	0x00001031
    6508:	00005571 	.word	0x00005571
    650c:	8000007f 	.word	0x8000007f
    6510:	000053e1 	.word	0x000053e1
    6514:	000053f9 	.word	0x000053f9
    6518:	000053a5 	.word	0x000053a5

0000651c <_mqtt_ping>:
    651c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    651e:	23c0      	movs	r3, #192	; 0xc0
    6520:	a901      	add	r1, sp, #4
    6522:	2500      	movs	r5, #0
    6524:	700b      	strb	r3, [r1, #0]
    6526:	704d      	strb	r5, [r1, #1]
    6528:	42a8      	cmp	r0, r5
    652a:	d019      	beq.n	6560 <_mqtt_ping+0x44>
    652c:	1c04      	adds	r4, r0, #0
    652e:	3443      	adds	r4, #67	; 0x43
    6530:	7823      	ldrb	r3, [r4, #0]
    6532:	079a      	lsls	r2, r3, #30
    6534:	d516      	bpl.n	6564 <_mqtt_ping+0x48>
    6536:	071a      	lsls	r2, r3, #28
    6538:	d416      	bmi.n	6568 <_mqtt_ping+0x4c>
    653a:	2608      	movs	r6, #8
    653c:	4333      	orrs	r3, r6
    653e:	7023      	strb	r3, [r4, #0]
    6540:	7880      	ldrb	r0, [r0, #2]
    6542:	1c2b      	adds	r3, r5, #0
    6544:	b240      	sxtb	r0, r0
    6546:	2202      	movs	r2, #2
    6548:	4f09      	ldr	r7, [pc, #36]	; (6570 <_mqtt_ping+0x54>)
    654a:	47b8      	blx	r7
    654c:	1c2b      	adds	r3, r5, #0
    654e:	42a8      	cmp	r0, r5
    6550:	da0c      	bge.n	656c <_mqtt_ping+0x50>
    6552:	7823      	ldrb	r3, [r4, #0]
    6554:	43b3      	bics	r3, r6
    6556:	7023      	strb	r3, [r4, #0]
    6558:	4b06      	ldr	r3, [pc, #24]	; (6574 <_mqtt_ping+0x58>)
    655a:	4798      	blx	r3
    655c:	1c03      	adds	r3, r0, #0
    655e:	e005      	b.n	656c <_mqtt_ping+0x50>
    6560:	2316      	movs	r3, #22
    6562:	e002      	b.n	656a <_mqtt_ping+0x4e>
    6564:	2380      	movs	r3, #128	; 0x80
    6566:	e000      	b.n	656a <_mqtt_ping+0x4e>
    6568:	230b      	movs	r3, #11
    656a:	425b      	negs	r3, r3
    656c:	1c18      	adds	r0, r3, #0
    656e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6570:	00002bdd 	.word	0x00002bdd
    6574:	00005c9d 	.word	0x00005c9d

00006578 <mqtt_timer_callback>:
    6578:	b570      	push	{r4, r5, r6, lr}
    657a:	1c05      	adds	r5, r0, #0
    657c:	b086      	sub	sp, #24
    657e:	1c0e      	adds	r6, r1, #0
    6580:	1c14      	adds	r4, r2, #0
    6582:	2800      	cmp	r0, #0
    6584:	d012      	beq.n	65ac <mqtt_timer_callback+0x34>
    6586:	2a00      	cmp	r2, #0
    6588:	d010      	beq.n	65ac <mqtt_timer_callback+0x34>
    658a:	1c10      	adds	r0, r2, #0
    658c:	4b08      	ldr	r3, [pc, #32]	; (65b0 <mqtt_timer_callback+0x38>)
    658e:	4798      	blx	r3
    6590:	2800      	cmp	r0, #0
    6592:	da04      	bge.n	659e <mqtt_timer_callback+0x26>
    6594:	1c28      	adds	r0, r5, #0
    6596:	1c31      	adds	r1, r6, #0
    6598:	2200      	movs	r2, #0
    659a:	4b06      	ldr	r3, [pc, #24]	; (65b4 <mqtt_timer_callback+0x3c>)
    659c:	e005      	b.n	65aa <mqtt_timer_callback+0x32>
    659e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    65a0:	2b00      	cmp	r3, #0
    65a2:	d003      	beq.n	65ac <mqtt_timer_callback+0x34>
    65a4:	1c20      	adds	r0, r4, #0
    65a6:	2107      	movs	r1, #7
    65a8:	aa01      	add	r2, sp, #4
    65aa:	4798      	blx	r3
    65ac:	b006      	add	sp, #24
    65ae:	bd70      	pop	{r4, r5, r6, pc}
    65b0:	0000651d 	.word	0x0000651d
    65b4:	00005531 	.word	0x00005531

000065b8 <_mqtt_puback>:
    65b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    65ba:	2302      	movs	r3, #2
    65bc:	ac01      	add	r4, sp, #4
    65be:	2700      	movs	r7, #0
    65c0:	7063      	strb	r3, [r4, #1]
    65c2:	42b8      	cmp	r0, r7
    65c4:	d01e      	beq.n	6604 <_mqtt_puback+0x4c>
    65c6:	1c05      	adds	r5, r0, #0
    65c8:	3543      	adds	r5, #67	; 0x43
    65ca:	782b      	ldrb	r3, [r5, #0]
    65cc:	079e      	lsls	r6, r3, #30
    65ce:	d51b      	bpl.n	6608 <_mqtt_puback+0x50>
    65d0:	071e      	lsls	r6, r3, #28
    65d2:	d41b      	bmi.n	660c <_mqtt_puback+0x54>
    65d4:	2608      	movs	r6, #8
    65d6:	4333      	orrs	r3, r6
    65d8:	702b      	strb	r3, [r5, #0]
    65da:	7880      	ldrb	r0, [r0, #2]
    65dc:	7021      	strb	r1, [r4, #0]
    65de:	0a11      	lsrs	r1, r2, #8
    65e0:	70a1      	strb	r1, [r4, #2]
    65e2:	70e2      	strb	r2, [r4, #3]
    65e4:	1c21      	adds	r1, r4, #0
    65e6:	1c3b      	adds	r3, r7, #0
    65e8:	b240      	sxtb	r0, r0
    65ea:	2204      	movs	r2, #4
    65ec:	4c09      	ldr	r4, [pc, #36]	; (6614 <_mqtt_puback+0x5c>)
    65ee:	47a0      	blx	r4
    65f0:	1c3b      	adds	r3, r7, #0
    65f2:	42b8      	cmp	r0, r7
    65f4:	da0c      	bge.n	6610 <_mqtt_puback+0x58>
    65f6:	782b      	ldrb	r3, [r5, #0]
    65f8:	43b3      	bics	r3, r6
    65fa:	702b      	strb	r3, [r5, #0]
    65fc:	4b06      	ldr	r3, [pc, #24]	; (6618 <_mqtt_puback+0x60>)
    65fe:	4798      	blx	r3
    6600:	1c03      	adds	r3, r0, #0
    6602:	e005      	b.n	6610 <_mqtt_puback+0x58>
    6604:	2316      	movs	r3, #22
    6606:	e002      	b.n	660e <_mqtt_puback+0x56>
    6608:	2380      	movs	r3, #128	; 0x80
    660a:	e000      	b.n	660e <_mqtt_puback+0x56>
    660c:	230b      	movs	r3, #11
    660e:	425b      	negs	r3, r3
    6610:	1c18      	adds	r0, r3, #0
    6612:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    6614:	00002bdd 	.word	0x00002bdd
    6618:	00005c9d 	.word	0x00005c9d

0000661c <mqtt_clear_conn>:
    661c:	b530      	push	{r4, r5, lr}
    661e:	1c04      	adds	r4, r0, #0
    6620:	b087      	sub	sp, #28
    6622:	2800      	cmp	r0, #0
    6624:	d01c      	beq.n	6660 <mqtt_clear_conn+0x44>
    6626:	2002      	movs	r0, #2
    6628:	4b0e      	ldr	r3, [pc, #56]	; (6664 <mqtt_clear_conn+0x48>)
    662a:	5620      	ldrsb	r0, [r4, r0]
    662c:	4798      	blx	r3
    662e:	1c23      	adds	r3, r4, #0
    6630:	3343      	adds	r3, #67	; 0x43
    6632:	781a      	ldrb	r2, [r3, #0]
    6634:	21fc      	movs	r1, #252	; 0xfc
    6636:	0795      	lsls	r5, r2, #30
    6638:	400a      	ands	r2, r1
    663a:	701a      	strb	r2, [r3, #0]
    663c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
    663e:	6de0      	ldr	r0, [r4, #92]	; 0x5c
    6640:	9301      	str	r3, [sp, #4]
    6642:	2300      	movs	r3, #0
    6644:	64e3      	str	r3, [r4, #76]	; 0x4c
    6646:	6d21      	ldr	r1, [r4, #80]	; 0x50
    6648:	4b07      	ldr	r3, [pc, #28]	; (6668 <mqtt_clear_conn+0x4c>)
    664a:	4798      	blx	r3
    664c:	6d63      	ldr	r3, [r4, #84]	; 0x54
    664e:	0fed      	lsrs	r5, r5, #31
    6650:	2b00      	cmp	r3, #0
    6652:	d005      	beq.n	6660 <mqtt_clear_conn+0x44>
    6654:	2d00      	cmp	r5, #0
    6656:	d003      	beq.n	6660 <mqtt_clear_conn+0x44>
    6658:	1c20      	adds	r0, r4, #0
    665a:	2105      	movs	r1, #5
    665c:	aa01      	add	r2, sp, #4
    665e:	4798      	blx	r3
    6660:	b007      	add	sp, #28
    6662:	bd30      	pop	{r4, r5, pc}
    6664:	00002d1d 	.word	0x00002d1d
    6668:	00005561 	.word	0x00005561

0000666c <mqtt_disconnect>:
    666c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    666e:	23e0      	movs	r3, #224	; 0xe0
    6670:	ae01      	add	r6, sp, #4
    6672:	2700      	movs	r7, #0
    6674:	1c05      	adds	r5, r0, #0
    6676:	7033      	strb	r3, [r6, #0]
    6678:	7077      	strb	r7, [r6, #1]
    667a:	42b8      	cmp	r0, r7
    667c:	d036      	beq.n	66ec <mqtt_disconnect+0x80>
    667e:	1c04      	adds	r4, r0, #0
    6680:	3443      	adds	r4, #67	; 0x43
    6682:	7823      	ldrb	r3, [r4, #0]
    6684:	079a      	lsls	r2, r3, #30
    6686:	d533      	bpl.n	66f0 <mqtt_disconnect+0x84>
    6688:	42b9      	cmp	r1, r7
    668a:	d12b      	bne.n	66e4 <mqtt_disconnect+0x78>
    668c:	071a      	lsls	r2, r3, #28
    668e:	d414      	bmi.n	66ba <mqtt_disconnect+0x4e>
    6690:	7823      	ldrb	r3, [r4, #0]
    6692:	2210      	movs	r2, #16
    6694:	4313      	orrs	r3, r2
    6696:	2708      	movs	r7, #8
    6698:	433b      	orrs	r3, r7
    669a:	7023      	strb	r3, [r4, #0]
    669c:	2002      	movs	r0, #2
    669e:	5628      	ldrsb	r0, [r5, r0]
    66a0:	1c31      	adds	r1, r6, #0
    66a2:	2202      	movs	r2, #2
    66a4:	2300      	movs	r3, #0
    66a6:	4d15      	ldr	r5, [pc, #84]	; (66fc <mqtt_disconnect+0x90>)
    66a8:	47a8      	blx	r5
    66aa:	2800      	cmp	r0, #0
    66ac:	da14      	bge.n	66d8 <mqtt_disconnect+0x6c>
    66ae:	7823      	ldrb	r3, [r4, #0]
    66b0:	43bb      	bics	r3, r7
    66b2:	7023      	strb	r3, [r4, #0]
    66b4:	4b12      	ldr	r3, [pc, #72]	; (6700 <mqtt_disconnect+0x94>)
    66b6:	4798      	blx	r3
    66b8:	e01e      	b.n	66f8 <mqtt_disconnect+0x8c>
    66ba:	1c03      	adds	r3, r0, #0
    66bc:	3370      	adds	r3, #112	; 0x70
    66be:	781b      	ldrb	r3, [r3, #0]
    66c0:	2b00      	cmp	r3, #0
    66c2:	d117      	bne.n	66f4 <mqtt_disconnect+0x88>
    66c4:	7823      	ldrb	r3, [r4, #0]
    66c6:	071a      	lsls	r2, r3, #28
    66c8:	d5e2      	bpl.n	6690 <mqtt_disconnect+0x24>
    66ca:	4b0e      	ldr	r3, [pc, #56]	; (6704 <mqtt_disconnect+0x98>)
    66cc:	2000      	movs	r0, #0
    66ce:	4798      	blx	r3
    66d0:	6de8      	ldr	r0, [r5, #92]	; 0x5c
    66d2:	4b0d      	ldr	r3, [pc, #52]	; (6708 <mqtt_disconnect+0x9c>)
    66d4:	4798      	blx	r3
    66d6:	e7f5      	b.n	66c4 <mqtt_disconnect+0x58>
    66d8:	7823      	ldrb	r3, [r4, #0]
    66da:	2202      	movs	r2, #2
    66dc:	4393      	bics	r3, r2
    66de:	7023      	strb	r3, [r4, #0]
    66e0:	2000      	movs	r0, #0
    66e2:	e009      	b.n	66f8 <mqtt_disconnect+0x8c>
    66e4:	4b09      	ldr	r3, [pc, #36]	; (670c <mqtt_disconnect+0xa0>)
    66e6:	4798      	blx	r3
    66e8:	1c38      	adds	r0, r7, #0
    66ea:	e005      	b.n	66f8 <mqtt_disconnect+0x8c>
    66ec:	2016      	movs	r0, #22
    66ee:	e002      	b.n	66f6 <mqtt_disconnect+0x8a>
    66f0:	2080      	movs	r0, #128	; 0x80
    66f2:	e000      	b.n	66f6 <mqtt_disconnect+0x8a>
    66f4:	200b      	movs	r0, #11
    66f6:	4240      	negs	r0, r0
    66f8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    66fa:	46c0      	nop			; (mov r8, r8)
    66fc:	00002bdd 	.word	0x00002bdd
    6700:	00005c9d 	.word	0x00005c9d
    6704:	00001031 	.word	0x00001031
    6708:	00005571 	.word	0x00005571
    670c:	0000661d 	.word	0x0000661d

00006710 <_mqtt_recv_handler>:
    6710:	b5f0      	push	{r4, r5, r6, r7, lr}
    6712:	1c04      	adds	r4, r0, #0
    6714:	6e40      	ldr	r0, [r0, #100]	; 0x64
    6716:	230f      	movs	r3, #15
    6718:	7802      	ldrb	r2, [r0, #0]
    671a:	b087      	sub	sp, #28
    671c:	1c15      	adds	r5, r2, #0
    671e:	439d      	bics	r5, r3
    6720:	2d50      	cmp	r5, #80	; 0x50
    6722:	d100      	bne.n	6726 <_mqtt_recv_handler+0x16>
    6724:	e098      	b.n	6858 <_mqtt_recv_handler+0x148>
    6726:	d808      	bhi.n	673a <_mqtt_recv_handler+0x2a>
    6728:	2d30      	cmp	r5, #48	; 0x30
    672a:	d03f      	beq.n	67ac <_mqtt_recv_handler+0x9c>
    672c:	2d40      	cmp	r5, #64	; 0x40
    672e:	d100      	bne.n	6732 <_mqtt_recv_handler+0x22>
    6730:	e0b3      	b.n	689a <_mqtt_recv_handler+0x18a>
    6732:	2d20      	cmp	r5, #32
    6734:	d000      	beq.n	6738 <_mqtt_recv_handler+0x28>
    6736:	e0c3      	b.n	68c0 <_mqtt_recv_handler+0x1b0>
    6738:	e00e      	b.n	6758 <_mqtt_recv_handler+0x48>
    673a:	2d70      	cmp	r5, #112	; 0x70
    673c:	d100      	bne.n	6740 <_mqtt_recv_handler+0x30>
    673e:	e0ac      	b.n	689a <_mqtt_recv_handler+0x18a>
    6740:	d803      	bhi.n	674a <_mqtt_recv_handler+0x3a>
    6742:	2d60      	cmp	r5, #96	; 0x60
    6744:	d100      	bne.n	6748 <_mqtt_recv_handler+0x38>
    6746:	e096      	b.n	6876 <_mqtt_recv_handler+0x166>
    6748:	e0ba      	b.n	68c0 <_mqtt_recv_handler+0x1b0>
    674a:	2d90      	cmp	r5, #144	; 0x90
    674c:	d100      	bne.n	6750 <_mqtt_recv_handler+0x40>
    674e:	e0aa      	b.n	68a6 <_mqtt_recv_handler+0x196>
    6750:	2db0      	cmp	r5, #176	; 0xb0
    6752:	d100      	bne.n	6756 <_mqtt_recv_handler+0x46>
    6754:	e0ad      	b.n	68b2 <_mqtt_recv_handler+0x1a2>
    6756:	e0b3      	b.n	68c0 <_mqtt_recv_handler+0x1b0>
    6758:	aa01      	add	r2, sp, #4
    675a:	2303      	movs	r3, #3
    675c:	2901      	cmp	r1, #1
    675e:	d900      	bls.n	6762 <_mqtt_recv_handler+0x52>
    6760:	78c3      	ldrb	r3, [r0, #3]
    6762:	7013      	strb	r3, [r2, #0]
    6764:	7813      	ldrb	r3, [r2, #0]
    6766:	2b00      	cmp	r3, #0
    6768:	d00d      	beq.n	6786 <_mqtt_recv_handler+0x76>
    676a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    676c:	2b00      	cmp	r3, #0
    676e:	d002      	beq.n	6776 <_mqtt_recv_handler+0x66>
    6770:	1c20      	adds	r0, r4, #0
    6772:	2101      	movs	r1, #1
    6774:	4798      	blx	r3
    6776:	236f      	movs	r3, #111	; 0x6f
    6778:	425b      	negs	r3, r3
    677a:	64e3      	str	r3, [r4, #76]	; 0x4c
    677c:	1c20      	adds	r0, r4, #0
    677e:	2100      	movs	r1, #0
    6780:	4b50      	ldr	r3, [pc, #320]	; (68c4 <_mqtt_recv_handler+0x1b4>)
    6782:	4798      	blx	r3
    6784:	e09c      	b.n	68c0 <_mqtt_recv_handler+0x1b0>
    6786:	1c23      	adds	r3, r4, #0
    6788:	3343      	adds	r3, #67	; 0x43
    678a:	7819      	ldrb	r1, [r3, #0]
    678c:	0789      	lsls	r1, r1, #30
    678e:	0fc9      	lsrs	r1, r1, #31
    6790:	d105      	bne.n	679e <_mqtt_recv_handler+0x8e>
    6792:	781a      	ldrb	r2, [r3, #0]
    6794:	64e1      	str	r1, [r4, #76]	; 0x4c
    6796:	2102      	movs	r1, #2
    6798:	430a      	orrs	r2, r1
    679a:	701a      	strb	r2, [r3, #0]
    679c:	e090      	b.n	68c0 <_mqtt_recv_handler+0x1b0>
    679e:	6d63      	ldr	r3, [r4, #84]	; 0x54
    67a0:	2b00      	cmp	r3, #0
    67a2:	d100      	bne.n	67a6 <_mqtt_recv_handler+0x96>
    67a4:	e08c      	b.n	68c0 <_mqtt_recv_handler+0x1b0>
    67a6:	1c20      	adds	r0, r4, #0
    67a8:	2101      	movs	r1, #1
    67aa:	e088      	b.n	68be <_mqtt_recv_handler+0x1ae>
    67ac:	ad01      	add	r5, sp, #4
    67ae:	0713      	lsls	r3, r2, #28
    67b0:	7c2a      	ldrb	r2, [r5, #16]
    67b2:	0fdb      	lsrs	r3, r3, #31
    67b4:	2604      	movs	r6, #4
    67b6:	009b      	lsls	r3, r3, #2
    67b8:	43b2      	bics	r2, r6
    67ba:	431a      	orrs	r2, r3
    67bc:	742a      	strb	r2, [r5, #16]
    67be:	7807      	ldrb	r7, [r0, #0]
    67c0:	2303      	movs	r3, #3
    67c2:	b2d2      	uxtb	r2, r2
    67c4:	087f      	lsrs	r7, r7, #1
    67c6:	439a      	bics	r2, r3
    67c8:	401f      	ands	r7, r3
    67ca:	1c13      	adds	r3, r2, #0
    67cc:	433b      	orrs	r3, r7
    67ce:	742b      	strb	r3, [r5, #16]
    67d0:	1c43      	adds	r3, r0, #1
    67d2:	7818      	ldrb	r0, [r3, #0]
    67d4:	1c5a      	adds	r2, r3, #1
    67d6:	287f      	cmp	r0, #127	; 0x7f
    67d8:	d901      	bls.n	67de <_mqtt_recv_handler+0xce>
    67da:	1c13      	adds	r3, r2, #0
    67dc:	e7f9      	b.n	67d2 <_mqtt_recv_handler+0xc2>
    67de:	7858      	ldrb	r0, [r3, #1]
    67e0:	789e      	ldrb	r6, [r3, #2]
    67e2:	0200      	lsls	r0, r0, #8
    67e4:	4330      	orrs	r0, r6
    67e6:	3303      	adds	r3, #3
    67e8:	2600      	movs	r6, #0
    67ea:	6068      	str	r0, [r5, #4]
    67ec:	9301      	str	r3, [sp, #4]
    67ee:	1818      	adds	r0, r3, r0
    67f0:	42b7      	cmp	r7, r6
    67f2:	d004      	beq.n	67fe <_mqtt_recv_handler+0xee>
    67f4:	7806      	ldrb	r6, [r0, #0]
    67f6:	7843      	ldrb	r3, [r0, #1]
    67f8:	0236      	lsls	r6, r6, #8
    67fa:	431e      	orrs	r6, r3
    67fc:	3002      	adds	r0, #2
    67fe:	1851      	adds	r1, r2, r1
    6800:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6802:	60a8      	str	r0, [r5, #8]
    6804:	1a08      	subs	r0, r1, r0
    6806:	60e8      	str	r0, [r5, #12]
    6808:	2b00      	cmp	r3, #0
    680a:	d003      	beq.n	6814 <_mqtt_recv_handler+0x104>
    680c:	1c20      	adds	r0, r4, #0
    680e:	2106      	movs	r1, #6
    6810:	1c2a      	adds	r2, r5, #0
    6812:	4798      	blx	r3
    6814:	7c2b      	ldrb	r3, [r5, #16]
    6816:	079b      	lsls	r3, r3, #30
    6818:	0f9b      	lsrs	r3, r3, #30
    681a:	2b01      	cmp	r3, #1
    681c:	d10b      	bne.n	6836 <_mqtt_recv_handler+0x126>
    681e:	b2b6      	uxth	r6, r6
    6820:	1c20      	adds	r0, r4, #0
    6822:	2140      	movs	r1, #64	; 0x40
    6824:	1c32      	adds	r2, r6, #0
    6826:	4b28      	ldr	r3, [pc, #160]	; (68c8 <_mqtt_recv_handler+0x1b8>)
    6828:	4798      	blx	r3
    682a:	2800      	cmp	r0, #0
    682c:	d048      	beq.n	68c0 <_mqtt_recv_handler+0x1b0>
    682e:	1c23      	adds	r3, r4, #0
    6830:	3348      	adds	r3, #72	; 0x48
    6832:	2240      	movs	r2, #64	; 0x40
    6834:	e00c      	b.n	6850 <_mqtt_recv_handler+0x140>
    6836:	2b02      	cmp	r3, #2
    6838:	d142      	bne.n	68c0 <_mqtt_recv_handler+0x1b0>
    683a:	b2b6      	uxth	r6, r6
    683c:	1c20      	adds	r0, r4, #0
    683e:	2150      	movs	r1, #80	; 0x50
    6840:	1c32      	adds	r2, r6, #0
    6842:	4b21      	ldr	r3, [pc, #132]	; (68c8 <_mqtt_recv_handler+0x1b8>)
    6844:	4798      	blx	r3
    6846:	2800      	cmp	r0, #0
    6848:	d03a      	beq.n	68c0 <_mqtt_recv_handler+0x1b0>
    684a:	1c23      	adds	r3, r4, #0
    684c:	3348      	adds	r3, #72	; 0x48
    684e:	2250      	movs	r2, #80	; 0x50
    6850:	344a      	adds	r4, #74	; 0x4a
    6852:	701a      	strb	r2, [r3, #0]
    6854:	8026      	strh	r6, [r4, #0]
    6856:	e033      	b.n	68c0 <_mqtt_recv_handler+0x1b0>
    6858:	7885      	ldrb	r5, [r0, #2]
    685a:	78c3      	ldrb	r3, [r0, #3]
    685c:	022d      	lsls	r5, r5, #8
    685e:	431d      	orrs	r5, r3
    6860:	1c20      	adds	r0, r4, #0
    6862:	2162      	movs	r1, #98	; 0x62
    6864:	1c2a      	adds	r2, r5, #0
    6866:	4b18      	ldr	r3, [pc, #96]	; (68c8 <_mqtt_recv_handler+0x1b8>)
    6868:	4798      	blx	r3
    686a:	2800      	cmp	r0, #0
    686c:	d028      	beq.n	68c0 <_mqtt_recv_handler+0x1b0>
    686e:	1c23      	adds	r3, r4, #0
    6870:	3348      	adds	r3, #72	; 0x48
    6872:	2260      	movs	r2, #96	; 0x60
    6874:	e00d      	b.n	6892 <_mqtt_recv_handler+0x182>
    6876:	7885      	ldrb	r5, [r0, #2]
    6878:	78c3      	ldrb	r3, [r0, #3]
    687a:	022d      	lsls	r5, r5, #8
    687c:	431d      	orrs	r5, r3
    687e:	1c20      	adds	r0, r4, #0
    6880:	2170      	movs	r1, #112	; 0x70
    6882:	1c2a      	adds	r2, r5, #0
    6884:	4b10      	ldr	r3, [pc, #64]	; (68c8 <_mqtt_recv_handler+0x1b8>)
    6886:	4798      	blx	r3
    6888:	2800      	cmp	r0, #0
    688a:	d019      	beq.n	68c0 <_mqtt_recv_handler+0x1b0>
    688c:	1c23      	adds	r3, r4, #0
    688e:	3348      	adds	r3, #72	; 0x48
    6890:	2270      	movs	r2, #112	; 0x70
    6892:	344a      	adds	r4, #74	; 0x4a
    6894:	701a      	strb	r2, [r3, #0]
    6896:	8025      	strh	r5, [r4, #0]
    6898:	e012      	b.n	68c0 <_mqtt_recv_handler+0x1b0>
    689a:	6d63      	ldr	r3, [r4, #84]	; 0x54
    689c:	2b00      	cmp	r3, #0
    689e:	d00f      	beq.n	68c0 <_mqtt_recv_handler+0x1b0>
    68a0:	1c20      	adds	r0, r4, #0
    68a2:	2102      	movs	r1, #2
    68a4:	e00a      	b.n	68bc <_mqtt_recv_handler+0x1ac>
    68a6:	6d63      	ldr	r3, [r4, #84]	; 0x54
    68a8:	2b00      	cmp	r3, #0
    68aa:	d009      	beq.n	68c0 <_mqtt_recv_handler+0x1b0>
    68ac:	1c20      	adds	r0, r4, #0
    68ae:	2103      	movs	r1, #3
    68b0:	e004      	b.n	68bc <_mqtt_recv_handler+0x1ac>
    68b2:	6d63      	ldr	r3, [r4, #84]	; 0x54
    68b4:	2b00      	cmp	r3, #0
    68b6:	d003      	beq.n	68c0 <_mqtt_recv_handler+0x1b0>
    68b8:	1c20      	adds	r0, r4, #0
    68ba:	2104      	movs	r1, #4
    68bc:	aa01      	add	r2, sp, #4
    68be:	4798      	blx	r3
    68c0:	b007      	add	sp, #28
    68c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    68c4:	0000666d 	.word	0x0000666d
    68c8:	000065b9 	.word	0x000065b9

000068cc <mqtt_recv_packet>:
    68cc:	b538      	push	{r3, r4, r5, lr}
    68ce:	1e04      	subs	r4, r0, #0
    68d0:	d017      	beq.n	6902 <mqtt_recv_packet+0x36>
    68d2:	6c42      	ldr	r2, [r0, #68]	; 0x44
    68d4:	6e83      	ldr	r3, [r0, #104]	; 0x68
    68d6:	429a      	cmp	r2, r3
    68d8:	d906      	bls.n	68e8 <mqtt_recv_packet+0x1c>
    68da:	238b      	movs	r3, #139	; 0x8b
    68dc:	425b      	negs	r3, r3
    68de:	64c3      	str	r3, [r0, #76]	; 0x4c
    68e0:	2100      	movs	r1, #0
    68e2:	4b08      	ldr	r3, [pc, #32]	; (6904 <mqtt_recv_packet+0x38>)
    68e4:	4798      	blx	r3
    68e6:	e00c      	b.n	6902 <mqtt_recv_packet+0x36>
    68e8:	6c62      	ldr	r2, [r4, #68]	; 0x44
    68ea:	6e63      	ldr	r3, [r4, #100]	; 0x64
    68ec:	2002      	movs	r0, #2
    68ee:	1899      	adds	r1, r3, r2
    68f0:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    68f2:	5620      	ldrsb	r0, [r4, r0]
    68f4:	1a9a      	subs	r2, r3, r2
    68f6:	b292      	uxth	r2, r2
    68f8:	2300      	movs	r3, #0
    68fa:	4d03      	ldr	r5, [pc, #12]	; (6908 <mqtt_recv_packet+0x3c>)
    68fc:	47a8      	blx	r5
    68fe:	2800      	cmp	r0, #0
    6900:	d1f2      	bne.n	68e8 <mqtt_recv_packet+0x1c>
    6902:	bd38      	pop	{r3, r4, r5, pc}
    6904:	0000666d 	.word	0x0000666d
    6908:	00002c79 	.word	0x00002c79

0000690c <mqtt_recved_packet>:
    690c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    690e:	1e04      	subs	r4, r0, #0
    6910:	d042      	beq.n	6998 <mqtt_recved_packet+0x8c>
    6912:	6c63      	ldr	r3, [r4, #68]	; 0x44
    6914:	6e67      	ldr	r7, [r4, #100]	; 0x64
    6916:	18ca      	adds	r2, r1, r3
    6918:	2301      	movs	r3, #1
    691a:	9701      	str	r7, [sp, #4]
    691c:	6462      	str	r2, [r4, #68]	; 0x44
    691e:	2600      	movs	r6, #0
    6920:	1c1d      	adds	r5, r3, #0
    6922:	42a9      	cmp	r1, r5
    6924:	dc03      	bgt.n	692e <mqtt_recved_packet+0x22>
    6926:	1c20      	adds	r0, r4, #0
    6928:	4b1c      	ldr	r3, [pc, #112]	; (699c <mqtt_recved_packet+0x90>)
    692a:	4798      	blx	r3
    692c:	e034      	b.n	6998 <mqtt_recved_packet+0x8c>
    692e:	9f01      	ldr	r7, [sp, #4]
    6930:	5d78      	ldrb	r0, [r7, r5]
    6932:	01df      	lsls	r7, r3, #7
    6934:	46bc      	mov	ip, r7
    6936:	2d03      	cmp	r5, #3
    6938:	d101      	bne.n	693e <mqtt_recved_packet+0x32>
    693a:	234d      	movs	r3, #77	; 0x4d
    693c:	e00e      	b.n	695c <mqtt_recved_packet+0x50>
    693e:	277f      	movs	r7, #127	; 0x7f
    6940:	4007      	ands	r7, r0
    6942:	437b      	muls	r3, r7
    6944:	b240      	sxtb	r0, r0
    6946:	3501      	adds	r5, #1
    6948:	18f6      	adds	r6, r6, r3
    694a:	2800      	cmp	r0, #0
    694c:	da01      	bge.n	6952 <mqtt_recved_packet+0x46>
    694e:	4663      	mov	r3, ip
    6950:	e7e7      	b.n	6922 <mqtt_recved_packet+0x16>
    6952:	6ea3      	ldr	r3, [r4, #104]	; 0x68
    6954:	19af      	adds	r7, r5, r6
    6956:	429f      	cmp	r7, r3
    6958:	d907      	bls.n	696a <mqtt_recved_packet+0x5e>
    695a:	238b      	movs	r3, #139	; 0x8b
    695c:	425b      	negs	r3, r3
    695e:	64e3      	str	r3, [r4, #76]	; 0x4c
    6960:	1c20      	adds	r0, r4, #0
    6962:	2100      	movs	r1, #0
    6964:	4b0e      	ldr	r3, [pc, #56]	; (69a0 <mqtt_recved_packet+0x94>)
    6966:	4798      	blx	r3
    6968:	e016      	b.n	6998 <mqtt_recved_packet+0x8c>
    696a:	42ba      	cmp	r2, r7
    696c:	d314      	bcc.n	6998 <mqtt_recved_packet+0x8c>
    696e:	4b0d      	ldr	r3, [pc, #52]	; (69a4 <mqtt_recved_packet+0x98>)
    6970:	1c20      	adds	r0, r4, #0
    6972:	1c31      	adds	r1, r6, #0
    6974:	4798      	blx	r3
    6976:	6c63      	ldr	r3, [r4, #68]	; 0x44
    6978:	42bb      	cmp	r3, r7
    697a:	d102      	bne.n	6982 <mqtt_recved_packet+0x76>
    697c:	2300      	movs	r3, #0
    697e:	6463      	str	r3, [r4, #68]	; 0x44
    6980:	e00a      	b.n	6998 <mqtt_recved_packet+0x8c>
    6982:	1b9e      	subs	r6, r3, r6
    6984:	9b01      	ldr	r3, [sp, #4]
    6986:	1b75      	subs	r5, r6, r5
    6988:	19d9      	adds	r1, r3, r7
    698a:	1c18      	adds	r0, r3, #0
    698c:	1c2a      	adds	r2, r5, #0
    698e:	4b06      	ldr	r3, [pc, #24]	; (69a8 <mqtt_recved_packet+0x9c>)
    6990:	4798      	blx	r3
    6992:	6465      	str	r5, [r4, #68]	; 0x44
    6994:	2100      	movs	r1, #0
    6996:	e7bc      	b.n	6912 <mqtt_recved_packet+0x6>
    6998:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    699a:	46c0      	nop			; (mov r8, r8)
    699c:	000068cd 	.word	0x000068cd
    69a0:	0000666d 	.word	0x0000666d
    69a4:	00006711 	.word	0x00006711
    69a8:	00006cd7 	.word	0x00006cd7

000069ac <mqtt_socket_event_handler>:
    69ac:	b570      	push	{r4, r5, r6, lr}
    69ae:	4d37      	ldr	r5, [pc, #220]	; (6a8c <mqtt_socket_event_handler+0xe0>)
    69b0:	0086      	lsls	r6, r0, #2
    69b2:	5974      	ldr	r4, [r6, r5]
    69b4:	b086      	sub	sp, #24
    69b6:	2c00      	cmp	r4, #0
    69b8:	d066      	beq.n	6a88 <mqtt_socket_event_handler+0xdc>
    69ba:	2906      	cmp	r1, #6
    69bc:	d02b      	beq.n	6a16 <mqtt_socket_event_handler+0x6a>
    69be:	2907      	cmp	r1, #7
    69c0:	d039      	beq.n	6a36 <mqtt_socket_event_handler+0x8a>
    69c2:	2905      	cmp	r1, #5
    69c4:	d160      	bne.n	6a88 <mqtt_socket_event_handler+0xdc>
    69c6:	2001      	movs	r0, #1
    69c8:	5610      	ldrsb	r0, [r2, r0]
    69ca:	4b31      	ldr	r3, [pc, #196]	; (6a90 <mqtt_socket_event_handler+0xe4>)
    69cc:	4798      	blx	r3
    69ce:	9001      	str	r0, [sp, #4]
    69d0:	2800      	cmp	r0, #0
    69d2:	da06      	bge.n	69e2 <mqtt_socket_event_handler+0x36>
    69d4:	2002      	movs	r0, #2
    69d6:	4b2f      	ldr	r3, [pc, #188]	; (6a94 <mqtt_socket_event_handler+0xe8>)
    69d8:	5620      	ldrsb	r0, [r4, r0]
    69da:	4798      	blx	r3
    69dc:	2300      	movs	r3, #0
    69de:	5173      	str	r3, [r6, r5]
    69e0:	e011      	b.n	6a06 <mqtt_socket_event_handler+0x5a>
    69e2:	1c23      	adds	r3, r4, #0
    69e4:	3343      	adds	r3, #67	; 0x43
    69e6:	781a      	ldrb	r2, [r3, #0]
    69e8:	2101      	movs	r1, #1
    69ea:	430a      	orrs	r2, r1
    69ec:	701a      	strb	r2, [r3, #0]
    69ee:	331d      	adds	r3, #29
    69f0:	881b      	ldrh	r3, [r3, #0]
    69f2:	2b00      	cmp	r3, #0
    69f4:	d004      	beq.n	6a00 <mqtt_socket_event_handler+0x54>
    69f6:	6de0      	ldr	r0, [r4, #92]	; 0x5c
    69f8:	6d21      	ldr	r1, [r4, #80]	; 0x50
    69fa:	2200      	movs	r2, #0
    69fc:	4b26      	ldr	r3, [pc, #152]	; (6a98 <mqtt_socket_event_handler+0xec>)
    69fe:	4798      	blx	r3
    6a00:	1c20      	adds	r0, r4, #0
    6a02:	4b26      	ldr	r3, [pc, #152]	; (6a9c <mqtt_socket_event_handler+0xf0>)
    6a04:	4798      	blx	r3
    6a06:	6d63      	ldr	r3, [r4, #84]	; 0x54
    6a08:	2b00      	cmp	r3, #0
    6a0a:	d03d      	beq.n	6a88 <mqtt_socket_event_handler+0xdc>
    6a0c:	1c20      	adds	r0, r4, #0
    6a0e:	2100      	movs	r1, #0
    6a10:	aa01      	add	r2, sp, #4
    6a12:	4798      	blx	r3
    6a14:	e038      	b.n	6a88 <mqtt_socket_event_handler+0xdc>
    6a16:	2304      	movs	r3, #4
    6a18:	5ed1      	ldrsh	r1, [r2, r3]
    6a1a:	2900      	cmp	r1, #0
    6a1c:	dd03      	ble.n	6a26 <mqtt_socket_event_handler+0x7a>
    6a1e:	1c20      	adds	r0, r4, #0
    6a20:	4b1f      	ldr	r3, [pc, #124]	; (6aa0 <mqtt_socket_event_handler+0xf4>)
    6a22:	4798      	blx	r3
    6a24:	e003      	b.n	6a2e <mqtt_socket_event_handler+0x82>
    6a26:	1c0b      	adds	r3, r1, #0
    6a28:	1c08      	adds	r0, r1, #0
    6a2a:	330d      	adds	r3, #13
    6a2c:	d11a      	bne.n	6a64 <mqtt_socket_event_handler+0xb8>
    6a2e:	4b1b      	ldr	r3, [pc, #108]	; (6a9c <mqtt_socket_event_handler+0xf0>)
    6a30:	1c20      	adds	r0, r4, #0
    6a32:	4798      	blx	r3
    6a34:	e028      	b.n	6a88 <mqtt_socket_event_handler+0xdc>
    6a36:	1c23      	adds	r3, r4, #0
    6a38:	3343      	adds	r3, #67	; 0x43
    6a3a:	8810      	ldrh	r0, [r2, #0]
    6a3c:	781a      	ldrb	r2, [r3, #0]
    6a3e:	0751      	lsls	r1, r2, #29
    6a40:	d402      	bmi.n	6a48 <mqtt_socket_event_handler+0x9c>
    6a42:	2108      	movs	r1, #8
    6a44:	438a      	bics	r2, r1
    6a46:	701a      	strb	r2, [r3, #0]
    6a48:	781a      	ldrb	r2, [r3, #0]
    6a4a:	2104      	movs	r1, #4
    6a4c:	438a      	bics	r2, r1
    6a4e:	701a      	strb	r2, [r3, #0]
    6a50:	06d3      	lsls	r3, r2, #27
    6a52:	0fde      	lsrs	r6, r3, #31
    6a54:	b200      	sxth	r0, r0
    6a56:	2b00      	cmp	r3, #0
    6a58:	db02      	blt.n	6a60 <mqtt_socket_event_handler+0xb4>
    6a5a:	2800      	cmp	r0, #0
    6a5c:	da08      	bge.n	6a70 <mqtt_socket_event_handler+0xc4>
    6a5e:	e001      	b.n	6a64 <mqtt_socket_event_handler+0xb8>
    6a60:	2800      	cmp	r0, #0
    6a62:	da02      	bge.n	6a6a <mqtt_socket_event_handler+0xbe>
    6a64:	4b0a      	ldr	r3, [pc, #40]	; (6a90 <mqtt_socket_event_handler+0xe4>)
    6a66:	4798      	blx	r3
    6a68:	64e0      	str	r0, [r4, #76]	; 0x4c
    6a6a:	1c20      	adds	r0, r4, #0
    6a6c:	4b0d      	ldr	r3, [pc, #52]	; (6aa4 <mqtt_socket_event_handler+0xf8>)
    6a6e:	e7e0      	b.n	6a32 <mqtt_socket_event_handler+0x86>
    6a70:	1c25      	adds	r5, r4, #0
    6a72:	3548      	adds	r5, #72	; 0x48
    6a74:	7829      	ldrb	r1, [r5, #0]
    6a76:	2900      	cmp	r1, #0
    6a78:	d006      	beq.n	6a88 <mqtt_socket_event_handler+0xdc>
    6a7a:	1c23      	adds	r3, r4, #0
    6a7c:	334a      	adds	r3, #74	; 0x4a
    6a7e:	881a      	ldrh	r2, [r3, #0]
    6a80:	1c20      	adds	r0, r4, #0
    6a82:	4b09      	ldr	r3, [pc, #36]	; (6aa8 <mqtt_socket_event_handler+0xfc>)
    6a84:	4798      	blx	r3
    6a86:	702e      	strb	r6, [r5, #0]
    6a88:	b006      	add	sp, #24
    6a8a:	bd70      	pop	{r4, r5, r6, pc}
    6a8c:	200002bc 	.word	0x200002bc
    6a90:	00005c9d 	.word	0x00005c9d
    6a94:	00002d1d 	.word	0x00002d1d
    6a98:	00005531 	.word	0x00005531
    6a9c:	000068cd 	.word	0x000068cd
    6aa0:	0000690d 	.word	0x0000690d
    6aa4:	0000661d 	.word	0x0000661d
    6aa8:	000065b9 	.word	0x000065b9

00006aac <__gnu_thumb1_case_uqi>:
    6aac:	b402      	push	{r1}
    6aae:	4671      	mov	r1, lr
    6ab0:	0849      	lsrs	r1, r1, #1
    6ab2:	0049      	lsls	r1, r1, #1
    6ab4:	5c09      	ldrb	r1, [r1, r0]
    6ab6:	0049      	lsls	r1, r1, #1
    6ab8:	448e      	add	lr, r1
    6aba:	bc02      	pop	{r1}
    6abc:	4770      	bx	lr
    6abe:	46c0      	nop			; (mov r8, r8)

00006ac0 <__aeabi_uidiv>:
    6ac0:	2900      	cmp	r1, #0
    6ac2:	d034      	beq.n	6b2e <.udivsi3_skip_div0_test+0x6a>

00006ac4 <.udivsi3_skip_div0_test>:
    6ac4:	2301      	movs	r3, #1
    6ac6:	2200      	movs	r2, #0
    6ac8:	b410      	push	{r4}
    6aca:	4288      	cmp	r0, r1
    6acc:	d32c      	bcc.n	6b28 <.udivsi3_skip_div0_test+0x64>
    6ace:	2401      	movs	r4, #1
    6ad0:	0724      	lsls	r4, r4, #28
    6ad2:	42a1      	cmp	r1, r4
    6ad4:	d204      	bcs.n	6ae0 <.udivsi3_skip_div0_test+0x1c>
    6ad6:	4281      	cmp	r1, r0
    6ad8:	d202      	bcs.n	6ae0 <.udivsi3_skip_div0_test+0x1c>
    6ada:	0109      	lsls	r1, r1, #4
    6adc:	011b      	lsls	r3, r3, #4
    6ade:	e7f8      	b.n	6ad2 <.udivsi3_skip_div0_test+0xe>
    6ae0:	00e4      	lsls	r4, r4, #3
    6ae2:	42a1      	cmp	r1, r4
    6ae4:	d204      	bcs.n	6af0 <.udivsi3_skip_div0_test+0x2c>
    6ae6:	4281      	cmp	r1, r0
    6ae8:	d202      	bcs.n	6af0 <.udivsi3_skip_div0_test+0x2c>
    6aea:	0049      	lsls	r1, r1, #1
    6aec:	005b      	lsls	r3, r3, #1
    6aee:	e7f8      	b.n	6ae2 <.udivsi3_skip_div0_test+0x1e>
    6af0:	4288      	cmp	r0, r1
    6af2:	d301      	bcc.n	6af8 <.udivsi3_skip_div0_test+0x34>
    6af4:	1a40      	subs	r0, r0, r1
    6af6:	431a      	orrs	r2, r3
    6af8:	084c      	lsrs	r4, r1, #1
    6afa:	42a0      	cmp	r0, r4
    6afc:	d302      	bcc.n	6b04 <.udivsi3_skip_div0_test+0x40>
    6afe:	1b00      	subs	r0, r0, r4
    6b00:	085c      	lsrs	r4, r3, #1
    6b02:	4322      	orrs	r2, r4
    6b04:	088c      	lsrs	r4, r1, #2
    6b06:	42a0      	cmp	r0, r4
    6b08:	d302      	bcc.n	6b10 <.udivsi3_skip_div0_test+0x4c>
    6b0a:	1b00      	subs	r0, r0, r4
    6b0c:	089c      	lsrs	r4, r3, #2
    6b0e:	4322      	orrs	r2, r4
    6b10:	08cc      	lsrs	r4, r1, #3
    6b12:	42a0      	cmp	r0, r4
    6b14:	d302      	bcc.n	6b1c <.udivsi3_skip_div0_test+0x58>
    6b16:	1b00      	subs	r0, r0, r4
    6b18:	08dc      	lsrs	r4, r3, #3
    6b1a:	4322      	orrs	r2, r4
    6b1c:	2800      	cmp	r0, #0
    6b1e:	d003      	beq.n	6b28 <.udivsi3_skip_div0_test+0x64>
    6b20:	091b      	lsrs	r3, r3, #4
    6b22:	d001      	beq.n	6b28 <.udivsi3_skip_div0_test+0x64>
    6b24:	0909      	lsrs	r1, r1, #4
    6b26:	e7e3      	b.n	6af0 <.udivsi3_skip_div0_test+0x2c>
    6b28:	1c10      	adds	r0, r2, #0
    6b2a:	bc10      	pop	{r4}
    6b2c:	4770      	bx	lr
    6b2e:	2800      	cmp	r0, #0
    6b30:	d001      	beq.n	6b36 <.udivsi3_skip_div0_test+0x72>
    6b32:	2000      	movs	r0, #0
    6b34:	43c0      	mvns	r0, r0
    6b36:	b407      	push	{r0, r1, r2}
    6b38:	4802      	ldr	r0, [pc, #8]	; (6b44 <.udivsi3_skip_div0_test+0x80>)
    6b3a:	a102      	add	r1, pc, #8	; (adr r1, 6b44 <.udivsi3_skip_div0_test+0x80>)
    6b3c:	1840      	adds	r0, r0, r1
    6b3e:	9002      	str	r0, [sp, #8]
    6b40:	bd03      	pop	{r0, r1, pc}
    6b42:	46c0      	nop			; (mov r8, r8)
    6b44:	000000d9 	.word	0x000000d9

00006b48 <__aeabi_uidivmod>:
    6b48:	2900      	cmp	r1, #0
    6b4a:	d0f0      	beq.n	6b2e <.udivsi3_skip_div0_test+0x6a>
    6b4c:	b503      	push	{r0, r1, lr}
    6b4e:	f7ff ffb9 	bl	6ac4 <.udivsi3_skip_div0_test>
    6b52:	bc0e      	pop	{r1, r2, r3}
    6b54:	4342      	muls	r2, r0
    6b56:	1a89      	subs	r1, r1, r2
    6b58:	4718      	bx	r3
    6b5a:	46c0      	nop			; (mov r8, r8)

00006b5c <__aeabi_idiv>:
    6b5c:	2900      	cmp	r1, #0
    6b5e:	d041      	beq.n	6be4 <.divsi3_skip_div0_test+0x84>

00006b60 <.divsi3_skip_div0_test>:
    6b60:	b410      	push	{r4}
    6b62:	1c04      	adds	r4, r0, #0
    6b64:	404c      	eors	r4, r1
    6b66:	46a4      	mov	ip, r4
    6b68:	2301      	movs	r3, #1
    6b6a:	2200      	movs	r2, #0
    6b6c:	2900      	cmp	r1, #0
    6b6e:	d500      	bpl.n	6b72 <.divsi3_skip_div0_test+0x12>
    6b70:	4249      	negs	r1, r1
    6b72:	2800      	cmp	r0, #0
    6b74:	d500      	bpl.n	6b78 <.divsi3_skip_div0_test+0x18>
    6b76:	4240      	negs	r0, r0
    6b78:	4288      	cmp	r0, r1
    6b7a:	d32c      	bcc.n	6bd6 <.divsi3_skip_div0_test+0x76>
    6b7c:	2401      	movs	r4, #1
    6b7e:	0724      	lsls	r4, r4, #28
    6b80:	42a1      	cmp	r1, r4
    6b82:	d204      	bcs.n	6b8e <.divsi3_skip_div0_test+0x2e>
    6b84:	4281      	cmp	r1, r0
    6b86:	d202      	bcs.n	6b8e <.divsi3_skip_div0_test+0x2e>
    6b88:	0109      	lsls	r1, r1, #4
    6b8a:	011b      	lsls	r3, r3, #4
    6b8c:	e7f8      	b.n	6b80 <.divsi3_skip_div0_test+0x20>
    6b8e:	00e4      	lsls	r4, r4, #3
    6b90:	42a1      	cmp	r1, r4
    6b92:	d204      	bcs.n	6b9e <.divsi3_skip_div0_test+0x3e>
    6b94:	4281      	cmp	r1, r0
    6b96:	d202      	bcs.n	6b9e <.divsi3_skip_div0_test+0x3e>
    6b98:	0049      	lsls	r1, r1, #1
    6b9a:	005b      	lsls	r3, r3, #1
    6b9c:	e7f8      	b.n	6b90 <.divsi3_skip_div0_test+0x30>
    6b9e:	4288      	cmp	r0, r1
    6ba0:	d301      	bcc.n	6ba6 <.divsi3_skip_div0_test+0x46>
    6ba2:	1a40      	subs	r0, r0, r1
    6ba4:	431a      	orrs	r2, r3
    6ba6:	084c      	lsrs	r4, r1, #1
    6ba8:	42a0      	cmp	r0, r4
    6baa:	d302      	bcc.n	6bb2 <.divsi3_skip_div0_test+0x52>
    6bac:	1b00      	subs	r0, r0, r4
    6bae:	085c      	lsrs	r4, r3, #1
    6bb0:	4322      	orrs	r2, r4
    6bb2:	088c      	lsrs	r4, r1, #2
    6bb4:	42a0      	cmp	r0, r4
    6bb6:	d302      	bcc.n	6bbe <.divsi3_skip_div0_test+0x5e>
    6bb8:	1b00      	subs	r0, r0, r4
    6bba:	089c      	lsrs	r4, r3, #2
    6bbc:	4322      	orrs	r2, r4
    6bbe:	08cc      	lsrs	r4, r1, #3
    6bc0:	42a0      	cmp	r0, r4
    6bc2:	d302      	bcc.n	6bca <.divsi3_skip_div0_test+0x6a>
    6bc4:	1b00      	subs	r0, r0, r4
    6bc6:	08dc      	lsrs	r4, r3, #3
    6bc8:	4322      	orrs	r2, r4
    6bca:	2800      	cmp	r0, #0
    6bcc:	d003      	beq.n	6bd6 <.divsi3_skip_div0_test+0x76>
    6bce:	091b      	lsrs	r3, r3, #4
    6bd0:	d001      	beq.n	6bd6 <.divsi3_skip_div0_test+0x76>
    6bd2:	0909      	lsrs	r1, r1, #4
    6bd4:	e7e3      	b.n	6b9e <.divsi3_skip_div0_test+0x3e>
    6bd6:	1c10      	adds	r0, r2, #0
    6bd8:	4664      	mov	r4, ip
    6bda:	2c00      	cmp	r4, #0
    6bdc:	d500      	bpl.n	6be0 <.divsi3_skip_div0_test+0x80>
    6bde:	4240      	negs	r0, r0
    6be0:	bc10      	pop	{r4}
    6be2:	4770      	bx	lr
    6be4:	2800      	cmp	r0, #0
    6be6:	d006      	beq.n	6bf6 <.divsi3_skip_div0_test+0x96>
    6be8:	db03      	blt.n	6bf2 <.divsi3_skip_div0_test+0x92>
    6bea:	2000      	movs	r0, #0
    6bec:	43c0      	mvns	r0, r0
    6bee:	0840      	lsrs	r0, r0, #1
    6bf0:	e001      	b.n	6bf6 <.divsi3_skip_div0_test+0x96>
    6bf2:	2080      	movs	r0, #128	; 0x80
    6bf4:	0600      	lsls	r0, r0, #24
    6bf6:	b407      	push	{r0, r1, r2}
    6bf8:	4802      	ldr	r0, [pc, #8]	; (6c04 <.divsi3_skip_div0_test+0xa4>)
    6bfa:	a102      	add	r1, pc, #8	; (adr r1, 6c04 <.divsi3_skip_div0_test+0xa4>)
    6bfc:	1840      	adds	r0, r0, r1
    6bfe:	9002      	str	r0, [sp, #8]
    6c00:	bd03      	pop	{r0, r1, pc}
    6c02:	46c0      	nop			; (mov r8, r8)
    6c04:	00000019 	.word	0x00000019

00006c08 <__aeabi_idivmod>:
    6c08:	2900      	cmp	r1, #0
    6c0a:	d0eb      	beq.n	6be4 <.divsi3_skip_div0_test+0x84>
    6c0c:	b503      	push	{r0, r1, lr}
    6c0e:	f7ff ffa7 	bl	6b60 <.divsi3_skip_div0_test>
    6c12:	bc0e      	pop	{r1, r2, r3}
    6c14:	4342      	muls	r2, r0
    6c16:	1a89      	subs	r1, r1, r2
    6c18:	4718      	bx	r3
    6c1a:	46c0      	nop			; (mov r8, r8)

00006c1c <__aeabi_idiv0>:
    6c1c:	4770      	bx	lr
    6c1e:	46c0      	nop			; (mov r8, r8)

00006c20 <__aeabi_lmul>:
    6c20:	469c      	mov	ip, r3
    6c22:	0403      	lsls	r3, r0, #16
    6c24:	b5f0      	push	{r4, r5, r6, r7, lr}
    6c26:	0c1b      	lsrs	r3, r3, #16
    6c28:	0417      	lsls	r7, r2, #16
    6c2a:	0c3f      	lsrs	r7, r7, #16
    6c2c:	0c15      	lsrs	r5, r2, #16
    6c2e:	1c1e      	adds	r6, r3, #0
    6c30:	1c04      	adds	r4, r0, #0
    6c32:	0c00      	lsrs	r0, r0, #16
    6c34:	437e      	muls	r6, r7
    6c36:	436b      	muls	r3, r5
    6c38:	4347      	muls	r7, r0
    6c3a:	4345      	muls	r5, r0
    6c3c:	18fb      	adds	r3, r7, r3
    6c3e:	0c30      	lsrs	r0, r6, #16
    6c40:	1818      	adds	r0, r3, r0
    6c42:	4287      	cmp	r7, r0
    6c44:	d902      	bls.n	6c4c <__aeabi_lmul+0x2c>
    6c46:	2380      	movs	r3, #128	; 0x80
    6c48:	025b      	lsls	r3, r3, #9
    6c4a:	18ed      	adds	r5, r5, r3
    6c4c:	0c03      	lsrs	r3, r0, #16
    6c4e:	18ed      	adds	r5, r5, r3
    6c50:	4663      	mov	r3, ip
    6c52:	435c      	muls	r4, r3
    6c54:	434a      	muls	r2, r1
    6c56:	0436      	lsls	r6, r6, #16
    6c58:	0c36      	lsrs	r6, r6, #16
    6c5a:	18a1      	adds	r1, r4, r2
    6c5c:	0400      	lsls	r0, r0, #16
    6c5e:	1980      	adds	r0, r0, r6
    6c60:	1949      	adds	r1, r1, r5
    6c62:	bdf0      	pop	{r4, r5, r6, r7, pc}

00006c64 <__libc_init_array>:
    6c64:	b570      	push	{r4, r5, r6, lr}
    6c66:	4b0e      	ldr	r3, [pc, #56]	; (6ca0 <__libc_init_array+0x3c>)
    6c68:	4d0e      	ldr	r5, [pc, #56]	; (6ca4 <__libc_init_array+0x40>)
    6c6a:	2400      	movs	r4, #0
    6c6c:	1aed      	subs	r5, r5, r3
    6c6e:	10ad      	asrs	r5, r5, #2
    6c70:	1c1e      	adds	r6, r3, #0
    6c72:	42ac      	cmp	r4, r5
    6c74:	d004      	beq.n	6c80 <__libc_init_array+0x1c>
    6c76:	00a3      	lsls	r3, r4, #2
    6c78:	58f3      	ldr	r3, [r6, r3]
    6c7a:	4798      	blx	r3
    6c7c:	3401      	adds	r4, #1
    6c7e:	e7f8      	b.n	6c72 <__libc_init_array+0xe>
    6c80:	f002 fb6a 	bl	9358 <_init>
    6c84:	4b08      	ldr	r3, [pc, #32]	; (6ca8 <__libc_init_array+0x44>)
    6c86:	4d09      	ldr	r5, [pc, #36]	; (6cac <__libc_init_array+0x48>)
    6c88:	2400      	movs	r4, #0
    6c8a:	1aed      	subs	r5, r5, r3
    6c8c:	10ad      	asrs	r5, r5, #2
    6c8e:	1c1e      	adds	r6, r3, #0
    6c90:	42ac      	cmp	r4, r5
    6c92:	d004      	beq.n	6c9e <__libc_init_array+0x3a>
    6c94:	00a3      	lsls	r3, r4, #2
    6c96:	58f3      	ldr	r3, [r6, r3]
    6c98:	4798      	blx	r3
    6c9a:	3401      	adds	r4, #1
    6c9c:	e7f8      	b.n	6c90 <__libc_init_array+0x2c>
    6c9e:	bd70      	pop	{r4, r5, r6, pc}
    6ca0:	00009364 	.word	0x00009364
    6ca4:	00009364 	.word	0x00009364
    6ca8:	00009364 	.word	0x00009364
    6cac:	00009368 	.word	0x00009368

00006cb0 <malloc>:
    6cb0:	b508      	push	{r3, lr}
    6cb2:	4b03      	ldr	r3, [pc, #12]	; (6cc0 <malloc+0x10>)
    6cb4:	1c01      	adds	r1, r0, #0
    6cb6:	6818      	ldr	r0, [r3, #0]
    6cb8:	f000 f876 	bl	6da8 <_malloc_r>
    6cbc:	bd08      	pop	{r3, pc}
    6cbe:	46c0      	nop			; (mov r8, r8)
    6cc0:	20000074 	.word	0x20000074

00006cc4 <memcpy>:
    6cc4:	b510      	push	{r4, lr}
    6cc6:	2300      	movs	r3, #0
    6cc8:	4293      	cmp	r3, r2
    6cca:	d003      	beq.n	6cd4 <memcpy+0x10>
    6ccc:	5ccc      	ldrb	r4, [r1, r3]
    6cce:	54c4      	strb	r4, [r0, r3]
    6cd0:	3301      	adds	r3, #1
    6cd2:	e7f9      	b.n	6cc8 <memcpy+0x4>
    6cd4:	bd10      	pop	{r4, pc}

00006cd6 <memmove>:
    6cd6:	b570      	push	{r4, r5, r6, lr}
    6cd8:	4281      	cmp	r1, r0
    6cda:	d301      	bcc.n	6ce0 <memmove+0xa>
    6cdc:	2300      	movs	r3, #0
    6cde:	e00c      	b.n	6cfa <memmove+0x24>
    6ce0:	188c      	adds	r4, r1, r2
    6ce2:	42a0      	cmp	r0, r4
    6ce4:	d2fa      	bcs.n	6cdc <memmove+0x6>
    6ce6:	1885      	adds	r5, r0, r2
    6ce8:	1c13      	adds	r3, r2, #0
    6cea:	3b01      	subs	r3, #1
    6cec:	d30b      	bcc.n	6d06 <memmove+0x30>
    6cee:	4251      	negs	r1, r2
    6cf0:	1866      	adds	r6, r4, r1
    6cf2:	5cf6      	ldrb	r6, [r6, r3]
    6cf4:	1869      	adds	r1, r5, r1
    6cf6:	54ce      	strb	r6, [r1, r3]
    6cf8:	e7f7      	b.n	6cea <memmove+0x14>
    6cfa:	4293      	cmp	r3, r2
    6cfc:	d003      	beq.n	6d06 <memmove+0x30>
    6cfe:	5ccc      	ldrb	r4, [r1, r3]
    6d00:	54c4      	strb	r4, [r0, r3]
    6d02:	3301      	adds	r3, #1
    6d04:	e7f9      	b.n	6cfa <memmove+0x24>
    6d06:	bd70      	pop	{r4, r5, r6, pc}

00006d08 <memset>:
    6d08:	1c03      	adds	r3, r0, #0
    6d0a:	1882      	adds	r2, r0, r2
    6d0c:	4293      	cmp	r3, r2
    6d0e:	d002      	beq.n	6d16 <memset+0xe>
    6d10:	7019      	strb	r1, [r3, #0]
    6d12:	3301      	adds	r3, #1
    6d14:	e7fa      	b.n	6d0c <memset+0x4>
    6d16:	4770      	bx	lr

00006d18 <_free_r>:
    6d18:	b530      	push	{r4, r5, lr}
    6d1a:	2900      	cmp	r1, #0
    6d1c:	d040      	beq.n	6da0 <_free_r+0x88>
    6d1e:	3904      	subs	r1, #4
    6d20:	680b      	ldr	r3, [r1, #0]
    6d22:	2b00      	cmp	r3, #0
    6d24:	da00      	bge.n	6d28 <_free_r+0x10>
    6d26:	18c9      	adds	r1, r1, r3
    6d28:	4a1e      	ldr	r2, [pc, #120]	; (6da4 <_free_r+0x8c>)
    6d2a:	6813      	ldr	r3, [r2, #0]
    6d2c:	1c14      	adds	r4, r2, #0
    6d2e:	2b00      	cmp	r3, #0
    6d30:	d102      	bne.n	6d38 <_free_r+0x20>
    6d32:	604b      	str	r3, [r1, #4]
    6d34:	6011      	str	r1, [r2, #0]
    6d36:	e033      	b.n	6da0 <_free_r+0x88>
    6d38:	4299      	cmp	r1, r3
    6d3a:	d20f      	bcs.n	6d5c <_free_r+0x44>
    6d3c:	6808      	ldr	r0, [r1, #0]
    6d3e:	180a      	adds	r2, r1, r0
    6d40:	429a      	cmp	r2, r3
    6d42:	d105      	bne.n	6d50 <_free_r+0x38>
    6d44:	6813      	ldr	r3, [r2, #0]
    6d46:	6852      	ldr	r2, [r2, #4]
    6d48:	18c0      	adds	r0, r0, r3
    6d4a:	6008      	str	r0, [r1, #0]
    6d4c:	604a      	str	r2, [r1, #4]
    6d4e:	e000      	b.n	6d52 <_free_r+0x3a>
    6d50:	604b      	str	r3, [r1, #4]
    6d52:	6021      	str	r1, [r4, #0]
    6d54:	e024      	b.n	6da0 <_free_r+0x88>
    6d56:	428a      	cmp	r2, r1
    6d58:	d803      	bhi.n	6d62 <_free_r+0x4a>
    6d5a:	1c13      	adds	r3, r2, #0
    6d5c:	685a      	ldr	r2, [r3, #4]
    6d5e:	2a00      	cmp	r2, #0
    6d60:	d1f9      	bne.n	6d56 <_free_r+0x3e>
    6d62:	681d      	ldr	r5, [r3, #0]
    6d64:	195c      	adds	r4, r3, r5
    6d66:	428c      	cmp	r4, r1
    6d68:	d10b      	bne.n	6d82 <_free_r+0x6a>
    6d6a:	6809      	ldr	r1, [r1, #0]
    6d6c:	1869      	adds	r1, r5, r1
    6d6e:	1858      	adds	r0, r3, r1
    6d70:	6019      	str	r1, [r3, #0]
    6d72:	4290      	cmp	r0, r2
    6d74:	d114      	bne.n	6da0 <_free_r+0x88>
    6d76:	6814      	ldr	r4, [r2, #0]
    6d78:	6852      	ldr	r2, [r2, #4]
    6d7a:	1909      	adds	r1, r1, r4
    6d7c:	6019      	str	r1, [r3, #0]
    6d7e:	605a      	str	r2, [r3, #4]
    6d80:	e00e      	b.n	6da0 <_free_r+0x88>
    6d82:	428c      	cmp	r4, r1
    6d84:	d902      	bls.n	6d8c <_free_r+0x74>
    6d86:	230c      	movs	r3, #12
    6d88:	6003      	str	r3, [r0, #0]
    6d8a:	e009      	b.n	6da0 <_free_r+0x88>
    6d8c:	6808      	ldr	r0, [r1, #0]
    6d8e:	180c      	adds	r4, r1, r0
    6d90:	4294      	cmp	r4, r2
    6d92:	d103      	bne.n	6d9c <_free_r+0x84>
    6d94:	6814      	ldr	r4, [r2, #0]
    6d96:	6852      	ldr	r2, [r2, #4]
    6d98:	1900      	adds	r0, r0, r4
    6d9a:	6008      	str	r0, [r1, #0]
    6d9c:	604a      	str	r2, [r1, #4]
    6d9e:	6059      	str	r1, [r3, #4]
    6da0:	bd30      	pop	{r4, r5, pc}
    6da2:	46c0      	nop			; (mov r8, r8)
    6da4:	200002dc 	.word	0x200002dc

00006da8 <_malloc_r>:
    6da8:	b570      	push	{r4, r5, r6, lr}
    6daa:	2303      	movs	r3, #3
    6dac:	1ccd      	adds	r5, r1, #3
    6dae:	439d      	bics	r5, r3
    6db0:	3508      	adds	r5, #8
    6db2:	1c06      	adds	r6, r0, #0
    6db4:	2d0c      	cmp	r5, #12
    6db6:	d201      	bcs.n	6dbc <_malloc_r+0x14>
    6db8:	250c      	movs	r5, #12
    6dba:	e001      	b.n	6dc0 <_malloc_r+0x18>
    6dbc:	2d00      	cmp	r5, #0
    6dbe:	db3f      	blt.n	6e40 <_malloc_r+0x98>
    6dc0:	428d      	cmp	r5, r1
    6dc2:	d33d      	bcc.n	6e40 <_malloc_r+0x98>
    6dc4:	4b20      	ldr	r3, [pc, #128]	; (6e48 <_malloc_r+0xa0>)
    6dc6:	681c      	ldr	r4, [r3, #0]
    6dc8:	1c1a      	adds	r2, r3, #0
    6dca:	1c21      	adds	r1, r4, #0
    6dcc:	2900      	cmp	r1, #0
    6dce:	d013      	beq.n	6df8 <_malloc_r+0x50>
    6dd0:	6808      	ldr	r0, [r1, #0]
    6dd2:	1b43      	subs	r3, r0, r5
    6dd4:	d40d      	bmi.n	6df2 <_malloc_r+0x4a>
    6dd6:	2b0b      	cmp	r3, #11
    6dd8:	d902      	bls.n	6de0 <_malloc_r+0x38>
    6dda:	600b      	str	r3, [r1, #0]
    6ddc:	18cc      	adds	r4, r1, r3
    6dde:	e01e      	b.n	6e1e <_malloc_r+0x76>
    6de0:	428c      	cmp	r4, r1
    6de2:	d102      	bne.n	6dea <_malloc_r+0x42>
    6de4:	6863      	ldr	r3, [r4, #4]
    6de6:	6013      	str	r3, [r2, #0]
    6de8:	e01a      	b.n	6e20 <_malloc_r+0x78>
    6dea:	6848      	ldr	r0, [r1, #4]
    6dec:	6060      	str	r0, [r4, #4]
    6dee:	1c0c      	adds	r4, r1, #0
    6df0:	e016      	b.n	6e20 <_malloc_r+0x78>
    6df2:	1c0c      	adds	r4, r1, #0
    6df4:	6849      	ldr	r1, [r1, #4]
    6df6:	e7e9      	b.n	6dcc <_malloc_r+0x24>
    6df8:	4c14      	ldr	r4, [pc, #80]	; (6e4c <_malloc_r+0xa4>)
    6dfa:	6820      	ldr	r0, [r4, #0]
    6dfc:	2800      	cmp	r0, #0
    6dfe:	d103      	bne.n	6e08 <_malloc_r+0x60>
    6e00:	1c30      	adds	r0, r6, #0
    6e02:	f000 f8bf 	bl	6f84 <_sbrk_r>
    6e06:	6020      	str	r0, [r4, #0]
    6e08:	1c30      	adds	r0, r6, #0
    6e0a:	1c29      	adds	r1, r5, #0
    6e0c:	f000 f8ba 	bl	6f84 <_sbrk_r>
    6e10:	1c43      	adds	r3, r0, #1
    6e12:	d015      	beq.n	6e40 <_malloc_r+0x98>
    6e14:	1cc4      	adds	r4, r0, #3
    6e16:	2303      	movs	r3, #3
    6e18:	439c      	bics	r4, r3
    6e1a:	4284      	cmp	r4, r0
    6e1c:	d10a      	bne.n	6e34 <_malloc_r+0x8c>
    6e1e:	6025      	str	r5, [r4, #0]
    6e20:	1c20      	adds	r0, r4, #0
    6e22:	300b      	adds	r0, #11
    6e24:	2207      	movs	r2, #7
    6e26:	1d23      	adds	r3, r4, #4
    6e28:	4390      	bics	r0, r2
    6e2a:	1ac3      	subs	r3, r0, r3
    6e2c:	d00b      	beq.n	6e46 <_malloc_r+0x9e>
    6e2e:	425a      	negs	r2, r3
    6e30:	50e2      	str	r2, [r4, r3]
    6e32:	e008      	b.n	6e46 <_malloc_r+0x9e>
    6e34:	1a21      	subs	r1, r4, r0
    6e36:	1c30      	adds	r0, r6, #0
    6e38:	f000 f8a4 	bl	6f84 <_sbrk_r>
    6e3c:	3001      	adds	r0, #1
    6e3e:	d1ee      	bne.n	6e1e <_malloc_r+0x76>
    6e40:	230c      	movs	r3, #12
    6e42:	6033      	str	r3, [r6, #0]
    6e44:	2000      	movs	r0, #0
    6e46:	bd70      	pop	{r4, r5, r6, pc}
    6e48:	200002dc 	.word	0x200002dc
    6e4c:	200002d8 	.word	0x200002d8

00006e50 <iprintf>:
    6e50:	b40f      	push	{r0, r1, r2, r3}
    6e52:	4b0b      	ldr	r3, [pc, #44]	; (6e80 <iprintf+0x30>)
    6e54:	b513      	push	{r0, r1, r4, lr}
    6e56:	681c      	ldr	r4, [r3, #0]
    6e58:	2c00      	cmp	r4, #0
    6e5a:	d005      	beq.n	6e68 <iprintf+0x18>
    6e5c:	69a3      	ldr	r3, [r4, #24]
    6e5e:	2b00      	cmp	r3, #0
    6e60:	d102      	bne.n	6e68 <iprintf+0x18>
    6e62:	1c20      	adds	r0, r4, #0
    6e64:	f000 ff4a 	bl	7cfc <__sinit>
    6e68:	ab05      	add	r3, sp, #20
    6e6a:	68a1      	ldr	r1, [r4, #8]
    6e6c:	1c20      	adds	r0, r4, #0
    6e6e:	9a04      	ldr	r2, [sp, #16]
    6e70:	9301      	str	r3, [sp, #4]
    6e72:	f000 fadd 	bl	7430 <_vfiprintf_r>
    6e76:	bc16      	pop	{r1, r2, r4}
    6e78:	bc08      	pop	{r3}
    6e7a:	b004      	add	sp, #16
    6e7c:	4718      	bx	r3
    6e7e:	46c0      	nop			; (mov r8, r8)
    6e80:	20000074 	.word	0x20000074

00006e84 <putchar>:
    6e84:	b538      	push	{r3, r4, r5, lr}
    6e86:	4b08      	ldr	r3, [pc, #32]	; (6ea8 <putchar+0x24>)
    6e88:	1c05      	adds	r5, r0, #0
    6e8a:	681c      	ldr	r4, [r3, #0]
    6e8c:	2c00      	cmp	r4, #0
    6e8e:	d005      	beq.n	6e9c <putchar+0x18>
    6e90:	69a3      	ldr	r3, [r4, #24]
    6e92:	2b00      	cmp	r3, #0
    6e94:	d102      	bne.n	6e9c <putchar+0x18>
    6e96:	1c20      	adds	r0, r4, #0
    6e98:	f000 ff30 	bl	7cfc <__sinit>
    6e9c:	1c29      	adds	r1, r5, #0
    6e9e:	68a2      	ldr	r2, [r4, #8]
    6ea0:	1c20      	adds	r0, r4, #0
    6ea2:	f001 f81d 	bl	7ee0 <_putc_r>
    6ea6:	bd38      	pop	{r3, r4, r5, pc}
    6ea8:	20000074 	.word	0x20000074

00006eac <_puts_r>:
    6eac:	b570      	push	{r4, r5, r6, lr}
    6eae:	1c05      	adds	r5, r0, #0
    6eb0:	1c0e      	adds	r6, r1, #0
    6eb2:	2800      	cmp	r0, #0
    6eb4:	d004      	beq.n	6ec0 <_puts_r+0x14>
    6eb6:	6982      	ldr	r2, [r0, #24]
    6eb8:	2a00      	cmp	r2, #0
    6eba:	d101      	bne.n	6ec0 <_puts_r+0x14>
    6ebc:	f000 ff1e 	bl	7cfc <__sinit>
    6ec0:	68ac      	ldr	r4, [r5, #8]
    6ec2:	89a3      	ldrh	r3, [r4, #12]
    6ec4:	071a      	lsls	r2, r3, #28
    6ec6:	d502      	bpl.n	6ece <_puts_r+0x22>
    6ec8:	6923      	ldr	r3, [r4, #16]
    6eca:	2b00      	cmp	r3, #0
    6ecc:	d119      	bne.n	6f02 <_puts_r+0x56>
    6ece:	1c28      	adds	r0, r5, #0
    6ed0:	1c21      	adds	r1, r4, #0
    6ed2:	f000 fd97 	bl	7a04 <__swsetup_r>
    6ed6:	2800      	cmp	r0, #0
    6ed8:	d013      	beq.n	6f02 <_puts_r+0x56>
    6eda:	2001      	movs	r0, #1
    6edc:	4240      	negs	r0, r0
    6ede:	e045      	b.n	6f6c <_puts_r+0xc0>
    6ee0:	7831      	ldrb	r1, [r6, #0]
    6ee2:	2b00      	cmp	r3, #0
    6ee4:	da1b      	bge.n	6f1e <_puts_r+0x72>
    6ee6:	69a2      	ldr	r2, [r4, #24]
    6ee8:	4293      	cmp	r3, r2
    6eea:	da11      	bge.n	6f10 <_puts_r+0x64>
    6eec:	1c28      	adds	r0, r5, #0
    6eee:	1c22      	adds	r2, r4, #0
    6ef0:	f000 fd30 	bl	7954 <__swbuf_r>
    6ef4:	3001      	adds	r0, #1
    6ef6:	4243      	negs	r3, r0
    6ef8:	4158      	adcs	r0, r3
    6efa:	b2c0      	uxtb	r0, r0
    6efc:	2800      	cmp	r0, #0
    6efe:	d1ec      	bne.n	6eda <_puts_r+0x2e>
    6f00:	3601      	adds	r6, #1
    6f02:	68a3      	ldr	r3, [r4, #8]
    6f04:	7832      	ldrb	r2, [r6, #0]
    6f06:	3b01      	subs	r3, #1
    6f08:	60a3      	str	r3, [r4, #8]
    6f0a:	2a00      	cmp	r2, #0
    6f0c:	d1e8      	bne.n	6ee0 <_puts_r+0x34>
    6f0e:	e00c      	b.n	6f2a <_puts_r+0x7e>
    6f10:	6823      	ldr	r3, [r4, #0]
    6f12:	7019      	strb	r1, [r3, #0]
    6f14:	6823      	ldr	r3, [r4, #0]
    6f16:	7819      	ldrb	r1, [r3, #0]
    6f18:	290a      	cmp	r1, #10
    6f1a:	d103      	bne.n	6f24 <_puts_r+0x78>
    6f1c:	e7e6      	b.n	6eec <_puts_r+0x40>
    6f1e:	6822      	ldr	r2, [r4, #0]
    6f20:	7011      	strb	r1, [r2, #0]
    6f22:	6823      	ldr	r3, [r4, #0]
    6f24:	3301      	adds	r3, #1
    6f26:	6023      	str	r3, [r4, #0]
    6f28:	e7ea      	b.n	6f00 <_puts_r+0x54>
    6f2a:	2b00      	cmp	r3, #0
    6f2c:	da17      	bge.n	6f5e <_puts_r+0xb2>
    6f2e:	69a2      	ldr	r2, [r4, #24]
    6f30:	4293      	cmp	r3, r2
    6f32:	db08      	blt.n	6f46 <_puts_r+0x9a>
    6f34:	6822      	ldr	r2, [r4, #0]
    6f36:	230a      	movs	r3, #10
    6f38:	7013      	strb	r3, [r2, #0]
    6f3a:	6823      	ldr	r3, [r4, #0]
    6f3c:	7819      	ldrb	r1, [r3, #0]
    6f3e:	290a      	cmp	r1, #10
    6f40:	d111      	bne.n	6f66 <_puts_r+0xba>
    6f42:	1c28      	adds	r0, r5, #0
    6f44:	e001      	b.n	6f4a <_puts_r+0x9e>
    6f46:	1c28      	adds	r0, r5, #0
    6f48:	210a      	movs	r1, #10
    6f4a:	1c22      	adds	r2, r4, #0
    6f4c:	f000 fd02 	bl	7954 <__swbuf_r>
    6f50:	3001      	adds	r0, #1
    6f52:	4243      	negs	r3, r0
    6f54:	4158      	adcs	r0, r3
    6f56:	b2c0      	uxtb	r0, r0
    6f58:	2800      	cmp	r0, #0
    6f5a:	d006      	beq.n	6f6a <_puts_r+0xbe>
    6f5c:	e7bd      	b.n	6eda <_puts_r+0x2e>
    6f5e:	6822      	ldr	r2, [r4, #0]
    6f60:	230a      	movs	r3, #10
    6f62:	7013      	strb	r3, [r2, #0]
    6f64:	6823      	ldr	r3, [r4, #0]
    6f66:	3301      	adds	r3, #1
    6f68:	6023      	str	r3, [r4, #0]
    6f6a:	200a      	movs	r0, #10
    6f6c:	bd70      	pop	{r4, r5, r6, pc}
	...

00006f70 <puts>:
    6f70:	b508      	push	{r3, lr}
    6f72:	4b03      	ldr	r3, [pc, #12]	; (6f80 <puts+0x10>)
    6f74:	1c01      	adds	r1, r0, #0
    6f76:	6818      	ldr	r0, [r3, #0]
    6f78:	f7ff ff98 	bl	6eac <_puts_r>
    6f7c:	bd08      	pop	{r3, pc}
    6f7e:	46c0      	nop			; (mov r8, r8)
    6f80:	20000074 	.word	0x20000074

00006f84 <_sbrk_r>:
    6f84:	b538      	push	{r3, r4, r5, lr}
    6f86:	4c07      	ldr	r4, [pc, #28]	; (6fa4 <_sbrk_r+0x20>)
    6f88:	2300      	movs	r3, #0
    6f8a:	1c05      	adds	r5, r0, #0
    6f8c:	1c08      	adds	r0, r1, #0
    6f8e:	6023      	str	r3, [r4, #0]
    6f90:	f7fe f9e0 	bl	5354 <_sbrk>
    6f94:	1c43      	adds	r3, r0, #1
    6f96:	d103      	bne.n	6fa0 <_sbrk_r+0x1c>
    6f98:	6823      	ldr	r3, [r4, #0]
    6f9a:	2b00      	cmp	r3, #0
    6f9c:	d000      	beq.n	6fa0 <_sbrk_r+0x1c>
    6f9e:	602b      	str	r3, [r5, #0]
    6fa0:	bd38      	pop	{r3, r4, r5, pc}
    6fa2:	46c0      	nop			; (mov r8, r8)
    6fa4:	20000610 	.word	0x20000610

00006fa8 <setbuf>:
    6fa8:	b508      	push	{r3, lr}
    6faa:	424a      	negs	r2, r1
    6fac:	414a      	adcs	r2, r1
    6fae:	2380      	movs	r3, #128	; 0x80
    6fb0:	0052      	lsls	r2, r2, #1
    6fb2:	00db      	lsls	r3, r3, #3
    6fb4:	f000 f802 	bl	6fbc <setvbuf>
    6fb8:	bd08      	pop	{r3, pc}
	...

00006fbc <setvbuf>:
    6fbc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    6fbe:	1c1e      	adds	r6, r3, #0
    6fc0:	4b3c      	ldr	r3, [pc, #240]	; (70b4 <setvbuf+0xf8>)
    6fc2:	1c04      	adds	r4, r0, #0
    6fc4:	681d      	ldr	r5, [r3, #0]
    6fc6:	1c0f      	adds	r7, r1, #0
    6fc8:	9201      	str	r2, [sp, #4]
    6fca:	2d00      	cmp	r5, #0
    6fcc:	d005      	beq.n	6fda <setvbuf+0x1e>
    6fce:	69aa      	ldr	r2, [r5, #24]
    6fd0:	2a00      	cmp	r2, #0
    6fd2:	d102      	bne.n	6fda <setvbuf+0x1e>
    6fd4:	1c28      	adds	r0, r5, #0
    6fd6:	f000 fe91 	bl	7cfc <__sinit>
    6fda:	4b37      	ldr	r3, [pc, #220]	; (70b8 <setvbuf+0xfc>)
    6fdc:	429c      	cmp	r4, r3
    6fde:	d101      	bne.n	6fe4 <setvbuf+0x28>
    6fe0:	686c      	ldr	r4, [r5, #4]
    6fe2:	e008      	b.n	6ff6 <setvbuf+0x3a>
    6fe4:	4b35      	ldr	r3, [pc, #212]	; (70bc <setvbuf+0x100>)
    6fe6:	429c      	cmp	r4, r3
    6fe8:	d101      	bne.n	6fee <setvbuf+0x32>
    6fea:	68ac      	ldr	r4, [r5, #8]
    6fec:	e003      	b.n	6ff6 <setvbuf+0x3a>
    6fee:	4b34      	ldr	r3, [pc, #208]	; (70c0 <setvbuf+0x104>)
    6ff0:	429c      	cmp	r4, r3
    6ff2:	d100      	bne.n	6ff6 <setvbuf+0x3a>
    6ff4:	68ec      	ldr	r4, [r5, #12]
    6ff6:	9b01      	ldr	r3, [sp, #4]
    6ff8:	2b02      	cmp	r3, #2
    6ffa:	d857      	bhi.n	70ac <setvbuf+0xf0>
    6ffc:	2e00      	cmp	r6, #0
    6ffe:	db55      	blt.n	70ac <setvbuf+0xf0>
    7000:	1c28      	adds	r0, r5, #0
    7002:	1c21      	adds	r1, r4, #0
    7004:	f000 fdfa 	bl	7bfc <_fflush_r>
    7008:	2300      	movs	r3, #0
    700a:	6063      	str	r3, [r4, #4]
    700c:	61a3      	str	r3, [r4, #24]
    700e:	89a3      	ldrh	r3, [r4, #12]
    7010:	061a      	lsls	r2, r3, #24
    7012:	d503      	bpl.n	701c <setvbuf+0x60>
    7014:	1c28      	adds	r0, r5, #0
    7016:	6921      	ldr	r1, [r4, #16]
    7018:	f7ff fe7e 	bl	6d18 <_free_r>
    701c:	89a3      	ldrh	r3, [r4, #12]
    701e:	2283      	movs	r2, #131	; 0x83
    7020:	4393      	bics	r3, r2
    7022:	81a3      	strh	r3, [r4, #12]
    7024:	9b01      	ldr	r3, [sp, #4]
    7026:	2b02      	cmp	r3, #2
    7028:	d013      	beq.n	7052 <setvbuf+0x96>
    702a:	2f00      	cmp	r7, #0
    702c:	d125      	bne.n	707a <setvbuf+0xbe>
    702e:	2e00      	cmp	r6, #0
    7030:	d101      	bne.n	7036 <setvbuf+0x7a>
    7032:	2680      	movs	r6, #128	; 0x80
    7034:	00f6      	lsls	r6, r6, #3
    7036:	1c30      	adds	r0, r6, #0
    7038:	f7ff fe3a 	bl	6cb0 <malloc>
    703c:	1e07      	subs	r7, r0, #0
    703e:	d118      	bne.n	7072 <setvbuf+0xb6>
    7040:	2080      	movs	r0, #128	; 0x80
    7042:	00c0      	lsls	r0, r0, #3
    7044:	f7ff fe34 	bl	6cb0 <malloc>
    7048:	1e07      	subs	r7, r0, #0
    704a:	d110      	bne.n	706e <setvbuf+0xb2>
    704c:	2001      	movs	r0, #1
    704e:	4240      	negs	r0, r0
    7050:	e000      	b.n	7054 <setvbuf+0x98>
    7052:	2000      	movs	r0, #0
    7054:	89a3      	ldrh	r3, [r4, #12]
    7056:	2202      	movs	r2, #2
    7058:	4313      	orrs	r3, r2
    705a:	81a3      	strh	r3, [r4, #12]
    705c:	2300      	movs	r3, #0
    705e:	60a3      	str	r3, [r4, #8]
    7060:	1c23      	adds	r3, r4, #0
    7062:	3347      	adds	r3, #71	; 0x47
    7064:	6023      	str	r3, [r4, #0]
    7066:	6123      	str	r3, [r4, #16]
    7068:	2301      	movs	r3, #1
    706a:	6163      	str	r3, [r4, #20]
    706c:	e020      	b.n	70b0 <setvbuf+0xf4>
    706e:	2680      	movs	r6, #128	; 0x80
    7070:	00f6      	lsls	r6, r6, #3
    7072:	89a3      	ldrh	r3, [r4, #12]
    7074:	2280      	movs	r2, #128	; 0x80
    7076:	4313      	orrs	r3, r2
    7078:	81a3      	strh	r3, [r4, #12]
    707a:	9a01      	ldr	r2, [sp, #4]
    707c:	2a01      	cmp	r2, #1
    707e:	d104      	bne.n	708a <setvbuf+0xce>
    7080:	89a3      	ldrh	r3, [r4, #12]
    7082:	4313      	orrs	r3, r2
    7084:	81a3      	strh	r3, [r4, #12]
    7086:	4273      	negs	r3, r6
    7088:	61a3      	str	r3, [r4, #24]
    708a:	4b0e      	ldr	r3, [pc, #56]	; (70c4 <setvbuf+0x108>)
    708c:	2000      	movs	r0, #0
    708e:	62ab      	str	r3, [r5, #40]	; 0x28
    7090:	89a3      	ldrh	r3, [r4, #12]
    7092:	6027      	str	r7, [r4, #0]
    7094:	6127      	str	r7, [r4, #16]
    7096:	6166      	str	r6, [r4, #20]
    7098:	071a      	lsls	r2, r3, #28
    709a:	d509      	bpl.n	70b0 <setvbuf+0xf4>
    709c:	2203      	movs	r2, #3
    709e:	4013      	ands	r3, r2
    70a0:	425a      	negs	r2, r3
    70a2:	4153      	adcs	r3, r2
    70a4:	425b      	negs	r3, r3
    70a6:	401e      	ands	r6, r3
    70a8:	60a6      	str	r6, [r4, #8]
    70aa:	e001      	b.n	70b0 <setvbuf+0xf4>
    70ac:	2001      	movs	r0, #1
    70ae:	4240      	negs	r0, r0
    70b0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    70b2:	46c0      	nop			; (mov r8, r8)
    70b4:	20000074 	.word	0x20000074
    70b8:	000092f8 	.word	0x000092f8
    70bc:	00009318 	.word	0x00009318
    70c0:	00009338 	.word	0x00009338
    70c4:	00007c55 	.word	0x00007c55

000070c8 <siprintf>:
    70c8:	b40e      	push	{r1, r2, r3}
    70ca:	b500      	push	{lr}
    70cc:	b09c      	sub	sp, #112	; 0x70
    70ce:	ab1d      	add	r3, sp, #116	; 0x74
    70d0:	cb04      	ldmia	r3!, {r2}
    70d2:	2282      	movs	r2, #130	; 0x82
    70d4:	a902      	add	r1, sp, #8
    70d6:	0092      	lsls	r2, r2, #2
    70d8:	818a      	strh	r2, [r1, #12]
    70da:	4a0a      	ldr	r2, [pc, #40]	; (7104 <siprintf+0x3c>)
    70dc:	9002      	str	r0, [sp, #8]
    70de:	608a      	str	r2, [r1, #8]
    70e0:	614a      	str	r2, [r1, #20]
    70e2:	2201      	movs	r2, #1
    70e4:	4252      	negs	r2, r2
    70e6:	81ca      	strh	r2, [r1, #14]
    70e8:	4a07      	ldr	r2, [pc, #28]	; (7108 <siprintf+0x40>)
    70ea:	6108      	str	r0, [r1, #16]
    70ec:	6810      	ldr	r0, [r2, #0]
    70ee:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    70f0:	9301      	str	r3, [sp, #4]
    70f2:	f000 f885 	bl	7200 <_svfiprintf_r>
    70f6:	9a02      	ldr	r2, [sp, #8]
    70f8:	2300      	movs	r3, #0
    70fa:	7013      	strb	r3, [r2, #0]
    70fc:	b01c      	add	sp, #112	; 0x70
    70fe:	bc08      	pop	{r3}
    7100:	b003      	add	sp, #12
    7102:	4718      	bx	r3
    7104:	7fffffff 	.word	0x7fffffff
    7108:	20000074 	.word	0x20000074

0000710c <strcmp>:
    710c:	7802      	ldrb	r2, [r0, #0]
    710e:	780b      	ldrb	r3, [r1, #0]
    7110:	3001      	adds	r0, #1
    7112:	3101      	adds	r1, #1
    7114:	2a00      	cmp	r2, #0
    7116:	d001      	beq.n	711c <strcmp+0x10>
    7118:	429a      	cmp	r2, r3
    711a:	d0f7      	beq.n	710c <strcmp>
    711c:	1ad0      	subs	r0, r2, r3
    711e:	4770      	bx	lr

00007120 <strcpy>:
    7120:	1c03      	adds	r3, r0, #0
    7122:	780a      	ldrb	r2, [r1, #0]
    7124:	3101      	adds	r1, #1
    7126:	701a      	strb	r2, [r3, #0]
    7128:	3301      	adds	r3, #1
    712a:	2a00      	cmp	r2, #0
    712c:	d1f9      	bne.n	7122 <strcpy+0x2>
    712e:	4770      	bx	lr

00007130 <strlen>:
    7130:	2300      	movs	r3, #0
    7132:	5cc2      	ldrb	r2, [r0, r3]
    7134:	3301      	adds	r3, #1
    7136:	2a00      	cmp	r2, #0
    7138:	d1fb      	bne.n	7132 <strlen+0x2>
    713a:	1e58      	subs	r0, r3, #1
    713c:	4770      	bx	lr
	...

00007140 <__ssputs_r>:
    7140:	b5f0      	push	{r4, r5, r6, r7, lr}
    7142:	688d      	ldr	r5, [r1, #8]
    7144:	b085      	sub	sp, #20
    7146:	1c07      	adds	r7, r0, #0
    7148:	1c0c      	adds	r4, r1, #0
    714a:	9203      	str	r2, [sp, #12]
    714c:	9301      	str	r3, [sp, #4]
    714e:	42ab      	cmp	r3, r5
    7150:	d345      	bcc.n	71de <__ssputs_r+0x9e>
    7152:	2290      	movs	r2, #144	; 0x90
    7154:	898b      	ldrh	r3, [r1, #12]
    7156:	00d2      	lsls	r2, r2, #3
    7158:	4213      	tst	r3, r2
    715a:	d03d      	beq.n	71d8 <__ssputs_r+0x98>
    715c:	6962      	ldr	r2, [r4, #20]
    715e:	2603      	movs	r6, #3
    7160:	4356      	muls	r6, r2
    7162:	6909      	ldr	r1, [r1, #16]
    7164:	6820      	ldr	r0, [r4, #0]
    7166:	0ff2      	lsrs	r2, r6, #31
    7168:	1a40      	subs	r0, r0, r1
    716a:	1996      	adds	r6, r2, r6
    716c:	9002      	str	r0, [sp, #8]
    716e:	1c02      	adds	r2, r0, #0
    7170:	9801      	ldr	r0, [sp, #4]
    7172:	3201      	adds	r2, #1
    7174:	1812      	adds	r2, r2, r0
    7176:	1076      	asrs	r6, r6, #1
    7178:	4296      	cmp	r6, r2
    717a:	d200      	bcs.n	717e <__ssputs_r+0x3e>
    717c:	1c16      	adds	r6, r2, #0
    717e:	1c38      	adds	r0, r7, #0
    7180:	055a      	lsls	r2, r3, #21
    7182:	d50f      	bpl.n	71a4 <__ssputs_r+0x64>
    7184:	1c31      	adds	r1, r6, #0
    7186:	f7ff fe0f 	bl	6da8 <_malloc_r>
    718a:	1e05      	subs	r5, r0, #0
    718c:	d013      	beq.n	71b6 <__ssputs_r+0x76>
    718e:	9a02      	ldr	r2, [sp, #8]
    7190:	6921      	ldr	r1, [r4, #16]
    7192:	f7ff fd97 	bl	6cc4 <memcpy>
    7196:	89a2      	ldrh	r2, [r4, #12]
    7198:	4b18      	ldr	r3, [pc, #96]	; (71fc <__ssputs_r+0xbc>)
    719a:	4013      	ands	r3, r2
    719c:	2280      	movs	r2, #128	; 0x80
    719e:	4313      	orrs	r3, r2
    71a0:	81a3      	strh	r3, [r4, #12]
    71a2:	e011      	b.n	71c8 <__ssputs_r+0x88>
    71a4:	1c32      	adds	r2, r6, #0
    71a6:	f000 fe74 	bl	7e92 <_realloc_r>
    71aa:	1e05      	subs	r5, r0, #0
    71ac:	d10c      	bne.n	71c8 <__ssputs_r+0x88>
    71ae:	1c38      	adds	r0, r7, #0
    71b0:	6921      	ldr	r1, [r4, #16]
    71b2:	f7ff fdb1 	bl	6d18 <_free_r>
    71b6:	230c      	movs	r3, #12
    71b8:	603b      	str	r3, [r7, #0]
    71ba:	89a3      	ldrh	r3, [r4, #12]
    71bc:	2240      	movs	r2, #64	; 0x40
    71be:	4313      	orrs	r3, r2
    71c0:	2001      	movs	r0, #1
    71c2:	81a3      	strh	r3, [r4, #12]
    71c4:	4240      	negs	r0, r0
    71c6:	e017      	b.n	71f8 <__ssputs_r+0xb8>
    71c8:	9b02      	ldr	r3, [sp, #8]
    71ca:	6125      	str	r5, [r4, #16]
    71cc:	18ed      	adds	r5, r5, r3
    71ce:	6025      	str	r5, [r4, #0]
    71d0:	6166      	str	r6, [r4, #20]
    71d2:	9d01      	ldr	r5, [sp, #4]
    71d4:	1af6      	subs	r6, r6, r3
    71d6:	60a6      	str	r6, [r4, #8]
    71d8:	9801      	ldr	r0, [sp, #4]
    71da:	42a8      	cmp	r0, r5
    71dc:	d200      	bcs.n	71e0 <__ssputs_r+0xa0>
    71de:	9d01      	ldr	r5, [sp, #4]
    71e0:	1c2a      	adds	r2, r5, #0
    71e2:	6820      	ldr	r0, [r4, #0]
    71e4:	9903      	ldr	r1, [sp, #12]
    71e6:	f7ff fd76 	bl	6cd6 <memmove>
    71ea:	68a2      	ldr	r2, [r4, #8]
    71ec:	2000      	movs	r0, #0
    71ee:	1b53      	subs	r3, r2, r5
    71f0:	60a3      	str	r3, [r4, #8]
    71f2:	6823      	ldr	r3, [r4, #0]
    71f4:	195d      	adds	r5, r3, r5
    71f6:	6025      	str	r5, [r4, #0]
    71f8:	b005      	add	sp, #20
    71fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    71fc:	fffffb7f 	.word	0xfffffb7f

00007200 <_svfiprintf_r>:
    7200:	b5f0      	push	{r4, r5, r6, r7, lr}
    7202:	b09f      	sub	sp, #124	; 0x7c
    7204:	9003      	str	r0, [sp, #12]
    7206:	9305      	str	r3, [sp, #20]
    7208:	898b      	ldrh	r3, [r1, #12]
    720a:	1c0e      	adds	r6, r1, #0
    720c:	1c17      	adds	r7, r2, #0
    720e:	0619      	lsls	r1, r3, #24
    7210:	d50f      	bpl.n	7232 <_svfiprintf_r+0x32>
    7212:	6932      	ldr	r2, [r6, #16]
    7214:	2a00      	cmp	r2, #0
    7216:	d10c      	bne.n	7232 <_svfiprintf_r+0x32>
    7218:	2140      	movs	r1, #64	; 0x40
    721a:	f7ff fdc5 	bl	6da8 <_malloc_r>
    721e:	6030      	str	r0, [r6, #0]
    7220:	6130      	str	r0, [r6, #16]
    7222:	2800      	cmp	r0, #0
    7224:	d103      	bne.n	722e <_svfiprintf_r+0x2e>
    7226:	9903      	ldr	r1, [sp, #12]
    7228:	230c      	movs	r3, #12
    722a:	600b      	str	r3, [r1, #0]
    722c:	e0c9      	b.n	73c2 <_svfiprintf_r+0x1c2>
    722e:	2340      	movs	r3, #64	; 0x40
    7230:	6173      	str	r3, [r6, #20]
    7232:	ad06      	add	r5, sp, #24
    7234:	2300      	movs	r3, #0
    7236:	616b      	str	r3, [r5, #20]
    7238:	2320      	movs	r3, #32
    723a:	766b      	strb	r3, [r5, #25]
    723c:	2330      	movs	r3, #48	; 0x30
    723e:	76ab      	strb	r3, [r5, #26]
    7240:	1c3c      	adds	r4, r7, #0
    7242:	7823      	ldrb	r3, [r4, #0]
    7244:	2b00      	cmp	r3, #0
    7246:	d103      	bne.n	7250 <_svfiprintf_r+0x50>
    7248:	1be2      	subs	r2, r4, r7
    724a:	9202      	str	r2, [sp, #8]
    724c:	d011      	beq.n	7272 <_svfiprintf_r+0x72>
    724e:	e003      	b.n	7258 <_svfiprintf_r+0x58>
    7250:	2b25      	cmp	r3, #37	; 0x25
    7252:	d0f9      	beq.n	7248 <_svfiprintf_r+0x48>
    7254:	3401      	adds	r4, #1
    7256:	e7f4      	b.n	7242 <_svfiprintf_r+0x42>
    7258:	9803      	ldr	r0, [sp, #12]
    725a:	1c31      	adds	r1, r6, #0
    725c:	1c3a      	adds	r2, r7, #0
    725e:	9b02      	ldr	r3, [sp, #8]
    7260:	f7ff ff6e 	bl	7140 <__ssputs_r>
    7264:	3001      	adds	r0, #1
    7266:	d100      	bne.n	726a <_svfiprintf_r+0x6a>
    7268:	e0a6      	b.n	73b8 <_svfiprintf_r+0x1b8>
    726a:	6969      	ldr	r1, [r5, #20]
    726c:	9a02      	ldr	r2, [sp, #8]
    726e:	188b      	adds	r3, r1, r2
    7270:	616b      	str	r3, [r5, #20]
    7272:	7823      	ldrb	r3, [r4, #0]
    7274:	2b00      	cmp	r3, #0
    7276:	d100      	bne.n	727a <_svfiprintf_r+0x7a>
    7278:	e09e      	b.n	73b8 <_svfiprintf_r+0x1b8>
    727a:	2201      	movs	r2, #1
    727c:	4252      	negs	r2, r2
    727e:	606a      	str	r2, [r5, #4]
    7280:	466a      	mov	r2, sp
    7282:	2300      	movs	r3, #0
    7284:	325b      	adds	r2, #91	; 0x5b
    7286:	3401      	adds	r4, #1
    7288:	602b      	str	r3, [r5, #0]
    728a:	60eb      	str	r3, [r5, #12]
    728c:	60ab      	str	r3, [r5, #8]
    728e:	7013      	strb	r3, [r2, #0]
    7290:	65ab      	str	r3, [r5, #88]	; 0x58
    7292:	4f4e      	ldr	r7, [pc, #312]	; (73cc <_svfiprintf_r+0x1cc>)
    7294:	7821      	ldrb	r1, [r4, #0]
    7296:	1c38      	adds	r0, r7, #0
    7298:	2205      	movs	r2, #5
    729a:	f000 fdef 	bl	7e7c <memchr>
    729e:	2800      	cmp	r0, #0
    72a0:	d007      	beq.n	72b2 <_svfiprintf_r+0xb2>
    72a2:	1bc7      	subs	r7, r0, r7
    72a4:	682b      	ldr	r3, [r5, #0]
    72a6:	2001      	movs	r0, #1
    72a8:	40b8      	lsls	r0, r7
    72aa:	4318      	orrs	r0, r3
    72ac:	6028      	str	r0, [r5, #0]
    72ae:	3401      	adds	r4, #1
    72b0:	e7ef      	b.n	7292 <_svfiprintf_r+0x92>
    72b2:	682b      	ldr	r3, [r5, #0]
    72b4:	06d9      	lsls	r1, r3, #27
    72b6:	d503      	bpl.n	72c0 <_svfiprintf_r+0xc0>
    72b8:	466a      	mov	r2, sp
    72ba:	2120      	movs	r1, #32
    72bc:	325b      	adds	r2, #91	; 0x5b
    72be:	7011      	strb	r1, [r2, #0]
    72c0:	071a      	lsls	r2, r3, #28
    72c2:	d503      	bpl.n	72cc <_svfiprintf_r+0xcc>
    72c4:	466a      	mov	r2, sp
    72c6:	212b      	movs	r1, #43	; 0x2b
    72c8:	325b      	adds	r2, #91	; 0x5b
    72ca:	7011      	strb	r1, [r2, #0]
    72cc:	7822      	ldrb	r2, [r4, #0]
    72ce:	2a2a      	cmp	r2, #42	; 0x2a
    72d0:	d001      	beq.n	72d6 <_svfiprintf_r+0xd6>
    72d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    72d4:	e00e      	b.n	72f4 <_svfiprintf_r+0xf4>
    72d6:	9a05      	ldr	r2, [sp, #20]
    72d8:	1d11      	adds	r1, r2, #4
    72da:	6812      	ldr	r2, [r2, #0]
    72dc:	9105      	str	r1, [sp, #20]
    72de:	2a00      	cmp	r2, #0
    72e0:	db01      	blt.n	72e6 <_svfiprintf_r+0xe6>
    72e2:	9209      	str	r2, [sp, #36]	; 0x24
    72e4:	e004      	b.n	72f0 <_svfiprintf_r+0xf0>
    72e6:	4252      	negs	r2, r2
    72e8:	60ea      	str	r2, [r5, #12]
    72ea:	2202      	movs	r2, #2
    72ec:	4313      	orrs	r3, r2
    72ee:	602b      	str	r3, [r5, #0]
    72f0:	3401      	adds	r4, #1
    72f2:	e009      	b.n	7308 <_svfiprintf_r+0x108>
    72f4:	7822      	ldrb	r2, [r4, #0]
    72f6:	3a30      	subs	r2, #48	; 0x30
    72f8:	2a09      	cmp	r2, #9
    72fa:	d804      	bhi.n	7306 <_svfiprintf_r+0x106>
    72fc:	210a      	movs	r1, #10
    72fe:	434b      	muls	r3, r1
    7300:	3401      	adds	r4, #1
    7302:	189b      	adds	r3, r3, r2
    7304:	e7f6      	b.n	72f4 <_svfiprintf_r+0xf4>
    7306:	9309      	str	r3, [sp, #36]	; 0x24
    7308:	7823      	ldrb	r3, [r4, #0]
    730a:	2b2e      	cmp	r3, #46	; 0x2e
    730c:	d118      	bne.n	7340 <_svfiprintf_r+0x140>
    730e:	7863      	ldrb	r3, [r4, #1]
    7310:	2b2a      	cmp	r3, #42	; 0x2a
    7312:	d109      	bne.n	7328 <_svfiprintf_r+0x128>
    7314:	9b05      	ldr	r3, [sp, #20]
    7316:	3402      	adds	r4, #2
    7318:	1d1a      	adds	r2, r3, #4
    731a:	681b      	ldr	r3, [r3, #0]
    731c:	9205      	str	r2, [sp, #20]
    731e:	2b00      	cmp	r3, #0
    7320:	da0d      	bge.n	733e <_svfiprintf_r+0x13e>
    7322:	2301      	movs	r3, #1
    7324:	425b      	negs	r3, r3
    7326:	e00a      	b.n	733e <_svfiprintf_r+0x13e>
    7328:	3401      	adds	r4, #1
    732a:	2300      	movs	r3, #0
    732c:	7822      	ldrb	r2, [r4, #0]
    732e:	3a30      	subs	r2, #48	; 0x30
    7330:	2a09      	cmp	r2, #9
    7332:	d804      	bhi.n	733e <_svfiprintf_r+0x13e>
    7334:	210a      	movs	r1, #10
    7336:	434b      	muls	r3, r1
    7338:	3401      	adds	r4, #1
    733a:	189b      	adds	r3, r3, r2
    733c:	e7f6      	b.n	732c <_svfiprintf_r+0x12c>
    733e:	9307      	str	r3, [sp, #28]
    7340:	4f23      	ldr	r7, [pc, #140]	; (73d0 <_svfiprintf_r+0x1d0>)
    7342:	7821      	ldrb	r1, [r4, #0]
    7344:	1c38      	adds	r0, r7, #0
    7346:	2203      	movs	r2, #3
    7348:	f000 fd98 	bl	7e7c <memchr>
    734c:	2800      	cmp	r0, #0
    734e:	d006      	beq.n	735e <_svfiprintf_r+0x15e>
    7350:	1bc7      	subs	r7, r0, r7
    7352:	682b      	ldr	r3, [r5, #0]
    7354:	2040      	movs	r0, #64	; 0x40
    7356:	40b8      	lsls	r0, r7
    7358:	4318      	orrs	r0, r3
    735a:	6028      	str	r0, [r5, #0]
    735c:	3401      	adds	r4, #1
    735e:	7821      	ldrb	r1, [r4, #0]
    7360:	481c      	ldr	r0, [pc, #112]	; (73d4 <_svfiprintf_r+0x1d4>)
    7362:	2206      	movs	r2, #6
    7364:	1c67      	adds	r7, r4, #1
    7366:	7629      	strb	r1, [r5, #24]
    7368:	f000 fd88 	bl	7e7c <memchr>
    736c:	2800      	cmp	r0, #0
    736e:	d012      	beq.n	7396 <_svfiprintf_r+0x196>
    7370:	4b19      	ldr	r3, [pc, #100]	; (73d8 <_svfiprintf_r+0x1d8>)
    7372:	2b00      	cmp	r3, #0
    7374:	d106      	bne.n	7384 <_svfiprintf_r+0x184>
    7376:	9b05      	ldr	r3, [sp, #20]
    7378:	2207      	movs	r2, #7
    737a:	3307      	adds	r3, #7
    737c:	4393      	bics	r3, r2
    737e:	3308      	adds	r3, #8
    7380:	9305      	str	r3, [sp, #20]
    7382:	e014      	b.n	73ae <_svfiprintf_r+0x1ae>
    7384:	ab05      	add	r3, sp, #20
    7386:	9300      	str	r3, [sp, #0]
    7388:	9803      	ldr	r0, [sp, #12]
    738a:	1c29      	adds	r1, r5, #0
    738c:	1c32      	adds	r2, r6, #0
    738e:	4b13      	ldr	r3, [pc, #76]	; (73dc <_svfiprintf_r+0x1dc>)
    7390:	e000      	b.n	7394 <_svfiprintf_r+0x194>
    7392:	bf00      	nop
    7394:	e007      	b.n	73a6 <_svfiprintf_r+0x1a6>
    7396:	ab05      	add	r3, sp, #20
    7398:	9300      	str	r3, [sp, #0]
    739a:	9803      	ldr	r0, [sp, #12]
    739c:	1c29      	adds	r1, r5, #0
    739e:	1c32      	adds	r2, r6, #0
    73a0:	4b0e      	ldr	r3, [pc, #56]	; (73dc <_svfiprintf_r+0x1dc>)
    73a2:	f000 f9c1 	bl	7728 <_printf_i>
    73a6:	9004      	str	r0, [sp, #16]
    73a8:	9904      	ldr	r1, [sp, #16]
    73aa:	3101      	adds	r1, #1
    73ac:	d004      	beq.n	73b8 <_svfiprintf_r+0x1b8>
    73ae:	696a      	ldr	r2, [r5, #20]
    73b0:	9904      	ldr	r1, [sp, #16]
    73b2:	1853      	adds	r3, r2, r1
    73b4:	616b      	str	r3, [r5, #20]
    73b6:	e743      	b.n	7240 <_svfiprintf_r+0x40>
    73b8:	89b3      	ldrh	r3, [r6, #12]
    73ba:	065a      	lsls	r2, r3, #25
    73bc:	d401      	bmi.n	73c2 <_svfiprintf_r+0x1c2>
    73be:	980b      	ldr	r0, [sp, #44]	; 0x2c
    73c0:	e001      	b.n	73c6 <_svfiprintf_r+0x1c6>
    73c2:	2001      	movs	r0, #1
    73c4:	4240      	negs	r0, r0
    73c6:	b01f      	add	sp, #124	; 0x7c
    73c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    73ca:	46c0      	nop			; (mov r8, r8)
    73cc:	000092c4 	.word	0x000092c4
    73d0:	000092ca 	.word	0x000092ca
    73d4:	000092ce 	.word	0x000092ce
    73d8:	00000000 	.word	0x00000000
    73dc:	00007141 	.word	0x00007141

000073e0 <__sfputc_r>:
    73e0:	6893      	ldr	r3, [r2, #8]
    73e2:	b510      	push	{r4, lr}
    73e4:	3b01      	subs	r3, #1
    73e6:	6093      	str	r3, [r2, #8]
    73e8:	2b00      	cmp	r3, #0
    73ea:	da05      	bge.n	73f8 <__sfputc_r+0x18>
    73ec:	6994      	ldr	r4, [r2, #24]
    73ee:	42a3      	cmp	r3, r4
    73f0:	db08      	blt.n	7404 <__sfputc_r+0x24>
    73f2:	b2cb      	uxtb	r3, r1
    73f4:	2b0a      	cmp	r3, #10
    73f6:	d005      	beq.n	7404 <__sfputc_r+0x24>
    73f8:	6813      	ldr	r3, [r2, #0]
    73fa:	1c58      	adds	r0, r3, #1
    73fc:	6010      	str	r0, [r2, #0]
    73fe:	7019      	strb	r1, [r3, #0]
    7400:	b2c8      	uxtb	r0, r1
    7402:	e001      	b.n	7408 <__sfputc_r+0x28>
    7404:	f000 faa6 	bl	7954 <__swbuf_r>
    7408:	bd10      	pop	{r4, pc}

0000740a <__sfputs_r>:
    740a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    740c:	1c06      	adds	r6, r0, #0
    740e:	1c0f      	adds	r7, r1, #0
    7410:	1c14      	adds	r4, r2, #0
    7412:	18d5      	adds	r5, r2, r3
    7414:	42ac      	cmp	r4, r5
    7416:	d008      	beq.n	742a <__sfputs_r+0x20>
    7418:	7821      	ldrb	r1, [r4, #0]
    741a:	1c30      	adds	r0, r6, #0
    741c:	1c3a      	adds	r2, r7, #0
    741e:	f7ff ffdf 	bl	73e0 <__sfputc_r>
    7422:	3401      	adds	r4, #1
    7424:	1c43      	adds	r3, r0, #1
    7426:	d1f5      	bne.n	7414 <__sfputs_r+0xa>
    7428:	e000      	b.n	742c <__sfputs_r+0x22>
    742a:	2000      	movs	r0, #0
    742c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00007430 <_vfiprintf_r>:
    7430:	b5f0      	push	{r4, r5, r6, r7, lr}
    7432:	b09f      	sub	sp, #124	; 0x7c
    7434:	1c06      	adds	r6, r0, #0
    7436:	1c0f      	adds	r7, r1, #0
    7438:	9203      	str	r2, [sp, #12]
    743a:	9305      	str	r3, [sp, #20]
    743c:	2800      	cmp	r0, #0
    743e:	d004      	beq.n	744a <_vfiprintf_r+0x1a>
    7440:	6981      	ldr	r1, [r0, #24]
    7442:	2900      	cmp	r1, #0
    7444:	d101      	bne.n	744a <_vfiprintf_r+0x1a>
    7446:	f000 fc59 	bl	7cfc <__sinit>
    744a:	4b75      	ldr	r3, [pc, #468]	; (7620 <_vfiprintf_r+0x1f0>)
    744c:	429f      	cmp	r7, r3
    744e:	d101      	bne.n	7454 <_vfiprintf_r+0x24>
    7450:	6877      	ldr	r7, [r6, #4]
    7452:	e008      	b.n	7466 <_vfiprintf_r+0x36>
    7454:	4b73      	ldr	r3, [pc, #460]	; (7624 <_vfiprintf_r+0x1f4>)
    7456:	429f      	cmp	r7, r3
    7458:	d101      	bne.n	745e <_vfiprintf_r+0x2e>
    745a:	68b7      	ldr	r7, [r6, #8]
    745c:	e003      	b.n	7466 <_vfiprintf_r+0x36>
    745e:	4b72      	ldr	r3, [pc, #456]	; (7628 <_vfiprintf_r+0x1f8>)
    7460:	429f      	cmp	r7, r3
    7462:	d100      	bne.n	7466 <_vfiprintf_r+0x36>
    7464:	68f7      	ldr	r7, [r6, #12]
    7466:	89bb      	ldrh	r3, [r7, #12]
    7468:	071a      	lsls	r2, r3, #28
    746a:	d50a      	bpl.n	7482 <_vfiprintf_r+0x52>
    746c:	693b      	ldr	r3, [r7, #16]
    746e:	2b00      	cmp	r3, #0
    7470:	d007      	beq.n	7482 <_vfiprintf_r+0x52>
    7472:	ad06      	add	r5, sp, #24
    7474:	2300      	movs	r3, #0
    7476:	616b      	str	r3, [r5, #20]
    7478:	2320      	movs	r3, #32
    747a:	766b      	strb	r3, [r5, #25]
    747c:	2330      	movs	r3, #48	; 0x30
    747e:	76ab      	strb	r3, [r5, #26]
    7480:	e03b      	b.n	74fa <_vfiprintf_r+0xca>
    7482:	1c30      	adds	r0, r6, #0
    7484:	1c39      	adds	r1, r7, #0
    7486:	f000 fabd 	bl	7a04 <__swsetup_r>
    748a:	2800      	cmp	r0, #0
    748c:	d0f1      	beq.n	7472 <_vfiprintf_r+0x42>
    748e:	2001      	movs	r0, #1
    7490:	4240      	negs	r0, r0
    7492:	e0c2      	b.n	761a <_vfiprintf_r+0x1ea>
    7494:	9a05      	ldr	r2, [sp, #20]
    7496:	1d11      	adds	r1, r2, #4
    7498:	6812      	ldr	r2, [r2, #0]
    749a:	9105      	str	r1, [sp, #20]
    749c:	2a00      	cmp	r2, #0
    749e:	db76      	blt.n	758e <_vfiprintf_r+0x15e>
    74a0:	9209      	str	r2, [sp, #36]	; 0x24
    74a2:	3401      	adds	r4, #1
    74a4:	7823      	ldrb	r3, [r4, #0]
    74a6:	2b2e      	cmp	r3, #46	; 0x2e
    74a8:	d100      	bne.n	74ac <_vfiprintf_r+0x7c>
    74aa:	e081      	b.n	75b0 <_vfiprintf_r+0x180>
    74ac:	7821      	ldrb	r1, [r4, #0]
    74ae:	485f      	ldr	r0, [pc, #380]	; (762c <_vfiprintf_r+0x1fc>)
    74b0:	2203      	movs	r2, #3
    74b2:	f000 fce3 	bl	7e7c <memchr>
    74b6:	2800      	cmp	r0, #0
    74b8:	d007      	beq.n	74ca <_vfiprintf_r+0x9a>
    74ba:	495c      	ldr	r1, [pc, #368]	; (762c <_vfiprintf_r+0x1fc>)
    74bc:	682a      	ldr	r2, [r5, #0]
    74be:	1a43      	subs	r3, r0, r1
    74c0:	2040      	movs	r0, #64	; 0x40
    74c2:	4098      	lsls	r0, r3
    74c4:	4310      	orrs	r0, r2
    74c6:	6028      	str	r0, [r5, #0]
    74c8:	3401      	adds	r4, #1
    74ca:	7821      	ldrb	r1, [r4, #0]
    74cc:	1c63      	adds	r3, r4, #1
    74ce:	4858      	ldr	r0, [pc, #352]	; (7630 <_vfiprintf_r+0x200>)
    74d0:	2206      	movs	r2, #6
    74d2:	9303      	str	r3, [sp, #12]
    74d4:	7629      	strb	r1, [r5, #24]
    74d6:	f000 fcd1 	bl	7e7c <memchr>
    74da:	2800      	cmp	r0, #0
    74dc:	d100      	bne.n	74e0 <_vfiprintf_r+0xb0>
    74de:	e08a      	b.n	75f6 <_vfiprintf_r+0x1c6>
    74e0:	4b54      	ldr	r3, [pc, #336]	; (7634 <_vfiprintf_r+0x204>)
    74e2:	2b00      	cmp	r3, #0
    74e4:	d17e      	bne.n	75e4 <_vfiprintf_r+0x1b4>
    74e6:	9b05      	ldr	r3, [sp, #20]
    74e8:	2207      	movs	r2, #7
    74ea:	3307      	adds	r3, #7
    74ec:	4393      	bics	r3, r2
    74ee:	3308      	adds	r3, #8
    74f0:	9305      	str	r3, [sp, #20]
    74f2:	696a      	ldr	r2, [r5, #20]
    74f4:	9904      	ldr	r1, [sp, #16]
    74f6:	1853      	adds	r3, r2, r1
    74f8:	616b      	str	r3, [r5, #20]
    74fa:	9c03      	ldr	r4, [sp, #12]
    74fc:	7823      	ldrb	r3, [r4, #0]
    74fe:	2b00      	cmp	r3, #0
    7500:	d104      	bne.n	750c <_vfiprintf_r+0xdc>
    7502:	9903      	ldr	r1, [sp, #12]
    7504:	1a61      	subs	r1, r4, r1
    7506:	9102      	str	r1, [sp, #8]
    7508:	d010      	beq.n	752c <_vfiprintf_r+0xfc>
    750a:	e003      	b.n	7514 <_vfiprintf_r+0xe4>
    750c:	2b25      	cmp	r3, #37	; 0x25
    750e:	d0f8      	beq.n	7502 <_vfiprintf_r+0xd2>
    7510:	3401      	adds	r4, #1
    7512:	e7f3      	b.n	74fc <_vfiprintf_r+0xcc>
    7514:	1c30      	adds	r0, r6, #0
    7516:	1c39      	adds	r1, r7, #0
    7518:	9a03      	ldr	r2, [sp, #12]
    751a:	9b02      	ldr	r3, [sp, #8]
    751c:	f7ff ff75 	bl	740a <__sfputs_r>
    7520:	3001      	adds	r0, #1
    7522:	d075      	beq.n	7610 <_vfiprintf_r+0x1e0>
    7524:	696a      	ldr	r2, [r5, #20]
    7526:	9902      	ldr	r1, [sp, #8]
    7528:	1853      	adds	r3, r2, r1
    752a:	616b      	str	r3, [r5, #20]
    752c:	7823      	ldrb	r3, [r4, #0]
    752e:	2b00      	cmp	r3, #0
    7530:	d06e      	beq.n	7610 <_vfiprintf_r+0x1e0>
    7532:	2201      	movs	r2, #1
    7534:	4252      	negs	r2, r2
    7536:	606a      	str	r2, [r5, #4]
    7538:	466a      	mov	r2, sp
    753a:	2300      	movs	r3, #0
    753c:	325b      	adds	r2, #91	; 0x5b
    753e:	3401      	adds	r4, #1
    7540:	602b      	str	r3, [r5, #0]
    7542:	60eb      	str	r3, [r5, #12]
    7544:	60ab      	str	r3, [r5, #8]
    7546:	7013      	strb	r3, [r2, #0]
    7548:	65ab      	str	r3, [r5, #88]	; 0x58
    754a:	7821      	ldrb	r1, [r4, #0]
    754c:	483a      	ldr	r0, [pc, #232]	; (7638 <_vfiprintf_r+0x208>)
    754e:	2205      	movs	r2, #5
    7550:	f000 fc94 	bl	7e7c <memchr>
    7554:	2800      	cmp	r0, #0
    7556:	d008      	beq.n	756a <_vfiprintf_r+0x13a>
    7558:	4a37      	ldr	r2, [pc, #220]	; (7638 <_vfiprintf_r+0x208>)
    755a:	3401      	adds	r4, #1
    755c:	1a83      	subs	r3, r0, r2
    755e:	2001      	movs	r0, #1
    7560:	4098      	lsls	r0, r3
    7562:	682b      	ldr	r3, [r5, #0]
    7564:	4318      	orrs	r0, r3
    7566:	6028      	str	r0, [r5, #0]
    7568:	e7ef      	b.n	754a <_vfiprintf_r+0x11a>
    756a:	682b      	ldr	r3, [r5, #0]
    756c:	06d9      	lsls	r1, r3, #27
    756e:	d503      	bpl.n	7578 <_vfiprintf_r+0x148>
    7570:	466a      	mov	r2, sp
    7572:	2120      	movs	r1, #32
    7574:	325b      	adds	r2, #91	; 0x5b
    7576:	7011      	strb	r1, [r2, #0]
    7578:	071a      	lsls	r2, r3, #28
    757a:	d503      	bpl.n	7584 <_vfiprintf_r+0x154>
    757c:	466a      	mov	r2, sp
    757e:	212b      	movs	r1, #43	; 0x2b
    7580:	325b      	adds	r2, #91	; 0x5b
    7582:	7011      	strb	r1, [r2, #0]
    7584:	7822      	ldrb	r2, [r4, #0]
    7586:	2a2a      	cmp	r2, #42	; 0x2a
    7588:	d084      	beq.n	7494 <_vfiprintf_r+0x64>
    758a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    758c:	e005      	b.n	759a <_vfiprintf_r+0x16a>
    758e:	4252      	negs	r2, r2
    7590:	60ea      	str	r2, [r5, #12]
    7592:	2202      	movs	r2, #2
    7594:	4313      	orrs	r3, r2
    7596:	602b      	str	r3, [r5, #0]
    7598:	e783      	b.n	74a2 <_vfiprintf_r+0x72>
    759a:	7822      	ldrb	r2, [r4, #0]
    759c:	3a30      	subs	r2, #48	; 0x30
    759e:	2a09      	cmp	r2, #9
    75a0:	d804      	bhi.n	75ac <_vfiprintf_r+0x17c>
    75a2:	210a      	movs	r1, #10
    75a4:	434b      	muls	r3, r1
    75a6:	3401      	adds	r4, #1
    75a8:	189b      	adds	r3, r3, r2
    75aa:	e7f6      	b.n	759a <_vfiprintf_r+0x16a>
    75ac:	9309      	str	r3, [sp, #36]	; 0x24
    75ae:	e779      	b.n	74a4 <_vfiprintf_r+0x74>
    75b0:	7863      	ldrb	r3, [r4, #1]
    75b2:	2b2a      	cmp	r3, #42	; 0x2a
    75b4:	d109      	bne.n	75ca <_vfiprintf_r+0x19a>
    75b6:	9b05      	ldr	r3, [sp, #20]
    75b8:	3402      	adds	r4, #2
    75ba:	1d1a      	adds	r2, r3, #4
    75bc:	681b      	ldr	r3, [r3, #0]
    75be:	9205      	str	r2, [sp, #20]
    75c0:	2b00      	cmp	r3, #0
    75c2:	da0d      	bge.n	75e0 <_vfiprintf_r+0x1b0>
    75c4:	2301      	movs	r3, #1
    75c6:	425b      	negs	r3, r3
    75c8:	e00a      	b.n	75e0 <_vfiprintf_r+0x1b0>
    75ca:	3401      	adds	r4, #1
    75cc:	2300      	movs	r3, #0
    75ce:	7822      	ldrb	r2, [r4, #0]
    75d0:	3a30      	subs	r2, #48	; 0x30
    75d2:	2a09      	cmp	r2, #9
    75d4:	d804      	bhi.n	75e0 <_vfiprintf_r+0x1b0>
    75d6:	210a      	movs	r1, #10
    75d8:	434b      	muls	r3, r1
    75da:	3401      	adds	r4, #1
    75dc:	189b      	adds	r3, r3, r2
    75de:	e7f6      	b.n	75ce <_vfiprintf_r+0x19e>
    75e0:	9307      	str	r3, [sp, #28]
    75e2:	e763      	b.n	74ac <_vfiprintf_r+0x7c>
    75e4:	ab05      	add	r3, sp, #20
    75e6:	9300      	str	r3, [sp, #0]
    75e8:	1c30      	adds	r0, r6, #0
    75ea:	1c29      	adds	r1, r5, #0
    75ec:	1c3a      	adds	r2, r7, #0
    75ee:	4b13      	ldr	r3, [pc, #76]	; (763c <_vfiprintf_r+0x20c>)
    75f0:	e000      	b.n	75f4 <_vfiprintf_r+0x1c4>
    75f2:	bf00      	nop
    75f4:	e007      	b.n	7606 <_vfiprintf_r+0x1d6>
    75f6:	ab05      	add	r3, sp, #20
    75f8:	9300      	str	r3, [sp, #0]
    75fa:	1c30      	adds	r0, r6, #0
    75fc:	1c29      	adds	r1, r5, #0
    75fe:	1c3a      	adds	r2, r7, #0
    7600:	4b0e      	ldr	r3, [pc, #56]	; (763c <_vfiprintf_r+0x20c>)
    7602:	f000 f891 	bl	7728 <_printf_i>
    7606:	9004      	str	r0, [sp, #16]
    7608:	9904      	ldr	r1, [sp, #16]
    760a:	3101      	adds	r1, #1
    760c:	d000      	beq.n	7610 <_vfiprintf_r+0x1e0>
    760e:	e770      	b.n	74f2 <_vfiprintf_r+0xc2>
    7610:	89bb      	ldrh	r3, [r7, #12]
    7612:	065a      	lsls	r2, r3, #25
    7614:	d500      	bpl.n	7618 <_vfiprintf_r+0x1e8>
    7616:	e73a      	b.n	748e <_vfiprintf_r+0x5e>
    7618:	980b      	ldr	r0, [sp, #44]	; 0x2c
    761a:	b01f      	add	sp, #124	; 0x7c
    761c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    761e:	46c0      	nop			; (mov r8, r8)
    7620:	000092f8 	.word	0x000092f8
    7624:	00009318 	.word	0x00009318
    7628:	00009338 	.word	0x00009338
    762c:	000092ca 	.word	0x000092ca
    7630:	000092ce 	.word	0x000092ce
    7634:	00000000 	.word	0x00000000
    7638:	000092c4 	.word	0x000092c4
    763c:	0000740b 	.word	0x0000740b

00007640 <_printf_common>:
    7640:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7642:	1c15      	adds	r5, r2, #0
    7644:	9301      	str	r3, [sp, #4]
    7646:	690a      	ldr	r2, [r1, #16]
    7648:	688b      	ldr	r3, [r1, #8]
    764a:	1c06      	adds	r6, r0, #0
    764c:	1c0c      	adds	r4, r1, #0
    764e:	4293      	cmp	r3, r2
    7650:	da00      	bge.n	7654 <_printf_common+0x14>
    7652:	1c13      	adds	r3, r2, #0
    7654:	1c22      	adds	r2, r4, #0
    7656:	602b      	str	r3, [r5, #0]
    7658:	3243      	adds	r2, #67	; 0x43
    765a:	7812      	ldrb	r2, [r2, #0]
    765c:	2a00      	cmp	r2, #0
    765e:	d001      	beq.n	7664 <_printf_common+0x24>
    7660:	3301      	adds	r3, #1
    7662:	602b      	str	r3, [r5, #0]
    7664:	6820      	ldr	r0, [r4, #0]
    7666:	0680      	lsls	r0, r0, #26
    7668:	d502      	bpl.n	7670 <_printf_common+0x30>
    766a:	682b      	ldr	r3, [r5, #0]
    766c:	3302      	adds	r3, #2
    766e:	602b      	str	r3, [r5, #0]
    7670:	6821      	ldr	r1, [r4, #0]
    7672:	2706      	movs	r7, #6
    7674:	400f      	ands	r7, r1
    7676:	d01f      	beq.n	76b8 <_printf_common+0x78>
    7678:	1c23      	adds	r3, r4, #0
    767a:	3343      	adds	r3, #67	; 0x43
    767c:	781b      	ldrb	r3, [r3, #0]
    767e:	1e5a      	subs	r2, r3, #1
    7680:	4193      	sbcs	r3, r2
    7682:	6822      	ldr	r2, [r4, #0]
    7684:	0692      	lsls	r2, r2, #26
    7686:	d51f      	bpl.n	76c8 <_printf_common+0x88>
    7688:	18e1      	adds	r1, r4, r3
    768a:	3140      	adds	r1, #64	; 0x40
    768c:	2030      	movs	r0, #48	; 0x30
    768e:	70c8      	strb	r0, [r1, #3]
    7690:	1c21      	adds	r1, r4, #0
    7692:	1c5a      	adds	r2, r3, #1
    7694:	3145      	adds	r1, #69	; 0x45
    7696:	7809      	ldrb	r1, [r1, #0]
    7698:	18a2      	adds	r2, r4, r2
    769a:	3240      	adds	r2, #64	; 0x40
    769c:	3302      	adds	r3, #2
    769e:	70d1      	strb	r1, [r2, #3]
    76a0:	e012      	b.n	76c8 <_printf_common+0x88>
    76a2:	1c22      	adds	r2, r4, #0
    76a4:	1c30      	adds	r0, r6, #0
    76a6:	9901      	ldr	r1, [sp, #4]
    76a8:	3219      	adds	r2, #25
    76aa:	2301      	movs	r3, #1
    76ac:	9f08      	ldr	r7, [sp, #32]
    76ae:	47b8      	blx	r7
    76b0:	3001      	adds	r0, #1
    76b2:	d011      	beq.n	76d8 <_printf_common+0x98>
    76b4:	9f00      	ldr	r7, [sp, #0]
    76b6:	3701      	adds	r7, #1
    76b8:	9700      	str	r7, [sp, #0]
    76ba:	68e0      	ldr	r0, [r4, #12]
    76bc:	6829      	ldr	r1, [r5, #0]
    76be:	9f00      	ldr	r7, [sp, #0]
    76c0:	1a43      	subs	r3, r0, r1
    76c2:	429f      	cmp	r7, r3
    76c4:	dbed      	blt.n	76a2 <_printf_common+0x62>
    76c6:	e7d7      	b.n	7678 <_printf_common+0x38>
    76c8:	1c22      	adds	r2, r4, #0
    76ca:	1c30      	adds	r0, r6, #0
    76cc:	9901      	ldr	r1, [sp, #4]
    76ce:	3243      	adds	r2, #67	; 0x43
    76d0:	9f08      	ldr	r7, [sp, #32]
    76d2:	47b8      	blx	r7
    76d4:	3001      	adds	r0, #1
    76d6:	d102      	bne.n	76de <_printf_common+0x9e>
    76d8:	2001      	movs	r0, #1
    76da:	4240      	negs	r0, r0
    76dc:	e023      	b.n	7726 <_printf_common+0xe6>
    76de:	6820      	ldr	r0, [r4, #0]
    76e0:	2106      	movs	r1, #6
    76e2:	682b      	ldr	r3, [r5, #0]
    76e4:	68e2      	ldr	r2, [r4, #12]
    76e6:	4001      	ands	r1, r0
    76e8:	2500      	movs	r5, #0
    76ea:	2904      	cmp	r1, #4
    76ec:	d103      	bne.n	76f6 <_printf_common+0xb6>
    76ee:	1ad5      	subs	r5, r2, r3
    76f0:	43eb      	mvns	r3, r5
    76f2:	17db      	asrs	r3, r3, #31
    76f4:	401d      	ands	r5, r3
    76f6:	68a2      	ldr	r2, [r4, #8]
    76f8:	6923      	ldr	r3, [r4, #16]
    76fa:	429a      	cmp	r2, r3
    76fc:	dd01      	ble.n	7702 <_printf_common+0xc2>
    76fe:	1ad3      	subs	r3, r2, r3
    7700:	18ed      	adds	r5, r5, r3
    7702:	2700      	movs	r7, #0
    7704:	9700      	str	r7, [sp, #0]
    7706:	9f00      	ldr	r7, [sp, #0]
    7708:	42af      	cmp	r7, r5
    770a:	da0b      	bge.n	7724 <_printf_common+0xe4>
    770c:	1c22      	adds	r2, r4, #0
    770e:	1c30      	adds	r0, r6, #0
    7710:	9901      	ldr	r1, [sp, #4]
    7712:	321a      	adds	r2, #26
    7714:	2301      	movs	r3, #1
    7716:	9f08      	ldr	r7, [sp, #32]
    7718:	47b8      	blx	r7
    771a:	3001      	adds	r0, #1
    771c:	d0dc      	beq.n	76d8 <_printf_common+0x98>
    771e:	9f00      	ldr	r7, [sp, #0]
    7720:	3701      	adds	r7, #1
    7722:	e7ef      	b.n	7704 <_printf_common+0xc4>
    7724:	2000      	movs	r0, #0
    7726:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

00007728 <_printf_i>:
    7728:	b5f0      	push	{r4, r5, r6, r7, lr}
    772a:	1c0d      	adds	r5, r1, #0
    772c:	b08b      	sub	sp, #44	; 0x2c
    772e:	3543      	adds	r5, #67	; 0x43
    7730:	9206      	str	r2, [sp, #24]
    7732:	9005      	str	r0, [sp, #20]
    7734:	9307      	str	r3, [sp, #28]
    7736:	9504      	str	r5, [sp, #16]
    7738:	7e0b      	ldrb	r3, [r1, #24]
    773a:	1c0c      	adds	r4, r1, #0
    773c:	9a10      	ldr	r2, [sp, #64]	; 0x40
    773e:	2b6e      	cmp	r3, #110	; 0x6e
    7740:	d100      	bne.n	7744 <_printf_i+0x1c>
    7742:	e0a7      	b.n	7894 <_printf_i+0x16c>
    7744:	d811      	bhi.n	776a <_printf_i+0x42>
    7746:	2b63      	cmp	r3, #99	; 0x63
    7748:	d022      	beq.n	7790 <_printf_i+0x68>
    774a:	d809      	bhi.n	7760 <_printf_i+0x38>
    774c:	2b00      	cmp	r3, #0
    774e:	d100      	bne.n	7752 <_printf_i+0x2a>
    7750:	e0b0      	b.n	78b4 <_printf_i+0x18c>
    7752:	2b58      	cmp	r3, #88	; 0x58
    7754:	d000      	beq.n	7758 <_printf_i+0x30>
    7756:	e0c0      	b.n	78da <_printf_i+0x1b2>
    7758:	3145      	adds	r1, #69	; 0x45
    775a:	700b      	strb	r3, [r1, #0]
    775c:	4d7b      	ldr	r5, [pc, #492]	; (794c <_printf_i+0x224>)
    775e:	e04e      	b.n	77fe <_printf_i+0xd6>
    7760:	2b64      	cmp	r3, #100	; 0x64
    7762:	d01c      	beq.n	779e <_printf_i+0x76>
    7764:	2b69      	cmp	r3, #105	; 0x69
    7766:	d01a      	beq.n	779e <_printf_i+0x76>
    7768:	e0b7      	b.n	78da <_printf_i+0x1b2>
    776a:	2b73      	cmp	r3, #115	; 0x73
    776c:	d100      	bne.n	7770 <_printf_i+0x48>
    776e:	e0a5      	b.n	78bc <_printf_i+0x194>
    7770:	d809      	bhi.n	7786 <_printf_i+0x5e>
    7772:	2b6f      	cmp	r3, #111	; 0x6f
    7774:	d029      	beq.n	77ca <_printf_i+0xa2>
    7776:	2b70      	cmp	r3, #112	; 0x70
    7778:	d000      	beq.n	777c <_printf_i+0x54>
    777a:	e0ae      	b.n	78da <_printf_i+0x1b2>
    777c:	680e      	ldr	r6, [r1, #0]
    777e:	2320      	movs	r3, #32
    7780:	4333      	orrs	r3, r6
    7782:	600b      	str	r3, [r1, #0]
    7784:	e036      	b.n	77f4 <_printf_i+0xcc>
    7786:	2b75      	cmp	r3, #117	; 0x75
    7788:	d01f      	beq.n	77ca <_printf_i+0xa2>
    778a:	2b78      	cmp	r3, #120	; 0x78
    778c:	d032      	beq.n	77f4 <_printf_i+0xcc>
    778e:	e0a4      	b.n	78da <_printf_i+0x1b2>
    7790:	6813      	ldr	r3, [r2, #0]
    7792:	1c0d      	adds	r5, r1, #0
    7794:	1d19      	adds	r1, r3, #4
    7796:	3542      	adds	r5, #66	; 0x42
    7798:	6011      	str	r1, [r2, #0]
    779a:	681b      	ldr	r3, [r3, #0]
    779c:	e09f      	b.n	78de <_printf_i+0x1b6>
    779e:	6821      	ldr	r1, [r4, #0]
    77a0:	6813      	ldr	r3, [r2, #0]
    77a2:	060e      	lsls	r6, r1, #24
    77a4:	d503      	bpl.n	77ae <_printf_i+0x86>
    77a6:	1d19      	adds	r1, r3, #4
    77a8:	6011      	str	r1, [r2, #0]
    77aa:	681e      	ldr	r6, [r3, #0]
    77ac:	e005      	b.n	77ba <_printf_i+0x92>
    77ae:	0648      	lsls	r0, r1, #25
    77b0:	d5f9      	bpl.n	77a6 <_printf_i+0x7e>
    77b2:	1d19      	adds	r1, r3, #4
    77b4:	6011      	str	r1, [r2, #0]
    77b6:	2100      	movs	r1, #0
    77b8:	5e5e      	ldrsh	r6, [r3, r1]
    77ba:	4b64      	ldr	r3, [pc, #400]	; (794c <_printf_i+0x224>)
    77bc:	2e00      	cmp	r6, #0
    77be:	da3b      	bge.n	7838 <_printf_i+0x110>
    77c0:	9d04      	ldr	r5, [sp, #16]
    77c2:	222d      	movs	r2, #45	; 0x2d
    77c4:	4276      	negs	r6, r6
    77c6:	702a      	strb	r2, [r5, #0]
    77c8:	e036      	b.n	7838 <_printf_i+0x110>
    77ca:	6821      	ldr	r1, [r4, #0]
    77cc:	6813      	ldr	r3, [r2, #0]
    77ce:	060e      	lsls	r6, r1, #24
    77d0:	d503      	bpl.n	77da <_printf_i+0xb2>
    77d2:	1d19      	adds	r1, r3, #4
    77d4:	6011      	str	r1, [r2, #0]
    77d6:	681e      	ldr	r6, [r3, #0]
    77d8:	e004      	b.n	77e4 <_printf_i+0xbc>
    77da:	0648      	lsls	r0, r1, #25
    77dc:	d5f9      	bpl.n	77d2 <_printf_i+0xaa>
    77de:	1d19      	adds	r1, r3, #4
    77e0:	881e      	ldrh	r6, [r3, #0]
    77e2:	6011      	str	r1, [r2, #0]
    77e4:	4b59      	ldr	r3, [pc, #356]	; (794c <_printf_i+0x224>)
    77e6:	7e22      	ldrb	r2, [r4, #24]
    77e8:	9303      	str	r3, [sp, #12]
    77ea:	2708      	movs	r7, #8
    77ec:	2a6f      	cmp	r2, #111	; 0x6f
    77ee:	d01e      	beq.n	782e <_printf_i+0x106>
    77f0:	270a      	movs	r7, #10
    77f2:	e01c      	b.n	782e <_printf_i+0x106>
    77f4:	1c23      	adds	r3, r4, #0
    77f6:	2178      	movs	r1, #120	; 0x78
    77f8:	3345      	adds	r3, #69	; 0x45
    77fa:	4d55      	ldr	r5, [pc, #340]	; (7950 <_printf_i+0x228>)
    77fc:	7019      	strb	r1, [r3, #0]
    77fe:	6811      	ldr	r1, [r2, #0]
    7800:	6823      	ldr	r3, [r4, #0]
    7802:	1d08      	adds	r0, r1, #4
    7804:	9503      	str	r5, [sp, #12]
    7806:	6010      	str	r0, [r2, #0]
    7808:	061e      	lsls	r6, r3, #24
    780a:	d501      	bpl.n	7810 <_printf_i+0xe8>
    780c:	680e      	ldr	r6, [r1, #0]
    780e:	e002      	b.n	7816 <_printf_i+0xee>
    7810:	0658      	lsls	r0, r3, #25
    7812:	d5fb      	bpl.n	780c <_printf_i+0xe4>
    7814:	880e      	ldrh	r6, [r1, #0]
    7816:	07d9      	lsls	r1, r3, #31
    7818:	d502      	bpl.n	7820 <_printf_i+0xf8>
    781a:	2220      	movs	r2, #32
    781c:	4313      	orrs	r3, r2
    781e:	6023      	str	r3, [r4, #0]
    7820:	2710      	movs	r7, #16
    7822:	2e00      	cmp	r6, #0
    7824:	d103      	bne.n	782e <_printf_i+0x106>
    7826:	6822      	ldr	r2, [r4, #0]
    7828:	2320      	movs	r3, #32
    782a:	439a      	bics	r2, r3
    782c:	6022      	str	r2, [r4, #0]
    782e:	1c23      	adds	r3, r4, #0
    7830:	2200      	movs	r2, #0
    7832:	3343      	adds	r3, #67	; 0x43
    7834:	701a      	strb	r2, [r3, #0]
    7836:	e001      	b.n	783c <_printf_i+0x114>
    7838:	9303      	str	r3, [sp, #12]
    783a:	270a      	movs	r7, #10
    783c:	6863      	ldr	r3, [r4, #4]
    783e:	60a3      	str	r3, [r4, #8]
    7840:	2b00      	cmp	r3, #0
    7842:	db03      	blt.n	784c <_printf_i+0x124>
    7844:	6825      	ldr	r5, [r4, #0]
    7846:	2204      	movs	r2, #4
    7848:	4395      	bics	r5, r2
    784a:	6025      	str	r5, [r4, #0]
    784c:	2e00      	cmp	r6, #0
    784e:	d102      	bne.n	7856 <_printf_i+0x12e>
    7850:	9d04      	ldr	r5, [sp, #16]
    7852:	2b00      	cmp	r3, #0
    7854:	d00e      	beq.n	7874 <_printf_i+0x14c>
    7856:	9d04      	ldr	r5, [sp, #16]
    7858:	1c30      	adds	r0, r6, #0
    785a:	1c39      	adds	r1, r7, #0
    785c:	f7ff f974 	bl	6b48 <__aeabi_uidivmod>
    7860:	9803      	ldr	r0, [sp, #12]
    7862:	3d01      	subs	r5, #1
    7864:	5c43      	ldrb	r3, [r0, r1]
    7866:	1c30      	adds	r0, r6, #0
    7868:	702b      	strb	r3, [r5, #0]
    786a:	1c39      	adds	r1, r7, #0
    786c:	f7ff f928 	bl	6ac0 <__aeabi_uidiv>
    7870:	1e06      	subs	r6, r0, #0
    7872:	d1f1      	bne.n	7858 <_printf_i+0x130>
    7874:	2f08      	cmp	r7, #8
    7876:	d109      	bne.n	788c <_printf_i+0x164>
    7878:	6821      	ldr	r1, [r4, #0]
    787a:	07c9      	lsls	r1, r1, #31
    787c:	d506      	bpl.n	788c <_printf_i+0x164>
    787e:	6862      	ldr	r2, [r4, #4]
    7880:	6923      	ldr	r3, [r4, #16]
    7882:	429a      	cmp	r2, r3
    7884:	dc02      	bgt.n	788c <_printf_i+0x164>
    7886:	3d01      	subs	r5, #1
    7888:	2330      	movs	r3, #48	; 0x30
    788a:	702b      	strb	r3, [r5, #0]
    788c:	9e04      	ldr	r6, [sp, #16]
    788e:	1b73      	subs	r3, r6, r5
    7890:	6123      	str	r3, [r4, #16]
    7892:	e02a      	b.n	78ea <_printf_i+0x1c2>
    7894:	6808      	ldr	r0, [r1, #0]
    7896:	6813      	ldr	r3, [r2, #0]
    7898:	6949      	ldr	r1, [r1, #20]
    789a:	0605      	lsls	r5, r0, #24
    789c:	d504      	bpl.n	78a8 <_printf_i+0x180>
    789e:	1d18      	adds	r0, r3, #4
    78a0:	6010      	str	r0, [r2, #0]
    78a2:	681b      	ldr	r3, [r3, #0]
    78a4:	6019      	str	r1, [r3, #0]
    78a6:	e005      	b.n	78b4 <_printf_i+0x18c>
    78a8:	0646      	lsls	r6, r0, #25
    78aa:	d5f8      	bpl.n	789e <_printf_i+0x176>
    78ac:	1d18      	adds	r0, r3, #4
    78ae:	6010      	str	r0, [r2, #0]
    78b0:	681b      	ldr	r3, [r3, #0]
    78b2:	8019      	strh	r1, [r3, #0]
    78b4:	2300      	movs	r3, #0
    78b6:	6123      	str	r3, [r4, #16]
    78b8:	9d04      	ldr	r5, [sp, #16]
    78ba:	e016      	b.n	78ea <_printf_i+0x1c2>
    78bc:	6813      	ldr	r3, [r2, #0]
    78be:	1d19      	adds	r1, r3, #4
    78c0:	6011      	str	r1, [r2, #0]
    78c2:	681d      	ldr	r5, [r3, #0]
    78c4:	1c28      	adds	r0, r5, #0
    78c6:	f7ff fc33 	bl	7130 <strlen>
    78ca:	6863      	ldr	r3, [r4, #4]
    78cc:	6120      	str	r0, [r4, #16]
    78ce:	4298      	cmp	r0, r3
    78d0:	d900      	bls.n	78d4 <_printf_i+0x1ac>
    78d2:	6123      	str	r3, [r4, #16]
    78d4:	6920      	ldr	r0, [r4, #16]
    78d6:	6060      	str	r0, [r4, #4]
    78d8:	e004      	b.n	78e4 <_printf_i+0x1bc>
    78da:	1c25      	adds	r5, r4, #0
    78dc:	3542      	adds	r5, #66	; 0x42
    78de:	702b      	strb	r3, [r5, #0]
    78e0:	2301      	movs	r3, #1
    78e2:	6123      	str	r3, [r4, #16]
    78e4:	9e04      	ldr	r6, [sp, #16]
    78e6:	2300      	movs	r3, #0
    78e8:	7033      	strb	r3, [r6, #0]
    78ea:	9e07      	ldr	r6, [sp, #28]
    78ec:	9805      	ldr	r0, [sp, #20]
    78ee:	9600      	str	r6, [sp, #0]
    78f0:	1c21      	adds	r1, r4, #0
    78f2:	aa09      	add	r2, sp, #36	; 0x24
    78f4:	9b06      	ldr	r3, [sp, #24]
    78f6:	f7ff fea3 	bl	7640 <_printf_common>
    78fa:	3001      	adds	r0, #1
    78fc:	d102      	bne.n	7904 <_printf_i+0x1dc>
    78fe:	2001      	movs	r0, #1
    7900:	4240      	negs	r0, r0
    7902:	e021      	b.n	7948 <_printf_i+0x220>
    7904:	1c2a      	adds	r2, r5, #0
    7906:	9805      	ldr	r0, [sp, #20]
    7908:	9906      	ldr	r1, [sp, #24]
    790a:	6923      	ldr	r3, [r4, #16]
    790c:	9d07      	ldr	r5, [sp, #28]
    790e:	47a8      	blx	r5
    7910:	3001      	adds	r0, #1
    7912:	d0f4      	beq.n	78fe <_printf_i+0x1d6>
    7914:	6826      	ldr	r6, [r4, #0]
    7916:	07b6      	lsls	r6, r6, #30
    7918:	d405      	bmi.n	7926 <_printf_i+0x1fe>
    791a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    791c:	68e0      	ldr	r0, [r4, #12]
    791e:	4298      	cmp	r0, r3
    7920:	da12      	bge.n	7948 <_printf_i+0x220>
    7922:	1c18      	adds	r0, r3, #0
    7924:	e010      	b.n	7948 <_printf_i+0x220>
    7926:	2500      	movs	r5, #0
    7928:	68e0      	ldr	r0, [r4, #12]
    792a:	9909      	ldr	r1, [sp, #36]	; 0x24
    792c:	1a43      	subs	r3, r0, r1
    792e:	429d      	cmp	r5, r3
    7930:	daf3      	bge.n	791a <_printf_i+0x1f2>
    7932:	1c22      	adds	r2, r4, #0
    7934:	9805      	ldr	r0, [sp, #20]
    7936:	9906      	ldr	r1, [sp, #24]
    7938:	3219      	adds	r2, #25
    793a:	2301      	movs	r3, #1
    793c:	9e07      	ldr	r6, [sp, #28]
    793e:	47b0      	blx	r6
    7940:	3001      	adds	r0, #1
    7942:	d0dc      	beq.n	78fe <_printf_i+0x1d6>
    7944:	3501      	adds	r5, #1
    7946:	e7ef      	b.n	7928 <_printf_i+0x200>
    7948:	b00b      	add	sp, #44	; 0x2c
    794a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    794c:	000092d5 	.word	0x000092d5
    7950:	000092e6 	.word	0x000092e6

00007954 <__swbuf_r>:
    7954:	b570      	push	{r4, r5, r6, lr}
    7956:	1c05      	adds	r5, r0, #0
    7958:	1c0e      	adds	r6, r1, #0
    795a:	1c14      	adds	r4, r2, #0
    795c:	2800      	cmp	r0, #0
    795e:	d004      	beq.n	796a <__swbuf_r+0x16>
    7960:	6982      	ldr	r2, [r0, #24]
    7962:	2a00      	cmp	r2, #0
    7964:	d101      	bne.n	796a <__swbuf_r+0x16>
    7966:	f000 f9c9 	bl	7cfc <__sinit>
    796a:	4b23      	ldr	r3, [pc, #140]	; (79f8 <__swbuf_r+0xa4>)
    796c:	429c      	cmp	r4, r3
    796e:	d101      	bne.n	7974 <__swbuf_r+0x20>
    7970:	686c      	ldr	r4, [r5, #4]
    7972:	e008      	b.n	7986 <__swbuf_r+0x32>
    7974:	4b21      	ldr	r3, [pc, #132]	; (79fc <__swbuf_r+0xa8>)
    7976:	429c      	cmp	r4, r3
    7978:	d101      	bne.n	797e <__swbuf_r+0x2a>
    797a:	68ac      	ldr	r4, [r5, #8]
    797c:	e003      	b.n	7986 <__swbuf_r+0x32>
    797e:	4b20      	ldr	r3, [pc, #128]	; (7a00 <__swbuf_r+0xac>)
    7980:	429c      	cmp	r4, r3
    7982:	d100      	bne.n	7986 <__swbuf_r+0x32>
    7984:	68ec      	ldr	r4, [r5, #12]
    7986:	69a3      	ldr	r3, [r4, #24]
    7988:	60a3      	str	r3, [r4, #8]
    798a:	89a3      	ldrh	r3, [r4, #12]
    798c:	071a      	lsls	r2, r3, #28
    798e:	d50a      	bpl.n	79a6 <__swbuf_r+0x52>
    7990:	6923      	ldr	r3, [r4, #16]
    7992:	2b00      	cmp	r3, #0
    7994:	d007      	beq.n	79a6 <__swbuf_r+0x52>
    7996:	6822      	ldr	r2, [r4, #0]
    7998:	6923      	ldr	r3, [r4, #16]
    799a:	b2f6      	uxtb	r6, r6
    799c:	1ad0      	subs	r0, r2, r3
    799e:	6962      	ldr	r2, [r4, #20]
    79a0:	4290      	cmp	r0, r2
    79a2:	db0f      	blt.n	79c4 <__swbuf_r+0x70>
    79a4:	e008      	b.n	79b8 <__swbuf_r+0x64>
    79a6:	1c28      	adds	r0, r5, #0
    79a8:	1c21      	adds	r1, r4, #0
    79aa:	f000 f82b 	bl	7a04 <__swsetup_r>
    79ae:	2800      	cmp	r0, #0
    79b0:	d0f1      	beq.n	7996 <__swbuf_r+0x42>
    79b2:	2001      	movs	r0, #1
    79b4:	4240      	negs	r0, r0
    79b6:	e01d      	b.n	79f4 <__swbuf_r+0xa0>
    79b8:	1c28      	adds	r0, r5, #0
    79ba:	1c21      	adds	r1, r4, #0
    79bc:	f000 f91e 	bl	7bfc <_fflush_r>
    79c0:	2800      	cmp	r0, #0
    79c2:	d1f6      	bne.n	79b2 <__swbuf_r+0x5e>
    79c4:	68a3      	ldr	r3, [r4, #8]
    79c6:	3001      	adds	r0, #1
    79c8:	3b01      	subs	r3, #1
    79ca:	60a3      	str	r3, [r4, #8]
    79cc:	6823      	ldr	r3, [r4, #0]
    79ce:	1c5a      	adds	r2, r3, #1
    79d0:	6022      	str	r2, [r4, #0]
    79d2:	701e      	strb	r6, [r3, #0]
    79d4:	6963      	ldr	r3, [r4, #20]
    79d6:	4298      	cmp	r0, r3
    79d8:	d005      	beq.n	79e6 <__swbuf_r+0x92>
    79da:	89a3      	ldrh	r3, [r4, #12]
    79dc:	1c30      	adds	r0, r6, #0
    79de:	07da      	lsls	r2, r3, #31
    79e0:	d508      	bpl.n	79f4 <__swbuf_r+0xa0>
    79e2:	2e0a      	cmp	r6, #10
    79e4:	d106      	bne.n	79f4 <__swbuf_r+0xa0>
    79e6:	1c28      	adds	r0, r5, #0
    79e8:	1c21      	adds	r1, r4, #0
    79ea:	f000 f907 	bl	7bfc <_fflush_r>
    79ee:	2800      	cmp	r0, #0
    79f0:	d1df      	bne.n	79b2 <__swbuf_r+0x5e>
    79f2:	1c30      	adds	r0, r6, #0
    79f4:	bd70      	pop	{r4, r5, r6, pc}
    79f6:	46c0      	nop			; (mov r8, r8)
    79f8:	000092f8 	.word	0x000092f8
    79fc:	00009318 	.word	0x00009318
    7a00:	00009338 	.word	0x00009338

00007a04 <__swsetup_r>:
    7a04:	4b34      	ldr	r3, [pc, #208]	; (7ad8 <__swsetup_r+0xd4>)
    7a06:	b570      	push	{r4, r5, r6, lr}
    7a08:	681d      	ldr	r5, [r3, #0]
    7a0a:	1c06      	adds	r6, r0, #0
    7a0c:	1c0c      	adds	r4, r1, #0
    7a0e:	2d00      	cmp	r5, #0
    7a10:	d005      	beq.n	7a1e <__swsetup_r+0x1a>
    7a12:	69a9      	ldr	r1, [r5, #24]
    7a14:	2900      	cmp	r1, #0
    7a16:	d102      	bne.n	7a1e <__swsetup_r+0x1a>
    7a18:	1c28      	adds	r0, r5, #0
    7a1a:	f000 f96f 	bl	7cfc <__sinit>
    7a1e:	4b2f      	ldr	r3, [pc, #188]	; (7adc <__swsetup_r+0xd8>)
    7a20:	429c      	cmp	r4, r3
    7a22:	d101      	bne.n	7a28 <__swsetup_r+0x24>
    7a24:	686c      	ldr	r4, [r5, #4]
    7a26:	e008      	b.n	7a3a <__swsetup_r+0x36>
    7a28:	4b2d      	ldr	r3, [pc, #180]	; (7ae0 <__swsetup_r+0xdc>)
    7a2a:	429c      	cmp	r4, r3
    7a2c:	d101      	bne.n	7a32 <__swsetup_r+0x2e>
    7a2e:	68ac      	ldr	r4, [r5, #8]
    7a30:	e003      	b.n	7a3a <__swsetup_r+0x36>
    7a32:	4b2c      	ldr	r3, [pc, #176]	; (7ae4 <__swsetup_r+0xe0>)
    7a34:	429c      	cmp	r4, r3
    7a36:	d100      	bne.n	7a3a <__swsetup_r+0x36>
    7a38:	68ec      	ldr	r4, [r5, #12]
    7a3a:	89a2      	ldrh	r2, [r4, #12]
    7a3c:	b293      	uxth	r3, r2
    7a3e:	0719      	lsls	r1, r3, #28
    7a40:	d421      	bmi.n	7a86 <__swsetup_r+0x82>
    7a42:	06d9      	lsls	r1, r3, #27
    7a44:	d405      	bmi.n	7a52 <__swsetup_r+0x4e>
    7a46:	2309      	movs	r3, #9
    7a48:	6033      	str	r3, [r6, #0]
    7a4a:	2340      	movs	r3, #64	; 0x40
    7a4c:	431a      	orrs	r2, r3
    7a4e:	81a2      	strh	r2, [r4, #12]
    7a50:	e03f      	b.n	7ad2 <__swsetup_r+0xce>
    7a52:	075a      	lsls	r2, r3, #29
    7a54:	d513      	bpl.n	7a7e <__swsetup_r+0x7a>
    7a56:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7a58:	2900      	cmp	r1, #0
    7a5a:	d008      	beq.n	7a6e <__swsetup_r+0x6a>
    7a5c:	1c23      	adds	r3, r4, #0
    7a5e:	3344      	adds	r3, #68	; 0x44
    7a60:	4299      	cmp	r1, r3
    7a62:	d002      	beq.n	7a6a <__swsetup_r+0x66>
    7a64:	1c30      	adds	r0, r6, #0
    7a66:	f7ff f957 	bl	6d18 <_free_r>
    7a6a:	2300      	movs	r3, #0
    7a6c:	6363      	str	r3, [r4, #52]	; 0x34
    7a6e:	89a3      	ldrh	r3, [r4, #12]
    7a70:	2224      	movs	r2, #36	; 0x24
    7a72:	4393      	bics	r3, r2
    7a74:	81a3      	strh	r3, [r4, #12]
    7a76:	2300      	movs	r3, #0
    7a78:	6063      	str	r3, [r4, #4]
    7a7a:	6923      	ldr	r3, [r4, #16]
    7a7c:	6023      	str	r3, [r4, #0]
    7a7e:	89a3      	ldrh	r3, [r4, #12]
    7a80:	2208      	movs	r2, #8
    7a82:	4313      	orrs	r3, r2
    7a84:	81a3      	strh	r3, [r4, #12]
    7a86:	6921      	ldr	r1, [r4, #16]
    7a88:	2900      	cmp	r1, #0
    7a8a:	d10b      	bne.n	7aa4 <__swsetup_r+0xa0>
    7a8c:	89a3      	ldrh	r3, [r4, #12]
    7a8e:	22a0      	movs	r2, #160	; 0xa0
    7a90:	0092      	lsls	r2, r2, #2
    7a92:	401a      	ands	r2, r3
    7a94:	2380      	movs	r3, #128	; 0x80
    7a96:	009b      	lsls	r3, r3, #2
    7a98:	429a      	cmp	r2, r3
    7a9a:	d003      	beq.n	7aa4 <__swsetup_r+0xa0>
    7a9c:	1c30      	adds	r0, r6, #0
    7a9e:	1c21      	adds	r1, r4, #0
    7aa0:	f000 f99c 	bl	7ddc <__smakebuf_r>
    7aa4:	89a3      	ldrh	r3, [r4, #12]
    7aa6:	2201      	movs	r2, #1
    7aa8:	401a      	ands	r2, r3
    7aaa:	d005      	beq.n	7ab8 <__swsetup_r+0xb4>
    7aac:	6961      	ldr	r1, [r4, #20]
    7aae:	2200      	movs	r2, #0
    7ab0:	60a2      	str	r2, [r4, #8]
    7ab2:	424a      	negs	r2, r1
    7ab4:	61a2      	str	r2, [r4, #24]
    7ab6:	e003      	b.n	7ac0 <__swsetup_r+0xbc>
    7ab8:	0799      	lsls	r1, r3, #30
    7aba:	d400      	bmi.n	7abe <__swsetup_r+0xba>
    7abc:	6962      	ldr	r2, [r4, #20]
    7abe:	60a2      	str	r2, [r4, #8]
    7ac0:	6922      	ldr	r2, [r4, #16]
    7ac2:	2000      	movs	r0, #0
    7ac4:	4282      	cmp	r2, r0
    7ac6:	d106      	bne.n	7ad6 <__swsetup_r+0xd2>
    7ac8:	0619      	lsls	r1, r3, #24
    7aca:	d504      	bpl.n	7ad6 <__swsetup_r+0xd2>
    7acc:	2240      	movs	r2, #64	; 0x40
    7ace:	4313      	orrs	r3, r2
    7ad0:	81a3      	strh	r3, [r4, #12]
    7ad2:	2001      	movs	r0, #1
    7ad4:	4240      	negs	r0, r0
    7ad6:	bd70      	pop	{r4, r5, r6, pc}
    7ad8:	20000074 	.word	0x20000074
    7adc:	000092f8 	.word	0x000092f8
    7ae0:	00009318 	.word	0x00009318
    7ae4:	00009338 	.word	0x00009338

00007ae8 <__sflush_r>:
    7ae8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    7aea:	898b      	ldrh	r3, [r1, #12]
    7aec:	1c05      	adds	r5, r0, #0
    7aee:	1c0c      	adds	r4, r1, #0
    7af0:	0719      	lsls	r1, r3, #28
    7af2:	d45e      	bmi.n	7bb2 <__sflush_r+0xca>
    7af4:	6862      	ldr	r2, [r4, #4]
    7af6:	2a00      	cmp	r2, #0
    7af8:	dc02      	bgt.n	7b00 <__sflush_r+0x18>
    7afa:	6c27      	ldr	r7, [r4, #64]	; 0x40
    7afc:	2f00      	cmp	r7, #0
    7afe:	dd1a      	ble.n	7b36 <__sflush_r+0x4e>
    7b00:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    7b02:	2f00      	cmp	r7, #0
    7b04:	d017      	beq.n	7b36 <__sflush_r+0x4e>
    7b06:	2200      	movs	r2, #0
    7b08:	682e      	ldr	r6, [r5, #0]
    7b0a:	602a      	str	r2, [r5, #0]
    7b0c:	2280      	movs	r2, #128	; 0x80
    7b0e:	0152      	lsls	r2, r2, #5
    7b10:	401a      	ands	r2, r3
    7b12:	d001      	beq.n	7b18 <__sflush_r+0x30>
    7b14:	6d62      	ldr	r2, [r4, #84]	; 0x54
    7b16:	e015      	b.n	7b44 <__sflush_r+0x5c>
    7b18:	1c28      	adds	r0, r5, #0
    7b1a:	6a21      	ldr	r1, [r4, #32]
    7b1c:	2301      	movs	r3, #1
    7b1e:	47b8      	blx	r7
    7b20:	1c02      	adds	r2, r0, #0
    7b22:	1c41      	adds	r1, r0, #1
    7b24:	d10e      	bne.n	7b44 <__sflush_r+0x5c>
    7b26:	682b      	ldr	r3, [r5, #0]
    7b28:	2b00      	cmp	r3, #0
    7b2a:	d00b      	beq.n	7b44 <__sflush_r+0x5c>
    7b2c:	2b1d      	cmp	r3, #29
    7b2e:	d001      	beq.n	7b34 <__sflush_r+0x4c>
    7b30:	2b16      	cmp	r3, #22
    7b32:	d102      	bne.n	7b3a <__sflush_r+0x52>
    7b34:	602e      	str	r6, [r5, #0]
    7b36:	2000      	movs	r0, #0
    7b38:	e05e      	b.n	7bf8 <__sflush_r+0x110>
    7b3a:	89a3      	ldrh	r3, [r4, #12]
    7b3c:	2140      	movs	r1, #64	; 0x40
    7b3e:	430b      	orrs	r3, r1
    7b40:	81a3      	strh	r3, [r4, #12]
    7b42:	e059      	b.n	7bf8 <__sflush_r+0x110>
    7b44:	89a3      	ldrh	r3, [r4, #12]
    7b46:	075f      	lsls	r7, r3, #29
    7b48:	d506      	bpl.n	7b58 <__sflush_r+0x70>
    7b4a:	6861      	ldr	r1, [r4, #4]
    7b4c:	6b63      	ldr	r3, [r4, #52]	; 0x34
    7b4e:	1a52      	subs	r2, r2, r1
    7b50:	2b00      	cmp	r3, #0
    7b52:	d001      	beq.n	7b58 <__sflush_r+0x70>
    7b54:	6c27      	ldr	r7, [r4, #64]	; 0x40
    7b56:	1bd2      	subs	r2, r2, r7
    7b58:	1c28      	adds	r0, r5, #0
    7b5a:	6a21      	ldr	r1, [r4, #32]
    7b5c:	2300      	movs	r3, #0
    7b5e:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
    7b60:	47b8      	blx	r7
    7b62:	89a2      	ldrh	r2, [r4, #12]
    7b64:	1c41      	adds	r1, r0, #1
    7b66:	d106      	bne.n	7b76 <__sflush_r+0x8e>
    7b68:	682b      	ldr	r3, [r5, #0]
    7b6a:	2b00      	cmp	r3, #0
    7b6c:	d003      	beq.n	7b76 <__sflush_r+0x8e>
    7b6e:	2b1d      	cmp	r3, #29
    7b70:	d001      	beq.n	7b76 <__sflush_r+0x8e>
    7b72:	2b16      	cmp	r3, #22
    7b74:	d119      	bne.n	7baa <__sflush_r+0xc2>
    7b76:	2300      	movs	r3, #0
    7b78:	6063      	str	r3, [r4, #4]
    7b7a:	6923      	ldr	r3, [r4, #16]
    7b7c:	6023      	str	r3, [r4, #0]
    7b7e:	04d7      	lsls	r7, r2, #19
    7b80:	d505      	bpl.n	7b8e <__sflush_r+0xa6>
    7b82:	1c41      	adds	r1, r0, #1
    7b84:	d102      	bne.n	7b8c <__sflush_r+0xa4>
    7b86:	682a      	ldr	r2, [r5, #0]
    7b88:	2a00      	cmp	r2, #0
    7b8a:	d100      	bne.n	7b8e <__sflush_r+0xa6>
    7b8c:	6560      	str	r0, [r4, #84]	; 0x54
    7b8e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    7b90:	602e      	str	r6, [r5, #0]
    7b92:	2900      	cmp	r1, #0
    7b94:	d0cf      	beq.n	7b36 <__sflush_r+0x4e>
    7b96:	1c23      	adds	r3, r4, #0
    7b98:	3344      	adds	r3, #68	; 0x44
    7b9a:	4299      	cmp	r1, r3
    7b9c:	d002      	beq.n	7ba4 <__sflush_r+0xbc>
    7b9e:	1c28      	adds	r0, r5, #0
    7ba0:	f7ff f8ba 	bl	6d18 <_free_r>
    7ba4:	2000      	movs	r0, #0
    7ba6:	6360      	str	r0, [r4, #52]	; 0x34
    7ba8:	e026      	b.n	7bf8 <__sflush_r+0x110>
    7baa:	2340      	movs	r3, #64	; 0x40
    7bac:	431a      	orrs	r2, r3
    7bae:	81a2      	strh	r2, [r4, #12]
    7bb0:	e022      	b.n	7bf8 <__sflush_r+0x110>
    7bb2:	6926      	ldr	r6, [r4, #16]
    7bb4:	2e00      	cmp	r6, #0
    7bb6:	d0be      	beq.n	7b36 <__sflush_r+0x4e>
    7bb8:	6827      	ldr	r7, [r4, #0]
    7bba:	2200      	movs	r2, #0
    7bbc:	1bbf      	subs	r7, r7, r6
    7bbe:	9701      	str	r7, [sp, #4]
    7bc0:	6026      	str	r6, [r4, #0]
    7bc2:	0799      	lsls	r1, r3, #30
    7bc4:	d100      	bne.n	7bc8 <__sflush_r+0xe0>
    7bc6:	6962      	ldr	r2, [r4, #20]
    7bc8:	60a2      	str	r2, [r4, #8]
    7bca:	9f01      	ldr	r7, [sp, #4]
    7bcc:	2f00      	cmp	r7, #0
    7bce:	ddb2      	ble.n	7b36 <__sflush_r+0x4e>
    7bd0:	1c28      	adds	r0, r5, #0
    7bd2:	6a21      	ldr	r1, [r4, #32]
    7bd4:	1c32      	adds	r2, r6, #0
    7bd6:	9b01      	ldr	r3, [sp, #4]
    7bd8:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    7bda:	47b8      	blx	r7
    7bdc:	2800      	cmp	r0, #0
    7bde:	dc06      	bgt.n	7bee <__sflush_r+0x106>
    7be0:	89a3      	ldrh	r3, [r4, #12]
    7be2:	2240      	movs	r2, #64	; 0x40
    7be4:	4313      	orrs	r3, r2
    7be6:	2001      	movs	r0, #1
    7be8:	81a3      	strh	r3, [r4, #12]
    7bea:	4240      	negs	r0, r0
    7bec:	e004      	b.n	7bf8 <__sflush_r+0x110>
    7bee:	9f01      	ldr	r7, [sp, #4]
    7bf0:	1836      	adds	r6, r6, r0
    7bf2:	1a3f      	subs	r7, r7, r0
    7bf4:	9701      	str	r7, [sp, #4]
    7bf6:	e7e8      	b.n	7bca <__sflush_r+0xe2>
    7bf8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
	...

00007bfc <_fflush_r>:
    7bfc:	690a      	ldr	r2, [r1, #16]
    7bfe:	b538      	push	{r3, r4, r5, lr}
    7c00:	1c05      	adds	r5, r0, #0
    7c02:	1c0c      	adds	r4, r1, #0
    7c04:	2a00      	cmp	r2, #0
    7c06:	d101      	bne.n	7c0c <_fflush_r+0x10>
    7c08:	2000      	movs	r0, #0
    7c0a:	e01c      	b.n	7c46 <_fflush_r+0x4a>
    7c0c:	2800      	cmp	r0, #0
    7c0e:	d004      	beq.n	7c1a <_fflush_r+0x1e>
    7c10:	6983      	ldr	r3, [r0, #24]
    7c12:	2b00      	cmp	r3, #0
    7c14:	d101      	bne.n	7c1a <_fflush_r+0x1e>
    7c16:	f000 f871 	bl	7cfc <__sinit>
    7c1a:	4b0b      	ldr	r3, [pc, #44]	; (7c48 <_fflush_r+0x4c>)
    7c1c:	429c      	cmp	r4, r3
    7c1e:	d101      	bne.n	7c24 <_fflush_r+0x28>
    7c20:	686c      	ldr	r4, [r5, #4]
    7c22:	e008      	b.n	7c36 <_fflush_r+0x3a>
    7c24:	4b09      	ldr	r3, [pc, #36]	; (7c4c <_fflush_r+0x50>)
    7c26:	429c      	cmp	r4, r3
    7c28:	d101      	bne.n	7c2e <_fflush_r+0x32>
    7c2a:	68ac      	ldr	r4, [r5, #8]
    7c2c:	e003      	b.n	7c36 <_fflush_r+0x3a>
    7c2e:	4b08      	ldr	r3, [pc, #32]	; (7c50 <_fflush_r+0x54>)
    7c30:	429c      	cmp	r4, r3
    7c32:	d100      	bne.n	7c36 <_fflush_r+0x3a>
    7c34:	68ec      	ldr	r4, [r5, #12]
    7c36:	220c      	movs	r2, #12
    7c38:	5ea3      	ldrsh	r3, [r4, r2]
    7c3a:	2b00      	cmp	r3, #0
    7c3c:	d0e4      	beq.n	7c08 <_fflush_r+0xc>
    7c3e:	1c28      	adds	r0, r5, #0
    7c40:	1c21      	adds	r1, r4, #0
    7c42:	f7ff ff51 	bl	7ae8 <__sflush_r>
    7c46:	bd38      	pop	{r3, r4, r5, pc}
    7c48:	000092f8 	.word	0x000092f8
    7c4c:	00009318 	.word	0x00009318
    7c50:	00009338 	.word	0x00009338

00007c54 <_cleanup_r>:
    7c54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7c56:	1c04      	adds	r4, r0, #0
    7c58:	1c07      	adds	r7, r0, #0
    7c5a:	3448      	adds	r4, #72	; 0x48
    7c5c:	2c00      	cmp	r4, #0
    7c5e:	d012      	beq.n	7c86 <_cleanup_r+0x32>
    7c60:	68a5      	ldr	r5, [r4, #8]
    7c62:	6866      	ldr	r6, [r4, #4]
    7c64:	3e01      	subs	r6, #1
    7c66:	d40c      	bmi.n	7c82 <_cleanup_r+0x2e>
    7c68:	89ab      	ldrh	r3, [r5, #12]
    7c6a:	2b01      	cmp	r3, #1
    7c6c:	d907      	bls.n	7c7e <_cleanup_r+0x2a>
    7c6e:	220e      	movs	r2, #14
    7c70:	5eab      	ldrsh	r3, [r5, r2]
    7c72:	3301      	adds	r3, #1
    7c74:	d003      	beq.n	7c7e <_cleanup_r+0x2a>
    7c76:	1c38      	adds	r0, r7, #0
    7c78:	1c29      	adds	r1, r5, #0
    7c7a:	f7ff ffbf 	bl	7bfc <_fflush_r>
    7c7e:	3568      	adds	r5, #104	; 0x68
    7c80:	e7f0      	b.n	7c64 <_cleanup_r+0x10>
    7c82:	6824      	ldr	r4, [r4, #0]
    7c84:	e7ea      	b.n	7c5c <_cleanup_r+0x8>
    7c86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00007c88 <std.isra.0>:
    7c88:	2300      	movs	r3, #0
    7c8a:	b510      	push	{r4, lr}
    7c8c:	1c04      	adds	r4, r0, #0
    7c8e:	6003      	str	r3, [r0, #0]
    7c90:	6043      	str	r3, [r0, #4]
    7c92:	6083      	str	r3, [r0, #8]
    7c94:	8181      	strh	r1, [r0, #12]
    7c96:	6643      	str	r3, [r0, #100]	; 0x64
    7c98:	81c2      	strh	r2, [r0, #14]
    7c9a:	6103      	str	r3, [r0, #16]
    7c9c:	6143      	str	r3, [r0, #20]
    7c9e:	6183      	str	r3, [r0, #24]
    7ca0:	1c19      	adds	r1, r3, #0
    7ca2:	2208      	movs	r2, #8
    7ca4:	305c      	adds	r0, #92	; 0x5c
    7ca6:	f7ff f82f 	bl	6d08 <memset>
    7caa:	4b05      	ldr	r3, [pc, #20]	; (7cc0 <std.isra.0+0x38>)
    7cac:	6224      	str	r4, [r4, #32]
    7cae:	6263      	str	r3, [r4, #36]	; 0x24
    7cb0:	4b04      	ldr	r3, [pc, #16]	; (7cc4 <std.isra.0+0x3c>)
    7cb2:	62a3      	str	r3, [r4, #40]	; 0x28
    7cb4:	4b04      	ldr	r3, [pc, #16]	; (7cc8 <std.isra.0+0x40>)
    7cb6:	62e3      	str	r3, [r4, #44]	; 0x2c
    7cb8:	4b04      	ldr	r3, [pc, #16]	; (7ccc <std.isra.0+0x44>)
    7cba:	6323      	str	r3, [r4, #48]	; 0x30
    7cbc:	bd10      	pop	{r4, pc}
    7cbe:	46c0      	nop			; (mov r8, r8)
    7cc0:	00007f59 	.word	0x00007f59
    7cc4:	00007f81 	.word	0x00007f81
    7cc8:	00007fb9 	.word	0x00007fb9
    7ccc:	00007fe5 	.word	0x00007fe5

00007cd0 <__sfmoreglue>:
    7cd0:	b570      	push	{r4, r5, r6, lr}
    7cd2:	1e4b      	subs	r3, r1, #1
    7cd4:	2568      	movs	r5, #104	; 0x68
    7cd6:	435d      	muls	r5, r3
    7cd8:	1c0e      	adds	r6, r1, #0
    7cda:	1c29      	adds	r1, r5, #0
    7cdc:	3174      	adds	r1, #116	; 0x74
    7cde:	f7ff f863 	bl	6da8 <_malloc_r>
    7ce2:	1e04      	subs	r4, r0, #0
    7ce4:	d008      	beq.n	7cf8 <__sfmoreglue+0x28>
    7ce6:	2100      	movs	r1, #0
    7ce8:	6001      	str	r1, [r0, #0]
    7cea:	6046      	str	r6, [r0, #4]
    7cec:	1c2a      	adds	r2, r5, #0
    7cee:	300c      	adds	r0, #12
    7cf0:	60a0      	str	r0, [r4, #8]
    7cf2:	3268      	adds	r2, #104	; 0x68
    7cf4:	f7ff f808 	bl	6d08 <memset>
    7cf8:	1c20      	adds	r0, r4, #0
    7cfa:	bd70      	pop	{r4, r5, r6, pc}

00007cfc <__sinit>:
    7cfc:	6983      	ldr	r3, [r0, #24]
    7cfe:	b513      	push	{r0, r1, r4, lr}
    7d00:	1c04      	adds	r4, r0, #0
    7d02:	2b00      	cmp	r3, #0
    7d04:	d127      	bne.n	7d56 <__sinit+0x5a>
    7d06:	6483      	str	r3, [r0, #72]	; 0x48
    7d08:	64c3      	str	r3, [r0, #76]	; 0x4c
    7d0a:	6503      	str	r3, [r0, #80]	; 0x50
    7d0c:	4b12      	ldr	r3, [pc, #72]	; (7d58 <__sinit+0x5c>)
    7d0e:	4a13      	ldr	r2, [pc, #76]	; (7d5c <__sinit+0x60>)
    7d10:	681b      	ldr	r3, [r3, #0]
    7d12:	6282      	str	r2, [r0, #40]	; 0x28
    7d14:	4298      	cmp	r0, r3
    7d16:	d101      	bne.n	7d1c <__sinit+0x20>
    7d18:	2301      	movs	r3, #1
    7d1a:	6183      	str	r3, [r0, #24]
    7d1c:	1c20      	adds	r0, r4, #0
    7d1e:	f000 f81f 	bl	7d60 <__sfp>
    7d22:	6060      	str	r0, [r4, #4]
    7d24:	1c20      	adds	r0, r4, #0
    7d26:	f000 f81b 	bl	7d60 <__sfp>
    7d2a:	60a0      	str	r0, [r4, #8]
    7d2c:	1c20      	adds	r0, r4, #0
    7d2e:	f000 f817 	bl	7d60 <__sfp>
    7d32:	2104      	movs	r1, #4
    7d34:	60e0      	str	r0, [r4, #12]
    7d36:	2200      	movs	r2, #0
    7d38:	6860      	ldr	r0, [r4, #4]
    7d3a:	f7ff ffa5 	bl	7c88 <std.isra.0>
    7d3e:	68a0      	ldr	r0, [r4, #8]
    7d40:	2109      	movs	r1, #9
    7d42:	2201      	movs	r2, #1
    7d44:	f7ff ffa0 	bl	7c88 <std.isra.0>
    7d48:	68e0      	ldr	r0, [r4, #12]
    7d4a:	2112      	movs	r1, #18
    7d4c:	2202      	movs	r2, #2
    7d4e:	f7ff ff9b 	bl	7c88 <std.isra.0>
    7d52:	2301      	movs	r3, #1
    7d54:	61a3      	str	r3, [r4, #24]
    7d56:	bd13      	pop	{r0, r1, r4, pc}
    7d58:	000092c0 	.word	0x000092c0
    7d5c:	00007c55 	.word	0x00007c55

00007d60 <__sfp>:
    7d60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7d62:	4b1d      	ldr	r3, [pc, #116]	; (7dd8 <__sfp+0x78>)
    7d64:	1c07      	adds	r7, r0, #0
    7d66:	681e      	ldr	r6, [r3, #0]
    7d68:	69b2      	ldr	r2, [r6, #24]
    7d6a:	2a00      	cmp	r2, #0
    7d6c:	d102      	bne.n	7d74 <__sfp+0x14>
    7d6e:	1c30      	adds	r0, r6, #0
    7d70:	f7ff ffc4 	bl	7cfc <__sinit>
    7d74:	3648      	adds	r6, #72	; 0x48
    7d76:	68b4      	ldr	r4, [r6, #8]
    7d78:	6873      	ldr	r3, [r6, #4]
    7d7a:	3b01      	subs	r3, #1
    7d7c:	d405      	bmi.n	7d8a <__sfp+0x2a>
    7d7e:	220c      	movs	r2, #12
    7d80:	5ea5      	ldrsh	r5, [r4, r2]
    7d82:	2d00      	cmp	r5, #0
    7d84:	d010      	beq.n	7da8 <__sfp+0x48>
    7d86:	3468      	adds	r4, #104	; 0x68
    7d88:	e7f7      	b.n	7d7a <__sfp+0x1a>
    7d8a:	6833      	ldr	r3, [r6, #0]
    7d8c:	2b00      	cmp	r3, #0
    7d8e:	d106      	bne.n	7d9e <__sfp+0x3e>
    7d90:	1c38      	adds	r0, r7, #0
    7d92:	2104      	movs	r1, #4
    7d94:	f7ff ff9c 	bl	7cd0 <__sfmoreglue>
    7d98:	6030      	str	r0, [r6, #0]
    7d9a:	2800      	cmp	r0, #0
    7d9c:	d001      	beq.n	7da2 <__sfp+0x42>
    7d9e:	6836      	ldr	r6, [r6, #0]
    7da0:	e7e9      	b.n	7d76 <__sfp+0x16>
    7da2:	230c      	movs	r3, #12
    7da4:	603b      	str	r3, [r7, #0]
    7da6:	e016      	b.n	7dd6 <__sfp+0x76>
    7da8:	2301      	movs	r3, #1
    7daa:	425b      	negs	r3, r3
    7dac:	81e3      	strh	r3, [r4, #14]
    7dae:	1c20      	adds	r0, r4, #0
    7db0:	2301      	movs	r3, #1
    7db2:	81a3      	strh	r3, [r4, #12]
    7db4:	6665      	str	r5, [r4, #100]	; 0x64
    7db6:	6025      	str	r5, [r4, #0]
    7db8:	60a5      	str	r5, [r4, #8]
    7dba:	6065      	str	r5, [r4, #4]
    7dbc:	6125      	str	r5, [r4, #16]
    7dbe:	6165      	str	r5, [r4, #20]
    7dc0:	61a5      	str	r5, [r4, #24]
    7dc2:	305c      	adds	r0, #92	; 0x5c
    7dc4:	1c29      	adds	r1, r5, #0
    7dc6:	2208      	movs	r2, #8
    7dc8:	f7fe ff9e 	bl	6d08 <memset>
    7dcc:	6365      	str	r5, [r4, #52]	; 0x34
    7dce:	63a5      	str	r5, [r4, #56]	; 0x38
    7dd0:	64a5      	str	r5, [r4, #72]	; 0x48
    7dd2:	64e5      	str	r5, [r4, #76]	; 0x4c
    7dd4:	1c20      	adds	r0, r4, #0
    7dd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7dd8:	000092c0 	.word	0x000092c0

00007ddc <__smakebuf_r>:
    7ddc:	b5f0      	push	{r4, r5, r6, r7, lr}
    7dde:	898b      	ldrh	r3, [r1, #12]
    7de0:	b091      	sub	sp, #68	; 0x44
    7de2:	1c05      	adds	r5, r0, #0
    7de4:	1c0c      	adds	r4, r1, #0
    7de6:	079a      	lsls	r2, r3, #30
    7de8:	d425      	bmi.n	7e36 <__smakebuf_r+0x5a>
    7dea:	230e      	movs	r3, #14
    7dec:	5ec9      	ldrsh	r1, [r1, r3]
    7dee:	2900      	cmp	r1, #0
    7df0:	da06      	bge.n	7e00 <__smakebuf_r+0x24>
    7df2:	89a7      	ldrh	r7, [r4, #12]
    7df4:	2380      	movs	r3, #128	; 0x80
    7df6:	401f      	ands	r7, r3
    7df8:	d00f      	beq.n	7e1a <__smakebuf_r+0x3e>
    7dfa:	2700      	movs	r7, #0
    7dfc:	2640      	movs	r6, #64	; 0x40
    7dfe:	e00e      	b.n	7e1e <__smakebuf_r+0x42>
    7e00:	aa01      	add	r2, sp, #4
    7e02:	f000 f91b 	bl	803c <_fstat_r>
    7e06:	2800      	cmp	r0, #0
    7e08:	dbf3      	blt.n	7df2 <__smakebuf_r+0x16>
    7e0a:	9b02      	ldr	r3, [sp, #8]
    7e0c:	27f0      	movs	r7, #240	; 0xf0
    7e0e:	023f      	lsls	r7, r7, #8
    7e10:	4a18      	ldr	r2, [pc, #96]	; (7e74 <__smakebuf_r+0x98>)
    7e12:	401f      	ands	r7, r3
    7e14:	18bf      	adds	r7, r7, r2
    7e16:	427b      	negs	r3, r7
    7e18:	415f      	adcs	r7, r3
    7e1a:	2680      	movs	r6, #128	; 0x80
    7e1c:	00f6      	lsls	r6, r6, #3
    7e1e:	1c28      	adds	r0, r5, #0
    7e20:	1c31      	adds	r1, r6, #0
    7e22:	f7fe ffc1 	bl	6da8 <_malloc_r>
    7e26:	2800      	cmp	r0, #0
    7e28:	d10c      	bne.n	7e44 <__smakebuf_r+0x68>
    7e2a:	89a3      	ldrh	r3, [r4, #12]
    7e2c:	059a      	lsls	r2, r3, #22
    7e2e:	d41f      	bmi.n	7e70 <__smakebuf_r+0x94>
    7e30:	2202      	movs	r2, #2
    7e32:	4313      	orrs	r3, r2
    7e34:	81a3      	strh	r3, [r4, #12]
    7e36:	1c23      	adds	r3, r4, #0
    7e38:	3347      	adds	r3, #71	; 0x47
    7e3a:	6023      	str	r3, [r4, #0]
    7e3c:	6123      	str	r3, [r4, #16]
    7e3e:	2301      	movs	r3, #1
    7e40:	6163      	str	r3, [r4, #20]
    7e42:	e015      	b.n	7e70 <__smakebuf_r+0x94>
    7e44:	4b0c      	ldr	r3, [pc, #48]	; (7e78 <__smakebuf_r+0x9c>)
    7e46:	2280      	movs	r2, #128	; 0x80
    7e48:	62ab      	str	r3, [r5, #40]	; 0x28
    7e4a:	89a3      	ldrh	r3, [r4, #12]
    7e4c:	6020      	str	r0, [r4, #0]
    7e4e:	4313      	orrs	r3, r2
    7e50:	81a3      	strh	r3, [r4, #12]
    7e52:	6120      	str	r0, [r4, #16]
    7e54:	6166      	str	r6, [r4, #20]
    7e56:	2f00      	cmp	r7, #0
    7e58:	d00a      	beq.n	7e70 <__smakebuf_r+0x94>
    7e5a:	230e      	movs	r3, #14
    7e5c:	5ee1      	ldrsh	r1, [r4, r3]
    7e5e:	1c28      	adds	r0, r5, #0
    7e60:	f000 f8fe 	bl	8060 <_isatty_r>
    7e64:	2800      	cmp	r0, #0
    7e66:	d003      	beq.n	7e70 <__smakebuf_r+0x94>
    7e68:	89a3      	ldrh	r3, [r4, #12]
    7e6a:	2201      	movs	r2, #1
    7e6c:	4313      	orrs	r3, r2
    7e6e:	81a3      	strh	r3, [r4, #12]
    7e70:	b011      	add	sp, #68	; 0x44
    7e72:	bdf0      	pop	{r4, r5, r6, r7, pc}
    7e74:	ffffe000 	.word	0xffffe000
    7e78:	00007c55 	.word	0x00007c55

00007e7c <memchr>:
    7e7c:	b2c9      	uxtb	r1, r1
    7e7e:	1882      	adds	r2, r0, r2
    7e80:	4290      	cmp	r0, r2
    7e82:	d004      	beq.n	7e8e <memchr+0x12>
    7e84:	7803      	ldrb	r3, [r0, #0]
    7e86:	428b      	cmp	r3, r1
    7e88:	d002      	beq.n	7e90 <memchr+0x14>
    7e8a:	3001      	adds	r0, #1
    7e8c:	e7f8      	b.n	7e80 <memchr+0x4>
    7e8e:	2000      	movs	r0, #0
    7e90:	4770      	bx	lr

00007e92 <_realloc_r>:
    7e92:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7e94:	1c06      	adds	r6, r0, #0
    7e96:	1c0c      	adds	r4, r1, #0
    7e98:	1c15      	adds	r5, r2, #0
    7e9a:	2900      	cmp	r1, #0
    7e9c:	d104      	bne.n	7ea8 <_realloc_r+0x16>
    7e9e:	1c11      	adds	r1, r2, #0
    7ea0:	f7fe ff82 	bl	6da8 <_malloc_r>
    7ea4:	1c04      	adds	r4, r0, #0
    7ea6:	e018      	b.n	7eda <_realloc_r+0x48>
    7ea8:	2a00      	cmp	r2, #0
    7eaa:	d103      	bne.n	7eb4 <_realloc_r+0x22>
    7eac:	f7fe ff34 	bl	6d18 <_free_r>
    7eb0:	1c2c      	adds	r4, r5, #0
    7eb2:	e012      	b.n	7eda <_realloc_r+0x48>
    7eb4:	f000 f8fa 	bl	80ac <_malloc_usable_size_r>
    7eb8:	42a8      	cmp	r0, r5
    7eba:	d20e      	bcs.n	7eda <_realloc_r+0x48>
    7ebc:	1c30      	adds	r0, r6, #0
    7ebe:	1c29      	adds	r1, r5, #0
    7ec0:	f7fe ff72 	bl	6da8 <_malloc_r>
    7ec4:	1e07      	subs	r7, r0, #0
    7ec6:	d007      	beq.n	7ed8 <_realloc_r+0x46>
    7ec8:	1c21      	adds	r1, r4, #0
    7eca:	1c2a      	adds	r2, r5, #0
    7ecc:	f7fe fefa 	bl	6cc4 <memcpy>
    7ed0:	1c30      	adds	r0, r6, #0
    7ed2:	1c21      	adds	r1, r4, #0
    7ed4:	f7fe ff20 	bl	6d18 <_free_r>
    7ed8:	1c3c      	adds	r4, r7, #0
    7eda:	1c20      	adds	r0, r4, #0
    7edc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

00007ee0 <_putc_r>:
    7ee0:	b570      	push	{r4, r5, r6, lr}
    7ee2:	1c05      	adds	r5, r0, #0
    7ee4:	1c0e      	adds	r6, r1, #0
    7ee6:	1c14      	adds	r4, r2, #0
    7ee8:	2800      	cmp	r0, #0
    7eea:	d004      	beq.n	7ef6 <_putc_r+0x16>
    7eec:	6982      	ldr	r2, [r0, #24]
    7eee:	2a00      	cmp	r2, #0
    7ef0:	d101      	bne.n	7ef6 <_putc_r+0x16>
    7ef2:	f7ff ff03 	bl	7cfc <__sinit>
    7ef6:	4b15      	ldr	r3, [pc, #84]	; (7f4c <_putc_r+0x6c>)
    7ef8:	429c      	cmp	r4, r3
    7efa:	d101      	bne.n	7f00 <_putc_r+0x20>
    7efc:	686c      	ldr	r4, [r5, #4]
    7efe:	e008      	b.n	7f12 <_putc_r+0x32>
    7f00:	4b13      	ldr	r3, [pc, #76]	; (7f50 <_putc_r+0x70>)
    7f02:	429c      	cmp	r4, r3
    7f04:	d101      	bne.n	7f0a <_putc_r+0x2a>
    7f06:	68ac      	ldr	r4, [r5, #8]
    7f08:	e003      	b.n	7f12 <_putc_r+0x32>
    7f0a:	4b12      	ldr	r3, [pc, #72]	; (7f54 <_putc_r+0x74>)
    7f0c:	429c      	cmp	r4, r3
    7f0e:	d100      	bne.n	7f12 <_putc_r+0x32>
    7f10:	68ec      	ldr	r4, [r5, #12]
    7f12:	68a3      	ldr	r3, [r4, #8]
    7f14:	3b01      	subs	r3, #1
    7f16:	60a3      	str	r3, [r4, #8]
    7f18:	2b00      	cmp	r3, #0
    7f1a:	da10      	bge.n	7f3e <_putc_r+0x5e>
    7f1c:	69a2      	ldr	r2, [r4, #24]
    7f1e:	4293      	cmp	r3, r2
    7f20:	db07      	blt.n	7f32 <_putc_r+0x52>
    7f22:	6823      	ldr	r3, [r4, #0]
    7f24:	701e      	strb	r6, [r3, #0]
    7f26:	6823      	ldr	r3, [r4, #0]
    7f28:	7819      	ldrb	r1, [r3, #0]
    7f2a:	290a      	cmp	r1, #10
    7f2c:	d10a      	bne.n	7f44 <_putc_r+0x64>
    7f2e:	1c28      	adds	r0, r5, #0
    7f30:	e001      	b.n	7f36 <_putc_r+0x56>
    7f32:	1c28      	adds	r0, r5, #0
    7f34:	1c31      	adds	r1, r6, #0
    7f36:	1c22      	adds	r2, r4, #0
    7f38:	f7ff fd0c 	bl	7954 <__swbuf_r>
    7f3c:	e005      	b.n	7f4a <_putc_r+0x6a>
    7f3e:	6822      	ldr	r2, [r4, #0]
    7f40:	7016      	strb	r6, [r2, #0]
    7f42:	6823      	ldr	r3, [r4, #0]
    7f44:	1c5a      	adds	r2, r3, #1
    7f46:	6022      	str	r2, [r4, #0]
    7f48:	7818      	ldrb	r0, [r3, #0]
    7f4a:	bd70      	pop	{r4, r5, r6, pc}
    7f4c:	000092f8 	.word	0x000092f8
    7f50:	00009318 	.word	0x00009318
    7f54:	00009338 	.word	0x00009338

00007f58 <__sread>:
    7f58:	b538      	push	{r3, r4, r5, lr}
    7f5a:	1c0c      	adds	r4, r1, #0
    7f5c:	250e      	movs	r5, #14
    7f5e:	5f49      	ldrsh	r1, [r1, r5]
    7f60:	f000 f8ae 	bl	80c0 <_read_r>
    7f64:	2800      	cmp	r0, #0
    7f66:	db03      	blt.n	7f70 <__sread+0x18>
    7f68:	6d62      	ldr	r2, [r4, #84]	; 0x54
    7f6a:	1813      	adds	r3, r2, r0
    7f6c:	6563      	str	r3, [r4, #84]	; 0x54
    7f6e:	e003      	b.n	7f78 <__sread+0x20>
    7f70:	89a2      	ldrh	r2, [r4, #12]
    7f72:	4b02      	ldr	r3, [pc, #8]	; (7f7c <__sread+0x24>)
    7f74:	4013      	ands	r3, r2
    7f76:	81a3      	strh	r3, [r4, #12]
    7f78:	bd38      	pop	{r3, r4, r5, pc}
    7f7a:	46c0      	nop			; (mov r8, r8)
    7f7c:	ffffefff 	.word	0xffffefff

00007f80 <__swrite>:
    7f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7f82:	1c1e      	adds	r6, r3, #0
    7f84:	898b      	ldrh	r3, [r1, #12]
    7f86:	1c05      	adds	r5, r0, #0
    7f88:	1c0c      	adds	r4, r1, #0
    7f8a:	1c17      	adds	r7, r2, #0
    7f8c:	05da      	lsls	r2, r3, #23
    7f8e:	d505      	bpl.n	7f9c <__swrite+0x1c>
    7f90:	230e      	movs	r3, #14
    7f92:	5ec9      	ldrsh	r1, [r1, r3]
    7f94:	2200      	movs	r2, #0
    7f96:	2302      	movs	r3, #2
    7f98:	f000 f874 	bl	8084 <_lseek_r>
    7f9c:	89a2      	ldrh	r2, [r4, #12]
    7f9e:	4b05      	ldr	r3, [pc, #20]	; (7fb4 <__swrite+0x34>)
    7fa0:	1c28      	adds	r0, r5, #0
    7fa2:	4013      	ands	r3, r2
    7fa4:	81a3      	strh	r3, [r4, #12]
    7fa6:	220e      	movs	r2, #14
    7fa8:	5ea1      	ldrsh	r1, [r4, r2]
    7faa:	1c33      	adds	r3, r6, #0
    7fac:	1c3a      	adds	r2, r7, #0
    7fae:	f000 f81f 	bl	7ff0 <_write_r>
    7fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7fb4:	ffffefff 	.word	0xffffefff

00007fb8 <__sseek>:
    7fb8:	b538      	push	{r3, r4, r5, lr}
    7fba:	1c0c      	adds	r4, r1, #0
    7fbc:	250e      	movs	r5, #14
    7fbe:	5f49      	ldrsh	r1, [r1, r5]
    7fc0:	f000 f860 	bl	8084 <_lseek_r>
    7fc4:	89a3      	ldrh	r3, [r4, #12]
    7fc6:	1c42      	adds	r2, r0, #1
    7fc8:	d103      	bne.n	7fd2 <__sseek+0x1a>
    7fca:	4a05      	ldr	r2, [pc, #20]	; (7fe0 <__sseek+0x28>)
    7fcc:	4013      	ands	r3, r2
    7fce:	81a3      	strh	r3, [r4, #12]
    7fd0:	e004      	b.n	7fdc <__sseek+0x24>
    7fd2:	2280      	movs	r2, #128	; 0x80
    7fd4:	0152      	lsls	r2, r2, #5
    7fd6:	4313      	orrs	r3, r2
    7fd8:	81a3      	strh	r3, [r4, #12]
    7fda:	6560      	str	r0, [r4, #84]	; 0x54
    7fdc:	bd38      	pop	{r3, r4, r5, pc}
    7fde:	46c0      	nop			; (mov r8, r8)
    7fe0:	ffffefff 	.word	0xffffefff

00007fe4 <__sclose>:
    7fe4:	b508      	push	{r3, lr}
    7fe6:	230e      	movs	r3, #14
    7fe8:	5ec9      	ldrsh	r1, [r1, r3]
    7fea:	f000 f815 	bl	8018 <_close_r>
    7fee:	bd08      	pop	{r3, pc}

00007ff0 <_write_r>:
    7ff0:	b538      	push	{r3, r4, r5, lr}
    7ff2:	4c08      	ldr	r4, [pc, #32]	; (8014 <_write_r+0x24>)
    7ff4:	1c05      	adds	r5, r0, #0
    7ff6:	2000      	movs	r0, #0
    7ff8:	6020      	str	r0, [r4, #0]
    7ffa:	1c08      	adds	r0, r1, #0
    7ffc:	1c11      	adds	r1, r2, #0
    7ffe:	1c1a      	adds	r2, r3, #0
    8000:	f7fd f97e 	bl	5300 <_write>
    8004:	1c43      	adds	r3, r0, #1
    8006:	d103      	bne.n	8010 <_write_r+0x20>
    8008:	6823      	ldr	r3, [r4, #0]
    800a:	2b00      	cmp	r3, #0
    800c:	d000      	beq.n	8010 <_write_r+0x20>
    800e:	602b      	str	r3, [r5, #0]
    8010:	bd38      	pop	{r3, r4, r5, pc}
    8012:	46c0      	nop			; (mov r8, r8)
    8014:	20000610 	.word	0x20000610

00008018 <_close_r>:
    8018:	b538      	push	{r3, r4, r5, lr}
    801a:	4c07      	ldr	r4, [pc, #28]	; (8038 <_close_r+0x20>)
    801c:	2300      	movs	r3, #0
    801e:	1c05      	adds	r5, r0, #0
    8020:	1c08      	adds	r0, r1, #0
    8022:	6023      	str	r3, [r4, #0]
    8024:	f7fd f9a8 	bl	5378 <_close>
    8028:	1c43      	adds	r3, r0, #1
    802a:	d103      	bne.n	8034 <_close_r+0x1c>
    802c:	6823      	ldr	r3, [r4, #0]
    802e:	2b00      	cmp	r3, #0
    8030:	d000      	beq.n	8034 <_close_r+0x1c>
    8032:	602b      	str	r3, [r5, #0]
    8034:	bd38      	pop	{r3, r4, r5, pc}
    8036:	46c0      	nop			; (mov r8, r8)
    8038:	20000610 	.word	0x20000610

0000803c <_fstat_r>:
    803c:	b538      	push	{r3, r4, r5, lr}
    803e:	4c07      	ldr	r4, [pc, #28]	; (805c <_fstat_r+0x20>)
    8040:	2300      	movs	r3, #0
    8042:	1c05      	adds	r5, r0, #0
    8044:	1c08      	adds	r0, r1, #0
    8046:	1c11      	adds	r1, r2, #0
    8048:	6023      	str	r3, [r4, #0]
    804a:	f7fd f999 	bl	5380 <_fstat>
    804e:	1c43      	adds	r3, r0, #1
    8050:	d103      	bne.n	805a <_fstat_r+0x1e>
    8052:	6823      	ldr	r3, [r4, #0]
    8054:	2b00      	cmp	r3, #0
    8056:	d000      	beq.n	805a <_fstat_r+0x1e>
    8058:	602b      	str	r3, [r5, #0]
    805a:	bd38      	pop	{r3, r4, r5, pc}
    805c:	20000610 	.word	0x20000610

00008060 <_isatty_r>:
    8060:	b538      	push	{r3, r4, r5, lr}
    8062:	4c07      	ldr	r4, [pc, #28]	; (8080 <_isatty_r+0x20>)
    8064:	2300      	movs	r3, #0
    8066:	1c05      	adds	r5, r0, #0
    8068:	1c08      	adds	r0, r1, #0
    806a:	6023      	str	r3, [r4, #0]
    806c:	f7fd f98e 	bl	538c <_isatty>
    8070:	1c43      	adds	r3, r0, #1
    8072:	d103      	bne.n	807c <_isatty_r+0x1c>
    8074:	6823      	ldr	r3, [r4, #0]
    8076:	2b00      	cmp	r3, #0
    8078:	d000      	beq.n	807c <_isatty_r+0x1c>
    807a:	602b      	str	r3, [r5, #0]
    807c:	bd38      	pop	{r3, r4, r5, pc}
    807e:	46c0      	nop			; (mov r8, r8)
    8080:	20000610 	.word	0x20000610

00008084 <_lseek_r>:
    8084:	b538      	push	{r3, r4, r5, lr}
    8086:	4c08      	ldr	r4, [pc, #32]	; (80a8 <_lseek_r+0x24>)
    8088:	1c05      	adds	r5, r0, #0
    808a:	2000      	movs	r0, #0
    808c:	6020      	str	r0, [r4, #0]
    808e:	1c08      	adds	r0, r1, #0
    8090:	1c11      	adds	r1, r2, #0
    8092:	1c1a      	adds	r2, r3, #0
    8094:	f7fd f97c 	bl	5390 <_lseek>
    8098:	1c43      	adds	r3, r0, #1
    809a:	d103      	bne.n	80a4 <_lseek_r+0x20>
    809c:	6823      	ldr	r3, [r4, #0]
    809e:	2b00      	cmp	r3, #0
    80a0:	d000      	beq.n	80a4 <_lseek_r+0x20>
    80a2:	602b      	str	r3, [r5, #0]
    80a4:	bd38      	pop	{r3, r4, r5, pc}
    80a6:	46c0      	nop			; (mov r8, r8)
    80a8:	20000610 	.word	0x20000610

000080ac <_malloc_usable_size_r>:
    80ac:	3904      	subs	r1, #4
    80ae:	680b      	ldr	r3, [r1, #0]
    80b0:	1f18      	subs	r0, r3, #4
    80b2:	2b00      	cmp	r3, #0
    80b4:	da02      	bge.n	80bc <_malloc_usable_size_r+0x10>
    80b6:	58c8      	ldr	r0, [r1, r3]
    80b8:	181b      	adds	r3, r3, r0
    80ba:	1f18      	subs	r0, r3, #4
    80bc:	4770      	bx	lr
	...

000080c0 <_read_r>:
    80c0:	b538      	push	{r3, r4, r5, lr}
    80c2:	4c08      	ldr	r4, [pc, #32]	; (80e4 <_read_r+0x24>)
    80c4:	1c05      	adds	r5, r0, #0
    80c6:	2000      	movs	r0, #0
    80c8:	6020      	str	r0, [r4, #0]
    80ca:	1c08      	adds	r0, r1, #0
    80cc:	1c11      	adds	r1, r2, #0
    80ce:	1c1a      	adds	r2, r3, #0
    80d0:	f7fd f8f4 	bl	52bc <_read>
    80d4:	1c43      	adds	r3, r0, #1
    80d6:	d103      	bne.n	80e0 <_read_r+0x20>
    80d8:	6823      	ldr	r3, [r4, #0]
    80da:	2b00      	cmp	r3, #0
    80dc:	d000      	beq.n	80e0 <_read_r+0x20>
    80de:	602b      	str	r3, [r5, #0]
    80e0:	bd38      	pop	{r3, r4, r5, pc}
    80e2:	46c0      	nop			; (mov r8, r8)
    80e4:	20000610 	.word	0x20000610
    80e8:	50504128 	.word	0x50504128
    80ec:	52452829 	.word	0x52452829
    80f0:	255b2952 	.word	0x255b2952
    80f4:	255b5d73 	.word	0x255b5d73
    80f8:	00005d64 	.word	0x00005d64
    80fc:	61766e69 	.word	0x61766e69
    8100:	6564696c 	.word	0x6564696c
    8104:	636f6920 	.word	0x636f6920
    8108:	6320746c 	.word	0x6320746c
    810c:	0000646d 	.word	0x0000646d

00008110 <__FUNCTION__.13509>:
    8110:	625f6d6e 695f7375 6c74636f 00000000     nm_bus_ioctl....

00008120 <__FUNCTION__.12226>:
    8120:	5f666968 646e6168 695f656c 00007273     hif_handle_isr..

00008130 <__FUNCTION__.12210>:
    8130:	5f666968 646e6573 00000000              hif_send....

0000813c <__FUNCTION__.12254>:
    813c:	5f666968 69676572 72657473 0062635f     hif_register_cb.

0000814c <__FUNCTION__.12219>:
    814c:	5f666968 00727369 46494828 69614629     hif_isr.(HIF)Fai
    815c:	6f74206c 6b617720 74207075 63206568     l to wakup the c
    816c:	00706968 66696828 49572029 485f4946     hip.(hif) WIFI_H
    817c:	5f54534f 5f564352 4c525443 6220305f     OST_RCV_CTRL_0 b
    818c:	66207375 006c6961 66696828 49572029     us fail.(hif) WI
    819c:	485f4946 5f54534f 5f564352 4c525443     FI_HOST_RCV_CTRL
    81ac:	6220315f 66207375 006c6961 66696828     _1 bus fail.(hif
    81bc:	64612029 73657264 75622073 61662073     ) address bus fa
    81cc:	00006c69 66696828 6f432029 70757272     il..(hif) Corrup
    81dc:	20646574 6b636170 53207465 20657a69     ted packet Size 
    81ec:	7525203d 204c3c20 7525203d 2047202c     = %u <L = %u, G 
    81fc:	7525203d 504f202c 25203d20 3e583230     = %u, OP = %02X>
    820c:	0000000a 66696828 6e692029 696c6176     ....(hif) invali
    821c:	72672064 2070756f 00004449 66696828     d group ID..(hif
    822c:	6f682029 61207473 64207070 276e6469     ) host app didn'
    823c:	65732074 58522074 6e6f4420 00000065     t set RX Done...
    824c:	66696828 72572029 20676e6f 657a6953     (hif) Wrong Size
    825c:	00000000 66696828 61462029 2065736c     ....(hif) False 
    826c:	65746e69 70757272 6c252074 00000078     interrupt %lx...
    827c:	66696828 61462029 74206c69 6552206f     (hif) Fail to Re
    828c:	69206461 7265746e 74707572 67657220     ad interrupt reg
    829c:	00000000 66696828 41462029 74204c49     ....(hif) FAIL t
    82ac:	6177206f 7075656b 65687420 69686320     o wakeup the chi
    82bc:	00000070 46494828 61462029 74206c69     p...(HIF) Fail t
    82cc:	6168206f 656c646e 746e6920 75727265     o handle interru
    82dc:	25207470 72742064 67412079 2e6e6961     pt %d try Again.
    82ec:	00000a2e 66696820 6365725f 65766965     .... hif_receive
    82fc:	6e49203a 696c6176 72612064 656d7567     : Invalid argume
    830c:	0000746e 20505041 75716552 65747365     nt..APP Requeste
    831c:	69532064 6920657a 616c2073 72656772     d Size is larger
    832c:	61687420 6874206e 65722065 65766963      than the recive
    833c:	75622064 72656666 7a697320 253c2065     d buffer size <%
    834c:	253c3e64 000a3e64 20505041 75716552     d><%d>..APP Requ
    835c:	65747365 64412064 73657264 65622073     ested Address be
    836c:	646e6f79 65687420 63657220 64657669     yond the recived
    837c:	66756220 20726566 72646461 20737365      buffer address 
    838c:	20646e61 676e656c 00006874 20705247     and length..GRp 
    839c:	6425203f 0000000a                       ? %d....

000083a4 <__FUNCTION__.12241>:
    83a4:	5f666968 65636572 00657669              hif_receive.

000083b0 <__FUNCTION__.12153>:
    83b0:	5f6d326d 69666977 0062635f 50504128     m2m_wifi_cb.(APP
    83c0:	4e492829 00294f46 666e6f43 7463696c     )(INFO).Conflict
    83d0:	49206465 20222050 252e7525 75252e75     ed IP " %u.%u.%u
    83e0:	2075252e 000a2022 20514552 20746f4e     .%u " ..REQ Not 
    83f0:	69666564 2064656e 000a6425 41564e49     defined %d..INVA
    8400:	2044494c 4e494f50 00524554 41564e49     LID POINTER.INVA
    8410:	2044494c 44495353 00000000 41564e49     LID SSID....INVA
    8420:	2044494c 00004843 41564e49 2044494c     LID CH..INVALID 
    8430:	50434844 52455320 20524556 00005049     DHCP SERVER IP..
    8440:	41564e49 2044494c 2059454b 45444e49     INVALID KEY INDE
    8450:	00000058 41564e49 2044494c 2059454b     X...INVALID KEY 
    8460:	455a4953 00000000 41564e49 2044494c     SIZE....INVALID 
    8470:	20504557 0059454b 41564e49 2044494c     WEP KEY.INVALID 
    8480:	48545541 49544e45 49544143 4d204e4f     AUTHENTICATION M
    8490:	0045444f 204b5350 204e454c 41564e49     ODE.PSK LEN INVA
    84a0:	0044494c 44495353 4e454c20 564e4920     LID.SSID LEN INV
    84b0:	44494c41 00000000 49204843 4c41564e     ALID....CH INVAL
    84c0:	00004449 61766e49 2064696c 20706557     ID..Invalid Wep 
    84d0:	2079656b 65646e69 64252078 0000000a     key index %d....
    84e0:	61766e49 2064696c 20706557 2079656b     Invalid Wep key 
    84f0:	676e656c 25206874 00000a64 65646e75     length %d...unde
    8500:	656e6966 65732064 79742063 00006570     fined sec type..
    8510:	4e414353 69614620 2064656c 20746552     SCAN Failed Ret 
    8520:	6425203d 0000000a 5f53505f 56524553     = %d...._PS_SERV
    8530:	205f5245 6e207369 6420746f 6e696665     ER_ is not defin
    8540:	00006465 7473694c 63206e65 6e6e6168     ed..Listen chann
    8550:	73206c65 6c756f68 6e6f2064 6220796c     el should only b
    8560:	2c312065 6f203620 31312072 00000000     e 1, 6 or 11....
    8570:	45574f50 41532052 25204556 00000a64     POWER SAVE %d...
    8580:	41564e49 2044494c 414d4f44 4e204e49     INVALID DOMAIN N
    8590:	00454d41                                AME.

00008594 <__FUNCTION__.12197>:
    8594:	5f6d326d 69666977 6e6f635f 7463656e     m2m_wifi_connect
    85a4:	0063735f                                _sc.

000085a8 <__FUNCTION__.11660>:
    85a8:	5f757063 72617473 00000074              cpu_start...

000085b4 <__FUNCTION__.11725>:
    85b4:	70696863 6965645f 0074696e 20737542     chip_deinit.Bus 
    85c4:	6f727265 31282072 57202e29 20656b61     error (1). Wake 
    85d4:	66207075 656c6961 00000064 20737542     up failed...Bus 
    85e4:	6f727265 32282072 57202e29 20656b61     error (2). Wake 
    85f4:	66207075 656c6961 00000064 636f6c63     up failed...cloc
    8604:	7320736b 6c6c6974 46464f20 6157202e     ks still OFF. Wa
    8614:	7520656b 61662070 64656c69 00000000     ke up failed....
    8624:	696d6e5b 61747320 3a5d7472 69616620     [nmi start]: fai
    8634:	6572206c 72206461 30206765 31313178     l read reg 0x111
    8644:	2e2e2038 0000002e 6c696166 74206465     8 ......failed t
    8654:	6564206f 696e692d 6c616974 00657a69     o de-initialize.
    8664:	6f727245 68772072 20656c69 74697277     Error while writ
    8674:	20676e69 00676572 6f727245 68772072     ing reg.Error wh
    8684:	20656c69 64616572 20676e69 00676572     ile reading reg.
    8694:	6c75705b 5f70756c 6c727463 66203a5d     [pullup_ctrl]: f
    86a4:	656c6961 6f742064 61657220 00000064     ailed to read...
    86b4:	6c75705b 5f70756c 6c727463 66203a5d     [pullup_ctrl]: f
    86c4:	656c6961 6f742064 69727720 00006574     ailed to write..

000086d4 <__FUNCTION__.11636>:
    86d4:	635f6d6e 656c6b6c 775f7373 00656b61     nm_clkless_wake.
    86e4:	696d6e5b 61747320 3a5d7472 69616620     [nmi start]: fai
    86f4:	6e69206c 62207469 00007375 70696843     l init bus..Chip
    8704:	20444920 0a786c25 00000000 696d6e5b      ID %lx.....[nmi
    8714:	61747320 3a5d7472 69616620 6863206c      start]: fail ch
    8724:	775f7069 75656b61 00000070 6c696166     ip_wakeup...fail
    8734:	74206465 6e65206f 656c6261 746e6920     ed to enable int
    8744:	75727265 2e737470 0000002e 6d726946     errupts.....Firm
    8754:	65726177 72657620 3a202020 2e752520     ware ver   : %u.
    8764:	252e7525 00000a75 206e694d 76697264     %u.%u...Min driv
    8774:	76207265 3a207265 2e752520 252e7525     er ver : %u.%u.%
    8784:	00000a75 72727543 69726420 20726576     u...Curr driver 
    8794:	3a726576 2e752520 252e7525 00000a75     ver: %u.%u.%u...
    87a4:	6d726946 65726177 72657620 6e6f6973     Firmware version
    87b4:	73696d20 6374616d 00002168 696d6e5b      mismatch!..[nmi
    87c4:	6f747320 203a5d70 70696863 6965645f      stop]: chip_dei
    87d4:	2074696e 6c696166 00000000 696d6e5b     nit fail....[nmi
    87e4:	6f747320 203a5d70 6c696166 696e6920      stop]: fail ini
    87f4:	75622074 00000073                       t bus...

000087fc <__FUNCTION__.12232>:
    87fc:	645f6d6e 695f7672 0074696e              nm_drv_init.

00008808 <__FUNCTION__.12239>:
    8808:	645f6d6e 645f7672 696e6965 00000074     nm_drv_deinit...
    8818:	00001f98 00001f98 00001fc8 00001f4a     ............J...
    8828:	00001f6e 00001f7c 00001fae 00001fae     n...|...........
    8838:	00001ff6 00001f3a 0000206c 0000206c     ....:...l ..l ..
    8848:	0000206c 0000206c 00001f8a              l ..l ......

00008854 <__FUNCTION__.11652>:
    8854:	5f697073 61746164 6972775f 00006574     spi_data_write..

00008864 <__FUNCTION__.11704>:
    8864:	735f6d6e 695f6970 0074696e              nm_spi_init.

00008870 <__FUNCTION__.11662>:
    8870:	5f697073 74697277 65725f65 00000067     spi_write_reg...

00008880 <__FUNCTION__.11670>:
    8880:	735f6d6e 775f6970 65746972 00000000     nm_spi_write....

00008890 <__FUNCTION__.11613>:
    8890:	5f697073 00646d63 696d6e5b 69707320     spi_cmd.[nmi spi
    88a0:	46203a5d 656c6961 6d632064 65722064     ]: Failed cmd re
    88b0:	6e6f7073 72206573 2c646165 73756220     sponse read, bus
    88c0:	72726520 2e2e726f 0000002e 696d6e5b      error......[nmi
    88d0:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
    88e0:	72206174 6f707365 2065736e 64616572     ta response read
    88f0:	7562202c 72652073 2e726f72 00002e2e     , bus error.....
    8900:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    8910:	61642064 72206174 6f707365 2065736e     d data response 
    8920:	64616572 282e2e2e 78323025 00000a29     read...(%02x)...
    8930:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    8940:	61642064 62206174 6b636f6c 61657220     d data block rea
    8950:	62202c64 65207375 726f7272 002e2e2e     d, bus error....
    8960:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    8970:	61642064 62206174 6b636f6c 63726320     d data block crc
    8980:	61657220 62202c64 65207375 726f7272      read, bus error
    8990:	002e2e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    89a0:	656c6961 6d632064 72772064 2c657469     ailed cmd write,
    89b0:	73756220 72726520 2e2e726f 0000002e      bus error......
    89c0:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    89d0:	6d632064 77202c64 65746972 67657220     d cmd, write reg
    89e0:	30252820 2e297838 000a2e2e 696d6e5b      (%08x).....[nmi
    89f0:	69707320 46203a5d 656c6961 6d632064      spi]: Failed cm
    8a00:	65722064 6e6f7073 202c6573 74697277     d response, writ
    8a10:	65722065 25282067 29783830 0a2e2e2e     e reg (%08x)....
    8a20:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    8a30:	656c6961 6d632064 72202c64 20646165     ailed cmd, read 
    8a40:	20676572 38302528 2e2e2978 00000a2e     reg (%08x)......
    8a50:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    8a60:	6d632064 65722064 6e6f7073 202c6573     d cmd response, 
    8a70:	64616572 67657220 30252820 2e297838     read reg (%08x).
    8a80:	000a2e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    8a90:	656c6961 61642064 72206174 2e646165     ailed data read.
    8aa0:	00002e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    8ab0:	656c6961 6e692064 6e726574 72206c61     ailed internal r
    8ac0:	20646165 746f7270 6c6f636f 74697720     ead protocol wit
    8ad0:	52432068 6e6f2043 6572202c 69727974     h CRC on, retyri
    8ae0:	7720676e 20687469 20435243 2e66666f     ng with CRC off.
    8af0:	00002e2e 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    8b00:	656c6961 6e692064 6e726574 72206c61     ailed internal r
    8b10:	20646165 746f7270 6c6f636f 002e2e2e     ead protocol....
    8b20:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    8b30:	6e692064 6e726574 77206c61 65746972     d internal write
    8b40:	6f727020 6f636f74 6572206c 2e2e2e67      protocol reg...
    8b50:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    8b60:	206c6961 20646d63 64616572 69686320     ail cmd read chi
    8b70:	64692070 002e2e2e 696d6e5b 69707320     p id....[nmi spi
    8b80:	46203a5d 656c6961 6d632064 72202c64     ]: Failed cmd, r
    8b90:	20646165 636f6c62 2528206b 29783830     ead block (%08x)
    8ba0:	0a2e2e2e 00000000 696d6e5b 69707320     ........[nmi spi
    8bb0:	46203a5d 656c6961 6d632064 65722064     ]: Failed cmd re
    8bc0:	6e6f7073 202c6573 64616572 6f6c6220     sponse, read blo
    8bd0:	28206b63 78383025 2e2e2e29 0000000a     ck (%08x).......
    8be0:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    8bf0:	6c622064 206b636f 61746164 61657220     d block data rea
    8c00:	2e2e2e64 00000000 696d6e5b 69707320     d.......[nmi spi
    8c10:	46203a5d 656c6961 6d632064 77202c64     ]: Failed cmd, w
    8c20:	65746972 6f6c6220 28206b63 78383025     rite block (%08x
    8c30:	2e2e2e29 0000000a 696d6e5b 69707320     ).......[nmi spi
    8c40:	203a5d20 6c696146 63206465 7220646d      ]: Failed cmd r
    8c50:	6f707365 2c65736e 69727720 62206574     esponse, write b
    8c60:	6b636f6c 30252820 2e297838 000a2e2e     lock (%08x).....
    8c70:	696d6e5b 69707320 46203a5d 656c6961     [nmi spi]: Faile
    8c80:	61642064 62206174 6b636f6c 646d6320     d data block cmd
    8c90:	69727720 202c6574 20737562 6f727265      write, bus erro
    8ca0:	2e2e2e72 00000000 696d6e5b 69707320     r.......[nmi spi
    8cb0:	46203a5d 656c6961 61642064 62206174     ]: Failed data b
    8cc0:	6b636f6c 69727720 202c6574 20737562     lock write, bus 
    8cd0:	6f727265 2e2e2e72 00000000 696d6e5b     error.......[nmi
    8ce0:	69707320 46203a5d 656c6961 61642064      spi]: Failed da
    8cf0:	62206174 6b636f6c 63726320 69727720     ta block crc wri
    8d00:	202c6574 20737562 6f727265 2e2e2e72     te, bus error...
    8d10:	00000000 696d6e5b 69707320 46203a5d     ....[nmi spi]: F
    8d20:	656c6961 6c622064 206b636f 61746164     ailed block data
    8d30:	69727720 2e2e6574 0000002e               write......

00008d3c <__FUNCTION__.11621>:
    8d3c:	5f697073 5f646d63 00707372              spi_cmd_rsp.

00008d48 <__FUNCTION__.11679>:
    8d48:	5f697073 64616572 6765725f 00000000     spi_read_reg....

00008d58 <__FUNCTION__.11687>:
    8d58:	735f6d6e 725f6970 00646165              nm_spi_read.

00008d64 <crc7_syndrome_table>:
    8d64:	1b120900 3f362d24 535a4148 777e656c     ....$-6?HAZSle~w
    8d74:	020b1019 262f343d 4a435851 6e677c75     ....=4/&QXCJu|gn
    8d84:	29203b32 0d041f16 6168737a 454c575e     2; )....zsha^WLE
    8d94:	3039222b 141d060f 78716a63 5c554e47     +"90....cjqxGNU\
    8da4:	7f766d64 5b524940 373e252c 131a0108     dmv.@IR[,%>7....
    8db4:	666f747d 424b5059 2e273c35 0a031811     }tofYPKB5<'.....
    8dc4:	4d445f56 69607b72 050c171e 2128333a     V_DMr{`i....:3(!
    8dd4:	545d464f 7079626b 1c150e07 38312a23     OF]Tkbyp....#*18
    8de4:	5a534841 7e776c65 121b0009 363f242d     AHSZelw~....-$?6
    8df4:	434a5158 676e757c 0b021910 2f263d34     XQJC|ung....4=&/
    8e04:	68617a73 4c455e57 2029323b 040d161f     szahW^EL;2) ....
    8e14:	7178636a 555c474e 39302b22 1d140f06     jcxqNG\U"+09....
    8e24:	3e372c25 1a130801 767f646d 525b4049     %,7>....md.vI@[R
    8e34:	272e353c 030a1118 6f667d74 4b425950     <5.'....t}foPYBK
    8e44:	0c051e17 28213a33 444d565f 6069727b     ....3:!(_VMD{ri`
    8e54:	151c070e 3138232a 5d544f46 79706b62     ....*#81FOT]bkpy

00008e64 <__FUNCTION__.11637>:
    8e64:	5f697073 61746164 6165725f 00000064     spi_data_read...
    8e74:	52524528 75432952 6e657272 253c2074     (ERRR)Current <%
    8e84:	000a3e64 20494e53 65637845 20736465     d>..SNI Exceeds 
    8e94:	2078614d 676e654c 00006874 6e6b6e55     Max Length..Unkn
    8ea4:	206e776f 204c5353 6b636f53 4f207465     own SSL Socket O
    8eb4:	6f697470 6425206e 0000000a 20746f4e     ption %d....Not 
    8ec4:	204c5353 6b636f53 00007465 42000800     SSL Socket.....B
    8ed4:	42000c00 42001000 42001400 42001800     ...B...B...B...B
    8ee4:	42001c00 0c0b0a09 00000e0d 00004370     ...B........pC..
    8ef4:	000043cc 000043cc 0000436a 0000436a     .C...C..jC..jC..
    8f04:	00004386 00004376 0000438c 000043ba     .C..vC...C...C..
    8f14:	000045f4 00004654 00004654 000045d4     .E..TF..TF...E..
    8f24:	000045e6 00004602 000045d8 00004610     .E...F...E...F..
    8f34:	00004644                                DF..

00008f38 <_tcc_gclk_ids>:
    8f38:	001b1a1a                                ....

00008f3c <_tcc_apbcmasks>:
    8f3c:	00000100 00000200 00000400              ............

00008f48 <_tcc_maxs>:
    8f48:	00ffffff 00ffffff 0000ffff              ............

00008f54 <_tcc_cc_nums>:
    8f54:	00020204                                ....

00008f58 <_tcc_ow_nums>:
    8f58:	00020408                                ....

00008f5c <_tcc_intflag>:
    8f5c:	00000001 00000002 00000004 00000008     ................
    8f6c:	00001000 00002000 00004000 00008000     ..... ...@......
    8f7c:	00010000 00020000 00040000 00080000     ................

00008f8c <tcc_interrupt_vectors.12286>:
    8f8c:	0011100f 42002000 42002400 42002800     ..... .B.$.B.(.B

00008f9c <main_mqtt_broker>:
    8f9c:	74736574 736f6d2e 74697571 6f2e6f74     test.mosquitto.o
    8fac:	00006772 6e65704f 00000000 646e6553     rg..Open....Send
    8fbc:	3a676e69 20732520 25206f74 00000a73     ing: %s to %s...
    8fcc:	6d2f7362 74696e6f 002f726f 736f6c43     bs/monitor/.Clos
    8fdc:	00006465 40207325 2f642520 252f6425     ed..%s @ %d/%d/%
    8fec:	64252064 3a64253a 00006425 6c627550     d %d:%d:%d..Publ
    8ffc:	65687369 6f742064 65657220 77735f64     ished to reed_sw
    900c:	68637469 706f7420 203a6369 00007325     itch topic: %s..
    901c:	62616e55 7420656c 7570206f 73696c62     Unable to publis
    902c:	65722068 735f6465 63746977 74732068     h reed_switch st
    903c:	73757461 61686320 2065676e 514d202d     atus change - MQ
    904c:	69205454 6f6e2073 6f632074 63656e6e     TT is not connec
    905c:	21646574 00000000 69570a0d 2069462d     ted!......Wi-Fi 
    906c:	6e6e6f63 65746365 00000d64 462d6957     connected...Wi-F
    907c:	69642069 6e6f6373 7463656e 000d6465     i disconnected..
    908c:	69766179 0000006e 72617473 73726177     yavin...starwars
    909c:	00000000 462d6957 50492069 20736920     ....Wi-Fi IP is 
    90ac:	252e7525 75252e75 0d75252e 0000000a     %u.%u.%u.%u.....
    90bc:	6e6e6f43 20746365 6c696166 206f7420     Connect fail to 
    90cc:	76726573 25287265 20212973 72746572     server(%s)! retr
    90dc:	74692079 74756120 74616d6f 6c616369     y it automatical
    90ec:	0d2e796c 0000000a 6d2f7362 74696e6f     ly......bs/monit
    90fc:	232f726f 00000000 6e6e6f43 65746365     or/#....Connecte
    910c:	6f742064 54514d20 72422054 72656b6f     d to MQTT Broker
    911c:	00000d2e 5454514d 6f726220 2072656b     ....MQTT broker 
    912c:	6c636564 64656e69 63636120 21737365     declined access!
    913c:	72726520 6320726f 2065646f 0a0d6425      error code %d..
    914c:	00000000 5454514d 73696420 6e6e6f63     ....MQTT disconn
    915c:	65746365 00000d64 72616579 00000000     ected...year....
    916c:	746e6f6d 00000068 00796164 72756f68     month...day.hour
    917c:	00000000 006e696d 00636573 57202d2d     ....min.sec.-- W
    918c:	31434e49 20303035 462d6957 514d2069     INC1500 Wi-Fi MQ
    919c:	63205454 20746168 6d617865 20656c70     TT chat example 
    91ac:	0a0d2d2d 53202d2d 32574d41 50585f35     --..-- SAMW25_XP
    91bc:	4e49414c 505f4445 2d204f52 2d0a0d2d     LAINED_PRO --..-
    91cc:	6f43202d 6c69706d 203a6465 206e754a     - Compiled: Jun 
    91dc:	32203632 20353130 333a3232 36333a39     26 2015 22:39:36
    91ec:	0d2d2d20 00000000 5454514d 696e6920      --.....MQTT ini
    91fc:	6c616974 74617a69 206e6f69 6c696166     tialization fail
    920c:	202e6465 6f727245 6f632072 69206564     ed. Error code i
    921c:	25282073 0a0d2964 00000000 5454514d     s (%d)......MQTT
    922c:	67657220 65747369 61632072 61626c6c      register callba
    923c:	66206b63 656c6961 45202e64 726f7272     ck failed. Error
    924c:	646f6320 73692065 64252820 000a0d29      code is (%d)...
    925c:	64656572 6977735f 00686374 73257325     reed_switch.%s%s
    926c:	00000000 6c627550 69687369 7420676e     ....Publishing t
    927c:	6f74206f 3a636970 0d732520 0000000a     o topic: %s.....
    928c:	6e69616d 326d203a 69775f6d 695f6966     main: m2m_wifi_i
    929c:	2074696e 6c6c6163 72726520 2821726f     nit call error!(
    92ac:	0d296425 0000000a 7349514d 43007064     %d).....MQIsdp.C
    92bc:	00000000                                ....

000092c0 <_global_impure_ptr>:
    92c0:	20000014 2b302d23 6c680020 6665004c     ... #-0+ .hlL.ef
    92d0:	47464567 32313000 36353433 41393837     gEFG.0123456789A
    92e0:	45444342 31300046 35343332 39383736     BCDEF.0123456789
    92f0:	64636261 00006665                       abcdef..

000092f8 <__sf_fake_stdin>:
	...

00009318 <__sf_fake_stdout>:
	...

00009338 <__sf_fake_stderr>:
	...

00009358 <_init>:
    9358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    935a:	46c0      	nop			; (mov r8, r8)
    935c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    935e:	bc08      	pop	{r3}
    9360:	469e      	mov	lr, r3
    9362:	4770      	bx	lr

00009364 <__init_array_start>:
    9364:	000000d9 	.word	0x000000d9

00009368 <_fini>:
    9368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    936a:	46c0      	nop			; (mov r8, r8)
    936c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    936e:	bc08      	pop	{r3}
    9370:	469e      	mov	lr, r3
    9372:	4770      	bx	lr

00009374 <__fini_array_start>:
    9374:	000000b1 	.word	0x000000b1
