alog -O2 -sve  -work SPARC $dsn/src/MUX2.v $dsn/src/Adder.v $dsn/src/InstructionMemory.v $dsn/src/SignExtend.v $dsn/src/IUAdder.v $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mux2 found in current working library.
# Info: VCP2113 Module queue_data found in current working library.
# Info: VCP2113 Module IU_Adder found in current working library.
# Unit top modules: MUX2 Adder InstructionMemory SignExtend IUAdder IULogical.
# $root top modules: mux2 MUX2 Adder InstructionMemory SignExtend queue_data IU_Adder IUAdder IULogical.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work SPARC $dsn/src/MUX2.v $dsn/src/Adder.v $dsn/src/InstructionMemory.v $dsn/src/SignExtend.v $dsn/src/IUAdder.v $dsn/src/IULogical.v $dsn/src/Instruction_Decode.v $dsn/src/Reg_file.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 Instruction_Decode.v : (114, 25): begin...end pair(s) mismatch detected. 2 <end> tokens are missing.
# Error: VCP2020 Instruction_Decode.v : (114, 25): case/x/z...endcase pair(s) mismatch detected. 2 <endcase> tokens are missing.
# Error: VCP2020 Instruction_Decode.v : (114, 25): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 Instruction_Decode.v : (114, 25): Syntax error. Unexpected token: end[_END]. Expected tokens: 'endcase' , ''' , '(' , '{' , 'default' ... .
# Error: VCP2000 Instruction_Decode.v : (155, 14): Syntax error. Unexpected token: 2'b10[_BINARY_BASE]. Expected tokens: ';' , 'begin' , 'fork' , 'always' , 'and' ... .
# Error: VCP2000 Instruction_Decode.v : (173, 26): Syntax error. Unexpected token: begin[_BEGIN]. Expected tokens: 'full_case' , 'parallel_case' , 'parallel_case full_case' , ''' , '(' ... .
# Error: VCP2020 Instruction_Decode.v : (219, 24): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2000 Instruction_Decode.v : (219, 24): Syntax error. Unexpected token: endcase[_ENDCASE]. Expected tokens: '#' , ''' , '(' , ';' , '@' ... .
# Error: VCP2020 Instruction_Decode.v : (226, 12): begin...end pair(s) mismatch detected. 1 <begin> tokens are missing.
# Error: VCP2020 Instruction_Decode.v : (226, 12): case/x/z...endcase pair(s) mismatch detected. 1 <case/x/z> tokens are missing.
# Error: VCP2000 Instruction_Decode.v : (226, 12): Syntax error. Unexpected token: endcase[_ENDCASE]. Expected tokens: '#' , ''' , '(' , ';' , '@' ... .
# Error: VCP2580 Reg_file.v : (3, 1): Error at port reg_write. Only NET type is allowed for INPUT or INOUT ports.
# Error: VCP2580 Reg_file.v : (4, 1): Error at port reg_adress. Only NET type is allowed for INPUT or INOUT ports.
# Error: VCP2580 Reg_file.v : (5, 1): Error at port data_write. Only NET type is allowed for INPUT or INOUT ports.
# Compile failure 14 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/MUX2.v $dsn/src/Adder.v $dsn/src/InstructionMemory.v $dsn/src/SignExtend.v $dsn/src/IUAdder.v $dsn/src/IULogical.v $dsn/src/Instruction_Decode.v $dsn/src/Reg_file.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 Instruction_Decode.v : (114, 25): begin...end pair(s) mismatch detected. 2 <end> tokens are missing.
# Error: VCP2020 Instruction_Decode.v : (114, 25): case/x/z...endcase pair(s) mismatch detected. 2 <endcase> tokens are missing.
# Error: VCP2020 Instruction_Decode.v : (114, 25): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 Instruction_Decode.v : (114, 25): Syntax error. Unexpected token: end[_END]. Expected tokens: 'endcase' , ''' , '(' , '{' , 'default' ... .
# Error: VCP2000 Instruction_Decode.v : (155, 14): Syntax error. Unexpected token: 2'b10[_BINARY_BASE]. Expected tokens: ';' , 'begin' , 'fork' , 'always' , 'and' ... .
# Error: VCP2000 Instruction_Decode.v : (173, 26): Syntax error. Unexpected token: begin[_BEGIN]. Expected tokens: 'full_case' , 'parallel_case' , 'parallel_case full_case' , ''' , '(' ... .
# Error: VCP2000 Instruction_Decode.v : (220, 24): Syntax error. Unexpected token: endcase[_ENDCASE]. Expected tokens: '#' , ''' , '(' , ';' , '@' ... .
# Error: VCP2580 Reg_file.v : (3, 1): Error at port reg_write. Only NET type is allowed for INPUT or INOUT ports.
# Error: VCP2580 Reg_file.v : (4, 1): Error at port reg_adress. Only NET type is allowed for INPUT or INOUT ports.
# Error: VCP2580 Reg_file.v : (5, 1): Error at port data_write. Only NET type is allowed for INPUT or INOUT ports.
# Compile failure 10 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/Reg_file.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2562 Reg_file.v : (9, 1): Redeclaration of port clk.
# Error: VCP2562 Reg_file.v : (10, 1): Redeclaration of port reg_write.
# Error: VCP2562 Reg_file.v : (11, 1): Redeclaration of port reg_adress.
# Error: VCP2562 Reg_file.v : (12, 1): Redeclaration of port data_write.
# Error: VCP2562 Reg_file.v : (14, 1): Redeclaration of port data_read.
# Warning: VCP2603 Reg_file.v : (16, 15): Port 'reg_write' type is defined in module header and should not be overwritten later in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Reg_file.v : (17, 22): Port 'reg_adress' type is defined in module header and should not be overwritten later in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Reg_file.v : (18, 23): Port 'data_write' type is defined in module header and should not be overwritten later in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Reg_file.v : (19, 22): Port 'data_read' type is defined in module header and should not be overwritten later in module body (mixing ANSI and NONANSI header style).
# Error: VCP2580 Reg_file.v : (3, 1): Error at port reg_write. Only NET type is allowed for INPUT or INOUT ports.
# Error: VCP2580 Reg_file.v : (4, 1): Error at port reg_adress. Only NET type is allowed for INPUT or INOUT ports.
# Error: VCP2580 Reg_file.v : (5, 1): Error at port data_write. Only NET type is allowed for INPUT or INOUT ports.
# Error: VCP2580 Reg_file.v : (6, 1): Error at port data_read. Only NET type is allowed for INPUT or INOUT ports.
# Compile failure 9 Errors 4 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/Reg_file.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2603 Reg_file.v : (10, 15): Port 'reg_write' type is defined in module header and should not be overwritten later in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Reg_file.v : (11, 22): Port 'reg_adress' type is defined in module header and should not be overwritten later in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Reg_file.v : (12, 23): Port 'data_write' type is defined in module header and should not be overwritten later in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Reg_file.v : (13, 22): Port 'data_read' type is defined in module header and should not be overwritten later in module body (mixing ANSI and NONANSI header style).
# Error: VCP2580 Reg_file.v : (3, 1): Error at port reg_write. Only NET type is allowed for INPUT or INOUT ports.
# Error: VCP2580 Reg_file.v : (4, 1): Error at port reg_adress. Only NET type is allowed for INPUT or INOUT ports.
# Error: VCP2580 Reg_file.v : (5, 1): Error at port data_write. Only NET type is allowed for INPUT or INOUT ports.
# Error: VCP2580 Reg_file.v : (6, 1): Error at port data_read. Only NET type is allowed for INPUT or INOUT ports.
# Compile failure 4 Errors 4 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/Reg_file.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Warning: VCP2603 Reg_file.v : (10, 15): Port 'reg_write' type is defined in module header and should not be overwritten later in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Reg_file.v : (11, 22): Port 'reg_adress' type is defined in module header and should not be overwritten later in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Reg_file.v : (12, 23): Port 'data_write' type is defined in module header and should not be overwritten later in module body (mixing ANSI and NONANSI header style).
# Warning: VCP2603 Reg_file.v : (13, 22): Port 'data_read' type is defined in module header and should not be overwritten later in module body (mixing ANSI and NONANSI header style).
# Error: VCP2580 Reg_file.v : (3, 1): Error at port reg_write. Only NET type is allowed for INPUT or INOUT ports.
# Error: VCP2580 Reg_file.v : (4, 1): Error at port reg_adress. Only NET type is allowed for INPUT or INOUT ports.
# Error: VCP2580 Reg_file.v : (5, 1): Error at port data_write. Only NET type is allowed for INPUT or INOUT ports.
# Error: VCP2580 Reg_file.v : (6, 1): Error at port data_read. Only NET type is allowed for INPUT or INOUT ports.
# Compile failure 4 Errors 4 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/Reg_file.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 Reg_file.v : (19, 46): data_read is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/Reg_file.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 Reg_file.v : (19, 46): data_read is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 1[s].
alog -O2 -sve  -work SPARC $dsn/src/Reg_file.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 Reg_file.v : (19, 46): data_read is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/Reg_file.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2868 Reg_file.v : (19, 52): data_read is not a valid left-hand side of assign statement.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/Reg_file.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 Reg_file.v : (19, 46): data_read is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/Reg_file.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 Reg_file.v : (19, 47): data_read is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/Reg_file.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mux2 found in current working library.
# Info: VCP2113 Module MUX2 found in current working library.
# Info: VCP2113 Module Adder found in current working library.
# Info: VCP2113 Module InstructionMemory found in current working library.
# Info: VCP2113 Module SignExtend found in current working library.
# Info: VCP2113 Module queue_data found in current working library.
# Info: VCP2113 Module IU_Adder found in current working library.
# Info: VCP2113 Module IUAdder found in current working library.
# Info: VCP2113 Module IULogical found in current working library.
# Unit top modules: Reg_file.
# $root top modules: mux2 MUX2 Adder InstructionMemory SignExtend queue_data IU_Adder IUAdder IULogical Reg_file.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mux2 found in current working library.
# Info: VCP2113 Module MUX2 found in current working library.
# Info: VCP2113 Module Adder found in current working library.
# Info: VCP2113 Module InstructionMemory found in current working library.
# Info: VCP2113 Module SignExtend found in current working library.
# Info: VCP2113 Module queue_data found in current working library.
# Info: VCP2113 Module IU_Adder found in current working library.
# Info: VCP2113 Module IUAdder found in current working library.
# Info: VCP2113 Module Reg_file found in current working library.
# Unit top modules: IULogical.
# $root top modules: mux2 MUX2 Adder InstructionMemory SignExtend queue_data IU_Adder IUAdder IULogical Reg_file.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 IULogical.v : (23, 8): case/x/z...endcase pair(s) mismatch detected. 1 <endcase> tokens are missing.
# Error: VCP2020 IULogical.v : (23, 8): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 IULogical.v : (23, 8): Syntax error. Unexpected token: end[_END]. Expected tokens: 'endcase' , ''' , '(' , '{' , 'default' ... .
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 IULogical.v : (22, 27): result is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 IULogical.v : (22, 28): result is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2868 IULogical.v : (22, 34): result is not a valid left-hand side of assign statement.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2858 IULogical.v : (22, 27): result is not a valid left-hand side of a procedural assignment.
# Compile failure 1 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mux2 found in current working library.
# Info: VCP2113 Module MUX2 found in current working library.
# Info: VCP2113 Module Adder found in current working library.
# Info: VCP2113 Module InstructionMemory found in current working library.
# Info: VCP2113 Module SignExtend found in current working library.
# Info: VCP2113 Module queue_data found in current working library.
# Info: VCP2113 Module IU_Adder found in current working library.
# Info: VCP2113 Module IUAdder found in current working library.
# Info: VCP2113 Module Reg_file found in current working library.
# Unit top modules: IULogical.
# $root top modules: mux2 MUX2 Adder InstructionMemory SignExtend queue_data IU_Adder IUAdder IULogical Reg_file.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work SPARC $dsn/src/IUAdder.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 IUAdder.v : (26, 43): Syntax error. Unexpected token: ;. Expected tokens: '=' , '[' , ')' , ',' , '.' ... .
# Error: VCP2000 IUAdder.v : (30, 12): Syntax error. Unexpected token: initial[_INITIAL]. Expected tokens: 'function' , 'task' , 'timeprecision' , 'timeunit' , 'const' ... .
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/IUAdder.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mux2 found in current working library.
# Info: VCP2113 Module MUX2 found in current working library.
# Info: VCP2113 Module Adder found in current working library.
# Info: VCP2113 Module InstructionMemory found in current working library.
# Info: VCP2113 Module SignExtend found in current working library.
# Info: VCP2113 Module queue_data found in current working library.
# Info: VCP2113 Module IU_Adder found in current working library.
# Info: VCP2113 Module IULogical found in current working library.
# Info: VCP2113 Module Reg_file found in current working library.
# Unit top modules: IUAdder.
# $root top modules: mux2 MUX2 Adder InstructionMemory SignExtend queue_data IU_Adder IUAdder IULogical Reg_file.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work SPARC $dsn/src/IUAdder.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 IUAdder.v : (72, 11): Syntax error. Unexpected token: [. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 IUAdder.v : (73, 11): Syntax error. Unexpected token: [. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 IUAdder.v : (74, 11): Syntax error. Unexpected token: [. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 IUAdder.v : (75, 11): Syntax error. Unexpected token: [. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Warning: VCP2515 IUAdder.v : (75, 1): Undefined module: icc_n was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 IUAdder.v : (72, 1): Undefined module: icc_c was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 IUAdder.v : (73, 1): Undefined module: icc_v was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 IUAdder.v : (74, 1): Undefined module: icc_z was used. Port connection rules will not be checked at such instantiations.
# Compile failure 4 Errors 4 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/IUAdder.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 IUAdder.v : (72, 11): Syntax error. Unexpected token: [. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 IUAdder.v : (73, 11): Syntax error. Unexpected token: [. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 IUAdder.v : (74, 11): Syntax error. Unexpected token: [. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 IUAdder.v : (75, 11): Syntax error. Unexpected token: [. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Warning: VCP2515 IUAdder.v : (75, 1): Undefined module: icc_n was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 IUAdder.v : (72, 1): Undefined module: icc_c was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 IUAdder.v : (73, 1): Undefined module: icc_v was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 IUAdder.v : (74, 1): Undefined module: icc_z was used. Port connection rules will not be checked at such instantiations.
# Compile failure 4 Errors 4 Warnings  Analysis time: 1[s].
alog -O2 -sve  -work SPARC $dsn/src/IUAdder.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 IUAdder.v : (72, 11): Syntax error. Unexpected token: [. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 IUAdder.v : (73, 11): Syntax error. Unexpected token: [. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 IUAdder.v : (74, 11): Syntax error. Unexpected token: [. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 IUAdder.v : (75, 11): Syntax error. Unexpected token: [. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Warning: VCP2515 IUAdder.v : (75, 1): Undefined module: icc_n was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 IUAdder.v : (72, 1): Undefined module: icc_c was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 IUAdder.v : (73, 1): Undefined module: icc_v was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 IUAdder.v : (74, 1): Undefined module: icc_z was used. Port connection rules will not be checked at such instantiations.
# Compile failure 4 Errors 4 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/IUAdder.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 IUAdder.v : (73, 11): Syntax error. Unexpected token: [. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 IUAdder.v : (74, 11): Syntax error. Unexpected token: [. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Error: VCP2000 IUAdder.v : (75, 11): Syntax error. Unexpected token: [. Expected tokens: ':' , '#' , '(' , ',' , ';' ... .
# Warning: VCP2515 IUAdder.v : (75, 1): Undefined module: icc_n was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 IUAdder.v : (73, 1): Undefined module: icc_v was used. Port connection rules will not be checked at such instantiations.
# Warning: VCP2515 IUAdder.v : (74, 1): Undefined module: icc_z was used. Port connection rules will not be checked at such instantiations.
# Compile failure 3 Errors 3 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/IUAdder.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mux2 found in current working library.
# Info: VCP2113 Module MUX2 found in current working library.
# Info: VCP2113 Module Adder found in current working library.
# Info: VCP2113 Module InstructionMemory found in current working library.
# Info: VCP2113 Module SignExtend found in current working library.
# Info: VCP2113 Module queue_data found in current working library.
# Info: VCP2113 Module IU_Adder found in current working library.
# Info: VCP2113 Module IULogical found in current working library.
# Info: VCP2113 Module Reg_file found in current working library.
# Unit top modules: IUAdder.
# $root top modules: mux2 MUX2 Adder InstructionMemory SignExtend queue_data IU_Adder IUAdder IULogical Reg_file.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 IULogical.v : (26, 26): Syntax error. Unexpected token: ~&[O_RNAND]. Expected tokens: '[' , '(*' , '(' , '++' , '--' ... .
# Error: VCP2000 IULogical.v : (29, 22): Syntax error. Unexpected token: 6'b000110[_BINARY_BASE]. Expected tokens: '#' , ''' , '(' , ';' , '@' ... .
# Error: VCP2000 IULogical.v : (30, 26): Syntax error. Unexpected token: ~|[O_RNOR]. Expected tokens: '[' , '(*' , '(' , '++' , '--' ... .
# Error: VCP2000 IULogical.v : (33, 22): Syntax error. Unexpected token: 6'b000111[_BINARY_BASE]. Expected tokens: '#' , ''' , '(' , ';' , '@' ... .
# Error: VCP2020 IULogical.v : (35, 16): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 IULogical.v : (35, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 IULogical.v : (35, 16): Syntax error. Unexpected token: endcase[_ENDCASE]. Expected tokens: '#' , ''' , '(' , ';' , '@' ... .
# Compile failure 7 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 IULogical.v : (26, 27): Syntax error. Unexpected token: ~&[O_RNAND]. Expected tokens: '[' , '(*' , '(' , '++' , '--' ... .
# Error: VCP2000 IULogical.v : (29, 22): Syntax error. Unexpected token: 6'b000110[_BINARY_BASE]. Expected tokens: '#' , ''' , '(' , ';' , '@' ... .
# Error: VCP2000 IULogical.v : (30, 26): Syntax error. Unexpected token: ~|[O_RNOR]. Expected tokens: '[' , '(*' , '(' , '++' , '--' ... .
# Error: VCP2000 IULogical.v : (33, 22): Syntax error. Unexpected token: 6'b000111[_BINARY_BASE]. Expected tokens: '#' , ''' , '(' , ';' , '@' ... .
# Error: VCP2020 IULogical.v : (35, 16): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 IULogical.v : (35, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 IULogical.v : (35, 16): Syntax error. Unexpected token: endcase[_ENDCASE]. Expected tokens: '#' , ''' , '(' , ';' , '@' ... .
# Compile failure 7 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2000 IULogical.v : (30, 26): Syntax error. Unexpected token: ~|[O_RNOR]. Expected tokens: '[' , '(*' , '(' , '++' , '--' ... .
# Error: VCP2000 IULogical.v : (33, 22): Syntax error. Unexpected token: 6'b000111[_BINARY_BASE]. Expected tokens: '#' , ''' , '(' , ';' , '@' ... .
# Error: VCP2020 IULogical.v : (35, 16): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 IULogical.v : (35, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 IULogical.v : (35, 16): Syntax error. Unexpected token: endcase[_ENDCASE]. Expected tokens: '#' , ''' , '(' , ';' , '@' ... .
# Compile failure 5 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mux2 found in current working library.
# Info: VCP2113 Module MUX2 found in current working library.
# Info: VCP2113 Module Adder found in current working library.
# Info: VCP2113 Module InstructionMemory found in current working library.
# Info: VCP2113 Module SignExtend found in current working library.
# Info: VCP2113 Module queue_data found in current working library.
# Info: VCP2113 Module IU_Adder found in current working library.
# Info: VCP2113 Module IUAdder found in current working library.
# Info: VCP2113 Module Reg_file found in current working library.
# Unit top modules: IULogical.
# $root top modules: mux2 MUX2 Adder InstructionMemory SignExtend queue_data IU_Adder IUAdder IULogical Reg_file.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work SPARC $dsn/src/MUX2.v $dsn/src/Adder.v $dsn/src/InstructionMemory.v $dsn/src/SignExtend.v $dsn/src/IUAdder.v $dsn/src/IULogical.v $dsn/src/Instruction_Decode.v $dsn/src/Reg_file.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 Instruction_Decode.v : (114, 25): begin...end pair(s) mismatch detected. 2 <end> tokens are missing.
# Error: VCP2020 Instruction_Decode.v : (114, 25): case/x/z...endcase pair(s) mismatch detected. 2 <endcase> tokens are missing.
# Error: VCP2020 Instruction_Decode.v : (114, 25): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 Instruction_Decode.v : (114, 25): Syntax error. Unexpected token: end[_END]. Expected tokens: 'endcase' , ''' , '(' , '{' , 'default' ... .
# Error: VCP2000 Instruction_Decode.v : (155, 14): Syntax error. Unexpected token: 2'b10[_BINARY_BASE]. Expected tokens: ';' , 'begin' , 'fork' , 'always' , 'and' ... .
# Error: VCP2000 Instruction_Decode.v : (173, 26): Syntax error. Unexpected token: begin[_BEGIN]. Expected tokens: 'full_case' , 'parallel_case' , 'parallel_case full_case' , ''' , '(' ... .
# Error: VCP2000 Instruction_Decode.v : (220, 24): Syntax error. Unexpected token: endcase[_ENDCASE]. Expected tokens: '#' , ''' , '(' , ';' , '@' ... .
# Compile failure 7 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 IULogical.v : (38, 16): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 IULogical.v : (38, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 IULogical.v : (38, 16): Syntax error. Unexpected token: endcase[_ENDCASE]. Expected tokens: '#' , '@' , 'repeat' , 'delay' , 'new' ... .
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2020 IULogical.v : (38, 16): begin...end pair(s) mismatch detected. 1 <end> tokens are missing.
# Error: VCP2020 IULogical.v : (38, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 IULogical.v : (38, 16): Syntax error. Unexpected token: endcase[_ENDCASE]. Expected tokens: '#' , '@' , 'repeat' , 'delay' , 'new' ... .
# Compile failure 3 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP5103 IULogical.v : (40, 26): Undeclared identifier: sum.
# Warning: VCP2641 IULogical.v : (41, 21): Redundant digits given in number 6'h000000.
# Compile failure 1 Errors 1 Warnings  Analysis time: 0[s].
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Warning: VCP2641 IULogical.v : (41, 21): Redundant digits given in number 6'h000000.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mux2 found in current working library.
# Info: VCP2113 Module MUX2 found in current working library.
# Info: VCP2113 Module Adder found in current working library.
# Info: VCP2113 Module InstructionMemory found in current working library.
# Info: VCP2113 Module SignExtend found in current working library.
# Info: VCP2113 Module queue_data found in current working library.
# Info: VCP2113 Module IU_Adder found in current working library.
# Info: VCP2113 Module IUAdder found in current working library.
# Info: VCP2113 Module Reg_file found in current working library.
# Unit top modules: IULogical.
# $root top modules: mux2 MUX2 Adder InstructionMemory SignExtend queue_data IU_Adder IUAdder IULogical Reg_file.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mux2 found in current working library.
# Info: VCP2113 Module MUX2 found in current working library.
# Info: VCP2113 Module Adder found in current working library.
# Info: VCP2113 Module InstructionMemory found in current working library.
# Info: VCP2113 Module SignExtend found in current working library.
# Info: VCP2113 Module queue_data found in current working library.
# Info: VCP2113 Module IU_Adder found in current working library.
# Info: VCP2113 Module IUAdder found in current working library.
# Info: VCP2113 Module Reg_file found in current working library.
# Unit top modules: IULogical.
# $root top modules: mux2 MUX2 Adder InstructionMemory SignExtend queue_data IU_Adder IUAdder IULogical Reg_file.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve  -work SPARC $dsn/src/IULogical.v
# Warning: The source is compiled without the -dbg switch. Line breakpoints and code coverage will not be available.
# Compile...
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module mux2 found in current working library.
# Info: VCP2113 Module MUX2 found in current working library.
# Info: VCP2113 Module Adder found in current working library.
# Info: VCP2113 Module InstructionMemory found in current working library.
# Info: VCP2113 Module SignExtend found in current working library.
# Info: VCP2113 Module queue_data found in current working library.
# Info: VCP2113 Module IU_Adder found in current working library.
# Info: VCP2113 Module IUAdder found in current working library.
# Info: VCP2113 Module Reg_file found in current working library.
# Unit top modules: IULogical.
# $root top modules: mux2 MUX2 Adder InstructionMemory SignExtend queue_data IU_Adder IUAdder IULogical Reg_file.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
