
UART_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a808  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000518  0800a8c8  0800a8c8  0000b8c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ade0  0800ade0  0000c1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ade0  0800ade0  0000bde0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ade8  0800ade8  0000c1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ade8  0800ade8  0000bde8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800adec  0800adec  0000bdec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800adf0  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000378  200001d8  0800afc8  0000c1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000550  0800afc8  0000c550  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000c1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c468  00000000  00000000  0000c200  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f92  00000000  00000000  00018668  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b28  00000000  00000000  0001a600  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000089a  00000000  00000000  0001b128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000031a3  00000000  00000000  0001b9c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e209  00000000  00000000  0001eb65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00086c34  00000000  00000000  0002cd6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b39a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bc4  00000000  00000000  000b39e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000045  00000000  00000000  000b75ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001d8 	.word	0x200001d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800a8b0 	.word	0x0800a8b0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001dc 	.word	0x200001dc
 8000104:	0800a8b0 	.word	0x0800a8b0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fb15 	bl	8001a6c <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 fa59 	bl	8001904 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fb07 	bl	8001a6c <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fafd 	bl	8001a6c <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fa83 	bl	800198c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 fa79 	bl	800198c <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	@ (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	@ (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f806 	bl	80004e8 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			@ (mov r8, r8)

080004e8 <__udivmoddi4>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	4657      	mov	r7, sl
 80004ec:	464e      	mov	r6, r9
 80004ee:	4645      	mov	r5, r8
 80004f0:	46de      	mov	lr, fp
 80004f2:	b5e0      	push	{r5, r6, r7, lr}
 80004f4:	0004      	movs	r4, r0
 80004f6:	000d      	movs	r5, r1
 80004f8:	4692      	mov	sl, r2
 80004fa:	4699      	mov	r9, r3
 80004fc:	b083      	sub	sp, #12
 80004fe:	428b      	cmp	r3, r1
 8000500:	d830      	bhi.n	8000564 <__udivmoddi4+0x7c>
 8000502:	d02d      	beq.n	8000560 <__udivmoddi4+0x78>
 8000504:	4649      	mov	r1, r9
 8000506:	4650      	mov	r0, sl
 8000508:	f002 fba6 	bl	8002c58 <__clzdi2>
 800050c:	0029      	movs	r1, r5
 800050e:	0006      	movs	r6, r0
 8000510:	0020      	movs	r0, r4
 8000512:	f002 fba1 	bl	8002c58 <__clzdi2>
 8000516:	1a33      	subs	r3, r6, r0
 8000518:	4698      	mov	r8, r3
 800051a:	3b20      	subs	r3, #32
 800051c:	d434      	bmi.n	8000588 <__udivmoddi4+0xa0>
 800051e:	469b      	mov	fp, r3
 8000520:	4653      	mov	r3, sl
 8000522:	465a      	mov	r2, fp
 8000524:	4093      	lsls	r3, r2
 8000526:	4642      	mov	r2, r8
 8000528:	001f      	movs	r7, r3
 800052a:	4653      	mov	r3, sl
 800052c:	4093      	lsls	r3, r2
 800052e:	001e      	movs	r6, r3
 8000530:	42af      	cmp	r7, r5
 8000532:	d83b      	bhi.n	80005ac <__udivmoddi4+0xc4>
 8000534:	42af      	cmp	r7, r5
 8000536:	d100      	bne.n	800053a <__udivmoddi4+0x52>
 8000538:	e079      	b.n	800062e <__udivmoddi4+0x146>
 800053a:	465b      	mov	r3, fp
 800053c:	1ba4      	subs	r4, r4, r6
 800053e:	41bd      	sbcs	r5, r7
 8000540:	2b00      	cmp	r3, #0
 8000542:	da00      	bge.n	8000546 <__udivmoddi4+0x5e>
 8000544:	e076      	b.n	8000634 <__udivmoddi4+0x14c>
 8000546:	2200      	movs	r2, #0
 8000548:	2300      	movs	r3, #0
 800054a:	9200      	str	r2, [sp, #0]
 800054c:	9301      	str	r3, [sp, #4]
 800054e:	2301      	movs	r3, #1
 8000550:	465a      	mov	r2, fp
 8000552:	4093      	lsls	r3, r2
 8000554:	9301      	str	r3, [sp, #4]
 8000556:	2301      	movs	r3, #1
 8000558:	4642      	mov	r2, r8
 800055a:	4093      	lsls	r3, r2
 800055c:	9300      	str	r3, [sp, #0]
 800055e:	e029      	b.n	80005b4 <__udivmoddi4+0xcc>
 8000560:	4282      	cmp	r2, r0
 8000562:	d9cf      	bls.n	8000504 <__udivmoddi4+0x1c>
 8000564:	2200      	movs	r2, #0
 8000566:	2300      	movs	r3, #0
 8000568:	9200      	str	r2, [sp, #0]
 800056a:	9301      	str	r3, [sp, #4]
 800056c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800056e:	2b00      	cmp	r3, #0
 8000570:	d001      	beq.n	8000576 <__udivmoddi4+0x8e>
 8000572:	601c      	str	r4, [r3, #0]
 8000574:	605d      	str	r5, [r3, #4]
 8000576:	9800      	ldr	r0, [sp, #0]
 8000578:	9901      	ldr	r1, [sp, #4]
 800057a:	b003      	add	sp, #12
 800057c:	bcf0      	pop	{r4, r5, r6, r7}
 800057e:	46bb      	mov	fp, r7
 8000580:	46b2      	mov	sl, r6
 8000582:	46a9      	mov	r9, r5
 8000584:	46a0      	mov	r8, r4
 8000586:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000588:	4642      	mov	r2, r8
 800058a:	469b      	mov	fp, r3
 800058c:	2320      	movs	r3, #32
 800058e:	1a9b      	subs	r3, r3, r2
 8000590:	4652      	mov	r2, sl
 8000592:	40da      	lsrs	r2, r3
 8000594:	4641      	mov	r1, r8
 8000596:	0013      	movs	r3, r2
 8000598:	464a      	mov	r2, r9
 800059a:	408a      	lsls	r2, r1
 800059c:	0017      	movs	r7, r2
 800059e:	4642      	mov	r2, r8
 80005a0:	431f      	orrs	r7, r3
 80005a2:	4653      	mov	r3, sl
 80005a4:	4093      	lsls	r3, r2
 80005a6:	001e      	movs	r6, r3
 80005a8:	42af      	cmp	r7, r5
 80005aa:	d9c3      	bls.n	8000534 <__udivmoddi4+0x4c>
 80005ac:	2200      	movs	r2, #0
 80005ae:	2300      	movs	r3, #0
 80005b0:	9200      	str	r2, [sp, #0]
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	4643      	mov	r3, r8
 80005b6:	2b00      	cmp	r3, #0
 80005b8:	d0d8      	beq.n	800056c <__udivmoddi4+0x84>
 80005ba:	07fb      	lsls	r3, r7, #31
 80005bc:	0872      	lsrs	r2, r6, #1
 80005be:	431a      	orrs	r2, r3
 80005c0:	4646      	mov	r6, r8
 80005c2:	087b      	lsrs	r3, r7, #1
 80005c4:	e00e      	b.n	80005e4 <__udivmoddi4+0xfc>
 80005c6:	42ab      	cmp	r3, r5
 80005c8:	d101      	bne.n	80005ce <__udivmoddi4+0xe6>
 80005ca:	42a2      	cmp	r2, r4
 80005cc:	d80c      	bhi.n	80005e8 <__udivmoddi4+0x100>
 80005ce:	1aa4      	subs	r4, r4, r2
 80005d0:	419d      	sbcs	r5, r3
 80005d2:	2001      	movs	r0, #1
 80005d4:	1924      	adds	r4, r4, r4
 80005d6:	416d      	adcs	r5, r5
 80005d8:	2100      	movs	r1, #0
 80005da:	3e01      	subs	r6, #1
 80005dc:	1824      	adds	r4, r4, r0
 80005de:	414d      	adcs	r5, r1
 80005e0:	2e00      	cmp	r6, #0
 80005e2:	d006      	beq.n	80005f2 <__udivmoddi4+0x10a>
 80005e4:	42ab      	cmp	r3, r5
 80005e6:	d9ee      	bls.n	80005c6 <__udivmoddi4+0xde>
 80005e8:	3e01      	subs	r6, #1
 80005ea:	1924      	adds	r4, r4, r4
 80005ec:	416d      	adcs	r5, r5
 80005ee:	2e00      	cmp	r6, #0
 80005f0:	d1f8      	bne.n	80005e4 <__udivmoddi4+0xfc>
 80005f2:	9800      	ldr	r0, [sp, #0]
 80005f4:	9901      	ldr	r1, [sp, #4]
 80005f6:	465b      	mov	r3, fp
 80005f8:	1900      	adds	r0, r0, r4
 80005fa:	4169      	adcs	r1, r5
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	db24      	blt.n	800064a <__udivmoddi4+0x162>
 8000600:	002b      	movs	r3, r5
 8000602:	465a      	mov	r2, fp
 8000604:	4644      	mov	r4, r8
 8000606:	40d3      	lsrs	r3, r2
 8000608:	002a      	movs	r2, r5
 800060a:	40e2      	lsrs	r2, r4
 800060c:	001c      	movs	r4, r3
 800060e:	465b      	mov	r3, fp
 8000610:	0015      	movs	r5, r2
 8000612:	2b00      	cmp	r3, #0
 8000614:	db2a      	blt.n	800066c <__udivmoddi4+0x184>
 8000616:	0026      	movs	r6, r4
 8000618:	409e      	lsls	r6, r3
 800061a:	0033      	movs	r3, r6
 800061c:	0026      	movs	r6, r4
 800061e:	4647      	mov	r7, r8
 8000620:	40be      	lsls	r6, r7
 8000622:	0032      	movs	r2, r6
 8000624:	1a80      	subs	r0, r0, r2
 8000626:	4199      	sbcs	r1, r3
 8000628:	9000      	str	r0, [sp, #0]
 800062a:	9101      	str	r1, [sp, #4]
 800062c:	e79e      	b.n	800056c <__udivmoddi4+0x84>
 800062e:	42a3      	cmp	r3, r4
 8000630:	d8bc      	bhi.n	80005ac <__udivmoddi4+0xc4>
 8000632:	e782      	b.n	800053a <__udivmoddi4+0x52>
 8000634:	4642      	mov	r2, r8
 8000636:	2320      	movs	r3, #32
 8000638:	2100      	movs	r1, #0
 800063a:	1a9b      	subs	r3, r3, r2
 800063c:	2200      	movs	r2, #0
 800063e:	9100      	str	r1, [sp, #0]
 8000640:	9201      	str	r2, [sp, #4]
 8000642:	2201      	movs	r2, #1
 8000644:	40da      	lsrs	r2, r3
 8000646:	9201      	str	r2, [sp, #4]
 8000648:	e785      	b.n	8000556 <__udivmoddi4+0x6e>
 800064a:	4642      	mov	r2, r8
 800064c:	2320      	movs	r3, #32
 800064e:	1a9b      	subs	r3, r3, r2
 8000650:	002a      	movs	r2, r5
 8000652:	4646      	mov	r6, r8
 8000654:	409a      	lsls	r2, r3
 8000656:	0023      	movs	r3, r4
 8000658:	40f3      	lsrs	r3, r6
 800065a:	4644      	mov	r4, r8
 800065c:	4313      	orrs	r3, r2
 800065e:	002a      	movs	r2, r5
 8000660:	40e2      	lsrs	r2, r4
 8000662:	001c      	movs	r4, r3
 8000664:	465b      	mov	r3, fp
 8000666:	0015      	movs	r5, r2
 8000668:	2b00      	cmp	r3, #0
 800066a:	dad4      	bge.n	8000616 <__udivmoddi4+0x12e>
 800066c:	4642      	mov	r2, r8
 800066e:	002f      	movs	r7, r5
 8000670:	2320      	movs	r3, #32
 8000672:	0026      	movs	r6, r4
 8000674:	4097      	lsls	r7, r2
 8000676:	1a9b      	subs	r3, r3, r2
 8000678:	40de      	lsrs	r6, r3
 800067a:	003b      	movs	r3, r7
 800067c:	4333      	orrs	r3, r6
 800067e:	e7cd      	b.n	800061c <__udivmoddi4+0x134>

08000680 <__aeabi_fsub>:
 8000680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000682:	4647      	mov	r7, r8
 8000684:	46ce      	mov	lr, r9
 8000686:	0243      	lsls	r3, r0, #9
 8000688:	b580      	push	{r7, lr}
 800068a:	0a5f      	lsrs	r7, r3, #9
 800068c:	099b      	lsrs	r3, r3, #6
 800068e:	0045      	lsls	r5, r0, #1
 8000690:	004a      	lsls	r2, r1, #1
 8000692:	469c      	mov	ip, r3
 8000694:	024b      	lsls	r3, r1, #9
 8000696:	0fc4      	lsrs	r4, r0, #31
 8000698:	0fce      	lsrs	r6, r1, #31
 800069a:	0e2d      	lsrs	r5, r5, #24
 800069c:	0a58      	lsrs	r0, r3, #9
 800069e:	0e12      	lsrs	r2, r2, #24
 80006a0:	0999      	lsrs	r1, r3, #6
 80006a2:	2aff      	cmp	r2, #255	@ 0xff
 80006a4:	d06b      	beq.n	800077e <__aeabi_fsub+0xfe>
 80006a6:	2301      	movs	r3, #1
 80006a8:	405e      	eors	r6, r3
 80006aa:	1aab      	subs	r3, r5, r2
 80006ac:	42b4      	cmp	r4, r6
 80006ae:	d04b      	beq.n	8000748 <__aeabi_fsub+0xc8>
 80006b0:	2b00      	cmp	r3, #0
 80006b2:	dc00      	bgt.n	80006b6 <__aeabi_fsub+0x36>
 80006b4:	e0ff      	b.n	80008b6 <__aeabi_fsub+0x236>
 80006b6:	2a00      	cmp	r2, #0
 80006b8:	d100      	bne.n	80006bc <__aeabi_fsub+0x3c>
 80006ba:	e088      	b.n	80007ce <__aeabi_fsub+0x14e>
 80006bc:	2dff      	cmp	r5, #255	@ 0xff
 80006be:	d100      	bne.n	80006c2 <__aeabi_fsub+0x42>
 80006c0:	e0ef      	b.n	80008a2 <__aeabi_fsub+0x222>
 80006c2:	2280      	movs	r2, #128	@ 0x80
 80006c4:	04d2      	lsls	r2, r2, #19
 80006c6:	4311      	orrs	r1, r2
 80006c8:	2001      	movs	r0, #1
 80006ca:	2b1b      	cmp	r3, #27
 80006cc:	dc08      	bgt.n	80006e0 <__aeabi_fsub+0x60>
 80006ce:	0008      	movs	r0, r1
 80006d0:	2220      	movs	r2, #32
 80006d2:	40d8      	lsrs	r0, r3
 80006d4:	1ad3      	subs	r3, r2, r3
 80006d6:	4099      	lsls	r1, r3
 80006d8:	000b      	movs	r3, r1
 80006da:	1e5a      	subs	r2, r3, #1
 80006dc:	4193      	sbcs	r3, r2
 80006de:	4318      	orrs	r0, r3
 80006e0:	4663      	mov	r3, ip
 80006e2:	1a1b      	subs	r3, r3, r0
 80006e4:	469c      	mov	ip, r3
 80006e6:	4663      	mov	r3, ip
 80006e8:	015b      	lsls	r3, r3, #5
 80006ea:	d400      	bmi.n	80006ee <__aeabi_fsub+0x6e>
 80006ec:	e0cd      	b.n	800088a <__aeabi_fsub+0x20a>
 80006ee:	4663      	mov	r3, ip
 80006f0:	019f      	lsls	r7, r3, #6
 80006f2:	09bf      	lsrs	r7, r7, #6
 80006f4:	0038      	movs	r0, r7
 80006f6:	f002 fa91 	bl	8002c1c <__clzsi2>
 80006fa:	003b      	movs	r3, r7
 80006fc:	3805      	subs	r0, #5
 80006fe:	4083      	lsls	r3, r0
 8000700:	4285      	cmp	r5, r0
 8000702:	dc00      	bgt.n	8000706 <__aeabi_fsub+0x86>
 8000704:	e0a2      	b.n	800084c <__aeabi_fsub+0x1cc>
 8000706:	4ab7      	ldr	r2, [pc, #732]	@ (80009e4 <__aeabi_fsub+0x364>)
 8000708:	1a2d      	subs	r5, r5, r0
 800070a:	401a      	ands	r2, r3
 800070c:	4694      	mov	ip, r2
 800070e:	075a      	lsls	r2, r3, #29
 8000710:	d100      	bne.n	8000714 <__aeabi_fsub+0x94>
 8000712:	e0c3      	b.n	800089c <__aeabi_fsub+0x21c>
 8000714:	220f      	movs	r2, #15
 8000716:	4013      	ands	r3, r2
 8000718:	2b04      	cmp	r3, #4
 800071a:	d100      	bne.n	800071e <__aeabi_fsub+0x9e>
 800071c:	e0be      	b.n	800089c <__aeabi_fsub+0x21c>
 800071e:	2304      	movs	r3, #4
 8000720:	4698      	mov	r8, r3
 8000722:	44c4      	add	ip, r8
 8000724:	4663      	mov	r3, ip
 8000726:	015b      	lsls	r3, r3, #5
 8000728:	d400      	bmi.n	800072c <__aeabi_fsub+0xac>
 800072a:	e0b7      	b.n	800089c <__aeabi_fsub+0x21c>
 800072c:	1c68      	adds	r0, r5, #1
 800072e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000730:	d000      	beq.n	8000734 <__aeabi_fsub+0xb4>
 8000732:	e0a5      	b.n	8000880 <__aeabi_fsub+0x200>
 8000734:	20ff      	movs	r0, #255	@ 0xff
 8000736:	2200      	movs	r2, #0
 8000738:	05c0      	lsls	r0, r0, #23
 800073a:	4310      	orrs	r0, r2
 800073c:	07e4      	lsls	r4, r4, #31
 800073e:	4320      	orrs	r0, r4
 8000740:	bcc0      	pop	{r6, r7}
 8000742:	46b9      	mov	r9, r7
 8000744:	46b0      	mov	r8, r6
 8000746:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000748:	2b00      	cmp	r3, #0
 800074a:	dc00      	bgt.n	800074e <__aeabi_fsub+0xce>
 800074c:	e1eb      	b.n	8000b26 <__aeabi_fsub+0x4a6>
 800074e:	2a00      	cmp	r2, #0
 8000750:	d046      	beq.n	80007e0 <__aeabi_fsub+0x160>
 8000752:	2dff      	cmp	r5, #255	@ 0xff
 8000754:	d100      	bne.n	8000758 <__aeabi_fsub+0xd8>
 8000756:	e0a4      	b.n	80008a2 <__aeabi_fsub+0x222>
 8000758:	2280      	movs	r2, #128	@ 0x80
 800075a:	04d2      	lsls	r2, r2, #19
 800075c:	4311      	orrs	r1, r2
 800075e:	2b1b      	cmp	r3, #27
 8000760:	dc00      	bgt.n	8000764 <__aeabi_fsub+0xe4>
 8000762:	e0fb      	b.n	800095c <__aeabi_fsub+0x2dc>
 8000764:	2305      	movs	r3, #5
 8000766:	4698      	mov	r8, r3
 8000768:	002b      	movs	r3, r5
 800076a:	44c4      	add	ip, r8
 800076c:	4662      	mov	r2, ip
 800076e:	08d7      	lsrs	r7, r2, #3
 8000770:	2bff      	cmp	r3, #255	@ 0xff
 8000772:	d100      	bne.n	8000776 <__aeabi_fsub+0xf6>
 8000774:	e095      	b.n	80008a2 <__aeabi_fsub+0x222>
 8000776:	027a      	lsls	r2, r7, #9
 8000778:	0a52      	lsrs	r2, r2, #9
 800077a:	b2d8      	uxtb	r0, r3
 800077c:	e7dc      	b.n	8000738 <__aeabi_fsub+0xb8>
 800077e:	002b      	movs	r3, r5
 8000780:	3bff      	subs	r3, #255	@ 0xff
 8000782:	4699      	mov	r9, r3
 8000784:	2900      	cmp	r1, #0
 8000786:	d118      	bne.n	80007ba <__aeabi_fsub+0x13a>
 8000788:	2301      	movs	r3, #1
 800078a:	405e      	eors	r6, r3
 800078c:	42b4      	cmp	r4, r6
 800078e:	d100      	bne.n	8000792 <__aeabi_fsub+0x112>
 8000790:	e0ca      	b.n	8000928 <__aeabi_fsub+0x2a8>
 8000792:	464b      	mov	r3, r9
 8000794:	2b00      	cmp	r3, #0
 8000796:	d02d      	beq.n	80007f4 <__aeabi_fsub+0x174>
 8000798:	2d00      	cmp	r5, #0
 800079a:	d000      	beq.n	800079e <__aeabi_fsub+0x11e>
 800079c:	e13c      	b.n	8000a18 <__aeabi_fsub+0x398>
 800079e:	23ff      	movs	r3, #255	@ 0xff
 80007a0:	4664      	mov	r4, ip
 80007a2:	2c00      	cmp	r4, #0
 80007a4:	d100      	bne.n	80007a8 <__aeabi_fsub+0x128>
 80007a6:	e15f      	b.n	8000a68 <__aeabi_fsub+0x3e8>
 80007a8:	1e5d      	subs	r5, r3, #1
 80007aa:	2b01      	cmp	r3, #1
 80007ac:	d100      	bne.n	80007b0 <__aeabi_fsub+0x130>
 80007ae:	e174      	b.n	8000a9a <__aeabi_fsub+0x41a>
 80007b0:	0034      	movs	r4, r6
 80007b2:	2bff      	cmp	r3, #255	@ 0xff
 80007b4:	d074      	beq.n	80008a0 <__aeabi_fsub+0x220>
 80007b6:	002b      	movs	r3, r5
 80007b8:	e103      	b.n	80009c2 <__aeabi_fsub+0x342>
 80007ba:	42b4      	cmp	r4, r6
 80007bc:	d100      	bne.n	80007c0 <__aeabi_fsub+0x140>
 80007be:	e09c      	b.n	80008fa <__aeabi_fsub+0x27a>
 80007c0:	2b00      	cmp	r3, #0
 80007c2:	d017      	beq.n	80007f4 <__aeabi_fsub+0x174>
 80007c4:	2d00      	cmp	r5, #0
 80007c6:	d0ea      	beq.n	800079e <__aeabi_fsub+0x11e>
 80007c8:	0007      	movs	r7, r0
 80007ca:	0034      	movs	r4, r6
 80007cc:	e06c      	b.n	80008a8 <__aeabi_fsub+0x228>
 80007ce:	2900      	cmp	r1, #0
 80007d0:	d0cc      	beq.n	800076c <__aeabi_fsub+0xec>
 80007d2:	1e5a      	subs	r2, r3, #1
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	d02b      	beq.n	8000830 <__aeabi_fsub+0x1b0>
 80007d8:	2bff      	cmp	r3, #255	@ 0xff
 80007da:	d062      	beq.n	80008a2 <__aeabi_fsub+0x222>
 80007dc:	0013      	movs	r3, r2
 80007de:	e773      	b.n	80006c8 <__aeabi_fsub+0x48>
 80007e0:	2900      	cmp	r1, #0
 80007e2:	d0c3      	beq.n	800076c <__aeabi_fsub+0xec>
 80007e4:	1e5a      	subs	r2, r3, #1
 80007e6:	2b01      	cmp	r3, #1
 80007e8:	d100      	bne.n	80007ec <__aeabi_fsub+0x16c>
 80007ea:	e11e      	b.n	8000a2a <__aeabi_fsub+0x3aa>
 80007ec:	2bff      	cmp	r3, #255	@ 0xff
 80007ee:	d058      	beq.n	80008a2 <__aeabi_fsub+0x222>
 80007f0:	0013      	movs	r3, r2
 80007f2:	e7b4      	b.n	800075e <__aeabi_fsub+0xde>
 80007f4:	22fe      	movs	r2, #254	@ 0xfe
 80007f6:	1c6b      	adds	r3, r5, #1
 80007f8:	421a      	tst	r2, r3
 80007fa:	d10d      	bne.n	8000818 <__aeabi_fsub+0x198>
 80007fc:	2d00      	cmp	r5, #0
 80007fe:	d060      	beq.n	80008c2 <__aeabi_fsub+0x242>
 8000800:	4663      	mov	r3, ip
 8000802:	2b00      	cmp	r3, #0
 8000804:	d000      	beq.n	8000808 <__aeabi_fsub+0x188>
 8000806:	e120      	b.n	8000a4a <__aeabi_fsub+0x3ca>
 8000808:	2900      	cmp	r1, #0
 800080a:	d000      	beq.n	800080e <__aeabi_fsub+0x18e>
 800080c:	e128      	b.n	8000a60 <__aeabi_fsub+0x3e0>
 800080e:	2280      	movs	r2, #128	@ 0x80
 8000810:	2400      	movs	r4, #0
 8000812:	20ff      	movs	r0, #255	@ 0xff
 8000814:	03d2      	lsls	r2, r2, #15
 8000816:	e78f      	b.n	8000738 <__aeabi_fsub+0xb8>
 8000818:	4663      	mov	r3, ip
 800081a:	1a5f      	subs	r7, r3, r1
 800081c:	017b      	lsls	r3, r7, #5
 800081e:	d500      	bpl.n	8000822 <__aeabi_fsub+0x1a2>
 8000820:	e0fe      	b.n	8000a20 <__aeabi_fsub+0x3a0>
 8000822:	2f00      	cmp	r7, #0
 8000824:	d000      	beq.n	8000828 <__aeabi_fsub+0x1a8>
 8000826:	e765      	b.n	80006f4 <__aeabi_fsub+0x74>
 8000828:	2400      	movs	r4, #0
 800082a:	2000      	movs	r0, #0
 800082c:	2200      	movs	r2, #0
 800082e:	e783      	b.n	8000738 <__aeabi_fsub+0xb8>
 8000830:	4663      	mov	r3, ip
 8000832:	1a59      	subs	r1, r3, r1
 8000834:	014b      	lsls	r3, r1, #5
 8000836:	d400      	bmi.n	800083a <__aeabi_fsub+0x1ba>
 8000838:	e119      	b.n	8000a6e <__aeabi_fsub+0x3ee>
 800083a:	018f      	lsls	r7, r1, #6
 800083c:	09bf      	lsrs	r7, r7, #6
 800083e:	0038      	movs	r0, r7
 8000840:	f002 f9ec 	bl	8002c1c <__clzsi2>
 8000844:	003b      	movs	r3, r7
 8000846:	3805      	subs	r0, #5
 8000848:	4083      	lsls	r3, r0
 800084a:	2501      	movs	r5, #1
 800084c:	2220      	movs	r2, #32
 800084e:	1b40      	subs	r0, r0, r5
 8000850:	3001      	adds	r0, #1
 8000852:	1a12      	subs	r2, r2, r0
 8000854:	0019      	movs	r1, r3
 8000856:	4093      	lsls	r3, r2
 8000858:	40c1      	lsrs	r1, r0
 800085a:	1e5a      	subs	r2, r3, #1
 800085c:	4193      	sbcs	r3, r2
 800085e:	4319      	orrs	r1, r3
 8000860:	468c      	mov	ip, r1
 8000862:	1e0b      	subs	r3, r1, #0
 8000864:	d0e1      	beq.n	800082a <__aeabi_fsub+0x1aa>
 8000866:	075b      	lsls	r3, r3, #29
 8000868:	d100      	bne.n	800086c <__aeabi_fsub+0x1ec>
 800086a:	e152      	b.n	8000b12 <__aeabi_fsub+0x492>
 800086c:	230f      	movs	r3, #15
 800086e:	2500      	movs	r5, #0
 8000870:	400b      	ands	r3, r1
 8000872:	2b04      	cmp	r3, #4
 8000874:	d000      	beq.n	8000878 <__aeabi_fsub+0x1f8>
 8000876:	e752      	b.n	800071e <__aeabi_fsub+0x9e>
 8000878:	2001      	movs	r0, #1
 800087a:	014a      	lsls	r2, r1, #5
 800087c:	d400      	bmi.n	8000880 <__aeabi_fsub+0x200>
 800087e:	e092      	b.n	80009a6 <__aeabi_fsub+0x326>
 8000880:	b2c0      	uxtb	r0, r0
 8000882:	4663      	mov	r3, ip
 8000884:	019a      	lsls	r2, r3, #6
 8000886:	0a52      	lsrs	r2, r2, #9
 8000888:	e756      	b.n	8000738 <__aeabi_fsub+0xb8>
 800088a:	4663      	mov	r3, ip
 800088c:	075b      	lsls	r3, r3, #29
 800088e:	d005      	beq.n	800089c <__aeabi_fsub+0x21c>
 8000890:	230f      	movs	r3, #15
 8000892:	4662      	mov	r2, ip
 8000894:	4013      	ands	r3, r2
 8000896:	2b04      	cmp	r3, #4
 8000898:	d000      	beq.n	800089c <__aeabi_fsub+0x21c>
 800089a:	e740      	b.n	800071e <__aeabi_fsub+0x9e>
 800089c:	002b      	movs	r3, r5
 800089e:	e765      	b.n	800076c <__aeabi_fsub+0xec>
 80008a0:	0007      	movs	r7, r0
 80008a2:	2f00      	cmp	r7, #0
 80008a4:	d100      	bne.n	80008a8 <__aeabi_fsub+0x228>
 80008a6:	e745      	b.n	8000734 <__aeabi_fsub+0xb4>
 80008a8:	2280      	movs	r2, #128	@ 0x80
 80008aa:	03d2      	lsls	r2, r2, #15
 80008ac:	433a      	orrs	r2, r7
 80008ae:	0252      	lsls	r2, r2, #9
 80008b0:	20ff      	movs	r0, #255	@ 0xff
 80008b2:	0a52      	lsrs	r2, r2, #9
 80008b4:	e740      	b.n	8000738 <__aeabi_fsub+0xb8>
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d179      	bne.n	80009ae <__aeabi_fsub+0x32e>
 80008ba:	22fe      	movs	r2, #254	@ 0xfe
 80008bc:	1c6b      	adds	r3, r5, #1
 80008be:	421a      	tst	r2, r3
 80008c0:	d1aa      	bne.n	8000818 <__aeabi_fsub+0x198>
 80008c2:	4663      	mov	r3, ip
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d100      	bne.n	80008ca <__aeabi_fsub+0x24a>
 80008c8:	e0f5      	b.n	8000ab6 <__aeabi_fsub+0x436>
 80008ca:	2900      	cmp	r1, #0
 80008cc:	d100      	bne.n	80008d0 <__aeabi_fsub+0x250>
 80008ce:	e0d1      	b.n	8000a74 <__aeabi_fsub+0x3f4>
 80008d0:	1a5f      	subs	r7, r3, r1
 80008d2:	2380      	movs	r3, #128	@ 0x80
 80008d4:	04db      	lsls	r3, r3, #19
 80008d6:	421f      	tst	r7, r3
 80008d8:	d100      	bne.n	80008dc <__aeabi_fsub+0x25c>
 80008da:	e10e      	b.n	8000afa <__aeabi_fsub+0x47a>
 80008dc:	4662      	mov	r2, ip
 80008de:	2401      	movs	r4, #1
 80008e0:	1a8a      	subs	r2, r1, r2
 80008e2:	4694      	mov	ip, r2
 80008e4:	2000      	movs	r0, #0
 80008e6:	4034      	ands	r4, r6
 80008e8:	2a00      	cmp	r2, #0
 80008ea:	d100      	bne.n	80008ee <__aeabi_fsub+0x26e>
 80008ec:	e724      	b.n	8000738 <__aeabi_fsub+0xb8>
 80008ee:	2001      	movs	r0, #1
 80008f0:	421a      	tst	r2, r3
 80008f2:	d1c6      	bne.n	8000882 <__aeabi_fsub+0x202>
 80008f4:	2300      	movs	r3, #0
 80008f6:	08d7      	lsrs	r7, r2, #3
 80008f8:	e73d      	b.n	8000776 <__aeabi_fsub+0xf6>
 80008fa:	2b00      	cmp	r3, #0
 80008fc:	d017      	beq.n	800092e <__aeabi_fsub+0x2ae>
 80008fe:	2d00      	cmp	r5, #0
 8000900:	d000      	beq.n	8000904 <__aeabi_fsub+0x284>
 8000902:	e0af      	b.n	8000a64 <__aeabi_fsub+0x3e4>
 8000904:	23ff      	movs	r3, #255	@ 0xff
 8000906:	4665      	mov	r5, ip
 8000908:	2d00      	cmp	r5, #0
 800090a:	d100      	bne.n	800090e <__aeabi_fsub+0x28e>
 800090c:	e0ad      	b.n	8000a6a <__aeabi_fsub+0x3ea>
 800090e:	1e5e      	subs	r6, r3, #1
 8000910:	2b01      	cmp	r3, #1
 8000912:	d100      	bne.n	8000916 <__aeabi_fsub+0x296>
 8000914:	e089      	b.n	8000a2a <__aeabi_fsub+0x3aa>
 8000916:	2bff      	cmp	r3, #255	@ 0xff
 8000918:	d0c2      	beq.n	80008a0 <__aeabi_fsub+0x220>
 800091a:	2e1b      	cmp	r6, #27
 800091c:	dc00      	bgt.n	8000920 <__aeabi_fsub+0x2a0>
 800091e:	e0ab      	b.n	8000a78 <__aeabi_fsub+0x3f8>
 8000920:	1d4b      	adds	r3, r1, #5
 8000922:	469c      	mov	ip, r3
 8000924:	0013      	movs	r3, r2
 8000926:	e721      	b.n	800076c <__aeabi_fsub+0xec>
 8000928:	464b      	mov	r3, r9
 800092a:	2b00      	cmp	r3, #0
 800092c:	d170      	bne.n	8000a10 <__aeabi_fsub+0x390>
 800092e:	22fe      	movs	r2, #254	@ 0xfe
 8000930:	1c6b      	adds	r3, r5, #1
 8000932:	421a      	tst	r2, r3
 8000934:	d15e      	bne.n	80009f4 <__aeabi_fsub+0x374>
 8000936:	2d00      	cmp	r5, #0
 8000938:	d000      	beq.n	800093c <__aeabi_fsub+0x2bc>
 800093a:	e0c3      	b.n	8000ac4 <__aeabi_fsub+0x444>
 800093c:	4663      	mov	r3, ip
 800093e:	2b00      	cmp	r3, #0
 8000940:	d100      	bne.n	8000944 <__aeabi_fsub+0x2c4>
 8000942:	e0d0      	b.n	8000ae6 <__aeabi_fsub+0x466>
 8000944:	2900      	cmp	r1, #0
 8000946:	d100      	bne.n	800094a <__aeabi_fsub+0x2ca>
 8000948:	e094      	b.n	8000a74 <__aeabi_fsub+0x3f4>
 800094a:	000a      	movs	r2, r1
 800094c:	4462      	add	r2, ip
 800094e:	0153      	lsls	r3, r2, #5
 8000950:	d400      	bmi.n	8000954 <__aeabi_fsub+0x2d4>
 8000952:	e0d8      	b.n	8000b06 <__aeabi_fsub+0x486>
 8000954:	0192      	lsls	r2, r2, #6
 8000956:	2001      	movs	r0, #1
 8000958:	0a52      	lsrs	r2, r2, #9
 800095a:	e6ed      	b.n	8000738 <__aeabi_fsub+0xb8>
 800095c:	0008      	movs	r0, r1
 800095e:	2220      	movs	r2, #32
 8000960:	40d8      	lsrs	r0, r3
 8000962:	1ad3      	subs	r3, r2, r3
 8000964:	4099      	lsls	r1, r3
 8000966:	000b      	movs	r3, r1
 8000968:	1e5a      	subs	r2, r3, #1
 800096a:	4193      	sbcs	r3, r2
 800096c:	4303      	orrs	r3, r0
 800096e:	449c      	add	ip, r3
 8000970:	4663      	mov	r3, ip
 8000972:	015b      	lsls	r3, r3, #5
 8000974:	d589      	bpl.n	800088a <__aeabi_fsub+0x20a>
 8000976:	3501      	adds	r5, #1
 8000978:	2dff      	cmp	r5, #255	@ 0xff
 800097a:	d100      	bne.n	800097e <__aeabi_fsub+0x2fe>
 800097c:	e6da      	b.n	8000734 <__aeabi_fsub+0xb4>
 800097e:	4662      	mov	r2, ip
 8000980:	2301      	movs	r3, #1
 8000982:	4919      	ldr	r1, [pc, #100]	@ (80009e8 <__aeabi_fsub+0x368>)
 8000984:	4013      	ands	r3, r2
 8000986:	0852      	lsrs	r2, r2, #1
 8000988:	400a      	ands	r2, r1
 800098a:	431a      	orrs	r2, r3
 800098c:	0013      	movs	r3, r2
 800098e:	4694      	mov	ip, r2
 8000990:	075b      	lsls	r3, r3, #29
 8000992:	d004      	beq.n	800099e <__aeabi_fsub+0x31e>
 8000994:	230f      	movs	r3, #15
 8000996:	4013      	ands	r3, r2
 8000998:	2b04      	cmp	r3, #4
 800099a:	d000      	beq.n	800099e <__aeabi_fsub+0x31e>
 800099c:	e6bf      	b.n	800071e <__aeabi_fsub+0x9e>
 800099e:	4663      	mov	r3, ip
 80009a0:	015b      	lsls	r3, r3, #5
 80009a2:	d500      	bpl.n	80009a6 <__aeabi_fsub+0x326>
 80009a4:	e6c2      	b.n	800072c <__aeabi_fsub+0xac>
 80009a6:	4663      	mov	r3, ip
 80009a8:	08df      	lsrs	r7, r3, #3
 80009aa:	002b      	movs	r3, r5
 80009ac:	e6e3      	b.n	8000776 <__aeabi_fsub+0xf6>
 80009ae:	1b53      	subs	r3, r2, r5
 80009b0:	2d00      	cmp	r5, #0
 80009b2:	d100      	bne.n	80009b6 <__aeabi_fsub+0x336>
 80009b4:	e6f4      	b.n	80007a0 <__aeabi_fsub+0x120>
 80009b6:	2080      	movs	r0, #128	@ 0x80
 80009b8:	4664      	mov	r4, ip
 80009ba:	04c0      	lsls	r0, r0, #19
 80009bc:	4304      	orrs	r4, r0
 80009be:	46a4      	mov	ip, r4
 80009c0:	0034      	movs	r4, r6
 80009c2:	2001      	movs	r0, #1
 80009c4:	2b1b      	cmp	r3, #27
 80009c6:	dc09      	bgt.n	80009dc <__aeabi_fsub+0x35c>
 80009c8:	2520      	movs	r5, #32
 80009ca:	4660      	mov	r0, ip
 80009cc:	40d8      	lsrs	r0, r3
 80009ce:	1aeb      	subs	r3, r5, r3
 80009d0:	4665      	mov	r5, ip
 80009d2:	409d      	lsls	r5, r3
 80009d4:	002b      	movs	r3, r5
 80009d6:	1e5d      	subs	r5, r3, #1
 80009d8:	41ab      	sbcs	r3, r5
 80009da:	4318      	orrs	r0, r3
 80009dc:	1a0b      	subs	r3, r1, r0
 80009de:	469c      	mov	ip, r3
 80009e0:	0015      	movs	r5, r2
 80009e2:	e680      	b.n	80006e6 <__aeabi_fsub+0x66>
 80009e4:	fbffffff 	.word	0xfbffffff
 80009e8:	7dffffff 	.word	0x7dffffff
 80009ec:	22fe      	movs	r2, #254	@ 0xfe
 80009ee:	1c6b      	adds	r3, r5, #1
 80009f0:	4213      	tst	r3, r2
 80009f2:	d0a3      	beq.n	800093c <__aeabi_fsub+0x2bc>
 80009f4:	2bff      	cmp	r3, #255	@ 0xff
 80009f6:	d100      	bne.n	80009fa <__aeabi_fsub+0x37a>
 80009f8:	e69c      	b.n	8000734 <__aeabi_fsub+0xb4>
 80009fa:	4461      	add	r1, ip
 80009fc:	0849      	lsrs	r1, r1, #1
 80009fe:	074a      	lsls	r2, r1, #29
 8000a00:	d049      	beq.n	8000a96 <__aeabi_fsub+0x416>
 8000a02:	220f      	movs	r2, #15
 8000a04:	400a      	ands	r2, r1
 8000a06:	2a04      	cmp	r2, #4
 8000a08:	d045      	beq.n	8000a96 <__aeabi_fsub+0x416>
 8000a0a:	1d0a      	adds	r2, r1, #4
 8000a0c:	4694      	mov	ip, r2
 8000a0e:	e6ad      	b.n	800076c <__aeabi_fsub+0xec>
 8000a10:	2d00      	cmp	r5, #0
 8000a12:	d100      	bne.n	8000a16 <__aeabi_fsub+0x396>
 8000a14:	e776      	b.n	8000904 <__aeabi_fsub+0x284>
 8000a16:	e68d      	b.n	8000734 <__aeabi_fsub+0xb4>
 8000a18:	0034      	movs	r4, r6
 8000a1a:	20ff      	movs	r0, #255	@ 0xff
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	e68b      	b.n	8000738 <__aeabi_fsub+0xb8>
 8000a20:	4663      	mov	r3, ip
 8000a22:	2401      	movs	r4, #1
 8000a24:	1acf      	subs	r7, r1, r3
 8000a26:	4034      	ands	r4, r6
 8000a28:	e664      	b.n	80006f4 <__aeabi_fsub+0x74>
 8000a2a:	4461      	add	r1, ip
 8000a2c:	014b      	lsls	r3, r1, #5
 8000a2e:	d56d      	bpl.n	8000b0c <__aeabi_fsub+0x48c>
 8000a30:	0848      	lsrs	r0, r1, #1
 8000a32:	4944      	ldr	r1, [pc, #272]	@ (8000b44 <__aeabi_fsub+0x4c4>)
 8000a34:	4001      	ands	r1, r0
 8000a36:	0743      	lsls	r3, r0, #29
 8000a38:	d02c      	beq.n	8000a94 <__aeabi_fsub+0x414>
 8000a3a:	230f      	movs	r3, #15
 8000a3c:	4003      	ands	r3, r0
 8000a3e:	2b04      	cmp	r3, #4
 8000a40:	d028      	beq.n	8000a94 <__aeabi_fsub+0x414>
 8000a42:	1d0b      	adds	r3, r1, #4
 8000a44:	469c      	mov	ip, r3
 8000a46:	2302      	movs	r3, #2
 8000a48:	e690      	b.n	800076c <__aeabi_fsub+0xec>
 8000a4a:	2900      	cmp	r1, #0
 8000a4c:	d100      	bne.n	8000a50 <__aeabi_fsub+0x3d0>
 8000a4e:	e72b      	b.n	80008a8 <__aeabi_fsub+0x228>
 8000a50:	2380      	movs	r3, #128	@ 0x80
 8000a52:	03db      	lsls	r3, r3, #15
 8000a54:	429f      	cmp	r7, r3
 8000a56:	d200      	bcs.n	8000a5a <__aeabi_fsub+0x3da>
 8000a58:	e726      	b.n	80008a8 <__aeabi_fsub+0x228>
 8000a5a:	4298      	cmp	r0, r3
 8000a5c:	d300      	bcc.n	8000a60 <__aeabi_fsub+0x3e0>
 8000a5e:	e723      	b.n	80008a8 <__aeabi_fsub+0x228>
 8000a60:	2401      	movs	r4, #1
 8000a62:	4034      	ands	r4, r6
 8000a64:	0007      	movs	r7, r0
 8000a66:	e71f      	b.n	80008a8 <__aeabi_fsub+0x228>
 8000a68:	0034      	movs	r4, r6
 8000a6a:	468c      	mov	ip, r1
 8000a6c:	e67e      	b.n	800076c <__aeabi_fsub+0xec>
 8000a6e:	2301      	movs	r3, #1
 8000a70:	08cf      	lsrs	r7, r1, #3
 8000a72:	e680      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000a74:	2300      	movs	r3, #0
 8000a76:	e67e      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000a78:	2020      	movs	r0, #32
 8000a7a:	4665      	mov	r5, ip
 8000a7c:	1b80      	subs	r0, r0, r6
 8000a7e:	4085      	lsls	r5, r0
 8000a80:	4663      	mov	r3, ip
 8000a82:	0028      	movs	r0, r5
 8000a84:	40f3      	lsrs	r3, r6
 8000a86:	1e45      	subs	r5, r0, #1
 8000a88:	41a8      	sbcs	r0, r5
 8000a8a:	4303      	orrs	r3, r0
 8000a8c:	469c      	mov	ip, r3
 8000a8e:	0015      	movs	r5, r2
 8000a90:	448c      	add	ip, r1
 8000a92:	e76d      	b.n	8000970 <__aeabi_fsub+0x2f0>
 8000a94:	2302      	movs	r3, #2
 8000a96:	08cf      	lsrs	r7, r1, #3
 8000a98:	e66d      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000a9a:	1b0f      	subs	r7, r1, r4
 8000a9c:	017b      	lsls	r3, r7, #5
 8000a9e:	d528      	bpl.n	8000af2 <__aeabi_fsub+0x472>
 8000aa0:	01bf      	lsls	r7, r7, #6
 8000aa2:	09bf      	lsrs	r7, r7, #6
 8000aa4:	0038      	movs	r0, r7
 8000aa6:	f002 f8b9 	bl	8002c1c <__clzsi2>
 8000aaa:	003b      	movs	r3, r7
 8000aac:	3805      	subs	r0, #5
 8000aae:	4083      	lsls	r3, r0
 8000ab0:	0034      	movs	r4, r6
 8000ab2:	2501      	movs	r5, #1
 8000ab4:	e6ca      	b.n	800084c <__aeabi_fsub+0x1cc>
 8000ab6:	2900      	cmp	r1, #0
 8000ab8:	d100      	bne.n	8000abc <__aeabi_fsub+0x43c>
 8000aba:	e6b5      	b.n	8000828 <__aeabi_fsub+0x1a8>
 8000abc:	2401      	movs	r4, #1
 8000abe:	0007      	movs	r7, r0
 8000ac0:	4034      	ands	r4, r6
 8000ac2:	e658      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000ac4:	4663      	mov	r3, ip
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d100      	bne.n	8000acc <__aeabi_fsub+0x44c>
 8000aca:	e6e9      	b.n	80008a0 <__aeabi_fsub+0x220>
 8000acc:	2900      	cmp	r1, #0
 8000ace:	d100      	bne.n	8000ad2 <__aeabi_fsub+0x452>
 8000ad0:	e6ea      	b.n	80008a8 <__aeabi_fsub+0x228>
 8000ad2:	2380      	movs	r3, #128	@ 0x80
 8000ad4:	03db      	lsls	r3, r3, #15
 8000ad6:	429f      	cmp	r7, r3
 8000ad8:	d200      	bcs.n	8000adc <__aeabi_fsub+0x45c>
 8000ada:	e6e5      	b.n	80008a8 <__aeabi_fsub+0x228>
 8000adc:	4298      	cmp	r0, r3
 8000ade:	d300      	bcc.n	8000ae2 <__aeabi_fsub+0x462>
 8000ae0:	e6e2      	b.n	80008a8 <__aeabi_fsub+0x228>
 8000ae2:	0007      	movs	r7, r0
 8000ae4:	e6e0      	b.n	80008a8 <__aeabi_fsub+0x228>
 8000ae6:	2900      	cmp	r1, #0
 8000ae8:	d100      	bne.n	8000aec <__aeabi_fsub+0x46c>
 8000aea:	e69e      	b.n	800082a <__aeabi_fsub+0x1aa>
 8000aec:	2300      	movs	r3, #0
 8000aee:	08cf      	lsrs	r7, r1, #3
 8000af0:	e641      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000af2:	0034      	movs	r4, r6
 8000af4:	2301      	movs	r3, #1
 8000af6:	08ff      	lsrs	r7, r7, #3
 8000af8:	e63d      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000afa:	2f00      	cmp	r7, #0
 8000afc:	d100      	bne.n	8000b00 <__aeabi_fsub+0x480>
 8000afe:	e693      	b.n	8000828 <__aeabi_fsub+0x1a8>
 8000b00:	2300      	movs	r3, #0
 8000b02:	08ff      	lsrs	r7, r7, #3
 8000b04:	e637      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000b06:	2300      	movs	r3, #0
 8000b08:	08d7      	lsrs	r7, r2, #3
 8000b0a:	e634      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	08cf      	lsrs	r7, r1, #3
 8000b10:	e631      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000b12:	2280      	movs	r2, #128	@ 0x80
 8000b14:	000b      	movs	r3, r1
 8000b16:	04d2      	lsls	r2, r2, #19
 8000b18:	2001      	movs	r0, #1
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	4211      	tst	r1, r2
 8000b1e:	d000      	beq.n	8000b22 <__aeabi_fsub+0x4a2>
 8000b20:	e6ae      	b.n	8000880 <__aeabi_fsub+0x200>
 8000b22:	08cf      	lsrs	r7, r1, #3
 8000b24:	e627      	b.n	8000776 <__aeabi_fsub+0xf6>
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d100      	bne.n	8000b2c <__aeabi_fsub+0x4ac>
 8000b2a:	e75f      	b.n	80009ec <__aeabi_fsub+0x36c>
 8000b2c:	1b56      	subs	r6, r2, r5
 8000b2e:	2d00      	cmp	r5, #0
 8000b30:	d101      	bne.n	8000b36 <__aeabi_fsub+0x4b6>
 8000b32:	0033      	movs	r3, r6
 8000b34:	e6e7      	b.n	8000906 <__aeabi_fsub+0x286>
 8000b36:	2380      	movs	r3, #128	@ 0x80
 8000b38:	4660      	mov	r0, ip
 8000b3a:	04db      	lsls	r3, r3, #19
 8000b3c:	4318      	orrs	r0, r3
 8000b3e:	4684      	mov	ip, r0
 8000b40:	e6eb      	b.n	800091a <__aeabi_fsub+0x29a>
 8000b42:	46c0      	nop			@ (mov r8, r8)
 8000b44:	7dffffff 	.word	0x7dffffff

08000b48 <__aeabi_dadd>:
 8000b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b4a:	464f      	mov	r7, r9
 8000b4c:	4646      	mov	r6, r8
 8000b4e:	46d6      	mov	lr, sl
 8000b50:	b5c0      	push	{r6, r7, lr}
 8000b52:	b082      	sub	sp, #8
 8000b54:	9000      	str	r0, [sp, #0]
 8000b56:	9101      	str	r1, [sp, #4]
 8000b58:	030e      	lsls	r6, r1, #12
 8000b5a:	004c      	lsls	r4, r1, #1
 8000b5c:	0fcd      	lsrs	r5, r1, #31
 8000b5e:	0a71      	lsrs	r1, r6, #9
 8000b60:	9e00      	ldr	r6, [sp, #0]
 8000b62:	005f      	lsls	r7, r3, #1
 8000b64:	0f76      	lsrs	r6, r6, #29
 8000b66:	430e      	orrs	r6, r1
 8000b68:	9900      	ldr	r1, [sp, #0]
 8000b6a:	9200      	str	r2, [sp, #0]
 8000b6c:	9301      	str	r3, [sp, #4]
 8000b6e:	00c9      	lsls	r1, r1, #3
 8000b70:	4689      	mov	r9, r1
 8000b72:	0319      	lsls	r1, r3, #12
 8000b74:	0d7b      	lsrs	r3, r7, #21
 8000b76:	4698      	mov	r8, r3
 8000b78:	9b01      	ldr	r3, [sp, #4]
 8000b7a:	0a49      	lsrs	r1, r1, #9
 8000b7c:	0fdb      	lsrs	r3, r3, #31
 8000b7e:	469c      	mov	ip, r3
 8000b80:	9b00      	ldr	r3, [sp, #0]
 8000b82:	9a00      	ldr	r2, [sp, #0]
 8000b84:	0f5b      	lsrs	r3, r3, #29
 8000b86:	430b      	orrs	r3, r1
 8000b88:	4641      	mov	r1, r8
 8000b8a:	0d64      	lsrs	r4, r4, #21
 8000b8c:	00d2      	lsls	r2, r2, #3
 8000b8e:	1a61      	subs	r1, r4, r1
 8000b90:	4565      	cmp	r5, ip
 8000b92:	d100      	bne.n	8000b96 <__aeabi_dadd+0x4e>
 8000b94:	e0a6      	b.n	8000ce4 <__aeabi_dadd+0x19c>
 8000b96:	2900      	cmp	r1, #0
 8000b98:	dd72      	ble.n	8000c80 <__aeabi_dadd+0x138>
 8000b9a:	4647      	mov	r7, r8
 8000b9c:	2f00      	cmp	r7, #0
 8000b9e:	d100      	bne.n	8000ba2 <__aeabi_dadd+0x5a>
 8000ba0:	e0dd      	b.n	8000d5e <__aeabi_dadd+0x216>
 8000ba2:	4fcc      	ldr	r7, [pc, #816]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000ba4:	42bc      	cmp	r4, r7
 8000ba6:	d100      	bne.n	8000baa <__aeabi_dadd+0x62>
 8000ba8:	e19a      	b.n	8000ee0 <__aeabi_dadd+0x398>
 8000baa:	2701      	movs	r7, #1
 8000bac:	2938      	cmp	r1, #56	@ 0x38
 8000bae:	dc17      	bgt.n	8000be0 <__aeabi_dadd+0x98>
 8000bb0:	2780      	movs	r7, #128	@ 0x80
 8000bb2:	043f      	lsls	r7, r7, #16
 8000bb4:	433b      	orrs	r3, r7
 8000bb6:	291f      	cmp	r1, #31
 8000bb8:	dd00      	ble.n	8000bbc <__aeabi_dadd+0x74>
 8000bba:	e1dd      	b.n	8000f78 <__aeabi_dadd+0x430>
 8000bbc:	2720      	movs	r7, #32
 8000bbe:	1a78      	subs	r0, r7, r1
 8000bc0:	001f      	movs	r7, r3
 8000bc2:	4087      	lsls	r7, r0
 8000bc4:	46ba      	mov	sl, r7
 8000bc6:	0017      	movs	r7, r2
 8000bc8:	40cf      	lsrs	r7, r1
 8000bca:	4684      	mov	ip, r0
 8000bcc:	0038      	movs	r0, r7
 8000bce:	4657      	mov	r7, sl
 8000bd0:	4307      	orrs	r7, r0
 8000bd2:	4660      	mov	r0, ip
 8000bd4:	4082      	lsls	r2, r0
 8000bd6:	40cb      	lsrs	r3, r1
 8000bd8:	1e50      	subs	r0, r2, #1
 8000bda:	4182      	sbcs	r2, r0
 8000bdc:	1af6      	subs	r6, r6, r3
 8000bde:	4317      	orrs	r7, r2
 8000be0:	464b      	mov	r3, r9
 8000be2:	1bdf      	subs	r7, r3, r7
 8000be4:	45b9      	cmp	r9, r7
 8000be6:	4180      	sbcs	r0, r0
 8000be8:	4240      	negs	r0, r0
 8000bea:	1a36      	subs	r6, r6, r0
 8000bec:	0233      	lsls	r3, r6, #8
 8000bee:	d400      	bmi.n	8000bf2 <__aeabi_dadd+0xaa>
 8000bf0:	e0ff      	b.n	8000df2 <__aeabi_dadd+0x2aa>
 8000bf2:	0276      	lsls	r6, r6, #9
 8000bf4:	0a76      	lsrs	r6, r6, #9
 8000bf6:	2e00      	cmp	r6, #0
 8000bf8:	d100      	bne.n	8000bfc <__aeabi_dadd+0xb4>
 8000bfa:	e13c      	b.n	8000e76 <__aeabi_dadd+0x32e>
 8000bfc:	0030      	movs	r0, r6
 8000bfe:	f002 f80d 	bl	8002c1c <__clzsi2>
 8000c02:	0003      	movs	r3, r0
 8000c04:	3b08      	subs	r3, #8
 8000c06:	2120      	movs	r1, #32
 8000c08:	0038      	movs	r0, r7
 8000c0a:	1aca      	subs	r2, r1, r3
 8000c0c:	40d0      	lsrs	r0, r2
 8000c0e:	409e      	lsls	r6, r3
 8000c10:	0002      	movs	r2, r0
 8000c12:	409f      	lsls	r7, r3
 8000c14:	4332      	orrs	r2, r6
 8000c16:	429c      	cmp	r4, r3
 8000c18:	dd00      	ble.n	8000c1c <__aeabi_dadd+0xd4>
 8000c1a:	e1a6      	b.n	8000f6a <__aeabi_dadd+0x422>
 8000c1c:	1b18      	subs	r0, r3, r4
 8000c1e:	3001      	adds	r0, #1
 8000c20:	1a09      	subs	r1, r1, r0
 8000c22:	003e      	movs	r6, r7
 8000c24:	408f      	lsls	r7, r1
 8000c26:	40c6      	lsrs	r6, r0
 8000c28:	1e7b      	subs	r3, r7, #1
 8000c2a:	419f      	sbcs	r7, r3
 8000c2c:	0013      	movs	r3, r2
 8000c2e:	408b      	lsls	r3, r1
 8000c30:	4337      	orrs	r7, r6
 8000c32:	431f      	orrs	r7, r3
 8000c34:	40c2      	lsrs	r2, r0
 8000c36:	003b      	movs	r3, r7
 8000c38:	0016      	movs	r6, r2
 8000c3a:	2400      	movs	r4, #0
 8000c3c:	4313      	orrs	r3, r2
 8000c3e:	d100      	bne.n	8000c42 <__aeabi_dadd+0xfa>
 8000c40:	e1df      	b.n	8001002 <__aeabi_dadd+0x4ba>
 8000c42:	077b      	lsls	r3, r7, #29
 8000c44:	d100      	bne.n	8000c48 <__aeabi_dadd+0x100>
 8000c46:	e332      	b.n	80012ae <__aeabi_dadd+0x766>
 8000c48:	230f      	movs	r3, #15
 8000c4a:	003a      	movs	r2, r7
 8000c4c:	403b      	ands	r3, r7
 8000c4e:	2b04      	cmp	r3, #4
 8000c50:	d004      	beq.n	8000c5c <__aeabi_dadd+0x114>
 8000c52:	1d3a      	adds	r2, r7, #4
 8000c54:	42ba      	cmp	r2, r7
 8000c56:	41bf      	sbcs	r7, r7
 8000c58:	427f      	negs	r7, r7
 8000c5a:	19f6      	adds	r6, r6, r7
 8000c5c:	0233      	lsls	r3, r6, #8
 8000c5e:	d400      	bmi.n	8000c62 <__aeabi_dadd+0x11a>
 8000c60:	e323      	b.n	80012aa <__aeabi_dadd+0x762>
 8000c62:	4b9c      	ldr	r3, [pc, #624]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000c64:	3401      	adds	r4, #1
 8000c66:	429c      	cmp	r4, r3
 8000c68:	d100      	bne.n	8000c6c <__aeabi_dadd+0x124>
 8000c6a:	e0b4      	b.n	8000dd6 <__aeabi_dadd+0x28e>
 8000c6c:	4b9a      	ldr	r3, [pc, #616]	@ (8000ed8 <__aeabi_dadd+0x390>)
 8000c6e:	0564      	lsls	r4, r4, #21
 8000c70:	401e      	ands	r6, r3
 8000c72:	0d64      	lsrs	r4, r4, #21
 8000c74:	0777      	lsls	r7, r6, #29
 8000c76:	08d2      	lsrs	r2, r2, #3
 8000c78:	0276      	lsls	r6, r6, #9
 8000c7a:	4317      	orrs	r7, r2
 8000c7c:	0b36      	lsrs	r6, r6, #12
 8000c7e:	e0ac      	b.n	8000dda <__aeabi_dadd+0x292>
 8000c80:	2900      	cmp	r1, #0
 8000c82:	d100      	bne.n	8000c86 <__aeabi_dadd+0x13e>
 8000c84:	e07e      	b.n	8000d84 <__aeabi_dadd+0x23c>
 8000c86:	4641      	mov	r1, r8
 8000c88:	1b09      	subs	r1, r1, r4
 8000c8a:	2c00      	cmp	r4, #0
 8000c8c:	d000      	beq.n	8000c90 <__aeabi_dadd+0x148>
 8000c8e:	e160      	b.n	8000f52 <__aeabi_dadd+0x40a>
 8000c90:	0034      	movs	r4, r6
 8000c92:	4648      	mov	r0, r9
 8000c94:	4304      	orrs	r4, r0
 8000c96:	d100      	bne.n	8000c9a <__aeabi_dadd+0x152>
 8000c98:	e1c9      	b.n	800102e <__aeabi_dadd+0x4e6>
 8000c9a:	1e4c      	subs	r4, r1, #1
 8000c9c:	2901      	cmp	r1, #1
 8000c9e:	d100      	bne.n	8000ca2 <__aeabi_dadd+0x15a>
 8000ca0:	e22e      	b.n	8001100 <__aeabi_dadd+0x5b8>
 8000ca2:	4d8c      	ldr	r5, [pc, #560]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000ca4:	42a9      	cmp	r1, r5
 8000ca6:	d100      	bne.n	8000caa <__aeabi_dadd+0x162>
 8000ca8:	e224      	b.n	80010f4 <__aeabi_dadd+0x5ac>
 8000caa:	2701      	movs	r7, #1
 8000cac:	2c38      	cmp	r4, #56	@ 0x38
 8000cae:	dc11      	bgt.n	8000cd4 <__aeabi_dadd+0x18c>
 8000cb0:	0021      	movs	r1, r4
 8000cb2:	291f      	cmp	r1, #31
 8000cb4:	dd00      	ble.n	8000cb8 <__aeabi_dadd+0x170>
 8000cb6:	e20b      	b.n	80010d0 <__aeabi_dadd+0x588>
 8000cb8:	2420      	movs	r4, #32
 8000cba:	0037      	movs	r7, r6
 8000cbc:	4648      	mov	r0, r9
 8000cbe:	1a64      	subs	r4, r4, r1
 8000cc0:	40a7      	lsls	r7, r4
 8000cc2:	40c8      	lsrs	r0, r1
 8000cc4:	4307      	orrs	r7, r0
 8000cc6:	4648      	mov	r0, r9
 8000cc8:	40a0      	lsls	r0, r4
 8000cca:	40ce      	lsrs	r6, r1
 8000ccc:	1e44      	subs	r4, r0, #1
 8000cce:	41a0      	sbcs	r0, r4
 8000cd0:	1b9b      	subs	r3, r3, r6
 8000cd2:	4307      	orrs	r7, r0
 8000cd4:	1bd7      	subs	r7, r2, r7
 8000cd6:	42ba      	cmp	r2, r7
 8000cd8:	4192      	sbcs	r2, r2
 8000cda:	4252      	negs	r2, r2
 8000cdc:	4665      	mov	r5, ip
 8000cde:	4644      	mov	r4, r8
 8000ce0:	1a9e      	subs	r6, r3, r2
 8000ce2:	e783      	b.n	8000bec <__aeabi_dadd+0xa4>
 8000ce4:	2900      	cmp	r1, #0
 8000ce6:	dc00      	bgt.n	8000cea <__aeabi_dadd+0x1a2>
 8000ce8:	e09c      	b.n	8000e24 <__aeabi_dadd+0x2dc>
 8000cea:	4647      	mov	r7, r8
 8000cec:	2f00      	cmp	r7, #0
 8000cee:	d167      	bne.n	8000dc0 <__aeabi_dadd+0x278>
 8000cf0:	001f      	movs	r7, r3
 8000cf2:	4317      	orrs	r7, r2
 8000cf4:	d100      	bne.n	8000cf8 <__aeabi_dadd+0x1b0>
 8000cf6:	e0e4      	b.n	8000ec2 <__aeabi_dadd+0x37a>
 8000cf8:	1e48      	subs	r0, r1, #1
 8000cfa:	2901      	cmp	r1, #1
 8000cfc:	d100      	bne.n	8000d00 <__aeabi_dadd+0x1b8>
 8000cfe:	e19b      	b.n	8001038 <__aeabi_dadd+0x4f0>
 8000d00:	4f74      	ldr	r7, [pc, #464]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000d02:	42b9      	cmp	r1, r7
 8000d04:	d100      	bne.n	8000d08 <__aeabi_dadd+0x1c0>
 8000d06:	e0eb      	b.n	8000ee0 <__aeabi_dadd+0x398>
 8000d08:	2701      	movs	r7, #1
 8000d0a:	0001      	movs	r1, r0
 8000d0c:	2838      	cmp	r0, #56	@ 0x38
 8000d0e:	dc11      	bgt.n	8000d34 <__aeabi_dadd+0x1ec>
 8000d10:	291f      	cmp	r1, #31
 8000d12:	dd00      	ble.n	8000d16 <__aeabi_dadd+0x1ce>
 8000d14:	e1c7      	b.n	80010a6 <__aeabi_dadd+0x55e>
 8000d16:	2720      	movs	r7, #32
 8000d18:	1a78      	subs	r0, r7, r1
 8000d1a:	001f      	movs	r7, r3
 8000d1c:	4684      	mov	ip, r0
 8000d1e:	4087      	lsls	r7, r0
 8000d20:	0010      	movs	r0, r2
 8000d22:	40c8      	lsrs	r0, r1
 8000d24:	4307      	orrs	r7, r0
 8000d26:	4660      	mov	r0, ip
 8000d28:	4082      	lsls	r2, r0
 8000d2a:	40cb      	lsrs	r3, r1
 8000d2c:	1e50      	subs	r0, r2, #1
 8000d2e:	4182      	sbcs	r2, r0
 8000d30:	18f6      	adds	r6, r6, r3
 8000d32:	4317      	orrs	r7, r2
 8000d34:	444f      	add	r7, r9
 8000d36:	454f      	cmp	r7, r9
 8000d38:	4180      	sbcs	r0, r0
 8000d3a:	4240      	negs	r0, r0
 8000d3c:	1836      	adds	r6, r6, r0
 8000d3e:	0233      	lsls	r3, r6, #8
 8000d40:	d557      	bpl.n	8000df2 <__aeabi_dadd+0x2aa>
 8000d42:	4b64      	ldr	r3, [pc, #400]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000d44:	3401      	adds	r4, #1
 8000d46:	429c      	cmp	r4, r3
 8000d48:	d045      	beq.n	8000dd6 <__aeabi_dadd+0x28e>
 8000d4a:	2101      	movs	r1, #1
 8000d4c:	4b62      	ldr	r3, [pc, #392]	@ (8000ed8 <__aeabi_dadd+0x390>)
 8000d4e:	087a      	lsrs	r2, r7, #1
 8000d50:	401e      	ands	r6, r3
 8000d52:	4039      	ands	r1, r7
 8000d54:	430a      	orrs	r2, r1
 8000d56:	07f7      	lsls	r7, r6, #31
 8000d58:	4317      	orrs	r7, r2
 8000d5a:	0876      	lsrs	r6, r6, #1
 8000d5c:	e771      	b.n	8000c42 <__aeabi_dadd+0xfa>
 8000d5e:	001f      	movs	r7, r3
 8000d60:	4317      	orrs	r7, r2
 8000d62:	d100      	bne.n	8000d66 <__aeabi_dadd+0x21e>
 8000d64:	e0ad      	b.n	8000ec2 <__aeabi_dadd+0x37a>
 8000d66:	1e4f      	subs	r7, r1, #1
 8000d68:	46bc      	mov	ip, r7
 8000d6a:	2901      	cmp	r1, #1
 8000d6c:	d100      	bne.n	8000d70 <__aeabi_dadd+0x228>
 8000d6e:	e182      	b.n	8001076 <__aeabi_dadd+0x52e>
 8000d70:	4f58      	ldr	r7, [pc, #352]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000d72:	42b9      	cmp	r1, r7
 8000d74:	d100      	bne.n	8000d78 <__aeabi_dadd+0x230>
 8000d76:	e190      	b.n	800109a <__aeabi_dadd+0x552>
 8000d78:	4661      	mov	r1, ip
 8000d7a:	2701      	movs	r7, #1
 8000d7c:	2938      	cmp	r1, #56	@ 0x38
 8000d7e:	dd00      	ble.n	8000d82 <__aeabi_dadd+0x23a>
 8000d80:	e72e      	b.n	8000be0 <__aeabi_dadd+0x98>
 8000d82:	e718      	b.n	8000bb6 <__aeabi_dadd+0x6e>
 8000d84:	4f55      	ldr	r7, [pc, #340]	@ (8000edc <__aeabi_dadd+0x394>)
 8000d86:	1c61      	adds	r1, r4, #1
 8000d88:	4239      	tst	r1, r7
 8000d8a:	d000      	beq.n	8000d8e <__aeabi_dadd+0x246>
 8000d8c:	e0d0      	b.n	8000f30 <__aeabi_dadd+0x3e8>
 8000d8e:	0031      	movs	r1, r6
 8000d90:	4648      	mov	r0, r9
 8000d92:	001f      	movs	r7, r3
 8000d94:	4301      	orrs	r1, r0
 8000d96:	4317      	orrs	r7, r2
 8000d98:	2c00      	cmp	r4, #0
 8000d9a:	d000      	beq.n	8000d9e <__aeabi_dadd+0x256>
 8000d9c:	e13d      	b.n	800101a <__aeabi_dadd+0x4d2>
 8000d9e:	2900      	cmp	r1, #0
 8000da0:	d100      	bne.n	8000da4 <__aeabi_dadd+0x25c>
 8000da2:	e1bc      	b.n	800111e <__aeabi_dadd+0x5d6>
 8000da4:	2f00      	cmp	r7, #0
 8000da6:	d000      	beq.n	8000daa <__aeabi_dadd+0x262>
 8000da8:	e1bf      	b.n	800112a <__aeabi_dadd+0x5e2>
 8000daa:	464b      	mov	r3, r9
 8000dac:	2100      	movs	r1, #0
 8000dae:	08d8      	lsrs	r0, r3, #3
 8000db0:	0777      	lsls	r7, r6, #29
 8000db2:	4307      	orrs	r7, r0
 8000db4:	08f0      	lsrs	r0, r6, #3
 8000db6:	0306      	lsls	r6, r0, #12
 8000db8:	054c      	lsls	r4, r1, #21
 8000dba:	0b36      	lsrs	r6, r6, #12
 8000dbc:	0d64      	lsrs	r4, r4, #21
 8000dbe:	e00c      	b.n	8000dda <__aeabi_dadd+0x292>
 8000dc0:	4f44      	ldr	r7, [pc, #272]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000dc2:	42bc      	cmp	r4, r7
 8000dc4:	d100      	bne.n	8000dc8 <__aeabi_dadd+0x280>
 8000dc6:	e08b      	b.n	8000ee0 <__aeabi_dadd+0x398>
 8000dc8:	2701      	movs	r7, #1
 8000dca:	2938      	cmp	r1, #56	@ 0x38
 8000dcc:	dcb2      	bgt.n	8000d34 <__aeabi_dadd+0x1ec>
 8000dce:	2780      	movs	r7, #128	@ 0x80
 8000dd0:	043f      	lsls	r7, r7, #16
 8000dd2:	433b      	orrs	r3, r7
 8000dd4:	e79c      	b.n	8000d10 <__aeabi_dadd+0x1c8>
 8000dd6:	2600      	movs	r6, #0
 8000dd8:	2700      	movs	r7, #0
 8000dda:	0524      	lsls	r4, r4, #20
 8000ddc:	4334      	orrs	r4, r6
 8000dde:	07ed      	lsls	r5, r5, #31
 8000de0:	432c      	orrs	r4, r5
 8000de2:	0038      	movs	r0, r7
 8000de4:	0021      	movs	r1, r4
 8000de6:	b002      	add	sp, #8
 8000de8:	bce0      	pop	{r5, r6, r7}
 8000dea:	46ba      	mov	sl, r7
 8000dec:	46b1      	mov	r9, r6
 8000dee:	46a8      	mov	r8, r5
 8000df0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000df2:	077b      	lsls	r3, r7, #29
 8000df4:	d004      	beq.n	8000e00 <__aeabi_dadd+0x2b8>
 8000df6:	230f      	movs	r3, #15
 8000df8:	403b      	ands	r3, r7
 8000dfa:	2b04      	cmp	r3, #4
 8000dfc:	d000      	beq.n	8000e00 <__aeabi_dadd+0x2b8>
 8000dfe:	e728      	b.n	8000c52 <__aeabi_dadd+0x10a>
 8000e00:	08f8      	lsrs	r0, r7, #3
 8000e02:	4b34      	ldr	r3, [pc, #208]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000e04:	0777      	lsls	r7, r6, #29
 8000e06:	4307      	orrs	r7, r0
 8000e08:	08f0      	lsrs	r0, r6, #3
 8000e0a:	429c      	cmp	r4, r3
 8000e0c:	d000      	beq.n	8000e10 <__aeabi_dadd+0x2c8>
 8000e0e:	e24a      	b.n	80012a6 <__aeabi_dadd+0x75e>
 8000e10:	003b      	movs	r3, r7
 8000e12:	4303      	orrs	r3, r0
 8000e14:	d059      	beq.n	8000eca <__aeabi_dadd+0x382>
 8000e16:	2680      	movs	r6, #128	@ 0x80
 8000e18:	0336      	lsls	r6, r6, #12
 8000e1a:	4306      	orrs	r6, r0
 8000e1c:	0336      	lsls	r6, r6, #12
 8000e1e:	4c2d      	ldr	r4, [pc, #180]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000e20:	0b36      	lsrs	r6, r6, #12
 8000e22:	e7da      	b.n	8000dda <__aeabi_dadd+0x292>
 8000e24:	2900      	cmp	r1, #0
 8000e26:	d061      	beq.n	8000eec <__aeabi_dadd+0x3a4>
 8000e28:	4641      	mov	r1, r8
 8000e2a:	1b09      	subs	r1, r1, r4
 8000e2c:	2c00      	cmp	r4, #0
 8000e2e:	d100      	bne.n	8000e32 <__aeabi_dadd+0x2ea>
 8000e30:	e0b9      	b.n	8000fa6 <__aeabi_dadd+0x45e>
 8000e32:	4c28      	ldr	r4, [pc, #160]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000e34:	45a0      	cmp	r8, r4
 8000e36:	d100      	bne.n	8000e3a <__aeabi_dadd+0x2f2>
 8000e38:	e1a5      	b.n	8001186 <__aeabi_dadd+0x63e>
 8000e3a:	2701      	movs	r7, #1
 8000e3c:	2938      	cmp	r1, #56	@ 0x38
 8000e3e:	dc13      	bgt.n	8000e68 <__aeabi_dadd+0x320>
 8000e40:	2480      	movs	r4, #128	@ 0x80
 8000e42:	0424      	lsls	r4, r4, #16
 8000e44:	4326      	orrs	r6, r4
 8000e46:	291f      	cmp	r1, #31
 8000e48:	dd00      	ble.n	8000e4c <__aeabi_dadd+0x304>
 8000e4a:	e1c8      	b.n	80011de <__aeabi_dadd+0x696>
 8000e4c:	2420      	movs	r4, #32
 8000e4e:	0037      	movs	r7, r6
 8000e50:	4648      	mov	r0, r9
 8000e52:	1a64      	subs	r4, r4, r1
 8000e54:	40a7      	lsls	r7, r4
 8000e56:	40c8      	lsrs	r0, r1
 8000e58:	4307      	orrs	r7, r0
 8000e5a:	4648      	mov	r0, r9
 8000e5c:	40a0      	lsls	r0, r4
 8000e5e:	40ce      	lsrs	r6, r1
 8000e60:	1e44      	subs	r4, r0, #1
 8000e62:	41a0      	sbcs	r0, r4
 8000e64:	199b      	adds	r3, r3, r6
 8000e66:	4307      	orrs	r7, r0
 8000e68:	18bf      	adds	r7, r7, r2
 8000e6a:	4297      	cmp	r7, r2
 8000e6c:	4192      	sbcs	r2, r2
 8000e6e:	4252      	negs	r2, r2
 8000e70:	4644      	mov	r4, r8
 8000e72:	18d6      	adds	r6, r2, r3
 8000e74:	e763      	b.n	8000d3e <__aeabi_dadd+0x1f6>
 8000e76:	0038      	movs	r0, r7
 8000e78:	f001 fed0 	bl	8002c1c <__clzsi2>
 8000e7c:	0003      	movs	r3, r0
 8000e7e:	3318      	adds	r3, #24
 8000e80:	2b1f      	cmp	r3, #31
 8000e82:	dc00      	bgt.n	8000e86 <__aeabi_dadd+0x33e>
 8000e84:	e6bf      	b.n	8000c06 <__aeabi_dadd+0xbe>
 8000e86:	003a      	movs	r2, r7
 8000e88:	3808      	subs	r0, #8
 8000e8a:	4082      	lsls	r2, r0
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	dd00      	ble.n	8000e92 <__aeabi_dadd+0x34a>
 8000e90:	e083      	b.n	8000f9a <__aeabi_dadd+0x452>
 8000e92:	1b1b      	subs	r3, r3, r4
 8000e94:	1c58      	adds	r0, r3, #1
 8000e96:	281f      	cmp	r0, #31
 8000e98:	dc00      	bgt.n	8000e9c <__aeabi_dadd+0x354>
 8000e9a:	e1b4      	b.n	8001206 <__aeabi_dadd+0x6be>
 8000e9c:	0017      	movs	r7, r2
 8000e9e:	3b1f      	subs	r3, #31
 8000ea0:	40df      	lsrs	r7, r3
 8000ea2:	2820      	cmp	r0, #32
 8000ea4:	d005      	beq.n	8000eb2 <__aeabi_dadd+0x36a>
 8000ea6:	2340      	movs	r3, #64	@ 0x40
 8000ea8:	1a1b      	subs	r3, r3, r0
 8000eaa:	409a      	lsls	r2, r3
 8000eac:	1e53      	subs	r3, r2, #1
 8000eae:	419a      	sbcs	r2, r3
 8000eb0:	4317      	orrs	r7, r2
 8000eb2:	2400      	movs	r4, #0
 8000eb4:	2f00      	cmp	r7, #0
 8000eb6:	d00a      	beq.n	8000ece <__aeabi_dadd+0x386>
 8000eb8:	077b      	lsls	r3, r7, #29
 8000eba:	d000      	beq.n	8000ebe <__aeabi_dadd+0x376>
 8000ebc:	e6c4      	b.n	8000c48 <__aeabi_dadd+0x100>
 8000ebe:	0026      	movs	r6, r4
 8000ec0:	e79e      	b.n	8000e00 <__aeabi_dadd+0x2b8>
 8000ec2:	464b      	mov	r3, r9
 8000ec4:	000c      	movs	r4, r1
 8000ec6:	08d8      	lsrs	r0, r3, #3
 8000ec8:	e79b      	b.n	8000e02 <__aeabi_dadd+0x2ba>
 8000eca:	2700      	movs	r7, #0
 8000ecc:	4c01      	ldr	r4, [pc, #4]	@ (8000ed4 <__aeabi_dadd+0x38c>)
 8000ece:	2600      	movs	r6, #0
 8000ed0:	e783      	b.n	8000dda <__aeabi_dadd+0x292>
 8000ed2:	46c0      	nop			@ (mov r8, r8)
 8000ed4:	000007ff 	.word	0x000007ff
 8000ed8:	ff7fffff 	.word	0xff7fffff
 8000edc:	000007fe 	.word	0x000007fe
 8000ee0:	464b      	mov	r3, r9
 8000ee2:	0777      	lsls	r7, r6, #29
 8000ee4:	08d8      	lsrs	r0, r3, #3
 8000ee6:	4307      	orrs	r7, r0
 8000ee8:	08f0      	lsrs	r0, r6, #3
 8000eea:	e791      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 8000eec:	4fcd      	ldr	r7, [pc, #820]	@ (8001224 <__aeabi_dadd+0x6dc>)
 8000eee:	1c61      	adds	r1, r4, #1
 8000ef0:	4239      	tst	r1, r7
 8000ef2:	d16b      	bne.n	8000fcc <__aeabi_dadd+0x484>
 8000ef4:	0031      	movs	r1, r6
 8000ef6:	4648      	mov	r0, r9
 8000ef8:	4301      	orrs	r1, r0
 8000efa:	2c00      	cmp	r4, #0
 8000efc:	d000      	beq.n	8000f00 <__aeabi_dadd+0x3b8>
 8000efe:	e14b      	b.n	8001198 <__aeabi_dadd+0x650>
 8000f00:	001f      	movs	r7, r3
 8000f02:	4317      	orrs	r7, r2
 8000f04:	2900      	cmp	r1, #0
 8000f06:	d100      	bne.n	8000f0a <__aeabi_dadd+0x3c2>
 8000f08:	e181      	b.n	800120e <__aeabi_dadd+0x6c6>
 8000f0a:	2f00      	cmp	r7, #0
 8000f0c:	d100      	bne.n	8000f10 <__aeabi_dadd+0x3c8>
 8000f0e:	e74c      	b.n	8000daa <__aeabi_dadd+0x262>
 8000f10:	444a      	add	r2, r9
 8000f12:	454a      	cmp	r2, r9
 8000f14:	4180      	sbcs	r0, r0
 8000f16:	18f6      	adds	r6, r6, r3
 8000f18:	4240      	negs	r0, r0
 8000f1a:	1836      	adds	r6, r6, r0
 8000f1c:	0233      	lsls	r3, r6, #8
 8000f1e:	d500      	bpl.n	8000f22 <__aeabi_dadd+0x3da>
 8000f20:	e1b0      	b.n	8001284 <__aeabi_dadd+0x73c>
 8000f22:	0017      	movs	r7, r2
 8000f24:	4691      	mov	r9, r2
 8000f26:	4337      	orrs	r7, r6
 8000f28:	d000      	beq.n	8000f2c <__aeabi_dadd+0x3e4>
 8000f2a:	e73e      	b.n	8000daa <__aeabi_dadd+0x262>
 8000f2c:	2600      	movs	r6, #0
 8000f2e:	e754      	b.n	8000dda <__aeabi_dadd+0x292>
 8000f30:	4649      	mov	r1, r9
 8000f32:	1a89      	subs	r1, r1, r2
 8000f34:	4688      	mov	r8, r1
 8000f36:	45c1      	cmp	r9, r8
 8000f38:	41bf      	sbcs	r7, r7
 8000f3a:	1af1      	subs	r1, r6, r3
 8000f3c:	427f      	negs	r7, r7
 8000f3e:	1bc9      	subs	r1, r1, r7
 8000f40:	020f      	lsls	r7, r1, #8
 8000f42:	d461      	bmi.n	8001008 <__aeabi_dadd+0x4c0>
 8000f44:	4647      	mov	r7, r8
 8000f46:	430f      	orrs	r7, r1
 8000f48:	d100      	bne.n	8000f4c <__aeabi_dadd+0x404>
 8000f4a:	e0bd      	b.n	80010c8 <__aeabi_dadd+0x580>
 8000f4c:	000e      	movs	r6, r1
 8000f4e:	4647      	mov	r7, r8
 8000f50:	e651      	b.n	8000bf6 <__aeabi_dadd+0xae>
 8000f52:	4cb5      	ldr	r4, [pc, #724]	@ (8001228 <__aeabi_dadd+0x6e0>)
 8000f54:	45a0      	cmp	r8, r4
 8000f56:	d100      	bne.n	8000f5a <__aeabi_dadd+0x412>
 8000f58:	e100      	b.n	800115c <__aeabi_dadd+0x614>
 8000f5a:	2701      	movs	r7, #1
 8000f5c:	2938      	cmp	r1, #56	@ 0x38
 8000f5e:	dd00      	ble.n	8000f62 <__aeabi_dadd+0x41a>
 8000f60:	e6b8      	b.n	8000cd4 <__aeabi_dadd+0x18c>
 8000f62:	2480      	movs	r4, #128	@ 0x80
 8000f64:	0424      	lsls	r4, r4, #16
 8000f66:	4326      	orrs	r6, r4
 8000f68:	e6a3      	b.n	8000cb2 <__aeabi_dadd+0x16a>
 8000f6a:	4eb0      	ldr	r6, [pc, #704]	@ (800122c <__aeabi_dadd+0x6e4>)
 8000f6c:	1ae4      	subs	r4, r4, r3
 8000f6e:	4016      	ands	r6, r2
 8000f70:	077b      	lsls	r3, r7, #29
 8000f72:	d000      	beq.n	8000f76 <__aeabi_dadd+0x42e>
 8000f74:	e73f      	b.n	8000df6 <__aeabi_dadd+0x2ae>
 8000f76:	e743      	b.n	8000e00 <__aeabi_dadd+0x2b8>
 8000f78:	000f      	movs	r7, r1
 8000f7a:	0018      	movs	r0, r3
 8000f7c:	3f20      	subs	r7, #32
 8000f7e:	40f8      	lsrs	r0, r7
 8000f80:	4684      	mov	ip, r0
 8000f82:	2920      	cmp	r1, #32
 8000f84:	d003      	beq.n	8000f8e <__aeabi_dadd+0x446>
 8000f86:	2740      	movs	r7, #64	@ 0x40
 8000f88:	1a79      	subs	r1, r7, r1
 8000f8a:	408b      	lsls	r3, r1
 8000f8c:	431a      	orrs	r2, r3
 8000f8e:	1e53      	subs	r3, r2, #1
 8000f90:	419a      	sbcs	r2, r3
 8000f92:	4663      	mov	r3, ip
 8000f94:	0017      	movs	r7, r2
 8000f96:	431f      	orrs	r7, r3
 8000f98:	e622      	b.n	8000be0 <__aeabi_dadd+0x98>
 8000f9a:	48a4      	ldr	r0, [pc, #656]	@ (800122c <__aeabi_dadd+0x6e4>)
 8000f9c:	1ae1      	subs	r1, r4, r3
 8000f9e:	4010      	ands	r0, r2
 8000fa0:	0747      	lsls	r7, r0, #29
 8000fa2:	08c0      	lsrs	r0, r0, #3
 8000fa4:	e707      	b.n	8000db6 <__aeabi_dadd+0x26e>
 8000fa6:	0034      	movs	r4, r6
 8000fa8:	4648      	mov	r0, r9
 8000faa:	4304      	orrs	r4, r0
 8000fac:	d100      	bne.n	8000fb0 <__aeabi_dadd+0x468>
 8000fae:	e0fa      	b.n	80011a6 <__aeabi_dadd+0x65e>
 8000fb0:	1e4c      	subs	r4, r1, #1
 8000fb2:	2901      	cmp	r1, #1
 8000fb4:	d100      	bne.n	8000fb8 <__aeabi_dadd+0x470>
 8000fb6:	e0d7      	b.n	8001168 <__aeabi_dadd+0x620>
 8000fb8:	4f9b      	ldr	r7, [pc, #620]	@ (8001228 <__aeabi_dadd+0x6e0>)
 8000fba:	42b9      	cmp	r1, r7
 8000fbc:	d100      	bne.n	8000fc0 <__aeabi_dadd+0x478>
 8000fbe:	e0e2      	b.n	8001186 <__aeabi_dadd+0x63e>
 8000fc0:	2701      	movs	r7, #1
 8000fc2:	2c38      	cmp	r4, #56	@ 0x38
 8000fc4:	dd00      	ble.n	8000fc8 <__aeabi_dadd+0x480>
 8000fc6:	e74f      	b.n	8000e68 <__aeabi_dadd+0x320>
 8000fc8:	0021      	movs	r1, r4
 8000fca:	e73c      	b.n	8000e46 <__aeabi_dadd+0x2fe>
 8000fcc:	4c96      	ldr	r4, [pc, #600]	@ (8001228 <__aeabi_dadd+0x6e0>)
 8000fce:	42a1      	cmp	r1, r4
 8000fd0:	d100      	bne.n	8000fd4 <__aeabi_dadd+0x48c>
 8000fd2:	e0dd      	b.n	8001190 <__aeabi_dadd+0x648>
 8000fd4:	444a      	add	r2, r9
 8000fd6:	454a      	cmp	r2, r9
 8000fd8:	4180      	sbcs	r0, r0
 8000fda:	18f3      	adds	r3, r6, r3
 8000fdc:	4240      	negs	r0, r0
 8000fde:	1818      	adds	r0, r3, r0
 8000fe0:	07c7      	lsls	r7, r0, #31
 8000fe2:	0852      	lsrs	r2, r2, #1
 8000fe4:	4317      	orrs	r7, r2
 8000fe6:	0846      	lsrs	r6, r0, #1
 8000fe8:	0752      	lsls	r2, r2, #29
 8000fea:	d005      	beq.n	8000ff8 <__aeabi_dadd+0x4b0>
 8000fec:	220f      	movs	r2, #15
 8000fee:	000c      	movs	r4, r1
 8000ff0:	403a      	ands	r2, r7
 8000ff2:	2a04      	cmp	r2, #4
 8000ff4:	d000      	beq.n	8000ff8 <__aeabi_dadd+0x4b0>
 8000ff6:	e62c      	b.n	8000c52 <__aeabi_dadd+0x10a>
 8000ff8:	0776      	lsls	r6, r6, #29
 8000ffa:	08ff      	lsrs	r7, r7, #3
 8000ffc:	4337      	orrs	r7, r6
 8000ffe:	0900      	lsrs	r0, r0, #4
 8001000:	e6d9      	b.n	8000db6 <__aeabi_dadd+0x26e>
 8001002:	2700      	movs	r7, #0
 8001004:	2600      	movs	r6, #0
 8001006:	e6e8      	b.n	8000dda <__aeabi_dadd+0x292>
 8001008:	4649      	mov	r1, r9
 800100a:	1a57      	subs	r7, r2, r1
 800100c:	42ba      	cmp	r2, r7
 800100e:	4192      	sbcs	r2, r2
 8001010:	1b9e      	subs	r6, r3, r6
 8001012:	4252      	negs	r2, r2
 8001014:	4665      	mov	r5, ip
 8001016:	1ab6      	subs	r6, r6, r2
 8001018:	e5ed      	b.n	8000bf6 <__aeabi_dadd+0xae>
 800101a:	2900      	cmp	r1, #0
 800101c:	d000      	beq.n	8001020 <__aeabi_dadd+0x4d8>
 800101e:	e0c6      	b.n	80011ae <__aeabi_dadd+0x666>
 8001020:	2f00      	cmp	r7, #0
 8001022:	d167      	bne.n	80010f4 <__aeabi_dadd+0x5ac>
 8001024:	2680      	movs	r6, #128	@ 0x80
 8001026:	2500      	movs	r5, #0
 8001028:	4c7f      	ldr	r4, [pc, #508]	@ (8001228 <__aeabi_dadd+0x6e0>)
 800102a:	0336      	lsls	r6, r6, #12
 800102c:	e6d5      	b.n	8000dda <__aeabi_dadd+0x292>
 800102e:	4665      	mov	r5, ip
 8001030:	000c      	movs	r4, r1
 8001032:	001e      	movs	r6, r3
 8001034:	08d0      	lsrs	r0, r2, #3
 8001036:	e6e4      	b.n	8000e02 <__aeabi_dadd+0x2ba>
 8001038:	444a      	add	r2, r9
 800103a:	454a      	cmp	r2, r9
 800103c:	4180      	sbcs	r0, r0
 800103e:	18f3      	adds	r3, r6, r3
 8001040:	4240      	negs	r0, r0
 8001042:	1818      	adds	r0, r3, r0
 8001044:	0011      	movs	r1, r2
 8001046:	0203      	lsls	r3, r0, #8
 8001048:	d400      	bmi.n	800104c <__aeabi_dadd+0x504>
 800104a:	e096      	b.n	800117a <__aeabi_dadd+0x632>
 800104c:	4b77      	ldr	r3, [pc, #476]	@ (800122c <__aeabi_dadd+0x6e4>)
 800104e:	0849      	lsrs	r1, r1, #1
 8001050:	4018      	ands	r0, r3
 8001052:	07c3      	lsls	r3, r0, #31
 8001054:	430b      	orrs	r3, r1
 8001056:	0844      	lsrs	r4, r0, #1
 8001058:	0749      	lsls	r1, r1, #29
 800105a:	d100      	bne.n	800105e <__aeabi_dadd+0x516>
 800105c:	e129      	b.n	80012b2 <__aeabi_dadd+0x76a>
 800105e:	220f      	movs	r2, #15
 8001060:	401a      	ands	r2, r3
 8001062:	2a04      	cmp	r2, #4
 8001064:	d100      	bne.n	8001068 <__aeabi_dadd+0x520>
 8001066:	e0ea      	b.n	800123e <__aeabi_dadd+0x6f6>
 8001068:	1d1f      	adds	r7, r3, #4
 800106a:	429f      	cmp	r7, r3
 800106c:	41b6      	sbcs	r6, r6
 800106e:	4276      	negs	r6, r6
 8001070:	1936      	adds	r6, r6, r4
 8001072:	2402      	movs	r4, #2
 8001074:	e6c4      	b.n	8000e00 <__aeabi_dadd+0x2b8>
 8001076:	4649      	mov	r1, r9
 8001078:	1a8f      	subs	r7, r1, r2
 800107a:	45b9      	cmp	r9, r7
 800107c:	4180      	sbcs	r0, r0
 800107e:	1af6      	subs	r6, r6, r3
 8001080:	4240      	negs	r0, r0
 8001082:	1a36      	subs	r6, r6, r0
 8001084:	0233      	lsls	r3, r6, #8
 8001086:	d406      	bmi.n	8001096 <__aeabi_dadd+0x54e>
 8001088:	0773      	lsls	r3, r6, #29
 800108a:	08ff      	lsrs	r7, r7, #3
 800108c:	2101      	movs	r1, #1
 800108e:	431f      	orrs	r7, r3
 8001090:	08f0      	lsrs	r0, r6, #3
 8001092:	e690      	b.n	8000db6 <__aeabi_dadd+0x26e>
 8001094:	4665      	mov	r5, ip
 8001096:	2401      	movs	r4, #1
 8001098:	e5ab      	b.n	8000bf2 <__aeabi_dadd+0xaa>
 800109a:	464b      	mov	r3, r9
 800109c:	0777      	lsls	r7, r6, #29
 800109e:	08d8      	lsrs	r0, r3, #3
 80010a0:	4307      	orrs	r7, r0
 80010a2:	08f0      	lsrs	r0, r6, #3
 80010a4:	e6b4      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 80010a6:	000f      	movs	r7, r1
 80010a8:	0018      	movs	r0, r3
 80010aa:	3f20      	subs	r7, #32
 80010ac:	40f8      	lsrs	r0, r7
 80010ae:	4684      	mov	ip, r0
 80010b0:	2920      	cmp	r1, #32
 80010b2:	d003      	beq.n	80010bc <__aeabi_dadd+0x574>
 80010b4:	2740      	movs	r7, #64	@ 0x40
 80010b6:	1a79      	subs	r1, r7, r1
 80010b8:	408b      	lsls	r3, r1
 80010ba:	431a      	orrs	r2, r3
 80010bc:	1e53      	subs	r3, r2, #1
 80010be:	419a      	sbcs	r2, r3
 80010c0:	4663      	mov	r3, ip
 80010c2:	0017      	movs	r7, r2
 80010c4:	431f      	orrs	r7, r3
 80010c6:	e635      	b.n	8000d34 <__aeabi_dadd+0x1ec>
 80010c8:	2500      	movs	r5, #0
 80010ca:	2400      	movs	r4, #0
 80010cc:	2600      	movs	r6, #0
 80010ce:	e684      	b.n	8000dda <__aeabi_dadd+0x292>
 80010d0:	000c      	movs	r4, r1
 80010d2:	0035      	movs	r5, r6
 80010d4:	3c20      	subs	r4, #32
 80010d6:	40e5      	lsrs	r5, r4
 80010d8:	2920      	cmp	r1, #32
 80010da:	d005      	beq.n	80010e8 <__aeabi_dadd+0x5a0>
 80010dc:	2440      	movs	r4, #64	@ 0x40
 80010de:	1a61      	subs	r1, r4, r1
 80010e0:	408e      	lsls	r6, r1
 80010e2:	4649      	mov	r1, r9
 80010e4:	4331      	orrs	r1, r6
 80010e6:	4689      	mov	r9, r1
 80010e8:	4648      	mov	r0, r9
 80010ea:	1e41      	subs	r1, r0, #1
 80010ec:	4188      	sbcs	r0, r1
 80010ee:	0007      	movs	r7, r0
 80010f0:	432f      	orrs	r7, r5
 80010f2:	e5ef      	b.n	8000cd4 <__aeabi_dadd+0x18c>
 80010f4:	08d2      	lsrs	r2, r2, #3
 80010f6:	075f      	lsls	r7, r3, #29
 80010f8:	4665      	mov	r5, ip
 80010fa:	4317      	orrs	r7, r2
 80010fc:	08d8      	lsrs	r0, r3, #3
 80010fe:	e687      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 8001100:	1a17      	subs	r7, r2, r0
 8001102:	42ba      	cmp	r2, r7
 8001104:	4192      	sbcs	r2, r2
 8001106:	1b9e      	subs	r6, r3, r6
 8001108:	4252      	negs	r2, r2
 800110a:	1ab6      	subs	r6, r6, r2
 800110c:	0233      	lsls	r3, r6, #8
 800110e:	d4c1      	bmi.n	8001094 <__aeabi_dadd+0x54c>
 8001110:	0773      	lsls	r3, r6, #29
 8001112:	08ff      	lsrs	r7, r7, #3
 8001114:	4665      	mov	r5, ip
 8001116:	2101      	movs	r1, #1
 8001118:	431f      	orrs	r7, r3
 800111a:	08f0      	lsrs	r0, r6, #3
 800111c:	e64b      	b.n	8000db6 <__aeabi_dadd+0x26e>
 800111e:	2f00      	cmp	r7, #0
 8001120:	d07b      	beq.n	800121a <__aeabi_dadd+0x6d2>
 8001122:	4665      	mov	r5, ip
 8001124:	001e      	movs	r6, r3
 8001126:	4691      	mov	r9, r2
 8001128:	e63f      	b.n	8000daa <__aeabi_dadd+0x262>
 800112a:	1a81      	subs	r1, r0, r2
 800112c:	4688      	mov	r8, r1
 800112e:	45c1      	cmp	r9, r8
 8001130:	41a4      	sbcs	r4, r4
 8001132:	1af1      	subs	r1, r6, r3
 8001134:	4264      	negs	r4, r4
 8001136:	1b09      	subs	r1, r1, r4
 8001138:	2480      	movs	r4, #128	@ 0x80
 800113a:	0424      	lsls	r4, r4, #16
 800113c:	4221      	tst	r1, r4
 800113e:	d077      	beq.n	8001230 <__aeabi_dadd+0x6e8>
 8001140:	1a10      	subs	r0, r2, r0
 8001142:	4282      	cmp	r2, r0
 8001144:	4192      	sbcs	r2, r2
 8001146:	0007      	movs	r7, r0
 8001148:	1b9e      	subs	r6, r3, r6
 800114a:	4252      	negs	r2, r2
 800114c:	1ab6      	subs	r6, r6, r2
 800114e:	4337      	orrs	r7, r6
 8001150:	d000      	beq.n	8001154 <__aeabi_dadd+0x60c>
 8001152:	e0a0      	b.n	8001296 <__aeabi_dadd+0x74e>
 8001154:	4665      	mov	r5, ip
 8001156:	2400      	movs	r4, #0
 8001158:	2600      	movs	r6, #0
 800115a:	e63e      	b.n	8000dda <__aeabi_dadd+0x292>
 800115c:	075f      	lsls	r7, r3, #29
 800115e:	08d2      	lsrs	r2, r2, #3
 8001160:	4665      	mov	r5, ip
 8001162:	4317      	orrs	r7, r2
 8001164:	08d8      	lsrs	r0, r3, #3
 8001166:	e653      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 8001168:	1881      	adds	r1, r0, r2
 800116a:	4291      	cmp	r1, r2
 800116c:	4192      	sbcs	r2, r2
 800116e:	18f0      	adds	r0, r6, r3
 8001170:	4252      	negs	r2, r2
 8001172:	1880      	adds	r0, r0, r2
 8001174:	0203      	lsls	r3, r0, #8
 8001176:	d500      	bpl.n	800117a <__aeabi_dadd+0x632>
 8001178:	e768      	b.n	800104c <__aeabi_dadd+0x504>
 800117a:	0747      	lsls	r7, r0, #29
 800117c:	08c9      	lsrs	r1, r1, #3
 800117e:	430f      	orrs	r7, r1
 8001180:	08c0      	lsrs	r0, r0, #3
 8001182:	2101      	movs	r1, #1
 8001184:	e617      	b.n	8000db6 <__aeabi_dadd+0x26e>
 8001186:	08d2      	lsrs	r2, r2, #3
 8001188:	075f      	lsls	r7, r3, #29
 800118a:	4317      	orrs	r7, r2
 800118c:	08d8      	lsrs	r0, r3, #3
 800118e:	e63f      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 8001190:	000c      	movs	r4, r1
 8001192:	2600      	movs	r6, #0
 8001194:	2700      	movs	r7, #0
 8001196:	e620      	b.n	8000dda <__aeabi_dadd+0x292>
 8001198:	2900      	cmp	r1, #0
 800119a:	d156      	bne.n	800124a <__aeabi_dadd+0x702>
 800119c:	075f      	lsls	r7, r3, #29
 800119e:	08d2      	lsrs	r2, r2, #3
 80011a0:	4317      	orrs	r7, r2
 80011a2:	08d8      	lsrs	r0, r3, #3
 80011a4:	e634      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 80011a6:	000c      	movs	r4, r1
 80011a8:	001e      	movs	r6, r3
 80011aa:	08d0      	lsrs	r0, r2, #3
 80011ac:	e629      	b.n	8000e02 <__aeabi_dadd+0x2ba>
 80011ae:	08c1      	lsrs	r1, r0, #3
 80011b0:	0770      	lsls	r0, r6, #29
 80011b2:	4301      	orrs	r1, r0
 80011b4:	08f0      	lsrs	r0, r6, #3
 80011b6:	2f00      	cmp	r7, #0
 80011b8:	d062      	beq.n	8001280 <__aeabi_dadd+0x738>
 80011ba:	2480      	movs	r4, #128	@ 0x80
 80011bc:	0324      	lsls	r4, r4, #12
 80011be:	4220      	tst	r0, r4
 80011c0:	d007      	beq.n	80011d2 <__aeabi_dadd+0x68a>
 80011c2:	08de      	lsrs	r6, r3, #3
 80011c4:	4226      	tst	r6, r4
 80011c6:	d104      	bne.n	80011d2 <__aeabi_dadd+0x68a>
 80011c8:	4665      	mov	r5, ip
 80011ca:	0030      	movs	r0, r6
 80011cc:	08d1      	lsrs	r1, r2, #3
 80011ce:	075b      	lsls	r3, r3, #29
 80011d0:	4319      	orrs	r1, r3
 80011d2:	0f4f      	lsrs	r7, r1, #29
 80011d4:	00c9      	lsls	r1, r1, #3
 80011d6:	08c9      	lsrs	r1, r1, #3
 80011d8:	077f      	lsls	r7, r7, #29
 80011da:	430f      	orrs	r7, r1
 80011dc:	e618      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 80011de:	000c      	movs	r4, r1
 80011e0:	0030      	movs	r0, r6
 80011e2:	3c20      	subs	r4, #32
 80011e4:	40e0      	lsrs	r0, r4
 80011e6:	4684      	mov	ip, r0
 80011e8:	2920      	cmp	r1, #32
 80011ea:	d005      	beq.n	80011f8 <__aeabi_dadd+0x6b0>
 80011ec:	2440      	movs	r4, #64	@ 0x40
 80011ee:	1a61      	subs	r1, r4, r1
 80011f0:	408e      	lsls	r6, r1
 80011f2:	4649      	mov	r1, r9
 80011f4:	4331      	orrs	r1, r6
 80011f6:	4689      	mov	r9, r1
 80011f8:	4648      	mov	r0, r9
 80011fa:	1e41      	subs	r1, r0, #1
 80011fc:	4188      	sbcs	r0, r1
 80011fe:	4661      	mov	r1, ip
 8001200:	0007      	movs	r7, r0
 8001202:	430f      	orrs	r7, r1
 8001204:	e630      	b.n	8000e68 <__aeabi_dadd+0x320>
 8001206:	2120      	movs	r1, #32
 8001208:	2700      	movs	r7, #0
 800120a:	1a09      	subs	r1, r1, r0
 800120c:	e50e      	b.n	8000c2c <__aeabi_dadd+0xe4>
 800120e:	001e      	movs	r6, r3
 8001210:	2f00      	cmp	r7, #0
 8001212:	d000      	beq.n	8001216 <__aeabi_dadd+0x6ce>
 8001214:	e522      	b.n	8000c5c <__aeabi_dadd+0x114>
 8001216:	2400      	movs	r4, #0
 8001218:	e758      	b.n	80010cc <__aeabi_dadd+0x584>
 800121a:	2500      	movs	r5, #0
 800121c:	2400      	movs	r4, #0
 800121e:	2600      	movs	r6, #0
 8001220:	e5db      	b.n	8000dda <__aeabi_dadd+0x292>
 8001222:	46c0      	nop			@ (mov r8, r8)
 8001224:	000007fe 	.word	0x000007fe
 8001228:	000007ff 	.word	0x000007ff
 800122c:	ff7fffff 	.word	0xff7fffff
 8001230:	4647      	mov	r7, r8
 8001232:	430f      	orrs	r7, r1
 8001234:	d100      	bne.n	8001238 <__aeabi_dadd+0x6f0>
 8001236:	e747      	b.n	80010c8 <__aeabi_dadd+0x580>
 8001238:	000e      	movs	r6, r1
 800123a:	46c1      	mov	r9, r8
 800123c:	e5b5      	b.n	8000daa <__aeabi_dadd+0x262>
 800123e:	08df      	lsrs	r7, r3, #3
 8001240:	0764      	lsls	r4, r4, #29
 8001242:	2102      	movs	r1, #2
 8001244:	4327      	orrs	r7, r4
 8001246:	0900      	lsrs	r0, r0, #4
 8001248:	e5b5      	b.n	8000db6 <__aeabi_dadd+0x26e>
 800124a:	0019      	movs	r1, r3
 800124c:	08c0      	lsrs	r0, r0, #3
 800124e:	0777      	lsls	r7, r6, #29
 8001250:	4307      	orrs	r7, r0
 8001252:	4311      	orrs	r1, r2
 8001254:	08f0      	lsrs	r0, r6, #3
 8001256:	2900      	cmp	r1, #0
 8001258:	d100      	bne.n	800125c <__aeabi_dadd+0x714>
 800125a:	e5d9      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 800125c:	2180      	movs	r1, #128	@ 0x80
 800125e:	0309      	lsls	r1, r1, #12
 8001260:	4208      	tst	r0, r1
 8001262:	d007      	beq.n	8001274 <__aeabi_dadd+0x72c>
 8001264:	08dc      	lsrs	r4, r3, #3
 8001266:	420c      	tst	r4, r1
 8001268:	d104      	bne.n	8001274 <__aeabi_dadd+0x72c>
 800126a:	08d2      	lsrs	r2, r2, #3
 800126c:	075b      	lsls	r3, r3, #29
 800126e:	431a      	orrs	r2, r3
 8001270:	0017      	movs	r7, r2
 8001272:	0020      	movs	r0, r4
 8001274:	0f7b      	lsrs	r3, r7, #29
 8001276:	00ff      	lsls	r7, r7, #3
 8001278:	08ff      	lsrs	r7, r7, #3
 800127a:	075b      	lsls	r3, r3, #29
 800127c:	431f      	orrs	r7, r3
 800127e:	e5c7      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 8001280:	000f      	movs	r7, r1
 8001282:	e5c5      	b.n	8000e10 <__aeabi_dadd+0x2c8>
 8001284:	4b12      	ldr	r3, [pc, #72]	@ (80012d0 <__aeabi_dadd+0x788>)
 8001286:	08d2      	lsrs	r2, r2, #3
 8001288:	4033      	ands	r3, r6
 800128a:	075f      	lsls	r7, r3, #29
 800128c:	025b      	lsls	r3, r3, #9
 800128e:	2401      	movs	r4, #1
 8001290:	4317      	orrs	r7, r2
 8001292:	0b1e      	lsrs	r6, r3, #12
 8001294:	e5a1      	b.n	8000dda <__aeabi_dadd+0x292>
 8001296:	4226      	tst	r6, r4
 8001298:	d012      	beq.n	80012c0 <__aeabi_dadd+0x778>
 800129a:	4b0d      	ldr	r3, [pc, #52]	@ (80012d0 <__aeabi_dadd+0x788>)
 800129c:	4665      	mov	r5, ip
 800129e:	0002      	movs	r2, r0
 80012a0:	2401      	movs	r4, #1
 80012a2:	401e      	ands	r6, r3
 80012a4:	e4e6      	b.n	8000c74 <__aeabi_dadd+0x12c>
 80012a6:	0021      	movs	r1, r4
 80012a8:	e585      	b.n	8000db6 <__aeabi_dadd+0x26e>
 80012aa:	0017      	movs	r7, r2
 80012ac:	e5a8      	b.n	8000e00 <__aeabi_dadd+0x2b8>
 80012ae:	003a      	movs	r2, r7
 80012b0:	e4d4      	b.n	8000c5c <__aeabi_dadd+0x114>
 80012b2:	08db      	lsrs	r3, r3, #3
 80012b4:	0764      	lsls	r4, r4, #29
 80012b6:	431c      	orrs	r4, r3
 80012b8:	0027      	movs	r7, r4
 80012ba:	2102      	movs	r1, #2
 80012bc:	0900      	lsrs	r0, r0, #4
 80012be:	e57a      	b.n	8000db6 <__aeabi_dadd+0x26e>
 80012c0:	08c0      	lsrs	r0, r0, #3
 80012c2:	0777      	lsls	r7, r6, #29
 80012c4:	4307      	orrs	r7, r0
 80012c6:	4665      	mov	r5, ip
 80012c8:	2100      	movs	r1, #0
 80012ca:	08f0      	lsrs	r0, r6, #3
 80012cc:	e573      	b.n	8000db6 <__aeabi_dadd+0x26e>
 80012ce:	46c0      	nop			@ (mov r8, r8)
 80012d0:	ff7fffff 	.word	0xff7fffff

080012d4 <__aeabi_ddiv>:
 80012d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012d6:	46de      	mov	lr, fp
 80012d8:	4645      	mov	r5, r8
 80012da:	4657      	mov	r7, sl
 80012dc:	464e      	mov	r6, r9
 80012de:	b5e0      	push	{r5, r6, r7, lr}
 80012e0:	b087      	sub	sp, #28
 80012e2:	9200      	str	r2, [sp, #0]
 80012e4:	9301      	str	r3, [sp, #4]
 80012e6:	030b      	lsls	r3, r1, #12
 80012e8:	0b1b      	lsrs	r3, r3, #12
 80012ea:	469b      	mov	fp, r3
 80012ec:	0fca      	lsrs	r2, r1, #31
 80012ee:	004b      	lsls	r3, r1, #1
 80012f0:	0004      	movs	r4, r0
 80012f2:	4680      	mov	r8, r0
 80012f4:	0d5b      	lsrs	r3, r3, #21
 80012f6:	9202      	str	r2, [sp, #8]
 80012f8:	d100      	bne.n	80012fc <__aeabi_ddiv+0x28>
 80012fa:	e098      	b.n	800142e <__aeabi_ddiv+0x15a>
 80012fc:	4a7c      	ldr	r2, [pc, #496]	@ (80014f0 <__aeabi_ddiv+0x21c>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d037      	beq.n	8001372 <__aeabi_ddiv+0x9e>
 8001302:	4659      	mov	r1, fp
 8001304:	0f42      	lsrs	r2, r0, #29
 8001306:	00c9      	lsls	r1, r1, #3
 8001308:	430a      	orrs	r2, r1
 800130a:	2180      	movs	r1, #128	@ 0x80
 800130c:	0409      	lsls	r1, r1, #16
 800130e:	4311      	orrs	r1, r2
 8001310:	00c2      	lsls	r2, r0, #3
 8001312:	4690      	mov	r8, r2
 8001314:	4a77      	ldr	r2, [pc, #476]	@ (80014f4 <__aeabi_ddiv+0x220>)
 8001316:	4689      	mov	r9, r1
 8001318:	4692      	mov	sl, r2
 800131a:	449a      	add	sl, r3
 800131c:	2300      	movs	r3, #0
 800131e:	2400      	movs	r4, #0
 8001320:	9303      	str	r3, [sp, #12]
 8001322:	9e00      	ldr	r6, [sp, #0]
 8001324:	9f01      	ldr	r7, [sp, #4]
 8001326:	033b      	lsls	r3, r7, #12
 8001328:	0b1b      	lsrs	r3, r3, #12
 800132a:	469b      	mov	fp, r3
 800132c:	007b      	lsls	r3, r7, #1
 800132e:	0030      	movs	r0, r6
 8001330:	0d5b      	lsrs	r3, r3, #21
 8001332:	0ffd      	lsrs	r5, r7, #31
 8001334:	2b00      	cmp	r3, #0
 8001336:	d059      	beq.n	80013ec <__aeabi_ddiv+0x118>
 8001338:	4a6d      	ldr	r2, [pc, #436]	@ (80014f0 <__aeabi_ddiv+0x21c>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d048      	beq.n	80013d0 <__aeabi_ddiv+0xfc>
 800133e:	4659      	mov	r1, fp
 8001340:	0f72      	lsrs	r2, r6, #29
 8001342:	00c9      	lsls	r1, r1, #3
 8001344:	430a      	orrs	r2, r1
 8001346:	2180      	movs	r1, #128	@ 0x80
 8001348:	0409      	lsls	r1, r1, #16
 800134a:	4311      	orrs	r1, r2
 800134c:	468b      	mov	fp, r1
 800134e:	4969      	ldr	r1, [pc, #420]	@ (80014f4 <__aeabi_ddiv+0x220>)
 8001350:	00f2      	lsls	r2, r6, #3
 8001352:	468c      	mov	ip, r1
 8001354:	4651      	mov	r1, sl
 8001356:	4463      	add	r3, ip
 8001358:	1acb      	subs	r3, r1, r3
 800135a:	469a      	mov	sl, r3
 800135c:	2100      	movs	r1, #0
 800135e:	9e02      	ldr	r6, [sp, #8]
 8001360:	406e      	eors	r6, r5
 8001362:	b2f6      	uxtb	r6, r6
 8001364:	2c0f      	cmp	r4, #15
 8001366:	d900      	bls.n	800136a <__aeabi_ddiv+0x96>
 8001368:	e0ce      	b.n	8001508 <__aeabi_ddiv+0x234>
 800136a:	4b63      	ldr	r3, [pc, #396]	@ (80014f8 <__aeabi_ddiv+0x224>)
 800136c:	00a4      	lsls	r4, r4, #2
 800136e:	591b      	ldr	r3, [r3, r4]
 8001370:	469f      	mov	pc, r3
 8001372:	465a      	mov	r2, fp
 8001374:	4302      	orrs	r2, r0
 8001376:	4691      	mov	r9, r2
 8001378:	d000      	beq.n	800137c <__aeabi_ddiv+0xa8>
 800137a:	e090      	b.n	800149e <__aeabi_ddiv+0x1ca>
 800137c:	469a      	mov	sl, r3
 800137e:	2302      	movs	r3, #2
 8001380:	4690      	mov	r8, r2
 8001382:	2408      	movs	r4, #8
 8001384:	9303      	str	r3, [sp, #12]
 8001386:	e7cc      	b.n	8001322 <__aeabi_ddiv+0x4e>
 8001388:	46cb      	mov	fp, r9
 800138a:	4642      	mov	r2, r8
 800138c:	9d02      	ldr	r5, [sp, #8]
 800138e:	9903      	ldr	r1, [sp, #12]
 8001390:	2902      	cmp	r1, #2
 8001392:	d100      	bne.n	8001396 <__aeabi_ddiv+0xc2>
 8001394:	e1de      	b.n	8001754 <__aeabi_ddiv+0x480>
 8001396:	2903      	cmp	r1, #3
 8001398:	d100      	bne.n	800139c <__aeabi_ddiv+0xc8>
 800139a:	e08d      	b.n	80014b8 <__aeabi_ddiv+0x1e4>
 800139c:	2901      	cmp	r1, #1
 800139e:	d000      	beq.n	80013a2 <__aeabi_ddiv+0xce>
 80013a0:	e179      	b.n	8001696 <__aeabi_ddiv+0x3c2>
 80013a2:	002e      	movs	r6, r5
 80013a4:	2200      	movs	r2, #0
 80013a6:	2300      	movs	r3, #0
 80013a8:	2400      	movs	r4, #0
 80013aa:	4690      	mov	r8, r2
 80013ac:	051b      	lsls	r3, r3, #20
 80013ae:	4323      	orrs	r3, r4
 80013b0:	07f6      	lsls	r6, r6, #31
 80013b2:	4333      	orrs	r3, r6
 80013b4:	4640      	mov	r0, r8
 80013b6:	0019      	movs	r1, r3
 80013b8:	b007      	add	sp, #28
 80013ba:	bcf0      	pop	{r4, r5, r6, r7}
 80013bc:	46bb      	mov	fp, r7
 80013be:	46b2      	mov	sl, r6
 80013c0:	46a9      	mov	r9, r5
 80013c2:	46a0      	mov	r8, r4
 80013c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013c6:	2200      	movs	r2, #0
 80013c8:	2400      	movs	r4, #0
 80013ca:	4690      	mov	r8, r2
 80013cc:	4b48      	ldr	r3, [pc, #288]	@ (80014f0 <__aeabi_ddiv+0x21c>)
 80013ce:	e7ed      	b.n	80013ac <__aeabi_ddiv+0xd8>
 80013d0:	465a      	mov	r2, fp
 80013d2:	9b00      	ldr	r3, [sp, #0]
 80013d4:	431a      	orrs	r2, r3
 80013d6:	4b49      	ldr	r3, [pc, #292]	@ (80014fc <__aeabi_ddiv+0x228>)
 80013d8:	469c      	mov	ip, r3
 80013da:	44e2      	add	sl, ip
 80013dc:	2a00      	cmp	r2, #0
 80013de:	d159      	bne.n	8001494 <__aeabi_ddiv+0x1c0>
 80013e0:	2302      	movs	r3, #2
 80013e2:	431c      	orrs	r4, r3
 80013e4:	2300      	movs	r3, #0
 80013e6:	2102      	movs	r1, #2
 80013e8:	469b      	mov	fp, r3
 80013ea:	e7b8      	b.n	800135e <__aeabi_ddiv+0x8a>
 80013ec:	465a      	mov	r2, fp
 80013ee:	9b00      	ldr	r3, [sp, #0]
 80013f0:	431a      	orrs	r2, r3
 80013f2:	d049      	beq.n	8001488 <__aeabi_ddiv+0x1b4>
 80013f4:	465b      	mov	r3, fp
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d100      	bne.n	80013fc <__aeabi_ddiv+0x128>
 80013fa:	e19c      	b.n	8001736 <__aeabi_ddiv+0x462>
 80013fc:	4658      	mov	r0, fp
 80013fe:	f001 fc0d 	bl	8002c1c <__clzsi2>
 8001402:	0002      	movs	r2, r0
 8001404:	0003      	movs	r3, r0
 8001406:	3a0b      	subs	r2, #11
 8001408:	271d      	movs	r7, #29
 800140a:	9e00      	ldr	r6, [sp, #0]
 800140c:	1aba      	subs	r2, r7, r2
 800140e:	0019      	movs	r1, r3
 8001410:	4658      	mov	r0, fp
 8001412:	40d6      	lsrs	r6, r2
 8001414:	3908      	subs	r1, #8
 8001416:	4088      	lsls	r0, r1
 8001418:	0032      	movs	r2, r6
 800141a:	4302      	orrs	r2, r0
 800141c:	4693      	mov	fp, r2
 800141e:	9a00      	ldr	r2, [sp, #0]
 8001420:	408a      	lsls	r2, r1
 8001422:	4937      	ldr	r1, [pc, #220]	@ (8001500 <__aeabi_ddiv+0x22c>)
 8001424:	4453      	add	r3, sl
 8001426:	468a      	mov	sl, r1
 8001428:	2100      	movs	r1, #0
 800142a:	449a      	add	sl, r3
 800142c:	e797      	b.n	800135e <__aeabi_ddiv+0x8a>
 800142e:	465b      	mov	r3, fp
 8001430:	4303      	orrs	r3, r0
 8001432:	4699      	mov	r9, r3
 8001434:	d021      	beq.n	800147a <__aeabi_ddiv+0x1a6>
 8001436:	465b      	mov	r3, fp
 8001438:	2b00      	cmp	r3, #0
 800143a:	d100      	bne.n	800143e <__aeabi_ddiv+0x16a>
 800143c:	e169      	b.n	8001712 <__aeabi_ddiv+0x43e>
 800143e:	4658      	mov	r0, fp
 8001440:	f001 fbec 	bl	8002c1c <__clzsi2>
 8001444:	230b      	movs	r3, #11
 8001446:	425b      	negs	r3, r3
 8001448:	469c      	mov	ip, r3
 800144a:	0002      	movs	r2, r0
 800144c:	4484      	add	ip, r0
 800144e:	4666      	mov	r6, ip
 8001450:	231d      	movs	r3, #29
 8001452:	1b9b      	subs	r3, r3, r6
 8001454:	0026      	movs	r6, r4
 8001456:	0011      	movs	r1, r2
 8001458:	4658      	mov	r0, fp
 800145a:	40de      	lsrs	r6, r3
 800145c:	3908      	subs	r1, #8
 800145e:	4088      	lsls	r0, r1
 8001460:	0033      	movs	r3, r6
 8001462:	4303      	orrs	r3, r0
 8001464:	4699      	mov	r9, r3
 8001466:	0023      	movs	r3, r4
 8001468:	408b      	lsls	r3, r1
 800146a:	4698      	mov	r8, r3
 800146c:	4b25      	ldr	r3, [pc, #148]	@ (8001504 <__aeabi_ddiv+0x230>)
 800146e:	2400      	movs	r4, #0
 8001470:	1a9b      	subs	r3, r3, r2
 8001472:	469a      	mov	sl, r3
 8001474:	2300      	movs	r3, #0
 8001476:	9303      	str	r3, [sp, #12]
 8001478:	e753      	b.n	8001322 <__aeabi_ddiv+0x4e>
 800147a:	2300      	movs	r3, #0
 800147c:	4698      	mov	r8, r3
 800147e:	469a      	mov	sl, r3
 8001480:	3301      	adds	r3, #1
 8001482:	2404      	movs	r4, #4
 8001484:	9303      	str	r3, [sp, #12]
 8001486:	e74c      	b.n	8001322 <__aeabi_ddiv+0x4e>
 8001488:	2301      	movs	r3, #1
 800148a:	431c      	orrs	r4, r3
 800148c:	2300      	movs	r3, #0
 800148e:	2101      	movs	r1, #1
 8001490:	469b      	mov	fp, r3
 8001492:	e764      	b.n	800135e <__aeabi_ddiv+0x8a>
 8001494:	2303      	movs	r3, #3
 8001496:	0032      	movs	r2, r6
 8001498:	2103      	movs	r1, #3
 800149a:	431c      	orrs	r4, r3
 800149c:	e75f      	b.n	800135e <__aeabi_ddiv+0x8a>
 800149e:	469a      	mov	sl, r3
 80014a0:	2303      	movs	r3, #3
 80014a2:	46d9      	mov	r9, fp
 80014a4:	240c      	movs	r4, #12
 80014a6:	9303      	str	r3, [sp, #12]
 80014a8:	e73b      	b.n	8001322 <__aeabi_ddiv+0x4e>
 80014aa:	2300      	movs	r3, #0
 80014ac:	2480      	movs	r4, #128	@ 0x80
 80014ae:	4698      	mov	r8, r3
 80014b0:	2600      	movs	r6, #0
 80014b2:	4b0f      	ldr	r3, [pc, #60]	@ (80014f0 <__aeabi_ddiv+0x21c>)
 80014b4:	0324      	lsls	r4, r4, #12
 80014b6:	e779      	b.n	80013ac <__aeabi_ddiv+0xd8>
 80014b8:	2480      	movs	r4, #128	@ 0x80
 80014ba:	465b      	mov	r3, fp
 80014bc:	0324      	lsls	r4, r4, #12
 80014be:	431c      	orrs	r4, r3
 80014c0:	0324      	lsls	r4, r4, #12
 80014c2:	002e      	movs	r6, r5
 80014c4:	4690      	mov	r8, r2
 80014c6:	4b0a      	ldr	r3, [pc, #40]	@ (80014f0 <__aeabi_ddiv+0x21c>)
 80014c8:	0b24      	lsrs	r4, r4, #12
 80014ca:	e76f      	b.n	80013ac <__aeabi_ddiv+0xd8>
 80014cc:	2480      	movs	r4, #128	@ 0x80
 80014ce:	464b      	mov	r3, r9
 80014d0:	0324      	lsls	r4, r4, #12
 80014d2:	4223      	tst	r3, r4
 80014d4:	d002      	beq.n	80014dc <__aeabi_ddiv+0x208>
 80014d6:	465b      	mov	r3, fp
 80014d8:	4223      	tst	r3, r4
 80014da:	d0f0      	beq.n	80014be <__aeabi_ddiv+0x1ea>
 80014dc:	2480      	movs	r4, #128	@ 0x80
 80014de:	464b      	mov	r3, r9
 80014e0:	0324      	lsls	r4, r4, #12
 80014e2:	431c      	orrs	r4, r3
 80014e4:	0324      	lsls	r4, r4, #12
 80014e6:	9e02      	ldr	r6, [sp, #8]
 80014e8:	4b01      	ldr	r3, [pc, #4]	@ (80014f0 <__aeabi_ddiv+0x21c>)
 80014ea:	0b24      	lsrs	r4, r4, #12
 80014ec:	e75e      	b.n	80013ac <__aeabi_ddiv+0xd8>
 80014ee:	46c0      	nop			@ (mov r8, r8)
 80014f0:	000007ff 	.word	0x000007ff
 80014f4:	fffffc01 	.word	0xfffffc01
 80014f8:	0800a904 	.word	0x0800a904
 80014fc:	fffff801 	.word	0xfffff801
 8001500:	000003f3 	.word	0x000003f3
 8001504:	fffffc0d 	.word	0xfffffc0d
 8001508:	45cb      	cmp	fp, r9
 800150a:	d200      	bcs.n	800150e <__aeabi_ddiv+0x23a>
 800150c:	e0f8      	b.n	8001700 <__aeabi_ddiv+0x42c>
 800150e:	d100      	bne.n	8001512 <__aeabi_ddiv+0x23e>
 8001510:	e0f3      	b.n	80016fa <__aeabi_ddiv+0x426>
 8001512:	2301      	movs	r3, #1
 8001514:	425b      	negs	r3, r3
 8001516:	469c      	mov	ip, r3
 8001518:	4644      	mov	r4, r8
 800151a:	4648      	mov	r0, r9
 800151c:	2500      	movs	r5, #0
 800151e:	44e2      	add	sl, ip
 8001520:	465b      	mov	r3, fp
 8001522:	0e17      	lsrs	r7, r2, #24
 8001524:	021b      	lsls	r3, r3, #8
 8001526:	431f      	orrs	r7, r3
 8001528:	0c19      	lsrs	r1, r3, #16
 800152a:	043b      	lsls	r3, r7, #16
 800152c:	0212      	lsls	r2, r2, #8
 800152e:	9700      	str	r7, [sp, #0]
 8001530:	0c1f      	lsrs	r7, r3, #16
 8001532:	4691      	mov	r9, r2
 8001534:	9102      	str	r1, [sp, #8]
 8001536:	9703      	str	r7, [sp, #12]
 8001538:	f7fe fe88 	bl	800024c <__aeabi_uidivmod>
 800153c:	0002      	movs	r2, r0
 800153e:	437a      	muls	r2, r7
 8001540:	040b      	lsls	r3, r1, #16
 8001542:	0c21      	lsrs	r1, r4, #16
 8001544:	4680      	mov	r8, r0
 8001546:	4319      	orrs	r1, r3
 8001548:	428a      	cmp	r2, r1
 800154a:	d909      	bls.n	8001560 <__aeabi_ddiv+0x28c>
 800154c:	9f00      	ldr	r7, [sp, #0]
 800154e:	2301      	movs	r3, #1
 8001550:	46bc      	mov	ip, r7
 8001552:	425b      	negs	r3, r3
 8001554:	4461      	add	r1, ip
 8001556:	469c      	mov	ip, r3
 8001558:	44e0      	add	r8, ip
 800155a:	428f      	cmp	r7, r1
 800155c:	d800      	bhi.n	8001560 <__aeabi_ddiv+0x28c>
 800155e:	e15c      	b.n	800181a <__aeabi_ddiv+0x546>
 8001560:	1a88      	subs	r0, r1, r2
 8001562:	9902      	ldr	r1, [sp, #8]
 8001564:	f7fe fe72 	bl	800024c <__aeabi_uidivmod>
 8001568:	9a03      	ldr	r2, [sp, #12]
 800156a:	0424      	lsls	r4, r4, #16
 800156c:	4342      	muls	r2, r0
 800156e:	0409      	lsls	r1, r1, #16
 8001570:	0c24      	lsrs	r4, r4, #16
 8001572:	0003      	movs	r3, r0
 8001574:	430c      	orrs	r4, r1
 8001576:	42a2      	cmp	r2, r4
 8001578:	d906      	bls.n	8001588 <__aeabi_ddiv+0x2b4>
 800157a:	9900      	ldr	r1, [sp, #0]
 800157c:	3b01      	subs	r3, #1
 800157e:	468c      	mov	ip, r1
 8001580:	4464      	add	r4, ip
 8001582:	42a1      	cmp	r1, r4
 8001584:	d800      	bhi.n	8001588 <__aeabi_ddiv+0x2b4>
 8001586:	e142      	b.n	800180e <__aeabi_ddiv+0x53a>
 8001588:	1aa0      	subs	r0, r4, r2
 800158a:	4642      	mov	r2, r8
 800158c:	0412      	lsls	r2, r2, #16
 800158e:	431a      	orrs	r2, r3
 8001590:	4693      	mov	fp, r2
 8001592:	464b      	mov	r3, r9
 8001594:	4659      	mov	r1, fp
 8001596:	0c1b      	lsrs	r3, r3, #16
 8001598:	001f      	movs	r7, r3
 800159a:	9304      	str	r3, [sp, #16]
 800159c:	040b      	lsls	r3, r1, #16
 800159e:	4649      	mov	r1, r9
 80015a0:	0409      	lsls	r1, r1, #16
 80015a2:	0c09      	lsrs	r1, r1, #16
 80015a4:	000c      	movs	r4, r1
 80015a6:	0c1b      	lsrs	r3, r3, #16
 80015a8:	435c      	muls	r4, r3
 80015aa:	0c12      	lsrs	r2, r2, #16
 80015ac:	437b      	muls	r3, r7
 80015ae:	4688      	mov	r8, r1
 80015b0:	4351      	muls	r1, r2
 80015b2:	437a      	muls	r2, r7
 80015b4:	0c27      	lsrs	r7, r4, #16
 80015b6:	46bc      	mov	ip, r7
 80015b8:	185b      	adds	r3, r3, r1
 80015ba:	4463      	add	r3, ip
 80015bc:	4299      	cmp	r1, r3
 80015be:	d903      	bls.n	80015c8 <__aeabi_ddiv+0x2f4>
 80015c0:	2180      	movs	r1, #128	@ 0x80
 80015c2:	0249      	lsls	r1, r1, #9
 80015c4:	468c      	mov	ip, r1
 80015c6:	4462      	add	r2, ip
 80015c8:	0c19      	lsrs	r1, r3, #16
 80015ca:	0424      	lsls	r4, r4, #16
 80015cc:	041b      	lsls	r3, r3, #16
 80015ce:	0c24      	lsrs	r4, r4, #16
 80015d0:	188a      	adds	r2, r1, r2
 80015d2:	191c      	adds	r4, r3, r4
 80015d4:	4290      	cmp	r0, r2
 80015d6:	d302      	bcc.n	80015de <__aeabi_ddiv+0x30a>
 80015d8:	d116      	bne.n	8001608 <__aeabi_ddiv+0x334>
 80015da:	42a5      	cmp	r5, r4
 80015dc:	d214      	bcs.n	8001608 <__aeabi_ddiv+0x334>
 80015de:	465b      	mov	r3, fp
 80015e0:	9f00      	ldr	r7, [sp, #0]
 80015e2:	3b01      	subs	r3, #1
 80015e4:	444d      	add	r5, r9
 80015e6:	9305      	str	r3, [sp, #20]
 80015e8:	454d      	cmp	r5, r9
 80015ea:	419b      	sbcs	r3, r3
 80015ec:	46bc      	mov	ip, r7
 80015ee:	425b      	negs	r3, r3
 80015f0:	4463      	add	r3, ip
 80015f2:	18c0      	adds	r0, r0, r3
 80015f4:	4287      	cmp	r7, r0
 80015f6:	d300      	bcc.n	80015fa <__aeabi_ddiv+0x326>
 80015f8:	e102      	b.n	8001800 <__aeabi_ddiv+0x52c>
 80015fa:	4282      	cmp	r2, r0
 80015fc:	d900      	bls.n	8001600 <__aeabi_ddiv+0x32c>
 80015fe:	e129      	b.n	8001854 <__aeabi_ddiv+0x580>
 8001600:	d100      	bne.n	8001604 <__aeabi_ddiv+0x330>
 8001602:	e124      	b.n	800184e <__aeabi_ddiv+0x57a>
 8001604:	9b05      	ldr	r3, [sp, #20]
 8001606:	469b      	mov	fp, r3
 8001608:	1b2c      	subs	r4, r5, r4
 800160a:	42a5      	cmp	r5, r4
 800160c:	41ad      	sbcs	r5, r5
 800160e:	9b00      	ldr	r3, [sp, #0]
 8001610:	1a80      	subs	r0, r0, r2
 8001612:	426d      	negs	r5, r5
 8001614:	1b40      	subs	r0, r0, r5
 8001616:	4283      	cmp	r3, r0
 8001618:	d100      	bne.n	800161c <__aeabi_ddiv+0x348>
 800161a:	e10f      	b.n	800183c <__aeabi_ddiv+0x568>
 800161c:	9902      	ldr	r1, [sp, #8]
 800161e:	f7fe fe15 	bl	800024c <__aeabi_uidivmod>
 8001622:	9a03      	ldr	r2, [sp, #12]
 8001624:	040b      	lsls	r3, r1, #16
 8001626:	4342      	muls	r2, r0
 8001628:	0c21      	lsrs	r1, r4, #16
 800162a:	0005      	movs	r5, r0
 800162c:	4319      	orrs	r1, r3
 800162e:	428a      	cmp	r2, r1
 8001630:	d900      	bls.n	8001634 <__aeabi_ddiv+0x360>
 8001632:	e0cb      	b.n	80017cc <__aeabi_ddiv+0x4f8>
 8001634:	1a88      	subs	r0, r1, r2
 8001636:	9902      	ldr	r1, [sp, #8]
 8001638:	f7fe fe08 	bl	800024c <__aeabi_uidivmod>
 800163c:	9a03      	ldr	r2, [sp, #12]
 800163e:	0424      	lsls	r4, r4, #16
 8001640:	4342      	muls	r2, r0
 8001642:	0409      	lsls	r1, r1, #16
 8001644:	0c24      	lsrs	r4, r4, #16
 8001646:	0003      	movs	r3, r0
 8001648:	430c      	orrs	r4, r1
 800164a:	42a2      	cmp	r2, r4
 800164c:	d900      	bls.n	8001650 <__aeabi_ddiv+0x37c>
 800164e:	e0ca      	b.n	80017e6 <__aeabi_ddiv+0x512>
 8001650:	4641      	mov	r1, r8
 8001652:	1aa4      	subs	r4, r4, r2
 8001654:	042a      	lsls	r2, r5, #16
 8001656:	431a      	orrs	r2, r3
 8001658:	9f04      	ldr	r7, [sp, #16]
 800165a:	0413      	lsls	r3, r2, #16
 800165c:	0c1b      	lsrs	r3, r3, #16
 800165e:	4359      	muls	r1, r3
 8001660:	4640      	mov	r0, r8
 8001662:	437b      	muls	r3, r7
 8001664:	469c      	mov	ip, r3
 8001666:	0c15      	lsrs	r5, r2, #16
 8001668:	4368      	muls	r0, r5
 800166a:	0c0b      	lsrs	r3, r1, #16
 800166c:	4484      	add	ip, r0
 800166e:	4463      	add	r3, ip
 8001670:	437d      	muls	r5, r7
 8001672:	4298      	cmp	r0, r3
 8001674:	d903      	bls.n	800167e <__aeabi_ddiv+0x3aa>
 8001676:	2080      	movs	r0, #128	@ 0x80
 8001678:	0240      	lsls	r0, r0, #9
 800167a:	4684      	mov	ip, r0
 800167c:	4465      	add	r5, ip
 800167e:	0c18      	lsrs	r0, r3, #16
 8001680:	0409      	lsls	r1, r1, #16
 8001682:	041b      	lsls	r3, r3, #16
 8001684:	0c09      	lsrs	r1, r1, #16
 8001686:	1940      	adds	r0, r0, r5
 8001688:	185b      	adds	r3, r3, r1
 800168a:	4284      	cmp	r4, r0
 800168c:	d327      	bcc.n	80016de <__aeabi_ddiv+0x40a>
 800168e:	d023      	beq.n	80016d8 <__aeabi_ddiv+0x404>
 8001690:	2301      	movs	r3, #1
 8001692:	0035      	movs	r5, r6
 8001694:	431a      	orrs	r2, r3
 8001696:	4b94      	ldr	r3, [pc, #592]	@ (80018e8 <__aeabi_ddiv+0x614>)
 8001698:	4453      	add	r3, sl
 800169a:	2b00      	cmp	r3, #0
 800169c:	dd60      	ble.n	8001760 <__aeabi_ddiv+0x48c>
 800169e:	0751      	lsls	r1, r2, #29
 80016a0:	d000      	beq.n	80016a4 <__aeabi_ddiv+0x3d0>
 80016a2:	e086      	b.n	80017b2 <__aeabi_ddiv+0x4de>
 80016a4:	002e      	movs	r6, r5
 80016a6:	08d1      	lsrs	r1, r2, #3
 80016a8:	465a      	mov	r2, fp
 80016aa:	01d2      	lsls	r2, r2, #7
 80016ac:	d506      	bpl.n	80016bc <__aeabi_ddiv+0x3e8>
 80016ae:	465a      	mov	r2, fp
 80016b0:	4b8e      	ldr	r3, [pc, #568]	@ (80018ec <__aeabi_ddiv+0x618>)
 80016b2:	401a      	ands	r2, r3
 80016b4:	2380      	movs	r3, #128	@ 0x80
 80016b6:	4693      	mov	fp, r2
 80016b8:	00db      	lsls	r3, r3, #3
 80016ba:	4453      	add	r3, sl
 80016bc:	4a8c      	ldr	r2, [pc, #560]	@ (80018f0 <__aeabi_ddiv+0x61c>)
 80016be:	4293      	cmp	r3, r2
 80016c0:	dd00      	ble.n	80016c4 <__aeabi_ddiv+0x3f0>
 80016c2:	e680      	b.n	80013c6 <__aeabi_ddiv+0xf2>
 80016c4:	465a      	mov	r2, fp
 80016c6:	0752      	lsls	r2, r2, #29
 80016c8:	430a      	orrs	r2, r1
 80016ca:	4690      	mov	r8, r2
 80016cc:	465a      	mov	r2, fp
 80016ce:	055b      	lsls	r3, r3, #21
 80016d0:	0254      	lsls	r4, r2, #9
 80016d2:	0b24      	lsrs	r4, r4, #12
 80016d4:	0d5b      	lsrs	r3, r3, #21
 80016d6:	e669      	b.n	80013ac <__aeabi_ddiv+0xd8>
 80016d8:	0035      	movs	r5, r6
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d0db      	beq.n	8001696 <__aeabi_ddiv+0x3c2>
 80016de:	9d00      	ldr	r5, [sp, #0]
 80016e0:	1e51      	subs	r1, r2, #1
 80016e2:	46ac      	mov	ip, r5
 80016e4:	4464      	add	r4, ip
 80016e6:	42ac      	cmp	r4, r5
 80016e8:	d200      	bcs.n	80016ec <__aeabi_ddiv+0x418>
 80016ea:	e09e      	b.n	800182a <__aeabi_ddiv+0x556>
 80016ec:	4284      	cmp	r4, r0
 80016ee:	d200      	bcs.n	80016f2 <__aeabi_ddiv+0x41e>
 80016f0:	e0e1      	b.n	80018b6 <__aeabi_ddiv+0x5e2>
 80016f2:	d100      	bne.n	80016f6 <__aeabi_ddiv+0x422>
 80016f4:	e0ee      	b.n	80018d4 <__aeabi_ddiv+0x600>
 80016f6:	000a      	movs	r2, r1
 80016f8:	e7ca      	b.n	8001690 <__aeabi_ddiv+0x3bc>
 80016fa:	4542      	cmp	r2, r8
 80016fc:	d900      	bls.n	8001700 <__aeabi_ddiv+0x42c>
 80016fe:	e708      	b.n	8001512 <__aeabi_ddiv+0x23e>
 8001700:	464b      	mov	r3, r9
 8001702:	07dc      	lsls	r4, r3, #31
 8001704:	0858      	lsrs	r0, r3, #1
 8001706:	4643      	mov	r3, r8
 8001708:	085b      	lsrs	r3, r3, #1
 800170a:	431c      	orrs	r4, r3
 800170c:	4643      	mov	r3, r8
 800170e:	07dd      	lsls	r5, r3, #31
 8001710:	e706      	b.n	8001520 <__aeabi_ddiv+0x24c>
 8001712:	f001 fa83 	bl	8002c1c <__clzsi2>
 8001716:	2315      	movs	r3, #21
 8001718:	469c      	mov	ip, r3
 800171a:	4484      	add	ip, r0
 800171c:	0002      	movs	r2, r0
 800171e:	4663      	mov	r3, ip
 8001720:	3220      	adds	r2, #32
 8001722:	2b1c      	cmp	r3, #28
 8001724:	dc00      	bgt.n	8001728 <__aeabi_ddiv+0x454>
 8001726:	e692      	b.n	800144e <__aeabi_ddiv+0x17a>
 8001728:	0023      	movs	r3, r4
 800172a:	3808      	subs	r0, #8
 800172c:	4083      	lsls	r3, r0
 800172e:	4699      	mov	r9, r3
 8001730:	2300      	movs	r3, #0
 8001732:	4698      	mov	r8, r3
 8001734:	e69a      	b.n	800146c <__aeabi_ddiv+0x198>
 8001736:	f001 fa71 	bl	8002c1c <__clzsi2>
 800173a:	0002      	movs	r2, r0
 800173c:	0003      	movs	r3, r0
 800173e:	3215      	adds	r2, #21
 8001740:	3320      	adds	r3, #32
 8001742:	2a1c      	cmp	r2, #28
 8001744:	dc00      	bgt.n	8001748 <__aeabi_ddiv+0x474>
 8001746:	e65f      	b.n	8001408 <__aeabi_ddiv+0x134>
 8001748:	9900      	ldr	r1, [sp, #0]
 800174a:	3808      	subs	r0, #8
 800174c:	4081      	lsls	r1, r0
 800174e:	2200      	movs	r2, #0
 8001750:	468b      	mov	fp, r1
 8001752:	e666      	b.n	8001422 <__aeabi_ddiv+0x14e>
 8001754:	2200      	movs	r2, #0
 8001756:	002e      	movs	r6, r5
 8001758:	2400      	movs	r4, #0
 800175a:	4690      	mov	r8, r2
 800175c:	4b65      	ldr	r3, [pc, #404]	@ (80018f4 <__aeabi_ddiv+0x620>)
 800175e:	e625      	b.n	80013ac <__aeabi_ddiv+0xd8>
 8001760:	002e      	movs	r6, r5
 8001762:	2101      	movs	r1, #1
 8001764:	1ac9      	subs	r1, r1, r3
 8001766:	2938      	cmp	r1, #56	@ 0x38
 8001768:	dd00      	ble.n	800176c <__aeabi_ddiv+0x498>
 800176a:	e61b      	b.n	80013a4 <__aeabi_ddiv+0xd0>
 800176c:	291f      	cmp	r1, #31
 800176e:	dc7e      	bgt.n	800186e <__aeabi_ddiv+0x59a>
 8001770:	4861      	ldr	r0, [pc, #388]	@ (80018f8 <__aeabi_ddiv+0x624>)
 8001772:	0014      	movs	r4, r2
 8001774:	4450      	add	r0, sl
 8001776:	465b      	mov	r3, fp
 8001778:	4082      	lsls	r2, r0
 800177a:	4083      	lsls	r3, r0
 800177c:	40cc      	lsrs	r4, r1
 800177e:	1e50      	subs	r0, r2, #1
 8001780:	4182      	sbcs	r2, r0
 8001782:	4323      	orrs	r3, r4
 8001784:	431a      	orrs	r2, r3
 8001786:	465b      	mov	r3, fp
 8001788:	40cb      	lsrs	r3, r1
 800178a:	0751      	lsls	r1, r2, #29
 800178c:	d009      	beq.n	80017a2 <__aeabi_ddiv+0x4ce>
 800178e:	210f      	movs	r1, #15
 8001790:	4011      	ands	r1, r2
 8001792:	2904      	cmp	r1, #4
 8001794:	d005      	beq.n	80017a2 <__aeabi_ddiv+0x4ce>
 8001796:	1d11      	adds	r1, r2, #4
 8001798:	4291      	cmp	r1, r2
 800179a:	4192      	sbcs	r2, r2
 800179c:	4252      	negs	r2, r2
 800179e:	189b      	adds	r3, r3, r2
 80017a0:	000a      	movs	r2, r1
 80017a2:	0219      	lsls	r1, r3, #8
 80017a4:	d400      	bmi.n	80017a8 <__aeabi_ddiv+0x4d4>
 80017a6:	e09b      	b.n	80018e0 <__aeabi_ddiv+0x60c>
 80017a8:	2200      	movs	r2, #0
 80017aa:	2301      	movs	r3, #1
 80017ac:	2400      	movs	r4, #0
 80017ae:	4690      	mov	r8, r2
 80017b0:	e5fc      	b.n	80013ac <__aeabi_ddiv+0xd8>
 80017b2:	210f      	movs	r1, #15
 80017b4:	4011      	ands	r1, r2
 80017b6:	2904      	cmp	r1, #4
 80017b8:	d100      	bne.n	80017bc <__aeabi_ddiv+0x4e8>
 80017ba:	e773      	b.n	80016a4 <__aeabi_ddiv+0x3d0>
 80017bc:	1d11      	adds	r1, r2, #4
 80017be:	4291      	cmp	r1, r2
 80017c0:	4192      	sbcs	r2, r2
 80017c2:	4252      	negs	r2, r2
 80017c4:	002e      	movs	r6, r5
 80017c6:	08c9      	lsrs	r1, r1, #3
 80017c8:	4493      	add	fp, r2
 80017ca:	e76d      	b.n	80016a8 <__aeabi_ddiv+0x3d4>
 80017cc:	9b00      	ldr	r3, [sp, #0]
 80017ce:	3d01      	subs	r5, #1
 80017d0:	469c      	mov	ip, r3
 80017d2:	4461      	add	r1, ip
 80017d4:	428b      	cmp	r3, r1
 80017d6:	d900      	bls.n	80017da <__aeabi_ddiv+0x506>
 80017d8:	e72c      	b.n	8001634 <__aeabi_ddiv+0x360>
 80017da:	428a      	cmp	r2, r1
 80017dc:	d800      	bhi.n	80017e0 <__aeabi_ddiv+0x50c>
 80017de:	e729      	b.n	8001634 <__aeabi_ddiv+0x360>
 80017e0:	1e85      	subs	r5, r0, #2
 80017e2:	4461      	add	r1, ip
 80017e4:	e726      	b.n	8001634 <__aeabi_ddiv+0x360>
 80017e6:	9900      	ldr	r1, [sp, #0]
 80017e8:	3b01      	subs	r3, #1
 80017ea:	468c      	mov	ip, r1
 80017ec:	4464      	add	r4, ip
 80017ee:	42a1      	cmp	r1, r4
 80017f0:	d900      	bls.n	80017f4 <__aeabi_ddiv+0x520>
 80017f2:	e72d      	b.n	8001650 <__aeabi_ddiv+0x37c>
 80017f4:	42a2      	cmp	r2, r4
 80017f6:	d800      	bhi.n	80017fa <__aeabi_ddiv+0x526>
 80017f8:	e72a      	b.n	8001650 <__aeabi_ddiv+0x37c>
 80017fa:	1e83      	subs	r3, r0, #2
 80017fc:	4464      	add	r4, ip
 80017fe:	e727      	b.n	8001650 <__aeabi_ddiv+0x37c>
 8001800:	4287      	cmp	r7, r0
 8001802:	d000      	beq.n	8001806 <__aeabi_ddiv+0x532>
 8001804:	e6fe      	b.n	8001604 <__aeabi_ddiv+0x330>
 8001806:	45a9      	cmp	r9, r5
 8001808:	d900      	bls.n	800180c <__aeabi_ddiv+0x538>
 800180a:	e6fb      	b.n	8001604 <__aeabi_ddiv+0x330>
 800180c:	e6f5      	b.n	80015fa <__aeabi_ddiv+0x326>
 800180e:	42a2      	cmp	r2, r4
 8001810:	d800      	bhi.n	8001814 <__aeabi_ddiv+0x540>
 8001812:	e6b9      	b.n	8001588 <__aeabi_ddiv+0x2b4>
 8001814:	1e83      	subs	r3, r0, #2
 8001816:	4464      	add	r4, ip
 8001818:	e6b6      	b.n	8001588 <__aeabi_ddiv+0x2b4>
 800181a:	428a      	cmp	r2, r1
 800181c:	d800      	bhi.n	8001820 <__aeabi_ddiv+0x54c>
 800181e:	e69f      	b.n	8001560 <__aeabi_ddiv+0x28c>
 8001820:	46bc      	mov	ip, r7
 8001822:	1e83      	subs	r3, r0, #2
 8001824:	4698      	mov	r8, r3
 8001826:	4461      	add	r1, ip
 8001828:	e69a      	b.n	8001560 <__aeabi_ddiv+0x28c>
 800182a:	000a      	movs	r2, r1
 800182c:	4284      	cmp	r4, r0
 800182e:	d000      	beq.n	8001832 <__aeabi_ddiv+0x55e>
 8001830:	e72e      	b.n	8001690 <__aeabi_ddiv+0x3bc>
 8001832:	454b      	cmp	r3, r9
 8001834:	d000      	beq.n	8001838 <__aeabi_ddiv+0x564>
 8001836:	e72b      	b.n	8001690 <__aeabi_ddiv+0x3bc>
 8001838:	0035      	movs	r5, r6
 800183a:	e72c      	b.n	8001696 <__aeabi_ddiv+0x3c2>
 800183c:	4b2a      	ldr	r3, [pc, #168]	@ (80018e8 <__aeabi_ddiv+0x614>)
 800183e:	4a2f      	ldr	r2, [pc, #188]	@ (80018fc <__aeabi_ddiv+0x628>)
 8001840:	4453      	add	r3, sl
 8001842:	4592      	cmp	sl, r2
 8001844:	db43      	blt.n	80018ce <__aeabi_ddiv+0x5fa>
 8001846:	2201      	movs	r2, #1
 8001848:	2100      	movs	r1, #0
 800184a:	4493      	add	fp, r2
 800184c:	e72c      	b.n	80016a8 <__aeabi_ddiv+0x3d4>
 800184e:	42ac      	cmp	r4, r5
 8001850:	d800      	bhi.n	8001854 <__aeabi_ddiv+0x580>
 8001852:	e6d7      	b.n	8001604 <__aeabi_ddiv+0x330>
 8001854:	2302      	movs	r3, #2
 8001856:	425b      	negs	r3, r3
 8001858:	469c      	mov	ip, r3
 800185a:	9900      	ldr	r1, [sp, #0]
 800185c:	444d      	add	r5, r9
 800185e:	454d      	cmp	r5, r9
 8001860:	419b      	sbcs	r3, r3
 8001862:	44e3      	add	fp, ip
 8001864:	468c      	mov	ip, r1
 8001866:	425b      	negs	r3, r3
 8001868:	4463      	add	r3, ip
 800186a:	18c0      	adds	r0, r0, r3
 800186c:	e6cc      	b.n	8001608 <__aeabi_ddiv+0x334>
 800186e:	201f      	movs	r0, #31
 8001870:	4240      	negs	r0, r0
 8001872:	1ac3      	subs	r3, r0, r3
 8001874:	4658      	mov	r0, fp
 8001876:	40d8      	lsrs	r0, r3
 8001878:	2920      	cmp	r1, #32
 800187a:	d004      	beq.n	8001886 <__aeabi_ddiv+0x5b2>
 800187c:	4659      	mov	r1, fp
 800187e:	4b20      	ldr	r3, [pc, #128]	@ (8001900 <__aeabi_ddiv+0x62c>)
 8001880:	4453      	add	r3, sl
 8001882:	4099      	lsls	r1, r3
 8001884:	430a      	orrs	r2, r1
 8001886:	1e53      	subs	r3, r2, #1
 8001888:	419a      	sbcs	r2, r3
 800188a:	2307      	movs	r3, #7
 800188c:	0019      	movs	r1, r3
 800188e:	4302      	orrs	r2, r0
 8001890:	2400      	movs	r4, #0
 8001892:	4011      	ands	r1, r2
 8001894:	4213      	tst	r3, r2
 8001896:	d009      	beq.n	80018ac <__aeabi_ddiv+0x5d8>
 8001898:	3308      	adds	r3, #8
 800189a:	4013      	ands	r3, r2
 800189c:	2b04      	cmp	r3, #4
 800189e:	d01d      	beq.n	80018dc <__aeabi_ddiv+0x608>
 80018a0:	1d13      	adds	r3, r2, #4
 80018a2:	4293      	cmp	r3, r2
 80018a4:	4189      	sbcs	r1, r1
 80018a6:	001a      	movs	r2, r3
 80018a8:	4249      	negs	r1, r1
 80018aa:	0749      	lsls	r1, r1, #29
 80018ac:	08d2      	lsrs	r2, r2, #3
 80018ae:	430a      	orrs	r2, r1
 80018b0:	4690      	mov	r8, r2
 80018b2:	2300      	movs	r3, #0
 80018b4:	e57a      	b.n	80013ac <__aeabi_ddiv+0xd8>
 80018b6:	4649      	mov	r1, r9
 80018b8:	9f00      	ldr	r7, [sp, #0]
 80018ba:	004d      	lsls	r5, r1, #1
 80018bc:	454d      	cmp	r5, r9
 80018be:	4189      	sbcs	r1, r1
 80018c0:	46bc      	mov	ip, r7
 80018c2:	4249      	negs	r1, r1
 80018c4:	4461      	add	r1, ip
 80018c6:	46a9      	mov	r9, r5
 80018c8:	3a02      	subs	r2, #2
 80018ca:	1864      	adds	r4, r4, r1
 80018cc:	e7ae      	b.n	800182c <__aeabi_ddiv+0x558>
 80018ce:	2201      	movs	r2, #1
 80018d0:	4252      	negs	r2, r2
 80018d2:	e746      	b.n	8001762 <__aeabi_ddiv+0x48e>
 80018d4:	4599      	cmp	r9, r3
 80018d6:	d3ee      	bcc.n	80018b6 <__aeabi_ddiv+0x5e2>
 80018d8:	000a      	movs	r2, r1
 80018da:	e7aa      	b.n	8001832 <__aeabi_ddiv+0x55e>
 80018dc:	2100      	movs	r1, #0
 80018de:	e7e5      	b.n	80018ac <__aeabi_ddiv+0x5d8>
 80018e0:	0759      	lsls	r1, r3, #29
 80018e2:	025b      	lsls	r3, r3, #9
 80018e4:	0b1c      	lsrs	r4, r3, #12
 80018e6:	e7e1      	b.n	80018ac <__aeabi_ddiv+0x5d8>
 80018e8:	000003ff 	.word	0x000003ff
 80018ec:	feffffff 	.word	0xfeffffff
 80018f0:	000007fe 	.word	0x000007fe
 80018f4:	000007ff 	.word	0x000007ff
 80018f8:	0000041e 	.word	0x0000041e
 80018fc:	fffffc02 	.word	0xfffffc02
 8001900:	0000043e 	.word	0x0000043e

08001904 <__eqdf2>:
 8001904:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001906:	4657      	mov	r7, sl
 8001908:	46de      	mov	lr, fp
 800190a:	464e      	mov	r6, r9
 800190c:	4645      	mov	r5, r8
 800190e:	b5e0      	push	{r5, r6, r7, lr}
 8001910:	000d      	movs	r5, r1
 8001912:	0004      	movs	r4, r0
 8001914:	0fe8      	lsrs	r0, r5, #31
 8001916:	4683      	mov	fp, r0
 8001918:	0309      	lsls	r1, r1, #12
 800191a:	0fd8      	lsrs	r0, r3, #31
 800191c:	0b09      	lsrs	r1, r1, #12
 800191e:	4682      	mov	sl, r0
 8001920:	4819      	ldr	r0, [pc, #100]	@ (8001988 <__eqdf2+0x84>)
 8001922:	468c      	mov	ip, r1
 8001924:	031f      	lsls	r7, r3, #12
 8001926:	0069      	lsls	r1, r5, #1
 8001928:	005e      	lsls	r6, r3, #1
 800192a:	0d49      	lsrs	r1, r1, #21
 800192c:	0b3f      	lsrs	r7, r7, #12
 800192e:	0d76      	lsrs	r6, r6, #21
 8001930:	4281      	cmp	r1, r0
 8001932:	d018      	beq.n	8001966 <__eqdf2+0x62>
 8001934:	4286      	cmp	r6, r0
 8001936:	d00f      	beq.n	8001958 <__eqdf2+0x54>
 8001938:	2001      	movs	r0, #1
 800193a:	42b1      	cmp	r1, r6
 800193c:	d10d      	bne.n	800195a <__eqdf2+0x56>
 800193e:	45bc      	cmp	ip, r7
 8001940:	d10b      	bne.n	800195a <__eqdf2+0x56>
 8001942:	4294      	cmp	r4, r2
 8001944:	d109      	bne.n	800195a <__eqdf2+0x56>
 8001946:	45d3      	cmp	fp, sl
 8001948:	d01c      	beq.n	8001984 <__eqdf2+0x80>
 800194a:	2900      	cmp	r1, #0
 800194c:	d105      	bne.n	800195a <__eqdf2+0x56>
 800194e:	4660      	mov	r0, ip
 8001950:	4320      	orrs	r0, r4
 8001952:	1e43      	subs	r3, r0, #1
 8001954:	4198      	sbcs	r0, r3
 8001956:	e000      	b.n	800195a <__eqdf2+0x56>
 8001958:	2001      	movs	r0, #1
 800195a:	bcf0      	pop	{r4, r5, r6, r7}
 800195c:	46bb      	mov	fp, r7
 800195e:	46b2      	mov	sl, r6
 8001960:	46a9      	mov	r9, r5
 8001962:	46a0      	mov	r8, r4
 8001964:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001966:	2001      	movs	r0, #1
 8001968:	428e      	cmp	r6, r1
 800196a:	d1f6      	bne.n	800195a <__eqdf2+0x56>
 800196c:	4661      	mov	r1, ip
 800196e:	4339      	orrs	r1, r7
 8001970:	000f      	movs	r7, r1
 8001972:	4317      	orrs	r7, r2
 8001974:	4327      	orrs	r7, r4
 8001976:	d1f0      	bne.n	800195a <__eqdf2+0x56>
 8001978:	465b      	mov	r3, fp
 800197a:	4652      	mov	r2, sl
 800197c:	1a98      	subs	r0, r3, r2
 800197e:	1e43      	subs	r3, r0, #1
 8001980:	4198      	sbcs	r0, r3
 8001982:	e7ea      	b.n	800195a <__eqdf2+0x56>
 8001984:	2000      	movs	r0, #0
 8001986:	e7e8      	b.n	800195a <__eqdf2+0x56>
 8001988:	000007ff 	.word	0x000007ff

0800198c <__gedf2>:
 800198c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800198e:	4657      	mov	r7, sl
 8001990:	464e      	mov	r6, r9
 8001992:	4645      	mov	r5, r8
 8001994:	46de      	mov	lr, fp
 8001996:	b5e0      	push	{r5, r6, r7, lr}
 8001998:	000d      	movs	r5, r1
 800199a:	030e      	lsls	r6, r1, #12
 800199c:	0049      	lsls	r1, r1, #1
 800199e:	0d49      	lsrs	r1, r1, #21
 80019a0:	468a      	mov	sl, r1
 80019a2:	0fdf      	lsrs	r7, r3, #31
 80019a4:	0fe9      	lsrs	r1, r5, #31
 80019a6:	46bc      	mov	ip, r7
 80019a8:	b083      	sub	sp, #12
 80019aa:	4f2f      	ldr	r7, [pc, #188]	@ (8001a68 <__gedf2+0xdc>)
 80019ac:	0004      	movs	r4, r0
 80019ae:	4680      	mov	r8, r0
 80019b0:	9101      	str	r1, [sp, #4]
 80019b2:	0058      	lsls	r0, r3, #1
 80019b4:	0319      	lsls	r1, r3, #12
 80019b6:	4691      	mov	r9, r2
 80019b8:	0b36      	lsrs	r6, r6, #12
 80019ba:	0b09      	lsrs	r1, r1, #12
 80019bc:	0d40      	lsrs	r0, r0, #21
 80019be:	45ba      	cmp	sl, r7
 80019c0:	d01d      	beq.n	80019fe <__gedf2+0x72>
 80019c2:	42b8      	cmp	r0, r7
 80019c4:	d00d      	beq.n	80019e2 <__gedf2+0x56>
 80019c6:	4657      	mov	r7, sl
 80019c8:	2f00      	cmp	r7, #0
 80019ca:	d12a      	bne.n	8001a22 <__gedf2+0x96>
 80019cc:	4334      	orrs	r4, r6
 80019ce:	2800      	cmp	r0, #0
 80019d0:	d124      	bne.n	8001a1c <__gedf2+0x90>
 80019d2:	430a      	orrs	r2, r1
 80019d4:	d036      	beq.n	8001a44 <__gedf2+0xb8>
 80019d6:	2c00      	cmp	r4, #0
 80019d8:	d141      	bne.n	8001a5e <__gedf2+0xd2>
 80019da:	4663      	mov	r3, ip
 80019dc:	0058      	lsls	r0, r3, #1
 80019de:	3801      	subs	r0, #1
 80019e0:	e015      	b.n	8001a0e <__gedf2+0x82>
 80019e2:	4311      	orrs	r1, r2
 80019e4:	d138      	bne.n	8001a58 <__gedf2+0xcc>
 80019e6:	4653      	mov	r3, sl
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d101      	bne.n	80019f0 <__gedf2+0x64>
 80019ec:	4326      	orrs	r6, r4
 80019ee:	d0f4      	beq.n	80019da <__gedf2+0x4e>
 80019f0:	9b01      	ldr	r3, [sp, #4]
 80019f2:	4563      	cmp	r3, ip
 80019f4:	d107      	bne.n	8001a06 <__gedf2+0x7a>
 80019f6:	9b01      	ldr	r3, [sp, #4]
 80019f8:	0058      	lsls	r0, r3, #1
 80019fa:	3801      	subs	r0, #1
 80019fc:	e007      	b.n	8001a0e <__gedf2+0x82>
 80019fe:	4326      	orrs	r6, r4
 8001a00:	d12a      	bne.n	8001a58 <__gedf2+0xcc>
 8001a02:	4550      	cmp	r0, sl
 8001a04:	d021      	beq.n	8001a4a <__gedf2+0xbe>
 8001a06:	2001      	movs	r0, #1
 8001a08:	9b01      	ldr	r3, [sp, #4]
 8001a0a:	425f      	negs	r7, r3
 8001a0c:	4338      	orrs	r0, r7
 8001a0e:	b003      	add	sp, #12
 8001a10:	bcf0      	pop	{r4, r5, r6, r7}
 8001a12:	46bb      	mov	fp, r7
 8001a14:	46b2      	mov	sl, r6
 8001a16:	46a9      	mov	r9, r5
 8001a18:	46a0      	mov	r8, r4
 8001a1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a1c:	2c00      	cmp	r4, #0
 8001a1e:	d0dc      	beq.n	80019da <__gedf2+0x4e>
 8001a20:	e7e6      	b.n	80019f0 <__gedf2+0x64>
 8001a22:	2800      	cmp	r0, #0
 8001a24:	d0ef      	beq.n	8001a06 <__gedf2+0x7a>
 8001a26:	9b01      	ldr	r3, [sp, #4]
 8001a28:	4563      	cmp	r3, ip
 8001a2a:	d1ec      	bne.n	8001a06 <__gedf2+0x7a>
 8001a2c:	4582      	cmp	sl, r0
 8001a2e:	dcea      	bgt.n	8001a06 <__gedf2+0x7a>
 8001a30:	dbe1      	blt.n	80019f6 <__gedf2+0x6a>
 8001a32:	428e      	cmp	r6, r1
 8001a34:	d8e7      	bhi.n	8001a06 <__gedf2+0x7a>
 8001a36:	d1de      	bne.n	80019f6 <__gedf2+0x6a>
 8001a38:	45c8      	cmp	r8, r9
 8001a3a:	d8e4      	bhi.n	8001a06 <__gedf2+0x7a>
 8001a3c:	2000      	movs	r0, #0
 8001a3e:	45c8      	cmp	r8, r9
 8001a40:	d2e5      	bcs.n	8001a0e <__gedf2+0x82>
 8001a42:	e7d8      	b.n	80019f6 <__gedf2+0x6a>
 8001a44:	2c00      	cmp	r4, #0
 8001a46:	d0e2      	beq.n	8001a0e <__gedf2+0x82>
 8001a48:	e7dd      	b.n	8001a06 <__gedf2+0x7a>
 8001a4a:	4311      	orrs	r1, r2
 8001a4c:	d104      	bne.n	8001a58 <__gedf2+0xcc>
 8001a4e:	9b01      	ldr	r3, [sp, #4]
 8001a50:	4563      	cmp	r3, ip
 8001a52:	d1d8      	bne.n	8001a06 <__gedf2+0x7a>
 8001a54:	2000      	movs	r0, #0
 8001a56:	e7da      	b.n	8001a0e <__gedf2+0x82>
 8001a58:	2002      	movs	r0, #2
 8001a5a:	4240      	negs	r0, r0
 8001a5c:	e7d7      	b.n	8001a0e <__gedf2+0x82>
 8001a5e:	9b01      	ldr	r3, [sp, #4]
 8001a60:	4563      	cmp	r3, ip
 8001a62:	d0e6      	beq.n	8001a32 <__gedf2+0xa6>
 8001a64:	e7cf      	b.n	8001a06 <__gedf2+0x7a>
 8001a66:	46c0      	nop			@ (mov r8, r8)
 8001a68:	000007ff 	.word	0x000007ff

08001a6c <__ledf2>:
 8001a6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a6e:	4657      	mov	r7, sl
 8001a70:	464e      	mov	r6, r9
 8001a72:	4645      	mov	r5, r8
 8001a74:	46de      	mov	lr, fp
 8001a76:	b5e0      	push	{r5, r6, r7, lr}
 8001a78:	000d      	movs	r5, r1
 8001a7a:	030e      	lsls	r6, r1, #12
 8001a7c:	0049      	lsls	r1, r1, #1
 8001a7e:	0d49      	lsrs	r1, r1, #21
 8001a80:	468a      	mov	sl, r1
 8001a82:	0fdf      	lsrs	r7, r3, #31
 8001a84:	0fe9      	lsrs	r1, r5, #31
 8001a86:	46bc      	mov	ip, r7
 8001a88:	b083      	sub	sp, #12
 8001a8a:	4f2e      	ldr	r7, [pc, #184]	@ (8001b44 <__ledf2+0xd8>)
 8001a8c:	0004      	movs	r4, r0
 8001a8e:	4680      	mov	r8, r0
 8001a90:	9101      	str	r1, [sp, #4]
 8001a92:	0058      	lsls	r0, r3, #1
 8001a94:	0319      	lsls	r1, r3, #12
 8001a96:	4691      	mov	r9, r2
 8001a98:	0b36      	lsrs	r6, r6, #12
 8001a9a:	0b09      	lsrs	r1, r1, #12
 8001a9c:	0d40      	lsrs	r0, r0, #21
 8001a9e:	45ba      	cmp	sl, r7
 8001aa0:	d01e      	beq.n	8001ae0 <__ledf2+0x74>
 8001aa2:	42b8      	cmp	r0, r7
 8001aa4:	d00d      	beq.n	8001ac2 <__ledf2+0x56>
 8001aa6:	4657      	mov	r7, sl
 8001aa8:	2f00      	cmp	r7, #0
 8001aaa:	d127      	bne.n	8001afc <__ledf2+0x90>
 8001aac:	4334      	orrs	r4, r6
 8001aae:	2800      	cmp	r0, #0
 8001ab0:	d133      	bne.n	8001b1a <__ledf2+0xae>
 8001ab2:	430a      	orrs	r2, r1
 8001ab4:	d034      	beq.n	8001b20 <__ledf2+0xb4>
 8001ab6:	2c00      	cmp	r4, #0
 8001ab8:	d140      	bne.n	8001b3c <__ledf2+0xd0>
 8001aba:	4663      	mov	r3, ip
 8001abc:	0058      	lsls	r0, r3, #1
 8001abe:	3801      	subs	r0, #1
 8001ac0:	e015      	b.n	8001aee <__ledf2+0x82>
 8001ac2:	4311      	orrs	r1, r2
 8001ac4:	d112      	bne.n	8001aec <__ledf2+0x80>
 8001ac6:	4653      	mov	r3, sl
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d101      	bne.n	8001ad0 <__ledf2+0x64>
 8001acc:	4326      	orrs	r6, r4
 8001ace:	d0f4      	beq.n	8001aba <__ledf2+0x4e>
 8001ad0:	9b01      	ldr	r3, [sp, #4]
 8001ad2:	4563      	cmp	r3, ip
 8001ad4:	d01d      	beq.n	8001b12 <__ledf2+0xa6>
 8001ad6:	2001      	movs	r0, #1
 8001ad8:	9b01      	ldr	r3, [sp, #4]
 8001ada:	425f      	negs	r7, r3
 8001adc:	4338      	orrs	r0, r7
 8001ade:	e006      	b.n	8001aee <__ledf2+0x82>
 8001ae0:	4326      	orrs	r6, r4
 8001ae2:	d103      	bne.n	8001aec <__ledf2+0x80>
 8001ae4:	4550      	cmp	r0, sl
 8001ae6:	d1f6      	bne.n	8001ad6 <__ledf2+0x6a>
 8001ae8:	4311      	orrs	r1, r2
 8001aea:	d01c      	beq.n	8001b26 <__ledf2+0xba>
 8001aec:	2002      	movs	r0, #2
 8001aee:	b003      	add	sp, #12
 8001af0:	bcf0      	pop	{r4, r5, r6, r7}
 8001af2:	46bb      	mov	fp, r7
 8001af4:	46b2      	mov	sl, r6
 8001af6:	46a9      	mov	r9, r5
 8001af8:	46a0      	mov	r8, r4
 8001afa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001afc:	2800      	cmp	r0, #0
 8001afe:	d0ea      	beq.n	8001ad6 <__ledf2+0x6a>
 8001b00:	9b01      	ldr	r3, [sp, #4]
 8001b02:	4563      	cmp	r3, ip
 8001b04:	d1e7      	bne.n	8001ad6 <__ledf2+0x6a>
 8001b06:	4582      	cmp	sl, r0
 8001b08:	dce5      	bgt.n	8001ad6 <__ledf2+0x6a>
 8001b0a:	db02      	blt.n	8001b12 <__ledf2+0xa6>
 8001b0c:	428e      	cmp	r6, r1
 8001b0e:	d8e2      	bhi.n	8001ad6 <__ledf2+0x6a>
 8001b10:	d00e      	beq.n	8001b30 <__ledf2+0xc4>
 8001b12:	9b01      	ldr	r3, [sp, #4]
 8001b14:	0058      	lsls	r0, r3, #1
 8001b16:	3801      	subs	r0, #1
 8001b18:	e7e9      	b.n	8001aee <__ledf2+0x82>
 8001b1a:	2c00      	cmp	r4, #0
 8001b1c:	d0cd      	beq.n	8001aba <__ledf2+0x4e>
 8001b1e:	e7d7      	b.n	8001ad0 <__ledf2+0x64>
 8001b20:	2c00      	cmp	r4, #0
 8001b22:	d0e4      	beq.n	8001aee <__ledf2+0x82>
 8001b24:	e7d7      	b.n	8001ad6 <__ledf2+0x6a>
 8001b26:	9b01      	ldr	r3, [sp, #4]
 8001b28:	2000      	movs	r0, #0
 8001b2a:	4563      	cmp	r3, ip
 8001b2c:	d0df      	beq.n	8001aee <__ledf2+0x82>
 8001b2e:	e7d2      	b.n	8001ad6 <__ledf2+0x6a>
 8001b30:	45c8      	cmp	r8, r9
 8001b32:	d8d0      	bhi.n	8001ad6 <__ledf2+0x6a>
 8001b34:	2000      	movs	r0, #0
 8001b36:	45c8      	cmp	r8, r9
 8001b38:	d2d9      	bcs.n	8001aee <__ledf2+0x82>
 8001b3a:	e7ea      	b.n	8001b12 <__ledf2+0xa6>
 8001b3c:	9b01      	ldr	r3, [sp, #4]
 8001b3e:	4563      	cmp	r3, ip
 8001b40:	d0e4      	beq.n	8001b0c <__ledf2+0xa0>
 8001b42:	e7c8      	b.n	8001ad6 <__ledf2+0x6a>
 8001b44:	000007ff 	.word	0x000007ff

08001b48 <__aeabi_dmul>:
 8001b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b4a:	4657      	mov	r7, sl
 8001b4c:	464e      	mov	r6, r9
 8001b4e:	46de      	mov	lr, fp
 8001b50:	4645      	mov	r5, r8
 8001b52:	b5e0      	push	{r5, r6, r7, lr}
 8001b54:	001f      	movs	r7, r3
 8001b56:	030b      	lsls	r3, r1, #12
 8001b58:	0b1b      	lsrs	r3, r3, #12
 8001b5a:	0016      	movs	r6, r2
 8001b5c:	469a      	mov	sl, r3
 8001b5e:	0fca      	lsrs	r2, r1, #31
 8001b60:	004b      	lsls	r3, r1, #1
 8001b62:	0004      	movs	r4, r0
 8001b64:	4691      	mov	r9, r2
 8001b66:	b085      	sub	sp, #20
 8001b68:	0d5b      	lsrs	r3, r3, #21
 8001b6a:	d100      	bne.n	8001b6e <__aeabi_dmul+0x26>
 8001b6c:	e1cf      	b.n	8001f0e <__aeabi_dmul+0x3c6>
 8001b6e:	4acd      	ldr	r2, [pc, #820]	@ (8001ea4 <__aeabi_dmul+0x35c>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d055      	beq.n	8001c20 <__aeabi_dmul+0xd8>
 8001b74:	4651      	mov	r1, sl
 8001b76:	0f42      	lsrs	r2, r0, #29
 8001b78:	00c9      	lsls	r1, r1, #3
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	2180      	movs	r1, #128	@ 0x80
 8001b7e:	0409      	lsls	r1, r1, #16
 8001b80:	4311      	orrs	r1, r2
 8001b82:	00c2      	lsls	r2, r0, #3
 8001b84:	4690      	mov	r8, r2
 8001b86:	4ac8      	ldr	r2, [pc, #800]	@ (8001ea8 <__aeabi_dmul+0x360>)
 8001b88:	468a      	mov	sl, r1
 8001b8a:	4693      	mov	fp, r2
 8001b8c:	449b      	add	fp, r3
 8001b8e:	2300      	movs	r3, #0
 8001b90:	2500      	movs	r5, #0
 8001b92:	9302      	str	r3, [sp, #8]
 8001b94:	033c      	lsls	r4, r7, #12
 8001b96:	007b      	lsls	r3, r7, #1
 8001b98:	0ffa      	lsrs	r2, r7, #31
 8001b9a:	9601      	str	r6, [sp, #4]
 8001b9c:	0b24      	lsrs	r4, r4, #12
 8001b9e:	0d5b      	lsrs	r3, r3, #21
 8001ba0:	9200      	str	r2, [sp, #0]
 8001ba2:	d100      	bne.n	8001ba6 <__aeabi_dmul+0x5e>
 8001ba4:	e188      	b.n	8001eb8 <__aeabi_dmul+0x370>
 8001ba6:	4abf      	ldr	r2, [pc, #764]	@ (8001ea4 <__aeabi_dmul+0x35c>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d100      	bne.n	8001bae <__aeabi_dmul+0x66>
 8001bac:	e092      	b.n	8001cd4 <__aeabi_dmul+0x18c>
 8001bae:	4abe      	ldr	r2, [pc, #760]	@ (8001ea8 <__aeabi_dmul+0x360>)
 8001bb0:	4694      	mov	ip, r2
 8001bb2:	4463      	add	r3, ip
 8001bb4:	449b      	add	fp, r3
 8001bb6:	2d0a      	cmp	r5, #10
 8001bb8:	dc42      	bgt.n	8001c40 <__aeabi_dmul+0xf8>
 8001bba:	00e4      	lsls	r4, r4, #3
 8001bbc:	0f73      	lsrs	r3, r6, #29
 8001bbe:	4323      	orrs	r3, r4
 8001bc0:	2480      	movs	r4, #128	@ 0x80
 8001bc2:	4649      	mov	r1, r9
 8001bc4:	0424      	lsls	r4, r4, #16
 8001bc6:	431c      	orrs	r4, r3
 8001bc8:	00f3      	lsls	r3, r6, #3
 8001bca:	9301      	str	r3, [sp, #4]
 8001bcc:	9b00      	ldr	r3, [sp, #0]
 8001bce:	2000      	movs	r0, #0
 8001bd0:	4059      	eors	r1, r3
 8001bd2:	b2cb      	uxtb	r3, r1
 8001bd4:	9303      	str	r3, [sp, #12]
 8001bd6:	2d02      	cmp	r5, #2
 8001bd8:	dc00      	bgt.n	8001bdc <__aeabi_dmul+0x94>
 8001bda:	e094      	b.n	8001d06 <__aeabi_dmul+0x1be>
 8001bdc:	2301      	movs	r3, #1
 8001bde:	40ab      	lsls	r3, r5
 8001be0:	001d      	movs	r5, r3
 8001be2:	23a6      	movs	r3, #166	@ 0xa6
 8001be4:	002a      	movs	r2, r5
 8001be6:	00db      	lsls	r3, r3, #3
 8001be8:	401a      	ands	r2, r3
 8001bea:	421d      	tst	r5, r3
 8001bec:	d000      	beq.n	8001bf0 <__aeabi_dmul+0xa8>
 8001bee:	e229      	b.n	8002044 <__aeabi_dmul+0x4fc>
 8001bf0:	2390      	movs	r3, #144	@ 0x90
 8001bf2:	009b      	lsls	r3, r3, #2
 8001bf4:	421d      	tst	r5, r3
 8001bf6:	d100      	bne.n	8001bfa <__aeabi_dmul+0xb2>
 8001bf8:	e24d      	b.n	8002096 <__aeabi_dmul+0x54e>
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	2480      	movs	r4, #128	@ 0x80
 8001bfe:	4699      	mov	r9, r3
 8001c00:	0324      	lsls	r4, r4, #12
 8001c02:	4ba8      	ldr	r3, [pc, #672]	@ (8001ea4 <__aeabi_dmul+0x35c>)
 8001c04:	0010      	movs	r0, r2
 8001c06:	464a      	mov	r2, r9
 8001c08:	051b      	lsls	r3, r3, #20
 8001c0a:	4323      	orrs	r3, r4
 8001c0c:	07d2      	lsls	r2, r2, #31
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	0019      	movs	r1, r3
 8001c12:	b005      	add	sp, #20
 8001c14:	bcf0      	pop	{r4, r5, r6, r7}
 8001c16:	46bb      	mov	fp, r7
 8001c18:	46b2      	mov	sl, r6
 8001c1a:	46a9      	mov	r9, r5
 8001c1c:	46a0      	mov	r8, r4
 8001c1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c20:	4652      	mov	r2, sl
 8001c22:	4302      	orrs	r2, r0
 8001c24:	4690      	mov	r8, r2
 8001c26:	d000      	beq.n	8001c2a <__aeabi_dmul+0xe2>
 8001c28:	e1ac      	b.n	8001f84 <__aeabi_dmul+0x43c>
 8001c2a:	469b      	mov	fp, r3
 8001c2c:	2302      	movs	r3, #2
 8001c2e:	4692      	mov	sl, r2
 8001c30:	2508      	movs	r5, #8
 8001c32:	9302      	str	r3, [sp, #8]
 8001c34:	e7ae      	b.n	8001b94 <__aeabi_dmul+0x4c>
 8001c36:	9b00      	ldr	r3, [sp, #0]
 8001c38:	46a2      	mov	sl, r4
 8001c3a:	4699      	mov	r9, r3
 8001c3c:	9b01      	ldr	r3, [sp, #4]
 8001c3e:	4698      	mov	r8, r3
 8001c40:	9b02      	ldr	r3, [sp, #8]
 8001c42:	2b02      	cmp	r3, #2
 8001c44:	d100      	bne.n	8001c48 <__aeabi_dmul+0x100>
 8001c46:	e1ca      	b.n	8001fde <__aeabi_dmul+0x496>
 8001c48:	2b03      	cmp	r3, #3
 8001c4a:	d100      	bne.n	8001c4e <__aeabi_dmul+0x106>
 8001c4c:	e192      	b.n	8001f74 <__aeabi_dmul+0x42c>
 8001c4e:	2b01      	cmp	r3, #1
 8001c50:	d110      	bne.n	8001c74 <__aeabi_dmul+0x12c>
 8001c52:	2300      	movs	r3, #0
 8001c54:	2400      	movs	r4, #0
 8001c56:	2200      	movs	r2, #0
 8001c58:	e7d4      	b.n	8001c04 <__aeabi_dmul+0xbc>
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	087b      	lsrs	r3, r7, #1
 8001c5e:	403a      	ands	r2, r7
 8001c60:	4313      	orrs	r3, r2
 8001c62:	4652      	mov	r2, sl
 8001c64:	07d2      	lsls	r2, r2, #31
 8001c66:	4313      	orrs	r3, r2
 8001c68:	4698      	mov	r8, r3
 8001c6a:	4653      	mov	r3, sl
 8001c6c:	085b      	lsrs	r3, r3, #1
 8001c6e:	469a      	mov	sl, r3
 8001c70:	9b03      	ldr	r3, [sp, #12]
 8001c72:	4699      	mov	r9, r3
 8001c74:	465b      	mov	r3, fp
 8001c76:	1c58      	adds	r0, r3, #1
 8001c78:	2380      	movs	r3, #128	@ 0x80
 8001c7a:	00db      	lsls	r3, r3, #3
 8001c7c:	445b      	add	r3, fp
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	dc00      	bgt.n	8001c84 <__aeabi_dmul+0x13c>
 8001c82:	e1b1      	b.n	8001fe8 <__aeabi_dmul+0x4a0>
 8001c84:	4642      	mov	r2, r8
 8001c86:	0752      	lsls	r2, r2, #29
 8001c88:	d00b      	beq.n	8001ca2 <__aeabi_dmul+0x15a>
 8001c8a:	220f      	movs	r2, #15
 8001c8c:	4641      	mov	r1, r8
 8001c8e:	400a      	ands	r2, r1
 8001c90:	2a04      	cmp	r2, #4
 8001c92:	d006      	beq.n	8001ca2 <__aeabi_dmul+0x15a>
 8001c94:	4642      	mov	r2, r8
 8001c96:	1d11      	adds	r1, r2, #4
 8001c98:	4541      	cmp	r1, r8
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	4688      	mov	r8, r1
 8001c9e:	4252      	negs	r2, r2
 8001ca0:	4492      	add	sl, r2
 8001ca2:	4652      	mov	r2, sl
 8001ca4:	01d2      	lsls	r2, r2, #7
 8001ca6:	d506      	bpl.n	8001cb6 <__aeabi_dmul+0x16e>
 8001ca8:	4652      	mov	r2, sl
 8001caa:	4b80      	ldr	r3, [pc, #512]	@ (8001eac <__aeabi_dmul+0x364>)
 8001cac:	401a      	ands	r2, r3
 8001cae:	2380      	movs	r3, #128	@ 0x80
 8001cb0:	4692      	mov	sl, r2
 8001cb2:	00db      	lsls	r3, r3, #3
 8001cb4:	18c3      	adds	r3, r0, r3
 8001cb6:	4a7e      	ldr	r2, [pc, #504]	@ (8001eb0 <__aeabi_dmul+0x368>)
 8001cb8:	4293      	cmp	r3, r2
 8001cba:	dd00      	ble.n	8001cbe <__aeabi_dmul+0x176>
 8001cbc:	e18f      	b.n	8001fde <__aeabi_dmul+0x496>
 8001cbe:	4642      	mov	r2, r8
 8001cc0:	08d1      	lsrs	r1, r2, #3
 8001cc2:	4652      	mov	r2, sl
 8001cc4:	0752      	lsls	r2, r2, #29
 8001cc6:	430a      	orrs	r2, r1
 8001cc8:	4651      	mov	r1, sl
 8001cca:	055b      	lsls	r3, r3, #21
 8001ccc:	024c      	lsls	r4, r1, #9
 8001cce:	0b24      	lsrs	r4, r4, #12
 8001cd0:	0d5b      	lsrs	r3, r3, #21
 8001cd2:	e797      	b.n	8001c04 <__aeabi_dmul+0xbc>
 8001cd4:	4b73      	ldr	r3, [pc, #460]	@ (8001ea4 <__aeabi_dmul+0x35c>)
 8001cd6:	4326      	orrs	r6, r4
 8001cd8:	469c      	mov	ip, r3
 8001cda:	44e3      	add	fp, ip
 8001cdc:	2e00      	cmp	r6, #0
 8001cde:	d100      	bne.n	8001ce2 <__aeabi_dmul+0x19a>
 8001ce0:	e16f      	b.n	8001fc2 <__aeabi_dmul+0x47a>
 8001ce2:	2303      	movs	r3, #3
 8001ce4:	4649      	mov	r1, r9
 8001ce6:	431d      	orrs	r5, r3
 8001ce8:	9b00      	ldr	r3, [sp, #0]
 8001cea:	4059      	eors	r1, r3
 8001cec:	b2cb      	uxtb	r3, r1
 8001cee:	9303      	str	r3, [sp, #12]
 8001cf0:	2d0a      	cmp	r5, #10
 8001cf2:	dd00      	ble.n	8001cf6 <__aeabi_dmul+0x1ae>
 8001cf4:	e133      	b.n	8001f5e <__aeabi_dmul+0x416>
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	40ab      	lsls	r3, r5
 8001cfa:	001d      	movs	r5, r3
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	9302      	str	r3, [sp, #8]
 8001d00:	2288      	movs	r2, #136	@ 0x88
 8001d02:	422a      	tst	r2, r5
 8001d04:	d197      	bne.n	8001c36 <__aeabi_dmul+0xee>
 8001d06:	4642      	mov	r2, r8
 8001d08:	4643      	mov	r3, r8
 8001d0a:	0412      	lsls	r2, r2, #16
 8001d0c:	0c12      	lsrs	r2, r2, #16
 8001d0e:	0016      	movs	r6, r2
 8001d10:	9801      	ldr	r0, [sp, #4]
 8001d12:	0c1d      	lsrs	r5, r3, #16
 8001d14:	0c03      	lsrs	r3, r0, #16
 8001d16:	0400      	lsls	r0, r0, #16
 8001d18:	0c00      	lsrs	r0, r0, #16
 8001d1a:	4346      	muls	r6, r0
 8001d1c:	46b4      	mov	ip, r6
 8001d1e:	001e      	movs	r6, r3
 8001d20:	436e      	muls	r6, r5
 8001d22:	9600      	str	r6, [sp, #0]
 8001d24:	0016      	movs	r6, r2
 8001d26:	0007      	movs	r7, r0
 8001d28:	435e      	muls	r6, r3
 8001d2a:	4661      	mov	r1, ip
 8001d2c:	46b0      	mov	r8, r6
 8001d2e:	436f      	muls	r7, r5
 8001d30:	0c0e      	lsrs	r6, r1, #16
 8001d32:	44b8      	add	r8, r7
 8001d34:	4446      	add	r6, r8
 8001d36:	42b7      	cmp	r7, r6
 8001d38:	d905      	bls.n	8001d46 <__aeabi_dmul+0x1fe>
 8001d3a:	2180      	movs	r1, #128	@ 0x80
 8001d3c:	0249      	lsls	r1, r1, #9
 8001d3e:	4688      	mov	r8, r1
 8001d40:	9f00      	ldr	r7, [sp, #0]
 8001d42:	4447      	add	r7, r8
 8001d44:	9700      	str	r7, [sp, #0]
 8001d46:	4661      	mov	r1, ip
 8001d48:	0409      	lsls	r1, r1, #16
 8001d4a:	0c09      	lsrs	r1, r1, #16
 8001d4c:	0c37      	lsrs	r7, r6, #16
 8001d4e:	0436      	lsls	r6, r6, #16
 8001d50:	468c      	mov	ip, r1
 8001d52:	0031      	movs	r1, r6
 8001d54:	4461      	add	r1, ip
 8001d56:	9101      	str	r1, [sp, #4]
 8001d58:	0011      	movs	r1, r2
 8001d5a:	0c26      	lsrs	r6, r4, #16
 8001d5c:	0424      	lsls	r4, r4, #16
 8001d5e:	0c24      	lsrs	r4, r4, #16
 8001d60:	4361      	muls	r1, r4
 8001d62:	468c      	mov	ip, r1
 8001d64:	0021      	movs	r1, r4
 8001d66:	4369      	muls	r1, r5
 8001d68:	4689      	mov	r9, r1
 8001d6a:	4661      	mov	r1, ip
 8001d6c:	0c09      	lsrs	r1, r1, #16
 8001d6e:	4688      	mov	r8, r1
 8001d70:	4372      	muls	r2, r6
 8001d72:	444a      	add	r2, r9
 8001d74:	4442      	add	r2, r8
 8001d76:	4375      	muls	r5, r6
 8001d78:	4591      	cmp	r9, r2
 8001d7a:	d903      	bls.n	8001d84 <__aeabi_dmul+0x23c>
 8001d7c:	2180      	movs	r1, #128	@ 0x80
 8001d7e:	0249      	lsls	r1, r1, #9
 8001d80:	4688      	mov	r8, r1
 8001d82:	4445      	add	r5, r8
 8001d84:	0c11      	lsrs	r1, r2, #16
 8001d86:	4688      	mov	r8, r1
 8001d88:	4661      	mov	r1, ip
 8001d8a:	0409      	lsls	r1, r1, #16
 8001d8c:	0c09      	lsrs	r1, r1, #16
 8001d8e:	468c      	mov	ip, r1
 8001d90:	0412      	lsls	r2, r2, #16
 8001d92:	4462      	add	r2, ip
 8001d94:	18b9      	adds	r1, r7, r2
 8001d96:	9102      	str	r1, [sp, #8]
 8001d98:	4651      	mov	r1, sl
 8001d9a:	0c09      	lsrs	r1, r1, #16
 8001d9c:	468c      	mov	ip, r1
 8001d9e:	4651      	mov	r1, sl
 8001da0:	040f      	lsls	r7, r1, #16
 8001da2:	0c3f      	lsrs	r7, r7, #16
 8001da4:	0039      	movs	r1, r7
 8001da6:	4341      	muls	r1, r0
 8001da8:	4445      	add	r5, r8
 8001daa:	4688      	mov	r8, r1
 8001dac:	4661      	mov	r1, ip
 8001dae:	4341      	muls	r1, r0
 8001db0:	468a      	mov	sl, r1
 8001db2:	4641      	mov	r1, r8
 8001db4:	4660      	mov	r0, ip
 8001db6:	0c09      	lsrs	r1, r1, #16
 8001db8:	4689      	mov	r9, r1
 8001dba:	4358      	muls	r0, r3
 8001dbc:	437b      	muls	r3, r7
 8001dbe:	4453      	add	r3, sl
 8001dc0:	444b      	add	r3, r9
 8001dc2:	459a      	cmp	sl, r3
 8001dc4:	d903      	bls.n	8001dce <__aeabi_dmul+0x286>
 8001dc6:	2180      	movs	r1, #128	@ 0x80
 8001dc8:	0249      	lsls	r1, r1, #9
 8001dca:	4689      	mov	r9, r1
 8001dcc:	4448      	add	r0, r9
 8001dce:	0c19      	lsrs	r1, r3, #16
 8001dd0:	4689      	mov	r9, r1
 8001dd2:	4641      	mov	r1, r8
 8001dd4:	0409      	lsls	r1, r1, #16
 8001dd6:	0c09      	lsrs	r1, r1, #16
 8001dd8:	4688      	mov	r8, r1
 8001dda:	0039      	movs	r1, r7
 8001ddc:	4361      	muls	r1, r4
 8001dde:	041b      	lsls	r3, r3, #16
 8001de0:	4443      	add	r3, r8
 8001de2:	4688      	mov	r8, r1
 8001de4:	4661      	mov	r1, ip
 8001de6:	434c      	muls	r4, r1
 8001de8:	4371      	muls	r1, r6
 8001dea:	468c      	mov	ip, r1
 8001dec:	4641      	mov	r1, r8
 8001dee:	4377      	muls	r7, r6
 8001df0:	0c0e      	lsrs	r6, r1, #16
 8001df2:	193f      	adds	r7, r7, r4
 8001df4:	19f6      	adds	r6, r6, r7
 8001df6:	4448      	add	r0, r9
 8001df8:	42b4      	cmp	r4, r6
 8001dfa:	d903      	bls.n	8001e04 <__aeabi_dmul+0x2bc>
 8001dfc:	2180      	movs	r1, #128	@ 0x80
 8001dfe:	0249      	lsls	r1, r1, #9
 8001e00:	4689      	mov	r9, r1
 8001e02:	44cc      	add	ip, r9
 8001e04:	9902      	ldr	r1, [sp, #8]
 8001e06:	9f00      	ldr	r7, [sp, #0]
 8001e08:	4689      	mov	r9, r1
 8001e0a:	0431      	lsls	r1, r6, #16
 8001e0c:	444f      	add	r7, r9
 8001e0e:	4689      	mov	r9, r1
 8001e10:	4641      	mov	r1, r8
 8001e12:	4297      	cmp	r7, r2
 8001e14:	4192      	sbcs	r2, r2
 8001e16:	040c      	lsls	r4, r1, #16
 8001e18:	0c24      	lsrs	r4, r4, #16
 8001e1a:	444c      	add	r4, r9
 8001e1c:	18ff      	adds	r7, r7, r3
 8001e1e:	4252      	negs	r2, r2
 8001e20:	1964      	adds	r4, r4, r5
 8001e22:	18a1      	adds	r1, r4, r2
 8001e24:	429f      	cmp	r7, r3
 8001e26:	419b      	sbcs	r3, r3
 8001e28:	4688      	mov	r8, r1
 8001e2a:	4682      	mov	sl, r0
 8001e2c:	425b      	negs	r3, r3
 8001e2e:	4699      	mov	r9, r3
 8001e30:	4590      	cmp	r8, r2
 8001e32:	4192      	sbcs	r2, r2
 8001e34:	42ac      	cmp	r4, r5
 8001e36:	41a4      	sbcs	r4, r4
 8001e38:	44c2      	add	sl, r8
 8001e3a:	44d1      	add	r9, sl
 8001e3c:	4252      	negs	r2, r2
 8001e3e:	4264      	negs	r4, r4
 8001e40:	4314      	orrs	r4, r2
 8001e42:	4599      	cmp	r9, r3
 8001e44:	419b      	sbcs	r3, r3
 8001e46:	4582      	cmp	sl, r0
 8001e48:	4192      	sbcs	r2, r2
 8001e4a:	425b      	negs	r3, r3
 8001e4c:	4252      	negs	r2, r2
 8001e4e:	4313      	orrs	r3, r2
 8001e50:	464a      	mov	r2, r9
 8001e52:	0c36      	lsrs	r6, r6, #16
 8001e54:	19a4      	adds	r4, r4, r6
 8001e56:	18e3      	adds	r3, r4, r3
 8001e58:	4463      	add	r3, ip
 8001e5a:	025b      	lsls	r3, r3, #9
 8001e5c:	0dd2      	lsrs	r2, r2, #23
 8001e5e:	431a      	orrs	r2, r3
 8001e60:	9901      	ldr	r1, [sp, #4]
 8001e62:	4692      	mov	sl, r2
 8001e64:	027a      	lsls	r2, r7, #9
 8001e66:	430a      	orrs	r2, r1
 8001e68:	1e50      	subs	r0, r2, #1
 8001e6a:	4182      	sbcs	r2, r0
 8001e6c:	0dff      	lsrs	r7, r7, #23
 8001e6e:	4317      	orrs	r7, r2
 8001e70:	464a      	mov	r2, r9
 8001e72:	0252      	lsls	r2, r2, #9
 8001e74:	4317      	orrs	r7, r2
 8001e76:	46b8      	mov	r8, r7
 8001e78:	01db      	lsls	r3, r3, #7
 8001e7a:	d500      	bpl.n	8001e7e <__aeabi_dmul+0x336>
 8001e7c:	e6ed      	b.n	8001c5a <__aeabi_dmul+0x112>
 8001e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8001eb4 <__aeabi_dmul+0x36c>)
 8001e80:	9a03      	ldr	r2, [sp, #12]
 8001e82:	445b      	add	r3, fp
 8001e84:	4691      	mov	r9, r2
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	dc00      	bgt.n	8001e8c <__aeabi_dmul+0x344>
 8001e8a:	e0ac      	b.n	8001fe6 <__aeabi_dmul+0x49e>
 8001e8c:	003a      	movs	r2, r7
 8001e8e:	0752      	lsls	r2, r2, #29
 8001e90:	d100      	bne.n	8001e94 <__aeabi_dmul+0x34c>
 8001e92:	e710      	b.n	8001cb6 <__aeabi_dmul+0x16e>
 8001e94:	220f      	movs	r2, #15
 8001e96:	4658      	mov	r0, fp
 8001e98:	403a      	ands	r2, r7
 8001e9a:	2a04      	cmp	r2, #4
 8001e9c:	d000      	beq.n	8001ea0 <__aeabi_dmul+0x358>
 8001e9e:	e6f9      	b.n	8001c94 <__aeabi_dmul+0x14c>
 8001ea0:	e709      	b.n	8001cb6 <__aeabi_dmul+0x16e>
 8001ea2:	46c0      	nop			@ (mov r8, r8)
 8001ea4:	000007ff 	.word	0x000007ff
 8001ea8:	fffffc01 	.word	0xfffffc01
 8001eac:	feffffff 	.word	0xfeffffff
 8001eb0:	000007fe 	.word	0x000007fe
 8001eb4:	000003ff 	.word	0x000003ff
 8001eb8:	0022      	movs	r2, r4
 8001eba:	4332      	orrs	r2, r6
 8001ebc:	d06f      	beq.n	8001f9e <__aeabi_dmul+0x456>
 8001ebe:	2c00      	cmp	r4, #0
 8001ec0:	d100      	bne.n	8001ec4 <__aeabi_dmul+0x37c>
 8001ec2:	e0c2      	b.n	800204a <__aeabi_dmul+0x502>
 8001ec4:	0020      	movs	r0, r4
 8001ec6:	f000 fea9 	bl	8002c1c <__clzsi2>
 8001eca:	0002      	movs	r2, r0
 8001ecc:	0003      	movs	r3, r0
 8001ece:	3a0b      	subs	r2, #11
 8001ed0:	201d      	movs	r0, #29
 8001ed2:	1a82      	subs	r2, r0, r2
 8001ed4:	0030      	movs	r0, r6
 8001ed6:	0019      	movs	r1, r3
 8001ed8:	40d0      	lsrs	r0, r2
 8001eda:	3908      	subs	r1, #8
 8001edc:	408c      	lsls	r4, r1
 8001ede:	0002      	movs	r2, r0
 8001ee0:	4322      	orrs	r2, r4
 8001ee2:	0034      	movs	r4, r6
 8001ee4:	408c      	lsls	r4, r1
 8001ee6:	4659      	mov	r1, fp
 8001ee8:	1acb      	subs	r3, r1, r3
 8001eea:	4986      	ldr	r1, [pc, #536]	@ (8002104 <__aeabi_dmul+0x5bc>)
 8001eec:	468b      	mov	fp, r1
 8001eee:	449b      	add	fp, r3
 8001ef0:	2d0a      	cmp	r5, #10
 8001ef2:	dd00      	ble.n	8001ef6 <__aeabi_dmul+0x3ae>
 8001ef4:	e6a4      	b.n	8001c40 <__aeabi_dmul+0xf8>
 8001ef6:	4649      	mov	r1, r9
 8001ef8:	9b00      	ldr	r3, [sp, #0]
 8001efa:	9401      	str	r4, [sp, #4]
 8001efc:	4059      	eors	r1, r3
 8001efe:	b2cb      	uxtb	r3, r1
 8001f00:	0014      	movs	r4, r2
 8001f02:	2000      	movs	r0, #0
 8001f04:	9303      	str	r3, [sp, #12]
 8001f06:	2d02      	cmp	r5, #2
 8001f08:	dd00      	ble.n	8001f0c <__aeabi_dmul+0x3c4>
 8001f0a:	e667      	b.n	8001bdc <__aeabi_dmul+0x94>
 8001f0c:	e6fb      	b.n	8001d06 <__aeabi_dmul+0x1be>
 8001f0e:	4653      	mov	r3, sl
 8001f10:	4303      	orrs	r3, r0
 8001f12:	4698      	mov	r8, r3
 8001f14:	d03c      	beq.n	8001f90 <__aeabi_dmul+0x448>
 8001f16:	4653      	mov	r3, sl
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d100      	bne.n	8001f1e <__aeabi_dmul+0x3d6>
 8001f1c:	e0a3      	b.n	8002066 <__aeabi_dmul+0x51e>
 8001f1e:	4650      	mov	r0, sl
 8001f20:	f000 fe7c 	bl	8002c1c <__clzsi2>
 8001f24:	230b      	movs	r3, #11
 8001f26:	425b      	negs	r3, r3
 8001f28:	469c      	mov	ip, r3
 8001f2a:	0002      	movs	r2, r0
 8001f2c:	4484      	add	ip, r0
 8001f2e:	0011      	movs	r1, r2
 8001f30:	4650      	mov	r0, sl
 8001f32:	3908      	subs	r1, #8
 8001f34:	4088      	lsls	r0, r1
 8001f36:	231d      	movs	r3, #29
 8001f38:	4680      	mov	r8, r0
 8001f3a:	4660      	mov	r0, ip
 8001f3c:	1a1b      	subs	r3, r3, r0
 8001f3e:	0020      	movs	r0, r4
 8001f40:	40d8      	lsrs	r0, r3
 8001f42:	0003      	movs	r3, r0
 8001f44:	4640      	mov	r0, r8
 8001f46:	4303      	orrs	r3, r0
 8001f48:	469a      	mov	sl, r3
 8001f4a:	0023      	movs	r3, r4
 8001f4c:	408b      	lsls	r3, r1
 8001f4e:	4698      	mov	r8, r3
 8001f50:	4b6c      	ldr	r3, [pc, #432]	@ (8002104 <__aeabi_dmul+0x5bc>)
 8001f52:	2500      	movs	r5, #0
 8001f54:	1a9b      	subs	r3, r3, r2
 8001f56:	469b      	mov	fp, r3
 8001f58:	2300      	movs	r3, #0
 8001f5a:	9302      	str	r3, [sp, #8]
 8001f5c:	e61a      	b.n	8001b94 <__aeabi_dmul+0x4c>
 8001f5e:	2d0f      	cmp	r5, #15
 8001f60:	d000      	beq.n	8001f64 <__aeabi_dmul+0x41c>
 8001f62:	e0c9      	b.n	80020f8 <__aeabi_dmul+0x5b0>
 8001f64:	2380      	movs	r3, #128	@ 0x80
 8001f66:	4652      	mov	r2, sl
 8001f68:	031b      	lsls	r3, r3, #12
 8001f6a:	421a      	tst	r2, r3
 8001f6c:	d002      	beq.n	8001f74 <__aeabi_dmul+0x42c>
 8001f6e:	421c      	tst	r4, r3
 8001f70:	d100      	bne.n	8001f74 <__aeabi_dmul+0x42c>
 8001f72:	e092      	b.n	800209a <__aeabi_dmul+0x552>
 8001f74:	2480      	movs	r4, #128	@ 0x80
 8001f76:	4653      	mov	r3, sl
 8001f78:	0324      	lsls	r4, r4, #12
 8001f7a:	431c      	orrs	r4, r3
 8001f7c:	0324      	lsls	r4, r4, #12
 8001f7e:	4642      	mov	r2, r8
 8001f80:	0b24      	lsrs	r4, r4, #12
 8001f82:	e63e      	b.n	8001c02 <__aeabi_dmul+0xba>
 8001f84:	469b      	mov	fp, r3
 8001f86:	2303      	movs	r3, #3
 8001f88:	4680      	mov	r8, r0
 8001f8a:	250c      	movs	r5, #12
 8001f8c:	9302      	str	r3, [sp, #8]
 8001f8e:	e601      	b.n	8001b94 <__aeabi_dmul+0x4c>
 8001f90:	2300      	movs	r3, #0
 8001f92:	469a      	mov	sl, r3
 8001f94:	469b      	mov	fp, r3
 8001f96:	3301      	adds	r3, #1
 8001f98:	2504      	movs	r5, #4
 8001f9a:	9302      	str	r3, [sp, #8]
 8001f9c:	e5fa      	b.n	8001b94 <__aeabi_dmul+0x4c>
 8001f9e:	2101      	movs	r1, #1
 8001fa0:	430d      	orrs	r5, r1
 8001fa2:	2d0a      	cmp	r5, #10
 8001fa4:	dd00      	ble.n	8001fa8 <__aeabi_dmul+0x460>
 8001fa6:	e64b      	b.n	8001c40 <__aeabi_dmul+0xf8>
 8001fa8:	4649      	mov	r1, r9
 8001faa:	9800      	ldr	r0, [sp, #0]
 8001fac:	4041      	eors	r1, r0
 8001fae:	b2c9      	uxtb	r1, r1
 8001fb0:	9103      	str	r1, [sp, #12]
 8001fb2:	2d02      	cmp	r5, #2
 8001fb4:	dc00      	bgt.n	8001fb8 <__aeabi_dmul+0x470>
 8001fb6:	e096      	b.n	80020e6 <__aeabi_dmul+0x59e>
 8001fb8:	2300      	movs	r3, #0
 8001fba:	2400      	movs	r4, #0
 8001fbc:	2001      	movs	r0, #1
 8001fbe:	9301      	str	r3, [sp, #4]
 8001fc0:	e60c      	b.n	8001bdc <__aeabi_dmul+0x94>
 8001fc2:	4649      	mov	r1, r9
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	9a00      	ldr	r2, [sp, #0]
 8001fc8:	432b      	orrs	r3, r5
 8001fca:	4051      	eors	r1, r2
 8001fcc:	b2ca      	uxtb	r2, r1
 8001fce:	9203      	str	r2, [sp, #12]
 8001fd0:	2b0a      	cmp	r3, #10
 8001fd2:	dd00      	ble.n	8001fd6 <__aeabi_dmul+0x48e>
 8001fd4:	e634      	b.n	8001c40 <__aeabi_dmul+0xf8>
 8001fd6:	2d00      	cmp	r5, #0
 8001fd8:	d157      	bne.n	800208a <__aeabi_dmul+0x542>
 8001fda:	9b03      	ldr	r3, [sp, #12]
 8001fdc:	4699      	mov	r9, r3
 8001fde:	2400      	movs	r4, #0
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	4b49      	ldr	r3, [pc, #292]	@ (8002108 <__aeabi_dmul+0x5c0>)
 8001fe4:	e60e      	b.n	8001c04 <__aeabi_dmul+0xbc>
 8001fe6:	4658      	mov	r0, fp
 8001fe8:	2101      	movs	r1, #1
 8001fea:	1ac9      	subs	r1, r1, r3
 8001fec:	2938      	cmp	r1, #56	@ 0x38
 8001fee:	dd00      	ble.n	8001ff2 <__aeabi_dmul+0x4aa>
 8001ff0:	e62f      	b.n	8001c52 <__aeabi_dmul+0x10a>
 8001ff2:	291f      	cmp	r1, #31
 8001ff4:	dd56      	ble.n	80020a4 <__aeabi_dmul+0x55c>
 8001ff6:	221f      	movs	r2, #31
 8001ff8:	4654      	mov	r4, sl
 8001ffa:	4252      	negs	r2, r2
 8001ffc:	1ad3      	subs	r3, r2, r3
 8001ffe:	40dc      	lsrs	r4, r3
 8002000:	2920      	cmp	r1, #32
 8002002:	d007      	beq.n	8002014 <__aeabi_dmul+0x4cc>
 8002004:	4b41      	ldr	r3, [pc, #260]	@ (800210c <__aeabi_dmul+0x5c4>)
 8002006:	4642      	mov	r2, r8
 8002008:	469c      	mov	ip, r3
 800200a:	4653      	mov	r3, sl
 800200c:	4460      	add	r0, ip
 800200e:	4083      	lsls	r3, r0
 8002010:	431a      	orrs	r2, r3
 8002012:	4690      	mov	r8, r2
 8002014:	4642      	mov	r2, r8
 8002016:	2107      	movs	r1, #7
 8002018:	1e53      	subs	r3, r2, #1
 800201a:	419a      	sbcs	r2, r3
 800201c:	000b      	movs	r3, r1
 800201e:	4322      	orrs	r2, r4
 8002020:	4013      	ands	r3, r2
 8002022:	2400      	movs	r4, #0
 8002024:	4211      	tst	r1, r2
 8002026:	d009      	beq.n	800203c <__aeabi_dmul+0x4f4>
 8002028:	230f      	movs	r3, #15
 800202a:	4013      	ands	r3, r2
 800202c:	2b04      	cmp	r3, #4
 800202e:	d05d      	beq.n	80020ec <__aeabi_dmul+0x5a4>
 8002030:	1d11      	adds	r1, r2, #4
 8002032:	4291      	cmp	r1, r2
 8002034:	419b      	sbcs	r3, r3
 8002036:	000a      	movs	r2, r1
 8002038:	425b      	negs	r3, r3
 800203a:	075b      	lsls	r3, r3, #29
 800203c:	08d2      	lsrs	r2, r2, #3
 800203e:	431a      	orrs	r2, r3
 8002040:	2300      	movs	r3, #0
 8002042:	e5df      	b.n	8001c04 <__aeabi_dmul+0xbc>
 8002044:	9b03      	ldr	r3, [sp, #12]
 8002046:	4699      	mov	r9, r3
 8002048:	e5fa      	b.n	8001c40 <__aeabi_dmul+0xf8>
 800204a:	9801      	ldr	r0, [sp, #4]
 800204c:	f000 fde6 	bl	8002c1c <__clzsi2>
 8002050:	0002      	movs	r2, r0
 8002052:	0003      	movs	r3, r0
 8002054:	3215      	adds	r2, #21
 8002056:	3320      	adds	r3, #32
 8002058:	2a1c      	cmp	r2, #28
 800205a:	dc00      	bgt.n	800205e <__aeabi_dmul+0x516>
 800205c:	e738      	b.n	8001ed0 <__aeabi_dmul+0x388>
 800205e:	9a01      	ldr	r2, [sp, #4]
 8002060:	3808      	subs	r0, #8
 8002062:	4082      	lsls	r2, r0
 8002064:	e73f      	b.n	8001ee6 <__aeabi_dmul+0x39e>
 8002066:	f000 fdd9 	bl	8002c1c <__clzsi2>
 800206a:	2315      	movs	r3, #21
 800206c:	469c      	mov	ip, r3
 800206e:	4484      	add	ip, r0
 8002070:	0002      	movs	r2, r0
 8002072:	4663      	mov	r3, ip
 8002074:	3220      	adds	r2, #32
 8002076:	2b1c      	cmp	r3, #28
 8002078:	dc00      	bgt.n	800207c <__aeabi_dmul+0x534>
 800207a:	e758      	b.n	8001f2e <__aeabi_dmul+0x3e6>
 800207c:	2300      	movs	r3, #0
 800207e:	4698      	mov	r8, r3
 8002080:	0023      	movs	r3, r4
 8002082:	3808      	subs	r0, #8
 8002084:	4083      	lsls	r3, r0
 8002086:	469a      	mov	sl, r3
 8002088:	e762      	b.n	8001f50 <__aeabi_dmul+0x408>
 800208a:	001d      	movs	r5, r3
 800208c:	2300      	movs	r3, #0
 800208e:	2400      	movs	r4, #0
 8002090:	2002      	movs	r0, #2
 8002092:	9301      	str	r3, [sp, #4]
 8002094:	e5a2      	b.n	8001bdc <__aeabi_dmul+0x94>
 8002096:	9002      	str	r0, [sp, #8]
 8002098:	e632      	b.n	8001d00 <__aeabi_dmul+0x1b8>
 800209a:	431c      	orrs	r4, r3
 800209c:	9b00      	ldr	r3, [sp, #0]
 800209e:	9a01      	ldr	r2, [sp, #4]
 80020a0:	4699      	mov	r9, r3
 80020a2:	e5ae      	b.n	8001c02 <__aeabi_dmul+0xba>
 80020a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002110 <__aeabi_dmul+0x5c8>)
 80020a6:	4652      	mov	r2, sl
 80020a8:	18c3      	adds	r3, r0, r3
 80020aa:	4640      	mov	r0, r8
 80020ac:	409a      	lsls	r2, r3
 80020ae:	40c8      	lsrs	r0, r1
 80020b0:	4302      	orrs	r2, r0
 80020b2:	4640      	mov	r0, r8
 80020b4:	4098      	lsls	r0, r3
 80020b6:	0003      	movs	r3, r0
 80020b8:	1e58      	subs	r0, r3, #1
 80020ba:	4183      	sbcs	r3, r0
 80020bc:	4654      	mov	r4, sl
 80020be:	431a      	orrs	r2, r3
 80020c0:	40cc      	lsrs	r4, r1
 80020c2:	0753      	lsls	r3, r2, #29
 80020c4:	d009      	beq.n	80020da <__aeabi_dmul+0x592>
 80020c6:	230f      	movs	r3, #15
 80020c8:	4013      	ands	r3, r2
 80020ca:	2b04      	cmp	r3, #4
 80020cc:	d005      	beq.n	80020da <__aeabi_dmul+0x592>
 80020ce:	1d13      	adds	r3, r2, #4
 80020d0:	4293      	cmp	r3, r2
 80020d2:	4192      	sbcs	r2, r2
 80020d4:	4252      	negs	r2, r2
 80020d6:	18a4      	adds	r4, r4, r2
 80020d8:	001a      	movs	r2, r3
 80020da:	0223      	lsls	r3, r4, #8
 80020dc:	d508      	bpl.n	80020f0 <__aeabi_dmul+0x5a8>
 80020de:	2301      	movs	r3, #1
 80020e0:	2400      	movs	r4, #0
 80020e2:	2200      	movs	r2, #0
 80020e4:	e58e      	b.n	8001c04 <__aeabi_dmul+0xbc>
 80020e6:	4689      	mov	r9, r1
 80020e8:	2400      	movs	r4, #0
 80020ea:	e58b      	b.n	8001c04 <__aeabi_dmul+0xbc>
 80020ec:	2300      	movs	r3, #0
 80020ee:	e7a5      	b.n	800203c <__aeabi_dmul+0x4f4>
 80020f0:	0763      	lsls	r3, r4, #29
 80020f2:	0264      	lsls	r4, r4, #9
 80020f4:	0b24      	lsrs	r4, r4, #12
 80020f6:	e7a1      	b.n	800203c <__aeabi_dmul+0x4f4>
 80020f8:	9b00      	ldr	r3, [sp, #0]
 80020fa:	46a2      	mov	sl, r4
 80020fc:	4699      	mov	r9, r3
 80020fe:	9b01      	ldr	r3, [sp, #4]
 8002100:	4698      	mov	r8, r3
 8002102:	e737      	b.n	8001f74 <__aeabi_dmul+0x42c>
 8002104:	fffffc0d 	.word	0xfffffc0d
 8002108:	000007ff 	.word	0x000007ff
 800210c:	0000043e 	.word	0x0000043e
 8002110:	0000041e 	.word	0x0000041e

08002114 <__aeabi_dsub>:
 8002114:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002116:	4657      	mov	r7, sl
 8002118:	464e      	mov	r6, r9
 800211a:	4645      	mov	r5, r8
 800211c:	46de      	mov	lr, fp
 800211e:	b5e0      	push	{r5, r6, r7, lr}
 8002120:	b083      	sub	sp, #12
 8002122:	9000      	str	r0, [sp, #0]
 8002124:	9101      	str	r1, [sp, #4]
 8002126:	030c      	lsls	r4, r1, #12
 8002128:	004d      	lsls	r5, r1, #1
 800212a:	0fce      	lsrs	r6, r1, #31
 800212c:	0a61      	lsrs	r1, r4, #9
 800212e:	9c00      	ldr	r4, [sp, #0]
 8002130:	005f      	lsls	r7, r3, #1
 8002132:	0f64      	lsrs	r4, r4, #29
 8002134:	430c      	orrs	r4, r1
 8002136:	9900      	ldr	r1, [sp, #0]
 8002138:	9200      	str	r2, [sp, #0]
 800213a:	9301      	str	r3, [sp, #4]
 800213c:	00c8      	lsls	r0, r1, #3
 800213e:	0319      	lsls	r1, r3, #12
 8002140:	0d7b      	lsrs	r3, r7, #21
 8002142:	4699      	mov	r9, r3
 8002144:	9b01      	ldr	r3, [sp, #4]
 8002146:	4fcc      	ldr	r7, [pc, #816]	@ (8002478 <__aeabi_dsub+0x364>)
 8002148:	0fdb      	lsrs	r3, r3, #31
 800214a:	469c      	mov	ip, r3
 800214c:	0a4b      	lsrs	r3, r1, #9
 800214e:	9900      	ldr	r1, [sp, #0]
 8002150:	4680      	mov	r8, r0
 8002152:	0f49      	lsrs	r1, r1, #29
 8002154:	4319      	orrs	r1, r3
 8002156:	9b00      	ldr	r3, [sp, #0]
 8002158:	468b      	mov	fp, r1
 800215a:	00da      	lsls	r2, r3, #3
 800215c:	4692      	mov	sl, r2
 800215e:	0d6d      	lsrs	r5, r5, #21
 8002160:	45b9      	cmp	r9, r7
 8002162:	d100      	bne.n	8002166 <__aeabi_dsub+0x52>
 8002164:	e0bf      	b.n	80022e6 <__aeabi_dsub+0x1d2>
 8002166:	2301      	movs	r3, #1
 8002168:	4661      	mov	r1, ip
 800216a:	4059      	eors	r1, r3
 800216c:	464b      	mov	r3, r9
 800216e:	468c      	mov	ip, r1
 8002170:	1aeb      	subs	r3, r5, r3
 8002172:	428e      	cmp	r6, r1
 8002174:	d075      	beq.n	8002262 <__aeabi_dsub+0x14e>
 8002176:	2b00      	cmp	r3, #0
 8002178:	dc00      	bgt.n	800217c <__aeabi_dsub+0x68>
 800217a:	e2a3      	b.n	80026c4 <__aeabi_dsub+0x5b0>
 800217c:	4649      	mov	r1, r9
 800217e:	2900      	cmp	r1, #0
 8002180:	d100      	bne.n	8002184 <__aeabi_dsub+0x70>
 8002182:	e0ce      	b.n	8002322 <__aeabi_dsub+0x20e>
 8002184:	42bd      	cmp	r5, r7
 8002186:	d100      	bne.n	800218a <__aeabi_dsub+0x76>
 8002188:	e200      	b.n	800258c <__aeabi_dsub+0x478>
 800218a:	2701      	movs	r7, #1
 800218c:	2b38      	cmp	r3, #56	@ 0x38
 800218e:	dc19      	bgt.n	80021c4 <__aeabi_dsub+0xb0>
 8002190:	2780      	movs	r7, #128	@ 0x80
 8002192:	4659      	mov	r1, fp
 8002194:	043f      	lsls	r7, r7, #16
 8002196:	4339      	orrs	r1, r7
 8002198:	468b      	mov	fp, r1
 800219a:	2b1f      	cmp	r3, #31
 800219c:	dd00      	ble.n	80021a0 <__aeabi_dsub+0x8c>
 800219e:	e1fa      	b.n	8002596 <__aeabi_dsub+0x482>
 80021a0:	2720      	movs	r7, #32
 80021a2:	1af9      	subs	r1, r7, r3
 80021a4:	468c      	mov	ip, r1
 80021a6:	4659      	mov	r1, fp
 80021a8:	4667      	mov	r7, ip
 80021aa:	40b9      	lsls	r1, r7
 80021ac:	000f      	movs	r7, r1
 80021ae:	0011      	movs	r1, r2
 80021b0:	40d9      	lsrs	r1, r3
 80021b2:	430f      	orrs	r7, r1
 80021b4:	4661      	mov	r1, ip
 80021b6:	408a      	lsls	r2, r1
 80021b8:	1e51      	subs	r1, r2, #1
 80021ba:	418a      	sbcs	r2, r1
 80021bc:	4659      	mov	r1, fp
 80021be:	40d9      	lsrs	r1, r3
 80021c0:	4317      	orrs	r7, r2
 80021c2:	1a64      	subs	r4, r4, r1
 80021c4:	1bc7      	subs	r7, r0, r7
 80021c6:	42b8      	cmp	r0, r7
 80021c8:	4180      	sbcs	r0, r0
 80021ca:	4240      	negs	r0, r0
 80021cc:	1a24      	subs	r4, r4, r0
 80021ce:	0223      	lsls	r3, r4, #8
 80021d0:	d400      	bmi.n	80021d4 <__aeabi_dsub+0xc0>
 80021d2:	e140      	b.n	8002456 <__aeabi_dsub+0x342>
 80021d4:	0264      	lsls	r4, r4, #9
 80021d6:	0a64      	lsrs	r4, r4, #9
 80021d8:	2c00      	cmp	r4, #0
 80021da:	d100      	bne.n	80021de <__aeabi_dsub+0xca>
 80021dc:	e154      	b.n	8002488 <__aeabi_dsub+0x374>
 80021de:	0020      	movs	r0, r4
 80021e0:	f000 fd1c 	bl	8002c1c <__clzsi2>
 80021e4:	0003      	movs	r3, r0
 80021e6:	3b08      	subs	r3, #8
 80021e8:	2120      	movs	r1, #32
 80021ea:	0038      	movs	r0, r7
 80021ec:	1aca      	subs	r2, r1, r3
 80021ee:	40d0      	lsrs	r0, r2
 80021f0:	409c      	lsls	r4, r3
 80021f2:	0002      	movs	r2, r0
 80021f4:	409f      	lsls	r7, r3
 80021f6:	4322      	orrs	r2, r4
 80021f8:	429d      	cmp	r5, r3
 80021fa:	dd00      	ble.n	80021fe <__aeabi_dsub+0xea>
 80021fc:	e1a6      	b.n	800254c <__aeabi_dsub+0x438>
 80021fe:	1b58      	subs	r0, r3, r5
 8002200:	3001      	adds	r0, #1
 8002202:	1a09      	subs	r1, r1, r0
 8002204:	003c      	movs	r4, r7
 8002206:	408f      	lsls	r7, r1
 8002208:	40c4      	lsrs	r4, r0
 800220a:	1e7b      	subs	r3, r7, #1
 800220c:	419f      	sbcs	r7, r3
 800220e:	0013      	movs	r3, r2
 8002210:	408b      	lsls	r3, r1
 8002212:	4327      	orrs	r7, r4
 8002214:	431f      	orrs	r7, r3
 8002216:	40c2      	lsrs	r2, r0
 8002218:	003b      	movs	r3, r7
 800221a:	0014      	movs	r4, r2
 800221c:	2500      	movs	r5, #0
 800221e:	4313      	orrs	r3, r2
 8002220:	d100      	bne.n	8002224 <__aeabi_dsub+0x110>
 8002222:	e1f7      	b.n	8002614 <__aeabi_dsub+0x500>
 8002224:	077b      	lsls	r3, r7, #29
 8002226:	d100      	bne.n	800222a <__aeabi_dsub+0x116>
 8002228:	e377      	b.n	800291a <__aeabi_dsub+0x806>
 800222a:	230f      	movs	r3, #15
 800222c:	0038      	movs	r0, r7
 800222e:	403b      	ands	r3, r7
 8002230:	2b04      	cmp	r3, #4
 8002232:	d004      	beq.n	800223e <__aeabi_dsub+0x12a>
 8002234:	1d38      	adds	r0, r7, #4
 8002236:	42b8      	cmp	r0, r7
 8002238:	41bf      	sbcs	r7, r7
 800223a:	427f      	negs	r7, r7
 800223c:	19e4      	adds	r4, r4, r7
 800223e:	0223      	lsls	r3, r4, #8
 8002240:	d400      	bmi.n	8002244 <__aeabi_dsub+0x130>
 8002242:	e368      	b.n	8002916 <__aeabi_dsub+0x802>
 8002244:	4b8c      	ldr	r3, [pc, #560]	@ (8002478 <__aeabi_dsub+0x364>)
 8002246:	3501      	adds	r5, #1
 8002248:	429d      	cmp	r5, r3
 800224a:	d100      	bne.n	800224e <__aeabi_dsub+0x13a>
 800224c:	e0f4      	b.n	8002438 <__aeabi_dsub+0x324>
 800224e:	4b8b      	ldr	r3, [pc, #556]	@ (800247c <__aeabi_dsub+0x368>)
 8002250:	056d      	lsls	r5, r5, #21
 8002252:	401c      	ands	r4, r3
 8002254:	0d6d      	lsrs	r5, r5, #21
 8002256:	0767      	lsls	r7, r4, #29
 8002258:	08c0      	lsrs	r0, r0, #3
 800225a:	0264      	lsls	r4, r4, #9
 800225c:	4307      	orrs	r7, r0
 800225e:	0b24      	lsrs	r4, r4, #12
 8002260:	e0ec      	b.n	800243c <__aeabi_dsub+0x328>
 8002262:	2b00      	cmp	r3, #0
 8002264:	dc00      	bgt.n	8002268 <__aeabi_dsub+0x154>
 8002266:	e329      	b.n	80028bc <__aeabi_dsub+0x7a8>
 8002268:	4649      	mov	r1, r9
 800226a:	2900      	cmp	r1, #0
 800226c:	d000      	beq.n	8002270 <__aeabi_dsub+0x15c>
 800226e:	e0d6      	b.n	800241e <__aeabi_dsub+0x30a>
 8002270:	4659      	mov	r1, fp
 8002272:	4311      	orrs	r1, r2
 8002274:	d100      	bne.n	8002278 <__aeabi_dsub+0x164>
 8002276:	e12e      	b.n	80024d6 <__aeabi_dsub+0x3c2>
 8002278:	1e59      	subs	r1, r3, #1
 800227a:	2b01      	cmp	r3, #1
 800227c:	d100      	bne.n	8002280 <__aeabi_dsub+0x16c>
 800227e:	e1e6      	b.n	800264e <__aeabi_dsub+0x53a>
 8002280:	42bb      	cmp	r3, r7
 8002282:	d100      	bne.n	8002286 <__aeabi_dsub+0x172>
 8002284:	e182      	b.n	800258c <__aeabi_dsub+0x478>
 8002286:	2701      	movs	r7, #1
 8002288:	000b      	movs	r3, r1
 800228a:	2938      	cmp	r1, #56	@ 0x38
 800228c:	dc14      	bgt.n	80022b8 <__aeabi_dsub+0x1a4>
 800228e:	2b1f      	cmp	r3, #31
 8002290:	dd00      	ble.n	8002294 <__aeabi_dsub+0x180>
 8002292:	e23c      	b.n	800270e <__aeabi_dsub+0x5fa>
 8002294:	2720      	movs	r7, #32
 8002296:	1af9      	subs	r1, r7, r3
 8002298:	468c      	mov	ip, r1
 800229a:	4659      	mov	r1, fp
 800229c:	4667      	mov	r7, ip
 800229e:	40b9      	lsls	r1, r7
 80022a0:	000f      	movs	r7, r1
 80022a2:	0011      	movs	r1, r2
 80022a4:	40d9      	lsrs	r1, r3
 80022a6:	430f      	orrs	r7, r1
 80022a8:	4661      	mov	r1, ip
 80022aa:	408a      	lsls	r2, r1
 80022ac:	1e51      	subs	r1, r2, #1
 80022ae:	418a      	sbcs	r2, r1
 80022b0:	4659      	mov	r1, fp
 80022b2:	40d9      	lsrs	r1, r3
 80022b4:	4317      	orrs	r7, r2
 80022b6:	1864      	adds	r4, r4, r1
 80022b8:	183f      	adds	r7, r7, r0
 80022ba:	4287      	cmp	r7, r0
 80022bc:	4180      	sbcs	r0, r0
 80022be:	4240      	negs	r0, r0
 80022c0:	1824      	adds	r4, r4, r0
 80022c2:	0223      	lsls	r3, r4, #8
 80022c4:	d400      	bmi.n	80022c8 <__aeabi_dsub+0x1b4>
 80022c6:	e0c6      	b.n	8002456 <__aeabi_dsub+0x342>
 80022c8:	4b6b      	ldr	r3, [pc, #428]	@ (8002478 <__aeabi_dsub+0x364>)
 80022ca:	3501      	adds	r5, #1
 80022cc:	429d      	cmp	r5, r3
 80022ce:	d100      	bne.n	80022d2 <__aeabi_dsub+0x1be>
 80022d0:	e0b2      	b.n	8002438 <__aeabi_dsub+0x324>
 80022d2:	2101      	movs	r1, #1
 80022d4:	4b69      	ldr	r3, [pc, #420]	@ (800247c <__aeabi_dsub+0x368>)
 80022d6:	087a      	lsrs	r2, r7, #1
 80022d8:	401c      	ands	r4, r3
 80022da:	4039      	ands	r1, r7
 80022dc:	430a      	orrs	r2, r1
 80022de:	07e7      	lsls	r7, r4, #31
 80022e0:	4317      	orrs	r7, r2
 80022e2:	0864      	lsrs	r4, r4, #1
 80022e4:	e79e      	b.n	8002224 <__aeabi_dsub+0x110>
 80022e6:	4b66      	ldr	r3, [pc, #408]	@ (8002480 <__aeabi_dsub+0x36c>)
 80022e8:	4311      	orrs	r1, r2
 80022ea:	468a      	mov	sl, r1
 80022ec:	18eb      	adds	r3, r5, r3
 80022ee:	2900      	cmp	r1, #0
 80022f0:	d028      	beq.n	8002344 <__aeabi_dsub+0x230>
 80022f2:	4566      	cmp	r6, ip
 80022f4:	d02c      	beq.n	8002350 <__aeabi_dsub+0x23c>
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d05b      	beq.n	80023b2 <__aeabi_dsub+0x29e>
 80022fa:	2d00      	cmp	r5, #0
 80022fc:	d100      	bne.n	8002300 <__aeabi_dsub+0x1ec>
 80022fe:	e12c      	b.n	800255a <__aeabi_dsub+0x446>
 8002300:	465b      	mov	r3, fp
 8002302:	4666      	mov	r6, ip
 8002304:	075f      	lsls	r7, r3, #29
 8002306:	08d2      	lsrs	r2, r2, #3
 8002308:	4317      	orrs	r7, r2
 800230a:	08dd      	lsrs	r5, r3, #3
 800230c:	003b      	movs	r3, r7
 800230e:	432b      	orrs	r3, r5
 8002310:	d100      	bne.n	8002314 <__aeabi_dsub+0x200>
 8002312:	e0e2      	b.n	80024da <__aeabi_dsub+0x3c6>
 8002314:	2480      	movs	r4, #128	@ 0x80
 8002316:	0324      	lsls	r4, r4, #12
 8002318:	432c      	orrs	r4, r5
 800231a:	0324      	lsls	r4, r4, #12
 800231c:	4d56      	ldr	r5, [pc, #344]	@ (8002478 <__aeabi_dsub+0x364>)
 800231e:	0b24      	lsrs	r4, r4, #12
 8002320:	e08c      	b.n	800243c <__aeabi_dsub+0x328>
 8002322:	4659      	mov	r1, fp
 8002324:	4311      	orrs	r1, r2
 8002326:	d100      	bne.n	800232a <__aeabi_dsub+0x216>
 8002328:	e0d5      	b.n	80024d6 <__aeabi_dsub+0x3c2>
 800232a:	1e59      	subs	r1, r3, #1
 800232c:	2b01      	cmp	r3, #1
 800232e:	d100      	bne.n	8002332 <__aeabi_dsub+0x21e>
 8002330:	e1b9      	b.n	80026a6 <__aeabi_dsub+0x592>
 8002332:	42bb      	cmp	r3, r7
 8002334:	d100      	bne.n	8002338 <__aeabi_dsub+0x224>
 8002336:	e1b1      	b.n	800269c <__aeabi_dsub+0x588>
 8002338:	2701      	movs	r7, #1
 800233a:	000b      	movs	r3, r1
 800233c:	2938      	cmp	r1, #56	@ 0x38
 800233e:	dd00      	ble.n	8002342 <__aeabi_dsub+0x22e>
 8002340:	e740      	b.n	80021c4 <__aeabi_dsub+0xb0>
 8002342:	e72a      	b.n	800219a <__aeabi_dsub+0x86>
 8002344:	4661      	mov	r1, ip
 8002346:	2701      	movs	r7, #1
 8002348:	4079      	eors	r1, r7
 800234a:	468c      	mov	ip, r1
 800234c:	4566      	cmp	r6, ip
 800234e:	d1d2      	bne.n	80022f6 <__aeabi_dsub+0x1e2>
 8002350:	2b00      	cmp	r3, #0
 8002352:	d100      	bne.n	8002356 <__aeabi_dsub+0x242>
 8002354:	e0c5      	b.n	80024e2 <__aeabi_dsub+0x3ce>
 8002356:	2d00      	cmp	r5, #0
 8002358:	d000      	beq.n	800235c <__aeabi_dsub+0x248>
 800235a:	e155      	b.n	8002608 <__aeabi_dsub+0x4f4>
 800235c:	464b      	mov	r3, r9
 800235e:	0025      	movs	r5, r4
 8002360:	4305      	orrs	r5, r0
 8002362:	d100      	bne.n	8002366 <__aeabi_dsub+0x252>
 8002364:	e212      	b.n	800278c <__aeabi_dsub+0x678>
 8002366:	1e59      	subs	r1, r3, #1
 8002368:	468c      	mov	ip, r1
 800236a:	2b01      	cmp	r3, #1
 800236c:	d100      	bne.n	8002370 <__aeabi_dsub+0x25c>
 800236e:	e249      	b.n	8002804 <__aeabi_dsub+0x6f0>
 8002370:	4d41      	ldr	r5, [pc, #260]	@ (8002478 <__aeabi_dsub+0x364>)
 8002372:	42ab      	cmp	r3, r5
 8002374:	d100      	bne.n	8002378 <__aeabi_dsub+0x264>
 8002376:	e28f      	b.n	8002898 <__aeabi_dsub+0x784>
 8002378:	2701      	movs	r7, #1
 800237a:	2938      	cmp	r1, #56	@ 0x38
 800237c:	dc11      	bgt.n	80023a2 <__aeabi_dsub+0x28e>
 800237e:	4663      	mov	r3, ip
 8002380:	2b1f      	cmp	r3, #31
 8002382:	dd00      	ble.n	8002386 <__aeabi_dsub+0x272>
 8002384:	e25b      	b.n	800283e <__aeabi_dsub+0x72a>
 8002386:	4661      	mov	r1, ip
 8002388:	2320      	movs	r3, #32
 800238a:	0027      	movs	r7, r4
 800238c:	1a5b      	subs	r3, r3, r1
 800238e:	0005      	movs	r5, r0
 8002390:	4098      	lsls	r0, r3
 8002392:	409f      	lsls	r7, r3
 8002394:	40cd      	lsrs	r5, r1
 8002396:	1e43      	subs	r3, r0, #1
 8002398:	4198      	sbcs	r0, r3
 800239a:	40cc      	lsrs	r4, r1
 800239c:	432f      	orrs	r7, r5
 800239e:	4307      	orrs	r7, r0
 80023a0:	44a3      	add	fp, r4
 80023a2:	18bf      	adds	r7, r7, r2
 80023a4:	4297      	cmp	r7, r2
 80023a6:	4192      	sbcs	r2, r2
 80023a8:	4252      	negs	r2, r2
 80023aa:	445a      	add	r2, fp
 80023ac:	0014      	movs	r4, r2
 80023ae:	464d      	mov	r5, r9
 80023b0:	e787      	b.n	80022c2 <__aeabi_dsub+0x1ae>
 80023b2:	4f34      	ldr	r7, [pc, #208]	@ (8002484 <__aeabi_dsub+0x370>)
 80023b4:	1c6b      	adds	r3, r5, #1
 80023b6:	423b      	tst	r3, r7
 80023b8:	d000      	beq.n	80023bc <__aeabi_dsub+0x2a8>
 80023ba:	e0b6      	b.n	800252a <__aeabi_dsub+0x416>
 80023bc:	4659      	mov	r1, fp
 80023be:	0023      	movs	r3, r4
 80023c0:	4311      	orrs	r1, r2
 80023c2:	000f      	movs	r7, r1
 80023c4:	4303      	orrs	r3, r0
 80023c6:	2d00      	cmp	r5, #0
 80023c8:	d000      	beq.n	80023cc <__aeabi_dsub+0x2b8>
 80023ca:	e126      	b.n	800261a <__aeabi_dsub+0x506>
 80023cc:	2b00      	cmp	r3, #0
 80023ce:	d100      	bne.n	80023d2 <__aeabi_dsub+0x2be>
 80023d0:	e1c0      	b.n	8002754 <__aeabi_dsub+0x640>
 80023d2:	2900      	cmp	r1, #0
 80023d4:	d100      	bne.n	80023d8 <__aeabi_dsub+0x2c4>
 80023d6:	e0a1      	b.n	800251c <__aeabi_dsub+0x408>
 80023d8:	1a83      	subs	r3, r0, r2
 80023da:	4698      	mov	r8, r3
 80023dc:	465b      	mov	r3, fp
 80023de:	4540      	cmp	r0, r8
 80023e0:	41ad      	sbcs	r5, r5
 80023e2:	1ae3      	subs	r3, r4, r3
 80023e4:	426d      	negs	r5, r5
 80023e6:	1b5b      	subs	r3, r3, r5
 80023e8:	2580      	movs	r5, #128	@ 0x80
 80023ea:	042d      	lsls	r5, r5, #16
 80023ec:	422b      	tst	r3, r5
 80023ee:	d100      	bne.n	80023f2 <__aeabi_dsub+0x2de>
 80023f0:	e14b      	b.n	800268a <__aeabi_dsub+0x576>
 80023f2:	465b      	mov	r3, fp
 80023f4:	1a10      	subs	r0, r2, r0
 80023f6:	4282      	cmp	r2, r0
 80023f8:	4192      	sbcs	r2, r2
 80023fa:	1b1c      	subs	r4, r3, r4
 80023fc:	0007      	movs	r7, r0
 80023fe:	2601      	movs	r6, #1
 8002400:	4663      	mov	r3, ip
 8002402:	4252      	negs	r2, r2
 8002404:	1aa4      	subs	r4, r4, r2
 8002406:	4327      	orrs	r7, r4
 8002408:	401e      	ands	r6, r3
 800240a:	2f00      	cmp	r7, #0
 800240c:	d100      	bne.n	8002410 <__aeabi_dsub+0x2fc>
 800240e:	e142      	b.n	8002696 <__aeabi_dsub+0x582>
 8002410:	422c      	tst	r4, r5
 8002412:	d100      	bne.n	8002416 <__aeabi_dsub+0x302>
 8002414:	e26d      	b.n	80028f2 <__aeabi_dsub+0x7de>
 8002416:	4b19      	ldr	r3, [pc, #100]	@ (800247c <__aeabi_dsub+0x368>)
 8002418:	2501      	movs	r5, #1
 800241a:	401c      	ands	r4, r3
 800241c:	e71b      	b.n	8002256 <__aeabi_dsub+0x142>
 800241e:	42bd      	cmp	r5, r7
 8002420:	d100      	bne.n	8002424 <__aeabi_dsub+0x310>
 8002422:	e13b      	b.n	800269c <__aeabi_dsub+0x588>
 8002424:	2701      	movs	r7, #1
 8002426:	2b38      	cmp	r3, #56	@ 0x38
 8002428:	dd00      	ble.n	800242c <__aeabi_dsub+0x318>
 800242a:	e745      	b.n	80022b8 <__aeabi_dsub+0x1a4>
 800242c:	2780      	movs	r7, #128	@ 0x80
 800242e:	4659      	mov	r1, fp
 8002430:	043f      	lsls	r7, r7, #16
 8002432:	4339      	orrs	r1, r7
 8002434:	468b      	mov	fp, r1
 8002436:	e72a      	b.n	800228e <__aeabi_dsub+0x17a>
 8002438:	2400      	movs	r4, #0
 800243a:	2700      	movs	r7, #0
 800243c:	052d      	lsls	r5, r5, #20
 800243e:	4325      	orrs	r5, r4
 8002440:	07f6      	lsls	r6, r6, #31
 8002442:	4335      	orrs	r5, r6
 8002444:	0038      	movs	r0, r7
 8002446:	0029      	movs	r1, r5
 8002448:	b003      	add	sp, #12
 800244a:	bcf0      	pop	{r4, r5, r6, r7}
 800244c:	46bb      	mov	fp, r7
 800244e:	46b2      	mov	sl, r6
 8002450:	46a9      	mov	r9, r5
 8002452:	46a0      	mov	r8, r4
 8002454:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002456:	077b      	lsls	r3, r7, #29
 8002458:	d004      	beq.n	8002464 <__aeabi_dsub+0x350>
 800245a:	230f      	movs	r3, #15
 800245c:	403b      	ands	r3, r7
 800245e:	2b04      	cmp	r3, #4
 8002460:	d000      	beq.n	8002464 <__aeabi_dsub+0x350>
 8002462:	e6e7      	b.n	8002234 <__aeabi_dsub+0x120>
 8002464:	002b      	movs	r3, r5
 8002466:	08f8      	lsrs	r0, r7, #3
 8002468:	4a03      	ldr	r2, [pc, #12]	@ (8002478 <__aeabi_dsub+0x364>)
 800246a:	0767      	lsls	r7, r4, #29
 800246c:	4307      	orrs	r7, r0
 800246e:	08e5      	lsrs	r5, r4, #3
 8002470:	4293      	cmp	r3, r2
 8002472:	d100      	bne.n	8002476 <__aeabi_dsub+0x362>
 8002474:	e74a      	b.n	800230c <__aeabi_dsub+0x1f8>
 8002476:	e0a5      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 8002478:	000007ff 	.word	0x000007ff
 800247c:	ff7fffff 	.word	0xff7fffff
 8002480:	fffff801 	.word	0xfffff801
 8002484:	000007fe 	.word	0x000007fe
 8002488:	0038      	movs	r0, r7
 800248a:	f000 fbc7 	bl	8002c1c <__clzsi2>
 800248e:	0003      	movs	r3, r0
 8002490:	3318      	adds	r3, #24
 8002492:	2b1f      	cmp	r3, #31
 8002494:	dc00      	bgt.n	8002498 <__aeabi_dsub+0x384>
 8002496:	e6a7      	b.n	80021e8 <__aeabi_dsub+0xd4>
 8002498:	003a      	movs	r2, r7
 800249a:	3808      	subs	r0, #8
 800249c:	4082      	lsls	r2, r0
 800249e:	429d      	cmp	r5, r3
 80024a0:	dd00      	ble.n	80024a4 <__aeabi_dsub+0x390>
 80024a2:	e08a      	b.n	80025ba <__aeabi_dsub+0x4a6>
 80024a4:	1b5b      	subs	r3, r3, r5
 80024a6:	1c58      	adds	r0, r3, #1
 80024a8:	281f      	cmp	r0, #31
 80024aa:	dc00      	bgt.n	80024ae <__aeabi_dsub+0x39a>
 80024ac:	e1d8      	b.n	8002860 <__aeabi_dsub+0x74c>
 80024ae:	0017      	movs	r7, r2
 80024b0:	3b1f      	subs	r3, #31
 80024b2:	40df      	lsrs	r7, r3
 80024b4:	2820      	cmp	r0, #32
 80024b6:	d005      	beq.n	80024c4 <__aeabi_dsub+0x3b0>
 80024b8:	2340      	movs	r3, #64	@ 0x40
 80024ba:	1a1b      	subs	r3, r3, r0
 80024bc:	409a      	lsls	r2, r3
 80024be:	1e53      	subs	r3, r2, #1
 80024c0:	419a      	sbcs	r2, r3
 80024c2:	4317      	orrs	r7, r2
 80024c4:	2500      	movs	r5, #0
 80024c6:	2f00      	cmp	r7, #0
 80024c8:	d100      	bne.n	80024cc <__aeabi_dsub+0x3b8>
 80024ca:	e0e5      	b.n	8002698 <__aeabi_dsub+0x584>
 80024cc:	077b      	lsls	r3, r7, #29
 80024ce:	d000      	beq.n	80024d2 <__aeabi_dsub+0x3be>
 80024d0:	e6ab      	b.n	800222a <__aeabi_dsub+0x116>
 80024d2:	002c      	movs	r4, r5
 80024d4:	e7c6      	b.n	8002464 <__aeabi_dsub+0x350>
 80024d6:	08c0      	lsrs	r0, r0, #3
 80024d8:	e7c6      	b.n	8002468 <__aeabi_dsub+0x354>
 80024da:	2700      	movs	r7, #0
 80024dc:	2400      	movs	r4, #0
 80024de:	4dd1      	ldr	r5, [pc, #836]	@ (8002824 <__aeabi_dsub+0x710>)
 80024e0:	e7ac      	b.n	800243c <__aeabi_dsub+0x328>
 80024e2:	4fd1      	ldr	r7, [pc, #836]	@ (8002828 <__aeabi_dsub+0x714>)
 80024e4:	1c6b      	adds	r3, r5, #1
 80024e6:	423b      	tst	r3, r7
 80024e8:	d171      	bne.n	80025ce <__aeabi_dsub+0x4ba>
 80024ea:	0023      	movs	r3, r4
 80024ec:	4303      	orrs	r3, r0
 80024ee:	2d00      	cmp	r5, #0
 80024f0:	d000      	beq.n	80024f4 <__aeabi_dsub+0x3e0>
 80024f2:	e14e      	b.n	8002792 <__aeabi_dsub+0x67e>
 80024f4:	4657      	mov	r7, sl
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d100      	bne.n	80024fc <__aeabi_dsub+0x3e8>
 80024fa:	e1b5      	b.n	8002868 <__aeabi_dsub+0x754>
 80024fc:	2f00      	cmp	r7, #0
 80024fe:	d00d      	beq.n	800251c <__aeabi_dsub+0x408>
 8002500:	1883      	adds	r3, r0, r2
 8002502:	4283      	cmp	r3, r0
 8002504:	4180      	sbcs	r0, r0
 8002506:	445c      	add	r4, fp
 8002508:	4240      	negs	r0, r0
 800250a:	1824      	adds	r4, r4, r0
 800250c:	0222      	lsls	r2, r4, #8
 800250e:	d500      	bpl.n	8002512 <__aeabi_dsub+0x3fe>
 8002510:	e1c8      	b.n	80028a4 <__aeabi_dsub+0x790>
 8002512:	001f      	movs	r7, r3
 8002514:	4698      	mov	r8, r3
 8002516:	4327      	orrs	r7, r4
 8002518:	d100      	bne.n	800251c <__aeabi_dsub+0x408>
 800251a:	e0bc      	b.n	8002696 <__aeabi_dsub+0x582>
 800251c:	4643      	mov	r3, r8
 800251e:	0767      	lsls	r7, r4, #29
 8002520:	08db      	lsrs	r3, r3, #3
 8002522:	431f      	orrs	r7, r3
 8002524:	08e5      	lsrs	r5, r4, #3
 8002526:	2300      	movs	r3, #0
 8002528:	e04c      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 800252a:	1a83      	subs	r3, r0, r2
 800252c:	4698      	mov	r8, r3
 800252e:	465b      	mov	r3, fp
 8002530:	4540      	cmp	r0, r8
 8002532:	41bf      	sbcs	r7, r7
 8002534:	1ae3      	subs	r3, r4, r3
 8002536:	427f      	negs	r7, r7
 8002538:	1bdb      	subs	r3, r3, r7
 800253a:	021f      	lsls	r7, r3, #8
 800253c:	d47c      	bmi.n	8002638 <__aeabi_dsub+0x524>
 800253e:	4647      	mov	r7, r8
 8002540:	431f      	orrs	r7, r3
 8002542:	d100      	bne.n	8002546 <__aeabi_dsub+0x432>
 8002544:	e0a6      	b.n	8002694 <__aeabi_dsub+0x580>
 8002546:	001c      	movs	r4, r3
 8002548:	4647      	mov	r7, r8
 800254a:	e645      	b.n	80021d8 <__aeabi_dsub+0xc4>
 800254c:	4cb7      	ldr	r4, [pc, #732]	@ (800282c <__aeabi_dsub+0x718>)
 800254e:	1aed      	subs	r5, r5, r3
 8002550:	4014      	ands	r4, r2
 8002552:	077b      	lsls	r3, r7, #29
 8002554:	d000      	beq.n	8002558 <__aeabi_dsub+0x444>
 8002556:	e780      	b.n	800245a <__aeabi_dsub+0x346>
 8002558:	e784      	b.n	8002464 <__aeabi_dsub+0x350>
 800255a:	464b      	mov	r3, r9
 800255c:	0025      	movs	r5, r4
 800255e:	4305      	orrs	r5, r0
 8002560:	d066      	beq.n	8002630 <__aeabi_dsub+0x51c>
 8002562:	1e5f      	subs	r7, r3, #1
 8002564:	2b01      	cmp	r3, #1
 8002566:	d100      	bne.n	800256a <__aeabi_dsub+0x456>
 8002568:	e0fc      	b.n	8002764 <__aeabi_dsub+0x650>
 800256a:	4dae      	ldr	r5, [pc, #696]	@ (8002824 <__aeabi_dsub+0x710>)
 800256c:	42ab      	cmp	r3, r5
 800256e:	d100      	bne.n	8002572 <__aeabi_dsub+0x45e>
 8002570:	e15e      	b.n	8002830 <__aeabi_dsub+0x71c>
 8002572:	4666      	mov	r6, ip
 8002574:	2f38      	cmp	r7, #56	@ 0x38
 8002576:	dc00      	bgt.n	800257a <__aeabi_dsub+0x466>
 8002578:	e0b4      	b.n	80026e4 <__aeabi_dsub+0x5d0>
 800257a:	2001      	movs	r0, #1
 800257c:	1a17      	subs	r7, r2, r0
 800257e:	42ba      	cmp	r2, r7
 8002580:	4192      	sbcs	r2, r2
 8002582:	465b      	mov	r3, fp
 8002584:	4252      	negs	r2, r2
 8002586:	464d      	mov	r5, r9
 8002588:	1a9c      	subs	r4, r3, r2
 800258a:	e620      	b.n	80021ce <__aeabi_dsub+0xba>
 800258c:	0767      	lsls	r7, r4, #29
 800258e:	08c0      	lsrs	r0, r0, #3
 8002590:	4307      	orrs	r7, r0
 8002592:	08e5      	lsrs	r5, r4, #3
 8002594:	e6ba      	b.n	800230c <__aeabi_dsub+0x1f8>
 8002596:	001f      	movs	r7, r3
 8002598:	4659      	mov	r1, fp
 800259a:	3f20      	subs	r7, #32
 800259c:	40f9      	lsrs	r1, r7
 800259e:	000f      	movs	r7, r1
 80025a0:	2b20      	cmp	r3, #32
 80025a2:	d005      	beq.n	80025b0 <__aeabi_dsub+0x49c>
 80025a4:	2140      	movs	r1, #64	@ 0x40
 80025a6:	1acb      	subs	r3, r1, r3
 80025a8:	4659      	mov	r1, fp
 80025aa:	4099      	lsls	r1, r3
 80025ac:	430a      	orrs	r2, r1
 80025ae:	4692      	mov	sl, r2
 80025b0:	4653      	mov	r3, sl
 80025b2:	1e5a      	subs	r2, r3, #1
 80025b4:	4193      	sbcs	r3, r2
 80025b6:	431f      	orrs	r7, r3
 80025b8:	e604      	b.n	80021c4 <__aeabi_dsub+0xb0>
 80025ba:	1aeb      	subs	r3, r5, r3
 80025bc:	4d9b      	ldr	r5, [pc, #620]	@ (800282c <__aeabi_dsub+0x718>)
 80025be:	4015      	ands	r5, r2
 80025c0:	076f      	lsls	r7, r5, #29
 80025c2:	08ed      	lsrs	r5, r5, #3
 80025c4:	032c      	lsls	r4, r5, #12
 80025c6:	055d      	lsls	r5, r3, #21
 80025c8:	0b24      	lsrs	r4, r4, #12
 80025ca:	0d6d      	lsrs	r5, r5, #21
 80025cc:	e736      	b.n	800243c <__aeabi_dsub+0x328>
 80025ce:	4d95      	ldr	r5, [pc, #596]	@ (8002824 <__aeabi_dsub+0x710>)
 80025d0:	42ab      	cmp	r3, r5
 80025d2:	d100      	bne.n	80025d6 <__aeabi_dsub+0x4c2>
 80025d4:	e0d6      	b.n	8002784 <__aeabi_dsub+0x670>
 80025d6:	1882      	adds	r2, r0, r2
 80025d8:	0021      	movs	r1, r4
 80025da:	4282      	cmp	r2, r0
 80025dc:	4180      	sbcs	r0, r0
 80025de:	4459      	add	r1, fp
 80025e0:	4240      	negs	r0, r0
 80025e2:	1808      	adds	r0, r1, r0
 80025e4:	07c7      	lsls	r7, r0, #31
 80025e6:	0852      	lsrs	r2, r2, #1
 80025e8:	4317      	orrs	r7, r2
 80025ea:	0844      	lsrs	r4, r0, #1
 80025ec:	0752      	lsls	r2, r2, #29
 80025ee:	d400      	bmi.n	80025f2 <__aeabi_dsub+0x4de>
 80025f0:	e185      	b.n	80028fe <__aeabi_dsub+0x7ea>
 80025f2:	220f      	movs	r2, #15
 80025f4:	001d      	movs	r5, r3
 80025f6:	403a      	ands	r2, r7
 80025f8:	2a04      	cmp	r2, #4
 80025fa:	d000      	beq.n	80025fe <__aeabi_dsub+0x4ea>
 80025fc:	e61a      	b.n	8002234 <__aeabi_dsub+0x120>
 80025fe:	08ff      	lsrs	r7, r7, #3
 8002600:	0764      	lsls	r4, r4, #29
 8002602:	4327      	orrs	r7, r4
 8002604:	0905      	lsrs	r5, r0, #4
 8002606:	e7dd      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 8002608:	465b      	mov	r3, fp
 800260a:	08d2      	lsrs	r2, r2, #3
 800260c:	075f      	lsls	r7, r3, #29
 800260e:	4317      	orrs	r7, r2
 8002610:	08dd      	lsrs	r5, r3, #3
 8002612:	e67b      	b.n	800230c <__aeabi_dsub+0x1f8>
 8002614:	2700      	movs	r7, #0
 8002616:	2400      	movs	r4, #0
 8002618:	e710      	b.n	800243c <__aeabi_dsub+0x328>
 800261a:	2b00      	cmp	r3, #0
 800261c:	d000      	beq.n	8002620 <__aeabi_dsub+0x50c>
 800261e:	e0d6      	b.n	80027ce <__aeabi_dsub+0x6ba>
 8002620:	2900      	cmp	r1, #0
 8002622:	d000      	beq.n	8002626 <__aeabi_dsub+0x512>
 8002624:	e12f      	b.n	8002886 <__aeabi_dsub+0x772>
 8002626:	2480      	movs	r4, #128	@ 0x80
 8002628:	2600      	movs	r6, #0
 800262a:	4d7e      	ldr	r5, [pc, #504]	@ (8002824 <__aeabi_dsub+0x710>)
 800262c:	0324      	lsls	r4, r4, #12
 800262e:	e705      	b.n	800243c <__aeabi_dsub+0x328>
 8002630:	4666      	mov	r6, ip
 8002632:	465c      	mov	r4, fp
 8002634:	08d0      	lsrs	r0, r2, #3
 8002636:	e717      	b.n	8002468 <__aeabi_dsub+0x354>
 8002638:	465b      	mov	r3, fp
 800263a:	1a17      	subs	r7, r2, r0
 800263c:	42ba      	cmp	r2, r7
 800263e:	4192      	sbcs	r2, r2
 8002640:	1b1c      	subs	r4, r3, r4
 8002642:	2601      	movs	r6, #1
 8002644:	4663      	mov	r3, ip
 8002646:	4252      	negs	r2, r2
 8002648:	1aa4      	subs	r4, r4, r2
 800264a:	401e      	ands	r6, r3
 800264c:	e5c4      	b.n	80021d8 <__aeabi_dsub+0xc4>
 800264e:	1883      	adds	r3, r0, r2
 8002650:	4283      	cmp	r3, r0
 8002652:	4180      	sbcs	r0, r0
 8002654:	445c      	add	r4, fp
 8002656:	4240      	negs	r0, r0
 8002658:	1825      	adds	r5, r4, r0
 800265a:	022a      	lsls	r2, r5, #8
 800265c:	d400      	bmi.n	8002660 <__aeabi_dsub+0x54c>
 800265e:	e0da      	b.n	8002816 <__aeabi_dsub+0x702>
 8002660:	4a72      	ldr	r2, [pc, #456]	@ (800282c <__aeabi_dsub+0x718>)
 8002662:	085b      	lsrs	r3, r3, #1
 8002664:	4015      	ands	r5, r2
 8002666:	07ea      	lsls	r2, r5, #31
 8002668:	431a      	orrs	r2, r3
 800266a:	0869      	lsrs	r1, r5, #1
 800266c:	075b      	lsls	r3, r3, #29
 800266e:	d400      	bmi.n	8002672 <__aeabi_dsub+0x55e>
 8002670:	e14a      	b.n	8002908 <__aeabi_dsub+0x7f4>
 8002672:	230f      	movs	r3, #15
 8002674:	4013      	ands	r3, r2
 8002676:	2b04      	cmp	r3, #4
 8002678:	d100      	bne.n	800267c <__aeabi_dsub+0x568>
 800267a:	e0fc      	b.n	8002876 <__aeabi_dsub+0x762>
 800267c:	1d17      	adds	r7, r2, #4
 800267e:	4297      	cmp	r7, r2
 8002680:	41a4      	sbcs	r4, r4
 8002682:	4264      	negs	r4, r4
 8002684:	2502      	movs	r5, #2
 8002686:	1864      	adds	r4, r4, r1
 8002688:	e6ec      	b.n	8002464 <__aeabi_dsub+0x350>
 800268a:	4647      	mov	r7, r8
 800268c:	001c      	movs	r4, r3
 800268e:	431f      	orrs	r7, r3
 8002690:	d000      	beq.n	8002694 <__aeabi_dsub+0x580>
 8002692:	e743      	b.n	800251c <__aeabi_dsub+0x408>
 8002694:	2600      	movs	r6, #0
 8002696:	2500      	movs	r5, #0
 8002698:	2400      	movs	r4, #0
 800269a:	e6cf      	b.n	800243c <__aeabi_dsub+0x328>
 800269c:	08c0      	lsrs	r0, r0, #3
 800269e:	0767      	lsls	r7, r4, #29
 80026a0:	4307      	orrs	r7, r0
 80026a2:	08e5      	lsrs	r5, r4, #3
 80026a4:	e632      	b.n	800230c <__aeabi_dsub+0x1f8>
 80026a6:	1a87      	subs	r7, r0, r2
 80026a8:	465b      	mov	r3, fp
 80026aa:	42b8      	cmp	r0, r7
 80026ac:	4180      	sbcs	r0, r0
 80026ae:	1ae4      	subs	r4, r4, r3
 80026b0:	4240      	negs	r0, r0
 80026b2:	1a24      	subs	r4, r4, r0
 80026b4:	0223      	lsls	r3, r4, #8
 80026b6:	d428      	bmi.n	800270a <__aeabi_dsub+0x5f6>
 80026b8:	0763      	lsls	r3, r4, #29
 80026ba:	08ff      	lsrs	r7, r7, #3
 80026bc:	431f      	orrs	r7, r3
 80026be:	08e5      	lsrs	r5, r4, #3
 80026c0:	2301      	movs	r3, #1
 80026c2:	e77f      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d100      	bne.n	80026ca <__aeabi_dsub+0x5b6>
 80026c8:	e673      	b.n	80023b2 <__aeabi_dsub+0x29e>
 80026ca:	464b      	mov	r3, r9
 80026cc:	1b5f      	subs	r7, r3, r5
 80026ce:	003b      	movs	r3, r7
 80026d0:	2d00      	cmp	r5, #0
 80026d2:	d100      	bne.n	80026d6 <__aeabi_dsub+0x5c2>
 80026d4:	e742      	b.n	800255c <__aeabi_dsub+0x448>
 80026d6:	2f38      	cmp	r7, #56	@ 0x38
 80026d8:	dd00      	ble.n	80026dc <__aeabi_dsub+0x5c8>
 80026da:	e0ec      	b.n	80028b6 <__aeabi_dsub+0x7a2>
 80026dc:	2380      	movs	r3, #128	@ 0x80
 80026de:	000e      	movs	r6, r1
 80026e0:	041b      	lsls	r3, r3, #16
 80026e2:	431c      	orrs	r4, r3
 80026e4:	2f1f      	cmp	r7, #31
 80026e6:	dc25      	bgt.n	8002734 <__aeabi_dsub+0x620>
 80026e8:	2520      	movs	r5, #32
 80026ea:	0023      	movs	r3, r4
 80026ec:	1bed      	subs	r5, r5, r7
 80026ee:	0001      	movs	r1, r0
 80026f0:	40a8      	lsls	r0, r5
 80026f2:	40ab      	lsls	r3, r5
 80026f4:	40f9      	lsrs	r1, r7
 80026f6:	1e45      	subs	r5, r0, #1
 80026f8:	41a8      	sbcs	r0, r5
 80026fa:	430b      	orrs	r3, r1
 80026fc:	40fc      	lsrs	r4, r7
 80026fe:	4318      	orrs	r0, r3
 8002700:	465b      	mov	r3, fp
 8002702:	1b1b      	subs	r3, r3, r4
 8002704:	469b      	mov	fp, r3
 8002706:	e739      	b.n	800257c <__aeabi_dsub+0x468>
 8002708:	4666      	mov	r6, ip
 800270a:	2501      	movs	r5, #1
 800270c:	e562      	b.n	80021d4 <__aeabi_dsub+0xc0>
 800270e:	001f      	movs	r7, r3
 8002710:	4659      	mov	r1, fp
 8002712:	3f20      	subs	r7, #32
 8002714:	40f9      	lsrs	r1, r7
 8002716:	468c      	mov	ip, r1
 8002718:	2b20      	cmp	r3, #32
 800271a:	d005      	beq.n	8002728 <__aeabi_dsub+0x614>
 800271c:	2740      	movs	r7, #64	@ 0x40
 800271e:	4659      	mov	r1, fp
 8002720:	1afb      	subs	r3, r7, r3
 8002722:	4099      	lsls	r1, r3
 8002724:	430a      	orrs	r2, r1
 8002726:	4692      	mov	sl, r2
 8002728:	4657      	mov	r7, sl
 800272a:	1e7b      	subs	r3, r7, #1
 800272c:	419f      	sbcs	r7, r3
 800272e:	4663      	mov	r3, ip
 8002730:	431f      	orrs	r7, r3
 8002732:	e5c1      	b.n	80022b8 <__aeabi_dsub+0x1a4>
 8002734:	003b      	movs	r3, r7
 8002736:	0025      	movs	r5, r4
 8002738:	3b20      	subs	r3, #32
 800273a:	40dd      	lsrs	r5, r3
 800273c:	2f20      	cmp	r7, #32
 800273e:	d004      	beq.n	800274a <__aeabi_dsub+0x636>
 8002740:	2340      	movs	r3, #64	@ 0x40
 8002742:	1bdb      	subs	r3, r3, r7
 8002744:	409c      	lsls	r4, r3
 8002746:	4320      	orrs	r0, r4
 8002748:	4680      	mov	r8, r0
 800274a:	4640      	mov	r0, r8
 800274c:	1e43      	subs	r3, r0, #1
 800274e:	4198      	sbcs	r0, r3
 8002750:	4328      	orrs	r0, r5
 8002752:	e713      	b.n	800257c <__aeabi_dsub+0x468>
 8002754:	2900      	cmp	r1, #0
 8002756:	d09d      	beq.n	8002694 <__aeabi_dsub+0x580>
 8002758:	2601      	movs	r6, #1
 800275a:	4663      	mov	r3, ip
 800275c:	465c      	mov	r4, fp
 800275e:	4690      	mov	r8, r2
 8002760:	401e      	ands	r6, r3
 8002762:	e6db      	b.n	800251c <__aeabi_dsub+0x408>
 8002764:	1a17      	subs	r7, r2, r0
 8002766:	465b      	mov	r3, fp
 8002768:	42ba      	cmp	r2, r7
 800276a:	4192      	sbcs	r2, r2
 800276c:	1b1c      	subs	r4, r3, r4
 800276e:	4252      	negs	r2, r2
 8002770:	1aa4      	subs	r4, r4, r2
 8002772:	0223      	lsls	r3, r4, #8
 8002774:	d4c8      	bmi.n	8002708 <__aeabi_dsub+0x5f4>
 8002776:	0763      	lsls	r3, r4, #29
 8002778:	08ff      	lsrs	r7, r7, #3
 800277a:	431f      	orrs	r7, r3
 800277c:	4666      	mov	r6, ip
 800277e:	2301      	movs	r3, #1
 8002780:	08e5      	lsrs	r5, r4, #3
 8002782:	e71f      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 8002784:	001d      	movs	r5, r3
 8002786:	2400      	movs	r4, #0
 8002788:	2700      	movs	r7, #0
 800278a:	e657      	b.n	800243c <__aeabi_dsub+0x328>
 800278c:	465c      	mov	r4, fp
 800278e:	08d0      	lsrs	r0, r2, #3
 8002790:	e66a      	b.n	8002468 <__aeabi_dsub+0x354>
 8002792:	2b00      	cmp	r3, #0
 8002794:	d100      	bne.n	8002798 <__aeabi_dsub+0x684>
 8002796:	e737      	b.n	8002608 <__aeabi_dsub+0x4f4>
 8002798:	4653      	mov	r3, sl
 800279a:	08c0      	lsrs	r0, r0, #3
 800279c:	0767      	lsls	r7, r4, #29
 800279e:	4307      	orrs	r7, r0
 80027a0:	08e5      	lsrs	r5, r4, #3
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d100      	bne.n	80027a8 <__aeabi_dsub+0x694>
 80027a6:	e5b1      	b.n	800230c <__aeabi_dsub+0x1f8>
 80027a8:	2380      	movs	r3, #128	@ 0x80
 80027aa:	031b      	lsls	r3, r3, #12
 80027ac:	421d      	tst	r5, r3
 80027ae:	d008      	beq.n	80027c2 <__aeabi_dsub+0x6ae>
 80027b0:	4659      	mov	r1, fp
 80027b2:	08c8      	lsrs	r0, r1, #3
 80027b4:	4218      	tst	r0, r3
 80027b6:	d104      	bne.n	80027c2 <__aeabi_dsub+0x6ae>
 80027b8:	08d2      	lsrs	r2, r2, #3
 80027ba:	0749      	lsls	r1, r1, #29
 80027bc:	430a      	orrs	r2, r1
 80027be:	0017      	movs	r7, r2
 80027c0:	0005      	movs	r5, r0
 80027c2:	0f7b      	lsrs	r3, r7, #29
 80027c4:	00ff      	lsls	r7, r7, #3
 80027c6:	08ff      	lsrs	r7, r7, #3
 80027c8:	075b      	lsls	r3, r3, #29
 80027ca:	431f      	orrs	r7, r3
 80027cc:	e59e      	b.n	800230c <__aeabi_dsub+0x1f8>
 80027ce:	08c0      	lsrs	r0, r0, #3
 80027d0:	0763      	lsls	r3, r4, #29
 80027d2:	4318      	orrs	r0, r3
 80027d4:	08e5      	lsrs	r5, r4, #3
 80027d6:	2900      	cmp	r1, #0
 80027d8:	d053      	beq.n	8002882 <__aeabi_dsub+0x76e>
 80027da:	2380      	movs	r3, #128	@ 0x80
 80027dc:	031b      	lsls	r3, r3, #12
 80027de:	421d      	tst	r5, r3
 80027e0:	d00a      	beq.n	80027f8 <__aeabi_dsub+0x6e4>
 80027e2:	4659      	mov	r1, fp
 80027e4:	08cc      	lsrs	r4, r1, #3
 80027e6:	421c      	tst	r4, r3
 80027e8:	d106      	bne.n	80027f8 <__aeabi_dsub+0x6e4>
 80027ea:	2601      	movs	r6, #1
 80027ec:	4663      	mov	r3, ip
 80027ee:	0025      	movs	r5, r4
 80027f0:	08d0      	lsrs	r0, r2, #3
 80027f2:	0749      	lsls	r1, r1, #29
 80027f4:	4308      	orrs	r0, r1
 80027f6:	401e      	ands	r6, r3
 80027f8:	0f47      	lsrs	r7, r0, #29
 80027fa:	00c0      	lsls	r0, r0, #3
 80027fc:	08c0      	lsrs	r0, r0, #3
 80027fe:	077f      	lsls	r7, r7, #29
 8002800:	4307      	orrs	r7, r0
 8002802:	e583      	b.n	800230c <__aeabi_dsub+0x1f8>
 8002804:	1883      	adds	r3, r0, r2
 8002806:	4293      	cmp	r3, r2
 8002808:	4192      	sbcs	r2, r2
 800280a:	445c      	add	r4, fp
 800280c:	4252      	negs	r2, r2
 800280e:	18a5      	adds	r5, r4, r2
 8002810:	022a      	lsls	r2, r5, #8
 8002812:	d500      	bpl.n	8002816 <__aeabi_dsub+0x702>
 8002814:	e724      	b.n	8002660 <__aeabi_dsub+0x54c>
 8002816:	076f      	lsls	r7, r5, #29
 8002818:	08db      	lsrs	r3, r3, #3
 800281a:	431f      	orrs	r7, r3
 800281c:	08ed      	lsrs	r5, r5, #3
 800281e:	2301      	movs	r3, #1
 8002820:	e6d0      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 8002822:	46c0      	nop			@ (mov r8, r8)
 8002824:	000007ff 	.word	0x000007ff
 8002828:	000007fe 	.word	0x000007fe
 800282c:	ff7fffff 	.word	0xff7fffff
 8002830:	465b      	mov	r3, fp
 8002832:	08d2      	lsrs	r2, r2, #3
 8002834:	075f      	lsls	r7, r3, #29
 8002836:	4666      	mov	r6, ip
 8002838:	4317      	orrs	r7, r2
 800283a:	08dd      	lsrs	r5, r3, #3
 800283c:	e566      	b.n	800230c <__aeabi_dsub+0x1f8>
 800283e:	0025      	movs	r5, r4
 8002840:	3b20      	subs	r3, #32
 8002842:	40dd      	lsrs	r5, r3
 8002844:	4663      	mov	r3, ip
 8002846:	2b20      	cmp	r3, #32
 8002848:	d005      	beq.n	8002856 <__aeabi_dsub+0x742>
 800284a:	2340      	movs	r3, #64	@ 0x40
 800284c:	4661      	mov	r1, ip
 800284e:	1a5b      	subs	r3, r3, r1
 8002850:	409c      	lsls	r4, r3
 8002852:	4320      	orrs	r0, r4
 8002854:	4680      	mov	r8, r0
 8002856:	4647      	mov	r7, r8
 8002858:	1e7b      	subs	r3, r7, #1
 800285a:	419f      	sbcs	r7, r3
 800285c:	432f      	orrs	r7, r5
 800285e:	e5a0      	b.n	80023a2 <__aeabi_dsub+0x28e>
 8002860:	2120      	movs	r1, #32
 8002862:	2700      	movs	r7, #0
 8002864:	1a09      	subs	r1, r1, r0
 8002866:	e4d2      	b.n	800220e <__aeabi_dsub+0xfa>
 8002868:	2f00      	cmp	r7, #0
 800286a:	d100      	bne.n	800286e <__aeabi_dsub+0x75a>
 800286c:	e713      	b.n	8002696 <__aeabi_dsub+0x582>
 800286e:	465c      	mov	r4, fp
 8002870:	0017      	movs	r7, r2
 8002872:	2500      	movs	r5, #0
 8002874:	e5f6      	b.n	8002464 <__aeabi_dsub+0x350>
 8002876:	08d7      	lsrs	r7, r2, #3
 8002878:	0749      	lsls	r1, r1, #29
 800287a:	2302      	movs	r3, #2
 800287c:	430f      	orrs	r7, r1
 800287e:	092d      	lsrs	r5, r5, #4
 8002880:	e6a0      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 8002882:	0007      	movs	r7, r0
 8002884:	e542      	b.n	800230c <__aeabi_dsub+0x1f8>
 8002886:	465b      	mov	r3, fp
 8002888:	2601      	movs	r6, #1
 800288a:	075f      	lsls	r7, r3, #29
 800288c:	08dd      	lsrs	r5, r3, #3
 800288e:	4663      	mov	r3, ip
 8002890:	08d2      	lsrs	r2, r2, #3
 8002892:	4317      	orrs	r7, r2
 8002894:	401e      	ands	r6, r3
 8002896:	e539      	b.n	800230c <__aeabi_dsub+0x1f8>
 8002898:	465b      	mov	r3, fp
 800289a:	08d2      	lsrs	r2, r2, #3
 800289c:	075f      	lsls	r7, r3, #29
 800289e:	4317      	orrs	r7, r2
 80028a0:	08dd      	lsrs	r5, r3, #3
 80028a2:	e533      	b.n	800230c <__aeabi_dsub+0x1f8>
 80028a4:	4a1e      	ldr	r2, [pc, #120]	@ (8002920 <__aeabi_dsub+0x80c>)
 80028a6:	08db      	lsrs	r3, r3, #3
 80028a8:	4022      	ands	r2, r4
 80028aa:	0757      	lsls	r7, r2, #29
 80028ac:	0252      	lsls	r2, r2, #9
 80028ae:	2501      	movs	r5, #1
 80028b0:	431f      	orrs	r7, r3
 80028b2:	0b14      	lsrs	r4, r2, #12
 80028b4:	e5c2      	b.n	800243c <__aeabi_dsub+0x328>
 80028b6:	000e      	movs	r6, r1
 80028b8:	2001      	movs	r0, #1
 80028ba:	e65f      	b.n	800257c <__aeabi_dsub+0x468>
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d00d      	beq.n	80028dc <__aeabi_dsub+0x7c8>
 80028c0:	464b      	mov	r3, r9
 80028c2:	1b5b      	subs	r3, r3, r5
 80028c4:	469c      	mov	ip, r3
 80028c6:	2d00      	cmp	r5, #0
 80028c8:	d100      	bne.n	80028cc <__aeabi_dsub+0x7b8>
 80028ca:	e548      	b.n	800235e <__aeabi_dsub+0x24a>
 80028cc:	2701      	movs	r7, #1
 80028ce:	2b38      	cmp	r3, #56	@ 0x38
 80028d0:	dd00      	ble.n	80028d4 <__aeabi_dsub+0x7c0>
 80028d2:	e566      	b.n	80023a2 <__aeabi_dsub+0x28e>
 80028d4:	2380      	movs	r3, #128	@ 0x80
 80028d6:	041b      	lsls	r3, r3, #16
 80028d8:	431c      	orrs	r4, r3
 80028da:	e550      	b.n	800237e <__aeabi_dsub+0x26a>
 80028dc:	1c6b      	adds	r3, r5, #1
 80028de:	4d11      	ldr	r5, [pc, #68]	@ (8002924 <__aeabi_dsub+0x810>)
 80028e0:	422b      	tst	r3, r5
 80028e2:	d000      	beq.n	80028e6 <__aeabi_dsub+0x7d2>
 80028e4:	e673      	b.n	80025ce <__aeabi_dsub+0x4ba>
 80028e6:	4659      	mov	r1, fp
 80028e8:	0023      	movs	r3, r4
 80028ea:	4311      	orrs	r1, r2
 80028ec:	468a      	mov	sl, r1
 80028ee:	4303      	orrs	r3, r0
 80028f0:	e600      	b.n	80024f4 <__aeabi_dsub+0x3e0>
 80028f2:	0767      	lsls	r7, r4, #29
 80028f4:	08c0      	lsrs	r0, r0, #3
 80028f6:	2300      	movs	r3, #0
 80028f8:	4307      	orrs	r7, r0
 80028fa:	08e5      	lsrs	r5, r4, #3
 80028fc:	e662      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 80028fe:	0764      	lsls	r4, r4, #29
 8002900:	08ff      	lsrs	r7, r7, #3
 8002902:	4327      	orrs	r7, r4
 8002904:	0905      	lsrs	r5, r0, #4
 8002906:	e65d      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 8002908:	08d2      	lsrs	r2, r2, #3
 800290a:	0749      	lsls	r1, r1, #29
 800290c:	4311      	orrs	r1, r2
 800290e:	000f      	movs	r7, r1
 8002910:	2302      	movs	r3, #2
 8002912:	092d      	lsrs	r5, r5, #4
 8002914:	e656      	b.n	80025c4 <__aeabi_dsub+0x4b0>
 8002916:	0007      	movs	r7, r0
 8002918:	e5a4      	b.n	8002464 <__aeabi_dsub+0x350>
 800291a:	0038      	movs	r0, r7
 800291c:	e48f      	b.n	800223e <__aeabi_dsub+0x12a>
 800291e:	46c0      	nop			@ (mov r8, r8)
 8002920:	ff7fffff 	.word	0xff7fffff
 8002924:	000007fe 	.word	0x000007fe

08002928 <__aeabi_dcmpun>:
 8002928:	b5f0      	push	{r4, r5, r6, r7, lr}
 800292a:	46c6      	mov	lr, r8
 800292c:	031e      	lsls	r6, r3, #12
 800292e:	0b36      	lsrs	r6, r6, #12
 8002930:	46b0      	mov	r8, r6
 8002932:	4e0d      	ldr	r6, [pc, #52]	@ (8002968 <__aeabi_dcmpun+0x40>)
 8002934:	030c      	lsls	r4, r1, #12
 8002936:	004d      	lsls	r5, r1, #1
 8002938:	005f      	lsls	r7, r3, #1
 800293a:	b500      	push	{lr}
 800293c:	0b24      	lsrs	r4, r4, #12
 800293e:	0d6d      	lsrs	r5, r5, #21
 8002940:	0d7f      	lsrs	r7, r7, #21
 8002942:	42b5      	cmp	r5, r6
 8002944:	d00b      	beq.n	800295e <__aeabi_dcmpun+0x36>
 8002946:	4908      	ldr	r1, [pc, #32]	@ (8002968 <__aeabi_dcmpun+0x40>)
 8002948:	2000      	movs	r0, #0
 800294a:	428f      	cmp	r7, r1
 800294c:	d104      	bne.n	8002958 <__aeabi_dcmpun+0x30>
 800294e:	4646      	mov	r6, r8
 8002950:	4316      	orrs	r6, r2
 8002952:	0030      	movs	r0, r6
 8002954:	1e43      	subs	r3, r0, #1
 8002956:	4198      	sbcs	r0, r3
 8002958:	bc80      	pop	{r7}
 800295a:	46b8      	mov	r8, r7
 800295c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800295e:	4304      	orrs	r4, r0
 8002960:	2001      	movs	r0, #1
 8002962:	2c00      	cmp	r4, #0
 8002964:	d1f8      	bne.n	8002958 <__aeabi_dcmpun+0x30>
 8002966:	e7ee      	b.n	8002946 <__aeabi_dcmpun+0x1e>
 8002968:	000007ff 	.word	0x000007ff

0800296c <__aeabi_d2iz>:
 800296c:	000b      	movs	r3, r1
 800296e:	0002      	movs	r2, r0
 8002970:	b570      	push	{r4, r5, r6, lr}
 8002972:	4d16      	ldr	r5, [pc, #88]	@ (80029cc <__aeabi_d2iz+0x60>)
 8002974:	030c      	lsls	r4, r1, #12
 8002976:	b082      	sub	sp, #8
 8002978:	0049      	lsls	r1, r1, #1
 800297a:	2000      	movs	r0, #0
 800297c:	9200      	str	r2, [sp, #0]
 800297e:	9301      	str	r3, [sp, #4]
 8002980:	0b24      	lsrs	r4, r4, #12
 8002982:	0d49      	lsrs	r1, r1, #21
 8002984:	0fde      	lsrs	r6, r3, #31
 8002986:	42a9      	cmp	r1, r5
 8002988:	dd04      	ble.n	8002994 <__aeabi_d2iz+0x28>
 800298a:	4811      	ldr	r0, [pc, #68]	@ (80029d0 <__aeabi_d2iz+0x64>)
 800298c:	4281      	cmp	r1, r0
 800298e:	dd03      	ble.n	8002998 <__aeabi_d2iz+0x2c>
 8002990:	4b10      	ldr	r3, [pc, #64]	@ (80029d4 <__aeabi_d2iz+0x68>)
 8002992:	18f0      	adds	r0, r6, r3
 8002994:	b002      	add	sp, #8
 8002996:	bd70      	pop	{r4, r5, r6, pc}
 8002998:	2080      	movs	r0, #128	@ 0x80
 800299a:	0340      	lsls	r0, r0, #13
 800299c:	4320      	orrs	r0, r4
 800299e:	4c0e      	ldr	r4, [pc, #56]	@ (80029d8 <__aeabi_d2iz+0x6c>)
 80029a0:	1a64      	subs	r4, r4, r1
 80029a2:	2c1f      	cmp	r4, #31
 80029a4:	dd08      	ble.n	80029b8 <__aeabi_d2iz+0x4c>
 80029a6:	4b0d      	ldr	r3, [pc, #52]	@ (80029dc <__aeabi_d2iz+0x70>)
 80029a8:	1a5b      	subs	r3, r3, r1
 80029aa:	40d8      	lsrs	r0, r3
 80029ac:	0003      	movs	r3, r0
 80029ae:	4258      	negs	r0, r3
 80029b0:	2e00      	cmp	r6, #0
 80029b2:	d1ef      	bne.n	8002994 <__aeabi_d2iz+0x28>
 80029b4:	0018      	movs	r0, r3
 80029b6:	e7ed      	b.n	8002994 <__aeabi_d2iz+0x28>
 80029b8:	4b09      	ldr	r3, [pc, #36]	@ (80029e0 <__aeabi_d2iz+0x74>)
 80029ba:	9a00      	ldr	r2, [sp, #0]
 80029bc:	469c      	mov	ip, r3
 80029be:	0003      	movs	r3, r0
 80029c0:	4461      	add	r1, ip
 80029c2:	408b      	lsls	r3, r1
 80029c4:	40e2      	lsrs	r2, r4
 80029c6:	4313      	orrs	r3, r2
 80029c8:	e7f1      	b.n	80029ae <__aeabi_d2iz+0x42>
 80029ca:	46c0      	nop			@ (mov r8, r8)
 80029cc:	000003fe 	.word	0x000003fe
 80029d0:	0000041d 	.word	0x0000041d
 80029d4:	7fffffff 	.word	0x7fffffff
 80029d8:	00000433 	.word	0x00000433
 80029dc:	00000413 	.word	0x00000413
 80029e0:	fffffbed 	.word	0xfffffbed

080029e4 <__aeabi_i2d>:
 80029e4:	b570      	push	{r4, r5, r6, lr}
 80029e6:	2800      	cmp	r0, #0
 80029e8:	d016      	beq.n	8002a18 <__aeabi_i2d+0x34>
 80029ea:	17c3      	asrs	r3, r0, #31
 80029ec:	18c5      	adds	r5, r0, r3
 80029ee:	405d      	eors	r5, r3
 80029f0:	0fc4      	lsrs	r4, r0, #31
 80029f2:	0028      	movs	r0, r5
 80029f4:	f000 f912 	bl	8002c1c <__clzsi2>
 80029f8:	4b10      	ldr	r3, [pc, #64]	@ (8002a3c <__aeabi_i2d+0x58>)
 80029fa:	1a1b      	subs	r3, r3, r0
 80029fc:	055b      	lsls	r3, r3, #21
 80029fe:	0d5b      	lsrs	r3, r3, #21
 8002a00:	280a      	cmp	r0, #10
 8002a02:	dc14      	bgt.n	8002a2e <__aeabi_i2d+0x4a>
 8002a04:	0002      	movs	r2, r0
 8002a06:	002e      	movs	r6, r5
 8002a08:	3215      	adds	r2, #21
 8002a0a:	4096      	lsls	r6, r2
 8002a0c:	220b      	movs	r2, #11
 8002a0e:	1a12      	subs	r2, r2, r0
 8002a10:	40d5      	lsrs	r5, r2
 8002a12:	032d      	lsls	r5, r5, #12
 8002a14:	0b2d      	lsrs	r5, r5, #12
 8002a16:	e003      	b.n	8002a20 <__aeabi_i2d+0x3c>
 8002a18:	2400      	movs	r4, #0
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	2500      	movs	r5, #0
 8002a1e:	2600      	movs	r6, #0
 8002a20:	051b      	lsls	r3, r3, #20
 8002a22:	432b      	orrs	r3, r5
 8002a24:	07e4      	lsls	r4, r4, #31
 8002a26:	4323      	orrs	r3, r4
 8002a28:	0030      	movs	r0, r6
 8002a2a:	0019      	movs	r1, r3
 8002a2c:	bd70      	pop	{r4, r5, r6, pc}
 8002a2e:	380b      	subs	r0, #11
 8002a30:	4085      	lsls	r5, r0
 8002a32:	032d      	lsls	r5, r5, #12
 8002a34:	2600      	movs	r6, #0
 8002a36:	0b2d      	lsrs	r5, r5, #12
 8002a38:	e7f2      	b.n	8002a20 <__aeabi_i2d+0x3c>
 8002a3a:	46c0      	nop			@ (mov r8, r8)
 8002a3c:	0000041e 	.word	0x0000041e

08002a40 <__aeabi_ui2d>:
 8002a40:	b510      	push	{r4, lr}
 8002a42:	1e04      	subs	r4, r0, #0
 8002a44:	d010      	beq.n	8002a68 <__aeabi_ui2d+0x28>
 8002a46:	f000 f8e9 	bl	8002c1c <__clzsi2>
 8002a4a:	4b0e      	ldr	r3, [pc, #56]	@ (8002a84 <__aeabi_ui2d+0x44>)
 8002a4c:	1a1b      	subs	r3, r3, r0
 8002a4e:	055b      	lsls	r3, r3, #21
 8002a50:	0d5b      	lsrs	r3, r3, #21
 8002a52:	280a      	cmp	r0, #10
 8002a54:	dc0f      	bgt.n	8002a76 <__aeabi_ui2d+0x36>
 8002a56:	220b      	movs	r2, #11
 8002a58:	0021      	movs	r1, r4
 8002a5a:	1a12      	subs	r2, r2, r0
 8002a5c:	40d1      	lsrs	r1, r2
 8002a5e:	3015      	adds	r0, #21
 8002a60:	030a      	lsls	r2, r1, #12
 8002a62:	4084      	lsls	r4, r0
 8002a64:	0b12      	lsrs	r2, r2, #12
 8002a66:	e001      	b.n	8002a6c <__aeabi_ui2d+0x2c>
 8002a68:	2300      	movs	r3, #0
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	051b      	lsls	r3, r3, #20
 8002a6e:	4313      	orrs	r3, r2
 8002a70:	0020      	movs	r0, r4
 8002a72:	0019      	movs	r1, r3
 8002a74:	bd10      	pop	{r4, pc}
 8002a76:	0022      	movs	r2, r4
 8002a78:	380b      	subs	r0, #11
 8002a7a:	4082      	lsls	r2, r0
 8002a7c:	0312      	lsls	r2, r2, #12
 8002a7e:	2400      	movs	r4, #0
 8002a80:	0b12      	lsrs	r2, r2, #12
 8002a82:	e7f3      	b.n	8002a6c <__aeabi_ui2d+0x2c>
 8002a84:	0000041e 	.word	0x0000041e

08002a88 <__aeabi_f2d>:
 8002a88:	b570      	push	{r4, r5, r6, lr}
 8002a8a:	0242      	lsls	r2, r0, #9
 8002a8c:	0043      	lsls	r3, r0, #1
 8002a8e:	0fc4      	lsrs	r4, r0, #31
 8002a90:	20fe      	movs	r0, #254	@ 0xfe
 8002a92:	0e1b      	lsrs	r3, r3, #24
 8002a94:	1c59      	adds	r1, r3, #1
 8002a96:	0a55      	lsrs	r5, r2, #9
 8002a98:	4208      	tst	r0, r1
 8002a9a:	d00c      	beq.n	8002ab6 <__aeabi_f2d+0x2e>
 8002a9c:	21e0      	movs	r1, #224	@ 0xe0
 8002a9e:	0089      	lsls	r1, r1, #2
 8002aa0:	468c      	mov	ip, r1
 8002aa2:	076d      	lsls	r5, r5, #29
 8002aa4:	0b12      	lsrs	r2, r2, #12
 8002aa6:	4463      	add	r3, ip
 8002aa8:	051b      	lsls	r3, r3, #20
 8002aaa:	4313      	orrs	r3, r2
 8002aac:	07e4      	lsls	r4, r4, #31
 8002aae:	4323      	orrs	r3, r4
 8002ab0:	0028      	movs	r0, r5
 8002ab2:	0019      	movs	r1, r3
 8002ab4:	bd70      	pop	{r4, r5, r6, pc}
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d114      	bne.n	8002ae4 <__aeabi_f2d+0x5c>
 8002aba:	2d00      	cmp	r5, #0
 8002abc:	d01b      	beq.n	8002af6 <__aeabi_f2d+0x6e>
 8002abe:	0028      	movs	r0, r5
 8002ac0:	f000 f8ac 	bl	8002c1c <__clzsi2>
 8002ac4:	280a      	cmp	r0, #10
 8002ac6:	dc1c      	bgt.n	8002b02 <__aeabi_f2d+0x7a>
 8002ac8:	230b      	movs	r3, #11
 8002aca:	002a      	movs	r2, r5
 8002acc:	1a1b      	subs	r3, r3, r0
 8002ace:	40da      	lsrs	r2, r3
 8002ad0:	0003      	movs	r3, r0
 8002ad2:	3315      	adds	r3, #21
 8002ad4:	409d      	lsls	r5, r3
 8002ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8002b10 <__aeabi_f2d+0x88>)
 8002ad8:	0312      	lsls	r2, r2, #12
 8002ada:	1a1b      	subs	r3, r3, r0
 8002adc:	055b      	lsls	r3, r3, #21
 8002ade:	0b12      	lsrs	r2, r2, #12
 8002ae0:	0d5b      	lsrs	r3, r3, #21
 8002ae2:	e7e1      	b.n	8002aa8 <__aeabi_f2d+0x20>
 8002ae4:	2d00      	cmp	r5, #0
 8002ae6:	d009      	beq.n	8002afc <__aeabi_f2d+0x74>
 8002ae8:	0b13      	lsrs	r3, r2, #12
 8002aea:	2280      	movs	r2, #128	@ 0x80
 8002aec:	0312      	lsls	r2, r2, #12
 8002aee:	431a      	orrs	r2, r3
 8002af0:	076d      	lsls	r5, r5, #29
 8002af2:	4b08      	ldr	r3, [pc, #32]	@ (8002b14 <__aeabi_f2d+0x8c>)
 8002af4:	e7d8      	b.n	8002aa8 <__aeabi_f2d+0x20>
 8002af6:	2300      	movs	r3, #0
 8002af8:	2200      	movs	r2, #0
 8002afa:	e7d5      	b.n	8002aa8 <__aeabi_f2d+0x20>
 8002afc:	2200      	movs	r2, #0
 8002afe:	4b05      	ldr	r3, [pc, #20]	@ (8002b14 <__aeabi_f2d+0x8c>)
 8002b00:	e7d2      	b.n	8002aa8 <__aeabi_f2d+0x20>
 8002b02:	0003      	movs	r3, r0
 8002b04:	002a      	movs	r2, r5
 8002b06:	3b0b      	subs	r3, #11
 8002b08:	409a      	lsls	r2, r3
 8002b0a:	2500      	movs	r5, #0
 8002b0c:	e7e3      	b.n	8002ad6 <__aeabi_f2d+0x4e>
 8002b0e:	46c0      	nop			@ (mov r8, r8)
 8002b10:	00000389 	.word	0x00000389
 8002b14:	000007ff 	.word	0x000007ff

08002b18 <__aeabi_d2f>:
 8002b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b1a:	004b      	lsls	r3, r1, #1
 8002b1c:	030f      	lsls	r7, r1, #12
 8002b1e:	0d5b      	lsrs	r3, r3, #21
 8002b20:	4c3a      	ldr	r4, [pc, #232]	@ (8002c0c <__aeabi_d2f+0xf4>)
 8002b22:	0f45      	lsrs	r5, r0, #29
 8002b24:	b083      	sub	sp, #12
 8002b26:	0a7f      	lsrs	r7, r7, #9
 8002b28:	1c5e      	adds	r6, r3, #1
 8002b2a:	432f      	orrs	r7, r5
 8002b2c:	9000      	str	r0, [sp, #0]
 8002b2e:	9101      	str	r1, [sp, #4]
 8002b30:	0fca      	lsrs	r2, r1, #31
 8002b32:	00c5      	lsls	r5, r0, #3
 8002b34:	4226      	tst	r6, r4
 8002b36:	d00b      	beq.n	8002b50 <__aeabi_d2f+0x38>
 8002b38:	4935      	ldr	r1, [pc, #212]	@ (8002c10 <__aeabi_d2f+0xf8>)
 8002b3a:	185c      	adds	r4, r3, r1
 8002b3c:	2cfe      	cmp	r4, #254	@ 0xfe
 8002b3e:	dd13      	ble.n	8002b68 <__aeabi_d2f+0x50>
 8002b40:	20ff      	movs	r0, #255	@ 0xff
 8002b42:	2300      	movs	r3, #0
 8002b44:	05c0      	lsls	r0, r0, #23
 8002b46:	4318      	orrs	r0, r3
 8002b48:	07d2      	lsls	r2, r2, #31
 8002b4a:	4310      	orrs	r0, r2
 8002b4c:	b003      	add	sp, #12
 8002b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b50:	433d      	orrs	r5, r7
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <__aeabi_d2f+0x42>
 8002b56:	2000      	movs	r0, #0
 8002b58:	e7f4      	b.n	8002b44 <__aeabi_d2f+0x2c>
 8002b5a:	2d00      	cmp	r5, #0
 8002b5c:	d0f0      	beq.n	8002b40 <__aeabi_d2f+0x28>
 8002b5e:	2380      	movs	r3, #128	@ 0x80
 8002b60:	03db      	lsls	r3, r3, #15
 8002b62:	20ff      	movs	r0, #255	@ 0xff
 8002b64:	433b      	orrs	r3, r7
 8002b66:	e7ed      	b.n	8002b44 <__aeabi_d2f+0x2c>
 8002b68:	2c00      	cmp	r4, #0
 8002b6a:	dd0c      	ble.n	8002b86 <__aeabi_d2f+0x6e>
 8002b6c:	9b00      	ldr	r3, [sp, #0]
 8002b6e:	00ff      	lsls	r7, r7, #3
 8002b70:	019b      	lsls	r3, r3, #6
 8002b72:	1e58      	subs	r0, r3, #1
 8002b74:	4183      	sbcs	r3, r0
 8002b76:	0f69      	lsrs	r1, r5, #29
 8002b78:	433b      	orrs	r3, r7
 8002b7a:	430b      	orrs	r3, r1
 8002b7c:	0759      	lsls	r1, r3, #29
 8002b7e:	d127      	bne.n	8002bd0 <__aeabi_d2f+0xb8>
 8002b80:	08db      	lsrs	r3, r3, #3
 8002b82:	b2e0      	uxtb	r0, r4
 8002b84:	e7de      	b.n	8002b44 <__aeabi_d2f+0x2c>
 8002b86:	0021      	movs	r1, r4
 8002b88:	3117      	adds	r1, #23
 8002b8a:	db31      	blt.n	8002bf0 <__aeabi_d2f+0xd8>
 8002b8c:	2180      	movs	r1, #128	@ 0x80
 8002b8e:	201e      	movs	r0, #30
 8002b90:	0409      	lsls	r1, r1, #16
 8002b92:	4339      	orrs	r1, r7
 8002b94:	1b00      	subs	r0, r0, r4
 8002b96:	281f      	cmp	r0, #31
 8002b98:	dd2d      	ble.n	8002bf6 <__aeabi_d2f+0xde>
 8002b9a:	2602      	movs	r6, #2
 8002b9c:	4276      	negs	r6, r6
 8002b9e:	1b34      	subs	r4, r6, r4
 8002ba0:	000e      	movs	r6, r1
 8002ba2:	40e6      	lsrs	r6, r4
 8002ba4:	0034      	movs	r4, r6
 8002ba6:	2820      	cmp	r0, #32
 8002ba8:	d004      	beq.n	8002bb4 <__aeabi_d2f+0x9c>
 8002baa:	481a      	ldr	r0, [pc, #104]	@ (8002c14 <__aeabi_d2f+0xfc>)
 8002bac:	4684      	mov	ip, r0
 8002bae:	4463      	add	r3, ip
 8002bb0:	4099      	lsls	r1, r3
 8002bb2:	430d      	orrs	r5, r1
 8002bb4:	002b      	movs	r3, r5
 8002bb6:	1e59      	subs	r1, r3, #1
 8002bb8:	418b      	sbcs	r3, r1
 8002bba:	4323      	orrs	r3, r4
 8002bbc:	0759      	lsls	r1, r3, #29
 8002bbe:	d003      	beq.n	8002bc8 <__aeabi_d2f+0xb0>
 8002bc0:	210f      	movs	r1, #15
 8002bc2:	4019      	ands	r1, r3
 8002bc4:	2904      	cmp	r1, #4
 8002bc6:	d10b      	bne.n	8002be0 <__aeabi_d2f+0xc8>
 8002bc8:	019b      	lsls	r3, r3, #6
 8002bca:	2000      	movs	r0, #0
 8002bcc:	0a5b      	lsrs	r3, r3, #9
 8002bce:	e7b9      	b.n	8002b44 <__aeabi_d2f+0x2c>
 8002bd0:	210f      	movs	r1, #15
 8002bd2:	4019      	ands	r1, r3
 8002bd4:	2904      	cmp	r1, #4
 8002bd6:	d104      	bne.n	8002be2 <__aeabi_d2f+0xca>
 8002bd8:	019b      	lsls	r3, r3, #6
 8002bda:	0a5b      	lsrs	r3, r3, #9
 8002bdc:	b2e0      	uxtb	r0, r4
 8002bde:	e7b1      	b.n	8002b44 <__aeabi_d2f+0x2c>
 8002be0:	2400      	movs	r4, #0
 8002be2:	3304      	adds	r3, #4
 8002be4:	0159      	lsls	r1, r3, #5
 8002be6:	d5f7      	bpl.n	8002bd8 <__aeabi_d2f+0xc0>
 8002be8:	3401      	adds	r4, #1
 8002bea:	2300      	movs	r3, #0
 8002bec:	b2e0      	uxtb	r0, r4
 8002bee:	e7a9      	b.n	8002b44 <__aeabi_d2f+0x2c>
 8002bf0:	2000      	movs	r0, #0
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	e7a6      	b.n	8002b44 <__aeabi_d2f+0x2c>
 8002bf6:	4c08      	ldr	r4, [pc, #32]	@ (8002c18 <__aeabi_d2f+0x100>)
 8002bf8:	191c      	adds	r4, r3, r4
 8002bfa:	002b      	movs	r3, r5
 8002bfc:	40a5      	lsls	r5, r4
 8002bfe:	40c3      	lsrs	r3, r0
 8002c00:	40a1      	lsls	r1, r4
 8002c02:	1e68      	subs	r0, r5, #1
 8002c04:	4185      	sbcs	r5, r0
 8002c06:	4329      	orrs	r1, r5
 8002c08:	430b      	orrs	r3, r1
 8002c0a:	e7d7      	b.n	8002bbc <__aeabi_d2f+0xa4>
 8002c0c:	000007fe 	.word	0x000007fe
 8002c10:	fffffc80 	.word	0xfffffc80
 8002c14:	fffffca2 	.word	0xfffffca2
 8002c18:	fffffc82 	.word	0xfffffc82

08002c1c <__clzsi2>:
 8002c1c:	211c      	movs	r1, #28
 8002c1e:	2301      	movs	r3, #1
 8002c20:	041b      	lsls	r3, r3, #16
 8002c22:	4298      	cmp	r0, r3
 8002c24:	d301      	bcc.n	8002c2a <__clzsi2+0xe>
 8002c26:	0c00      	lsrs	r0, r0, #16
 8002c28:	3910      	subs	r1, #16
 8002c2a:	0a1b      	lsrs	r3, r3, #8
 8002c2c:	4298      	cmp	r0, r3
 8002c2e:	d301      	bcc.n	8002c34 <__clzsi2+0x18>
 8002c30:	0a00      	lsrs	r0, r0, #8
 8002c32:	3908      	subs	r1, #8
 8002c34:	091b      	lsrs	r3, r3, #4
 8002c36:	4298      	cmp	r0, r3
 8002c38:	d301      	bcc.n	8002c3e <__clzsi2+0x22>
 8002c3a:	0900      	lsrs	r0, r0, #4
 8002c3c:	3904      	subs	r1, #4
 8002c3e:	a202      	add	r2, pc, #8	@ (adr r2, 8002c48 <__clzsi2+0x2c>)
 8002c40:	5c10      	ldrb	r0, [r2, r0]
 8002c42:	1840      	adds	r0, r0, r1
 8002c44:	4770      	bx	lr
 8002c46:	46c0      	nop			@ (mov r8, r8)
 8002c48:	02020304 	.word	0x02020304
 8002c4c:	01010101 	.word	0x01010101
	...

08002c58 <__clzdi2>:
 8002c58:	b510      	push	{r4, lr}
 8002c5a:	2900      	cmp	r1, #0
 8002c5c:	d103      	bne.n	8002c66 <__clzdi2+0xe>
 8002c5e:	f7ff ffdd 	bl	8002c1c <__clzsi2>
 8002c62:	3020      	adds	r0, #32
 8002c64:	e002      	b.n	8002c6c <__clzdi2+0x14>
 8002c66:	0008      	movs	r0, r1
 8002c68:	f7ff ffd8 	bl	8002c1c <__clzsi2>
 8002c6c:	bd10      	pop	{r4, pc}
 8002c6e:	46c0      	nop			@ (mov r8, r8)

08002c70 <ReadTemperature>:
}


#define Vref 3.3
#define Vstep Vref/4096 // 12 bit ADC
float ReadTemperature(uint32_t channel) {
 8002c70:	b5b0      	push	{r4, r5, r7, lr}
 8002c72:	b08e      	sub	sp, #56	@ 0x38
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]

	// NTC thermistor coefficients
		float A = 0.001210656;
 8002c78:	4b75      	ldr	r3, [pc, #468]	@ (8002e50 <ReadTemperature+0x1e0>)
 8002c7a:	633b      	str	r3, [r7, #48]	@ 0x30
		float B = 0.000226946;
 8002c7c:	4b75      	ldr	r3, [pc, #468]	@ (8002e54 <ReadTemperature+0x1e4>)
 8002c7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		float C = 6.7980e-8;
 8002c80:	4b75      	ldr	r3, [pc, #468]	@ (8002e58 <ReadTemperature+0x1e8>)
 8002c82:	62bb      	str	r3, [r7, #40]	@ 0x28
		float D = 0;  // adjust for better precision
 8002c84:	2300      	movs	r3, #0
 8002c86:	627b      	str	r3, [r7, #36]	@ 0x24
	    uint32_t ADCValue;
	    float voltage;
	    static unsigned char bADCReady = 1;

	    // Check if ADC is ready for a new conversion
	    if (bADCReady == 1) {
 8002c88:	4b74      	ldr	r3, [pc, #464]	@ (8002e5c <ReadTemperature+0x1ec>)
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	2b01      	cmp	r3, #1
 8002c8e:	d10b      	bne.n	8002ca8 <ReadTemperature+0x38>
	        // Start ADC conversion
	        if (HAL_ADC_Start(&hadc) != HAL_OK) {
 8002c90:	4b73      	ldr	r3, [pc, #460]	@ (8002e60 <ReadTemperature+0x1f0>)
 8002c92:	0018      	movs	r0, r3
 8002c94:	f001 f99e 	bl	8003fd4 <HAL_ADC_Start>
 8002c98:	1e03      	subs	r3, r0, #0
 8002c9a:	d002      	beq.n	8002ca2 <ReadTemperature+0x32>
	            // Start Conversion Error
	            Error_Handler();
 8002c9c:	f000 fb8c 	bl	80033b8 <Error_Handler>
 8002ca0:	e002      	b.n	8002ca8 <ReadTemperature+0x38>
	        } else {
	            bADCReady = 0; // ADC conversion in progress
 8002ca2:	4b6e      	ldr	r3, [pc, #440]	@ (8002e5c <ReadTemperature+0x1ec>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	701a      	strb	r2, [r3, #0]
	        }
	    }

	    // Poll for ADC conversion completion
	    HAL_ADC_PollForConversion(&hadc, 10);
 8002ca8:	4b6d      	ldr	r3, [pc, #436]	@ (8002e60 <ReadTemperature+0x1f0>)
 8002caa:	210a      	movs	r1, #10
 8002cac:	0018      	movs	r0, r3
 8002cae:	f001 f9e5 	bl	800407c <HAL_ADC_PollForConversion>

	    // Check if the conversion is complete
	    if ((HAL_ADC_GetState(&hadc) & HAL_ADC_STATE_REG_EOC) == HAL_ADC_STATE_REG_EOC) {
 8002cb2:	4b6b      	ldr	r3, [pc, #428]	@ (8002e60 <ReadTemperature+0x1f0>)
 8002cb4:	0018      	movs	r0, r3
 8002cb6:	f001 fb29 	bl	800430c <HAL_ADC_GetState>
 8002cba:	0002      	movs	r2, r0
 8002cbc:	2380      	movs	r3, #128	@ 0x80
 8002cbe:	009b      	lsls	r3, r3, #2
 8002cc0:	401a      	ands	r2, r3
 8002cc2:	2380      	movs	r3, #128	@ 0x80
 8002cc4:	009b      	lsls	r3, r3, #2
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d000      	beq.n	8002ccc <ReadTemperature+0x5c>
 8002cca:	e0bc      	b.n	8002e46 <ReadTemperature+0x1d6>
	        // Select the channel to read
	        ADC_ChannelConfTypeDef sConfig;
	        sConfig.Channel = channel; // Set the channel
 8002ccc:	2108      	movs	r1, #8
 8002cce:	2008      	movs	r0, #8
 8002cd0:	180b      	adds	r3, r1, r0
 8002cd2:	19db      	adds	r3, r3, r7
 8002cd4:	68fa      	ldr	r2, [r7, #12]
 8002cd6:	601a      	str	r2, [r3, #0]
	        sConfig.Rank = 1;          // Rank of the channel in the sequencer
 8002cd8:	180b      	adds	r3, r1, r0
 8002cda:	19db      	adds	r3, r3, r7
 8002cdc:	2201      	movs	r2, #1
 8002cde:	605a      	str	r2, [r3, #4]
	        hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5; // Set sampling time
 8002ce0:	4b5f      	ldr	r3, [pc, #380]	@ (8002e60 <ReadTemperature+0x1f0>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	639a      	str	r2, [r3, #56]	@ 0x38
	        HAL_ADC_ConfigChannel(&hadc, &sConfig); // Configure the ADC channel
 8002ce6:	180b      	adds	r3, r1, r0
 8002ce8:	19da      	adds	r2, r3, r7
 8002cea:	4b5d      	ldr	r3, [pc, #372]	@ (8002e60 <ReadTemperature+0x1f0>)
 8002cec:	0011      	movs	r1, r2
 8002cee:	0018      	movs	r0, r3
 8002cf0:	f001 fa6c 	bl	80041cc <HAL_ADC_ConfigChannel>

	        // Get the converted value
	        ADCValue = HAL_ADC_GetValue(&hadc); // Read ADC result
 8002cf4:	4b5a      	ldr	r3, [pc, #360]	@ (8002e60 <ReadTemperature+0x1f0>)
 8002cf6:	0018      	movs	r0, r3
 8002cf8:	f001 fa5c 	bl	80041b4 <HAL_ADC_GetValue>
 8002cfc:	0003      	movs	r3, r0
 8002cfe:	623b      	str	r3, [r7, #32]
	        voltage = ADCValue * Vstep; // Calculate voltage
 8002d00:	6a38      	ldr	r0, [r7, #32]
 8002d02:	f7ff fe9d 	bl	8002a40 <__aeabi_ui2d>
 8002d06:	4a57      	ldr	r2, [pc, #348]	@ (8002e64 <ReadTemperature+0x1f4>)
 8002d08:	4b57      	ldr	r3, [pc, #348]	@ (8002e68 <ReadTemperature+0x1f8>)
 8002d0a:	f7fe ff1d 	bl	8001b48 <__aeabi_dmul>
 8002d0e:	0002      	movs	r2, r0
 8002d10:	000b      	movs	r3, r1
 8002d12:	0010      	movs	r0, r2
 8002d14:	0019      	movs	r1, r3
 8002d16:	2200      	movs	r2, #0
 8002d18:	4b54      	ldr	r3, [pc, #336]	@ (8002e6c <ReadTemperature+0x1fc>)
 8002d1a:	f7fe fadb 	bl	80012d4 <__aeabi_ddiv>
 8002d1e:	0002      	movs	r2, r0
 8002d20:	000b      	movs	r3, r1
 8002d22:	0010      	movs	r0, r2
 8002d24:	0019      	movs	r1, r3
 8002d26:	f7ff fef7 	bl	8002b18 <__aeabi_d2f>
 8002d2a:	1c03      	adds	r3, r0, #0
 8002d2c:	61fb      	str	r3, [r7, #28]

	        // Calculate resistance and temperature
	        resistance = 5714.3 * voltage;
 8002d2e:	69f8      	ldr	r0, [r7, #28]
 8002d30:	f7ff feaa 	bl	8002a88 <__aeabi_f2d>
 8002d34:	4a4e      	ldr	r2, [pc, #312]	@ (8002e70 <ReadTemperature+0x200>)
 8002d36:	4b4f      	ldr	r3, [pc, #316]	@ (8002e74 <ReadTemperature+0x204>)
 8002d38:	f7fe ff06 	bl	8001b48 <__aeabi_dmul>
 8002d3c:	0002      	movs	r2, r0
 8002d3e:	000b      	movs	r3, r1
 8002d40:	0010      	movs	r0, r2
 8002d42:	0019      	movs	r1, r3
 8002d44:	f7ff fee8 	bl	8002b18 <__aeabi_d2f>
 8002d48:	1c03      	adds	r3, r0, #0
 8002d4a:	61bb      	str	r3, [r7, #24]
	        temperature = 1 / (A + B * log(resistance) + C * pow(log(resistance), 2) + D * pow(log(resistance), 3)) - 273.15;
 8002d4c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002d4e:	f7ff fe9b 	bl	8002a88 <__aeabi_f2d>
 8002d52:	0004      	movs	r4, r0
 8002d54:	000d      	movs	r5, r1
 8002d56:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8002d58:	f7ff fe96 	bl	8002a88 <__aeabi_f2d>
 8002d5c:	6038      	str	r0, [r7, #0]
 8002d5e:	6079      	str	r1, [r7, #4]
 8002d60:	69b8      	ldr	r0, [r7, #24]
 8002d62:	f7ff fe91 	bl	8002a88 <__aeabi_f2d>
 8002d66:	0002      	movs	r2, r0
 8002d68:	000b      	movs	r3, r1
 8002d6a:	0010      	movs	r0, r2
 8002d6c:	0019      	movs	r1, r3
 8002d6e:	f006 fca1 	bl	80096b4 <log>
 8002d72:	0002      	movs	r2, r0
 8002d74:	000b      	movs	r3, r1
 8002d76:	6838      	ldr	r0, [r7, #0]
 8002d78:	6879      	ldr	r1, [r7, #4]
 8002d7a:	f7fe fee5 	bl	8001b48 <__aeabi_dmul>
 8002d7e:	0002      	movs	r2, r0
 8002d80:	000b      	movs	r3, r1
 8002d82:	0020      	movs	r0, r4
 8002d84:	0029      	movs	r1, r5
 8002d86:	f7fd fedf 	bl	8000b48 <__aeabi_dadd>
 8002d8a:	0002      	movs	r2, r0
 8002d8c:	000b      	movs	r3, r1
 8002d8e:	603a      	str	r2, [r7, #0]
 8002d90:	607b      	str	r3, [r7, #4]
 8002d92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8002d94:	f7ff fe78 	bl	8002a88 <__aeabi_f2d>
 8002d98:	0004      	movs	r4, r0
 8002d9a:	000d      	movs	r5, r1
 8002d9c:	69b8      	ldr	r0, [r7, #24]
 8002d9e:	f7ff fe73 	bl	8002a88 <__aeabi_f2d>
 8002da2:	0002      	movs	r2, r0
 8002da4:	000b      	movs	r3, r1
 8002da6:	0010      	movs	r0, r2
 8002da8:	0019      	movs	r1, r3
 8002daa:	f006 fc83 	bl	80096b4 <log>
 8002dae:	2200      	movs	r2, #0
 8002db0:	2380      	movs	r3, #128	@ 0x80
 8002db2:	05db      	lsls	r3, r3, #23
 8002db4:	f006 fcb4 	bl	8009720 <pow>
 8002db8:	0002      	movs	r2, r0
 8002dba:	000b      	movs	r3, r1
 8002dbc:	0020      	movs	r0, r4
 8002dbe:	0029      	movs	r1, r5
 8002dc0:	f7fe fec2 	bl	8001b48 <__aeabi_dmul>
 8002dc4:	0002      	movs	r2, r0
 8002dc6:	000b      	movs	r3, r1
 8002dc8:	6838      	ldr	r0, [r7, #0]
 8002dca:	6879      	ldr	r1, [r7, #4]
 8002dcc:	f7fd febc 	bl	8000b48 <__aeabi_dadd>
 8002dd0:	0002      	movs	r2, r0
 8002dd2:	000b      	movs	r3, r1
 8002dd4:	603a      	str	r2, [r7, #0]
 8002dd6:	607b      	str	r3, [r7, #4]
 8002dd8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8002dda:	f7ff fe55 	bl	8002a88 <__aeabi_f2d>
 8002dde:	0004      	movs	r4, r0
 8002de0:	000d      	movs	r5, r1
 8002de2:	69b8      	ldr	r0, [r7, #24]
 8002de4:	f7ff fe50 	bl	8002a88 <__aeabi_f2d>
 8002de8:	0002      	movs	r2, r0
 8002dea:	000b      	movs	r3, r1
 8002dec:	0010      	movs	r0, r2
 8002dee:	0019      	movs	r1, r3
 8002df0:	f006 fc60 	bl	80096b4 <log>
 8002df4:	2200      	movs	r2, #0
 8002df6:	4b20      	ldr	r3, [pc, #128]	@ (8002e78 <ReadTemperature+0x208>)
 8002df8:	f006 fc92 	bl	8009720 <pow>
 8002dfc:	0002      	movs	r2, r0
 8002dfe:	000b      	movs	r3, r1
 8002e00:	0020      	movs	r0, r4
 8002e02:	0029      	movs	r1, r5
 8002e04:	f7fe fea0 	bl	8001b48 <__aeabi_dmul>
 8002e08:	0002      	movs	r2, r0
 8002e0a:	000b      	movs	r3, r1
 8002e0c:	6838      	ldr	r0, [r7, #0]
 8002e0e:	6879      	ldr	r1, [r7, #4]
 8002e10:	f7fd fe9a 	bl	8000b48 <__aeabi_dadd>
 8002e14:	0002      	movs	r2, r0
 8002e16:	000b      	movs	r3, r1
 8002e18:	2000      	movs	r0, #0
 8002e1a:	4918      	ldr	r1, [pc, #96]	@ (8002e7c <ReadTemperature+0x20c>)
 8002e1c:	f7fe fa5a 	bl	80012d4 <__aeabi_ddiv>
 8002e20:	0002      	movs	r2, r0
 8002e22:	000b      	movs	r3, r1
 8002e24:	0010      	movs	r0, r2
 8002e26:	0019      	movs	r1, r3
 8002e28:	4a0e      	ldr	r2, [pc, #56]	@ (8002e64 <ReadTemperature+0x1f4>)
 8002e2a:	4b15      	ldr	r3, [pc, #84]	@ (8002e80 <ReadTemperature+0x210>)
 8002e2c:	f7ff f972 	bl	8002114 <__aeabi_dsub>
 8002e30:	0002      	movs	r2, r0
 8002e32:	000b      	movs	r3, r1
 8002e34:	0010      	movs	r0, r2
 8002e36:	0019      	movs	r1, r3
 8002e38:	f7ff fe6e 	bl	8002b18 <__aeabi_d2f>
 8002e3c:	1c03      	adds	r3, r0, #0
 8002e3e:	637b      	str	r3, [r7, #52]	@ 0x34

	        bADCReady = 1; // ADC conversion complete, ready for next conversion
 8002e40:	4b06      	ldr	r3, [pc, #24]	@ (8002e5c <ReadTemperature+0x1ec>)
 8002e42:	2201      	movs	r2, #1
 8002e44:	701a      	strb	r2, [r3, #0]
	    }

	    return temperature;
 8002e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 8002e48:	1c18      	adds	r0, r3, #0
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	b00e      	add	sp, #56	@ 0x38
 8002e4e:	bdb0      	pop	{r4, r5, r7, pc}
 8002e50:	3a9eaee0 	.word	0x3a9eaee0
 8002e54:	396df85a 	.word	0x396df85a
 8002e58:	3391fc66 	.word	0x3391fc66
 8002e5c:	20000000 	.word	0x20000000
 8002e60:	200001f4 	.word	0x200001f4
 8002e64:	66666666 	.word	0x66666666
 8002e68:	400a6666 	.word	0x400a6666
 8002e6c:	40b00000 	.word	0x40b00000
 8002e70:	cccccccd 	.word	0xcccccccd
 8002e74:	40b6524c 	.word	0x40b6524c
 8002e78:	40080000 	.word	0x40080000
 8002e7c:	3ff00000 	.word	0x3ff00000
 8002e80:	40711266 	.word	0x40711266

08002e84 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002e84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e86:	b087      	sub	sp, #28
 8002e88:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002e8a:	f000 fe9b 	bl	8003bc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002e8e:	f000 f8a7 	bl	8002fe0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002e92:	f000 f9eb 	bl	800326c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002e96:	f000 f9b9 	bl	800320c <MX_USART2_UART_Init>
  MX_ADC_Init();
 8002e9a:	f000 f90d 	bl	80030b8 <MX_ADC_Init>
  MX_SPI2_Init();
 8002e9e:	f000 f97d 	bl	800319c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  ST7735_Init();
 8002ea2:	f000 fba7 	bl	80035f4 <ST7735_Init>
  ST7735_FillScreen(ST7735_GREEN);
 8002ea6:	23fc      	movs	r3, #252	@ 0xfc
 8002ea8:	00db      	lsls	r3, r3, #3
 8002eaa:	0018      	movs	r0, r3
 8002eac:	f000 fc5a 	bl	8003764 <ST7735_FillScreen>

    /* USER CODE BEGIN 3 */



	  if (counter % 2000 == 0) {
 8002eb0:	4b44      	ldr	r3, [pc, #272]	@ (8002fc4 <main+0x140>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	22fa      	movs	r2, #250	@ 0xfa
 8002eb6:	00d1      	lsls	r1, r2, #3
 8002eb8:	0018      	movs	r0, r3
 8002eba:	f7fd fab1 	bl	8000420 <__aeabi_idivmod>
 8002ebe:	1e0b      	subs	r3, r1, #0
 8002ec0:	d13b      	bne.n	8002f3a <main+0xb6>

	  sprintf(msg, "T1: %f T2: %f diff: %f \r", ReadTemperature(ADC_CHANNEL_0),  ReadTemperature(ADC_CHANNEL_1), (ReadTemperature(ADC_CHANNEL_0) - ReadTemperature(ADC_CHANNEL_1)));
 8002ec2:	2001      	movs	r0, #1
 8002ec4:	f7ff fed4 	bl	8002c70 <ReadTemperature>
 8002ec8:	1c03      	adds	r3, r0, #0
 8002eca:	1c18      	adds	r0, r3, #0
 8002ecc:	f7ff fddc 	bl	8002a88 <__aeabi_f2d>
 8002ed0:	6038      	str	r0, [r7, #0]
 8002ed2:	6079      	str	r1, [r7, #4]
 8002ed4:	4b3c      	ldr	r3, [pc, #240]	@ (8002fc8 <main+0x144>)
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f7ff feca 	bl	8002c70 <ReadTemperature>
 8002edc:	1c03      	adds	r3, r0, #0
 8002ede:	1c18      	adds	r0, r3, #0
 8002ee0:	f7ff fdd2 	bl	8002a88 <__aeabi_f2d>
 8002ee4:	0004      	movs	r4, r0
 8002ee6:	000d      	movs	r5, r1
 8002ee8:	2001      	movs	r0, #1
 8002eea:	f7ff fec1 	bl	8002c70 <ReadTemperature>
 8002eee:	1c06      	adds	r6, r0, #0
 8002ef0:	4b35      	ldr	r3, [pc, #212]	@ (8002fc8 <main+0x144>)
 8002ef2:	0018      	movs	r0, r3
 8002ef4:	f7ff febc 	bl	8002c70 <ReadTemperature>
 8002ef8:	1c03      	adds	r3, r0, #0
 8002efa:	1c19      	adds	r1, r3, #0
 8002efc:	1c30      	adds	r0, r6, #0
 8002efe:	f7fd fbbf 	bl	8000680 <__aeabi_fsub>
 8002f02:	1c03      	adds	r3, r0, #0
 8002f04:	1c18      	adds	r0, r3, #0
 8002f06:	f7ff fdbf 	bl	8002a88 <__aeabi_f2d>
 8002f0a:	0002      	movs	r2, r0
 8002f0c:	000b      	movs	r3, r1
 8002f0e:	492f      	ldr	r1, [pc, #188]	@ (8002fcc <main+0x148>)
 8002f10:	482f      	ldr	r0, [pc, #188]	@ (8002fd0 <main+0x14c>)
 8002f12:	9202      	str	r2, [sp, #8]
 8002f14:	9303      	str	r3, [sp, #12]
 8002f16:	9400      	str	r4, [sp, #0]
 8002f18:	9501      	str	r5, [sp, #4]
 8002f1a:	683a      	ldr	r2, [r7, #0]
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f004 fabb 	bl	8007498 <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002f22:	4b2b      	ldr	r3, [pc, #172]	@ (8002fd0 <main+0x14c>)
 8002f24:	0018      	movs	r0, r3
 8002f26:	f7fd f8ef 	bl	8000108 <strlen>
 8002f2a:	0003      	movs	r3, r0
 8002f2c:	b29a      	uxth	r2, r3
 8002f2e:	2301      	movs	r3, #1
 8002f30:	425b      	negs	r3, r3
 8002f32:	4927      	ldr	r1, [pc, #156]	@ (8002fd0 <main+0x14c>)
 8002f34:	4827      	ldr	r0, [pc, #156]	@ (8002fd4 <main+0x150>)
 8002f36:	f002 ff61 	bl	8005dfc <HAL_UART_Transmit>

	  //sprintf(msg, "Diff: %f \r\n", (ReadTemperature(ADC_CHANNEL_0) - ReadTemperature(ADC_CHANNEL_1)));
	  //HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
	  }

	  if (counter % 5000 == 0) {
 8002f3a:	4b22      	ldr	r3, [pc, #136]	@ (8002fc4 <main+0x140>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	4926      	ldr	r1, [pc, #152]	@ (8002fd8 <main+0x154>)
 8002f40:	0018      	movs	r0, r3
 8002f42:	f7fd fa6d 	bl	8000420 <__aeabi_idivmod>
 8002f46:	1e0b      	subs	r3, r1, #0
 8002f48:	d1b2      	bne.n	8002eb0 <main+0x2c>

		  // update display

		  sprintf(msg, "5000T1: %f T2: %f diff: %f \r", ReadTemperature(ADC_CHANNEL_0),  ReadTemperature(ADC_CHANNEL_1), (ReadTemperature(ADC_CHANNEL_0) - ReadTemperature(ADC_CHANNEL_1)));
 8002f4a:	2001      	movs	r0, #1
 8002f4c:	f7ff fe90 	bl	8002c70 <ReadTemperature>
 8002f50:	1c03      	adds	r3, r0, #0
 8002f52:	1c18      	adds	r0, r3, #0
 8002f54:	f7ff fd98 	bl	8002a88 <__aeabi_f2d>
 8002f58:	6038      	str	r0, [r7, #0]
 8002f5a:	6079      	str	r1, [r7, #4]
 8002f5c:	4b1a      	ldr	r3, [pc, #104]	@ (8002fc8 <main+0x144>)
 8002f5e:	0018      	movs	r0, r3
 8002f60:	f7ff fe86 	bl	8002c70 <ReadTemperature>
 8002f64:	1c03      	adds	r3, r0, #0
 8002f66:	1c18      	adds	r0, r3, #0
 8002f68:	f7ff fd8e 	bl	8002a88 <__aeabi_f2d>
 8002f6c:	0004      	movs	r4, r0
 8002f6e:	000d      	movs	r5, r1
 8002f70:	2001      	movs	r0, #1
 8002f72:	f7ff fe7d 	bl	8002c70 <ReadTemperature>
 8002f76:	1c06      	adds	r6, r0, #0
 8002f78:	4b13      	ldr	r3, [pc, #76]	@ (8002fc8 <main+0x144>)
 8002f7a:	0018      	movs	r0, r3
 8002f7c:	f7ff fe78 	bl	8002c70 <ReadTemperature>
 8002f80:	1c03      	adds	r3, r0, #0
 8002f82:	1c19      	adds	r1, r3, #0
 8002f84:	1c30      	adds	r0, r6, #0
 8002f86:	f7fd fb7b 	bl	8000680 <__aeabi_fsub>
 8002f8a:	1c03      	adds	r3, r0, #0
 8002f8c:	1c18      	adds	r0, r3, #0
 8002f8e:	f7ff fd7b 	bl	8002a88 <__aeabi_f2d>
 8002f92:	0002      	movs	r2, r0
 8002f94:	000b      	movs	r3, r1
 8002f96:	4911      	ldr	r1, [pc, #68]	@ (8002fdc <main+0x158>)
 8002f98:	480d      	ldr	r0, [pc, #52]	@ (8002fd0 <main+0x14c>)
 8002f9a:	9202      	str	r2, [sp, #8]
 8002f9c:	9303      	str	r3, [sp, #12]
 8002f9e:	9400      	str	r4, [sp, #0]
 8002fa0:	9501      	str	r5, [sp, #4]
 8002fa2:	683a      	ldr	r2, [r7, #0]
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	f004 fa77 	bl	8007498 <siprintf>
		  	  HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002faa:	4b09      	ldr	r3, [pc, #36]	@ (8002fd0 <main+0x14c>)
 8002fac:	0018      	movs	r0, r3
 8002fae:	f7fd f8ab 	bl	8000108 <strlen>
 8002fb2:	0003      	movs	r3, r0
 8002fb4:	b29a      	uxth	r2, r3
 8002fb6:	2301      	movs	r3, #1
 8002fb8:	425b      	negs	r3, r3
 8002fba:	4905      	ldr	r1, [pc, #20]	@ (8002fd0 <main+0x14c>)
 8002fbc:	4805      	ldr	r0, [pc, #20]	@ (8002fd4 <main+0x150>)
 8002fbe:	f002 ff1d 	bl	8005dfc <HAL_UART_Transmit>
	  if (counter % 2000 == 0) {
 8002fc2:	e775      	b.n	8002eb0 <main+0x2c>
 8002fc4:	200003f8 	.word	0x200003f8
 8002fc8:	04000002 	.word	0x04000002
 8002fcc:	0800a8c8 	.word	0x0800a8c8
 8002fd0:	20000330 	.word	0x20000330
 8002fd4:	200002a8 	.word	0x200002a8
 8002fd8:	00001388 	.word	0x00001388
 8002fdc:	0800a8e4 	.word	0x0800a8e4

08002fe0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002fe0:	b590      	push	{r4, r7, lr}
 8002fe2:	b09f      	sub	sp, #124	@ 0x7c
 8002fe4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002fe6:	2440      	movs	r4, #64	@ 0x40
 8002fe8:	193b      	adds	r3, r7, r4
 8002fea:	0018      	movs	r0, r3
 8002fec:	2338      	movs	r3, #56	@ 0x38
 8002fee:	001a      	movs	r2, r3
 8002ff0:	2100      	movs	r1, #0
 8002ff2:	f004 fabf 	bl	8007574 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ff6:	232c      	movs	r3, #44	@ 0x2c
 8002ff8:	18fb      	adds	r3, r7, r3
 8002ffa:	0018      	movs	r0, r3
 8002ffc:	2314      	movs	r3, #20
 8002ffe:	001a      	movs	r2, r3
 8003000:	2100      	movs	r1, #0
 8003002:	f004 fab7 	bl	8007574 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003006:	1d3b      	adds	r3, r7, #4
 8003008:	0018      	movs	r0, r3
 800300a:	2328      	movs	r3, #40	@ 0x28
 800300c:	001a      	movs	r2, r3
 800300e:	2100      	movs	r1, #0
 8003010:	f004 fab0 	bl	8007574 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003014:	4b26      	ldr	r3, [pc, #152]	@ (80030b0 <SystemClock_Config+0xd0>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a26      	ldr	r2, [pc, #152]	@ (80030b4 <SystemClock_Config+0xd4>)
 800301a:	401a      	ands	r2, r3
 800301c:	4b24      	ldr	r3, [pc, #144]	@ (80030b0 <SystemClock_Config+0xd0>)
 800301e:	2180      	movs	r1, #128	@ 0x80
 8003020:	0109      	lsls	r1, r1, #4
 8003022:	430a      	orrs	r2, r1
 8003024:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8003026:	0021      	movs	r1, r4
 8003028:	187b      	adds	r3, r7, r1
 800302a:	2210      	movs	r2, #16
 800302c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800302e:	187b      	adds	r3, r7, r1
 8003030:	2201      	movs	r2, #1
 8003032:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8003034:	187b      	adds	r3, r7, r1
 8003036:	2200      	movs	r2, #0
 8003038:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 800303a:	187b      	adds	r3, r7, r1
 800303c:	22a0      	movs	r2, #160	@ 0xa0
 800303e:	0212      	lsls	r2, r2, #8
 8003040:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003042:	187b      	adds	r3, r7, r1
 8003044:	2200      	movs	r2, #0
 8003046:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003048:	187b      	adds	r3, r7, r1
 800304a:	0018      	movs	r0, r3
 800304c:	f001 fc40 	bl	80048d0 <HAL_RCC_OscConfig>
 8003050:	1e03      	subs	r3, r0, #0
 8003052:	d001      	beq.n	8003058 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8003054:	f000 f9b0 	bl	80033b8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003058:	212c      	movs	r1, #44	@ 0x2c
 800305a:	187b      	adds	r3, r7, r1
 800305c:	220f      	movs	r2, #15
 800305e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003060:	187b      	adds	r3, r7, r1
 8003062:	2200      	movs	r2, #0
 8003064:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003066:	187b      	adds	r3, r7, r1
 8003068:	2200      	movs	r2, #0
 800306a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800306c:	187b      	adds	r3, r7, r1
 800306e:	2200      	movs	r2, #0
 8003070:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003072:	187b      	adds	r3, r7, r1
 8003074:	2200      	movs	r2, #0
 8003076:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8003078:	187b      	adds	r3, r7, r1
 800307a:	2100      	movs	r1, #0
 800307c:	0018      	movs	r0, r3
 800307e:	f001 fffb 	bl	8005078 <HAL_RCC_ClockConfig>
 8003082:	1e03      	subs	r3, r0, #0
 8003084:	d001      	beq.n	800308a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8003086:	f000 f997 	bl	80033b8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800308a:	1d3b      	adds	r3, r7, #4
 800308c:	2202      	movs	r2, #2
 800308e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8003090:	1d3b      	adds	r3, r7, #4
 8003092:	2200      	movs	r2, #0
 8003094:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003096:	1d3b      	adds	r3, r7, #4
 8003098:	0018      	movs	r0, r3
 800309a:	f002 f9f1 	bl	8005480 <HAL_RCCEx_PeriphCLKConfig>
 800309e:	1e03      	subs	r3, r0, #0
 80030a0:	d001      	beq.n	80030a6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80030a2:	f000 f989 	bl	80033b8 <Error_Handler>
  }
}
 80030a6:	46c0      	nop			@ (mov r8, r8)
 80030a8:	46bd      	mov	sp, r7
 80030aa:	b01f      	add	sp, #124	@ 0x7c
 80030ac:	bd90      	pop	{r4, r7, pc}
 80030ae:	46c0      	nop			@ (mov r8, r8)
 80030b0:	40007000 	.word	0x40007000
 80030b4:	ffffe7ff 	.word	0xffffe7ff

080030b8 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80030be:	003b      	movs	r3, r7
 80030c0:	0018      	movs	r0, r3
 80030c2:	2308      	movs	r3, #8
 80030c4:	001a      	movs	r2, r3
 80030c6:	2100      	movs	r1, #0
 80030c8:	f004 fa54 	bl	8007574 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80030cc:	4b30      	ldr	r3, [pc, #192]	@ (8003190 <MX_ADC_Init+0xd8>)
 80030ce:	4a31      	ldr	r2, [pc, #196]	@ (8003194 <MX_ADC_Init+0xdc>)
 80030d0:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80030d2:	4b2f      	ldr	r3, [pc, #188]	@ (8003190 <MX_ADC_Init+0xd8>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80030d8:	4b2d      	ldr	r3, [pc, #180]	@ (8003190 <MX_ADC_Init+0xd8>)
 80030da:	22c0      	movs	r2, #192	@ 0xc0
 80030dc:	0612      	lsls	r2, r2, #24
 80030de:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80030e0:	4b2b      	ldr	r3, [pc, #172]	@ (8003190 <MX_ADC_Init+0xd8>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80030e6:	4b2a      	ldr	r3, [pc, #168]	@ (8003190 <MX_ADC_Init+0xd8>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80030ec:	4b28      	ldr	r3, [pc, #160]	@ (8003190 <MX_ADC_Init+0xd8>)
 80030ee:	2201      	movs	r2, #1
 80030f0:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80030f2:	4b27      	ldr	r3, [pc, #156]	@ (8003190 <MX_ADC_Init+0xd8>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 80030f8:	4b25      	ldr	r3, [pc, #148]	@ (8003190 <MX_ADC_Init+0xd8>)
 80030fa:	2220      	movs	r2, #32
 80030fc:	2100      	movs	r1, #0
 80030fe:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8003100:	4b23      	ldr	r3, [pc, #140]	@ (8003190 <MX_ADC_Init+0xd8>)
 8003102:	2221      	movs	r2, #33	@ 0x21
 8003104:	2100      	movs	r1, #0
 8003106:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003108:	4b21      	ldr	r3, [pc, #132]	@ (8003190 <MX_ADC_Init+0xd8>)
 800310a:	2200      	movs	r2, #0
 800310c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800310e:	4b20      	ldr	r3, [pc, #128]	@ (8003190 <MX_ADC_Init+0xd8>)
 8003110:	22c2      	movs	r2, #194	@ 0xc2
 8003112:	32ff      	adds	r2, #255	@ 0xff
 8003114:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8003116:	4b1e      	ldr	r3, [pc, #120]	@ (8003190 <MX_ADC_Init+0xd8>)
 8003118:	222c      	movs	r2, #44	@ 0x2c
 800311a:	2100      	movs	r1, #0
 800311c:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800311e:	4b1c      	ldr	r3, [pc, #112]	@ (8003190 <MX_ADC_Init+0xd8>)
 8003120:	2204      	movs	r2, #4
 8003122:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003124:	4b1a      	ldr	r3, [pc, #104]	@ (8003190 <MX_ADC_Init+0xd8>)
 8003126:	2200      	movs	r2, #0
 8003128:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 800312a:	4b19      	ldr	r3, [pc, #100]	@ (8003190 <MX_ADC_Init+0xd8>)
 800312c:	2200      	movs	r2, #0
 800312e:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 8003130:	4b17      	ldr	r3, [pc, #92]	@ (8003190 <MX_ADC_Init+0xd8>)
 8003132:	2201      	movs	r2, #1
 8003134:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8003136:	4b16      	ldr	r3, [pc, #88]	@ (8003190 <MX_ADC_Init+0xd8>)
 8003138:	2200      	movs	r2, #0
 800313a:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800313c:	4b14      	ldr	r3, [pc, #80]	@ (8003190 <MX_ADC_Init+0xd8>)
 800313e:	0018      	movs	r0, r3
 8003140:	f000 fdd4 	bl	8003cec <HAL_ADC_Init>
 8003144:	1e03      	subs	r3, r0, #0
 8003146:	d001      	beq.n	800314c <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8003148:	f000 f936 	bl	80033b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800314c:	003b      	movs	r3, r7
 800314e:	2201      	movs	r2, #1
 8003150:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003152:	003b      	movs	r3, r7
 8003154:	2280      	movs	r2, #128	@ 0x80
 8003156:	0152      	lsls	r2, r2, #5
 8003158:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800315a:	003a      	movs	r2, r7
 800315c:	4b0c      	ldr	r3, [pc, #48]	@ (8003190 <MX_ADC_Init+0xd8>)
 800315e:	0011      	movs	r1, r2
 8003160:	0018      	movs	r0, r3
 8003162:	f001 f833 	bl	80041cc <HAL_ADC_ConfigChannel>
 8003166:	1e03      	subs	r3, r0, #0
 8003168:	d001      	beq.n	800316e <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 800316a:	f000 f925 	bl	80033b8 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800316e:	003b      	movs	r3, r7
 8003170:	4a09      	ldr	r2, [pc, #36]	@ (8003198 <MX_ADC_Init+0xe0>)
 8003172:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8003174:	003a      	movs	r2, r7
 8003176:	4b06      	ldr	r3, [pc, #24]	@ (8003190 <MX_ADC_Init+0xd8>)
 8003178:	0011      	movs	r1, r2
 800317a:	0018      	movs	r0, r3
 800317c:	f001 f826 	bl	80041cc <HAL_ADC_ConfigChannel>
 8003180:	1e03      	subs	r3, r0, #0
 8003182:	d001      	beq.n	8003188 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 8003184:	f000 f918 	bl	80033b8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8003188:	46c0      	nop			@ (mov r8, r8)
 800318a:	46bd      	mov	sp, r7
 800318c:	b002      	add	sp, #8
 800318e:	bd80      	pop	{r7, pc}
 8003190:	200001f4 	.word	0x200001f4
 8003194:	40012400 	.word	0x40012400
 8003198:	04000002 	.word	0x04000002

0800319c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800319c:	b580      	push	{r7, lr}
 800319e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80031a0:	4b18      	ldr	r3, [pc, #96]	@ (8003204 <MX_SPI2_Init+0x68>)
 80031a2:	4a19      	ldr	r2, [pc, #100]	@ (8003208 <MX_SPI2_Init+0x6c>)
 80031a4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80031a6:	4b17      	ldr	r3, [pc, #92]	@ (8003204 <MX_SPI2_Init+0x68>)
 80031a8:	2282      	movs	r2, #130	@ 0x82
 80031aa:	0052      	lsls	r2, r2, #1
 80031ac:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 80031ae:	4b15      	ldr	r3, [pc, #84]	@ (8003204 <MX_SPI2_Init+0x68>)
 80031b0:	2280      	movs	r2, #128	@ 0x80
 80031b2:	0212      	lsls	r2, r2, #8
 80031b4:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80031b6:	4b13      	ldr	r3, [pc, #76]	@ (8003204 <MX_SPI2_Init+0x68>)
 80031b8:	2200      	movs	r2, #0
 80031ba:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80031bc:	4b11      	ldr	r3, [pc, #68]	@ (8003204 <MX_SPI2_Init+0x68>)
 80031be:	2200      	movs	r2, #0
 80031c0:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80031c2:	4b10      	ldr	r3, [pc, #64]	@ (8003204 <MX_SPI2_Init+0x68>)
 80031c4:	2200      	movs	r2, #0
 80031c6:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80031c8:	4b0e      	ldr	r3, [pc, #56]	@ (8003204 <MX_SPI2_Init+0x68>)
 80031ca:	2280      	movs	r2, #128	@ 0x80
 80031cc:	0092      	lsls	r2, r2, #2
 80031ce:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031d0:	4b0c      	ldr	r3, [pc, #48]	@ (8003204 <MX_SPI2_Init+0x68>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80031d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003204 <MX_SPI2_Init+0x68>)
 80031d8:	2200      	movs	r2, #0
 80031da:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80031dc:	4b09      	ldr	r3, [pc, #36]	@ (8003204 <MX_SPI2_Init+0x68>)
 80031de:	2200      	movs	r2, #0
 80031e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031e2:	4b08      	ldr	r3, [pc, #32]	@ (8003204 <MX_SPI2_Init+0x68>)
 80031e4:	2200      	movs	r2, #0
 80031e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80031e8:	4b06      	ldr	r3, [pc, #24]	@ (8003204 <MX_SPI2_Init+0x68>)
 80031ea:	2207      	movs	r2, #7
 80031ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80031ee:	4b05      	ldr	r3, [pc, #20]	@ (8003204 <MX_SPI2_Init+0x68>)
 80031f0:	0018      	movs	r0, r3
 80031f2:	f002 fae3 	bl	80057bc <HAL_SPI_Init>
 80031f6:	1e03      	subs	r3, r0, #0
 80031f8:	d001      	beq.n	80031fe <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 80031fa:	f000 f8dd 	bl	80033b8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80031fe:	46c0      	nop			@ (mov r8, r8)
 8003200:	46bd      	mov	sp, r7
 8003202:	bd80      	pop	{r7, pc}
 8003204:	20000250 	.word	0x20000250
 8003208:	40003800 	.word	0x40003800

0800320c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003210:	4b14      	ldr	r3, [pc, #80]	@ (8003264 <MX_USART2_UART_Init+0x58>)
 8003212:	4a15      	ldr	r2, [pc, #84]	@ (8003268 <MX_USART2_UART_Init+0x5c>)
 8003214:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8003216:	4b13      	ldr	r3, [pc, #76]	@ (8003264 <MX_USART2_UART_Init+0x58>)
 8003218:	22e1      	movs	r2, #225	@ 0xe1
 800321a:	0252      	lsls	r2, r2, #9
 800321c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800321e:	4b11      	ldr	r3, [pc, #68]	@ (8003264 <MX_USART2_UART_Init+0x58>)
 8003220:	2200      	movs	r2, #0
 8003222:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003224:	4b0f      	ldr	r3, [pc, #60]	@ (8003264 <MX_USART2_UART_Init+0x58>)
 8003226:	2200      	movs	r2, #0
 8003228:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800322a:	4b0e      	ldr	r3, [pc, #56]	@ (8003264 <MX_USART2_UART_Init+0x58>)
 800322c:	2200      	movs	r2, #0
 800322e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003230:	4b0c      	ldr	r3, [pc, #48]	@ (8003264 <MX_USART2_UART_Init+0x58>)
 8003232:	220c      	movs	r2, #12
 8003234:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003236:	4b0b      	ldr	r3, [pc, #44]	@ (8003264 <MX_USART2_UART_Init+0x58>)
 8003238:	2200      	movs	r2, #0
 800323a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800323c:	4b09      	ldr	r3, [pc, #36]	@ (8003264 <MX_USART2_UART_Init+0x58>)
 800323e:	2200      	movs	r2, #0
 8003240:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003242:	4b08      	ldr	r3, [pc, #32]	@ (8003264 <MX_USART2_UART_Init+0x58>)
 8003244:	2200      	movs	r2, #0
 8003246:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003248:	4b06      	ldr	r3, [pc, #24]	@ (8003264 <MX_USART2_UART_Init+0x58>)
 800324a:	2200      	movs	r2, #0
 800324c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800324e:	4b05      	ldr	r3, [pc, #20]	@ (8003264 <MX_USART2_UART_Init+0x58>)
 8003250:	0018      	movs	r0, r3
 8003252:	f002 fd7f 	bl	8005d54 <HAL_UART_Init>
 8003256:	1e03      	subs	r3, r0, #0
 8003258:	d001      	beq.n	800325e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800325a:	f000 f8ad 	bl	80033b8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800325e:	46c0      	nop			@ (mov r8, r8)
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	200002a8 	.word	0x200002a8
 8003268:	40004400 	.word	0x40004400

0800326c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800326c:	b590      	push	{r4, r7, lr}
 800326e:	b08b      	sub	sp, #44	@ 0x2c
 8003270:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003272:	2414      	movs	r4, #20
 8003274:	193b      	adds	r3, r7, r4
 8003276:	0018      	movs	r0, r3
 8003278:	2314      	movs	r3, #20
 800327a:	001a      	movs	r2, r3
 800327c:	2100      	movs	r1, #0
 800327e:	f004 f979 	bl	8007574 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003282:	4b4a      	ldr	r3, [pc, #296]	@ (80033ac <MX_GPIO_Init+0x140>)
 8003284:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003286:	4b49      	ldr	r3, [pc, #292]	@ (80033ac <MX_GPIO_Init+0x140>)
 8003288:	2104      	movs	r1, #4
 800328a:	430a      	orrs	r2, r1
 800328c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800328e:	4b47      	ldr	r3, [pc, #284]	@ (80033ac <MX_GPIO_Init+0x140>)
 8003290:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003292:	2204      	movs	r2, #4
 8003294:	4013      	ands	r3, r2
 8003296:	613b      	str	r3, [r7, #16]
 8003298:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800329a:	4b44      	ldr	r3, [pc, #272]	@ (80033ac <MX_GPIO_Init+0x140>)
 800329c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800329e:	4b43      	ldr	r3, [pc, #268]	@ (80033ac <MX_GPIO_Init+0x140>)
 80032a0:	2180      	movs	r1, #128	@ 0x80
 80032a2:	430a      	orrs	r2, r1
 80032a4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80032a6:	4b41      	ldr	r3, [pc, #260]	@ (80033ac <MX_GPIO_Init+0x140>)
 80032a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032aa:	2280      	movs	r2, #128	@ 0x80
 80032ac:	4013      	ands	r3, r2
 80032ae:	60fb      	str	r3, [r7, #12]
 80032b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80032b2:	4b3e      	ldr	r3, [pc, #248]	@ (80033ac <MX_GPIO_Init+0x140>)
 80032b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032b6:	4b3d      	ldr	r3, [pc, #244]	@ (80033ac <MX_GPIO_Init+0x140>)
 80032b8:	2101      	movs	r1, #1
 80032ba:	430a      	orrs	r2, r1
 80032bc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80032be:	4b3b      	ldr	r3, [pc, #236]	@ (80033ac <MX_GPIO_Init+0x140>)
 80032c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032c2:	2201      	movs	r2, #1
 80032c4:	4013      	ands	r3, r2
 80032c6:	60bb      	str	r3, [r7, #8]
 80032c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ca:	4b38      	ldr	r3, [pc, #224]	@ (80033ac <MX_GPIO_Init+0x140>)
 80032cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80032ce:	4b37      	ldr	r3, [pc, #220]	@ (80033ac <MX_GPIO_Init+0x140>)
 80032d0:	2102      	movs	r1, #2
 80032d2:	430a      	orrs	r2, r1
 80032d4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80032d6:	4b35      	ldr	r3, [pc, #212]	@ (80033ac <MX_GPIO_Init+0x140>)
 80032d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80032da:	2202      	movs	r2, #2
 80032dc:	4013      	ands	r3, r2
 80032de:	607b      	str	r3, [r7, #4]
 80032e0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_8, GPIO_PIN_RESET);
 80032e2:	2390      	movs	r3, #144	@ 0x90
 80032e4:	0059      	lsls	r1, r3, #1
 80032e6:	23a0      	movs	r3, #160	@ 0xa0
 80032e8:	05db      	lsls	r3, r3, #23
 80032ea:	2200      	movs	r2, #0
 80032ec:	0018      	movs	r0, r3
 80032ee:	f001 fad1 	bl	8004894 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80032f2:	4b2f      	ldr	r3, [pc, #188]	@ (80033b0 <MX_GPIO_Init+0x144>)
 80032f4:	2200      	movs	r2, #0
 80032f6:	2180      	movs	r1, #128	@ 0x80
 80032f8:	0018      	movs	r0, r3
 80032fa:	f001 facb 	bl	8004894 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 80032fe:	4b2d      	ldr	r3, [pc, #180]	@ (80033b4 <MX_GPIO_Init+0x148>)
 8003300:	2200      	movs	r2, #0
 8003302:	2140      	movs	r1, #64	@ 0x40
 8003304:	0018      	movs	r0, r3
 8003306:	f001 fac5 	bl	8004894 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800330a:	193b      	adds	r3, r7, r4
 800330c:	2280      	movs	r2, #128	@ 0x80
 800330e:	0192      	lsls	r2, r2, #6
 8003310:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003312:	193b      	adds	r3, r7, r4
 8003314:	2284      	movs	r2, #132	@ 0x84
 8003316:	0392      	lsls	r2, r2, #14
 8003318:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800331a:	193b      	adds	r3, r7, r4
 800331c:	2200      	movs	r2, #0
 800331e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003320:	193b      	adds	r3, r7, r4
 8003322:	4a23      	ldr	r2, [pc, #140]	@ (80033b0 <MX_GPIO_Init+0x144>)
 8003324:	0019      	movs	r1, r3
 8003326:	0010      	movs	r0, r2
 8003328:	f001 f936 	bl	8004598 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA8 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_8;
 800332c:	0021      	movs	r1, r4
 800332e:	193b      	adds	r3, r7, r4
 8003330:	2290      	movs	r2, #144	@ 0x90
 8003332:	0052      	lsls	r2, r2, #1
 8003334:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003336:	000c      	movs	r4, r1
 8003338:	193b      	adds	r3, r7, r4
 800333a:	2201      	movs	r2, #1
 800333c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800333e:	193b      	adds	r3, r7, r4
 8003340:	2200      	movs	r2, #0
 8003342:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003344:	193b      	adds	r3, r7, r4
 8003346:	2200      	movs	r2, #0
 8003348:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800334a:	193a      	adds	r2, r7, r4
 800334c:	23a0      	movs	r3, #160	@ 0xa0
 800334e:	05db      	lsls	r3, r3, #23
 8003350:	0011      	movs	r1, r2
 8003352:	0018      	movs	r0, r3
 8003354:	f001 f920 	bl	8004598 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003358:	193b      	adds	r3, r7, r4
 800335a:	2280      	movs	r2, #128	@ 0x80
 800335c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800335e:	193b      	adds	r3, r7, r4
 8003360:	2201      	movs	r2, #1
 8003362:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003364:	193b      	adds	r3, r7, r4
 8003366:	2200      	movs	r2, #0
 8003368:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800336a:	193b      	adds	r3, r7, r4
 800336c:	2200      	movs	r2, #0
 800336e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003370:	193b      	adds	r3, r7, r4
 8003372:	4a0f      	ldr	r2, [pc, #60]	@ (80033b0 <MX_GPIO_Init+0x144>)
 8003374:	0019      	movs	r1, r3
 8003376:	0010      	movs	r0, r2
 8003378:	f001 f90e 	bl	8004598 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800337c:	0021      	movs	r1, r4
 800337e:	187b      	adds	r3, r7, r1
 8003380:	2240      	movs	r2, #64	@ 0x40
 8003382:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003384:	187b      	adds	r3, r7, r1
 8003386:	2201      	movs	r2, #1
 8003388:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800338a:	187b      	adds	r3, r7, r1
 800338c:	2200      	movs	r2, #0
 800338e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003390:	187b      	adds	r3, r7, r1
 8003392:	2200      	movs	r2, #0
 8003394:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003396:	187b      	adds	r3, r7, r1
 8003398:	4a06      	ldr	r2, [pc, #24]	@ (80033b4 <MX_GPIO_Init+0x148>)
 800339a:	0019      	movs	r1, r3
 800339c:	0010      	movs	r0, r2
 800339e:	f001 f8fb 	bl	8004598 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80033a2:	46c0      	nop			@ (mov r8, r8)
 80033a4:	46bd      	mov	sp, r7
 80033a6:	b00b      	add	sp, #44	@ 0x2c
 80033a8:	bd90      	pop	{r4, r7, pc}
 80033aa:	46c0      	nop			@ (mov r8, r8)
 80033ac:	40021000 	.word	0x40021000
 80033b0:	50000800 	.word	0x50000800
 80033b4:	50000400 	.word	0x50000400

080033b8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80033bc:	b672      	cpsid	i
}
 80033be:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80033c0:	46c0      	nop			@ (mov r8, r8)
 80033c2:	e7fd      	b.n	80033c0 <Error_Handler+0x8>

080033c4 <ST7735_Select>:
    ST7735_NORON  ,    DELAY, //  3: Normal display on, no args, w/delay
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 80033c8:	2380      	movs	r3, #128	@ 0x80
 80033ca:	0059      	lsls	r1, r3, #1
 80033cc:	23a0      	movs	r3, #160	@ 0xa0
 80033ce:	05db      	lsls	r3, r3, #23
 80033d0:	2200      	movs	r2, #0
 80033d2:	0018      	movs	r0, r3
 80033d4:	f001 fa5e 	bl	8004894 <HAL_GPIO_WritePin>
}
 80033d8:	46c0      	nop			@ (mov r8, r8)
 80033da:	46bd      	mov	sp, r7
 80033dc:	bd80      	pop	{r7, pc}

080033de <ST7735_Unselect>:

void ST7735_Unselect() {
 80033de:	b580      	push	{r7, lr}
 80033e0:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 80033e2:	2380      	movs	r3, #128	@ 0x80
 80033e4:	0059      	lsls	r1, r3, #1
 80033e6:	23a0      	movs	r3, #160	@ 0xa0
 80033e8:	05db      	lsls	r3, r3, #23
 80033ea:	2201      	movs	r2, #1
 80033ec:	0018      	movs	r0, r3
 80033ee:	f001 fa51 	bl	8004894 <HAL_GPIO_WritePin>
}
 80033f2:	46c0      	nop			@ (mov r8, r8)
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <ST7735_Reset>:

static void ST7735_Reset() {
 80033f8:	b580      	push	{r7, lr}
 80033fa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 80033fc:	4b08      	ldr	r3, [pc, #32]	@ (8003420 <ST7735_Reset+0x28>)
 80033fe:	2200      	movs	r2, #0
 8003400:	2140      	movs	r1, #64	@ 0x40
 8003402:	0018      	movs	r0, r3
 8003404:	f001 fa46 	bl	8004894 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8003408:	2005      	movs	r0, #5
 800340a:	f000 fc4b 	bl	8003ca4 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 800340e:	4b04      	ldr	r3, [pc, #16]	@ (8003420 <ST7735_Reset+0x28>)
 8003410:	2201      	movs	r2, #1
 8003412:	2140      	movs	r1, #64	@ 0x40
 8003414:	0018      	movs	r0, r3
 8003416:	f001 fa3d 	bl	8004894 <HAL_GPIO_WritePin>
}
 800341a:	46c0      	nop			@ (mov r8, r8)
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}
 8003420:	50000400 	.word	0x50000400

08003424 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	0002      	movs	r2, r0
 800342c:	1dfb      	adds	r3, r7, #7
 800342e:	701a      	strb	r2, [r3, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 8003430:	4b08      	ldr	r3, [pc, #32]	@ (8003454 <ST7735_WriteCommand+0x30>)
 8003432:	2200      	movs	r2, #0
 8003434:	2180      	movs	r1, #128	@ 0x80
 8003436:	0018      	movs	r0, r3
 8003438:	f001 fa2c 	bl	8004894 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800343c:	2301      	movs	r3, #1
 800343e:	425b      	negs	r3, r3
 8003440:	1df9      	adds	r1, r7, #7
 8003442:	4805      	ldr	r0, [pc, #20]	@ (8003458 <ST7735_WriteCommand+0x34>)
 8003444:	2201      	movs	r2, #1
 8003446:	f002 fa4d 	bl	80058e4 <HAL_SPI_Transmit>
}
 800344a:	46c0      	nop			@ (mov r8, r8)
 800344c:	46bd      	mov	sp, r7
 800344e:	b002      	add	sp, #8
 8003450:	bd80      	pop	{r7, pc}
 8003452:	46c0      	nop			@ (mov r8, r8)
 8003454:	50000800 	.word	0x50000800
 8003458:	20000250 	.word	0x20000250

0800345c <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 800345c:	b580      	push	{r7, lr}
 800345e:	b082      	sub	sp, #8
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 8003466:	4b09      	ldr	r3, [pc, #36]	@ (800348c <ST7735_WriteData+0x30>)
 8003468:	2201      	movs	r2, #1
 800346a:	2180      	movs	r1, #128	@ 0x80
 800346c:	0018      	movs	r0, r3
 800346e:	f001 fa11 	bl	8004894 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	b29a      	uxth	r2, r3
 8003476:	2301      	movs	r3, #1
 8003478:	425b      	negs	r3, r3
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	4804      	ldr	r0, [pc, #16]	@ (8003490 <ST7735_WriteData+0x34>)
 800347e:	f002 fa31 	bl	80058e4 <HAL_SPI_Transmit>
}
 8003482:	46c0      	nop			@ (mov r8, r8)
 8003484:	46bd      	mov	sp, r7
 8003486:	b002      	add	sp, #8
 8003488:	bd80      	pop	{r7, pc}
 800348a:	46c0      	nop			@ (mov r8, r8)
 800348c:	50000800 	.word	0x50000800
 8003490:	20000250 	.word	0x20000250

08003494 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 8003494:	b590      	push	{r4, r7, lr}
 8003496:	b085      	sub	sp, #20
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	1c5a      	adds	r2, r3, #1
 80034a0:	607a      	str	r2, [r7, #4]
 80034a2:	220f      	movs	r2, #15
 80034a4:	18ba      	adds	r2, r7, r2
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	7013      	strb	r3, [r2, #0]
    while(numCommands--) {
 80034aa:	e04a      	b.n	8003542 <ST7735_ExecuteCommandList+0xae>
        uint8_t cmd = *addr++;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	1c5a      	adds	r2, r3, #1
 80034b0:	607a      	str	r2, [r7, #4]
 80034b2:	210b      	movs	r1, #11
 80034b4:	187a      	adds	r2, r7, r1
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	7013      	strb	r3, [r2, #0]
        ST7735_WriteCommand(cmd);
 80034ba:	187b      	adds	r3, r7, r1
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	0018      	movs	r0, r3
 80034c0:	f7ff ffb0 	bl	8003424 <ST7735_WriteCommand>

        numArgs = *addr++;
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	1c5a      	adds	r2, r3, #1
 80034c8:	607a      	str	r2, [r7, #4]
 80034ca:	200a      	movs	r0, #10
 80034cc:	183a      	adds	r2, r7, r0
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	7013      	strb	r3, [r2, #0]
        // If high bit set, delay follows args
        ms = numArgs & DELAY;
 80034d2:	183b      	adds	r3, r7, r0
 80034d4:	781b      	ldrb	r3, [r3, #0]
 80034d6:	b29a      	uxth	r2, r3
 80034d8:	230c      	movs	r3, #12
 80034da:	18fb      	adds	r3, r7, r3
 80034dc:	2180      	movs	r1, #128	@ 0x80
 80034de:	400a      	ands	r2, r1
 80034e0:	801a      	strh	r2, [r3, #0]
        numArgs &= ~DELAY;
 80034e2:	183b      	adds	r3, r7, r0
 80034e4:	183a      	adds	r2, r7, r0
 80034e6:	7812      	ldrb	r2, [r2, #0]
 80034e8:	217f      	movs	r1, #127	@ 0x7f
 80034ea:	400a      	ands	r2, r1
 80034ec:	701a      	strb	r2, [r3, #0]
        if(numArgs) {
 80034ee:	183b      	adds	r3, r7, r0
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d00c      	beq.n	8003510 <ST7735_ExecuteCommandList+0x7c>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 80034f6:	0004      	movs	r4, r0
 80034f8:	183b      	adds	r3, r7, r0
 80034fa:	781a      	ldrb	r2, [r3, #0]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	0011      	movs	r1, r2
 8003500:	0018      	movs	r0, r3
 8003502:	f7ff ffab 	bl	800345c <ST7735_WriteData>
            addr += numArgs;
 8003506:	193b      	adds	r3, r7, r4
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	687a      	ldr	r2, [r7, #4]
 800350c:	18d3      	adds	r3, r2, r3
 800350e:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8003510:	210c      	movs	r1, #12
 8003512:	187b      	adds	r3, r7, r1
 8003514:	881b      	ldrh	r3, [r3, #0]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d013      	beq.n	8003542 <ST7735_ExecuteCommandList+0xae>
            ms = *addr++;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	1c5a      	adds	r2, r3, #1
 800351e:	607a      	str	r2, [r7, #4]
 8003520:	781a      	ldrb	r2, [r3, #0]
 8003522:	187b      	adds	r3, r7, r1
 8003524:	801a      	strh	r2, [r3, #0]
            if(ms == 255) ms = 500;
 8003526:	187b      	adds	r3, r7, r1
 8003528:	881b      	ldrh	r3, [r3, #0]
 800352a:	2bff      	cmp	r3, #255	@ 0xff
 800352c:	d103      	bne.n	8003536 <ST7735_ExecuteCommandList+0xa2>
 800352e:	187b      	adds	r3, r7, r1
 8003530:	22fa      	movs	r2, #250	@ 0xfa
 8003532:	0052      	lsls	r2, r2, #1
 8003534:	801a      	strh	r2, [r3, #0]
            HAL_Delay(ms);
 8003536:	230c      	movs	r3, #12
 8003538:	18fb      	adds	r3, r7, r3
 800353a:	881b      	ldrh	r3, [r3, #0]
 800353c:	0018      	movs	r0, r3
 800353e:	f000 fbb1 	bl	8003ca4 <HAL_Delay>
    while(numCommands--) {
 8003542:	220f      	movs	r2, #15
 8003544:	18bb      	adds	r3, r7, r2
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	18ba      	adds	r2, r7, r2
 800354a:	1e59      	subs	r1, r3, #1
 800354c:	7011      	strb	r1, [r2, #0]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d1ac      	bne.n	80034ac <ST7735_ExecuteCommandList+0x18>
        }
    }
}
 8003552:	46c0      	nop			@ (mov r8, r8)
 8003554:	46c0      	nop			@ (mov r8, r8)
 8003556:	46bd      	mov	sp, r7
 8003558:	b005      	add	sp, #20
 800355a:	bd90      	pop	{r4, r7, pc}

0800355c <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 800355c:	b5b0      	push	{r4, r5, r7, lr}
 800355e:	b084      	sub	sp, #16
 8003560:	af00      	add	r7, sp, #0
 8003562:	0005      	movs	r5, r0
 8003564:	000c      	movs	r4, r1
 8003566:	0010      	movs	r0, r2
 8003568:	0019      	movs	r1, r3
 800356a:	1dfb      	adds	r3, r7, #7
 800356c:	1c2a      	adds	r2, r5, #0
 800356e:	701a      	strb	r2, [r3, #0]
 8003570:	1dbb      	adds	r3, r7, #6
 8003572:	1c22      	adds	r2, r4, #0
 8003574:	701a      	strb	r2, [r3, #0]
 8003576:	1d7b      	adds	r3, r7, #5
 8003578:	1c02      	adds	r2, r0, #0
 800357a:	701a      	strb	r2, [r3, #0]
 800357c:	1d3b      	adds	r3, r7, #4
 800357e:	1c0a      	adds	r2, r1, #0
 8003580:	701a      	strb	r2, [r3, #0]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8003582:	202a      	movs	r0, #42	@ 0x2a
 8003584:	f7ff ff4e 	bl	8003424 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8003588:	210c      	movs	r1, #12
 800358a:	187b      	adds	r3, r7, r1
 800358c:	2200      	movs	r2, #0
 800358e:	701a      	strb	r2, [r3, #0]
 8003590:	1dfb      	adds	r3, r7, #7
 8003592:	781b      	ldrb	r3, [r3, #0]
 8003594:	3302      	adds	r3, #2
 8003596:	b2da      	uxtb	r2, r3
 8003598:	187b      	adds	r3, r7, r1
 800359a:	705a      	strb	r2, [r3, #1]
 800359c:	187b      	adds	r3, r7, r1
 800359e:	2200      	movs	r2, #0
 80035a0:	709a      	strb	r2, [r3, #2]
 80035a2:	1d7b      	adds	r3, r7, #5
 80035a4:	781b      	ldrb	r3, [r3, #0]
 80035a6:	3302      	adds	r3, #2
 80035a8:	b2da      	uxtb	r2, r3
 80035aa:	187b      	adds	r3, r7, r1
 80035ac:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 80035ae:	000c      	movs	r4, r1
 80035b0:	187b      	adds	r3, r7, r1
 80035b2:	2104      	movs	r1, #4
 80035b4:	0018      	movs	r0, r3
 80035b6:	f7ff ff51 	bl	800345c <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80035ba:	202b      	movs	r0, #43	@ 0x2b
 80035bc:	f7ff ff32 	bl	8003424 <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 80035c0:	1dbb      	adds	r3, r7, #6
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	3303      	adds	r3, #3
 80035c6:	b2da      	uxtb	r2, r3
 80035c8:	0021      	movs	r1, r4
 80035ca:	187b      	adds	r3, r7, r1
 80035cc:	705a      	strb	r2, [r3, #1]
    data[3] = y1 + ST7735_YSTART;
 80035ce:	1d3b      	adds	r3, r7, #4
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	3303      	adds	r3, #3
 80035d4:	b2da      	uxtb	r2, r3
 80035d6:	187b      	adds	r3, r7, r1
 80035d8:	70da      	strb	r2, [r3, #3]
    ST7735_WriteData(data, sizeof(data));
 80035da:	187b      	adds	r3, r7, r1
 80035dc:	2104      	movs	r1, #4
 80035de:	0018      	movs	r0, r3
 80035e0:	f7ff ff3c 	bl	800345c <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 80035e4:	202c      	movs	r0, #44	@ 0x2c
 80035e6:	f7ff ff1d 	bl	8003424 <ST7735_WriteCommand>
}
 80035ea:	46c0      	nop			@ (mov r8, r8)
 80035ec:	46bd      	mov	sp, r7
 80035ee:	b004      	add	sp, #16
 80035f0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080035f4 <ST7735_Init>:

void ST7735_Init() {
 80035f4:	b580      	push	{r7, lr}
 80035f6:	af00      	add	r7, sp, #0
    ST7735_Select();
 80035f8:	f7ff fee4 	bl	80033c4 <ST7735_Select>
    ST7735_Reset();
 80035fc:	f7ff fefc 	bl	80033f8 <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8003600:	4b08      	ldr	r3, [pc, #32]	@ (8003624 <ST7735_Init+0x30>)
 8003602:	0018      	movs	r0, r3
 8003604:	f7ff ff46 	bl	8003494 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 8003608:	4b07      	ldr	r3, [pc, #28]	@ (8003628 <ST7735_Init+0x34>)
 800360a:	0018      	movs	r0, r3
 800360c:	f7ff ff42 	bl	8003494 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8003610:	4b06      	ldr	r3, [pc, #24]	@ (800362c <ST7735_Init+0x38>)
 8003612:	0018      	movs	r0, r3
 8003614:	f7ff ff3e 	bl	8003494 <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 8003618:	f7ff fee1 	bl	80033de <ST7735_Unselect>
}
 800361c:	46c0      	nop			@ (mov r8, r8)
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
 8003622:	46c0      	nop			@ (mov r8, r8)
 8003624:	0800a944 	.word	0x0800a944
 8003628:	0800a980 	.word	0x0800a980
 800362c:	0800a990 	.word	0x0800a990

08003630 <ST7735_FillRectangle>:
    }

    ST7735_Unselect();
}

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8003630:	b5b0      	push	{r4, r5, r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	0005      	movs	r5, r0
 8003638:	000c      	movs	r4, r1
 800363a:	0010      	movs	r0, r2
 800363c:	0019      	movs	r1, r3
 800363e:	1dbb      	adds	r3, r7, #6
 8003640:	1c2a      	adds	r2, r5, #0
 8003642:	801a      	strh	r2, [r3, #0]
 8003644:	1d3b      	adds	r3, r7, #4
 8003646:	1c22      	adds	r2, r4, #0
 8003648:	801a      	strh	r2, [r3, #0]
 800364a:	1cbb      	adds	r3, r7, #2
 800364c:	1c02      	adds	r2, r0, #0
 800364e:	801a      	strh	r2, [r3, #0]
 8003650:	003b      	movs	r3, r7
 8003652:	1c0a      	adds	r2, r1, #0
 8003654:	801a      	strh	r2, [r3, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8003656:	1dbb      	adds	r3, r7, #6
 8003658:	881b      	ldrh	r3, [r3, #0]
 800365a:	2b7f      	cmp	r3, #127	@ 0x7f
 800365c:	d900      	bls.n	8003660 <ST7735_FillRectangle+0x30>
 800365e:	e078      	b.n	8003752 <ST7735_FillRectangle+0x122>
 8003660:	1d3b      	adds	r3, r7, #4
 8003662:	881b      	ldrh	r3, [r3, #0]
 8003664:	2b7f      	cmp	r3, #127	@ 0x7f
 8003666:	d900      	bls.n	800366a <ST7735_FillRectangle+0x3a>
 8003668:	e073      	b.n	8003752 <ST7735_FillRectangle+0x122>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 800366a:	1dbb      	adds	r3, r7, #6
 800366c:	881a      	ldrh	r2, [r3, #0]
 800366e:	1cbb      	adds	r3, r7, #2
 8003670:	881b      	ldrh	r3, [r3, #0]
 8003672:	18d3      	adds	r3, r2, r3
 8003674:	2b80      	cmp	r3, #128	@ 0x80
 8003676:	dd05      	ble.n	8003684 <ST7735_FillRectangle+0x54>
 8003678:	1cbb      	adds	r3, r7, #2
 800367a:	1dba      	adds	r2, r7, #6
 800367c:	8812      	ldrh	r2, [r2, #0]
 800367e:	2180      	movs	r1, #128	@ 0x80
 8003680:	1a8a      	subs	r2, r1, r2
 8003682:	801a      	strh	r2, [r3, #0]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8003684:	1d3b      	adds	r3, r7, #4
 8003686:	881a      	ldrh	r2, [r3, #0]
 8003688:	003b      	movs	r3, r7
 800368a:	881b      	ldrh	r3, [r3, #0]
 800368c:	18d3      	adds	r3, r2, r3
 800368e:	2b80      	cmp	r3, #128	@ 0x80
 8003690:	dd05      	ble.n	800369e <ST7735_FillRectangle+0x6e>
 8003692:	003b      	movs	r3, r7
 8003694:	1d3a      	adds	r2, r7, #4
 8003696:	8812      	ldrh	r2, [r2, #0]
 8003698:	2180      	movs	r1, #128	@ 0x80
 800369a:	1a8a      	subs	r2, r1, r2
 800369c:	801a      	strh	r2, [r3, #0]

    ST7735_Select();
 800369e:	f7ff fe91 	bl	80033c4 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80036a2:	1dbb      	adds	r3, r7, #6
 80036a4:	881b      	ldrh	r3, [r3, #0]
 80036a6:	b2d8      	uxtb	r0, r3
 80036a8:	1d3b      	adds	r3, r7, #4
 80036aa:	881b      	ldrh	r3, [r3, #0]
 80036ac:	b2d9      	uxtb	r1, r3
 80036ae:	1dbb      	adds	r3, r7, #6
 80036b0:	881b      	ldrh	r3, [r3, #0]
 80036b2:	b2da      	uxtb	r2, r3
 80036b4:	1cbb      	adds	r3, r7, #2
 80036b6:	881b      	ldrh	r3, [r3, #0]
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	18d3      	adds	r3, r2, r3
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	3b01      	subs	r3, #1
 80036c0:	b2dc      	uxtb	r4, r3
 80036c2:	1d3b      	adds	r3, r7, #4
 80036c4:	881b      	ldrh	r3, [r3, #0]
 80036c6:	b2da      	uxtb	r2, r3
 80036c8:	003b      	movs	r3, r7
 80036ca:	881b      	ldrh	r3, [r3, #0]
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	18d3      	adds	r3, r2, r3
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	3b01      	subs	r3, #1
 80036d4:	b2db      	uxtb	r3, r3
 80036d6:	0022      	movs	r2, r4
 80036d8:	f7ff ff40 	bl	800355c <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80036dc:	2120      	movs	r1, #32
 80036de:	187b      	adds	r3, r7, r1
 80036e0:	881b      	ldrh	r3, [r3, #0]
 80036e2:	0a1b      	lsrs	r3, r3, #8
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	b2da      	uxtb	r2, r3
 80036e8:	200c      	movs	r0, #12
 80036ea:	183b      	adds	r3, r7, r0
 80036ec:	701a      	strb	r2, [r3, #0]
 80036ee:	187b      	adds	r3, r7, r1
 80036f0:	881b      	ldrh	r3, [r3, #0]
 80036f2:	b2da      	uxtb	r2, r3
 80036f4:	183b      	adds	r3, r7, r0
 80036f6:	705a      	strb	r2, [r3, #1]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80036f8:	4b18      	ldr	r3, [pc, #96]	@ (800375c <ST7735_FillRectangle+0x12c>)
 80036fa:	2201      	movs	r2, #1
 80036fc:	2180      	movs	r1, #128	@ 0x80
 80036fe:	0018      	movs	r0, r3
 8003700:	f001 f8c8 	bl	8004894 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8003704:	1d3b      	adds	r3, r7, #4
 8003706:	003a      	movs	r2, r7
 8003708:	8812      	ldrh	r2, [r2, #0]
 800370a:	801a      	strh	r2, [r3, #0]
 800370c:	e01a      	b.n	8003744 <ST7735_FillRectangle+0x114>
        for(x = w; x > 0; x--) {
 800370e:	1dbb      	adds	r3, r7, #6
 8003710:	1cba      	adds	r2, r7, #2
 8003712:	8812      	ldrh	r2, [r2, #0]
 8003714:	801a      	strh	r2, [r3, #0]
 8003716:	e00c      	b.n	8003732 <ST7735_FillRectangle+0x102>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8003718:	2301      	movs	r3, #1
 800371a:	425b      	negs	r3, r3
 800371c:	220c      	movs	r2, #12
 800371e:	18b9      	adds	r1, r7, r2
 8003720:	480f      	ldr	r0, [pc, #60]	@ (8003760 <ST7735_FillRectangle+0x130>)
 8003722:	2202      	movs	r2, #2
 8003724:	f002 f8de 	bl	80058e4 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8003728:	1dbb      	adds	r3, r7, #6
 800372a:	881a      	ldrh	r2, [r3, #0]
 800372c:	1dbb      	adds	r3, r7, #6
 800372e:	3a01      	subs	r2, #1
 8003730:	801a      	strh	r2, [r3, #0]
 8003732:	1dbb      	adds	r3, r7, #6
 8003734:	881b      	ldrh	r3, [r3, #0]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d1ee      	bne.n	8003718 <ST7735_FillRectangle+0xe8>
    for(y = h; y > 0; y--) {
 800373a:	1d3b      	adds	r3, r7, #4
 800373c:	881a      	ldrh	r2, [r3, #0]
 800373e:	1d3b      	adds	r3, r7, #4
 8003740:	3a01      	subs	r2, #1
 8003742:	801a      	strh	r2, [r3, #0]
 8003744:	1d3b      	adds	r3, r7, #4
 8003746:	881b      	ldrh	r3, [r3, #0]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d1e0      	bne.n	800370e <ST7735_FillRectangle+0xde>
        }
    }

    ST7735_Unselect();
 800374c:	f7ff fe47 	bl	80033de <ST7735_Unselect>
 8003750:	e000      	b.n	8003754 <ST7735_FillRectangle+0x124>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 8003752:	46c0      	nop			@ (mov r8, r8)
}
 8003754:	46bd      	mov	sp, r7
 8003756:	b004      	add	sp, #16
 8003758:	bdb0      	pop	{r4, r5, r7, pc}
 800375a:	46c0      	nop			@ (mov r8, r8)
 800375c:	50000800 	.word	0x50000800
 8003760:	20000250 	.word	0x20000250

08003764 <ST7735_FillScreen>:

    free(line);
    ST7735_Unselect();
}

void ST7735_FillScreen(uint16_t color) {
 8003764:	b580      	push	{r7, lr}
 8003766:	b084      	sub	sp, #16
 8003768:	af02      	add	r7, sp, #8
 800376a:	0002      	movs	r2, r0
 800376c:	1dbb      	adds	r3, r7, #6
 800376e:	801a      	strh	r2, [r3, #0]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 8003770:	1dbb      	adds	r3, r7, #6
 8003772:	881b      	ldrh	r3, [r3, #0]
 8003774:	9300      	str	r3, [sp, #0]
 8003776:	2380      	movs	r3, #128	@ 0x80
 8003778:	2280      	movs	r2, #128	@ 0x80
 800377a:	2100      	movs	r1, #0
 800377c:	2000      	movs	r0, #0
 800377e:	f7ff ff57 	bl	8003630 <ST7735_FillRectangle>
}
 8003782:	46c0      	nop			@ (mov r8, r8)
 8003784:	46bd      	mov	sp, r7
 8003786:	b002      	add	sp, #8
 8003788:	bd80      	pop	{r7, pc}
	...

0800378c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800378c:	b580      	push	{r7, lr}
 800378e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003790:	4b07      	ldr	r3, [pc, #28]	@ (80037b0 <HAL_MspInit+0x24>)
 8003792:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003794:	4b06      	ldr	r3, [pc, #24]	@ (80037b0 <HAL_MspInit+0x24>)
 8003796:	2101      	movs	r1, #1
 8003798:	430a      	orrs	r2, r1
 800379a:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800379c:	4b04      	ldr	r3, [pc, #16]	@ (80037b0 <HAL_MspInit+0x24>)
 800379e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80037a0:	4b03      	ldr	r3, [pc, #12]	@ (80037b0 <HAL_MspInit+0x24>)
 80037a2:	2180      	movs	r1, #128	@ 0x80
 80037a4:	0549      	lsls	r1, r1, #21
 80037a6:	430a      	orrs	r2, r1
 80037a8:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037aa:	46c0      	nop			@ (mov r8, r8)
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}
 80037b0:	40021000 	.word	0x40021000

080037b4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80037b4:	b590      	push	{r4, r7, lr}
 80037b6:	b089      	sub	sp, #36	@ 0x24
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80037bc:	240c      	movs	r4, #12
 80037be:	193b      	adds	r3, r7, r4
 80037c0:	0018      	movs	r0, r3
 80037c2:	2314      	movs	r3, #20
 80037c4:	001a      	movs	r2, r3
 80037c6:	2100      	movs	r1, #0
 80037c8:	f003 fed4 	bl	8007574 <memset>
  if(hadc->Instance==ADC1)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a14      	ldr	r2, [pc, #80]	@ (8003824 <HAL_ADC_MspInit+0x70>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d122      	bne.n	800381c <HAL_ADC_MspInit+0x68>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80037d6:	4b14      	ldr	r3, [pc, #80]	@ (8003828 <HAL_ADC_MspInit+0x74>)
 80037d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80037da:	4b13      	ldr	r3, [pc, #76]	@ (8003828 <HAL_ADC_MspInit+0x74>)
 80037dc:	2180      	movs	r1, #128	@ 0x80
 80037de:	0089      	lsls	r1, r1, #2
 80037e0:	430a      	orrs	r2, r1
 80037e2:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037e4:	4b10      	ldr	r3, [pc, #64]	@ (8003828 <HAL_ADC_MspInit+0x74>)
 80037e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80037e8:	4b0f      	ldr	r3, [pc, #60]	@ (8003828 <HAL_ADC_MspInit+0x74>)
 80037ea:	2101      	movs	r1, #1
 80037ec:	430a      	orrs	r2, r1
 80037ee:	62da      	str	r2, [r3, #44]	@ 0x2c
 80037f0:	4b0d      	ldr	r3, [pc, #52]	@ (8003828 <HAL_ADC_MspInit+0x74>)
 80037f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037f4:	2201      	movs	r2, #1
 80037f6:	4013      	ands	r3, r2
 80037f8:	60bb      	str	r3, [r7, #8]
 80037fa:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80037fc:	193b      	adds	r3, r7, r4
 80037fe:	2203      	movs	r2, #3
 8003800:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003802:	193b      	adds	r3, r7, r4
 8003804:	2203      	movs	r2, #3
 8003806:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003808:	193b      	adds	r3, r7, r4
 800380a:	2200      	movs	r2, #0
 800380c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800380e:	193a      	adds	r2, r7, r4
 8003810:	23a0      	movs	r3, #160	@ 0xa0
 8003812:	05db      	lsls	r3, r3, #23
 8003814:	0011      	movs	r1, r2
 8003816:	0018      	movs	r0, r3
 8003818:	f000 febe 	bl	8004598 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800381c:	46c0      	nop			@ (mov r8, r8)
 800381e:	46bd      	mov	sp, r7
 8003820:	b009      	add	sp, #36	@ 0x24
 8003822:	bd90      	pop	{r4, r7, pc}
 8003824:	40012400 	.word	0x40012400
 8003828:	40021000 	.word	0x40021000

0800382c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800382c:	b590      	push	{r4, r7, lr}
 800382e:	b08b      	sub	sp, #44	@ 0x2c
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003834:	2414      	movs	r4, #20
 8003836:	193b      	adds	r3, r7, r4
 8003838:	0018      	movs	r0, r3
 800383a:	2314      	movs	r3, #20
 800383c:	001a      	movs	r2, r3
 800383e:	2100      	movs	r1, #0
 8003840:	f003 fe98 	bl	8007574 <memset>
  if(hspi->Instance==SPI2)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a28      	ldr	r2, [pc, #160]	@ (80038ec <HAL_SPI_MspInit+0xc0>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d14a      	bne.n	80038e4 <HAL_SPI_MspInit+0xb8>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800384e:	4b28      	ldr	r3, [pc, #160]	@ (80038f0 <HAL_SPI_MspInit+0xc4>)
 8003850:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003852:	4b27      	ldr	r3, [pc, #156]	@ (80038f0 <HAL_SPI_MspInit+0xc4>)
 8003854:	2180      	movs	r1, #128	@ 0x80
 8003856:	01c9      	lsls	r1, r1, #7
 8003858:	430a      	orrs	r2, r1
 800385a:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800385c:	4b24      	ldr	r3, [pc, #144]	@ (80038f0 <HAL_SPI_MspInit+0xc4>)
 800385e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003860:	4b23      	ldr	r3, [pc, #140]	@ (80038f0 <HAL_SPI_MspInit+0xc4>)
 8003862:	2104      	movs	r1, #4
 8003864:	430a      	orrs	r2, r1
 8003866:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003868:	4b21      	ldr	r3, [pc, #132]	@ (80038f0 <HAL_SPI_MspInit+0xc4>)
 800386a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800386c:	2204      	movs	r2, #4
 800386e:	4013      	ands	r3, r2
 8003870:	613b      	str	r3, [r7, #16]
 8003872:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003874:	4b1e      	ldr	r3, [pc, #120]	@ (80038f0 <HAL_SPI_MspInit+0xc4>)
 8003876:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003878:	4b1d      	ldr	r3, [pc, #116]	@ (80038f0 <HAL_SPI_MspInit+0xc4>)
 800387a:	2102      	movs	r1, #2
 800387c:	430a      	orrs	r2, r1
 800387e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003880:	4b1b      	ldr	r3, [pc, #108]	@ (80038f0 <HAL_SPI_MspInit+0xc4>)
 8003882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003884:	2202      	movs	r2, #2
 8003886:	4013      	ands	r3, r2
 8003888:	60fb      	str	r3, [r7, #12]
 800388a:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800388c:	193b      	adds	r3, r7, r4
 800388e:	2208      	movs	r2, #8
 8003890:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003892:	193b      	adds	r3, r7, r4
 8003894:	2202      	movs	r2, #2
 8003896:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003898:	193b      	adds	r3, r7, r4
 800389a:	2200      	movs	r2, #0
 800389c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800389e:	193b      	adds	r3, r7, r4
 80038a0:	2203      	movs	r2, #3
 80038a2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_SPI2;
 80038a4:	193b      	adds	r3, r7, r4
 80038a6:	2202      	movs	r2, #2
 80038a8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80038aa:	193b      	adds	r3, r7, r4
 80038ac:	4a11      	ldr	r2, [pc, #68]	@ (80038f4 <HAL_SPI_MspInit+0xc8>)
 80038ae:	0019      	movs	r1, r3
 80038b0:	0010      	movs	r0, r2
 80038b2:	f000 fe71 	bl	8004598 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80038b6:	0021      	movs	r1, r4
 80038b8:	187b      	adds	r3, r7, r1
 80038ba:	2280      	movs	r2, #128	@ 0x80
 80038bc:	00d2      	lsls	r2, r2, #3
 80038be:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038c0:	187b      	adds	r3, r7, r1
 80038c2:	2202      	movs	r2, #2
 80038c4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c6:	187b      	adds	r3, r7, r1
 80038c8:	2200      	movs	r2, #0
 80038ca:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038cc:	187b      	adds	r3, r7, r1
 80038ce:	2203      	movs	r2, #3
 80038d0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80038d2:	187b      	adds	r3, r7, r1
 80038d4:	2205      	movs	r2, #5
 80038d6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038d8:	187b      	adds	r3, r7, r1
 80038da:	4a07      	ldr	r2, [pc, #28]	@ (80038f8 <HAL_SPI_MspInit+0xcc>)
 80038dc:	0019      	movs	r1, r3
 80038de:	0010      	movs	r0, r2
 80038e0:	f000 fe5a 	bl	8004598 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80038e4:	46c0      	nop			@ (mov r8, r8)
 80038e6:	46bd      	mov	sp, r7
 80038e8:	b00b      	add	sp, #44	@ 0x2c
 80038ea:	bd90      	pop	{r4, r7, pc}
 80038ec:	40003800 	.word	0x40003800
 80038f0:	40021000 	.word	0x40021000
 80038f4:	50000800 	.word	0x50000800
 80038f8:	50000400 	.word	0x50000400

080038fc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80038fc:	b590      	push	{r4, r7, lr}
 80038fe:	b089      	sub	sp, #36	@ 0x24
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003904:	240c      	movs	r4, #12
 8003906:	193b      	adds	r3, r7, r4
 8003908:	0018      	movs	r0, r3
 800390a:	2314      	movs	r3, #20
 800390c:	001a      	movs	r2, r3
 800390e:	2100      	movs	r1, #0
 8003910:	f003 fe30 	bl	8007574 <memset>
  if(huart->Instance==USART2)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a18      	ldr	r2, [pc, #96]	@ (800397c <HAL_UART_MspInit+0x80>)
 800391a:	4293      	cmp	r3, r2
 800391c:	d129      	bne.n	8003972 <HAL_UART_MspInit+0x76>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800391e:	4b18      	ldr	r3, [pc, #96]	@ (8003980 <HAL_UART_MspInit+0x84>)
 8003920:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003922:	4b17      	ldr	r3, [pc, #92]	@ (8003980 <HAL_UART_MspInit+0x84>)
 8003924:	2180      	movs	r1, #128	@ 0x80
 8003926:	0289      	lsls	r1, r1, #10
 8003928:	430a      	orrs	r2, r1
 800392a:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800392c:	4b14      	ldr	r3, [pc, #80]	@ (8003980 <HAL_UART_MspInit+0x84>)
 800392e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003930:	4b13      	ldr	r3, [pc, #76]	@ (8003980 <HAL_UART_MspInit+0x84>)
 8003932:	2101      	movs	r1, #1
 8003934:	430a      	orrs	r2, r1
 8003936:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003938:	4b11      	ldr	r3, [pc, #68]	@ (8003980 <HAL_UART_MspInit+0x84>)
 800393a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800393c:	2201      	movs	r2, #1
 800393e:	4013      	ands	r3, r2
 8003940:	60bb      	str	r3, [r7, #8]
 8003942:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003944:	0021      	movs	r1, r4
 8003946:	187b      	adds	r3, r7, r1
 8003948:	220c      	movs	r2, #12
 800394a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800394c:	187b      	adds	r3, r7, r1
 800394e:	2202      	movs	r2, #2
 8003950:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003952:	187b      	adds	r3, r7, r1
 8003954:	2200      	movs	r2, #0
 8003956:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003958:	187b      	adds	r3, r7, r1
 800395a:	2203      	movs	r2, #3
 800395c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 800395e:	187b      	adds	r3, r7, r1
 8003960:	2204      	movs	r2, #4
 8003962:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003964:	187a      	adds	r2, r7, r1
 8003966:	23a0      	movs	r3, #160	@ 0xa0
 8003968:	05db      	lsls	r3, r3, #23
 800396a:	0011      	movs	r1, r2
 800396c:	0018      	movs	r0, r3
 800396e:	f000 fe13 	bl	8004598 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8003972:	46c0      	nop			@ (mov r8, r8)
 8003974:	46bd      	mov	sp, r7
 8003976:	b009      	add	sp, #36	@ 0x24
 8003978:	bd90      	pop	{r4, r7, pc}
 800397a:	46c0      	nop			@ (mov r8, r8)
 800397c:	40004400 	.word	0x40004400
 8003980:	40021000 	.word	0x40021000

08003984 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 8003984:	b580      	push	{r7, lr}
 8003986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003988:	46c0      	nop			@ (mov r8, r8)
 800398a:	e7fd      	b.n	8003988 <NMI_Handler+0x4>

0800398c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003990:	46c0      	nop			@ (mov r8, r8)
 8003992:	e7fd      	b.n	8003990 <HardFault_Handler+0x4>

08003994 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003998:	46c0      	nop			@ (mov r8, r8)
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}

0800399e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800399e:	b580      	push	{r7, lr}
 80039a0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80039a2:	46c0      	nop			@ (mov r8, r8)
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80039ac:	f000 f95e 	bl	8003c6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */


  counter++;
 80039b0:	4b0b      	ldr	r3, [pc, #44]	@ (80039e0 <SysTick_Handler+0x38>)
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	1c5a      	adds	r2, r3, #1
 80039b6:	4b0a      	ldr	r3, [pc, #40]	@ (80039e0 <SysTick_Handler+0x38>)
 80039b8:	601a      	str	r2, [r3, #0]
  if (counter == 10000) {
 80039ba:	4b09      	ldr	r3, [pc, #36]	@ (80039e0 <SysTick_Handler+0x38>)
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	4a09      	ldr	r2, [pc, #36]	@ (80039e4 <SysTick_Handler+0x3c>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d102      	bne.n	80039ca <SysTick_Handler+0x22>

	  counter = 0;  // reset counter every 10 seconds
 80039c4:	4b06      	ldr	r3, [pc, #24]	@ (80039e0 <SysTick_Handler+0x38>)
 80039c6:	2200      	movs	r2, #0
 80039c8:	601a      	str	r2, [r3, #0]
  }

  if (counter % 1000 == 0) {
 80039ca:	4b05      	ldr	r3, [pc, #20]	@ (80039e0 <SysTick_Handler+0x38>)
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	22fa      	movs	r2, #250	@ 0xfa
 80039d0:	0091      	lsls	r1, r2, #2
 80039d2:	0018      	movs	r0, r3
 80039d4:	f7fc fd24 	bl	8000420 <__aeabi_idivmod>
  }



  /* USER CODE END SysTick_IRQn 1 */
}
 80039d8:	46c0      	nop			@ (mov r8, r8)
 80039da:	46bd      	mov	sp, r7
 80039dc:	bd80      	pop	{r7, pc}
 80039de:	46c0      	nop			@ (mov r8, r8)
 80039e0:	200003f8 	.word	0x200003f8
 80039e4:	00002710 	.word	0x00002710

080039e8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	af00      	add	r7, sp, #0
  return 1;
 80039ec:	2301      	movs	r3, #1
}
 80039ee:	0018      	movs	r0, r3
 80039f0:	46bd      	mov	sp, r7
 80039f2:	bd80      	pop	{r7, pc}

080039f4 <_kill>:

int _kill(int pid, int sig)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80039fe:	f003 fe25 	bl	800764c <__errno>
 8003a02:	0003      	movs	r3, r0
 8003a04:	2216      	movs	r2, #22
 8003a06:	601a      	str	r2, [r3, #0]
  return -1;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	425b      	negs	r3, r3
}
 8003a0c:	0018      	movs	r0, r3
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	b002      	add	sp, #8
 8003a12:	bd80      	pop	{r7, pc}

08003a14 <_exit>:

void _exit (int status)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b082      	sub	sp, #8
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003a1c:	2301      	movs	r3, #1
 8003a1e:	425a      	negs	r2, r3
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	0011      	movs	r1, r2
 8003a24:	0018      	movs	r0, r3
 8003a26:	f7ff ffe5 	bl	80039f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003a2a:	46c0      	nop			@ (mov r8, r8)
 8003a2c:	e7fd      	b.n	8003a2a <_exit+0x16>

08003a2e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003a2e:	b580      	push	{r7, lr}
 8003a30:	b086      	sub	sp, #24
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	60f8      	str	r0, [r7, #12]
 8003a36:	60b9      	str	r1, [r7, #8]
 8003a38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	617b      	str	r3, [r7, #20]
 8003a3e:	e00a      	b.n	8003a56 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003a40:	e000      	b.n	8003a44 <_read+0x16>
 8003a42:	bf00      	nop
 8003a44:	0001      	movs	r1, r0
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	1c5a      	adds	r2, r3, #1
 8003a4a:	60ba      	str	r2, [r7, #8]
 8003a4c:	b2ca      	uxtb	r2, r1
 8003a4e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	3301      	adds	r3, #1
 8003a54:	617b      	str	r3, [r7, #20]
 8003a56:	697a      	ldr	r2, [r7, #20]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	dbf0      	blt.n	8003a40 <_read+0x12>
  }

  return len;
 8003a5e:	687b      	ldr	r3, [r7, #4]
}
 8003a60:	0018      	movs	r0, r3
 8003a62:	46bd      	mov	sp, r7
 8003a64:	b006      	add	sp, #24
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b086      	sub	sp, #24
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	60f8      	str	r0, [r7, #12]
 8003a70:	60b9      	str	r1, [r7, #8]
 8003a72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a74:	2300      	movs	r3, #0
 8003a76:	617b      	str	r3, [r7, #20]
 8003a78:	e009      	b.n	8003a8e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	1c5a      	adds	r2, r3, #1
 8003a7e:	60ba      	str	r2, [r7, #8]
 8003a80:	781b      	ldrb	r3, [r3, #0]
 8003a82:	0018      	movs	r0, r3
 8003a84:	e000      	b.n	8003a88 <_write+0x20>
 8003a86:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	617b      	str	r3, [r7, #20]
 8003a8e:	697a      	ldr	r2, [r7, #20]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	429a      	cmp	r2, r3
 8003a94:	dbf1      	blt.n	8003a7a <_write+0x12>
  }
  return len;
 8003a96:	687b      	ldr	r3, [r7, #4]
}
 8003a98:	0018      	movs	r0, r3
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	b006      	add	sp, #24
 8003a9e:	bd80      	pop	{r7, pc}

08003aa0 <_close>:

int _close(int file)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	b082      	sub	sp, #8
 8003aa4:	af00      	add	r7, sp, #0
 8003aa6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	425b      	negs	r3, r3
}
 8003aac:	0018      	movs	r0, r3
 8003aae:	46bd      	mov	sp, r7
 8003ab0:	b002      	add	sp, #8
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b082      	sub	sp, #8
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	6078      	str	r0, [r7, #4]
 8003abc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	2280      	movs	r2, #128	@ 0x80
 8003ac2:	0192      	lsls	r2, r2, #6
 8003ac4:	605a      	str	r2, [r3, #4]
  return 0;
 8003ac6:	2300      	movs	r3, #0
}
 8003ac8:	0018      	movs	r0, r3
 8003aca:	46bd      	mov	sp, r7
 8003acc:	b002      	add	sp, #8
 8003ace:	bd80      	pop	{r7, pc}

08003ad0 <_isatty>:

int _isatty(int file)
{
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003ad8:	2301      	movs	r3, #1
}
 8003ada:	0018      	movs	r0, r3
 8003adc:	46bd      	mov	sp, r7
 8003ade:	b002      	add	sp, #8
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b084      	sub	sp, #16
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	60f8      	str	r0, [r7, #12]
 8003aea:	60b9      	str	r1, [r7, #8]
 8003aec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003aee:	2300      	movs	r3, #0
}
 8003af0:	0018      	movs	r0, r3
 8003af2:	46bd      	mov	sp, r7
 8003af4:	b004      	add	sp, #16
 8003af6:	bd80      	pop	{r7, pc}

08003af8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003af8:	b580      	push	{r7, lr}
 8003afa:	b086      	sub	sp, #24
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003b00:	4a14      	ldr	r2, [pc, #80]	@ (8003b54 <_sbrk+0x5c>)
 8003b02:	4b15      	ldr	r3, [pc, #84]	@ (8003b58 <_sbrk+0x60>)
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b0c:	4b13      	ldr	r3, [pc, #76]	@ (8003b5c <_sbrk+0x64>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d102      	bne.n	8003b1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b14:	4b11      	ldr	r3, [pc, #68]	@ (8003b5c <_sbrk+0x64>)
 8003b16:	4a12      	ldr	r2, [pc, #72]	@ (8003b60 <_sbrk+0x68>)
 8003b18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b1a:	4b10      	ldr	r3, [pc, #64]	@ (8003b5c <_sbrk+0x64>)
 8003b1c:	681a      	ldr	r2, [r3, #0]
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	18d3      	adds	r3, r2, r3
 8003b22:	693a      	ldr	r2, [r7, #16]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d207      	bcs.n	8003b38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b28:	f003 fd90 	bl	800764c <__errno>
 8003b2c:	0003      	movs	r3, r0
 8003b2e:	220c      	movs	r2, #12
 8003b30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003b32:	2301      	movs	r3, #1
 8003b34:	425b      	negs	r3, r3
 8003b36:	e009      	b.n	8003b4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b38:	4b08      	ldr	r3, [pc, #32]	@ (8003b5c <_sbrk+0x64>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b3e:	4b07      	ldr	r3, [pc, #28]	@ (8003b5c <_sbrk+0x64>)
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	18d2      	adds	r2, r2, r3
 8003b46:	4b05      	ldr	r3, [pc, #20]	@ (8003b5c <_sbrk+0x64>)
 8003b48:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
}
 8003b4c:	0018      	movs	r0, r3
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	b006      	add	sp, #24
 8003b52:	bd80      	pop	{r7, pc}
 8003b54:	20005000 	.word	0x20005000
 8003b58:	00000400 	.word	0x00000400
 8003b5c:	200003fc 	.word	0x200003fc
 8003b60:	20000550 	.word	0x20000550

08003b64 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b68:	46c0      	nop			@ (mov r8, r8)
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
	...

08003b70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003b70:	480d      	ldr	r0, [pc, #52]	@ (8003ba8 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003b72:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003b74:	f7ff fff6 	bl	8003b64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003b78:	480c      	ldr	r0, [pc, #48]	@ (8003bac <LoopForever+0x6>)
  ldr r1, =_edata
 8003b7a:	490d      	ldr	r1, [pc, #52]	@ (8003bb0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003b7c:	4a0d      	ldr	r2, [pc, #52]	@ (8003bb4 <LoopForever+0xe>)
  movs r3, #0
 8003b7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b80:	e002      	b.n	8003b88 <LoopCopyDataInit>

08003b82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b86:	3304      	adds	r3, #4

08003b88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b8c:	d3f9      	bcc.n	8003b82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b8e:	4a0a      	ldr	r2, [pc, #40]	@ (8003bb8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003b90:	4c0a      	ldr	r4, [pc, #40]	@ (8003bbc <LoopForever+0x16>)
  movs r3, #0
 8003b92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b94:	e001      	b.n	8003b9a <LoopFillZerobss>

08003b96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b98:	3204      	adds	r2, #4

08003b9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b9c:	d3fb      	bcc.n	8003b96 <FillZerobss>


/* Call static constructors */
    bl __libc_init_array
 8003b9e:	f003 fd5b 	bl	8007658 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ba2:	f7ff f96f 	bl	8002e84 <main>

08003ba6 <LoopForever>:

LoopForever:
    b LoopForever
 8003ba6:	e7fe      	b.n	8003ba6 <LoopForever>
   ldr   r0, =_estack
 8003ba8:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8003bac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003bb0:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8003bb4:	0800adf0 	.word	0x0800adf0
  ldr r2, =_sbss
 8003bb8:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8003bbc:	20000550 	.word	0x20000550

08003bc0 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003bc0:	e7fe      	b.n	8003bc0 <ADC1_COMP_IRQHandler>
	...

08003bc4 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b082      	sub	sp, #8
 8003bc8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003bca:	1dfb      	adds	r3, r7, #7
 8003bcc:	2200      	movs	r2, #0
 8003bce:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8003c00 <HAL_Init+0x3c>)
 8003bd2:	681a      	ldr	r2, [r3, #0]
 8003bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8003c00 <HAL_Init+0x3c>)
 8003bd6:	2140      	movs	r1, #64	@ 0x40
 8003bd8:	430a      	orrs	r2, r1
 8003bda:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003bdc:	2000      	movs	r0, #0
 8003bde:	f000 f811 	bl	8003c04 <HAL_InitTick>
 8003be2:	1e03      	subs	r3, r0, #0
 8003be4:	d003      	beq.n	8003bee <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8003be6:	1dfb      	adds	r3, r7, #7
 8003be8:	2201      	movs	r2, #1
 8003bea:	701a      	strb	r2, [r3, #0]
 8003bec:	e001      	b.n	8003bf2 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003bee:	f7ff fdcd 	bl	800378c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003bf2:	1dfb      	adds	r3, r7, #7
 8003bf4:	781b      	ldrb	r3, [r3, #0]
}
 8003bf6:	0018      	movs	r0, r3
 8003bf8:	46bd      	mov	sp, r7
 8003bfa:	b002      	add	sp, #8
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	46c0      	nop			@ (mov r8, r8)
 8003c00:	40022000 	.word	0x40022000

08003c04 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c04:	b590      	push	{r4, r7, lr}
 8003c06:	b083      	sub	sp, #12
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c0c:	4b14      	ldr	r3, [pc, #80]	@ (8003c60 <HAL_InitTick+0x5c>)
 8003c0e:	681c      	ldr	r4, [r3, #0]
 8003c10:	4b14      	ldr	r3, [pc, #80]	@ (8003c64 <HAL_InitTick+0x60>)
 8003c12:	781b      	ldrb	r3, [r3, #0]
 8003c14:	0019      	movs	r1, r3
 8003c16:	23fa      	movs	r3, #250	@ 0xfa
 8003c18:	0098      	lsls	r0, r3, #2
 8003c1a:	f7fc fa91 	bl	8000140 <__udivsi3>
 8003c1e:	0003      	movs	r3, r0
 8003c20:	0019      	movs	r1, r3
 8003c22:	0020      	movs	r0, r4
 8003c24:	f7fc fa8c 	bl	8000140 <__udivsi3>
 8003c28:	0003      	movs	r3, r0
 8003c2a:	0018      	movs	r0, r3
 8003c2c:	f000 fca7 	bl	800457e <HAL_SYSTICK_Config>
 8003c30:	1e03      	subs	r3, r0, #0
 8003c32:	d001      	beq.n	8003c38 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	e00f      	b.n	8003c58 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2b03      	cmp	r3, #3
 8003c3c:	d80b      	bhi.n	8003c56 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c3e:	6879      	ldr	r1, [r7, #4]
 8003c40:	2301      	movs	r3, #1
 8003c42:	425b      	negs	r3, r3
 8003c44:	2200      	movs	r2, #0
 8003c46:	0018      	movs	r0, r3
 8003c48:	f000 fc84 	bl	8004554 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c4c:	4b06      	ldr	r3, [pc, #24]	@ (8003c68 <HAL_InitTick+0x64>)
 8003c4e:	687a      	ldr	r2, [r7, #4]
 8003c50:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c52:	2300      	movs	r3, #0
 8003c54:	e000      	b.n	8003c58 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
}
 8003c58:	0018      	movs	r0, r3
 8003c5a:	46bd      	mov	sp, r7
 8003c5c:	b003      	add	sp, #12
 8003c5e:	bd90      	pop	{r4, r7, pc}
 8003c60:	20000004 	.word	0x20000004
 8003c64:	2000000c 	.word	0x2000000c
 8003c68:	20000008 	.word	0x20000008

08003c6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c70:	4b05      	ldr	r3, [pc, #20]	@ (8003c88 <HAL_IncTick+0x1c>)
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	001a      	movs	r2, r3
 8003c76:	4b05      	ldr	r3, [pc, #20]	@ (8003c8c <HAL_IncTick+0x20>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	18d2      	adds	r2, r2, r3
 8003c7c:	4b03      	ldr	r3, [pc, #12]	@ (8003c8c <HAL_IncTick+0x20>)
 8003c7e:	601a      	str	r2, [r3, #0]
}
 8003c80:	46c0      	nop			@ (mov r8, r8)
 8003c82:	46bd      	mov	sp, r7
 8003c84:	bd80      	pop	{r7, pc}
 8003c86:	46c0      	nop			@ (mov r8, r8)
 8003c88:	2000000c 	.word	0x2000000c
 8003c8c:	20000400 	.word	0x20000400

08003c90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	af00      	add	r7, sp, #0
  return uwTick;
 8003c94:	4b02      	ldr	r3, [pc, #8]	@ (8003ca0 <HAL_GetTick+0x10>)
 8003c96:	681b      	ldr	r3, [r3, #0]
}
 8003c98:	0018      	movs	r0, r3
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}
 8003c9e:	46c0      	nop			@ (mov r8, r8)
 8003ca0:	20000400 	.word	0x20000400

08003ca4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ca4:	b580      	push	{r7, lr}
 8003ca6:	b084      	sub	sp, #16
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003cac:	f7ff fff0 	bl	8003c90 <HAL_GetTick>
 8003cb0:	0003      	movs	r3, r0
 8003cb2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	3301      	adds	r3, #1
 8003cbc:	d005      	beq.n	8003cca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8003ce8 <HAL_Delay+0x44>)
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	001a      	movs	r2, r3
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	189b      	adds	r3, r3, r2
 8003cc8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003cca:	46c0      	nop			@ (mov r8, r8)
 8003ccc:	f7ff ffe0 	bl	8003c90 <HAL_GetTick>
 8003cd0:	0002      	movs	r2, r0
 8003cd2:	68bb      	ldr	r3, [r7, #8]
 8003cd4:	1ad3      	subs	r3, r2, r3
 8003cd6:	68fa      	ldr	r2, [r7, #12]
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d8f7      	bhi.n	8003ccc <HAL_Delay+0x28>
  {
  }
}
 8003cdc:	46c0      	nop			@ (mov r8, r8)
 8003cde:	46c0      	nop			@ (mov r8, r8)
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	b004      	add	sp, #16
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	46c0      	nop			@ (mov r8, r8)
 8003ce8:	2000000c 	.word	0x2000000c

08003cec <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b082      	sub	sp, #8
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d101      	bne.n	8003cfe <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e159      	b.n	8003fb2 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d10a      	bne.n	8003d1c <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	2200      	movs	r2, #0
 8003d0a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	2250      	movs	r2, #80	@ 0x50
 8003d10:	2100      	movs	r1, #0
 8003d12:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	0018      	movs	r0, r3
 8003d18:	f7ff fd4c 	bl	80037b4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d20:	2210      	movs	r2, #16
 8003d22:	4013      	ands	r3, r2
 8003d24:	2b10      	cmp	r3, #16
 8003d26:	d005      	beq.n	8003d34 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	2204      	movs	r2, #4
 8003d30:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8003d32:	d00b      	beq.n	8003d4c <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d38:	2210      	movs	r2, #16
 8003d3a:	431a      	orrs	r2, r3
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2250      	movs	r2, #80	@ 0x50
 8003d44:	2100      	movs	r1, #0
 8003d46:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e132      	b.n	8003fb2 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d50:	4a9a      	ldr	r2, [pc, #616]	@ (8003fbc <HAL_ADC_Init+0x2d0>)
 8003d52:	4013      	ands	r3, r2
 8003d54:	2202      	movs	r2, #2
 8003d56:	431a      	orrs	r2, r3
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	655a      	str	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	689b      	ldr	r3, [r3, #8]
 8003d62:	2203      	movs	r2, #3
 8003d64:	4013      	ands	r3, r2
 8003d66:	2b01      	cmp	r3, #1
 8003d68:	d108      	bne.n	8003d7c <HAL_ADC_Init+0x90>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2201      	movs	r2, #1
 8003d72:	4013      	ands	r3, r2
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d101      	bne.n	8003d7c <HAL_ADC_Init+0x90>
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e000      	b.n	8003d7e <HAL_ADC_Init+0x92>
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d149      	bne.n	8003e16 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685a      	ldr	r2, [r3, #4]
 8003d86:	23c0      	movs	r3, #192	@ 0xc0
 8003d88:	061b      	lsls	r3, r3, #24
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d00b      	beq.n	8003da6 <HAL_ADC_Init+0xba>
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685a      	ldr	r2, [r3, #4]
 8003d92:	2380      	movs	r3, #128	@ 0x80
 8003d94:	05db      	lsls	r3, r3, #23
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d005      	beq.n	8003da6 <HAL_ADC_Init+0xba>
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685a      	ldr	r2, [r3, #4]
 8003d9e:	2380      	movs	r3, #128	@ 0x80
 8003da0:	061b      	lsls	r3, r3, #24
 8003da2:	429a      	cmp	r2, r3
 8003da4:	d111      	bne.n	8003dca <HAL_ADC_Init+0xde>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	691a      	ldr	r2, [r3, #16]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	0092      	lsls	r2, r2, #2
 8003db2:	0892      	lsrs	r2, r2, #2
 8003db4:	611a      	str	r2, [r3, #16]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	6919      	ldr	r1, [r3, #16]
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	685a      	ldr	r2, [r3, #4]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	611a      	str	r2, [r3, #16]
 8003dc8:	e014      	b.n	8003df4 <HAL_ADC_Init+0x108>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	691a      	ldr	r2, [r3, #16]
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	0092      	lsls	r2, r2, #2
 8003dd6:	0892      	lsrs	r2, r2, #2
 8003dd8:	611a      	str	r2, [r3, #16]
 8003dda:	4b79      	ldr	r3, [pc, #484]	@ (8003fc0 <HAL_ADC_Init+0x2d4>)
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	4b78      	ldr	r3, [pc, #480]	@ (8003fc0 <HAL_ADC_Init+0x2d4>)
 8003de0:	4978      	ldr	r1, [pc, #480]	@ (8003fc4 <HAL_ADC_Init+0x2d8>)
 8003de2:	400a      	ands	r2, r1
 8003de4:	601a      	str	r2, [r3, #0]
 8003de6:	4b76      	ldr	r3, [pc, #472]	@ (8003fc0 <HAL_ADC_Init+0x2d4>)
 8003de8:	6819      	ldr	r1, [r3, #0]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	685a      	ldr	r2, [r3, #4]
 8003dee:	4b74      	ldr	r3, [pc, #464]	@ (8003fc0 <HAL_ADC_Init+0x2d4>)
 8003df0:	430a      	orrs	r2, r1
 8003df2:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	68da      	ldr	r2, [r3, #12]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2118      	movs	r1, #24
 8003e00:	438a      	bics	r2, r1
 8003e02:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	68d9      	ldr	r1, [r3, #12]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	689a      	ldr	r2, [r3, #8]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	430a      	orrs	r2, r1
 8003e14:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8003e16:	4b6a      	ldr	r3, [pc, #424]	@ (8003fc0 <HAL_ADC_Init+0x2d4>)
 8003e18:	681a      	ldr	r2, [r3, #0]
 8003e1a:	4b69      	ldr	r3, [pc, #420]	@ (8003fc0 <HAL_ADC_Init+0x2d4>)
 8003e1c:	496a      	ldr	r1, [pc, #424]	@ (8003fc8 <HAL_ADC_Init+0x2dc>)
 8003e1e:	400a      	ands	r2, r1
 8003e20:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 8003e22:	4b67      	ldr	r3, [pc, #412]	@ (8003fc0 <HAL_ADC_Init+0x2d4>)
 8003e24:	6819      	ldr	r1, [r3, #0]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003e2a:	065a      	lsls	r2, r3, #25
 8003e2c:	4b64      	ldr	r3, [pc, #400]	@ (8003fc0 <HAL_ADC_Init+0x2d4>)
 8003e2e:	430a      	orrs	r2, r1
 8003e30:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	689a      	ldr	r2, [r3, #8]
 8003e38:	2380      	movs	r3, #128	@ 0x80
 8003e3a:	055b      	lsls	r3, r3, #21
 8003e3c:	4013      	ands	r3, r2
 8003e3e:	d108      	bne.n	8003e52 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	689a      	ldr	r2, [r3, #8]
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	2180      	movs	r1, #128	@ 0x80
 8003e4c:	0549      	lsls	r1, r1, #21
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	68da      	ldr	r2, [r3, #12]
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	495b      	ldr	r1, [pc, #364]	@ (8003fcc <HAL_ADC_Init+0x2e0>)
 8003e5e:	400a      	ands	r2, r1
 8003e60:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68d9      	ldr	r1, [r3, #12]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	691b      	ldr	r3, [r3, #16]
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d101      	bne.n	8003e78 <HAL_ADC_Init+0x18c>
 8003e74:	2304      	movs	r3, #4
 8003e76:	e000      	b.n	8003e7a <HAL_ADC_Init+0x18e>
 8003e78:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003e7a:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2020      	movs	r0, #32
 8003e80:	5c1b      	ldrb	r3, [r3, r0]
 8003e82:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003e84:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	202c      	movs	r0, #44	@ 0x2c
 8003e8a:	5c1b      	ldrb	r3, [r3, r0]
 8003e8c:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003e8e:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8003e94:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	699b      	ldr	r3, [r3, #24]
 8003e9a:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8003e9c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	69db      	ldr	r3, [r3, #28]
 8003ea2:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8003ea4:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	430a      	orrs	r2, r1
 8003eac:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003eb2:	23c2      	movs	r3, #194	@ 0xc2
 8003eb4:	33ff      	adds	r3, #255	@ 0xff
 8003eb6:	429a      	cmp	r2, r3
 8003eb8:	d00b      	beq.n	8003ed2 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68d9      	ldr	r1, [r3, #12]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8003ec8:	431a      	orrs	r2, r3
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	430a      	orrs	r2, r1
 8003ed0:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2221      	movs	r2, #33	@ 0x21
 8003ed6:	5c9b      	ldrb	r3, [r3, r2]
 8003ed8:	2b01      	cmp	r3, #1
 8003eda:	d11a      	bne.n	8003f12 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2220      	movs	r2, #32
 8003ee0:	5c9b      	ldrb	r3, [r3, r2]
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d109      	bne.n	8003efa <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	68da      	ldr	r2, [r3, #12]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	2180      	movs	r1, #128	@ 0x80
 8003ef2:	0249      	lsls	r1, r1, #9
 8003ef4:	430a      	orrs	r2, r1
 8003ef6:	60da      	str	r2, [r3, #12]
 8003ef8:	e00b      	b.n	8003f12 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003efe:	2220      	movs	r2, #32
 8003f00:	431a      	orrs	r2, r3
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	431a      	orrs	r2, r3
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d11f      	bne.n	8003f5a <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	691a      	ldr	r2, [r3, #16]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	492a      	ldr	r1, [pc, #168]	@ (8003fd0 <HAL_ADC_Init+0x2e4>)
 8003f26:	400a      	ands	r2, r1
 8003f28:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	6919      	ldr	r1, [r3, #16]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
                              hadc->Init.Oversample.RightBitShift             |
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8003f38:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                              hadc->Init.Oversample.RightBitShift             |
 8003f3e:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	691a      	ldr	r2, [r3, #16]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	2101      	movs	r1, #1
 8003f54:	430a      	orrs	r2, r1
 8003f56:	611a      	str	r2, [r3, #16]
 8003f58:	e00e      	b.n	8003f78 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	691b      	ldr	r3, [r3, #16]
 8003f60:	2201      	movs	r2, #1
 8003f62:	4013      	ands	r3, r2
 8003f64:	2b01      	cmp	r3, #1
 8003f66:	d107      	bne.n	8003f78 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	691a      	ldr	r2, [r3, #16]
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	2101      	movs	r1, #1
 8003f74:	438a      	bics	r2, r1
 8003f76:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	695a      	ldr	r2, [r3, #20]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	2107      	movs	r1, #7
 8003f84:	438a      	bics	r2, r1
 8003f86:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	6959      	ldr	r1, [r3, #20]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	430a      	orrs	r2, r1
 8003f98:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2200      	movs	r2, #0
 8003f9e:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003fa4:	2203      	movs	r2, #3
 8003fa6:	4393      	bics	r3, r2
 8003fa8:	2201      	movs	r2, #1
 8003faa:	431a      	orrs	r2, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	655a      	str	r2, [r3, #84]	@ 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	0018      	movs	r0, r3
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	b002      	add	sp, #8
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	46c0      	nop			@ (mov r8, r8)
 8003fbc:	fffffefd 	.word	0xfffffefd
 8003fc0:	40012708 	.word	0x40012708
 8003fc4:	ffc3ffff 	.word	0xffc3ffff
 8003fc8:	fdffffff 	.word	0xfdffffff
 8003fcc:	fffe0219 	.word	0xfffe0219
 8003fd0:	fffffc03 	.word	0xfffffc03

08003fd4 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003fd4:	b590      	push	{r4, r7, lr}
 8003fd6:	b085      	sub	sp, #20
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003fdc:	230f      	movs	r3, #15
 8003fde:	18fb      	adds	r3, r7, r3
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	2204      	movs	r2, #4
 8003fec:	4013      	ands	r3, r2
 8003fee:	d138      	bne.n	8004062 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	2250      	movs	r2, #80	@ 0x50
 8003ff4:	5c9b      	ldrb	r3, [r3, r2]
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d101      	bne.n	8003ffe <HAL_ADC_Start+0x2a>
 8003ffa:	2302      	movs	r3, #2
 8003ffc:	e038      	b.n	8004070 <HAL_ADC_Start+0x9c>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2250      	movs	r2, #80	@ 0x50
 8004002:	2101      	movs	r1, #1
 8004004:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	69db      	ldr	r3, [r3, #28]
 800400a:	2b01      	cmp	r3, #1
 800400c:	d007      	beq.n	800401e <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 800400e:	230f      	movs	r3, #15
 8004010:	18fc      	adds	r4, r7, r3
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	0018      	movs	r0, r3
 8004016:	f000 f983 	bl	8004320 <ADC_Enable>
 800401a:	0003      	movs	r3, r0
 800401c:	7023      	strb	r3, [r4, #0]
    }

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800401e:	230f      	movs	r3, #15
 8004020:	18fb      	adds	r3, r7, r3
 8004022:	781b      	ldrb	r3, [r3, #0]
 8004024:	2b00      	cmp	r3, #0
 8004026:	d120      	bne.n	800406a <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800402c:	4a12      	ldr	r2, [pc, #72]	@ (8004078 <HAL_ADC_Start+0xa4>)
 800402e:	4013      	ands	r3, r2
 8004030:	2280      	movs	r2, #128	@ 0x80
 8004032:	0052      	lsls	r2, r2, #1
 8004034:	431a      	orrs	r2, r3
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2200      	movs	r2, #0
 800403e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2250      	movs	r2, #80	@ 0x50
 8004044:	2100      	movs	r1, #0
 8004046:	5499      	strb	r1, [r3, r2]

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	221c      	movs	r2, #28
 800404e:	601a      	str	r2, [r3, #0]

      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	689a      	ldr	r2, [r3, #8]
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2104      	movs	r1, #4
 800405c:	430a      	orrs	r2, r1
 800405e:	609a      	str	r2, [r3, #8]
 8004060:	e003      	b.n	800406a <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004062:	230f      	movs	r3, #15
 8004064:	18fb      	adds	r3, r7, r3
 8004066:	2202      	movs	r2, #2
 8004068:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 800406a:	230f      	movs	r3, #15
 800406c:	18fb      	adds	r3, r7, r3
 800406e:	781b      	ldrb	r3, [r3, #0]
}
 8004070:	0018      	movs	r0, r3
 8004072:	46bd      	mov	sp, r7
 8004074:	b005      	add	sp, #20
 8004076:	bd90      	pop	{r4, r7, pc}
 8004078:	fffff0fe 	.word	0xfffff0fe

0800407c <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
 8004084:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8004086:	2300      	movs	r3, #0
 8004088:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 800408a:	2300      	movs	r3, #0
 800408c:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	695b      	ldr	r3, [r3, #20]
 8004092:	2b08      	cmp	r3, #8
 8004094:	d102      	bne.n	800409c <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8004096:	2308      	movs	r3, #8
 8004098:	60fb      	str	r3, [r7, #12]
 800409a:	e014      	b.n	80040c6 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	68db      	ldr	r3, [r3, #12]
 80040a2:	2201      	movs	r2, #1
 80040a4:	4013      	ands	r3, r2
 80040a6:	2b01      	cmp	r3, #1
 80040a8:	d10b      	bne.n	80040c2 <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040ae:	2220      	movs	r2, #32
 80040b0:	431a      	orrs	r2, r3
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	2250      	movs	r2, #80	@ 0x50
 80040ba:	2100      	movs	r1, #0
 80040bc:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e072      	b.n	80041a8 <HAL_ADC_PollForConversion+0x12c>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80040c2:	230c      	movs	r3, #12
 80040c4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80040c6:	f7ff fde3 	bl	8003c90 <HAL_GetTick>
 80040ca:	0003      	movs	r3, r0
 80040cc:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80040ce:	e01f      	b.n	8004110 <HAL_ADC_PollForConversion+0x94>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80040d0:	683b      	ldr	r3, [r7, #0]
 80040d2:	3301      	adds	r3, #1
 80040d4:	d01c      	beq.n	8004110 <HAL_ADC_PollForConversion+0x94>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80040d6:	683b      	ldr	r3, [r7, #0]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d007      	beq.n	80040ec <HAL_ADC_PollForConversion+0x70>
 80040dc:	f7ff fdd8 	bl	8003c90 <HAL_GetTick>
 80040e0:	0002      	movs	r2, r0
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	1ad3      	subs	r3, r2, r3
 80040e6:	683a      	ldr	r2, [r7, #0]
 80040e8:	429a      	cmp	r2, r3
 80040ea:	d211      	bcs.n	8004110 <HAL_ADC_PollForConversion+0x94>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	68fa      	ldr	r2, [r7, #12]
 80040f4:	4013      	ands	r3, r2
 80040f6:	d10b      	bne.n	8004110 <HAL_ADC_PollForConversion+0x94>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040fc:	2204      	movs	r2, #4
 80040fe:	431a      	orrs	r2, r3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2250      	movs	r2, #80	@ 0x50
 8004108:	2100      	movs	r1, #0
 800410a:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e04b      	b.n	80041a8 <HAL_ADC_PollForConversion+0x12c>
  while (HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68fa      	ldr	r2, [r7, #12]
 8004118:	4013      	ands	r3, r2
 800411a:	d0d9      	beq.n	80040d0 <HAL_ADC_PollForConversion+0x54>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004120:	2280      	movs	r2, #128	@ 0x80
 8004122:	0092      	lsls	r2, r2, #2
 8004124:	431a      	orrs	r2, r3
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68da      	ldr	r2, [r3, #12]
 8004130:	23c0      	movs	r3, #192	@ 0xc0
 8004132:	011b      	lsls	r3, r3, #4
 8004134:	4013      	ands	r3, r2
 8004136:	d12e      	bne.n	8004196 <HAL_ADC_PollForConversion+0x11a>
      (hadc->Init.ContinuousConvMode == DISABLE))
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2220      	movs	r2, #32
 800413c:	5c9b      	ldrb	r3, [r3, r2]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800413e:	2b00      	cmp	r3, #0
 8004140:	d129      	bne.n	8004196 <HAL_ADC_PollForConversion+0x11a>
  {
    /* If End of Sequence is reached, disable interrupts */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	2208      	movs	r2, #8
 800414a:	4013      	ands	r3, r2
 800414c:	2b08      	cmp	r3, #8
 800414e:	d122      	bne.n	8004196 <HAL_ADC_PollForConversion+0x11a>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	2204      	movs	r2, #4
 8004158:	4013      	ands	r3, r2
 800415a:	d110      	bne.n	800417e <HAL_ADC_PollForConversion+0x102>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	685a      	ldr	r2, [r3, #4]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	210c      	movs	r1, #12
 8004168:	438a      	bics	r2, r1
 800416a:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004170:	4a0f      	ldr	r2, [pc, #60]	@ (80041b0 <HAL_ADC_PollForConversion+0x134>)
 8004172:	4013      	ands	r3, r2
 8004174:	2201      	movs	r2, #1
 8004176:	431a      	orrs	r2, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	655a      	str	r2, [r3, #84]	@ 0x54
 800417c:	e00b      	b.n	8004196 <HAL_ADC_PollForConversion+0x11a>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004182:	2220      	movs	r2, #32
 8004184:	431a      	orrs	r2, r3
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800418e:	2201      	movs	r2, #1
 8004190:	431a      	orrs	r2, r3
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	699b      	ldr	r3, [r3, #24]
 800419a:	2b00      	cmp	r3, #0
 800419c:	d103      	bne.n	80041a6 <HAL_ADC_PollForConversion+0x12a>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	220c      	movs	r2, #12
 80041a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041a6:	2300      	movs	r3, #0
}
 80041a8:	0018      	movs	r0, r3
 80041aa:	46bd      	mov	sp, r7
 80041ac:	b004      	add	sp, #16
 80041ae:	bd80      	pop	{r7, pc}
 80041b0:	fffffefe 	.word	0xfffffefe

080041b4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80041c2:	0018      	movs	r0, r3
 80041c4:	46bd      	mov	sp, r7
 80041c6:	b002      	add	sp, #8
 80041c8:	bd80      	pop	{r7, pc}
	...

080041cc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80041cc:	b580      	push	{r7, lr}
 80041ce:	b082      	sub	sp, #8
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2250      	movs	r2, #80	@ 0x50
 80041da:	5c9b      	ldrb	r3, [r3, r2]
 80041dc:	2b01      	cmp	r3, #1
 80041de:	d101      	bne.n	80041e4 <HAL_ADC_ConfigChannel+0x18>
 80041e0:	2302      	movs	r3, #2
 80041e2:	e085      	b.n	80042f0 <HAL_ADC_ConfigChannel+0x124>
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2250      	movs	r2, #80	@ 0x50
 80041e8:	2101      	movs	r1, #1
 80041ea:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	2204      	movs	r2, #4
 80041f4:	4013      	ands	r3, r2
 80041f6:	d00b      	beq.n	8004210 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041fc:	2220      	movs	r2, #32
 80041fe:	431a      	orrs	r2, r3
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2250      	movs	r2, #80	@ 0x50
 8004208:	2100      	movs	r1, #0
 800420a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800420c:	2301      	movs	r3, #1
 800420e:	e06f      	b.n	80042f0 <HAL_ADC_ConfigChannel+0x124>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 8004210:	683b      	ldr	r3, [r7, #0]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	4a38      	ldr	r2, [pc, #224]	@ (80042f8 <HAL_ADC_ConfigChannel+0x12c>)
 8004216:	4293      	cmp	r3, r2
 8004218:	d035      	beq.n	8004286 <HAL_ADC_ConfigChannel+0xba>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	035b      	lsls	r3, r3, #13
 8004226:	0b5a      	lsrs	r2, r3, #13
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	430a      	orrs	r2, r1
 800422e:	629a      	str	r2, [r3, #40]	@ 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	681a      	ldr	r2, [r3, #0]
 8004234:	2380      	movs	r3, #128	@ 0x80
 8004236:	02db      	lsls	r3, r3, #11
 8004238:	4013      	ands	r3, r2
 800423a:	d009      	beq.n	8004250 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 800423c:	4b2f      	ldr	r3, [pc, #188]	@ (80042fc <HAL_ADC_ConfigChannel+0x130>)
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	4b2e      	ldr	r3, [pc, #184]	@ (80042fc <HAL_ADC_ConfigChannel+0x130>)
 8004242:	2180      	movs	r1, #128	@ 0x80
 8004244:	0409      	lsls	r1, r1, #16
 8004246:	430a      	orrs	r2, r1
 8004248:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 800424a:	200a      	movs	r0, #10
 800424c:	f000 f8d0 	bl	80043f0 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	681a      	ldr	r2, [r3, #0]
 8004254:	2380      	movs	r3, #128	@ 0x80
 8004256:	029b      	lsls	r3, r3, #10
 8004258:	4013      	ands	r3, r2
 800425a:	d006      	beq.n	800426a <HAL_ADC_ConfigChannel+0x9e>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 800425c:	4b27      	ldr	r3, [pc, #156]	@ (80042fc <HAL_ADC_ConfigChannel+0x130>)
 800425e:	681a      	ldr	r2, [r3, #0]
 8004260:	4b26      	ldr	r3, [pc, #152]	@ (80042fc <HAL_ADC_ConfigChannel+0x130>)
 8004262:	2180      	movs	r1, #128	@ 0x80
 8004264:	03c9      	lsls	r1, r1, #15
 8004266:	430a      	orrs	r2, r1
 8004268:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	681a      	ldr	r2, [r3, #0]
 800426e:	2380      	movs	r3, #128	@ 0x80
 8004270:	025b      	lsls	r3, r3, #9
 8004272:	4013      	ands	r3, r2
 8004274:	d037      	beq.n	80042e6 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR |= ADC_CCR_VLCDEN;
 8004276:	4b21      	ldr	r3, [pc, #132]	@ (80042fc <HAL_ADC_ConfigChannel+0x130>)
 8004278:	681a      	ldr	r2, [r3, #0]
 800427a:	4b20      	ldr	r3, [pc, #128]	@ (80042fc <HAL_ADC_ConfigChannel+0x130>)
 800427c:	2180      	movs	r1, #128	@ 0x80
 800427e:	0449      	lsls	r1, r1, #17
 8004280:	430a      	orrs	r2, r1
 8004282:	601a      	str	r2, [r3, #0]
 8004284:	e02f      	b.n	80042e6 <HAL_ADC_ConfigChannel+0x11a>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	035b      	lsls	r3, r3, #13
 8004292:	0b5b      	lsrs	r3, r3, #13
 8004294:	43d9      	mvns	r1, r3
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	400a      	ands	r2, r1
 800429c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800429e:	683b      	ldr	r3, [r7, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	2380      	movs	r3, #128	@ 0x80
 80042a4:	02db      	lsls	r3, r3, #11
 80042a6:	4013      	ands	r3, r2
 80042a8:	d005      	beq.n	80042b6 <HAL_ADC_ConfigChannel+0xea>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 80042aa:	4b14      	ldr	r3, [pc, #80]	@ (80042fc <HAL_ADC_ConfigChannel+0x130>)
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	4b13      	ldr	r3, [pc, #76]	@ (80042fc <HAL_ADC_ConfigChannel+0x130>)
 80042b0:	4913      	ldr	r1, [pc, #76]	@ (8004300 <HAL_ADC_ConfigChannel+0x134>)
 80042b2:	400a      	ands	r2, r1
 80042b4:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80042b6:	683b      	ldr	r3, [r7, #0]
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	2380      	movs	r3, #128	@ 0x80
 80042bc:	029b      	lsls	r3, r3, #10
 80042be:	4013      	ands	r3, r2
 80042c0:	d005      	beq.n	80042ce <HAL_ADC_ConfigChannel+0x102>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 80042c2:	4b0e      	ldr	r3, [pc, #56]	@ (80042fc <HAL_ADC_ConfigChannel+0x130>)
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	4b0d      	ldr	r3, [pc, #52]	@ (80042fc <HAL_ADC_ConfigChannel+0x130>)
 80042c8:	490e      	ldr	r1, [pc, #56]	@ (8004304 <HAL_ADC_ConfigChannel+0x138>)
 80042ca:	400a      	ands	r2, r1
 80042cc:	601a      	str	r2, [r3, #0]
    }

#if defined (STM32L053xx) || defined (STM32L063xx) || defined (STM32L073xx) || defined (STM32L083xx)
    /* If Vlcd channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	2380      	movs	r3, #128	@ 0x80
 80042d4:	025b      	lsls	r3, r3, #9
 80042d6:	4013      	ands	r3, r2
 80042d8:	d005      	beq.n	80042e6 <HAL_ADC_ConfigChannel+0x11a>
    {
      ADC->CCR &= ~ADC_CCR_VLCDEN;
 80042da:	4b08      	ldr	r3, [pc, #32]	@ (80042fc <HAL_ADC_ConfigChannel+0x130>)
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	4b07      	ldr	r3, [pc, #28]	@ (80042fc <HAL_ADC_ConfigChannel+0x130>)
 80042e0:	4909      	ldr	r1, [pc, #36]	@ (8004308 <HAL_ADC_ConfigChannel+0x13c>)
 80042e2:	400a      	ands	r2, r1
 80042e4:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2250      	movs	r2, #80	@ 0x50
 80042ea:	2100      	movs	r1, #0
 80042ec:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80042ee:	2300      	movs	r3, #0
}
 80042f0:	0018      	movs	r0, r3
 80042f2:	46bd      	mov	sp, r7
 80042f4:	b002      	add	sp, #8
 80042f6:	bd80      	pop	{r7, pc}
 80042f8:	00001001 	.word	0x00001001
 80042fc:	40012708 	.word	0x40012708
 8004300:	ff7fffff 	.word	0xff7fffff
 8004304:	ffbfffff 	.word	0xffbfffff
 8004308:	feffffff 	.word	0xfeffffff

0800430c <HAL_ADC_GetState>:
  *           " if (HAL_IS_BIT_SET(HAL_ADC_GetState(hadc1), HAL_ADC_STATE_AWD1)    ) "
  * @param  hadc ADC handle
  * @retval ADC handle state (bitfield on 32 bits)
  */
uint32_t HAL_ADC_GetState(ADC_HandleTypeDef *hadc)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	b082      	sub	sp, #8
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Return ADC handle state */
  return hadc->State;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004318:	0018      	movs	r0, r3
 800431a:	46bd      	mov	sp, r7
 800431c:	b002      	add	sp, #8
 800431e:	bd80      	pop	{r7, pc}

08004320 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	b084      	sub	sp, #16
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004328:	2300      	movs	r3, #0
 800432a:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	2203      	movs	r2, #3
 8004334:	4013      	ands	r3, r2
 8004336:	2b01      	cmp	r3, #1
 8004338:	d108      	bne.n	800434c <ADC_Enable+0x2c>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2201      	movs	r2, #1
 8004342:	4013      	ands	r3, r2
 8004344:	2b01      	cmp	r3, #1
 8004346:	d101      	bne.n	800434c <ADC_Enable+0x2c>
 8004348:	2301      	movs	r3, #1
 800434a:	e000      	b.n	800434e <ADC_Enable+0x2e>
 800434c:	2300      	movs	r3, #0
 800434e:	2b00      	cmp	r3, #0
 8004350:	d146      	bne.n	80043e0 <ADC_Enable+0xc0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	689b      	ldr	r3, [r3, #8]
 8004358:	4a24      	ldr	r2, [pc, #144]	@ (80043ec <ADC_Enable+0xcc>)
 800435a:	4013      	ands	r3, r2
 800435c:	d00d      	beq.n	800437a <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004362:	2210      	movs	r2, #16
 8004364:	431a      	orrs	r2, r3
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800436e:	2201      	movs	r2, #1
 8004370:	431a      	orrs	r2, r3
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e033      	b.n	80043e2 <ADC_Enable+0xc2>
    }

    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	689a      	ldr	r2, [r3, #8]
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	2101      	movs	r1, #1
 8004386:	430a      	orrs	r2, r1
 8004388:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 800438a:	2001      	movs	r0, #1
 800438c:	f000 f830 	bl	80043f0 <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 8004390:	f7ff fc7e 	bl	8003c90 <HAL_GetTick>
 8004394:	0003      	movs	r3, r0
 8004396:	60fb      	str	r3, [r7, #12]

    /* Wait for ADC effectively enabled */
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8004398:	e01b      	b.n	80043d2 <ADC_Enable+0xb2>
    {
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800439a:	f7ff fc79 	bl	8003c90 <HAL_GetTick>
 800439e:	0002      	movs	r2, r0
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	1ad3      	subs	r3, r2, r3
 80043a4:	2b0a      	cmp	r3, #10
 80043a6:	d914      	bls.n	80043d2 <ADC_Enable+0xb2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	2201      	movs	r2, #1
 80043b0:	4013      	ands	r3, r2
 80043b2:	2b01      	cmp	r3, #1
 80043b4:	d00d      	beq.n	80043d2 <ADC_Enable+0xb2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043ba:	2210      	movs	r2, #16
 80043bc:	431a      	orrs	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043c6:	2201      	movs	r2, #1
 80043c8:	431a      	orrs	r2, r3
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e007      	b.n	80043e2 <ADC_Enable+0xc2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2201      	movs	r2, #1
 80043da:	4013      	ands	r3, r2
 80043dc:	2b01      	cmp	r3, #1
 80043de:	d1dc      	bne.n	800439a <ADC_Enable+0x7a>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80043e0:	2300      	movs	r3, #0
}
 80043e2:	0018      	movs	r0, r3
 80043e4:	46bd      	mov	sp, r7
 80043e6:	b004      	add	sp, #16
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	46c0      	nop			@ (mov r8, r8)
 80043ec:	80000017 	.word	0x80000017

080043f0 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80043f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004428 <ADC_DelayMicroSecond+0x38>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	490b      	ldr	r1, [pc, #44]	@ (800442c <ADC_DelayMicroSecond+0x3c>)
 80043fe:	0018      	movs	r0, r3
 8004400:	f7fb fe9e 	bl	8000140 <__udivsi3>
 8004404:	0003      	movs	r3, r0
 8004406:	001a      	movs	r2, r3
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	4353      	muls	r3, r2
 800440c:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 800440e:	e002      	b.n	8004416 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	3b01      	subs	r3, #1
 8004414:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d1f9      	bne.n	8004410 <ADC_DelayMicroSecond+0x20>
  }
}
 800441c:	46c0      	nop			@ (mov r8, r8)
 800441e:	46c0      	nop			@ (mov r8, r8)
 8004420:	46bd      	mov	sp, r7
 8004422:	b004      	add	sp, #16
 8004424:	bd80      	pop	{r7, pc}
 8004426:	46c0      	nop			@ (mov r8, r8)
 8004428:	20000004 	.word	0x20000004
 800442c:	000f4240 	.word	0x000f4240

08004430 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004430:	b590      	push	{r4, r7, lr}
 8004432:	b083      	sub	sp, #12
 8004434:	af00      	add	r7, sp, #0
 8004436:	0002      	movs	r2, r0
 8004438:	6039      	str	r1, [r7, #0]
 800443a:	1dfb      	adds	r3, r7, #7
 800443c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800443e:	1dfb      	adds	r3, r7, #7
 8004440:	781b      	ldrb	r3, [r3, #0]
 8004442:	2b7f      	cmp	r3, #127	@ 0x7f
 8004444:	d828      	bhi.n	8004498 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004446:	4a2f      	ldr	r2, [pc, #188]	@ (8004504 <__NVIC_SetPriority+0xd4>)
 8004448:	1dfb      	adds	r3, r7, #7
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	b25b      	sxtb	r3, r3
 800444e:	089b      	lsrs	r3, r3, #2
 8004450:	33c0      	adds	r3, #192	@ 0xc0
 8004452:	009b      	lsls	r3, r3, #2
 8004454:	589b      	ldr	r3, [r3, r2]
 8004456:	1dfa      	adds	r2, r7, #7
 8004458:	7812      	ldrb	r2, [r2, #0]
 800445a:	0011      	movs	r1, r2
 800445c:	2203      	movs	r2, #3
 800445e:	400a      	ands	r2, r1
 8004460:	00d2      	lsls	r2, r2, #3
 8004462:	21ff      	movs	r1, #255	@ 0xff
 8004464:	4091      	lsls	r1, r2
 8004466:	000a      	movs	r2, r1
 8004468:	43d2      	mvns	r2, r2
 800446a:	401a      	ands	r2, r3
 800446c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	019b      	lsls	r3, r3, #6
 8004472:	22ff      	movs	r2, #255	@ 0xff
 8004474:	401a      	ands	r2, r3
 8004476:	1dfb      	adds	r3, r7, #7
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	0018      	movs	r0, r3
 800447c:	2303      	movs	r3, #3
 800447e:	4003      	ands	r3, r0
 8004480:	00db      	lsls	r3, r3, #3
 8004482:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004484:	481f      	ldr	r0, [pc, #124]	@ (8004504 <__NVIC_SetPriority+0xd4>)
 8004486:	1dfb      	adds	r3, r7, #7
 8004488:	781b      	ldrb	r3, [r3, #0]
 800448a:	b25b      	sxtb	r3, r3
 800448c:	089b      	lsrs	r3, r3, #2
 800448e:	430a      	orrs	r2, r1
 8004490:	33c0      	adds	r3, #192	@ 0xc0
 8004492:	009b      	lsls	r3, r3, #2
 8004494:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004496:	e031      	b.n	80044fc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004498:	4a1b      	ldr	r2, [pc, #108]	@ (8004508 <__NVIC_SetPriority+0xd8>)
 800449a:	1dfb      	adds	r3, r7, #7
 800449c:	781b      	ldrb	r3, [r3, #0]
 800449e:	0019      	movs	r1, r3
 80044a0:	230f      	movs	r3, #15
 80044a2:	400b      	ands	r3, r1
 80044a4:	3b08      	subs	r3, #8
 80044a6:	089b      	lsrs	r3, r3, #2
 80044a8:	3306      	adds	r3, #6
 80044aa:	009b      	lsls	r3, r3, #2
 80044ac:	18d3      	adds	r3, r2, r3
 80044ae:	3304      	adds	r3, #4
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	1dfa      	adds	r2, r7, #7
 80044b4:	7812      	ldrb	r2, [r2, #0]
 80044b6:	0011      	movs	r1, r2
 80044b8:	2203      	movs	r2, #3
 80044ba:	400a      	ands	r2, r1
 80044bc:	00d2      	lsls	r2, r2, #3
 80044be:	21ff      	movs	r1, #255	@ 0xff
 80044c0:	4091      	lsls	r1, r2
 80044c2:	000a      	movs	r2, r1
 80044c4:	43d2      	mvns	r2, r2
 80044c6:	401a      	ands	r2, r3
 80044c8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	019b      	lsls	r3, r3, #6
 80044ce:	22ff      	movs	r2, #255	@ 0xff
 80044d0:	401a      	ands	r2, r3
 80044d2:	1dfb      	adds	r3, r7, #7
 80044d4:	781b      	ldrb	r3, [r3, #0]
 80044d6:	0018      	movs	r0, r3
 80044d8:	2303      	movs	r3, #3
 80044da:	4003      	ands	r3, r0
 80044dc:	00db      	lsls	r3, r3, #3
 80044de:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80044e0:	4809      	ldr	r0, [pc, #36]	@ (8004508 <__NVIC_SetPriority+0xd8>)
 80044e2:	1dfb      	adds	r3, r7, #7
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	001c      	movs	r4, r3
 80044e8:	230f      	movs	r3, #15
 80044ea:	4023      	ands	r3, r4
 80044ec:	3b08      	subs	r3, #8
 80044ee:	089b      	lsrs	r3, r3, #2
 80044f0:	430a      	orrs	r2, r1
 80044f2:	3306      	adds	r3, #6
 80044f4:	009b      	lsls	r3, r3, #2
 80044f6:	18c3      	adds	r3, r0, r3
 80044f8:	3304      	adds	r3, #4
 80044fa:	601a      	str	r2, [r3, #0]
}
 80044fc:	46c0      	nop			@ (mov r8, r8)
 80044fe:	46bd      	mov	sp, r7
 8004500:	b003      	add	sp, #12
 8004502:	bd90      	pop	{r4, r7, pc}
 8004504:	e000e100 	.word	0xe000e100
 8004508:	e000ed00 	.word	0xe000ed00

0800450c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b082      	sub	sp, #8
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	1e5a      	subs	r2, r3, #1
 8004518:	2380      	movs	r3, #128	@ 0x80
 800451a:	045b      	lsls	r3, r3, #17
 800451c:	429a      	cmp	r2, r3
 800451e:	d301      	bcc.n	8004524 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004520:	2301      	movs	r3, #1
 8004522:	e010      	b.n	8004546 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004524:	4b0a      	ldr	r3, [pc, #40]	@ (8004550 <SysTick_Config+0x44>)
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	3a01      	subs	r2, #1
 800452a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800452c:	2301      	movs	r3, #1
 800452e:	425b      	negs	r3, r3
 8004530:	2103      	movs	r1, #3
 8004532:	0018      	movs	r0, r3
 8004534:	f7ff ff7c 	bl	8004430 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004538:	4b05      	ldr	r3, [pc, #20]	@ (8004550 <SysTick_Config+0x44>)
 800453a:	2200      	movs	r2, #0
 800453c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800453e:	4b04      	ldr	r3, [pc, #16]	@ (8004550 <SysTick_Config+0x44>)
 8004540:	2207      	movs	r2, #7
 8004542:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004544:	2300      	movs	r3, #0
}
 8004546:	0018      	movs	r0, r3
 8004548:	46bd      	mov	sp, r7
 800454a:	b002      	add	sp, #8
 800454c:	bd80      	pop	{r7, pc}
 800454e:	46c0      	nop			@ (mov r8, r8)
 8004550:	e000e010 	.word	0xe000e010

08004554 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004554:	b580      	push	{r7, lr}
 8004556:	b084      	sub	sp, #16
 8004558:	af00      	add	r7, sp, #0
 800455a:	60b9      	str	r1, [r7, #8]
 800455c:	607a      	str	r2, [r7, #4]
 800455e:	210f      	movs	r1, #15
 8004560:	187b      	adds	r3, r7, r1
 8004562:	1c02      	adds	r2, r0, #0
 8004564:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8004566:	68ba      	ldr	r2, [r7, #8]
 8004568:	187b      	adds	r3, r7, r1
 800456a:	781b      	ldrb	r3, [r3, #0]
 800456c:	b25b      	sxtb	r3, r3
 800456e:	0011      	movs	r1, r2
 8004570:	0018      	movs	r0, r3
 8004572:	f7ff ff5d 	bl	8004430 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 8004576:	46c0      	nop			@ (mov r8, r8)
 8004578:	46bd      	mov	sp, r7
 800457a:	b004      	add	sp, #16
 800457c:	bd80      	pop	{r7, pc}

0800457e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800457e:	b580      	push	{r7, lr}
 8004580:	b082      	sub	sp, #8
 8004582:	af00      	add	r7, sp, #0
 8004584:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	0018      	movs	r0, r3
 800458a:	f7ff ffbf 	bl	800450c <SysTick_Config>
 800458e:	0003      	movs	r3, r0
}
 8004590:	0018      	movs	r0, r3
 8004592:	46bd      	mov	sp, r7
 8004594:	b002      	add	sp, #8
 8004596:	bd80      	pop	{r7, pc}

08004598 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b086      	sub	sp, #24
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
 80045a0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80045a2:	2300      	movs	r3, #0
 80045a4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80045a6:	2300      	movs	r3, #0
 80045a8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 80045aa:	2300      	movs	r3, #0
 80045ac:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80045ae:	e155      	b.n	800485c <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2101      	movs	r1, #1
 80045b6:	697a      	ldr	r2, [r7, #20]
 80045b8:	4091      	lsls	r1, r2
 80045ba:	000a      	movs	r2, r1
 80045bc:	4013      	ands	r3, r2
 80045be:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d100      	bne.n	80045c8 <HAL_GPIO_Init+0x30>
 80045c6:	e146      	b.n	8004856 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80045c8:	683b      	ldr	r3, [r7, #0]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	2203      	movs	r2, #3
 80045ce:	4013      	ands	r3, r2
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d005      	beq.n	80045e0 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80045d4:	683b      	ldr	r3, [r7, #0]
 80045d6:	685b      	ldr	r3, [r3, #4]
 80045d8:	2203      	movs	r2, #3
 80045da:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80045dc:	2b02      	cmp	r3, #2
 80045de:	d130      	bne.n	8004642 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80045e6:	697b      	ldr	r3, [r7, #20]
 80045e8:	005b      	lsls	r3, r3, #1
 80045ea:	2203      	movs	r2, #3
 80045ec:	409a      	lsls	r2, r3
 80045ee:	0013      	movs	r3, r2
 80045f0:	43da      	mvns	r2, r3
 80045f2:	693b      	ldr	r3, [r7, #16]
 80045f4:	4013      	ands	r3, r2
 80045f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	68da      	ldr	r2, [r3, #12]
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	005b      	lsls	r3, r3, #1
 8004600:	409a      	lsls	r2, r3
 8004602:	0013      	movs	r3, r2
 8004604:	693a      	ldr	r2, [r7, #16]
 8004606:	4313      	orrs	r3, r2
 8004608:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	693a      	ldr	r2, [r7, #16]
 800460e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	685b      	ldr	r3, [r3, #4]
 8004614:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004616:	2201      	movs	r2, #1
 8004618:	697b      	ldr	r3, [r7, #20]
 800461a:	409a      	lsls	r2, r3
 800461c:	0013      	movs	r3, r2
 800461e:	43da      	mvns	r2, r3
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	4013      	ands	r3, r2
 8004624:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	685b      	ldr	r3, [r3, #4]
 800462a:	091b      	lsrs	r3, r3, #4
 800462c:	2201      	movs	r2, #1
 800462e:	401a      	ands	r2, r3
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	409a      	lsls	r2, r3
 8004634:	0013      	movs	r3, r2
 8004636:	693a      	ldr	r2, [r7, #16]
 8004638:	4313      	orrs	r3, r2
 800463a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	693a      	ldr	r2, [r7, #16]
 8004640:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	2203      	movs	r2, #3
 8004648:	4013      	ands	r3, r2
 800464a:	2b03      	cmp	r3, #3
 800464c:	d017      	beq.n	800467e <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	68db      	ldr	r3, [r3, #12]
 8004652:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	005b      	lsls	r3, r3, #1
 8004658:	2203      	movs	r2, #3
 800465a:	409a      	lsls	r2, r3
 800465c:	0013      	movs	r3, r2
 800465e:	43da      	mvns	r2, r3
 8004660:	693b      	ldr	r3, [r7, #16]
 8004662:	4013      	ands	r3, r2
 8004664:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	689a      	ldr	r2, [r3, #8]
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	005b      	lsls	r3, r3, #1
 800466e:	409a      	lsls	r2, r3
 8004670:	0013      	movs	r3, r2
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	4313      	orrs	r3, r2
 8004676:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	693a      	ldr	r2, [r7, #16]
 800467c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	2203      	movs	r2, #3
 8004684:	4013      	ands	r3, r2
 8004686:	2b02      	cmp	r3, #2
 8004688:	d123      	bne.n	80046d2 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	08da      	lsrs	r2, r3, #3
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	3208      	adds	r2, #8
 8004692:	0092      	lsls	r2, r2, #2
 8004694:	58d3      	ldr	r3, [r2, r3]
 8004696:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	2207      	movs	r2, #7
 800469c:	4013      	ands	r3, r2
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	220f      	movs	r2, #15
 80046a2:	409a      	lsls	r2, r3
 80046a4:	0013      	movs	r3, r2
 80046a6:	43da      	mvns	r2, r3
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	4013      	ands	r3, r2
 80046ac:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	691a      	ldr	r2, [r3, #16]
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	2107      	movs	r1, #7
 80046b6:	400b      	ands	r3, r1
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	409a      	lsls	r2, r3
 80046bc:	0013      	movs	r3, r2
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	4313      	orrs	r3, r2
 80046c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80046c4:	697b      	ldr	r3, [r7, #20]
 80046c6:	08da      	lsrs	r2, r3, #3
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	3208      	adds	r2, #8
 80046cc:	0092      	lsls	r2, r2, #2
 80046ce:	6939      	ldr	r1, [r7, #16]
 80046d0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80046d8:	697b      	ldr	r3, [r7, #20]
 80046da:	005b      	lsls	r3, r3, #1
 80046dc:	2203      	movs	r2, #3
 80046de:	409a      	lsls	r2, r3
 80046e0:	0013      	movs	r3, r2
 80046e2:	43da      	mvns	r2, r3
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	4013      	ands	r3, r2
 80046e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	2203      	movs	r2, #3
 80046f0:	401a      	ands	r2, r3
 80046f2:	697b      	ldr	r3, [r7, #20]
 80046f4:	005b      	lsls	r3, r3, #1
 80046f6:	409a      	lsls	r2, r3
 80046f8:	0013      	movs	r3, r2
 80046fa:	693a      	ldr	r2, [r7, #16]
 80046fc:	4313      	orrs	r3, r2
 80046fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	693a      	ldr	r2, [r7, #16]
 8004704:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004706:	683b      	ldr	r3, [r7, #0]
 8004708:	685a      	ldr	r2, [r3, #4]
 800470a:	23c0      	movs	r3, #192	@ 0xc0
 800470c:	029b      	lsls	r3, r3, #10
 800470e:	4013      	ands	r3, r2
 8004710:	d100      	bne.n	8004714 <HAL_GPIO_Init+0x17c>
 8004712:	e0a0      	b.n	8004856 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004714:	4b57      	ldr	r3, [pc, #348]	@ (8004874 <HAL_GPIO_Init+0x2dc>)
 8004716:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004718:	4b56      	ldr	r3, [pc, #344]	@ (8004874 <HAL_GPIO_Init+0x2dc>)
 800471a:	2101      	movs	r1, #1
 800471c:	430a      	orrs	r2, r1
 800471e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8004720:	4a55      	ldr	r2, [pc, #340]	@ (8004878 <HAL_GPIO_Init+0x2e0>)
 8004722:	697b      	ldr	r3, [r7, #20]
 8004724:	089b      	lsrs	r3, r3, #2
 8004726:	3302      	adds	r3, #2
 8004728:	009b      	lsls	r3, r3, #2
 800472a:	589b      	ldr	r3, [r3, r2]
 800472c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	2203      	movs	r2, #3
 8004732:	4013      	ands	r3, r2
 8004734:	009b      	lsls	r3, r3, #2
 8004736:	220f      	movs	r2, #15
 8004738:	409a      	lsls	r2, r3
 800473a:	0013      	movs	r3, r2
 800473c:	43da      	mvns	r2, r3
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	4013      	ands	r3, r2
 8004742:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	23a0      	movs	r3, #160	@ 0xa0
 8004748:	05db      	lsls	r3, r3, #23
 800474a:	429a      	cmp	r2, r3
 800474c:	d01f      	beq.n	800478e <HAL_GPIO_Init+0x1f6>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	4a4a      	ldr	r2, [pc, #296]	@ (800487c <HAL_GPIO_Init+0x2e4>)
 8004752:	4293      	cmp	r3, r2
 8004754:	d019      	beq.n	800478a <HAL_GPIO_Init+0x1f2>
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	4a49      	ldr	r2, [pc, #292]	@ (8004880 <HAL_GPIO_Init+0x2e8>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d013      	beq.n	8004786 <HAL_GPIO_Init+0x1ee>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	4a48      	ldr	r2, [pc, #288]	@ (8004884 <HAL_GPIO_Init+0x2ec>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d00d      	beq.n	8004782 <HAL_GPIO_Init+0x1ea>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	4a47      	ldr	r2, [pc, #284]	@ (8004888 <HAL_GPIO_Init+0x2f0>)
 800476a:	4293      	cmp	r3, r2
 800476c:	d007      	beq.n	800477e <HAL_GPIO_Init+0x1e6>
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	4a46      	ldr	r2, [pc, #280]	@ (800488c <HAL_GPIO_Init+0x2f4>)
 8004772:	4293      	cmp	r3, r2
 8004774:	d101      	bne.n	800477a <HAL_GPIO_Init+0x1e2>
 8004776:	2305      	movs	r3, #5
 8004778:	e00a      	b.n	8004790 <HAL_GPIO_Init+0x1f8>
 800477a:	2306      	movs	r3, #6
 800477c:	e008      	b.n	8004790 <HAL_GPIO_Init+0x1f8>
 800477e:	2304      	movs	r3, #4
 8004780:	e006      	b.n	8004790 <HAL_GPIO_Init+0x1f8>
 8004782:	2303      	movs	r3, #3
 8004784:	e004      	b.n	8004790 <HAL_GPIO_Init+0x1f8>
 8004786:	2302      	movs	r3, #2
 8004788:	e002      	b.n	8004790 <HAL_GPIO_Init+0x1f8>
 800478a:	2301      	movs	r3, #1
 800478c:	e000      	b.n	8004790 <HAL_GPIO_Init+0x1f8>
 800478e:	2300      	movs	r3, #0
 8004790:	697a      	ldr	r2, [r7, #20]
 8004792:	2103      	movs	r1, #3
 8004794:	400a      	ands	r2, r1
 8004796:	0092      	lsls	r2, r2, #2
 8004798:	4093      	lsls	r3, r2
 800479a:	693a      	ldr	r2, [r7, #16]
 800479c:	4313      	orrs	r3, r2
 800479e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80047a0:	4935      	ldr	r1, [pc, #212]	@ (8004878 <HAL_GPIO_Init+0x2e0>)
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	089b      	lsrs	r3, r3, #2
 80047a6:	3302      	adds	r3, #2
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	693a      	ldr	r2, [r7, #16]
 80047ac:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80047ae:	4b38      	ldr	r3, [pc, #224]	@ (8004890 <HAL_GPIO_Init+0x2f8>)
 80047b0:	689b      	ldr	r3, [r3, #8]
 80047b2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	43da      	mvns	r2, r3
 80047b8:	693b      	ldr	r3, [r7, #16]
 80047ba:	4013      	ands	r3, r2
 80047bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	685a      	ldr	r2, [r3, #4]
 80047c2:	2380      	movs	r3, #128	@ 0x80
 80047c4:	035b      	lsls	r3, r3, #13
 80047c6:	4013      	ands	r3, r2
 80047c8:	d003      	beq.n	80047d2 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 80047ca:	693a      	ldr	r2, [r7, #16]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80047d2:	4b2f      	ldr	r3, [pc, #188]	@ (8004890 <HAL_GPIO_Init+0x2f8>)
 80047d4:	693a      	ldr	r2, [r7, #16]
 80047d6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80047d8:	4b2d      	ldr	r3, [pc, #180]	@ (8004890 <HAL_GPIO_Init+0x2f8>)
 80047da:	68db      	ldr	r3, [r3, #12]
 80047dc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	43da      	mvns	r2, r3
 80047e2:	693b      	ldr	r3, [r7, #16]
 80047e4:	4013      	ands	r3, r2
 80047e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	685a      	ldr	r2, [r3, #4]
 80047ec:	2380      	movs	r3, #128	@ 0x80
 80047ee:	039b      	lsls	r3, r3, #14
 80047f0:	4013      	ands	r3, r2
 80047f2:	d003      	beq.n	80047fc <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80047f4:	693a      	ldr	r2, [r7, #16]
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	4313      	orrs	r3, r2
 80047fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80047fc:	4b24      	ldr	r3, [pc, #144]	@ (8004890 <HAL_GPIO_Init+0x2f8>)
 80047fe:	693a      	ldr	r2, [r7, #16]
 8004800:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8004802:	4b23      	ldr	r3, [pc, #140]	@ (8004890 <HAL_GPIO_Init+0x2f8>)
 8004804:	685b      	ldr	r3, [r3, #4]
 8004806:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	43da      	mvns	r2, r3
 800480c:	693b      	ldr	r3, [r7, #16]
 800480e:	4013      	ands	r3, r2
 8004810:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	685a      	ldr	r2, [r3, #4]
 8004816:	2380      	movs	r3, #128	@ 0x80
 8004818:	029b      	lsls	r3, r3, #10
 800481a:	4013      	ands	r3, r2
 800481c:	d003      	beq.n	8004826 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800481e:	693a      	ldr	r2, [r7, #16]
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	4313      	orrs	r3, r2
 8004824:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004826:	4b1a      	ldr	r3, [pc, #104]	@ (8004890 <HAL_GPIO_Init+0x2f8>)
 8004828:	693a      	ldr	r2, [r7, #16]
 800482a:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800482c:	4b18      	ldr	r3, [pc, #96]	@ (8004890 <HAL_GPIO_Init+0x2f8>)
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	43da      	mvns	r2, r3
 8004836:	693b      	ldr	r3, [r7, #16]
 8004838:	4013      	ands	r3, r2
 800483a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	685a      	ldr	r2, [r3, #4]
 8004840:	2380      	movs	r3, #128	@ 0x80
 8004842:	025b      	lsls	r3, r3, #9
 8004844:	4013      	ands	r3, r2
 8004846:	d003      	beq.n	8004850 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 8004848:	693a      	ldr	r2, [r7, #16]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	4313      	orrs	r3, r2
 800484e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004850:	4b0f      	ldr	r3, [pc, #60]	@ (8004890 <HAL_GPIO_Init+0x2f8>)
 8004852:	693a      	ldr	r2, [r7, #16]
 8004854:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8004856:	697b      	ldr	r3, [r7, #20]
 8004858:	3301      	adds	r3, #1
 800485a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	681a      	ldr	r2, [r3, #0]
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	40da      	lsrs	r2, r3
 8004864:	1e13      	subs	r3, r2, #0
 8004866:	d000      	beq.n	800486a <HAL_GPIO_Init+0x2d2>
 8004868:	e6a2      	b.n	80045b0 <HAL_GPIO_Init+0x18>
  }
}
 800486a:	46c0      	nop			@ (mov r8, r8)
 800486c:	46c0      	nop			@ (mov r8, r8)
 800486e:	46bd      	mov	sp, r7
 8004870:	b006      	add	sp, #24
 8004872:	bd80      	pop	{r7, pc}
 8004874:	40021000 	.word	0x40021000
 8004878:	40010000 	.word	0x40010000
 800487c:	50000400 	.word	0x50000400
 8004880:	50000800 	.word	0x50000800
 8004884:	50000c00 	.word	0x50000c00
 8004888:	50001000 	.word	0x50001000
 800488c:	50001c00 	.word	0x50001c00
 8004890:	40010400 	.word	0x40010400

08004894 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
 800489c:	0008      	movs	r0, r1
 800489e:	0011      	movs	r1, r2
 80048a0:	1cbb      	adds	r3, r7, #2
 80048a2:	1c02      	adds	r2, r0, #0
 80048a4:	801a      	strh	r2, [r3, #0]
 80048a6:	1c7b      	adds	r3, r7, #1
 80048a8:	1c0a      	adds	r2, r1, #0
 80048aa:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80048ac:	1c7b      	adds	r3, r7, #1
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d004      	beq.n	80048be <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80048b4:	1cbb      	adds	r3, r7, #2
 80048b6:	881a      	ldrh	r2, [r3, #0]
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80048bc:	e003      	b.n	80048c6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80048be:	1cbb      	adds	r3, r7, #2
 80048c0:	881a      	ldrh	r2, [r3, #0]
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80048c6:	46c0      	nop			@ (mov r8, r8)
 80048c8:	46bd      	mov	sp, r7
 80048ca:	b002      	add	sp, #8
 80048cc:	bd80      	pop	{r7, pc}
	...

080048d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048d0:	b5b0      	push	{r4, r5, r7, lr}
 80048d2:	b08a      	sub	sp, #40	@ 0x28
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d102      	bne.n	80048e4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80048de:	2301      	movs	r3, #1
 80048e0:	f000 fbbf 	bl	8005062 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048e4:	4bc9      	ldr	r3, [pc, #804]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	220c      	movs	r2, #12
 80048ea:	4013      	ands	r3, r2
 80048ec:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048ee:	4bc7      	ldr	r3, [pc, #796]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 80048f0:	68da      	ldr	r2, [r3, #12]
 80048f2:	2380      	movs	r3, #128	@ 0x80
 80048f4:	025b      	lsls	r3, r3, #9
 80048f6:	4013      	ands	r3, r2
 80048f8:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	2201      	movs	r2, #1
 8004900:	4013      	ands	r3, r2
 8004902:	d100      	bne.n	8004906 <HAL_RCC_OscConfig+0x36>
 8004904:	e07e      	b.n	8004a04 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004906:	69fb      	ldr	r3, [r7, #28]
 8004908:	2b08      	cmp	r3, #8
 800490a:	d007      	beq.n	800491c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800490c:	69fb      	ldr	r3, [r7, #28]
 800490e:	2b0c      	cmp	r3, #12
 8004910:	d112      	bne.n	8004938 <HAL_RCC_OscConfig+0x68>
 8004912:	69ba      	ldr	r2, [r7, #24]
 8004914:	2380      	movs	r3, #128	@ 0x80
 8004916:	025b      	lsls	r3, r3, #9
 8004918:	429a      	cmp	r2, r3
 800491a:	d10d      	bne.n	8004938 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800491c:	4bbb      	ldr	r3, [pc, #748]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	2380      	movs	r3, #128	@ 0x80
 8004922:	029b      	lsls	r3, r3, #10
 8004924:	4013      	ands	r3, r2
 8004926:	d100      	bne.n	800492a <HAL_RCC_OscConfig+0x5a>
 8004928:	e06b      	b.n	8004a02 <HAL_RCC_OscConfig+0x132>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d167      	bne.n	8004a02 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	f000 fb95 	bl	8005062 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685a      	ldr	r2, [r3, #4]
 800493c:	2380      	movs	r3, #128	@ 0x80
 800493e:	025b      	lsls	r3, r3, #9
 8004940:	429a      	cmp	r2, r3
 8004942:	d107      	bne.n	8004954 <HAL_RCC_OscConfig+0x84>
 8004944:	4bb1      	ldr	r3, [pc, #708]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	4bb0      	ldr	r3, [pc, #704]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 800494a:	2180      	movs	r1, #128	@ 0x80
 800494c:	0249      	lsls	r1, r1, #9
 800494e:	430a      	orrs	r2, r1
 8004950:	601a      	str	r2, [r3, #0]
 8004952:	e027      	b.n	80049a4 <HAL_RCC_OscConfig+0xd4>
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	685a      	ldr	r2, [r3, #4]
 8004958:	23a0      	movs	r3, #160	@ 0xa0
 800495a:	02db      	lsls	r3, r3, #11
 800495c:	429a      	cmp	r2, r3
 800495e:	d10e      	bne.n	800497e <HAL_RCC_OscConfig+0xae>
 8004960:	4baa      	ldr	r3, [pc, #680]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	4ba9      	ldr	r3, [pc, #676]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004966:	2180      	movs	r1, #128	@ 0x80
 8004968:	02c9      	lsls	r1, r1, #11
 800496a:	430a      	orrs	r2, r1
 800496c:	601a      	str	r2, [r3, #0]
 800496e:	4ba7      	ldr	r3, [pc, #668]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	4ba6      	ldr	r3, [pc, #664]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004974:	2180      	movs	r1, #128	@ 0x80
 8004976:	0249      	lsls	r1, r1, #9
 8004978:	430a      	orrs	r2, r1
 800497a:	601a      	str	r2, [r3, #0]
 800497c:	e012      	b.n	80049a4 <HAL_RCC_OscConfig+0xd4>
 800497e:	4ba3      	ldr	r3, [pc, #652]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	4ba2      	ldr	r3, [pc, #648]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004984:	49a2      	ldr	r1, [pc, #648]	@ (8004c10 <HAL_RCC_OscConfig+0x340>)
 8004986:	400a      	ands	r2, r1
 8004988:	601a      	str	r2, [r3, #0]
 800498a:	4ba0      	ldr	r3, [pc, #640]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	2380      	movs	r3, #128	@ 0x80
 8004990:	025b      	lsls	r3, r3, #9
 8004992:	4013      	ands	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	4b9c      	ldr	r3, [pc, #624]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 800499a:	681a      	ldr	r2, [r3, #0]
 800499c:	4b9b      	ldr	r3, [pc, #620]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 800499e:	499d      	ldr	r1, [pc, #628]	@ (8004c14 <HAL_RCC_OscConfig+0x344>)
 80049a0:	400a      	ands	r2, r1
 80049a2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d015      	beq.n	80049d8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049ac:	f7ff f970 	bl	8003c90 <HAL_GetTick>
 80049b0:	0003      	movs	r3, r0
 80049b2:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80049b4:	e009      	b.n	80049ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80049b6:	f7ff f96b 	bl	8003c90 <HAL_GetTick>
 80049ba:	0002      	movs	r2, r0
 80049bc:	697b      	ldr	r3, [r7, #20]
 80049be:	1ad3      	subs	r3, r2, r3
 80049c0:	2b64      	cmp	r3, #100	@ 0x64
 80049c2:	d902      	bls.n	80049ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80049c4:	2303      	movs	r3, #3
 80049c6:	f000 fb4c 	bl	8005062 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80049ca:	4b90      	ldr	r3, [pc, #576]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 80049cc:	681a      	ldr	r2, [r3, #0]
 80049ce:	2380      	movs	r3, #128	@ 0x80
 80049d0:	029b      	lsls	r3, r3, #10
 80049d2:	4013      	ands	r3, r2
 80049d4:	d0ef      	beq.n	80049b6 <HAL_RCC_OscConfig+0xe6>
 80049d6:	e015      	b.n	8004a04 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049d8:	f7ff f95a 	bl	8003c90 <HAL_GetTick>
 80049dc:	0003      	movs	r3, r0
 80049de:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80049e0:	e008      	b.n	80049f4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80049e2:	f7ff f955 	bl	8003c90 <HAL_GetTick>
 80049e6:	0002      	movs	r2, r0
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	2b64      	cmp	r3, #100	@ 0x64
 80049ee:	d901      	bls.n	80049f4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e336      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80049f4:	4b85      	ldr	r3, [pc, #532]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	2380      	movs	r3, #128	@ 0x80
 80049fa:	029b      	lsls	r3, r3, #10
 80049fc:	4013      	ands	r3, r2
 80049fe:	d1f0      	bne.n	80049e2 <HAL_RCC_OscConfig+0x112>
 8004a00:	e000      	b.n	8004a04 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a02:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	2202      	movs	r2, #2
 8004a0a:	4013      	ands	r3, r2
 8004a0c:	d100      	bne.n	8004a10 <HAL_RCC_OscConfig+0x140>
 8004a0e:	e099      	b.n	8004b44 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	68db      	ldr	r3, [r3, #12]
 8004a14:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8004a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a18:	2220      	movs	r2, #32
 8004a1a:	4013      	ands	r3, r2
 8004a1c:	d009      	beq.n	8004a32 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8004a1e:	4b7b      	ldr	r3, [pc, #492]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	4b7a      	ldr	r3, [pc, #488]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004a24:	2120      	movs	r1, #32
 8004a26:	430a      	orrs	r2, r1
 8004a28:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8004a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a2c:	2220      	movs	r2, #32
 8004a2e:	4393      	bics	r3, r2
 8004a30:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004a32:	69fb      	ldr	r3, [r7, #28]
 8004a34:	2b04      	cmp	r3, #4
 8004a36:	d005      	beq.n	8004a44 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004a38:	69fb      	ldr	r3, [r7, #28]
 8004a3a:	2b0c      	cmp	r3, #12
 8004a3c:	d13e      	bne.n	8004abc <HAL_RCC_OscConfig+0x1ec>
 8004a3e:	69bb      	ldr	r3, [r7, #24]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d13b      	bne.n	8004abc <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8004a44:	4b71      	ldr	r3, [pc, #452]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	2204      	movs	r2, #4
 8004a4a:	4013      	ands	r3, r2
 8004a4c:	d004      	beq.n	8004a58 <HAL_RCC_OscConfig+0x188>
 8004a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d101      	bne.n	8004a58 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8004a54:	2301      	movs	r3, #1
 8004a56:	e304      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a58:	4b6c      	ldr	r3, [pc, #432]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004a5a:	685b      	ldr	r3, [r3, #4]
 8004a5c:	4a6e      	ldr	r2, [pc, #440]	@ (8004c18 <HAL_RCC_OscConfig+0x348>)
 8004a5e:	4013      	ands	r3, r2
 8004a60:	0019      	movs	r1, r3
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	691b      	ldr	r3, [r3, #16]
 8004a66:	021a      	lsls	r2, r3, #8
 8004a68:	4b68      	ldr	r3, [pc, #416]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004a6a:	430a      	orrs	r2, r1
 8004a6c:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004a6e:	4b67      	ldr	r3, [pc, #412]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2209      	movs	r2, #9
 8004a74:	4393      	bics	r3, r2
 8004a76:	0019      	movs	r1, r3
 8004a78:	4b64      	ldr	r3, [pc, #400]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004a7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a7c:	430a      	orrs	r2, r1
 8004a7e:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a80:	f000 fc42 	bl	8005308 <HAL_RCC_GetSysClockFreq>
 8004a84:	0001      	movs	r1, r0
 8004a86:	4b61      	ldr	r3, [pc, #388]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004a88:	68db      	ldr	r3, [r3, #12]
 8004a8a:	091b      	lsrs	r3, r3, #4
 8004a8c:	220f      	movs	r2, #15
 8004a8e:	4013      	ands	r3, r2
 8004a90:	4a62      	ldr	r2, [pc, #392]	@ (8004c1c <HAL_RCC_OscConfig+0x34c>)
 8004a92:	5cd3      	ldrb	r3, [r2, r3]
 8004a94:	000a      	movs	r2, r1
 8004a96:	40da      	lsrs	r2, r3
 8004a98:	4b61      	ldr	r3, [pc, #388]	@ (8004c20 <HAL_RCC_OscConfig+0x350>)
 8004a9a:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8004a9c:	4b61      	ldr	r3, [pc, #388]	@ (8004c24 <HAL_RCC_OscConfig+0x354>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	2513      	movs	r5, #19
 8004aa2:	197c      	adds	r4, r7, r5
 8004aa4:	0018      	movs	r0, r3
 8004aa6:	f7ff f8ad 	bl	8003c04 <HAL_InitTick>
 8004aaa:	0003      	movs	r3, r0
 8004aac:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8004aae:	197b      	adds	r3, r7, r5
 8004ab0:	781b      	ldrb	r3, [r3, #0]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d046      	beq.n	8004b44 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8004ab6:	197b      	adds	r3, r7, r5
 8004ab8:	781b      	ldrb	r3, [r3, #0]
 8004aba:	e2d2      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8004abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d027      	beq.n	8004b12 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8004ac2:	4b52      	ldr	r3, [pc, #328]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	2209      	movs	r2, #9
 8004ac8:	4393      	bics	r3, r2
 8004aca:	0019      	movs	r1, r3
 8004acc:	4b4f      	ldr	r3, [pc, #316]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004ace:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ad0:	430a      	orrs	r2, r1
 8004ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ad4:	f7ff f8dc 	bl	8003c90 <HAL_GetTick>
 8004ad8:	0003      	movs	r3, r0
 8004ada:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004adc:	e008      	b.n	8004af0 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004ade:	f7ff f8d7 	bl	8003c90 <HAL_GetTick>
 8004ae2:	0002      	movs	r2, r0
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	1ad3      	subs	r3, r2, r3
 8004ae8:	2b02      	cmp	r3, #2
 8004aea:	d901      	bls.n	8004af0 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8004aec:	2303      	movs	r3, #3
 8004aee:	e2b8      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004af0:	4b46      	ldr	r3, [pc, #280]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	2204      	movs	r2, #4
 8004af6:	4013      	ands	r3, r2
 8004af8:	d0f1      	beq.n	8004ade <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004afa:	4b44      	ldr	r3, [pc, #272]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	4a46      	ldr	r2, [pc, #280]	@ (8004c18 <HAL_RCC_OscConfig+0x348>)
 8004b00:	4013      	ands	r3, r2
 8004b02:	0019      	movs	r1, r3
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	021a      	lsls	r2, r3, #8
 8004b0a:	4b40      	ldr	r3, [pc, #256]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004b0c:	430a      	orrs	r2, r1
 8004b0e:	605a      	str	r2, [r3, #4]
 8004b10:	e018      	b.n	8004b44 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b12:	4b3e      	ldr	r3, [pc, #248]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004b14:	681a      	ldr	r2, [r3, #0]
 8004b16:	4b3d      	ldr	r3, [pc, #244]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004b18:	2101      	movs	r1, #1
 8004b1a:	438a      	bics	r2, r1
 8004b1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b1e:	f7ff f8b7 	bl	8003c90 <HAL_GetTick>
 8004b22:	0003      	movs	r3, r0
 8004b24:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004b26:	e008      	b.n	8004b3a <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b28:	f7ff f8b2 	bl	8003c90 <HAL_GetTick>
 8004b2c:	0002      	movs	r2, r0
 8004b2e:	697b      	ldr	r3, [r7, #20]
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	2b02      	cmp	r3, #2
 8004b34:	d901      	bls.n	8004b3a <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8004b36:	2303      	movs	r3, #3
 8004b38:	e293      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004b3a:	4b34      	ldr	r3, [pc, #208]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	2204      	movs	r2, #4
 8004b40:	4013      	ands	r3, r2
 8004b42:	d1f1      	bne.n	8004b28 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	2210      	movs	r2, #16
 8004b4a:	4013      	ands	r3, r2
 8004b4c:	d100      	bne.n	8004b50 <HAL_RCC_OscConfig+0x280>
 8004b4e:	e0a2      	b.n	8004c96 <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004b50:	69fb      	ldr	r3, [r7, #28]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d140      	bne.n	8004bd8 <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004b56:	4b2d      	ldr	r3, [pc, #180]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004b58:	681a      	ldr	r2, [r3, #0]
 8004b5a:	2380      	movs	r3, #128	@ 0x80
 8004b5c:	009b      	lsls	r3, r3, #2
 8004b5e:	4013      	ands	r3, r2
 8004b60:	d005      	beq.n	8004b6e <HAL_RCC_OscConfig+0x29e>
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	69db      	ldr	r3, [r3, #28]
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d101      	bne.n	8004b6e <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e279      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004b6e:	4b27      	ldr	r3, [pc, #156]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	4a2d      	ldr	r2, [pc, #180]	@ (8004c28 <HAL_RCC_OscConfig+0x358>)
 8004b74:	4013      	ands	r3, r2
 8004b76:	0019      	movs	r1, r3
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004b7c:	4b23      	ldr	r3, [pc, #140]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004b7e:	430a      	orrs	r2, r1
 8004b80:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004b82:	4b22      	ldr	r3, [pc, #136]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	021b      	lsls	r3, r3, #8
 8004b88:	0a19      	lsrs	r1, r3, #8
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6a1b      	ldr	r3, [r3, #32]
 8004b8e:	061a      	lsls	r2, r3, #24
 8004b90:	4b1e      	ldr	r3, [pc, #120]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004b92:	430a      	orrs	r2, r1
 8004b94:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b9a:	0b5b      	lsrs	r3, r3, #13
 8004b9c:	3301      	adds	r3, #1
 8004b9e:	2280      	movs	r2, #128	@ 0x80
 8004ba0:	0212      	lsls	r2, r2, #8
 8004ba2:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8004ba4:	4b19      	ldr	r3, [pc, #100]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	091b      	lsrs	r3, r3, #4
 8004baa:	210f      	movs	r1, #15
 8004bac:	400b      	ands	r3, r1
 8004bae:	491b      	ldr	r1, [pc, #108]	@ (8004c1c <HAL_RCC_OscConfig+0x34c>)
 8004bb0:	5ccb      	ldrb	r3, [r1, r3]
 8004bb2:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8004bb4:	4b1a      	ldr	r3, [pc, #104]	@ (8004c20 <HAL_RCC_OscConfig+0x350>)
 8004bb6:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8004bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8004c24 <HAL_RCC_OscConfig+0x354>)
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	2513      	movs	r5, #19
 8004bbe:	197c      	adds	r4, r7, r5
 8004bc0:	0018      	movs	r0, r3
 8004bc2:	f7ff f81f 	bl	8003c04 <HAL_InitTick>
 8004bc6:	0003      	movs	r3, r0
 8004bc8:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8004bca:	197b      	adds	r3, r7, r5
 8004bcc:	781b      	ldrb	r3, [r3, #0]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d061      	beq.n	8004c96 <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8004bd2:	197b      	adds	r3, r7, r5
 8004bd4:	781b      	ldrb	r3, [r3, #0]
 8004bd6:	e244      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	69db      	ldr	r3, [r3, #28]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d040      	beq.n	8004c62 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004be0:	4b0a      	ldr	r3, [pc, #40]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004be2:	681a      	ldr	r2, [r3, #0]
 8004be4:	4b09      	ldr	r3, [pc, #36]	@ (8004c0c <HAL_RCC_OscConfig+0x33c>)
 8004be6:	2180      	movs	r1, #128	@ 0x80
 8004be8:	0049      	lsls	r1, r1, #1
 8004bea:	430a      	orrs	r2, r1
 8004bec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004bee:	f7ff f84f 	bl	8003c90 <HAL_GetTick>
 8004bf2:	0003      	movs	r3, r0
 8004bf4:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004bf6:	e019      	b.n	8004c2c <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004bf8:	f7ff f84a 	bl	8003c90 <HAL_GetTick>
 8004bfc:	0002      	movs	r2, r0
 8004bfe:	697b      	ldr	r3, [r7, #20]
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	2b02      	cmp	r3, #2
 8004c04:	d912      	bls.n	8004c2c <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8004c06:	2303      	movs	r3, #3
 8004c08:	e22b      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
 8004c0a:	46c0      	nop			@ (mov r8, r8)
 8004c0c:	40021000 	.word	0x40021000
 8004c10:	fffeffff 	.word	0xfffeffff
 8004c14:	fffbffff 	.word	0xfffbffff
 8004c18:	ffffe0ff 	.word	0xffffe0ff
 8004c1c:	0800a9bc 	.word	0x0800a9bc
 8004c20:	20000004 	.word	0x20000004
 8004c24:	20000008 	.word	0x20000008
 8004c28:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004c2c:	4bca      	ldr	r3, [pc, #808]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004c2e:	681a      	ldr	r2, [r3, #0]
 8004c30:	2380      	movs	r3, #128	@ 0x80
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	4013      	ands	r3, r2
 8004c36:	d0df      	beq.n	8004bf8 <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c38:	4bc7      	ldr	r3, [pc, #796]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	4ac7      	ldr	r2, [pc, #796]	@ (8004f5c <HAL_RCC_OscConfig+0x68c>)
 8004c3e:	4013      	ands	r3, r2
 8004c40:	0019      	movs	r1, r3
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c46:	4bc4      	ldr	r3, [pc, #784]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004c48:	430a      	orrs	r2, r1
 8004c4a:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c4c:	4bc2      	ldr	r3, [pc, #776]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004c4e:	685b      	ldr	r3, [r3, #4]
 8004c50:	021b      	lsls	r3, r3, #8
 8004c52:	0a19      	lsrs	r1, r3, #8
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	061a      	lsls	r2, r3, #24
 8004c5a:	4bbf      	ldr	r3, [pc, #764]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004c5c:	430a      	orrs	r2, r1
 8004c5e:	605a      	str	r2, [r3, #4]
 8004c60:	e019      	b.n	8004c96 <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004c62:	4bbd      	ldr	r3, [pc, #756]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004c64:	681a      	ldr	r2, [r3, #0]
 8004c66:	4bbc      	ldr	r3, [pc, #752]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004c68:	49bd      	ldr	r1, [pc, #756]	@ (8004f60 <HAL_RCC_OscConfig+0x690>)
 8004c6a:	400a      	ands	r2, r1
 8004c6c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c6e:	f7ff f80f 	bl	8003c90 <HAL_GetTick>
 8004c72:	0003      	movs	r3, r0
 8004c74:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004c76:	e008      	b.n	8004c8a <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004c78:	f7ff f80a 	bl	8003c90 <HAL_GetTick>
 8004c7c:	0002      	movs	r2, r0
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	1ad3      	subs	r3, r2, r3
 8004c82:	2b02      	cmp	r3, #2
 8004c84:	d901      	bls.n	8004c8a <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8004c86:	2303      	movs	r3, #3
 8004c88:	e1eb      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8004c8a:	4bb3      	ldr	r3, [pc, #716]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004c8c:	681a      	ldr	r2, [r3, #0]
 8004c8e:	2380      	movs	r3, #128	@ 0x80
 8004c90:	009b      	lsls	r3, r3, #2
 8004c92:	4013      	ands	r3, r2
 8004c94:	d1f0      	bne.n	8004c78 <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	2208      	movs	r2, #8
 8004c9c:	4013      	ands	r3, r2
 8004c9e:	d036      	beq.n	8004d0e <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	695b      	ldr	r3, [r3, #20]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d019      	beq.n	8004cdc <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ca8:	4bab      	ldr	r3, [pc, #684]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004caa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004cac:	4baa      	ldr	r3, [pc, #680]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004cae:	2101      	movs	r1, #1
 8004cb0:	430a      	orrs	r2, r1
 8004cb2:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004cb4:	f7fe ffec 	bl	8003c90 <HAL_GetTick>
 8004cb8:	0003      	movs	r3, r0
 8004cba:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004cbc:	e008      	b.n	8004cd0 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cbe:	f7fe ffe7 	bl	8003c90 <HAL_GetTick>
 8004cc2:	0002      	movs	r2, r0
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	1ad3      	subs	r3, r2, r3
 8004cc8:	2b02      	cmp	r3, #2
 8004cca:	d901      	bls.n	8004cd0 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8004ccc:	2303      	movs	r3, #3
 8004cce:	e1c8      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004cd0:	4ba1      	ldr	r3, [pc, #644]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004cd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004cd4:	2202      	movs	r2, #2
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	d0f1      	beq.n	8004cbe <HAL_RCC_OscConfig+0x3ee>
 8004cda:	e018      	b.n	8004d0e <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cdc:	4b9e      	ldr	r3, [pc, #632]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004cde:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004ce0:	4b9d      	ldr	r3, [pc, #628]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004ce2:	2101      	movs	r1, #1
 8004ce4:	438a      	bics	r2, r1
 8004ce6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ce8:	f7fe ffd2 	bl	8003c90 <HAL_GetTick>
 8004cec:	0003      	movs	r3, r0
 8004cee:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004cf0:	e008      	b.n	8004d04 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004cf2:	f7fe ffcd 	bl	8003c90 <HAL_GetTick>
 8004cf6:	0002      	movs	r2, r0
 8004cf8:	697b      	ldr	r3, [r7, #20]
 8004cfa:	1ad3      	subs	r3, r2, r3
 8004cfc:	2b02      	cmp	r3, #2
 8004cfe:	d901      	bls.n	8004d04 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8004d00:	2303      	movs	r3, #3
 8004d02:	e1ae      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004d04:	4b94      	ldr	r3, [pc, #592]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004d06:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d08:	2202      	movs	r2, #2
 8004d0a:	4013      	ands	r3, r2
 8004d0c:	d1f1      	bne.n	8004cf2 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	2204      	movs	r2, #4
 8004d14:	4013      	ands	r3, r2
 8004d16:	d100      	bne.n	8004d1a <HAL_RCC_OscConfig+0x44a>
 8004d18:	e0ae      	b.n	8004e78 <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d1a:	2023      	movs	r0, #35	@ 0x23
 8004d1c:	183b      	adds	r3, r7, r0
 8004d1e:	2200      	movs	r2, #0
 8004d20:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004d22:	4b8d      	ldr	r3, [pc, #564]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004d24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d26:	2380      	movs	r3, #128	@ 0x80
 8004d28:	055b      	lsls	r3, r3, #21
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	d109      	bne.n	8004d42 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d2e:	4b8a      	ldr	r3, [pc, #552]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004d30:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d32:	4b89      	ldr	r3, [pc, #548]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004d34:	2180      	movs	r1, #128	@ 0x80
 8004d36:	0549      	lsls	r1, r1, #21
 8004d38:	430a      	orrs	r2, r1
 8004d3a:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8004d3c:	183b      	adds	r3, r7, r0
 8004d3e:	2201      	movs	r2, #1
 8004d40:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d42:	4b88      	ldr	r3, [pc, #544]	@ (8004f64 <HAL_RCC_OscConfig+0x694>)
 8004d44:	681a      	ldr	r2, [r3, #0]
 8004d46:	2380      	movs	r3, #128	@ 0x80
 8004d48:	005b      	lsls	r3, r3, #1
 8004d4a:	4013      	ands	r3, r2
 8004d4c:	d11a      	bne.n	8004d84 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d4e:	4b85      	ldr	r3, [pc, #532]	@ (8004f64 <HAL_RCC_OscConfig+0x694>)
 8004d50:	681a      	ldr	r2, [r3, #0]
 8004d52:	4b84      	ldr	r3, [pc, #528]	@ (8004f64 <HAL_RCC_OscConfig+0x694>)
 8004d54:	2180      	movs	r1, #128	@ 0x80
 8004d56:	0049      	lsls	r1, r1, #1
 8004d58:	430a      	orrs	r2, r1
 8004d5a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d5c:	f7fe ff98 	bl	8003c90 <HAL_GetTick>
 8004d60:	0003      	movs	r3, r0
 8004d62:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d64:	e008      	b.n	8004d78 <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d66:	f7fe ff93 	bl	8003c90 <HAL_GetTick>
 8004d6a:	0002      	movs	r2, r0
 8004d6c:	697b      	ldr	r3, [r7, #20]
 8004d6e:	1ad3      	subs	r3, r2, r3
 8004d70:	2b64      	cmp	r3, #100	@ 0x64
 8004d72:	d901      	bls.n	8004d78 <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8004d74:	2303      	movs	r3, #3
 8004d76:	e174      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d78:	4b7a      	ldr	r3, [pc, #488]	@ (8004f64 <HAL_RCC_OscConfig+0x694>)
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	2380      	movs	r3, #128	@ 0x80
 8004d7e:	005b      	lsls	r3, r3, #1
 8004d80:	4013      	ands	r3, r2
 8004d82:	d0f0      	beq.n	8004d66 <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	689a      	ldr	r2, [r3, #8]
 8004d88:	2380      	movs	r3, #128	@ 0x80
 8004d8a:	005b      	lsls	r3, r3, #1
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d107      	bne.n	8004da0 <HAL_RCC_OscConfig+0x4d0>
 8004d90:	4b71      	ldr	r3, [pc, #452]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004d92:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004d94:	4b70      	ldr	r3, [pc, #448]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004d96:	2180      	movs	r1, #128	@ 0x80
 8004d98:	0049      	lsls	r1, r1, #1
 8004d9a:	430a      	orrs	r2, r1
 8004d9c:	651a      	str	r2, [r3, #80]	@ 0x50
 8004d9e:	e031      	b.n	8004e04 <HAL_RCC_OscConfig+0x534>
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d10c      	bne.n	8004dc2 <HAL_RCC_OscConfig+0x4f2>
 8004da8:	4b6b      	ldr	r3, [pc, #428]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004daa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004dac:	4b6a      	ldr	r3, [pc, #424]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004dae:	496c      	ldr	r1, [pc, #432]	@ (8004f60 <HAL_RCC_OscConfig+0x690>)
 8004db0:	400a      	ands	r2, r1
 8004db2:	651a      	str	r2, [r3, #80]	@ 0x50
 8004db4:	4b68      	ldr	r3, [pc, #416]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004db6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004db8:	4b67      	ldr	r3, [pc, #412]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004dba:	496b      	ldr	r1, [pc, #428]	@ (8004f68 <HAL_RCC_OscConfig+0x698>)
 8004dbc:	400a      	ands	r2, r1
 8004dbe:	651a      	str	r2, [r3, #80]	@ 0x50
 8004dc0:	e020      	b.n	8004e04 <HAL_RCC_OscConfig+0x534>
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	689a      	ldr	r2, [r3, #8]
 8004dc6:	23a0      	movs	r3, #160	@ 0xa0
 8004dc8:	00db      	lsls	r3, r3, #3
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d10e      	bne.n	8004dec <HAL_RCC_OscConfig+0x51c>
 8004dce:	4b62      	ldr	r3, [pc, #392]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004dd0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004dd2:	4b61      	ldr	r3, [pc, #388]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004dd4:	2180      	movs	r1, #128	@ 0x80
 8004dd6:	00c9      	lsls	r1, r1, #3
 8004dd8:	430a      	orrs	r2, r1
 8004dda:	651a      	str	r2, [r3, #80]	@ 0x50
 8004ddc:	4b5e      	ldr	r3, [pc, #376]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004dde:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004de0:	4b5d      	ldr	r3, [pc, #372]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004de2:	2180      	movs	r1, #128	@ 0x80
 8004de4:	0049      	lsls	r1, r1, #1
 8004de6:	430a      	orrs	r2, r1
 8004de8:	651a      	str	r2, [r3, #80]	@ 0x50
 8004dea:	e00b      	b.n	8004e04 <HAL_RCC_OscConfig+0x534>
 8004dec:	4b5a      	ldr	r3, [pc, #360]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004dee:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004df0:	4b59      	ldr	r3, [pc, #356]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004df2:	495b      	ldr	r1, [pc, #364]	@ (8004f60 <HAL_RCC_OscConfig+0x690>)
 8004df4:	400a      	ands	r2, r1
 8004df6:	651a      	str	r2, [r3, #80]	@ 0x50
 8004df8:	4b57      	ldr	r3, [pc, #348]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004dfa:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004dfc:	4b56      	ldr	r3, [pc, #344]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004dfe:	495a      	ldr	r1, [pc, #360]	@ (8004f68 <HAL_RCC_OscConfig+0x698>)
 8004e00:	400a      	ands	r2, r1
 8004e02:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d015      	beq.n	8004e38 <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e0c:	f7fe ff40 	bl	8003c90 <HAL_GetTick>
 8004e10:	0003      	movs	r3, r0
 8004e12:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e14:	e009      	b.n	8004e2a <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e16:	f7fe ff3b 	bl	8003c90 <HAL_GetTick>
 8004e1a:	0002      	movs	r2, r0
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	1ad3      	subs	r3, r2, r3
 8004e20:	4a52      	ldr	r2, [pc, #328]	@ (8004f6c <HAL_RCC_OscConfig+0x69c>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d901      	bls.n	8004e2a <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 8004e26:	2303      	movs	r3, #3
 8004e28:	e11b      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004e2a:	4b4b      	ldr	r3, [pc, #300]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004e2c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e2e:	2380      	movs	r3, #128	@ 0x80
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	4013      	ands	r3, r2
 8004e34:	d0ef      	beq.n	8004e16 <HAL_RCC_OscConfig+0x546>
 8004e36:	e014      	b.n	8004e62 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e38:	f7fe ff2a 	bl	8003c90 <HAL_GetTick>
 8004e3c:	0003      	movs	r3, r0
 8004e3e:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004e40:	e009      	b.n	8004e56 <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e42:	f7fe ff25 	bl	8003c90 <HAL_GetTick>
 8004e46:	0002      	movs	r2, r0
 8004e48:	697b      	ldr	r3, [r7, #20]
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	4a47      	ldr	r2, [pc, #284]	@ (8004f6c <HAL_RCC_OscConfig+0x69c>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d901      	bls.n	8004e56 <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 8004e52:	2303      	movs	r3, #3
 8004e54:	e105      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004e56:	4b40      	ldr	r3, [pc, #256]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004e58:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e5a:	2380      	movs	r3, #128	@ 0x80
 8004e5c:	009b      	lsls	r3, r3, #2
 8004e5e:	4013      	ands	r3, r2
 8004e60:	d1ef      	bne.n	8004e42 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004e62:	2323      	movs	r3, #35	@ 0x23
 8004e64:	18fb      	adds	r3, r7, r3
 8004e66:	781b      	ldrb	r3, [r3, #0]
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d105      	bne.n	8004e78 <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e6c:	4b3a      	ldr	r3, [pc, #232]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004e6e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e70:	4b39      	ldr	r3, [pc, #228]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004e72:	493f      	ldr	r1, [pc, #252]	@ (8004f70 <HAL_RCC_OscConfig+0x6a0>)
 8004e74:	400a      	ands	r2, r1
 8004e76:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2220      	movs	r2, #32
 8004e7e:	4013      	ands	r3, r2
 8004e80:	d049      	beq.n	8004f16 <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	699b      	ldr	r3, [r3, #24]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d026      	beq.n	8004ed8 <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8004e8a:	4b33      	ldr	r3, [pc, #204]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004e8c:	689a      	ldr	r2, [r3, #8]
 8004e8e:	4b32      	ldr	r3, [pc, #200]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004e90:	2101      	movs	r1, #1
 8004e92:	430a      	orrs	r2, r1
 8004e94:	609a      	str	r2, [r3, #8]
 8004e96:	4b30      	ldr	r3, [pc, #192]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004e98:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e9a:	4b2f      	ldr	r3, [pc, #188]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004e9c:	2101      	movs	r1, #1
 8004e9e:	430a      	orrs	r2, r1
 8004ea0:	635a      	str	r2, [r3, #52]	@ 0x34
 8004ea2:	4b34      	ldr	r3, [pc, #208]	@ (8004f74 <HAL_RCC_OscConfig+0x6a4>)
 8004ea4:	6a1a      	ldr	r2, [r3, #32]
 8004ea6:	4b33      	ldr	r3, [pc, #204]	@ (8004f74 <HAL_RCC_OscConfig+0x6a4>)
 8004ea8:	2180      	movs	r1, #128	@ 0x80
 8004eaa:	0189      	lsls	r1, r1, #6
 8004eac:	430a      	orrs	r2, r1
 8004eae:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004eb0:	f7fe feee 	bl	8003c90 <HAL_GetTick>
 8004eb4:	0003      	movs	r3, r0
 8004eb6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004eb8:	e008      	b.n	8004ecc <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004eba:	f7fe fee9 	bl	8003c90 <HAL_GetTick>
 8004ebe:	0002      	movs	r2, r0
 8004ec0:	697b      	ldr	r3, [r7, #20]
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	2b02      	cmp	r3, #2
 8004ec6:	d901      	bls.n	8004ecc <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 8004ec8:	2303      	movs	r3, #3
 8004eca:	e0ca      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8004ecc:	4b22      	ldr	r3, [pc, #136]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	2202      	movs	r2, #2
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	d0f1      	beq.n	8004eba <HAL_RCC_OscConfig+0x5ea>
 8004ed6:	e01e      	b.n	8004f16 <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8004ed8:	4b1f      	ldr	r3, [pc, #124]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004eda:	689a      	ldr	r2, [r3, #8]
 8004edc:	4b1e      	ldr	r3, [pc, #120]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004ede:	2101      	movs	r1, #1
 8004ee0:	438a      	bics	r2, r1
 8004ee2:	609a      	str	r2, [r3, #8]
 8004ee4:	4b23      	ldr	r3, [pc, #140]	@ (8004f74 <HAL_RCC_OscConfig+0x6a4>)
 8004ee6:	6a1a      	ldr	r2, [r3, #32]
 8004ee8:	4b22      	ldr	r3, [pc, #136]	@ (8004f74 <HAL_RCC_OscConfig+0x6a4>)
 8004eea:	4923      	ldr	r1, [pc, #140]	@ (8004f78 <HAL_RCC_OscConfig+0x6a8>)
 8004eec:	400a      	ands	r2, r1
 8004eee:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ef0:	f7fe fece 	bl	8003c90 <HAL_GetTick>
 8004ef4:	0003      	movs	r3, r0
 8004ef6:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004ef8:	e008      	b.n	8004f0c <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004efa:	f7fe fec9 	bl	8003c90 <HAL_GetTick>
 8004efe:	0002      	movs	r2, r0
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	1ad3      	subs	r3, r2, r3
 8004f04:	2b02      	cmp	r3, #2
 8004f06:	d901      	bls.n	8004f0c <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8004f08:	2303      	movs	r3, #3
 8004f0a:	e0aa      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004f0c:	4b12      	ldr	r3, [pc, #72]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	2202      	movs	r2, #2
 8004f12:	4013      	ands	r3, r2
 8004f14:	d1f1      	bne.n	8004efa <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d100      	bne.n	8004f20 <HAL_RCC_OscConfig+0x650>
 8004f1e:	e09f      	b.n	8005060 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004f20:	69fb      	ldr	r3, [r7, #28]
 8004f22:	2b0c      	cmp	r3, #12
 8004f24:	d100      	bne.n	8004f28 <HAL_RCC_OscConfig+0x658>
 8004f26:	e078      	b.n	800501a <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2c:	2b02      	cmp	r3, #2
 8004f2e:	d159      	bne.n	8004fe4 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f30:	4b09      	ldr	r3, [pc, #36]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	4b08      	ldr	r3, [pc, #32]	@ (8004f58 <HAL_RCC_OscConfig+0x688>)
 8004f36:	4911      	ldr	r1, [pc, #68]	@ (8004f7c <HAL_RCC_OscConfig+0x6ac>)
 8004f38:	400a      	ands	r2, r1
 8004f3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004f3c:	f7fe fea8 	bl	8003c90 <HAL_GetTick>
 8004f40:	0003      	movs	r3, r0
 8004f42:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004f44:	e01c      	b.n	8004f80 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004f46:	f7fe fea3 	bl	8003c90 <HAL_GetTick>
 8004f4a:	0002      	movs	r2, r0
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	1ad3      	subs	r3, r2, r3
 8004f50:	2b02      	cmp	r3, #2
 8004f52:	d915      	bls.n	8004f80 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 8004f54:	2303      	movs	r3, #3
 8004f56:	e084      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
 8004f58:	40021000 	.word	0x40021000
 8004f5c:	ffff1fff 	.word	0xffff1fff
 8004f60:	fffffeff 	.word	0xfffffeff
 8004f64:	40007000 	.word	0x40007000
 8004f68:	fffffbff 	.word	0xfffffbff
 8004f6c:	00001388 	.word	0x00001388
 8004f70:	efffffff 	.word	0xefffffff
 8004f74:	40010000 	.word	0x40010000
 8004f78:	ffffdfff 	.word	0xffffdfff
 8004f7c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004f80:	4b3a      	ldr	r3, [pc, #232]	@ (800506c <HAL_RCC_OscConfig+0x79c>)
 8004f82:	681a      	ldr	r2, [r3, #0]
 8004f84:	2380      	movs	r3, #128	@ 0x80
 8004f86:	049b      	lsls	r3, r3, #18
 8004f88:	4013      	ands	r3, r2
 8004f8a:	d1dc      	bne.n	8004f46 <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f8c:	4b37      	ldr	r3, [pc, #220]	@ (800506c <HAL_RCC_OscConfig+0x79c>)
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	4a37      	ldr	r2, [pc, #220]	@ (8005070 <HAL_RCC_OscConfig+0x7a0>)
 8004f92:	4013      	ands	r3, r2
 8004f94:	0019      	movs	r1, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f9e:	431a      	orrs	r2, r3
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004fa4:	431a      	orrs	r2, r3
 8004fa6:	4b31      	ldr	r3, [pc, #196]	@ (800506c <HAL_RCC_OscConfig+0x79c>)
 8004fa8:	430a      	orrs	r2, r1
 8004faa:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004fac:	4b2f      	ldr	r3, [pc, #188]	@ (800506c <HAL_RCC_OscConfig+0x79c>)
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	4b2e      	ldr	r3, [pc, #184]	@ (800506c <HAL_RCC_OscConfig+0x79c>)
 8004fb2:	2180      	movs	r1, #128	@ 0x80
 8004fb4:	0449      	lsls	r1, r1, #17
 8004fb6:	430a      	orrs	r2, r1
 8004fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fba:	f7fe fe69 	bl	8003c90 <HAL_GetTick>
 8004fbe:	0003      	movs	r3, r0
 8004fc0:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004fc2:	e008      	b.n	8004fd6 <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004fc4:	f7fe fe64 	bl	8003c90 <HAL_GetTick>
 8004fc8:	0002      	movs	r2, r0
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	1ad3      	subs	r3, r2, r3
 8004fce:	2b02      	cmp	r3, #2
 8004fd0:	d901      	bls.n	8004fd6 <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8004fd2:	2303      	movs	r3, #3
 8004fd4:	e045      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8004fd6:	4b25      	ldr	r3, [pc, #148]	@ (800506c <HAL_RCC_OscConfig+0x79c>)
 8004fd8:	681a      	ldr	r2, [r3, #0]
 8004fda:	2380      	movs	r3, #128	@ 0x80
 8004fdc:	049b      	lsls	r3, r3, #18
 8004fde:	4013      	ands	r3, r2
 8004fe0:	d0f0      	beq.n	8004fc4 <HAL_RCC_OscConfig+0x6f4>
 8004fe2:	e03d      	b.n	8005060 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fe4:	4b21      	ldr	r3, [pc, #132]	@ (800506c <HAL_RCC_OscConfig+0x79c>)
 8004fe6:	681a      	ldr	r2, [r3, #0]
 8004fe8:	4b20      	ldr	r3, [pc, #128]	@ (800506c <HAL_RCC_OscConfig+0x79c>)
 8004fea:	4922      	ldr	r1, [pc, #136]	@ (8005074 <HAL_RCC_OscConfig+0x7a4>)
 8004fec:	400a      	ands	r2, r1
 8004fee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ff0:	f7fe fe4e 	bl	8003c90 <HAL_GetTick>
 8004ff4:	0003      	movs	r3, r0
 8004ff6:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8004ff8:	e008      	b.n	800500c <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ffa:	f7fe fe49 	bl	8003c90 <HAL_GetTick>
 8004ffe:	0002      	movs	r2, r0
 8005000:	697b      	ldr	r3, [r7, #20]
 8005002:	1ad3      	subs	r3, r2, r3
 8005004:	2b02      	cmp	r3, #2
 8005006:	d901      	bls.n	800500c <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 8005008:	2303      	movs	r3, #3
 800500a:	e02a      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800500c:	4b17      	ldr	r3, [pc, #92]	@ (800506c <HAL_RCC_OscConfig+0x79c>)
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	2380      	movs	r3, #128	@ 0x80
 8005012:	049b      	lsls	r3, r3, #18
 8005014:	4013      	ands	r3, r2
 8005016:	d1f0      	bne.n	8004ffa <HAL_RCC_OscConfig+0x72a>
 8005018:	e022      	b.n	8005060 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800501e:	2b01      	cmp	r3, #1
 8005020:	d101      	bne.n	8005026 <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e01d      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005026:	4b11      	ldr	r3, [pc, #68]	@ (800506c <HAL_RCC_OscConfig+0x79c>)
 8005028:	68db      	ldr	r3, [r3, #12]
 800502a:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800502c:	69ba      	ldr	r2, [r7, #24]
 800502e:	2380      	movs	r3, #128	@ 0x80
 8005030:	025b      	lsls	r3, r3, #9
 8005032:	401a      	ands	r2, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005038:	429a      	cmp	r2, r3
 800503a:	d10f      	bne.n	800505c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 800503c:	69ba      	ldr	r2, [r7, #24]
 800503e:	23f0      	movs	r3, #240	@ 0xf0
 8005040:	039b      	lsls	r3, r3, #14
 8005042:	401a      	ands	r2, r3
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005048:	429a      	cmp	r2, r3
 800504a:	d107      	bne.n	800505c <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800504c:	69ba      	ldr	r2, [r7, #24]
 800504e:	23c0      	movs	r3, #192	@ 0xc0
 8005050:	041b      	lsls	r3, r3, #16
 8005052:	401a      	ands	r2, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8005058:	429a      	cmp	r2, r3
 800505a:	d001      	beq.n	8005060 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 800505c:	2301      	movs	r3, #1
 800505e:	e000      	b.n	8005062 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 8005060:	2300      	movs	r3, #0
}
 8005062:	0018      	movs	r0, r3
 8005064:	46bd      	mov	sp, r7
 8005066:	b00a      	add	sp, #40	@ 0x28
 8005068:	bdb0      	pop	{r4, r5, r7, pc}
 800506a:	46c0      	nop			@ (mov r8, r8)
 800506c:	40021000 	.word	0x40021000
 8005070:	ff02ffff 	.word	0xff02ffff
 8005074:	feffffff 	.word	0xfeffffff

08005078 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005078:	b5b0      	push	{r4, r5, r7, lr}
 800507a:	b084      	sub	sp, #16
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
 8005080:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d101      	bne.n	800508c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	e128      	b.n	80052de <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800508c:	4b96      	ldr	r3, [pc, #600]	@ (80052e8 <HAL_RCC_ClockConfig+0x270>)
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	2201      	movs	r2, #1
 8005092:	4013      	ands	r3, r2
 8005094:	683a      	ldr	r2, [r7, #0]
 8005096:	429a      	cmp	r2, r3
 8005098:	d91e      	bls.n	80050d8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800509a:	4b93      	ldr	r3, [pc, #588]	@ (80052e8 <HAL_RCC_ClockConfig+0x270>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2201      	movs	r2, #1
 80050a0:	4393      	bics	r3, r2
 80050a2:	0019      	movs	r1, r3
 80050a4:	4b90      	ldr	r3, [pc, #576]	@ (80052e8 <HAL_RCC_ClockConfig+0x270>)
 80050a6:	683a      	ldr	r2, [r7, #0]
 80050a8:	430a      	orrs	r2, r1
 80050aa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80050ac:	f7fe fdf0 	bl	8003c90 <HAL_GetTick>
 80050b0:	0003      	movs	r3, r0
 80050b2:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050b4:	e009      	b.n	80050ca <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80050b6:	f7fe fdeb 	bl	8003c90 <HAL_GetTick>
 80050ba:	0002      	movs	r2, r0
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	4a8a      	ldr	r2, [pc, #552]	@ (80052ec <HAL_RCC_ClockConfig+0x274>)
 80050c2:	4293      	cmp	r3, r2
 80050c4:	d901      	bls.n	80050ca <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80050c6:	2303      	movs	r3, #3
 80050c8:	e109      	b.n	80052de <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80050ca:	4b87      	ldr	r3, [pc, #540]	@ (80052e8 <HAL_RCC_ClockConfig+0x270>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	2201      	movs	r2, #1
 80050d0:	4013      	ands	r3, r2
 80050d2:	683a      	ldr	r2, [r7, #0]
 80050d4:	429a      	cmp	r2, r3
 80050d6:	d1ee      	bne.n	80050b6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	2202      	movs	r2, #2
 80050de:	4013      	ands	r3, r2
 80050e0:	d009      	beq.n	80050f6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80050e2:	4b83      	ldr	r3, [pc, #524]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	22f0      	movs	r2, #240	@ 0xf0
 80050e8:	4393      	bics	r3, r2
 80050ea:	0019      	movs	r1, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	689a      	ldr	r2, [r3, #8]
 80050f0:	4b7f      	ldr	r3, [pc, #508]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 80050f2:	430a      	orrs	r2, r1
 80050f4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	2201      	movs	r2, #1
 80050fc:	4013      	ands	r3, r2
 80050fe:	d100      	bne.n	8005102 <HAL_RCC_ClockConfig+0x8a>
 8005100:	e089      	b.n	8005216 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	2b02      	cmp	r3, #2
 8005108:	d107      	bne.n	800511a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800510a:	4b79      	ldr	r3, [pc, #484]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 800510c:	681a      	ldr	r2, [r3, #0]
 800510e:	2380      	movs	r3, #128	@ 0x80
 8005110:	029b      	lsls	r3, r3, #10
 8005112:	4013      	ands	r3, r2
 8005114:	d120      	bne.n	8005158 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	e0e1      	b.n	80052de <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	2b03      	cmp	r3, #3
 8005120:	d107      	bne.n	8005132 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005122:	4b73      	ldr	r3, [pc, #460]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 8005124:	681a      	ldr	r2, [r3, #0]
 8005126:	2380      	movs	r3, #128	@ 0x80
 8005128:	049b      	lsls	r3, r3, #18
 800512a:	4013      	ands	r3, r2
 800512c:	d114      	bne.n	8005158 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e0d5      	b.n	80052de <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	685b      	ldr	r3, [r3, #4]
 8005136:	2b01      	cmp	r3, #1
 8005138:	d106      	bne.n	8005148 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800513a:	4b6d      	ldr	r3, [pc, #436]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	2204      	movs	r2, #4
 8005140:	4013      	ands	r3, r2
 8005142:	d109      	bne.n	8005158 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005144:	2301      	movs	r3, #1
 8005146:	e0ca      	b.n	80052de <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8005148:	4b69      	ldr	r3, [pc, #420]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 800514a:	681a      	ldr	r2, [r3, #0]
 800514c:	2380      	movs	r3, #128	@ 0x80
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	4013      	ands	r3, r2
 8005152:	d101      	bne.n	8005158 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8005154:	2301      	movs	r3, #1
 8005156:	e0c2      	b.n	80052de <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005158:	4b65      	ldr	r3, [pc, #404]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 800515a:	68db      	ldr	r3, [r3, #12]
 800515c:	2203      	movs	r2, #3
 800515e:	4393      	bics	r3, r2
 8005160:	0019      	movs	r1, r3
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	685a      	ldr	r2, [r3, #4]
 8005166:	4b62      	ldr	r3, [pc, #392]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 8005168:	430a      	orrs	r2, r1
 800516a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800516c:	f7fe fd90 	bl	8003c90 <HAL_GetTick>
 8005170:	0003      	movs	r3, r0
 8005172:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	2b02      	cmp	r3, #2
 800517a:	d111      	bne.n	80051a0 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800517c:	e009      	b.n	8005192 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800517e:	f7fe fd87 	bl	8003c90 <HAL_GetTick>
 8005182:	0002      	movs	r2, r0
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	1ad3      	subs	r3, r2, r3
 8005188:	4a58      	ldr	r2, [pc, #352]	@ (80052ec <HAL_RCC_ClockConfig+0x274>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d901      	bls.n	8005192 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800518e:	2303      	movs	r3, #3
 8005190:	e0a5      	b.n	80052de <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005192:	4b57      	ldr	r3, [pc, #348]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	220c      	movs	r2, #12
 8005198:	4013      	ands	r3, r2
 800519a:	2b08      	cmp	r3, #8
 800519c:	d1ef      	bne.n	800517e <HAL_RCC_ClockConfig+0x106>
 800519e:	e03a      	b.n	8005216 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	685b      	ldr	r3, [r3, #4]
 80051a4:	2b03      	cmp	r3, #3
 80051a6:	d111      	bne.n	80051cc <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80051a8:	e009      	b.n	80051be <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051aa:	f7fe fd71 	bl	8003c90 <HAL_GetTick>
 80051ae:	0002      	movs	r2, r0
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	4a4d      	ldr	r2, [pc, #308]	@ (80052ec <HAL_RCC_ClockConfig+0x274>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d901      	bls.n	80051be <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 80051ba:	2303      	movs	r3, #3
 80051bc:	e08f      	b.n	80052de <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80051be:	4b4c      	ldr	r3, [pc, #304]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	220c      	movs	r2, #12
 80051c4:	4013      	ands	r3, r2
 80051c6:	2b0c      	cmp	r3, #12
 80051c8:	d1ef      	bne.n	80051aa <HAL_RCC_ClockConfig+0x132>
 80051ca:	e024      	b.n	8005216 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	2b01      	cmp	r3, #1
 80051d2:	d11b      	bne.n	800520c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80051d4:	e009      	b.n	80051ea <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051d6:	f7fe fd5b 	bl	8003c90 <HAL_GetTick>
 80051da:	0002      	movs	r2, r0
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	1ad3      	subs	r3, r2, r3
 80051e0:	4a42      	ldr	r2, [pc, #264]	@ (80052ec <HAL_RCC_ClockConfig+0x274>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d901      	bls.n	80051ea <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 80051e6:	2303      	movs	r3, #3
 80051e8:	e079      	b.n	80052de <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80051ea:	4b41      	ldr	r3, [pc, #260]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 80051ec:	68db      	ldr	r3, [r3, #12]
 80051ee:	220c      	movs	r2, #12
 80051f0:	4013      	ands	r3, r2
 80051f2:	2b04      	cmp	r3, #4
 80051f4:	d1ef      	bne.n	80051d6 <HAL_RCC_ClockConfig+0x15e>
 80051f6:	e00e      	b.n	8005216 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051f8:	f7fe fd4a 	bl	8003c90 <HAL_GetTick>
 80051fc:	0002      	movs	r2, r0
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	1ad3      	subs	r3, r2, r3
 8005202:	4a3a      	ldr	r2, [pc, #232]	@ (80052ec <HAL_RCC_ClockConfig+0x274>)
 8005204:	4293      	cmp	r3, r2
 8005206:	d901      	bls.n	800520c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e068      	b.n	80052de <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800520c:	4b38      	ldr	r3, [pc, #224]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 800520e:	68db      	ldr	r3, [r3, #12]
 8005210:	220c      	movs	r2, #12
 8005212:	4013      	ands	r3, r2
 8005214:	d1f0      	bne.n	80051f8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005216:	4b34      	ldr	r3, [pc, #208]	@ (80052e8 <HAL_RCC_ClockConfig+0x270>)
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	2201      	movs	r2, #1
 800521c:	4013      	ands	r3, r2
 800521e:	683a      	ldr	r2, [r7, #0]
 8005220:	429a      	cmp	r2, r3
 8005222:	d21e      	bcs.n	8005262 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005224:	4b30      	ldr	r3, [pc, #192]	@ (80052e8 <HAL_RCC_ClockConfig+0x270>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	2201      	movs	r2, #1
 800522a:	4393      	bics	r3, r2
 800522c:	0019      	movs	r1, r3
 800522e:	4b2e      	ldr	r3, [pc, #184]	@ (80052e8 <HAL_RCC_ClockConfig+0x270>)
 8005230:	683a      	ldr	r2, [r7, #0]
 8005232:	430a      	orrs	r2, r1
 8005234:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005236:	f7fe fd2b 	bl	8003c90 <HAL_GetTick>
 800523a:	0003      	movs	r3, r0
 800523c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800523e:	e009      	b.n	8005254 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005240:	f7fe fd26 	bl	8003c90 <HAL_GetTick>
 8005244:	0002      	movs	r2, r0
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	4a28      	ldr	r2, [pc, #160]	@ (80052ec <HAL_RCC_ClockConfig+0x274>)
 800524c:	4293      	cmp	r3, r2
 800524e:	d901      	bls.n	8005254 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8005250:	2303      	movs	r3, #3
 8005252:	e044      	b.n	80052de <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005254:	4b24      	ldr	r3, [pc, #144]	@ (80052e8 <HAL_RCC_ClockConfig+0x270>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	2201      	movs	r2, #1
 800525a:	4013      	ands	r3, r2
 800525c:	683a      	ldr	r2, [r7, #0]
 800525e:	429a      	cmp	r2, r3
 8005260:	d1ee      	bne.n	8005240 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2204      	movs	r2, #4
 8005268:	4013      	ands	r3, r2
 800526a:	d009      	beq.n	8005280 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800526c:	4b20      	ldr	r3, [pc, #128]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 800526e:	68db      	ldr	r3, [r3, #12]
 8005270:	4a20      	ldr	r2, [pc, #128]	@ (80052f4 <HAL_RCC_ClockConfig+0x27c>)
 8005272:	4013      	ands	r3, r2
 8005274:	0019      	movs	r1, r3
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	68da      	ldr	r2, [r3, #12]
 800527a:	4b1d      	ldr	r3, [pc, #116]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 800527c:	430a      	orrs	r2, r1
 800527e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	2208      	movs	r2, #8
 8005286:	4013      	ands	r3, r2
 8005288:	d00a      	beq.n	80052a0 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800528a:	4b19      	ldr	r3, [pc, #100]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 800528c:	68db      	ldr	r3, [r3, #12]
 800528e:	4a1a      	ldr	r2, [pc, #104]	@ (80052f8 <HAL_RCC_ClockConfig+0x280>)
 8005290:	4013      	ands	r3, r2
 8005292:	0019      	movs	r1, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	691b      	ldr	r3, [r3, #16]
 8005298:	00da      	lsls	r2, r3, #3
 800529a:	4b15      	ldr	r3, [pc, #84]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 800529c:	430a      	orrs	r2, r1
 800529e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80052a0:	f000 f832 	bl	8005308 <HAL_RCC_GetSysClockFreq>
 80052a4:	0001      	movs	r1, r0
 80052a6:	4b12      	ldr	r3, [pc, #72]	@ (80052f0 <HAL_RCC_ClockConfig+0x278>)
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	091b      	lsrs	r3, r3, #4
 80052ac:	220f      	movs	r2, #15
 80052ae:	4013      	ands	r3, r2
 80052b0:	4a12      	ldr	r2, [pc, #72]	@ (80052fc <HAL_RCC_ClockConfig+0x284>)
 80052b2:	5cd3      	ldrb	r3, [r2, r3]
 80052b4:	000a      	movs	r2, r1
 80052b6:	40da      	lsrs	r2, r3
 80052b8:	4b11      	ldr	r3, [pc, #68]	@ (8005300 <HAL_RCC_ClockConfig+0x288>)
 80052ba:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80052bc:	4b11      	ldr	r3, [pc, #68]	@ (8005304 <HAL_RCC_ClockConfig+0x28c>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	250b      	movs	r5, #11
 80052c2:	197c      	adds	r4, r7, r5
 80052c4:	0018      	movs	r0, r3
 80052c6:	f7fe fc9d 	bl	8003c04 <HAL_InitTick>
 80052ca:	0003      	movs	r3, r0
 80052cc:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 80052ce:	197b      	adds	r3, r7, r5
 80052d0:	781b      	ldrb	r3, [r3, #0]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d002      	beq.n	80052dc <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 80052d6:	197b      	adds	r3, r7, r5
 80052d8:	781b      	ldrb	r3, [r3, #0]
 80052da:	e000      	b.n	80052de <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 80052dc:	2300      	movs	r3, #0
}
 80052de:	0018      	movs	r0, r3
 80052e0:	46bd      	mov	sp, r7
 80052e2:	b004      	add	sp, #16
 80052e4:	bdb0      	pop	{r4, r5, r7, pc}
 80052e6:	46c0      	nop			@ (mov r8, r8)
 80052e8:	40022000 	.word	0x40022000
 80052ec:	00001388 	.word	0x00001388
 80052f0:	40021000 	.word	0x40021000
 80052f4:	fffff8ff 	.word	0xfffff8ff
 80052f8:	ffffc7ff 	.word	0xffffc7ff
 80052fc:	0800a9bc 	.word	0x0800a9bc
 8005300:	20000004 	.word	0x20000004
 8005304:	20000008 	.word	0x20000008

08005308 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005308:	b580      	push	{r7, lr}
 800530a:	b086      	sub	sp, #24
 800530c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800530e:	4b3c      	ldr	r3, [pc, #240]	@ (8005400 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005310:	68db      	ldr	r3, [r3, #12]
 8005312:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	220c      	movs	r2, #12
 8005318:	4013      	ands	r3, r2
 800531a:	2b0c      	cmp	r3, #12
 800531c:	d013      	beq.n	8005346 <HAL_RCC_GetSysClockFreq+0x3e>
 800531e:	d85c      	bhi.n	80053da <HAL_RCC_GetSysClockFreq+0xd2>
 8005320:	2b04      	cmp	r3, #4
 8005322:	d002      	beq.n	800532a <HAL_RCC_GetSysClockFreq+0x22>
 8005324:	2b08      	cmp	r3, #8
 8005326:	d00b      	beq.n	8005340 <HAL_RCC_GetSysClockFreq+0x38>
 8005328:	e057      	b.n	80053da <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800532a:	4b35      	ldr	r3, [pc, #212]	@ (8005400 <HAL_RCC_GetSysClockFreq+0xf8>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	2210      	movs	r2, #16
 8005330:	4013      	ands	r3, r2
 8005332:	d002      	beq.n	800533a <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8005334:	4b33      	ldr	r3, [pc, #204]	@ (8005404 <HAL_RCC_GetSysClockFreq+0xfc>)
 8005336:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8005338:	e05d      	b.n	80053f6 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 800533a:	4b33      	ldr	r3, [pc, #204]	@ (8005408 <HAL_RCC_GetSysClockFreq+0x100>)
 800533c:	613b      	str	r3, [r7, #16]
      break;
 800533e:	e05a      	b.n	80053f6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005340:	4b32      	ldr	r3, [pc, #200]	@ (800540c <HAL_RCC_GetSysClockFreq+0x104>)
 8005342:	613b      	str	r3, [r7, #16]
      break;
 8005344:	e057      	b.n	80053f6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	0c9b      	lsrs	r3, r3, #18
 800534a:	220f      	movs	r2, #15
 800534c:	4013      	ands	r3, r2
 800534e:	4a30      	ldr	r2, [pc, #192]	@ (8005410 <HAL_RCC_GetSysClockFreq+0x108>)
 8005350:	5cd3      	ldrb	r3, [r2, r3]
 8005352:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	0d9b      	lsrs	r3, r3, #22
 8005358:	2203      	movs	r2, #3
 800535a:	4013      	ands	r3, r2
 800535c:	3301      	adds	r3, #1
 800535e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005360:	4b27      	ldr	r3, [pc, #156]	@ (8005400 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005362:	68da      	ldr	r2, [r3, #12]
 8005364:	2380      	movs	r3, #128	@ 0x80
 8005366:	025b      	lsls	r3, r3, #9
 8005368:	4013      	ands	r3, r2
 800536a:	d00f      	beq.n	800538c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 800536c:	68b9      	ldr	r1, [r7, #8]
 800536e:	000a      	movs	r2, r1
 8005370:	0152      	lsls	r2, r2, #5
 8005372:	1a52      	subs	r2, r2, r1
 8005374:	0193      	lsls	r3, r2, #6
 8005376:	1a9b      	subs	r3, r3, r2
 8005378:	00db      	lsls	r3, r3, #3
 800537a:	185b      	adds	r3, r3, r1
 800537c:	025b      	lsls	r3, r3, #9
 800537e:	6879      	ldr	r1, [r7, #4]
 8005380:	0018      	movs	r0, r3
 8005382:	f7fa fedd 	bl	8000140 <__udivsi3>
 8005386:	0003      	movs	r3, r0
 8005388:	617b      	str	r3, [r7, #20]
 800538a:	e023      	b.n	80053d4 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 800538c:	4b1c      	ldr	r3, [pc, #112]	@ (8005400 <HAL_RCC_GetSysClockFreq+0xf8>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2210      	movs	r2, #16
 8005392:	4013      	ands	r3, r2
 8005394:	d00f      	beq.n	80053b6 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8005396:	68b9      	ldr	r1, [r7, #8]
 8005398:	000a      	movs	r2, r1
 800539a:	0152      	lsls	r2, r2, #5
 800539c:	1a52      	subs	r2, r2, r1
 800539e:	0193      	lsls	r3, r2, #6
 80053a0:	1a9b      	subs	r3, r3, r2
 80053a2:	00db      	lsls	r3, r3, #3
 80053a4:	185b      	adds	r3, r3, r1
 80053a6:	021b      	lsls	r3, r3, #8
 80053a8:	6879      	ldr	r1, [r7, #4]
 80053aa:	0018      	movs	r0, r3
 80053ac:	f7fa fec8 	bl	8000140 <__udivsi3>
 80053b0:	0003      	movs	r3, r0
 80053b2:	617b      	str	r3, [r7, #20]
 80053b4:	e00e      	b.n	80053d4 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 80053b6:	68b9      	ldr	r1, [r7, #8]
 80053b8:	000a      	movs	r2, r1
 80053ba:	0152      	lsls	r2, r2, #5
 80053bc:	1a52      	subs	r2, r2, r1
 80053be:	0193      	lsls	r3, r2, #6
 80053c0:	1a9b      	subs	r3, r3, r2
 80053c2:	00db      	lsls	r3, r3, #3
 80053c4:	185b      	adds	r3, r3, r1
 80053c6:	029b      	lsls	r3, r3, #10
 80053c8:	6879      	ldr	r1, [r7, #4]
 80053ca:	0018      	movs	r0, r3
 80053cc:	f7fa feb8 	bl	8000140 <__udivsi3>
 80053d0:	0003      	movs	r3, r0
 80053d2:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 80053d4:	697b      	ldr	r3, [r7, #20]
 80053d6:	613b      	str	r3, [r7, #16]
      break;
 80053d8:	e00d      	b.n	80053f6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80053da:	4b09      	ldr	r3, [pc, #36]	@ (8005400 <HAL_RCC_GetSysClockFreq+0xf8>)
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	0b5b      	lsrs	r3, r3, #13
 80053e0:	2207      	movs	r2, #7
 80053e2:	4013      	ands	r3, r2
 80053e4:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	3301      	adds	r3, #1
 80053ea:	2280      	movs	r2, #128	@ 0x80
 80053ec:	0212      	lsls	r2, r2, #8
 80053ee:	409a      	lsls	r2, r3
 80053f0:	0013      	movs	r3, r2
 80053f2:	613b      	str	r3, [r7, #16]
      break;
 80053f4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 80053f6:	693b      	ldr	r3, [r7, #16]
}
 80053f8:	0018      	movs	r0, r3
 80053fa:	46bd      	mov	sp, r7
 80053fc:	b006      	add	sp, #24
 80053fe:	bd80      	pop	{r7, pc}
 8005400:	40021000 	.word	0x40021000
 8005404:	003d0900 	.word	0x003d0900
 8005408:	00f42400 	.word	0x00f42400
 800540c:	007a1200 	.word	0x007a1200
 8005410:	0800a9d4 	.word	0x0800a9d4

08005414 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005418:	4b02      	ldr	r3, [pc, #8]	@ (8005424 <HAL_RCC_GetHCLKFreq+0x10>)
 800541a:	681b      	ldr	r3, [r3, #0]
}
 800541c:	0018      	movs	r0, r3
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	46c0      	nop			@ (mov r8, r8)
 8005424:	20000004 	.word	0x20000004

08005428 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800542c:	f7ff fff2 	bl	8005414 <HAL_RCC_GetHCLKFreq>
 8005430:	0001      	movs	r1, r0
 8005432:	4b06      	ldr	r3, [pc, #24]	@ (800544c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005434:	68db      	ldr	r3, [r3, #12]
 8005436:	0a1b      	lsrs	r3, r3, #8
 8005438:	2207      	movs	r2, #7
 800543a:	4013      	ands	r3, r2
 800543c:	4a04      	ldr	r2, [pc, #16]	@ (8005450 <HAL_RCC_GetPCLK1Freq+0x28>)
 800543e:	5cd3      	ldrb	r3, [r2, r3]
 8005440:	40d9      	lsrs	r1, r3
 8005442:	000b      	movs	r3, r1
}
 8005444:	0018      	movs	r0, r3
 8005446:	46bd      	mov	sp, r7
 8005448:	bd80      	pop	{r7, pc}
 800544a:	46c0      	nop			@ (mov r8, r8)
 800544c:	40021000 	.word	0x40021000
 8005450:	0800a9cc 	.word	0x0800a9cc

08005454 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005458:	f7ff ffdc 	bl	8005414 <HAL_RCC_GetHCLKFreq>
 800545c:	0001      	movs	r1, r0
 800545e:	4b06      	ldr	r3, [pc, #24]	@ (8005478 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005460:	68db      	ldr	r3, [r3, #12]
 8005462:	0adb      	lsrs	r3, r3, #11
 8005464:	2207      	movs	r2, #7
 8005466:	4013      	ands	r3, r2
 8005468:	4a04      	ldr	r2, [pc, #16]	@ (800547c <HAL_RCC_GetPCLK2Freq+0x28>)
 800546a:	5cd3      	ldrb	r3, [r2, r3]
 800546c:	40d9      	lsrs	r1, r3
 800546e:	000b      	movs	r3, r1
}
 8005470:	0018      	movs	r0, r3
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
 8005476:	46c0      	nop			@ (mov r8, r8)
 8005478:	40021000 	.word	0x40021000
 800547c:	0800a9cc 	.word	0x0800a9cc

08005480 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b086      	sub	sp, #24
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8005488:	2317      	movs	r3, #23
 800548a:	18fb      	adds	r3, r7, r3
 800548c:	2200      	movs	r2, #0
 800548e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	2220      	movs	r2, #32
 8005496:	4013      	ands	r3, r2
 8005498:	d106      	bne.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681a      	ldr	r2, [r3, #0]
 800549e:	2380      	movs	r3, #128	@ 0x80
 80054a0:	011b      	lsls	r3, r3, #4
 80054a2:	4013      	ands	r3, r2
 80054a4:	d100      	bne.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x28>
 80054a6:	e104      	b.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80054a8:	4bb9      	ldr	r3, [pc, #740]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80054aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054ac:	2380      	movs	r3, #128	@ 0x80
 80054ae:	055b      	lsls	r3, r3, #21
 80054b0:	4013      	ands	r3, r2
 80054b2:	d10a      	bne.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80054b4:	4bb6      	ldr	r3, [pc, #728]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80054b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054b8:	4bb5      	ldr	r3, [pc, #724]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80054ba:	2180      	movs	r1, #128	@ 0x80
 80054bc:	0549      	lsls	r1, r1, #21
 80054be:	430a      	orrs	r2, r1
 80054c0:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80054c2:	2317      	movs	r3, #23
 80054c4:	18fb      	adds	r3, r7, r3
 80054c6:	2201      	movs	r2, #1
 80054c8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054ca:	4bb2      	ldr	r3, [pc, #712]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	2380      	movs	r3, #128	@ 0x80
 80054d0:	005b      	lsls	r3, r3, #1
 80054d2:	4013      	ands	r3, r2
 80054d4:	d11a      	bne.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80054d6:	4baf      	ldr	r3, [pc, #700]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80054d8:	681a      	ldr	r2, [r3, #0]
 80054da:	4bae      	ldr	r3, [pc, #696]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 80054dc:	2180      	movs	r1, #128	@ 0x80
 80054de:	0049      	lsls	r1, r1, #1
 80054e0:	430a      	orrs	r2, r1
 80054e2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80054e4:	f7fe fbd4 	bl	8003c90 <HAL_GetTick>
 80054e8:	0003      	movs	r3, r0
 80054ea:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80054ec:	e008      	b.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80054ee:	f7fe fbcf 	bl	8003c90 <HAL_GetTick>
 80054f2:	0002      	movs	r2, r0
 80054f4:	693b      	ldr	r3, [r7, #16]
 80054f6:	1ad3      	subs	r3, r2, r3
 80054f8:	2b64      	cmp	r3, #100	@ 0x64
 80054fa:	d901      	bls.n	8005500 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80054fc:	2303      	movs	r3, #3
 80054fe:	e143      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x308>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005500:	4ba4      	ldr	r3, [pc, #656]	@ (8005794 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	2380      	movs	r3, #128	@ 0x80
 8005506:	005b      	lsls	r3, r3, #1
 8005508:	4013      	ands	r3, r2
 800550a:	d0f0      	beq.n	80054ee <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800550c:	4ba0      	ldr	r3, [pc, #640]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800550e:	681a      	ldr	r2, [r3, #0]
 8005510:	23c0      	movs	r3, #192	@ 0xc0
 8005512:	039b      	lsls	r3, r3, #14
 8005514:	4013      	ands	r3, r2
 8005516:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	685a      	ldr	r2, [r3, #4]
 800551c:	23c0      	movs	r3, #192	@ 0xc0
 800551e:	039b      	lsls	r3, r3, #14
 8005520:	4013      	ands	r3, r2
 8005522:	68fa      	ldr	r2, [r7, #12]
 8005524:	429a      	cmp	r2, r3
 8005526:	d107      	bne.n	8005538 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	689a      	ldr	r2, [r3, #8]
 800552c:	23c0      	movs	r3, #192	@ 0xc0
 800552e:	039b      	lsls	r3, r3, #14
 8005530:	4013      	ands	r3, r2
 8005532:	68fa      	ldr	r2, [r7, #12]
 8005534:	429a      	cmp	r2, r3
 8005536:	d013      	beq.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685a      	ldr	r2, [r3, #4]
 800553c:	23c0      	movs	r3, #192	@ 0xc0
 800553e:	029b      	lsls	r3, r3, #10
 8005540:	401a      	ands	r2, r3
 8005542:	23c0      	movs	r3, #192	@ 0xc0
 8005544:	029b      	lsls	r3, r3, #10
 8005546:	429a      	cmp	r2, r3
 8005548:	d10a      	bne.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800554a:	4b91      	ldr	r3, [pc, #580]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	2380      	movs	r3, #128	@ 0x80
 8005550:	029b      	lsls	r3, r3, #10
 8005552:	401a      	ands	r2, r3
 8005554:	2380      	movs	r3, #128	@ 0x80
 8005556:	029b      	lsls	r3, r3, #10
 8005558:	429a      	cmp	r2, r3
 800555a:	d101      	bne.n	8005560 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	e113      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x308>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8005560:	4b8b      	ldr	r3, [pc, #556]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005562:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005564:	23c0      	movs	r3, #192	@ 0xc0
 8005566:	029b      	lsls	r3, r3, #10
 8005568:	4013      	ands	r3, r2
 800556a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d049      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	685a      	ldr	r2, [r3, #4]
 8005576:	23c0      	movs	r3, #192	@ 0xc0
 8005578:	029b      	lsls	r3, r3, #10
 800557a:	4013      	ands	r3, r2
 800557c:	68fa      	ldr	r2, [r7, #12]
 800557e:	429a      	cmp	r2, r3
 8005580:	d004      	beq.n	800558c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	2220      	movs	r2, #32
 8005588:	4013      	ands	r3, r2
 800558a:	d10d      	bne.n	80055a8 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	689a      	ldr	r2, [r3, #8]
 8005590:	23c0      	movs	r3, #192	@ 0xc0
 8005592:	029b      	lsls	r3, r3, #10
 8005594:	4013      	ands	r3, r2
 8005596:	68fa      	ldr	r2, [r7, #12]
 8005598:	429a      	cmp	r2, r3
 800559a:	d034      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681a      	ldr	r2, [r3, #0]
 80055a0:	2380      	movs	r3, #128	@ 0x80
 80055a2:	011b      	lsls	r3, r3, #4
 80055a4:	4013      	ands	r3, r2
 80055a6:	d02e      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80055a8:	4b79      	ldr	r3, [pc, #484]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80055aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055ac:	4a7a      	ldr	r2, [pc, #488]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80055ae:	4013      	ands	r3, r2
 80055b0:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80055b2:	4b77      	ldr	r3, [pc, #476]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80055b4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055b6:	4b76      	ldr	r3, [pc, #472]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80055b8:	2180      	movs	r1, #128	@ 0x80
 80055ba:	0309      	lsls	r1, r1, #12
 80055bc:	430a      	orrs	r2, r1
 80055be:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80055c0:	4b73      	ldr	r3, [pc, #460]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80055c2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055c4:	4b72      	ldr	r3, [pc, #456]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80055c6:	4975      	ldr	r1, [pc, #468]	@ (800579c <HAL_RCCEx_PeriphCLKConfig+0x31c>)
 80055c8:	400a      	ands	r2, r1
 80055ca:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80055cc:	4b70      	ldr	r3, [pc, #448]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80055ce:	68fa      	ldr	r2, [r7, #12]
 80055d0:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80055d2:	68fa      	ldr	r2, [r7, #12]
 80055d4:	2380      	movs	r3, #128	@ 0x80
 80055d6:	005b      	lsls	r3, r3, #1
 80055d8:	4013      	ands	r3, r2
 80055da:	d014      	beq.n	8005606 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80055dc:	f7fe fb58 	bl	8003c90 <HAL_GetTick>
 80055e0:	0003      	movs	r3, r0
 80055e2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80055e4:	e009      	b.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055e6:	f7fe fb53 	bl	8003c90 <HAL_GetTick>
 80055ea:	0002      	movs	r2, r0
 80055ec:	693b      	ldr	r3, [r7, #16]
 80055ee:	1ad3      	subs	r3, r2, r3
 80055f0:	4a6b      	ldr	r2, [pc, #428]	@ (80057a0 <HAL_RCCEx_PeriphCLKConfig+0x320>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d901      	bls.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80055f6:	2303      	movs	r3, #3
 80055f8:	e0c6      	b.n	8005788 <HAL_RCCEx_PeriphCLKConfig+0x308>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80055fa:	4b65      	ldr	r3, [pc, #404]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80055fc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80055fe:	2380      	movs	r3, #128	@ 0x80
 8005600:	009b      	lsls	r3, r3, #2
 8005602:	4013      	ands	r3, r2
 8005604:	d0ef      	beq.n	80055e6 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	2380      	movs	r3, #128	@ 0x80
 800560c:	011b      	lsls	r3, r3, #4
 800560e:	4013      	ands	r3, r2
 8005610:	d01f      	beq.n	8005652 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	689a      	ldr	r2, [r3, #8]
 8005616:	23c0      	movs	r3, #192	@ 0xc0
 8005618:	029b      	lsls	r3, r3, #10
 800561a:	401a      	ands	r2, r3
 800561c:	23c0      	movs	r3, #192	@ 0xc0
 800561e:	029b      	lsls	r3, r3, #10
 8005620:	429a      	cmp	r2, r3
 8005622:	d10c      	bne.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8005624:	4b5a      	ldr	r3, [pc, #360]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a5e      	ldr	r2, [pc, #376]	@ (80057a4 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 800562a:	4013      	ands	r3, r2
 800562c:	0019      	movs	r1, r3
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	689a      	ldr	r2, [r3, #8]
 8005632:	23c0      	movs	r3, #192	@ 0xc0
 8005634:	039b      	lsls	r3, r3, #14
 8005636:	401a      	ands	r2, r3
 8005638:	4b55      	ldr	r3, [pc, #340]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800563a:	430a      	orrs	r2, r1
 800563c:	601a      	str	r2, [r3, #0]
 800563e:	4b54      	ldr	r3, [pc, #336]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005640:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	689a      	ldr	r2, [r3, #8]
 8005646:	23c0      	movs	r3, #192	@ 0xc0
 8005648:	029b      	lsls	r3, r3, #10
 800564a:	401a      	ands	r2, r3
 800564c:	4b50      	ldr	r3, [pc, #320]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800564e:	430a      	orrs	r2, r1
 8005650:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	2220      	movs	r2, #32
 8005658:	4013      	ands	r3, r2
 800565a:	d01f      	beq.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	685a      	ldr	r2, [r3, #4]
 8005660:	23c0      	movs	r3, #192	@ 0xc0
 8005662:	029b      	lsls	r3, r3, #10
 8005664:	401a      	ands	r2, r3
 8005666:	23c0      	movs	r3, #192	@ 0xc0
 8005668:	029b      	lsls	r3, r3, #10
 800566a:	429a      	cmp	r2, r3
 800566c:	d10c      	bne.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800566e:	4b48      	ldr	r3, [pc, #288]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	4a4c      	ldr	r2, [pc, #304]	@ (80057a4 <HAL_RCCEx_PeriphCLKConfig+0x324>)
 8005674:	4013      	ands	r3, r2
 8005676:	0019      	movs	r1, r3
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	685a      	ldr	r2, [r3, #4]
 800567c:	23c0      	movs	r3, #192	@ 0xc0
 800567e:	039b      	lsls	r3, r3, #14
 8005680:	401a      	ands	r2, r3
 8005682:	4b43      	ldr	r3, [pc, #268]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005684:	430a      	orrs	r2, r1
 8005686:	601a      	str	r2, [r3, #0]
 8005688:	4b41      	ldr	r3, [pc, #260]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 800568a:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	685a      	ldr	r2, [r3, #4]
 8005690:	23c0      	movs	r3, #192	@ 0xc0
 8005692:	029b      	lsls	r3, r3, #10
 8005694:	401a      	ands	r2, r3
 8005696:	4b3e      	ldr	r3, [pc, #248]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005698:	430a      	orrs	r2, r1
 800569a:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800569c:	2317      	movs	r3, #23
 800569e:	18fb      	adds	r3, r7, r3
 80056a0:	781b      	ldrb	r3, [r3, #0]
 80056a2:	2b01      	cmp	r3, #1
 80056a4:	d105      	bne.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80056a6:	4b3a      	ldr	r3, [pc, #232]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80056a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056aa:	4b39      	ldr	r3, [pc, #228]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80056ac:	493e      	ldr	r1, [pc, #248]	@ (80057a8 <HAL_RCCEx_PeriphCLKConfig+0x328>)
 80056ae:	400a      	ands	r2, r1
 80056b0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	2201      	movs	r2, #1
 80056b8:	4013      	ands	r3, r2
 80056ba:	d009      	beq.n	80056d0 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80056bc:	4b34      	ldr	r3, [pc, #208]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80056be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056c0:	2203      	movs	r2, #3
 80056c2:	4393      	bics	r3, r2
 80056c4:	0019      	movs	r1, r3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	68da      	ldr	r2, [r3, #12]
 80056ca:	4b31      	ldr	r3, [pc, #196]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80056cc:	430a      	orrs	r2, r1
 80056ce:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	2202      	movs	r2, #2
 80056d6:	4013      	ands	r3, r2
 80056d8:	d009      	beq.n	80056ee <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80056da:	4b2d      	ldr	r3, [pc, #180]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80056dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056de:	220c      	movs	r2, #12
 80056e0:	4393      	bics	r3, r2
 80056e2:	0019      	movs	r1, r3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	691a      	ldr	r2, [r3, #16]
 80056e8:	4b29      	ldr	r3, [pc, #164]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80056ea:	430a      	orrs	r2, r1
 80056ec:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	2204      	movs	r2, #4
 80056f4:	4013      	ands	r3, r2
 80056f6:	d009      	beq.n	800570c <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80056f8:	4b25      	ldr	r3, [pc, #148]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80056fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056fc:	4a2b      	ldr	r2, [pc, #172]	@ (80057ac <HAL_RCCEx_PeriphCLKConfig+0x32c>)
 80056fe:	4013      	ands	r3, r2
 8005700:	0019      	movs	r1, r3
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	695a      	ldr	r2, [r3, #20]
 8005706:	4b22      	ldr	r3, [pc, #136]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005708:	430a      	orrs	r2, r1
 800570a:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	2208      	movs	r2, #8
 8005712:	4013      	ands	r3, r2
 8005714:	d009      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005716:	4b1e      	ldr	r3, [pc, #120]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005718:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800571a:	4a25      	ldr	r2, [pc, #148]	@ (80057b0 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800571c:	4013      	ands	r3, r2
 800571e:	0019      	movs	r1, r3
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	699a      	ldr	r2, [r3, #24]
 8005724:	4b1a      	ldr	r3, [pc, #104]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005726:	430a      	orrs	r2, r1
 8005728:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	2380      	movs	r3, #128	@ 0x80
 8005730:	005b      	lsls	r3, r3, #1
 8005732:	4013      	ands	r3, r2
 8005734:	d009      	beq.n	800574a <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005736:	4b16      	ldr	r3, [pc, #88]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005738:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800573a:	4a17      	ldr	r2, [pc, #92]	@ (8005798 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 800573c:	4013      	ands	r3, r2
 800573e:	0019      	movs	r1, r3
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	69da      	ldr	r2, [r3, #28]
 8005744:	4b12      	ldr	r3, [pc, #72]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005746:	430a      	orrs	r2, r1
 8005748:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	2240      	movs	r2, #64	@ 0x40
 8005750:	4013      	ands	r3, r2
 8005752:	d009      	beq.n	8005768 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005754:	4b0e      	ldr	r3, [pc, #56]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005756:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005758:	4a16      	ldr	r2, [pc, #88]	@ (80057b4 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 800575a:	4013      	ands	r3, r2
 800575c:	0019      	movs	r1, r3
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005762:	4b0b      	ldr	r3, [pc, #44]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005764:	430a      	orrs	r2, r1
 8005766:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	2280      	movs	r2, #128	@ 0x80
 800576e:	4013      	ands	r3, r2
 8005770:	d009      	beq.n	8005786 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8005772:	4b07      	ldr	r3, [pc, #28]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005774:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005776:	4a10      	ldr	r2, [pc, #64]	@ (80057b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8005778:	4013      	ands	r3, r2
 800577a:	0019      	movs	r1, r3
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6a1a      	ldr	r2, [r3, #32]
 8005780:	4b03      	ldr	r3, [pc, #12]	@ (8005790 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8005782:	430a      	orrs	r2, r1
 8005784:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8005786:	2300      	movs	r3, #0
}
 8005788:	0018      	movs	r0, r3
 800578a:	46bd      	mov	sp, r7
 800578c:	b006      	add	sp, #24
 800578e:	bd80      	pop	{r7, pc}
 8005790:	40021000 	.word	0x40021000
 8005794:	40007000 	.word	0x40007000
 8005798:	fffcffff 	.word	0xfffcffff
 800579c:	fff7ffff 	.word	0xfff7ffff
 80057a0:	00001388 	.word	0x00001388
 80057a4:	ffcfffff 	.word	0xffcfffff
 80057a8:	efffffff 	.word	0xefffffff
 80057ac:	fffff3ff 	.word	0xfffff3ff
 80057b0:	ffffcfff 	.word	0xffffcfff
 80057b4:	fbffffff 	.word	0xfbffffff
 80057b8:	fff3ffff 	.word	0xfff3ffff

080057bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b082      	sub	sp, #8
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d101      	bne.n	80057ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	e083      	b.n	80058d6 <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d109      	bne.n	80057ea <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	685a      	ldr	r2, [r3, #4]
 80057da:	2382      	movs	r3, #130	@ 0x82
 80057dc:	005b      	lsls	r3, r3, #1
 80057de:	429a      	cmp	r2, r3
 80057e0:	d009      	beq.n	80057f6 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2200      	movs	r2, #0
 80057e6:	61da      	str	r2, [r3, #28]
 80057e8:	e005      	b.n	80057f6 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2251      	movs	r2, #81	@ 0x51
 8005800:	5c9b      	ldrb	r3, [r3, r2]
 8005802:	b2db      	uxtb	r3, r3
 8005804:	2b00      	cmp	r3, #0
 8005806:	d107      	bne.n	8005818 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2250      	movs	r2, #80	@ 0x50
 800580c:	2100      	movs	r1, #0
 800580e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	0018      	movs	r0, r3
 8005814:	f7fe f80a 	bl	800382c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2251      	movs	r2, #81	@ 0x51
 800581c:	2102      	movs	r1, #2
 800581e:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	2140      	movs	r1, #64	@ 0x40
 800582c:	438a      	bics	r2, r1
 800582e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	685a      	ldr	r2, [r3, #4]
 8005834:	2382      	movs	r3, #130	@ 0x82
 8005836:	005b      	lsls	r3, r3, #1
 8005838:	401a      	ands	r2, r3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6899      	ldr	r1, [r3, #8]
 800583e:	2384      	movs	r3, #132	@ 0x84
 8005840:	021b      	lsls	r3, r3, #8
 8005842:	400b      	ands	r3, r1
 8005844:	431a      	orrs	r2, r3
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	68d9      	ldr	r1, [r3, #12]
 800584a:	2380      	movs	r3, #128	@ 0x80
 800584c:	011b      	lsls	r3, r3, #4
 800584e:	400b      	ands	r3, r1
 8005850:	431a      	orrs	r2, r3
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	691b      	ldr	r3, [r3, #16]
 8005856:	2102      	movs	r1, #2
 8005858:	400b      	ands	r3, r1
 800585a:	431a      	orrs	r2, r3
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	695b      	ldr	r3, [r3, #20]
 8005860:	2101      	movs	r1, #1
 8005862:	400b      	ands	r3, r1
 8005864:	431a      	orrs	r2, r3
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6999      	ldr	r1, [r3, #24]
 800586a:	2380      	movs	r3, #128	@ 0x80
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	400b      	ands	r3, r1
 8005870:	431a      	orrs	r2, r3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	69db      	ldr	r3, [r3, #28]
 8005876:	2138      	movs	r1, #56	@ 0x38
 8005878:	400b      	ands	r3, r1
 800587a:	431a      	orrs	r2, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6a1b      	ldr	r3, [r3, #32]
 8005880:	2180      	movs	r1, #128	@ 0x80
 8005882:	400b      	ands	r3, r1
 8005884:	431a      	orrs	r2, r3
 8005886:	0011      	movs	r1, r2
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800588c:	2380      	movs	r3, #128	@ 0x80
 800588e:	019b      	lsls	r3, r3, #6
 8005890:	401a      	ands	r2, r3
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	430a      	orrs	r2, r1
 8005898:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	699b      	ldr	r3, [r3, #24]
 800589e:	0c1b      	lsrs	r3, r3, #16
 80058a0:	2204      	movs	r2, #4
 80058a2:	4013      	ands	r3, r2
 80058a4:	0019      	movs	r1, r3
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058aa:	2210      	movs	r2, #16
 80058ac:	401a      	ands	r2, r3
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	430a      	orrs	r2, r1
 80058b4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	69da      	ldr	r2, [r3, #28]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	4907      	ldr	r1, [pc, #28]	@ (80058e0 <HAL_SPI_Init+0x124>)
 80058c2:	400a      	ands	r2, r1
 80058c4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2251      	movs	r2, #81	@ 0x51
 80058d0:	2101      	movs	r1, #1
 80058d2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80058d4:	2300      	movs	r3, #0
}
 80058d6:	0018      	movs	r0, r3
 80058d8:	46bd      	mov	sp, r7
 80058da:	b002      	add	sp, #8
 80058dc:	bd80      	pop	{r7, pc}
 80058de:	46c0      	nop			@ (mov r8, r8)
 80058e0:	fffff7ff 	.word	0xfffff7ff

080058e4 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b088      	sub	sp, #32
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	603b      	str	r3, [r7, #0]
 80058f0:	1dbb      	adds	r3, r7, #6
 80058f2:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058f4:	f7fe f9cc 	bl	8003c90 <HAL_GetTick>
 80058f8:	0003      	movs	r3, r0
 80058fa:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80058fc:	231a      	movs	r3, #26
 80058fe:	18fb      	adds	r3, r7, r3
 8005900:	1dba      	adds	r2, r7, #6
 8005902:	8812      	ldrh	r2, [r2, #0]
 8005904:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	2251      	movs	r2, #81	@ 0x51
 800590a:	5c9b      	ldrb	r3, [r3, r2]
 800590c:	b2db      	uxtb	r3, r3
 800590e:	2b01      	cmp	r3, #1
 8005910:	d001      	beq.n	8005916 <HAL_SPI_Transmit+0x32>
  {
    return HAL_BUSY;
 8005912:	2302      	movs	r3, #2
 8005914:	e132      	b.n	8005b7c <HAL_SPI_Transmit+0x298>
  }

  if ((pData == NULL) || (Size == 0U))
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	2b00      	cmp	r3, #0
 800591a:	d003      	beq.n	8005924 <HAL_SPI_Transmit+0x40>
 800591c:	1dbb      	adds	r3, r7, #6
 800591e:	881b      	ldrh	r3, [r3, #0]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d101      	bne.n	8005928 <HAL_SPI_Transmit+0x44>
  {
    return HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	e129      	b.n	8005b7c <HAL_SPI_Transmit+0x298>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	2250      	movs	r2, #80	@ 0x50
 800592c:	5c9b      	ldrb	r3, [r3, r2]
 800592e:	2b01      	cmp	r3, #1
 8005930:	d101      	bne.n	8005936 <HAL_SPI_Transmit+0x52>
 8005932:	2302      	movs	r3, #2
 8005934:	e122      	b.n	8005b7c <HAL_SPI_Transmit+0x298>
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2250      	movs	r2, #80	@ 0x50
 800593a:	2101      	movs	r1, #1
 800593c:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2251      	movs	r2, #81	@ 0x51
 8005942:	2103      	movs	r1, #3
 8005944:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2200      	movs	r2, #0
 800594a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	68ba      	ldr	r2, [r7, #8]
 8005950:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	1dba      	adds	r2, r7, #6
 8005956:	8812      	ldrh	r2, [r2, #0]
 8005958:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	1dba      	adds	r2, r7, #6
 800595e:	8812      	ldrh	r2, [r2, #0]
 8005960:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2200      	movs	r2, #0
 8005966:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2200      	movs	r2, #0
 8005972:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	2200      	movs	r2, #0
 8005978:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	2200      	movs	r2, #0
 800597e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	689a      	ldr	r2, [r3, #8]
 8005984:	2380      	movs	r3, #128	@ 0x80
 8005986:	021b      	lsls	r3, r3, #8
 8005988:	429a      	cmp	r2, r3
 800598a:	d110      	bne.n	80059ae <HAL_SPI_Transmit+0xca>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	681a      	ldr	r2, [r3, #0]
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	2140      	movs	r1, #64	@ 0x40
 8005998:	438a      	bics	r2, r1
 800599a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	2180      	movs	r1, #128	@ 0x80
 80059a8:	01c9      	lsls	r1, r1, #7
 80059aa:	430a      	orrs	r2, r1
 80059ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	2240      	movs	r2, #64	@ 0x40
 80059b6:	4013      	ands	r3, r2
 80059b8:	2b40      	cmp	r3, #64	@ 0x40
 80059ba:	d007      	beq.n	80059cc <HAL_SPI_Transmit+0xe8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	681a      	ldr	r2, [r3, #0]
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2140      	movs	r1, #64	@ 0x40
 80059c8:	430a      	orrs	r2, r1
 80059ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	68da      	ldr	r2, [r3, #12]
 80059d0:	2380      	movs	r3, #128	@ 0x80
 80059d2:	011b      	lsls	r3, r3, #4
 80059d4:	429a      	cmp	r2, r3
 80059d6:	d153      	bne.n	8005a80 <HAL_SPI_Transmit+0x19c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	685b      	ldr	r3, [r3, #4]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d004      	beq.n	80059ea <HAL_SPI_Transmit+0x106>
 80059e0:	231a      	movs	r3, #26
 80059e2:	18fb      	adds	r3, r7, r3
 80059e4:	881b      	ldrh	r3, [r3, #0]
 80059e6:	2b01      	cmp	r3, #1
 80059e8:	d144      	bne.n	8005a74 <HAL_SPI_Transmit+0x190>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ee:	881a      	ldrh	r2, [r3, #0]
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059fa:	1c9a      	adds	r2, r3, #2
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a04:	b29b      	uxth	r3, r3
 8005a06:	3b01      	subs	r3, #1
 8005a08:	b29a      	uxth	r2, r3
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005a0e:	e031      	b.n	8005a74 <HAL_SPI_Transmit+0x190>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	689b      	ldr	r3, [r3, #8]
 8005a16:	2202      	movs	r2, #2
 8005a18:	4013      	ands	r3, r2
 8005a1a:	2b02      	cmp	r3, #2
 8005a1c:	d112      	bne.n	8005a44 <HAL_SPI_Transmit+0x160>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a22:	881a      	ldrh	r2, [r3, #0]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a2e:	1c9a      	adds	r2, r3, #2
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a38:	b29b      	uxth	r3, r3
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	b29a      	uxth	r2, r3
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005a42:	e017      	b.n	8005a74 <HAL_SPI_Transmit+0x190>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005a44:	f7fe f924 	bl	8003c90 <HAL_GetTick>
 8005a48:	0002      	movs	r2, r0
 8005a4a:	69fb      	ldr	r3, [r7, #28]
 8005a4c:	1ad3      	subs	r3, r2, r3
 8005a4e:	683a      	ldr	r2, [r7, #0]
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d802      	bhi.n	8005a5a <HAL_SPI_Transmit+0x176>
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	3301      	adds	r3, #1
 8005a58:	d102      	bne.n	8005a60 <HAL_SPI_Transmit+0x17c>
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d109      	bne.n	8005a74 <HAL_SPI_Transmit+0x190>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2251      	movs	r2, #81	@ 0x51
 8005a64:	2101      	movs	r1, #1
 8005a66:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2250      	movs	r2, #80	@ 0x50
 8005a6c:	2100      	movs	r1, #0
 8005a6e:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8005a70:	2303      	movs	r3, #3
 8005a72:	e083      	b.n	8005b7c <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a78:	b29b      	uxth	r3, r3
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d1c8      	bne.n	8005a10 <HAL_SPI_Transmit+0x12c>
 8005a7e:	e054      	b.n	8005b2a <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d004      	beq.n	8005a92 <HAL_SPI_Transmit+0x1ae>
 8005a88:	231a      	movs	r3, #26
 8005a8a:	18fb      	adds	r3, r7, r3
 8005a8c:	881b      	ldrh	r3, [r3, #0]
 8005a8e:	2b01      	cmp	r3, #1
 8005a90:	d146      	bne.n	8005b20 <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	330c      	adds	r3, #12
 8005a9c:	7812      	ldrb	r2, [r2, #0]
 8005a9e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005aa4:	1c5a      	adds	r2, r3, #1
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	b29a      	uxth	r2, r3
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005ab8:	e032      	b.n	8005b20 <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	2202      	movs	r2, #2
 8005ac2:	4013      	ands	r3, r2
 8005ac4:	2b02      	cmp	r3, #2
 8005ac6:	d113      	bne.n	8005af0 <HAL_SPI_Transmit+0x20c>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	330c      	adds	r3, #12
 8005ad2:	7812      	ldrb	r2, [r2, #0]
 8005ad4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ada:	1c5a      	adds	r2, r3, #1
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ae4:	b29b      	uxth	r3, r3
 8005ae6:	3b01      	subs	r3, #1
 8005ae8:	b29a      	uxth	r2, r3
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005aee:	e017      	b.n	8005b20 <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005af0:	f7fe f8ce 	bl	8003c90 <HAL_GetTick>
 8005af4:	0002      	movs	r2, r0
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	1ad3      	subs	r3, r2, r3
 8005afa:	683a      	ldr	r2, [r7, #0]
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d802      	bhi.n	8005b06 <HAL_SPI_Transmit+0x222>
 8005b00:	683b      	ldr	r3, [r7, #0]
 8005b02:	3301      	adds	r3, #1
 8005b04:	d102      	bne.n	8005b0c <HAL_SPI_Transmit+0x228>
 8005b06:	683b      	ldr	r3, [r7, #0]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d109      	bne.n	8005b20 <HAL_SPI_Transmit+0x23c>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	2251      	movs	r2, #81	@ 0x51
 8005b10:	2101      	movs	r1, #1
 8005b12:	5499      	strb	r1, [r3, r2]
          __HAL_UNLOCK(hspi);
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	2250      	movs	r2, #80	@ 0x50
 8005b18:	2100      	movs	r1, #0
 8005b1a:	5499      	strb	r1, [r3, r2]
          return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e02d      	b.n	8005b7c <HAL_SPI_Transmit+0x298>
    while (hspi->TxXferCount > 0U)
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b24:	b29b      	uxth	r3, r3
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1c7      	bne.n	8005aba <HAL_SPI_Transmit+0x1d6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b2a:	69fa      	ldr	r2, [r7, #28]
 8005b2c:	6839      	ldr	r1, [r7, #0]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	0018      	movs	r0, r3
 8005b32:	f000 f8b5 	bl	8005ca0 <SPI_EndRxTxTransaction>
 8005b36:	1e03      	subs	r3, r0, #0
 8005b38:	d002      	beq.n	8005b40 <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	2220      	movs	r2, #32
 8005b3e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d10a      	bne.n	8005b5e <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b48:	2300      	movs	r3, #0
 8005b4a:	617b      	str	r3, [r7, #20]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	617b      	str	r3, [r7, #20]
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	689b      	ldr	r3, [r3, #8]
 8005b5a:	617b      	str	r3, [r7, #20]
 8005b5c:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2251      	movs	r2, #81	@ 0x51
 8005b62:	2101      	movs	r1, #1
 8005b64:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	2250      	movs	r2, #80	@ 0x50
 8005b6a:	2100      	movs	r1, #0
 8005b6c:	5499      	strb	r1, [r3, r2]

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <HAL_SPI_Transmit+0x296>
  {
    return HAL_ERROR;
 8005b76:	2301      	movs	r3, #1
 8005b78:	e000      	b.n	8005b7c <HAL_SPI_Transmit+0x298>
  }
  else
  {
    return HAL_OK;
 8005b7a:	2300      	movs	r3, #0
  }
}
 8005b7c:	0018      	movs	r0, r3
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	b008      	add	sp, #32
 8005b82:	bd80      	pop	{r7, pc}

08005b84 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b088      	sub	sp, #32
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	60f8      	str	r0, [r7, #12]
 8005b8c:	60b9      	str	r1, [r7, #8]
 8005b8e:	603b      	str	r3, [r7, #0]
 8005b90:	1dfb      	adds	r3, r7, #7
 8005b92:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005b94:	f7fe f87c 	bl	8003c90 <HAL_GetTick>
 8005b98:	0002      	movs	r2, r0
 8005b9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b9c:	1a9b      	subs	r3, r3, r2
 8005b9e:	683a      	ldr	r2, [r7, #0]
 8005ba0:	18d3      	adds	r3, r2, r3
 8005ba2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005ba4:	f7fe f874 	bl	8003c90 <HAL_GetTick>
 8005ba8:	0003      	movs	r3, r0
 8005baa:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005bac:	4b3a      	ldr	r3, [pc, #232]	@ (8005c98 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	015b      	lsls	r3, r3, #5
 8005bb2:	0d1b      	lsrs	r3, r3, #20
 8005bb4:	69fa      	ldr	r2, [r7, #28]
 8005bb6:	4353      	muls	r3, r2
 8005bb8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005bba:	e059      	b.n	8005c70 <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005bbc:	683b      	ldr	r3, [r7, #0]
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	d056      	beq.n	8005c70 <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005bc2:	f7fe f865 	bl	8003c90 <HAL_GetTick>
 8005bc6:	0002      	movs	r2, r0
 8005bc8:	69bb      	ldr	r3, [r7, #24]
 8005bca:	1ad3      	subs	r3, r2, r3
 8005bcc:	69fa      	ldr	r2, [r7, #28]
 8005bce:	429a      	cmp	r2, r3
 8005bd0:	d902      	bls.n	8005bd8 <SPI_WaitFlagStateUntilTimeout+0x54>
 8005bd2:	69fb      	ldr	r3, [r7, #28]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d142      	bne.n	8005c5e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	685a      	ldr	r2, [r3, #4]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	21e0      	movs	r1, #224	@ 0xe0
 8005be4:	438a      	bics	r2, r1
 8005be6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	685a      	ldr	r2, [r3, #4]
 8005bec:	2382      	movs	r3, #130	@ 0x82
 8005bee:	005b      	lsls	r3, r3, #1
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d113      	bne.n	8005c1c <SPI_WaitFlagStateUntilTimeout+0x98>
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	689a      	ldr	r2, [r3, #8]
 8005bf8:	2380      	movs	r3, #128	@ 0x80
 8005bfa:	021b      	lsls	r3, r3, #8
 8005bfc:	429a      	cmp	r2, r3
 8005bfe:	d005      	beq.n	8005c0c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	689a      	ldr	r2, [r3, #8]
 8005c04:	2380      	movs	r3, #128	@ 0x80
 8005c06:	00db      	lsls	r3, r3, #3
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d107      	bne.n	8005c1c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	681a      	ldr	r2, [r3, #0]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	2140      	movs	r1, #64	@ 0x40
 8005c18:	438a      	bics	r2, r1
 8005c1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005c20:	2380      	movs	r3, #128	@ 0x80
 8005c22:	019b      	lsls	r3, r3, #6
 8005c24:	429a      	cmp	r2, r3
 8005c26:	d110      	bne.n	8005c4a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	491a      	ldr	r1, [pc, #104]	@ (8005c9c <SPI_WaitFlagStateUntilTimeout+0x118>)
 8005c34:	400a      	ands	r2, r1
 8005c36:	601a      	str	r2, [r3, #0]
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	681a      	ldr	r2, [r3, #0]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	2180      	movs	r1, #128	@ 0x80
 8005c44:	0189      	lsls	r1, r1, #6
 8005c46:	430a      	orrs	r2, r1
 8005c48:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2251      	movs	r2, #81	@ 0x51
 8005c4e:	2101      	movs	r1, #1
 8005c50:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2250      	movs	r2, #80	@ 0x50
 8005c56:	2100      	movs	r1, #0
 8005c58:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005c5a:	2303      	movs	r3, #3
 8005c5c:	e018      	b.n	8005c90 <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d102      	bne.n	8005c6a <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 8005c64:	2300      	movs	r3, #0
 8005c66:	61fb      	str	r3, [r7, #28]
 8005c68:	e002      	b.n	8005c70 <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	3b01      	subs	r3, #1
 8005c6e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	68ba      	ldr	r2, [r7, #8]
 8005c78:	4013      	ands	r3, r2
 8005c7a:	68ba      	ldr	r2, [r7, #8]
 8005c7c:	1ad3      	subs	r3, r2, r3
 8005c7e:	425a      	negs	r2, r3
 8005c80:	4153      	adcs	r3, r2
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	001a      	movs	r2, r3
 8005c86:	1dfb      	adds	r3, r7, #7
 8005c88:	781b      	ldrb	r3, [r3, #0]
 8005c8a:	429a      	cmp	r2, r3
 8005c8c:	d196      	bne.n	8005bbc <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005c8e:	2300      	movs	r3, #0
}
 8005c90:	0018      	movs	r0, r3
 8005c92:	46bd      	mov	sp, r7
 8005c94:	b008      	add	sp, #32
 8005c96:	bd80      	pop	{r7, pc}
 8005c98:	20000004 	.word	0x20000004
 8005c9c:	ffffdfff 	.word	0xffffdfff

08005ca0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ca0:	b580      	push	{r7, lr}
 8005ca2:	b088      	sub	sp, #32
 8005ca4:	af02      	add	r7, sp, #8
 8005ca6:	60f8      	str	r0, [r7, #12]
 8005ca8:	60b9      	str	r1, [r7, #8]
 8005caa:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005cac:	68ba      	ldr	r2, [r7, #8]
 8005cae:	68f8      	ldr	r0, [r7, #12]
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	9300      	str	r3, [sp, #0]
 8005cb4:	0013      	movs	r3, r2
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	2102      	movs	r1, #2
 8005cba:	f7ff ff63 	bl	8005b84 <SPI_WaitFlagStateUntilTimeout>
 8005cbe:	1e03      	subs	r3, r0, #0
 8005cc0:	d007      	beq.n	8005cd2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cc6:	2220      	movs	r2, #32
 8005cc8:	431a      	orrs	r2, r3
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005cce:	2303      	movs	r3, #3
 8005cd0:	e037      	b.n	8005d42 <SPI_EndRxTxTransaction+0xa2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8005cd2:	4b1e      	ldr	r3, [pc, #120]	@ (8005d4c <SPI_EndRxTxTransaction+0xac>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	491e      	ldr	r1, [pc, #120]	@ (8005d50 <SPI_EndRxTxTransaction+0xb0>)
 8005cd8:	0018      	movs	r0, r3
 8005cda:	f7fa fa31 	bl	8000140 <__udivsi3>
 8005cde:	0003      	movs	r3, r0
 8005ce0:	001a      	movs	r2, r3
 8005ce2:	0013      	movs	r3, r2
 8005ce4:	015b      	lsls	r3, r3, #5
 8005ce6:	1a9b      	subs	r3, r3, r2
 8005ce8:	009b      	lsls	r3, r3, #2
 8005cea:	189b      	adds	r3, r3, r2
 8005cec:	00db      	lsls	r3, r3, #3
 8005cee:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	685a      	ldr	r2, [r3, #4]
 8005cf4:	2382      	movs	r3, #130	@ 0x82
 8005cf6:	005b      	lsls	r3, r3, #1
 8005cf8:	429a      	cmp	r2, r3
 8005cfa:	d112      	bne.n	8005d22 <SPI_EndRxTxTransaction+0x82>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005cfc:	68ba      	ldr	r2, [r7, #8]
 8005cfe:	68f8      	ldr	r0, [r7, #12]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	9300      	str	r3, [sp, #0]
 8005d04:	0013      	movs	r3, r2
 8005d06:	2200      	movs	r2, #0
 8005d08:	2180      	movs	r1, #128	@ 0x80
 8005d0a:	f7ff ff3b 	bl	8005b84 <SPI_WaitFlagStateUntilTimeout>
 8005d0e:	1e03      	subs	r3, r0, #0
 8005d10:	d016      	beq.n	8005d40 <SPI_EndRxTxTransaction+0xa0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d16:	2220      	movs	r2, #32
 8005d18:	431a      	orrs	r2, r3
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005d1e:	2303      	movs	r3, #3
 8005d20:	e00f      	b.n	8005d42 <SPI_EndRxTxTransaction+0xa2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d00a      	beq.n	8005d3e <SPI_EndRxTxTransaction+0x9e>
      {
        break;
      }
      count--;
 8005d28:	697b      	ldr	r3, [r7, #20]
 8005d2a:	3b01      	subs	r3, #1
 8005d2c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	2280      	movs	r2, #128	@ 0x80
 8005d36:	4013      	ands	r3, r2
 8005d38:	2b80      	cmp	r3, #128	@ 0x80
 8005d3a:	d0f2      	beq.n	8005d22 <SPI_EndRxTxTransaction+0x82>
 8005d3c:	e000      	b.n	8005d40 <SPI_EndRxTxTransaction+0xa0>
        break;
 8005d3e:	46c0      	nop			@ (mov r8, r8)
  }

  return HAL_OK;
 8005d40:	2300      	movs	r3, #0
}
 8005d42:	0018      	movs	r0, r3
 8005d44:	46bd      	mov	sp, r7
 8005d46:	b006      	add	sp, #24
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	46c0      	nop			@ (mov r8, r8)
 8005d4c:	20000004 	.word	0x20000004
 8005d50:	016e3600 	.word	0x016e3600

08005d54 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b082      	sub	sp, #8
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d101      	bne.n	8005d66 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	e044      	b.n	8005df0 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d107      	bne.n	8005d7e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2278      	movs	r2, #120	@ 0x78
 8005d72:	2100      	movs	r1, #0
 8005d74:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	0018      	movs	r0, r3
 8005d7a:	f7fd fdbf 	bl	80038fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	2224      	movs	r2, #36	@ 0x24
 8005d82:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	2101      	movs	r1, #1
 8005d90:	438a      	bics	r2, r1
 8005d92:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d003      	beq.n	8005da4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	0018      	movs	r0, r3
 8005da0:	f000 fb6a 	bl	8006478 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	0018      	movs	r0, r3
 8005da8:	f000 f8c8 	bl	8005f3c <UART_SetConfig>
 8005dac:	0003      	movs	r3, r0
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d101      	bne.n	8005db6 <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	e01c      	b.n	8005df0 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	685a      	ldr	r2, [r3, #4]
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	490d      	ldr	r1, [pc, #52]	@ (8005df8 <HAL_UART_Init+0xa4>)
 8005dc2:	400a      	ands	r2, r1
 8005dc4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	689a      	ldr	r2, [r3, #8]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	212a      	movs	r1, #42	@ 0x2a
 8005dd2:	438a      	bics	r2, r1
 8005dd4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681a      	ldr	r2, [r3, #0]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	2101      	movs	r1, #1
 8005de2:	430a      	orrs	r2, r1
 8005de4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	0018      	movs	r0, r3
 8005dea:	f000 fbf9 	bl	80065e0 <UART_CheckIdleState>
 8005dee:	0003      	movs	r3, r0
}
 8005df0:	0018      	movs	r0, r3
 8005df2:	46bd      	mov	sp, r7
 8005df4:	b002      	add	sp, #8
 8005df6:	bd80      	pop	{r7, pc}
 8005df8:	ffffb7ff 	.word	0xffffb7ff

08005dfc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b08a      	sub	sp, #40	@ 0x28
 8005e00:	af02      	add	r7, sp, #8
 8005e02:	60f8      	str	r0, [r7, #12]
 8005e04:	60b9      	str	r1, [r7, #8]
 8005e06:	603b      	str	r3, [r7, #0]
 8005e08:	1dbb      	adds	r3, r7, #6
 8005e0a:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005e10:	2b20      	cmp	r3, #32
 8005e12:	d000      	beq.n	8005e16 <HAL_UART_Transmit+0x1a>
 8005e14:	e08c      	b.n	8005f30 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d003      	beq.n	8005e24 <HAL_UART_Transmit+0x28>
 8005e1c:	1dbb      	adds	r3, r7, #6
 8005e1e:	881b      	ldrh	r3, [r3, #0]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d101      	bne.n	8005e28 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	e084      	b.n	8005f32 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	689a      	ldr	r2, [r3, #8]
 8005e2c:	2380      	movs	r3, #128	@ 0x80
 8005e2e:	015b      	lsls	r3, r3, #5
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d109      	bne.n	8005e48 <HAL_UART_Transmit+0x4c>
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	691b      	ldr	r3, [r3, #16]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d105      	bne.n	8005e48 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	2201      	movs	r2, #1
 8005e40:	4013      	ands	r3, r2
 8005e42:	d001      	beq.n	8005e48 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8005e44:	2301      	movs	r3, #1
 8005e46:	e074      	b.n	8005f32 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2284      	movs	r2, #132	@ 0x84
 8005e4c:	2100      	movs	r1, #0
 8005e4e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2221      	movs	r2, #33	@ 0x21
 8005e54:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e56:	f7fd ff1b 	bl	8003c90 <HAL_GetTick>
 8005e5a:	0003      	movs	r3, r0
 8005e5c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	1dba      	adds	r2, r7, #6
 8005e62:	2150      	movs	r1, #80	@ 0x50
 8005e64:	8812      	ldrh	r2, [r2, #0]
 8005e66:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	1dba      	adds	r2, r7, #6
 8005e6c:	2152      	movs	r1, #82	@ 0x52
 8005e6e:	8812      	ldrh	r2, [r2, #0]
 8005e70:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	689a      	ldr	r2, [r3, #8]
 8005e76:	2380      	movs	r3, #128	@ 0x80
 8005e78:	015b      	lsls	r3, r3, #5
 8005e7a:	429a      	cmp	r2, r3
 8005e7c:	d108      	bne.n	8005e90 <HAL_UART_Transmit+0x94>
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	691b      	ldr	r3, [r3, #16]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d104      	bne.n	8005e90 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8005e86:	2300      	movs	r3, #0
 8005e88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	61bb      	str	r3, [r7, #24]
 8005e8e:	e003      	b.n	8005e98 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e94:	2300      	movs	r3, #0
 8005e96:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005e98:	e02f      	b.n	8005efa <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e9a:	697a      	ldr	r2, [r7, #20]
 8005e9c:	68f8      	ldr	r0, [r7, #12]
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	9300      	str	r3, [sp, #0]
 8005ea2:	0013      	movs	r3, r2
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	2180      	movs	r1, #128	@ 0x80
 8005ea8:	f000 fc42 	bl	8006730 <UART_WaitOnFlagUntilTimeout>
 8005eac:	1e03      	subs	r3, r0, #0
 8005eae:	d004      	beq.n	8005eba <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2220      	movs	r2, #32
 8005eb4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	e03b      	b.n	8005f32 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8005eba:	69fb      	ldr	r3, [r7, #28]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d10b      	bne.n	8005ed8 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ec0:	69bb      	ldr	r3, [r7, #24]
 8005ec2:	881b      	ldrh	r3, [r3, #0]
 8005ec4:	001a      	movs	r2, r3
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	05d2      	lsls	r2, r2, #23
 8005ecc:	0dd2      	lsrs	r2, r2, #23
 8005ece:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005ed0:	69bb      	ldr	r3, [r7, #24]
 8005ed2:	3302      	adds	r3, #2
 8005ed4:	61bb      	str	r3, [r7, #24]
 8005ed6:	e007      	b.n	8005ee8 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ed8:	69fb      	ldr	r3, [r7, #28]
 8005eda:	781a      	ldrb	r2, [r3, #0]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005ee2:	69fb      	ldr	r3, [r7, #28]
 8005ee4:	3301      	adds	r3, #1
 8005ee6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2252      	movs	r2, #82	@ 0x52
 8005eec:	5a9b      	ldrh	r3, [r3, r2]
 8005eee:	b29b      	uxth	r3, r3
 8005ef0:	3b01      	subs	r3, #1
 8005ef2:	b299      	uxth	r1, r3
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	2252      	movs	r2, #82	@ 0x52
 8005ef8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	2252      	movs	r2, #82	@ 0x52
 8005efe:	5a9b      	ldrh	r3, [r3, r2]
 8005f00:	b29b      	uxth	r3, r3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d1c9      	bne.n	8005e9a <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f06:	697a      	ldr	r2, [r7, #20]
 8005f08:	68f8      	ldr	r0, [r7, #12]
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	9300      	str	r3, [sp, #0]
 8005f0e:	0013      	movs	r3, r2
 8005f10:	2200      	movs	r2, #0
 8005f12:	2140      	movs	r1, #64	@ 0x40
 8005f14:	f000 fc0c 	bl	8006730 <UART_WaitOnFlagUntilTimeout>
 8005f18:	1e03      	subs	r3, r0, #0
 8005f1a:	d004      	beq.n	8005f26 <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	2220      	movs	r2, #32
 8005f20:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8005f22:	2303      	movs	r3, #3
 8005f24:	e005      	b.n	8005f32 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	2220      	movs	r2, #32
 8005f2a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	e000      	b.n	8005f32 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8005f30:	2302      	movs	r3, #2
  }
}
 8005f32:	0018      	movs	r0, r3
 8005f34:	46bd      	mov	sp, r7
 8005f36:	b008      	add	sp, #32
 8005f38:	bd80      	pop	{r7, pc}
	...

08005f3c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005f3c:	b5b0      	push	{r4, r5, r7, lr}
 8005f3e:	b08e      	sub	sp, #56	@ 0x38
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f44:	231a      	movs	r3, #26
 8005f46:	2218      	movs	r2, #24
 8005f48:	189b      	adds	r3, r3, r2
 8005f4a:	19db      	adds	r3, r3, r7
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f50:	69fb      	ldr	r3, [r7, #28]
 8005f52:	689a      	ldr	r2, [r3, #8]
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	691b      	ldr	r3, [r3, #16]
 8005f58:	431a      	orrs	r2, r3
 8005f5a:	69fb      	ldr	r3, [r7, #28]
 8005f5c:	695b      	ldr	r3, [r3, #20]
 8005f5e:	431a      	orrs	r2, r3
 8005f60:	69fb      	ldr	r3, [r7, #28]
 8005f62:	69db      	ldr	r3, [r3, #28]
 8005f64:	4313      	orrs	r3, r2
 8005f66:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f68:	69fb      	ldr	r3, [r7, #28]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	4ac3      	ldr	r2, [pc, #780]	@ (800627c <UART_SetConfig+0x340>)
 8005f70:	4013      	ands	r3, r2
 8005f72:	0019      	movs	r1, r3
 8005f74:	69fb      	ldr	r3, [r7, #28]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005f7a:	430a      	orrs	r2, r1
 8005f7c:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f7e:	69fb      	ldr	r3, [r7, #28]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	685b      	ldr	r3, [r3, #4]
 8005f84:	4abe      	ldr	r2, [pc, #760]	@ (8006280 <UART_SetConfig+0x344>)
 8005f86:	4013      	ands	r3, r2
 8005f88:	0019      	movs	r1, r3
 8005f8a:	69fb      	ldr	r3, [r7, #28]
 8005f8c:	68da      	ldr	r2, [r3, #12]
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	430a      	orrs	r2, r1
 8005f94:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f96:	69fb      	ldr	r3, [r7, #28]
 8005f98:	699b      	ldr	r3, [r3, #24]
 8005f9a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005f9c:	69fb      	ldr	r3, [r7, #28]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	4ab8      	ldr	r2, [pc, #736]	@ (8006284 <UART_SetConfig+0x348>)
 8005fa2:	4293      	cmp	r3, r2
 8005fa4:	d004      	beq.n	8005fb0 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005fa6:	69fb      	ldr	r3, [r7, #28]
 8005fa8:	6a1b      	ldr	r3, [r3, #32]
 8005faa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005fac:	4313      	orrs	r3, r2
 8005fae:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005fb0:	69fb      	ldr	r3, [r7, #28]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	689b      	ldr	r3, [r3, #8]
 8005fb6:	4ab4      	ldr	r2, [pc, #720]	@ (8006288 <UART_SetConfig+0x34c>)
 8005fb8:	4013      	ands	r3, r2
 8005fba:	0019      	movs	r1, r3
 8005fbc:	69fb      	ldr	r3, [r7, #28]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005fc2:	430a      	orrs	r2, r1
 8005fc4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005fc6:	69fb      	ldr	r3, [r7, #28]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	4ab0      	ldr	r2, [pc, #704]	@ (800628c <UART_SetConfig+0x350>)
 8005fcc:	4293      	cmp	r3, r2
 8005fce:	d131      	bne.n	8006034 <UART_SetConfig+0xf8>
 8005fd0:	4baf      	ldr	r3, [pc, #700]	@ (8006290 <UART_SetConfig+0x354>)
 8005fd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fd4:	2203      	movs	r2, #3
 8005fd6:	4013      	ands	r3, r2
 8005fd8:	2b03      	cmp	r3, #3
 8005fda:	d01d      	beq.n	8006018 <UART_SetConfig+0xdc>
 8005fdc:	d823      	bhi.n	8006026 <UART_SetConfig+0xea>
 8005fde:	2b02      	cmp	r3, #2
 8005fe0:	d00c      	beq.n	8005ffc <UART_SetConfig+0xc0>
 8005fe2:	d820      	bhi.n	8006026 <UART_SetConfig+0xea>
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d002      	beq.n	8005fee <UART_SetConfig+0xb2>
 8005fe8:	2b01      	cmp	r3, #1
 8005fea:	d00e      	beq.n	800600a <UART_SetConfig+0xce>
 8005fec:	e01b      	b.n	8006026 <UART_SetConfig+0xea>
 8005fee:	231b      	movs	r3, #27
 8005ff0:	2218      	movs	r2, #24
 8005ff2:	189b      	adds	r3, r3, r2
 8005ff4:	19db      	adds	r3, r3, r7
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	701a      	strb	r2, [r3, #0]
 8005ffa:	e0b4      	b.n	8006166 <UART_SetConfig+0x22a>
 8005ffc:	231b      	movs	r3, #27
 8005ffe:	2218      	movs	r2, #24
 8006000:	189b      	adds	r3, r3, r2
 8006002:	19db      	adds	r3, r3, r7
 8006004:	2202      	movs	r2, #2
 8006006:	701a      	strb	r2, [r3, #0]
 8006008:	e0ad      	b.n	8006166 <UART_SetConfig+0x22a>
 800600a:	231b      	movs	r3, #27
 800600c:	2218      	movs	r2, #24
 800600e:	189b      	adds	r3, r3, r2
 8006010:	19db      	adds	r3, r3, r7
 8006012:	2204      	movs	r2, #4
 8006014:	701a      	strb	r2, [r3, #0]
 8006016:	e0a6      	b.n	8006166 <UART_SetConfig+0x22a>
 8006018:	231b      	movs	r3, #27
 800601a:	2218      	movs	r2, #24
 800601c:	189b      	adds	r3, r3, r2
 800601e:	19db      	adds	r3, r3, r7
 8006020:	2208      	movs	r2, #8
 8006022:	701a      	strb	r2, [r3, #0]
 8006024:	e09f      	b.n	8006166 <UART_SetConfig+0x22a>
 8006026:	231b      	movs	r3, #27
 8006028:	2218      	movs	r2, #24
 800602a:	189b      	adds	r3, r3, r2
 800602c:	19db      	adds	r3, r3, r7
 800602e:	2210      	movs	r2, #16
 8006030:	701a      	strb	r2, [r3, #0]
 8006032:	e098      	b.n	8006166 <UART_SetConfig+0x22a>
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4a96      	ldr	r2, [pc, #600]	@ (8006294 <UART_SetConfig+0x358>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d131      	bne.n	80060a2 <UART_SetConfig+0x166>
 800603e:	4b94      	ldr	r3, [pc, #592]	@ (8006290 <UART_SetConfig+0x354>)
 8006040:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006042:	220c      	movs	r2, #12
 8006044:	4013      	ands	r3, r2
 8006046:	2b0c      	cmp	r3, #12
 8006048:	d01d      	beq.n	8006086 <UART_SetConfig+0x14a>
 800604a:	d823      	bhi.n	8006094 <UART_SetConfig+0x158>
 800604c:	2b08      	cmp	r3, #8
 800604e:	d00c      	beq.n	800606a <UART_SetConfig+0x12e>
 8006050:	d820      	bhi.n	8006094 <UART_SetConfig+0x158>
 8006052:	2b00      	cmp	r3, #0
 8006054:	d002      	beq.n	800605c <UART_SetConfig+0x120>
 8006056:	2b04      	cmp	r3, #4
 8006058:	d00e      	beq.n	8006078 <UART_SetConfig+0x13c>
 800605a:	e01b      	b.n	8006094 <UART_SetConfig+0x158>
 800605c:	231b      	movs	r3, #27
 800605e:	2218      	movs	r2, #24
 8006060:	189b      	adds	r3, r3, r2
 8006062:	19db      	adds	r3, r3, r7
 8006064:	2200      	movs	r2, #0
 8006066:	701a      	strb	r2, [r3, #0]
 8006068:	e07d      	b.n	8006166 <UART_SetConfig+0x22a>
 800606a:	231b      	movs	r3, #27
 800606c:	2218      	movs	r2, #24
 800606e:	189b      	adds	r3, r3, r2
 8006070:	19db      	adds	r3, r3, r7
 8006072:	2202      	movs	r2, #2
 8006074:	701a      	strb	r2, [r3, #0]
 8006076:	e076      	b.n	8006166 <UART_SetConfig+0x22a>
 8006078:	231b      	movs	r3, #27
 800607a:	2218      	movs	r2, #24
 800607c:	189b      	adds	r3, r3, r2
 800607e:	19db      	adds	r3, r3, r7
 8006080:	2204      	movs	r2, #4
 8006082:	701a      	strb	r2, [r3, #0]
 8006084:	e06f      	b.n	8006166 <UART_SetConfig+0x22a>
 8006086:	231b      	movs	r3, #27
 8006088:	2218      	movs	r2, #24
 800608a:	189b      	adds	r3, r3, r2
 800608c:	19db      	adds	r3, r3, r7
 800608e:	2208      	movs	r2, #8
 8006090:	701a      	strb	r2, [r3, #0]
 8006092:	e068      	b.n	8006166 <UART_SetConfig+0x22a>
 8006094:	231b      	movs	r3, #27
 8006096:	2218      	movs	r2, #24
 8006098:	189b      	adds	r3, r3, r2
 800609a:	19db      	adds	r3, r3, r7
 800609c:	2210      	movs	r2, #16
 800609e:	701a      	strb	r2, [r3, #0]
 80060a0:	e061      	b.n	8006166 <UART_SetConfig+0x22a>
 80060a2:	69fb      	ldr	r3, [r7, #28]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a7c      	ldr	r2, [pc, #496]	@ (8006298 <UART_SetConfig+0x35c>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d106      	bne.n	80060ba <UART_SetConfig+0x17e>
 80060ac:	231b      	movs	r3, #27
 80060ae:	2218      	movs	r2, #24
 80060b0:	189b      	adds	r3, r3, r2
 80060b2:	19db      	adds	r3, r3, r7
 80060b4:	2200      	movs	r2, #0
 80060b6:	701a      	strb	r2, [r3, #0]
 80060b8:	e055      	b.n	8006166 <UART_SetConfig+0x22a>
 80060ba:	69fb      	ldr	r3, [r7, #28]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	4a77      	ldr	r2, [pc, #476]	@ (800629c <UART_SetConfig+0x360>)
 80060c0:	4293      	cmp	r3, r2
 80060c2:	d106      	bne.n	80060d2 <UART_SetConfig+0x196>
 80060c4:	231b      	movs	r3, #27
 80060c6:	2218      	movs	r2, #24
 80060c8:	189b      	adds	r3, r3, r2
 80060ca:	19db      	adds	r3, r3, r7
 80060cc:	2200      	movs	r2, #0
 80060ce:	701a      	strb	r2, [r3, #0]
 80060d0:	e049      	b.n	8006166 <UART_SetConfig+0x22a>
 80060d2:	69fb      	ldr	r3, [r7, #28]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	4a6b      	ldr	r2, [pc, #428]	@ (8006284 <UART_SetConfig+0x348>)
 80060d8:	4293      	cmp	r3, r2
 80060da:	d13e      	bne.n	800615a <UART_SetConfig+0x21e>
 80060dc:	4b6c      	ldr	r3, [pc, #432]	@ (8006290 <UART_SetConfig+0x354>)
 80060de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80060e0:	23c0      	movs	r3, #192	@ 0xc0
 80060e2:	011b      	lsls	r3, r3, #4
 80060e4:	4013      	ands	r3, r2
 80060e6:	22c0      	movs	r2, #192	@ 0xc0
 80060e8:	0112      	lsls	r2, r2, #4
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d027      	beq.n	800613e <UART_SetConfig+0x202>
 80060ee:	22c0      	movs	r2, #192	@ 0xc0
 80060f0:	0112      	lsls	r2, r2, #4
 80060f2:	4293      	cmp	r3, r2
 80060f4:	d82a      	bhi.n	800614c <UART_SetConfig+0x210>
 80060f6:	2280      	movs	r2, #128	@ 0x80
 80060f8:	0112      	lsls	r2, r2, #4
 80060fa:	4293      	cmp	r3, r2
 80060fc:	d011      	beq.n	8006122 <UART_SetConfig+0x1e6>
 80060fe:	2280      	movs	r2, #128	@ 0x80
 8006100:	0112      	lsls	r2, r2, #4
 8006102:	4293      	cmp	r3, r2
 8006104:	d822      	bhi.n	800614c <UART_SetConfig+0x210>
 8006106:	2b00      	cmp	r3, #0
 8006108:	d004      	beq.n	8006114 <UART_SetConfig+0x1d8>
 800610a:	2280      	movs	r2, #128	@ 0x80
 800610c:	00d2      	lsls	r2, r2, #3
 800610e:	4293      	cmp	r3, r2
 8006110:	d00e      	beq.n	8006130 <UART_SetConfig+0x1f4>
 8006112:	e01b      	b.n	800614c <UART_SetConfig+0x210>
 8006114:	231b      	movs	r3, #27
 8006116:	2218      	movs	r2, #24
 8006118:	189b      	adds	r3, r3, r2
 800611a:	19db      	adds	r3, r3, r7
 800611c:	2200      	movs	r2, #0
 800611e:	701a      	strb	r2, [r3, #0]
 8006120:	e021      	b.n	8006166 <UART_SetConfig+0x22a>
 8006122:	231b      	movs	r3, #27
 8006124:	2218      	movs	r2, #24
 8006126:	189b      	adds	r3, r3, r2
 8006128:	19db      	adds	r3, r3, r7
 800612a:	2202      	movs	r2, #2
 800612c:	701a      	strb	r2, [r3, #0]
 800612e:	e01a      	b.n	8006166 <UART_SetConfig+0x22a>
 8006130:	231b      	movs	r3, #27
 8006132:	2218      	movs	r2, #24
 8006134:	189b      	adds	r3, r3, r2
 8006136:	19db      	adds	r3, r3, r7
 8006138:	2204      	movs	r2, #4
 800613a:	701a      	strb	r2, [r3, #0]
 800613c:	e013      	b.n	8006166 <UART_SetConfig+0x22a>
 800613e:	231b      	movs	r3, #27
 8006140:	2218      	movs	r2, #24
 8006142:	189b      	adds	r3, r3, r2
 8006144:	19db      	adds	r3, r3, r7
 8006146:	2208      	movs	r2, #8
 8006148:	701a      	strb	r2, [r3, #0]
 800614a:	e00c      	b.n	8006166 <UART_SetConfig+0x22a>
 800614c:	231b      	movs	r3, #27
 800614e:	2218      	movs	r2, #24
 8006150:	189b      	adds	r3, r3, r2
 8006152:	19db      	adds	r3, r3, r7
 8006154:	2210      	movs	r2, #16
 8006156:	701a      	strb	r2, [r3, #0]
 8006158:	e005      	b.n	8006166 <UART_SetConfig+0x22a>
 800615a:	231b      	movs	r3, #27
 800615c:	2218      	movs	r2, #24
 800615e:	189b      	adds	r3, r3, r2
 8006160:	19db      	adds	r3, r3, r7
 8006162:	2210      	movs	r2, #16
 8006164:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a46      	ldr	r2, [pc, #280]	@ (8006284 <UART_SetConfig+0x348>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d000      	beq.n	8006172 <UART_SetConfig+0x236>
 8006170:	e09a      	b.n	80062a8 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006172:	231b      	movs	r3, #27
 8006174:	2218      	movs	r2, #24
 8006176:	189b      	adds	r3, r3, r2
 8006178:	19db      	adds	r3, r3, r7
 800617a:	781b      	ldrb	r3, [r3, #0]
 800617c:	2b08      	cmp	r3, #8
 800617e:	d01d      	beq.n	80061bc <UART_SetConfig+0x280>
 8006180:	dc20      	bgt.n	80061c4 <UART_SetConfig+0x288>
 8006182:	2b04      	cmp	r3, #4
 8006184:	d015      	beq.n	80061b2 <UART_SetConfig+0x276>
 8006186:	dc1d      	bgt.n	80061c4 <UART_SetConfig+0x288>
 8006188:	2b00      	cmp	r3, #0
 800618a:	d002      	beq.n	8006192 <UART_SetConfig+0x256>
 800618c:	2b02      	cmp	r3, #2
 800618e:	d005      	beq.n	800619c <UART_SetConfig+0x260>
 8006190:	e018      	b.n	80061c4 <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006192:	f7ff f949 	bl	8005428 <HAL_RCC_GetPCLK1Freq>
 8006196:	0003      	movs	r3, r0
 8006198:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800619a:	e01c      	b.n	80061d6 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800619c:	4b3c      	ldr	r3, [pc, #240]	@ (8006290 <UART_SetConfig+0x354>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	2210      	movs	r2, #16
 80061a2:	4013      	ands	r3, r2
 80061a4:	d002      	beq.n	80061ac <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80061a6:	4b3e      	ldr	r3, [pc, #248]	@ (80062a0 <UART_SetConfig+0x364>)
 80061a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80061aa:	e014      	b.n	80061d6 <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 80061ac:	4b3d      	ldr	r3, [pc, #244]	@ (80062a4 <UART_SetConfig+0x368>)
 80061ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80061b0:	e011      	b.n	80061d6 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061b2:	f7ff f8a9 	bl	8005308 <HAL_RCC_GetSysClockFreq>
 80061b6:	0003      	movs	r3, r0
 80061b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80061ba:	e00c      	b.n	80061d6 <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061bc:	2380      	movs	r3, #128	@ 0x80
 80061be:	021b      	lsls	r3, r3, #8
 80061c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80061c2:	e008      	b.n	80061d6 <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 80061c4:	2300      	movs	r3, #0
 80061c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80061c8:	231a      	movs	r3, #26
 80061ca:	2218      	movs	r2, #24
 80061cc:	189b      	adds	r3, r3, r2
 80061ce:	19db      	adds	r3, r3, r7
 80061d0:	2201      	movs	r2, #1
 80061d2:	701a      	strb	r2, [r3, #0]
        break;
 80061d4:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80061d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d100      	bne.n	80061de <UART_SetConfig+0x2a2>
 80061dc:	e133      	b.n	8006446 <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80061de:	69fb      	ldr	r3, [r7, #28]
 80061e0:	685a      	ldr	r2, [r3, #4]
 80061e2:	0013      	movs	r3, r2
 80061e4:	005b      	lsls	r3, r3, #1
 80061e6:	189b      	adds	r3, r3, r2
 80061e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061ea:	429a      	cmp	r2, r3
 80061ec:	d305      	bcc.n	80061fa <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 80061ee:	69fb      	ldr	r3, [r7, #28]
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80061f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80061f6:	429a      	cmp	r2, r3
 80061f8:	d906      	bls.n	8006208 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 80061fa:	231a      	movs	r3, #26
 80061fc:	2218      	movs	r2, #24
 80061fe:	189b      	adds	r3, r3, r2
 8006200:	19db      	adds	r3, r3, r7
 8006202:	2201      	movs	r2, #1
 8006204:	701a      	strb	r2, [r3, #0]
 8006206:	e11e      	b.n	8006446 <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006208:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800620a:	613b      	str	r3, [r7, #16]
 800620c:	2300      	movs	r3, #0
 800620e:	617b      	str	r3, [r7, #20]
 8006210:	6939      	ldr	r1, [r7, #16]
 8006212:	697a      	ldr	r2, [r7, #20]
 8006214:	000b      	movs	r3, r1
 8006216:	0e1b      	lsrs	r3, r3, #24
 8006218:	0010      	movs	r0, r2
 800621a:	0205      	lsls	r5, r0, #8
 800621c:	431d      	orrs	r5, r3
 800621e:	000b      	movs	r3, r1
 8006220:	021c      	lsls	r4, r3, #8
 8006222:	69fb      	ldr	r3, [r7, #28]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	085b      	lsrs	r3, r3, #1
 8006228:	60bb      	str	r3, [r7, #8]
 800622a:	2300      	movs	r3, #0
 800622c:	60fb      	str	r3, [r7, #12]
 800622e:	68b8      	ldr	r0, [r7, #8]
 8006230:	68f9      	ldr	r1, [r7, #12]
 8006232:	1900      	adds	r0, r0, r4
 8006234:	4169      	adcs	r1, r5
 8006236:	69fb      	ldr	r3, [r7, #28]
 8006238:	685b      	ldr	r3, [r3, #4]
 800623a:	603b      	str	r3, [r7, #0]
 800623c:	2300      	movs	r3, #0
 800623e:	607b      	str	r3, [r7, #4]
 8006240:	683a      	ldr	r2, [r7, #0]
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	f7fa f930 	bl	80004a8 <__aeabi_uldivmod>
 8006248:	0002      	movs	r2, r0
 800624a:	000b      	movs	r3, r1
 800624c:	0013      	movs	r3, r2
 800624e:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006250:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006252:	23c0      	movs	r3, #192	@ 0xc0
 8006254:	009b      	lsls	r3, r3, #2
 8006256:	429a      	cmp	r2, r3
 8006258:	d309      	bcc.n	800626e <UART_SetConfig+0x332>
 800625a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800625c:	2380      	movs	r3, #128	@ 0x80
 800625e:	035b      	lsls	r3, r3, #13
 8006260:	429a      	cmp	r2, r3
 8006262:	d204      	bcs.n	800626e <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8006264:	69fb      	ldr	r3, [r7, #28]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800626a:	60da      	str	r2, [r3, #12]
 800626c:	e0eb      	b.n	8006446 <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 800626e:	231a      	movs	r3, #26
 8006270:	2218      	movs	r2, #24
 8006272:	189b      	adds	r3, r3, r2
 8006274:	19db      	adds	r3, r3, r7
 8006276:	2201      	movs	r2, #1
 8006278:	701a      	strb	r2, [r3, #0]
 800627a:	e0e4      	b.n	8006446 <UART_SetConfig+0x50a>
 800627c:	efff69f3 	.word	0xefff69f3
 8006280:	ffffcfff 	.word	0xffffcfff
 8006284:	40004800 	.word	0x40004800
 8006288:	fffff4ff 	.word	0xfffff4ff
 800628c:	40013800 	.word	0x40013800
 8006290:	40021000 	.word	0x40021000
 8006294:	40004400 	.word	0x40004400
 8006298:	40004c00 	.word	0x40004c00
 800629c:	40005000 	.word	0x40005000
 80062a0:	003d0900 	.word	0x003d0900
 80062a4:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	69da      	ldr	r2, [r3, #28]
 80062ac:	2380      	movs	r3, #128	@ 0x80
 80062ae:	021b      	lsls	r3, r3, #8
 80062b0:	429a      	cmp	r2, r3
 80062b2:	d000      	beq.n	80062b6 <UART_SetConfig+0x37a>
 80062b4:	e070      	b.n	8006398 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 80062b6:	231b      	movs	r3, #27
 80062b8:	2218      	movs	r2, #24
 80062ba:	189b      	adds	r3, r3, r2
 80062bc:	19db      	adds	r3, r3, r7
 80062be:	781b      	ldrb	r3, [r3, #0]
 80062c0:	2b08      	cmp	r3, #8
 80062c2:	d822      	bhi.n	800630a <UART_SetConfig+0x3ce>
 80062c4:	009a      	lsls	r2, r3, #2
 80062c6:	4b67      	ldr	r3, [pc, #412]	@ (8006464 <UART_SetConfig+0x528>)
 80062c8:	18d3      	adds	r3, r2, r3
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062ce:	f7ff f8ab 	bl	8005428 <HAL_RCC_GetPCLK1Freq>
 80062d2:	0003      	movs	r3, r0
 80062d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80062d6:	e021      	b.n	800631c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062d8:	f7ff f8bc 	bl	8005454 <HAL_RCC_GetPCLK2Freq>
 80062dc:	0003      	movs	r3, r0
 80062de:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80062e0:	e01c      	b.n	800631c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80062e2:	4b61      	ldr	r3, [pc, #388]	@ (8006468 <UART_SetConfig+0x52c>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	2210      	movs	r2, #16
 80062e8:	4013      	ands	r3, r2
 80062ea:	d002      	beq.n	80062f2 <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80062ec:	4b5f      	ldr	r3, [pc, #380]	@ (800646c <UART_SetConfig+0x530>)
 80062ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80062f0:	e014      	b.n	800631c <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 80062f2:	4b5f      	ldr	r3, [pc, #380]	@ (8006470 <UART_SetConfig+0x534>)
 80062f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80062f6:	e011      	b.n	800631c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062f8:	f7ff f806 	bl	8005308 <HAL_RCC_GetSysClockFreq>
 80062fc:	0003      	movs	r3, r0
 80062fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006300:	e00c      	b.n	800631c <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006302:	2380      	movs	r3, #128	@ 0x80
 8006304:	021b      	lsls	r3, r3, #8
 8006306:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8006308:	e008      	b.n	800631c <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 800630a:	2300      	movs	r3, #0
 800630c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 800630e:	231a      	movs	r3, #26
 8006310:	2218      	movs	r2, #24
 8006312:	189b      	adds	r3, r3, r2
 8006314:	19db      	adds	r3, r3, r7
 8006316:	2201      	movs	r2, #1
 8006318:	701a      	strb	r2, [r3, #0]
        break;
 800631a:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800631c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800631e:	2b00      	cmp	r3, #0
 8006320:	d100      	bne.n	8006324 <UART_SetConfig+0x3e8>
 8006322:	e090      	b.n	8006446 <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006326:	005a      	lsls	r2, r3, #1
 8006328:	69fb      	ldr	r3, [r7, #28]
 800632a:	685b      	ldr	r3, [r3, #4]
 800632c:	085b      	lsrs	r3, r3, #1
 800632e:	18d2      	adds	r2, r2, r3
 8006330:	69fb      	ldr	r3, [r7, #28]
 8006332:	685b      	ldr	r3, [r3, #4]
 8006334:	0019      	movs	r1, r3
 8006336:	0010      	movs	r0, r2
 8006338:	f7f9 ff02 	bl	8000140 <__udivsi3>
 800633c:	0003      	movs	r3, r0
 800633e:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006340:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006342:	2b0f      	cmp	r3, #15
 8006344:	d921      	bls.n	800638a <UART_SetConfig+0x44e>
 8006346:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006348:	2380      	movs	r3, #128	@ 0x80
 800634a:	025b      	lsls	r3, r3, #9
 800634c:	429a      	cmp	r2, r3
 800634e:	d21c      	bcs.n	800638a <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006350:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006352:	b29a      	uxth	r2, r3
 8006354:	200e      	movs	r0, #14
 8006356:	2418      	movs	r4, #24
 8006358:	1903      	adds	r3, r0, r4
 800635a:	19db      	adds	r3, r3, r7
 800635c:	210f      	movs	r1, #15
 800635e:	438a      	bics	r2, r1
 8006360:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006362:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006364:	085b      	lsrs	r3, r3, #1
 8006366:	b29b      	uxth	r3, r3
 8006368:	2207      	movs	r2, #7
 800636a:	4013      	ands	r3, r2
 800636c:	b299      	uxth	r1, r3
 800636e:	1903      	adds	r3, r0, r4
 8006370:	19db      	adds	r3, r3, r7
 8006372:	1902      	adds	r2, r0, r4
 8006374:	19d2      	adds	r2, r2, r7
 8006376:	8812      	ldrh	r2, [r2, #0]
 8006378:	430a      	orrs	r2, r1
 800637a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800637c:	69fb      	ldr	r3, [r7, #28]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	1902      	adds	r2, r0, r4
 8006382:	19d2      	adds	r2, r2, r7
 8006384:	8812      	ldrh	r2, [r2, #0]
 8006386:	60da      	str	r2, [r3, #12]
 8006388:	e05d      	b.n	8006446 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800638a:	231a      	movs	r3, #26
 800638c:	2218      	movs	r2, #24
 800638e:	189b      	adds	r3, r3, r2
 8006390:	19db      	adds	r3, r3, r7
 8006392:	2201      	movs	r2, #1
 8006394:	701a      	strb	r2, [r3, #0]
 8006396:	e056      	b.n	8006446 <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006398:	231b      	movs	r3, #27
 800639a:	2218      	movs	r2, #24
 800639c:	189b      	adds	r3, r3, r2
 800639e:	19db      	adds	r3, r3, r7
 80063a0:	781b      	ldrb	r3, [r3, #0]
 80063a2:	2b08      	cmp	r3, #8
 80063a4:	d822      	bhi.n	80063ec <UART_SetConfig+0x4b0>
 80063a6:	009a      	lsls	r2, r3, #2
 80063a8:	4b32      	ldr	r3, [pc, #200]	@ (8006474 <UART_SetConfig+0x538>)
 80063aa:	18d3      	adds	r3, r2, r3
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063b0:	f7ff f83a 	bl	8005428 <HAL_RCC_GetPCLK1Freq>
 80063b4:	0003      	movs	r3, r0
 80063b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80063b8:	e021      	b.n	80063fe <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063ba:	f7ff f84b 	bl	8005454 <HAL_RCC_GetPCLK2Freq>
 80063be:	0003      	movs	r3, r0
 80063c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80063c2:	e01c      	b.n	80063fe <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80063c4:	4b28      	ldr	r3, [pc, #160]	@ (8006468 <UART_SetConfig+0x52c>)
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	2210      	movs	r2, #16
 80063ca:	4013      	ands	r3, r2
 80063cc:	d002      	beq.n	80063d4 <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80063ce:	4b27      	ldr	r3, [pc, #156]	@ (800646c <UART_SetConfig+0x530>)
 80063d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80063d2:	e014      	b.n	80063fe <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 80063d4:	4b26      	ldr	r3, [pc, #152]	@ (8006470 <UART_SetConfig+0x534>)
 80063d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80063d8:	e011      	b.n	80063fe <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063da:	f7fe ff95 	bl	8005308 <HAL_RCC_GetSysClockFreq>
 80063de:	0003      	movs	r3, r0
 80063e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80063e2:	e00c      	b.n	80063fe <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063e4:	2380      	movs	r3, #128	@ 0x80
 80063e6:	021b      	lsls	r3, r3, #8
 80063e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80063ea:	e008      	b.n	80063fe <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 80063ec:	2300      	movs	r3, #0
 80063ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80063f0:	231a      	movs	r3, #26
 80063f2:	2218      	movs	r2, #24
 80063f4:	189b      	adds	r3, r3, r2
 80063f6:	19db      	adds	r3, r3, r7
 80063f8:	2201      	movs	r2, #1
 80063fa:	701a      	strb	r2, [r3, #0]
        break;
 80063fc:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80063fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006400:	2b00      	cmp	r3, #0
 8006402:	d020      	beq.n	8006446 <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006404:	69fb      	ldr	r3, [r7, #28]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	085a      	lsrs	r2, r3, #1
 800640a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800640c:	18d2      	adds	r2, r2, r3
 800640e:	69fb      	ldr	r3, [r7, #28]
 8006410:	685b      	ldr	r3, [r3, #4]
 8006412:	0019      	movs	r1, r3
 8006414:	0010      	movs	r0, r2
 8006416:	f7f9 fe93 	bl	8000140 <__udivsi3>
 800641a:	0003      	movs	r3, r0
 800641c:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800641e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006420:	2b0f      	cmp	r3, #15
 8006422:	d90a      	bls.n	800643a <UART_SetConfig+0x4fe>
 8006424:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006426:	2380      	movs	r3, #128	@ 0x80
 8006428:	025b      	lsls	r3, r3, #9
 800642a:	429a      	cmp	r2, r3
 800642c:	d205      	bcs.n	800643a <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800642e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006430:	b29a      	uxth	r2, r3
 8006432:	69fb      	ldr	r3, [r7, #28]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	60da      	str	r2, [r3, #12]
 8006438:	e005      	b.n	8006446 <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 800643a:	231a      	movs	r3, #26
 800643c:	2218      	movs	r2, #24
 800643e:	189b      	adds	r3, r3, r2
 8006440:	19db      	adds	r3, r3, r7
 8006442:	2201      	movs	r2, #1
 8006444:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	2200      	movs	r2, #0
 800644a:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800644c:	69fb      	ldr	r3, [r7, #28]
 800644e:	2200      	movs	r2, #0
 8006450:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8006452:	231a      	movs	r3, #26
 8006454:	2218      	movs	r2, #24
 8006456:	189b      	adds	r3, r3, r2
 8006458:	19db      	adds	r3, r3, r7
 800645a:	781b      	ldrb	r3, [r3, #0]
}
 800645c:	0018      	movs	r0, r3
 800645e:	46bd      	mov	sp, r7
 8006460:	b00e      	add	sp, #56	@ 0x38
 8006462:	bdb0      	pop	{r4, r5, r7, pc}
 8006464:	0800a9e0 	.word	0x0800a9e0
 8006468:	40021000 	.word	0x40021000
 800646c:	003d0900 	.word	0x003d0900
 8006470:	00f42400 	.word	0x00f42400
 8006474:	0800aa04 	.word	0x0800aa04

08006478 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b082      	sub	sp, #8
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006484:	2208      	movs	r2, #8
 8006486:	4013      	ands	r3, r2
 8006488:	d00b      	beq.n	80064a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	685b      	ldr	r3, [r3, #4]
 8006490:	4a4a      	ldr	r2, [pc, #296]	@ (80065bc <UART_AdvFeatureConfig+0x144>)
 8006492:	4013      	ands	r3, r2
 8006494:	0019      	movs	r1, r3
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	430a      	orrs	r2, r1
 80064a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064a6:	2201      	movs	r2, #1
 80064a8:	4013      	ands	r3, r2
 80064aa:	d00b      	beq.n	80064c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	685b      	ldr	r3, [r3, #4]
 80064b2:	4a43      	ldr	r2, [pc, #268]	@ (80065c0 <UART_AdvFeatureConfig+0x148>)
 80064b4:	4013      	ands	r3, r2
 80064b6:	0019      	movs	r1, r3
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	430a      	orrs	r2, r1
 80064c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064c8:	2202      	movs	r2, #2
 80064ca:	4013      	ands	r3, r2
 80064cc:	d00b      	beq.n	80064e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	4a3b      	ldr	r2, [pc, #236]	@ (80065c4 <UART_AdvFeatureConfig+0x14c>)
 80064d6:	4013      	ands	r3, r2
 80064d8:	0019      	movs	r1, r3
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	430a      	orrs	r2, r1
 80064e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064ea:	2204      	movs	r2, #4
 80064ec:	4013      	ands	r3, r2
 80064ee:	d00b      	beq.n	8006508 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	4a34      	ldr	r2, [pc, #208]	@ (80065c8 <UART_AdvFeatureConfig+0x150>)
 80064f8:	4013      	ands	r3, r2
 80064fa:	0019      	movs	r1, r3
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	430a      	orrs	r2, r1
 8006506:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800650c:	2210      	movs	r2, #16
 800650e:	4013      	ands	r3, r2
 8006510:	d00b      	beq.n	800652a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	689b      	ldr	r3, [r3, #8]
 8006518:	4a2c      	ldr	r2, [pc, #176]	@ (80065cc <UART_AdvFeatureConfig+0x154>)
 800651a:	4013      	ands	r3, r2
 800651c:	0019      	movs	r1, r3
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	430a      	orrs	r2, r1
 8006528:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800652e:	2220      	movs	r2, #32
 8006530:	4013      	ands	r3, r2
 8006532:	d00b      	beq.n	800654c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	4a25      	ldr	r2, [pc, #148]	@ (80065d0 <UART_AdvFeatureConfig+0x158>)
 800653c:	4013      	ands	r3, r2
 800653e:	0019      	movs	r1, r3
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	430a      	orrs	r2, r1
 800654a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006550:	2240      	movs	r2, #64	@ 0x40
 8006552:	4013      	ands	r3, r2
 8006554:	d01d      	beq.n	8006592 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	4a1d      	ldr	r2, [pc, #116]	@ (80065d4 <UART_AdvFeatureConfig+0x15c>)
 800655e:	4013      	ands	r3, r2
 8006560:	0019      	movs	r1, r3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	430a      	orrs	r2, r1
 800656c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006572:	2380      	movs	r3, #128	@ 0x80
 8006574:	035b      	lsls	r3, r3, #13
 8006576:	429a      	cmp	r2, r3
 8006578:	d10b      	bne.n	8006592 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	4a15      	ldr	r2, [pc, #84]	@ (80065d8 <UART_AdvFeatureConfig+0x160>)
 8006582:	4013      	ands	r3, r2
 8006584:	0019      	movs	r1, r3
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	430a      	orrs	r2, r1
 8006590:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006596:	2280      	movs	r2, #128	@ 0x80
 8006598:	4013      	ands	r3, r2
 800659a:	d00b      	beq.n	80065b4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	685b      	ldr	r3, [r3, #4]
 80065a2:	4a0e      	ldr	r2, [pc, #56]	@ (80065dc <UART_AdvFeatureConfig+0x164>)
 80065a4:	4013      	ands	r3, r2
 80065a6:	0019      	movs	r1, r3
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	430a      	orrs	r2, r1
 80065b2:	605a      	str	r2, [r3, #4]
  }
}
 80065b4:	46c0      	nop			@ (mov r8, r8)
 80065b6:	46bd      	mov	sp, r7
 80065b8:	b002      	add	sp, #8
 80065ba:	bd80      	pop	{r7, pc}
 80065bc:	ffff7fff 	.word	0xffff7fff
 80065c0:	fffdffff 	.word	0xfffdffff
 80065c4:	fffeffff 	.word	0xfffeffff
 80065c8:	fffbffff 	.word	0xfffbffff
 80065cc:	ffffefff 	.word	0xffffefff
 80065d0:	ffffdfff 	.word	0xffffdfff
 80065d4:	ffefffff 	.word	0xffefffff
 80065d8:	ff9fffff 	.word	0xff9fffff
 80065dc:	fff7ffff 	.word	0xfff7ffff

080065e0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b092      	sub	sp, #72	@ 0x48
 80065e4:	af02      	add	r7, sp, #8
 80065e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	2284      	movs	r2, #132	@ 0x84
 80065ec:	2100      	movs	r1, #0
 80065ee:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80065f0:	f7fd fb4e 	bl	8003c90 <HAL_GetTick>
 80065f4:	0003      	movs	r3, r0
 80065f6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	2208      	movs	r2, #8
 8006600:	4013      	ands	r3, r2
 8006602:	2b08      	cmp	r3, #8
 8006604:	d12c      	bne.n	8006660 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006606:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006608:	2280      	movs	r2, #128	@ 0x80
 800660a:	0391      	lsls	r1, r2, #14
 800660c:	6878      	ldr	r0, [r7, #4]
 800660e:	4a46      	ldr	r2, [pc, #280]	@ (8006728 <UART_CheckIdleState+0x148>)
 8006610:	9200      	str	r2, [sp, #0]
 8006612:	2200      	movs	r2, #0
 8006614:	f000 f88c 	bl	8006730 <UART_WaitOnFlagUntilTimeout>
 8006618:	1e03      	subs	r3, r0, #0
 800661a:	d021      	beq.n	8006660 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800661c:	f3ef 8310 	mrs	r3, PRIMASK
 8006620:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8006622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8006624:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006626:	2301      	movs	r3, #1
 8006628:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800662a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800662c:	f383 8810 	msr	PRIMASK, r3
}
 8006630:	46c0      	nop			@ (mov r8, r8)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	681a      	ldr	r2, [r3, #0]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	2180      	movs	r1, #128	@ 0x80
 800663e:	438a      	bics	r2, r1
 8006640:	601a      	str	r2, [r3, #0]
 8006642:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006644:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006646:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006648:	f383 8810 	msr	PRIMASK, r3
}
 800664c:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2220      	movs	r2, #32
 8006652:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2278      	movs	r2, #120	@ 0x78
 8006658:	2100      	movs	r1, #0
 800665a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800665c:	2303      	movs	r3, #3
 800665e:	e05f      	b.n	8006720 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	2204      	movs	r2, #4
 8006668:	4013      	ands	r3, r2
 800666a:	2b04      	cmp	r3, #4
 800666c:	d146      	bne.n	80066fc <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800666e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006670:	2280      	movs	r2, #128	@ 0x80
 8006672:	03d1      	lsls	r1, r2, #15
 8006674:	6878      	ldr	r0, [r7, #4]
 8006676:	4a2c      	ldr	r2, [pc, #176]	@ (8006728 <UART_CheckIdleState+0x148>)
 8006678:	9200      	str	r2, [sp, #0]
 800667a:	2200      	movs	r2, #0
 800667c:	f000 f858 	bl	8006730 <UART_WaitOnFlagUntilTimeout>
 8006680:	1e03      	subs	r3, r0, #0
 8006682:	d03b      	beq.n	80066fc <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006684:	f3ef 8310 	mrs	r3, PRIMASK
 8006688:	60fb      	str	r3, [r7, #12]
  return(result);
 800668a:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800668c:	637b      	str	r3, [r7, #52]	@ 0x34
 800668e:	2301      	movs	r3, #1
 8006690:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006692:	693b      	ldr	r3, [r7, #16]
 8006694:	f383 8810 	msr	PRIMASK, r3
}
 8006698:	46c0      	nop			@ (mov r8, r8)
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	681b      	ldr	r3, [r3, #0]
 800669e:	681a      	ldr	r2, [r3, #0]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4921      	ldr	r1, [pc, #132]	@ (800672c <UART_CheckIdleState+0x14c>)
 80066a6:	400a      	ands	r2, r1
 80066a8:	601a      	str	r2, [r3, #0]
 80066aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066ac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	f383 8810 	msr	PRIMASK, r3
}
 80066b4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80066b6:	f3ef 8310 	mrs	r3, PRIMASK
 80066ba:	61bb      	str	r3, [r7, #24]
  return(result);
 80066bc:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066be:	633b      	str	r3, [r7, #48]	@ 0x30
 80066c0:	2301      	movs	r3, #1
 80066c2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066c4:	69fb      	ldr	r3, [r7, #28]
 80066c6:	f383 8810 	msr	PRIMASK, r3
}
 80066ca:	46c0      	nop			@ (mov r8, r8)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	689a      	ldr	r2, [r3, #8]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	2101      	movs	r1, #1
 80066d8:	438a      	bics	r2, r1
 80066da:	609a      	str	r2, [r3, #8]
 80066dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066de:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80066e0:	6a3b      	ldr	r3, [r7, #32]
 80066e2:	f383 8810 	msr	PRIMASK, r3
}
 80066e6:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	2280      	movs	r2, #128	@ 0x80
 80066ec:	2120      	movs	r1, #32
 80066ee:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2278      	movs	r2, #120	@ 0x78
 80066f4:	2100      	movs	r1, #0
 80066f6:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066f8:	2303      	movs	r3, #3
 80066fa:	e011      	b.n	8006720 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2220      	movs	r2, #32
 8006700:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2280      	movs	r2, #128	@ 0x80
 8006706:	2120      	movs	r1, #32
 8006708:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2200      	movs	r2, #0
 800670e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	2200      	movs	r2, #0
 8006714:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2278      	movs	r2, #120	@ 0x78
 800671a:	2100      	movs	r1, #0
 800671c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800671e:	2300      	movs	r3, #0
}
 8006720:	0018      	movs	r0, r3
 8006722:	46bd      	mov	sp, r7
 8006724:	b010      	add	sp, #64	@ 0x40
 8006726:	bd80      	pop	{r7, pc}
 8006728:	01ffffff 	.word	0x01ffffff
 800672c:	fffffedf 	.word	0xfffffedf

08006730 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b084      	sub	sp, #16
 8006734:	af00      	add	r7, sp, #0
 8006736:	60f8      	str	r0, [r7, #12]
 8006738:	60b9      	str	r1, [r7, #8]
 800673a:	603b      	str	r3, [r7, #0]
 800673c:	1dfb      	adds	r3, r7, #7
 800673e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006740:	e051      	b.n	80067e6 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006742:	69bb      	ldr	r3, [r7, #24]
 8006744:	3301      	adds	r3, #1
 8006746:	d04e      	beq.n	80067e6 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006748:	f7fd faa2 	bl	8003c90 <HAL_GetTick>
 800674c:	0002      	movs	r2, r0
 800674e:	683b      	ldr	r3, [r7, #0]
 8006750:	1ad3      	subs	r3, r2, r3
 8006752:	69ba      	ldr	r2, [r7, #24]
 8006754:	429a      	cmp	r2, r3
 8006756:	d302      	bcc.n	800675e <UART_WaitOnFlagUntilTimeout+0x2e>
 8006758:	69bb      	ldr	r3, [r7, #24]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d101      	bne.n	8006762 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800675e:	2303      	movs	r3, #3
 8006760:	e051      	b.n	8006806 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	2204      	movs	r2, #4
 800676a:	4013      	ands	r3, r2
 800676c:	d03b      	beq.n	80067e6 <UART_WaitOnFlagUntilTimeout+0xb6>
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	2b80      	cmp	r3, #128	@ 0x80
 8006772:	d038      	beq.n	80067e6 <UART_WaitOnFlagUntilTimeout+0xb6>
 8006774:	68bb      	ldr	r3, [r7, #8]
 8006776:	2b40      	cmp	r3, #64	@ 0x40
 8006778:	d035      	beq.n	80067e6 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	69db      	ldr	r3, [r3, #28]
 8006780:	2208      	movs	r2, #8
 8006782:	4013      	ands	r3, r2
 8006784:	2b08      	cmp	r3, #8
 8006786:	d111      	bne.n	80067ac <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	2208      	movs	r2, #8
 800678e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	0018      	movs	r0, r3
 8006794:	f000 f83c 	bl	8006810 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	2284      	movs	r2, #132	@ 0x84
 800679c:	2108      	movs	r1, #8
 800679e:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	2278      	movs	r2, #120	@ 0x78
 80067a4:	2100      	movs	r1, #0
 80067a6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80067a8:	2301      	movs	r3, #1
 80067aa:	e02c      	b.n	8006806 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	69da      	ldr	r2, [r3, #28]
 80067b2:	2380      	movs	r3, #128	@ 0x80
 80067b4:	011b      	lsls	r3, r3, #4
 80067b6:	401a      	ands	r2, r3
 80067b8:	2380      	movs	r3, #128	@ 0x80
 80067ba:	011b      	lsls	r3, r3, #4
 80067bc:	429a      	cmp	r2, r3
 80067be:	d112      	bne.n	80067e6 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	2280      	movs	r2, #128	@ 0x80
 80067c6:	0112      	lsls	r2, r2, #4
 80067c8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	0018      	movs	r0, r3
 80067ce:	f000 f81f 	bl	8006810 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	2284      	movs	r2, #132	@ 0x84
 80067d6:	2120      	movs	r1, #32
 80067d8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	2278      	movs	r2, #120	@ 0x78
 80067de:	2100      	movs	r1, #0
 80067e0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80067e2:	2303      	movs	r3, #3
 80067e4:	e00f      	b.n	8006806 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	69db      	ldr	r3, [r3, #28]
 80067ec:	68ba      	ldr	r2, [r7, #8]
 80067ee:	4013      	ands	r3, r2
 80067f0:	68ba      	ldr	r2, [r7, #8]
 80067f2:	1ad3      	subs	r3, r2, r3
 80067f4:	425a      	negs	r2, r3
 80067f6:	4153      	adcs	r3, r2
 80067f8:	b2db      	uxtb	r3, r3
 80067fa:	001a      	movs	r2, r3
 80067fc:	1dfb      	adds	r3, r7, #7
 80067fe:	781b      	ldrb	r3, [r3, #0]
 8006800:	429a      	cmp	r2, r3
 8006802:	d09e      	beq.n	8006742 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006804:	2300      	movs	r3, #0
}
 8006806:	0018      	movs	r0, r3
 8006808:	46bd      	mov	sp, r7
 800680a:	b004      	add	sp, #16
 800680c:	bd80      	pop	{r7, pc}
	...

08006810 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b08e      	sub	sp, #56	@ 0x38
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006818:	f3ef 8310 	mrs	r3, PRIMASK
 800681c:	617b      	str	r3, [r7, #20]
  return(result);
 800681e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006820:	637b      	str	r3, [r7, #52]	@ 0x34
 8006822:	2301      	movs	r3, #1
 8006824:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006826:	69bb      	ldr	r3, [r7, #24]
 8006828:	f383 8810 	msr	PRIMASK, r3
}
 800682c:	46c0      	nop			@ (mov r8, r8)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	681a      	ldr	r2, [r3, #0]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	4926      	ldr	r1, [pc, #152]	@ (80068d4 <UART_EndRxTransfer+0xc4>)
 800683a:	400a      	ands	r2, r1
 800683c:	601a      	str	r2, [r3, #0]
 800683e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006840:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006842:	69fb      	ldr	r3, [r7, #28]
 8006844:	f383 8810 	msr	PRIMASK, r3
}
 8006848:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800684a:	f3ef 8310 	mrs	r3, PRIMASK
 800684e:	623b      	str	r3, [r7, #32]
  return(result);
 8006850:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006852:	633b      	str	r3, [r7, #48]	@ 0x30
 8006854:	2301      	movs	r3, #1
 8006856:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006858:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800685a:	f383 8810 	msr	PRIMASK, r3
}
 800685e:	46c0      	nop			@ (mov r8, r8)
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	689a      	ldr	r2, [r3, #8]
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	2101      	movs	r1, #1
 800686c:	438a      	bics	r2, r1
 800686e:	609a      	str	r2, [r3, #8]
 8006870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006872:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006876:	f383 8810 	msr	PRIMASK, r3
}
 800687a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006880:	2b01      	cmp	r3, #1
 8006882:	d118      	bne.n	80068b6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006884:	f3ef 8310 	mrs	r3, PRIMASK
 8006888:	60bb      	str	r3, [r7, #8]
  return(result);
 800688a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800688c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800688e:	2301      	movs	r3, #1
 8006890:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	f383 8810 	msr	PRIMASK, r3
}
 8006898:	46c0      	nop			@ (mov r8, r8)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	681a      	ldr	r2, [r3, #0]
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	2110      	movs	r1, #16
 80068a6:	438a      	bics	r2, r1
 80068a8:	601a      	str	r2, [r3, #0]
 80068aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80068ae:	693b      	ldr	r3, [r7, #16]
 80068b0:	f383 8810 	msr	PRIMASK, r3
}
 80068b4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2280      	movs	r2, #128	@ 0x80
 80068ba:	2120      	movs	r1, #32
 80068bc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2200      	movs	r2, #0
 80068c2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2200      	movs	r2, #0
 80068c8:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80068ca:	46c0      	nop			@ (mov r8, r8)
 80068cc:	46bd      	mov	sp, r7
 80068ce:	b00e      	add	sp, #56	@ 0x38
 80068d0:	bd80      	pop	{r7, pc}
 80068d2:	46c0      	nop			@ (mov r8, r8)
 80068d4:	fffffedf 	.word	0xfffffedf

080068d8 <malloc>:
 80068d8:	b510      	push	{r4, lr}
 80068da:	4b03      	ldr	r3, [pc, #12]	@ (80068e8 <malloc+0x10>)
 80068dc:	0001      	movs	r1, r0
 80068de:	6818      	ldr	r0, [r3, #0]
 80068e0:	f000 f826 	bl	8006930 <_malloc_r>
 80068e4:	bd10      	pop	{r4, pc}
 80068e6:	46c0      	nop			@ (mov r8, r8)
 80068e8:	2000001c 	.word	0x2000001c

080068ec <sbrk_aligned>:
 80068ec:	b570      	push	{r4, r5, r6, lr}
 80068ee:	4e0f      	ldr	r6, [pc, #60]	@ (800692c <sbrk_aligned+0x40>)
 80068f0:	000d      	movs	r5, r1
 80068f2:	6831      	ldr	r1, [r6, #0]
 80068f4:	0004      	movs	r4, r0
 80068f6:	2900      	cmp	r1, #0
 80068f8:	d102      	bne.n	8006900 <sbrk_aligned+0x14>
 80068fa:	f000 fe81 	bl	8007600 <_sbrk_r>
 80068fe:	6030      	str	r0, [r6, #0]
 8006900:	0029      	movs	r1, r5
 8006902:	0020      	movs	r0, r4
 8006904:	f000 fe7c 	bl	8007600 <_sbrk_r>
 8006908:	1c43      	adds	r3, r0, #1
 800690a:	d103      	bne.n	8006914 <sbrk_aligned+0x28>
 800690c:	2501      	movs	r5, #1
 800690e:	426d      	negs	r5, r5
 8006910:	0028      	movs	r0, r5
 8006912:	bd70      	pop	{r4, r5, r6, pc}
 8006914:	2303      	movs	r3, #3
 8006916:	1cc5      	adds	r5, r0, #3
 8006918:	439d      	bics	r5, r3
 800691a:	42a8      	cmp	r0, r5
 800691c:	d0f8      	beq.n	8006910 <sbrk_aligned+0x24>
 800691e:	1a29      	subs	r1, r5, r0
 8006920:	0020      	movs	r0, r4
 8006922:	f000 fe6d 	bl	8007600 <_sbrk_r>
 8006926:	3001      	adds	r0, #1
 8006928:	d1f2      	bne.n	8006910 <sbrk_aligned+0x24>
 800692a:	e7ef      	b.n	800690c <sbrk_aligned+0x20>
 800692c:	20000404 	.word	0x20000404

08006930 <_malloc_r>:
 8006930:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006932:	2203      	movs	r2, #3
 8006934:	1ccb      	adds	r3, r1, #3
 8006936:	4393      	bics	r3, r2
 8006938:	3308      	adds	r3, #8
 800693a:	0005      	movs	r5, r0
 800693c:	001f      	movs	r7, r3
 800693e:	2b0c      	cmp	r3, #12
 8006940:	d234      	bcs.n	80069ac <_malloc_r+0x7c>
 8006942:	270c      	movs	r7, #12
 8006944:	42b9      	cmp	r1, r7
 8006946:	d833      	bhi.n	80069b0 <_malloc_r+0x80>
 8006948:	0028      	movs	r0, r5
 800694a:	f000 f871 	bl	8006a30 <__malloc_lock>
 800694e:	4e37      	ldr	r6, [pc, #220]	@ (8006a2c <_malloc_r+0xfc>)
 8006950:	6833      	ldr	r3, [r6, #0]
 8006952:	001c      	movs	r4, r3
 8006954:	2c00      	cmp	r4, #0
 8006956:	d12f      	bne.n	80069b8 <_malloc_r+0x88>
 8006958:	0039      	movs	r1, r7
 800695a:	0028      	movs	r0, r5
 800695c:	f7ff ffc6 	bl	80068ec <sbrk_aligned>
 8006960:	0004      	movs	r4, r0
 8006962:	1c43      	adds	r3, r0, #1
 8006964:	d15f      	bne.n	8006a26 <_malloc_r+0xf6>
 8006966:	6834      	ldr	r4, [r6, #0]
 8006968:	9400      	str	r4, [sp, #0]
 800696a:	9b00      	ldr	r3, [sp, #0]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d14a      	bne.n	8006a06 <_malloc_r+0xd6>
 8006970:	2c00      	cmp	r4, #0
 8006972:	d052      	beq.n	8006a1a <_malloc_r+0xea>
 8006974:	6823      	ldr	r3, [r4, #0]
 8006976:	0028      	movs	r0, r5
 8006978:	18e3      	adds	r3, r4, r3
 800697a:	9900      	ldr	r1, [sp, #0]
 800697c:	9301      	str	r3, [sp, #4]
 800697e:	f000 fe3f 	bl	8007600 <_sbrk_r>
 8006982:	9b01      	ldr	r3, [sp, #4]
 8006984:	4283      	cmp	r3, r0
 8006986:	d148      	bne.n	8006a1a <_malloc_r+0xea>
 8006988:	6823      	ldr	r3, [r4, #0]
 800698a:	0028      	movs	r0, r5
 800698c:	1aff      	subs	r7, r7, r3
 800698e:	0039      	movs	r1, r7
 8006990:	f7ff ffac 	bl	80068ec <sbrk_aligned>
 8006994:	3001      	adds	r0, #1
 8006996:	d040      	beq.n	8006a1a <_malloc_r+0xea>
 8006998:	6823      	ldr	r3, [r4, #0]
 800699a:	19db      	adds	r3, r3, r7
 800699c:	6023      	str	r3, [r4, #0]
 800699e:	6833      	ldr	r3, [r6, #0]
 80069a0:	685a      	ldr	r2, [r3, #4]
 80069a2:	2a00      	cmp	r2, #0
 80069a4:	d133      	bne.n	8006a0e <_malloc_r+0xde>
 80069a6:	9b00      	ldr	r3, [sp, #0]
 80069a8:	6033      	str	r3, [r6, #0]
 80069aa:	e019      	b.n	80069e0 <_malloc_r+0xb0>
 80069ac:	2b00      	cmp	r3, #0
 80069ae:	dac9      	bge.n	8006944 <_malloc_r+0x14>
 80069b0:	230c      	movs	r3, #12
 80069b2:	602b      	str	r3, [r5, #0]
 80069b4:	2000      	movs	r0, #0
 80069b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80069b8:	6821      	ldr	r1, [r4, #0]
 80069ba:	1bc9      	subs	r1, r1, r7
 80069bc:	d420      	bmi.n	8006a00 <_malloc_r+0xd0>
 80069be:	290b      	cmp	r1, #11
 80069c0:	d90a      	bls.n	80069d8 <_malloc_r+0xa8>
 80069c2:	19e2      	adds	r2, r4, r7
 80069c4:	6027      	str	r7, [r4, #0]
 80069c6:	42a3      	cmp	r3, r4
 80069c8:	d104      	bne.n	80069d4 <_malloc_r+0xa4>
 80069ca:	6032      	str	r2, [r6, #0]
 80069cc:	6863      	ldr	r3, [r4, #4]
 80069ce:	6011      	str	r1, [r2, #0]
 80069d0:	6053      	str	r3, [r2, #4]
 80069d2:	e005      	b.n	80069e0 <_malloc_r+0xb0>
 80069d4:	605a      	str	r2, [r3, #4]
 80069d6:	e7f9      	b.n	80069cc <_malloc_r+0x9c>
 80069d8:	6862      	ldr	r2, [r4, #4]
 80069da:	42a3      	cmp	r3, r4
 80069dc:	d10e      	bne.n	80069fc <_malloc_r+0xcc>
 80069de:	6032      	str	r2, [r6, #0]
 80069e0:	0028      	movs	r0, r5
 80069e2:	f000 f82d 	bl	8006a40 <__malloc_unlock>
 80069e6:	0020      	movs	r0, r4
 80069e8:	2207      	movs	r2, #7
 80069ea:	300b      	adds	r0, #11
 80069ec:	1d23      	adds	r3, r4, #4
 80069ee:	4390      	bics	r0, r2
 80069f0:	1ac2      	subs	r2, r0, r3
 80069f2:	4298      	cmp	r0, r3
 80069f4:	d0df      	beq.n	80069b6 <_malloc_r+0x86>
 80069f6:	1a1b      	subs	r3, r3, r0
 80069f8:	50a3      	str	r3, [r4, r2]
 80069fa:	e7dc      	b.n	80069b6 <_malloc_r+0x86>
 80069fc:	605a      	str	r2, [r3, #4]
 80069fe:	e7ef      	b.n	80069e0 <_malloc_r+0xb0>
 8006a00:	0023      	movs	r3, r4
 8006a02:	6864      	ldr	r4, [r4, #4]
 8006a04:	e7a6      	b.n	8006954 <_malloc_r+0x24>
 8006a06:	9c00      	ldr	r4, [sp, #0]
 8006a08:	6863      	ldr	r3, [r4, #4]
 8006a0a:	9300      	str	r3, [sp, #0]
 8006a0c:	e7ad      	b.n	800696a <_malloc_r+0x3a>
 8006a0e:	001a      	movs	r2, r3
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	42a3      	cmp	r3, r4
 8006a14:	d1fb      	bne.n	8006a0e <_malloc_r+0xde>
 8006a16:	2300      	movs	r3, #0
 8006a18:	e7da      	b.n	80069d0 <_malloc_r+0xa0>
 8006a1a:	230c      	movs	r3, #12
 8006a1c:	0028      	movs	r0, r5
 8006a1e:	602b      	str	r3, [r5, #0]
 8006a20:	f000 f80e 	bl	8006a40 <__malloc_unlock>
 8006a24:	e7c6      	b.n	80069b4 <_malloc_r+0x84>
 8006a26:	6007      	str	r7, [r0, #0]
 8006a28:	e7da      	b.n	80069e0 <_malloc_r+0xb0>
 8006a2a:	46c0      	nop			@ (mov r8, r8)
 8006a2c:	20000408 	.word	0x20000408

08006a30 <__malloc_lock>:
 8006a30:	b510      	push	{r4, lr}
 8006a32:	4802      	ldr	r0, [pc, #8]	@ (8006a3c <__malloc_lock+0xc>)
 8006a34:	f000 fe35 	bl	80076a2 <__retarget_lock_acquire_recursive>
 8006a38:	bd10      	pop	{r4, pc}
 8006a3a:	46c0      	nop			@ (mov r8, r8)
 8006a3c:	2000054c 	.word	0x2000054c

08006a40 <__malloc_unlock>:
 8006a40:	b510      	push	{r4, lr}
 8006a42:	4802      	ldr	r0, [pc, #8]	@ (8006a4c <__malloc_unlock+0xc>)
 8006a44:	f000 fe2e 	bl	80076a4 <__retarget_lock_release_recursive>
 8006a48:	bd10      	pop	{r4, pc}
 8006a4a:	46c0      	nop			@ (mov r8, r8)
 8006a4c:	2000054c 	.word	0x2000054c

08006a50 <__cvt>:
 8006a50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006a52:	001f      	movs	r7, r3
 8006a54:	2300      	movs	r3, #0
 8006a56:	0016      	movs	r6, r2
 8006a58:	b08b      	sub	sp, #44	@ 0x2c
 8006a5a:	429f      	cmp	r7, r3
 8006a5c:	da04      	bge.n	8006a68 <__cvt+0x18>
 8006a5e:	2180      	movs	r1, #128	@ 0x80
 8006a60:	0609      	lsls	r1, r1, #24
 8006a62:	187b      	adds	r3, r7, r1
 8006a64:	001f      	movs	r7, r3
 8006a66:	232d      	movs	r3, #45	@ 0x2d
 8006a68:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006a6a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8006a6c:	7013      	strb	r3, [r2, #0]
 8006a6e:	2320      	movs	r3, #32
 8006a70:	2203      	movs	r2, #3
 8006a72:	439d      	bics	r5, r3
 8006a74:	2d46      	cmp	r5, #70	@ 0x46
 8006a76:	d007      	beq.n	8006a88 <__cvt+0x38>
 8006a78:	002b      	movs	r3, r5
 8006a7a:	3b45      	subs	r3, #69	@ 0x45
 8006a7c:	4259      	negs	r1, r3
 8006a7e:	414b      	adcs	r3, r1
 8006a80:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8006a82:	3a01      	subs	r2, #1
 8006a84:	18cb      	adds	r3, r1, r3
 8006a86:	9310      	str	r3, [sp, #64]	@ 0x40
 8006a88:	ab09      	add	r3, sp, #36	@ 0x24
 8006a8a:	9304      	str	r3, [sp, #16]
 8006a8c:	ab08      	add	r3, sp, #32
 8006a8e:	9303      	str	r3, [sp, #12]
 8006a90:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006a92:	9200      	str	r2, [sp, #0]
 8006a94:	9302      	str	r3, [sp, #8]
 8006a96:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006a98:	0032      	movs	r2, r6
 8006a9a:	9301      	str	r3, [sp, #4]
 8006a9c:	003b      	movs	r3, r7
 8006a9e:	f000 fe9b 	bl	80077d8 <_dtoa_r>
 8006aa2:	0004      	movs	r4, r0
 8006aa4:	2d47      	cmp	r5, #71	@ 0x47
 8006aa6:	d11b      	bne.n	8006ae0 <__cvt+0x90>
 8006aa8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006aaa:	07db      	lsls	r3, r3, #31
 8006aac:	d511      	bpl.n	8006ad2 <__cvt+0x82>
 8006aae:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006ab0:	18c3      	adds	r3, r0, r3
 8006ab2:	9307      	str	r3, [sp, #28]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	2300      	movs	r3, #0
 8006ab8:	0030      	movs	r0, r6
 8006aba:	0039      	movs	r1, r7
 8006abc:	f7f9 fcc6 	bl	800044c <__aeabi_dcmpeq>
 8006ac0:	2800      	cmp	r0, #0
 8006ac2:	d001      	beq.n	8006ac8 <__cvt+0x78>
 8006ac4:	9b07      	ldr	r3, [sp, #28]
 8006ac6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ac8:	2230      	movs	r2, #48	@ 0x30
 8006aca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006acc:	9907      	ldr	r1, [sp, #28]
 8006ace:	428b      	cmp	r3, r1
 8006ad0:	d320      	bcc.n	8006b14 <__cvt+0xc4>
 8006ad2:	0020      	movs	r0, r4
 8006ad4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ad6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006ad8:	1b1b      	subs	r3, r3, r4
 8006ada:	6013      	str	r3, [r2, #0]
 8006adc:	b00b      	add	sp, #44	@ 0x2c
 8006ade:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ae0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006ae2:	18c3      	adds	r3, r0, r3
 8006ae4:	9307      	str	r3, [sp, #28]
 8006ae6:	2d46      	cmp	r5, #70	@ 0x46
 8006ae8:	d1e4      	bne.n	8006ab4 <__cvt+0x64>
 8006aea:	7803      	ldrb	r3, [r0, #0]
 8006aec:	2b30      	cmp	r3, #48	@ 0x30
 8006aee:	d10c      	bne.n	8006b0a <__cvt+0xba>
 8006af0:	2200      	movs	r2, #0
 8006af2:	2300      	movs	r3, #0
 8006af4:	0030      	movs	r0, r6
 8006af6:	0039      	movs	r1, r7
 8006af8:	f7f9 fca8 	bl	800044c <__aeabi_dcmpeq>
 8006afc:	2800      	cmp	r0, #0
 8006afe:	d104      	bne.n	8006b0a <__cvt+0xba>
 8006b00:	2301      	movs	r3, #1
 8006b02:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8006b04:	1a9b      	subs	r3, r3, r2
 8006b06:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006b08:	6013      	str	r3, [r2, #0]
 8006b0a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006b0c:	9a07      	ldr	r2, [sp, #28]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	18d3      	adds	r3, r2, r3
 8006b12:	e7ce      	b.n	8006ab2 <__cvt+0x62>
 8006b14:	1c59      	adds	r1, r3, #1
 8006b16:	9109      	str	r1, [sp, #36]	@ 0x24
 8006b18:	701a      	strb	r2, [r3, #0]
 8006b1a:	e7d6      	b.n	8006aca <__cvt+0x7a>

08006b1c <__exponent>:
 8006b1c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b1e:	232b      	movs	r3, #43	@ 0x2b
 8006b20:	b085      	sub	sp, #20
 8006b22:	0005      	movs	r5, r0
 8006b24:	1e0c      	subs	r4, r1, #0
 8006b26:	7002      	strb	r2, [r0, #0]
 8006b28:	da01      	bge.n	8006b2e <__exponent+0x12>
 8006b2a:	424c      	negs	r4, r1
 8006b2c:	3302      	adds	r3, #2
 8006b2e:	706b      	strb	r3, [r5, #1]
 8006b30:	2c09      	cmp	r4, #9
 8006b32:	dd2c      	ble.n	8006b8e <__exponent+0x72>
 8006b34:	ab02      	add	r3, sp, #8
 8006b36:	1dde      	adds	r6, r3, #7
 8006b38:	0020      	movs	r0, r4
 8006b3a:	210a      	movs	r1, #10
 8006b3c:	f7f9 fc70 	bl	8000420 <__aeabi_idivmod>
 8006b40:	0037      	movs	r7, r6
 8006b42:	3130      	adds	r1, #48	@ 0x30
 8006b44:	3e01      	subs	r6, #1
 8006b46:	0020      	movs	r0, r4
 8006b48:	7031      	strb	r1, [r6, #0]
 8006b4a:	210a      	movs	r1, #10
 8006b4c:	9401      	str	r4, [sp, #4]
 8006b4e:	f7f9 fb81 	bl	8000254 <__divsi3>
 8006b52:	9b01      	ldr	r3, [sp, #4]
 8006b54:	0004      	movs	r4, r0
 8006b56:	2b63      	cmp	r3, #99	@ 0x63
 8006b58:	dcee      	bgt.n	8006b38 <__exponent+0x1c>
 8006b5a:	1eba      	subs	r2, r7, #2
 8006b5c:	1ca8      	adds	r0, r5, #2
 8006b5e:	0001      	movs	r1, r0
 8006b60:	0013      	movs	r3, r2
 8006b62:	3430      	adds	r4, #48	@ 0x30
 8006b64:	7014      	strb	r4, [r2, #0]
 8006b66:	ac02      	add	r4, sp, #8
 8006b68:	3407      	adds	r4, #7
 8006b6a:	429c      	cmp	r4, r3
 8006b6c:	d80a      	bhi.n	8006b84 <__exponent+0x68>
 8006b6e:	2300      	movs	r3, #0
 8006b70:	4294      	cmp	r4, r2
 8006b72:	d303      	bcc.n	8006b7c <__exponent+0x60>
 8006b74:	3309      	adds	r3, #9
 8006b76:	aa02      	add	r2, sp, #8
 8006b78:	189b      	adds	r3, r3, r2
 8006b7a:	1bdb      	subs	r3, r3, r7
 8006b7c:	18c0      	adds	r0, r0, r3
 8006b7e:	1b40      	subs	r0, r0, r5
 8006b80:	b005      	add	sp, #20
 8006b82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b84:	781c      	ldrb	r4, [r3, #0]
 8006b86:	3301      	adds	r3, #1
 8006b88:	700c      	strb	r4, [r1, #0]
 8006b8a:	3101      	adds	r1, #1
 8006b8c:	e7eb      	b.n	8006b66 <__exponent+0x4a>
 8006b8e:	2330      	movs	r3, #48	@ 0x30
 8006b90:	18e4      	adds	r4, r4, r3
 8006b92:	70ab      	strb	r3, [r5, #2]
 8006b94:	1d28      	adds	r0, r5, #4
 8006b96:	70ec      	strb	r4, [r5, #3]
 8006b98:	e7f1      	b.n	8006b7e <__exponent+0x62>
	...

08006b9c <_printf_float>:
 8006b9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b9e:	b097      	sub	sp, #92	@ 0x5c
 8006ba0:	000d      	movs	r5, r1
 8006ba2:	920a      	str	r2, [sp, #40]	@ 0x28
 8006ba4:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8006ba6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006ba8:	9009      	str	r0, [sp, #36]	@ 0x24
 8006baa:	f000 fceb 	bl	8007584 <_localeconv_r>
 8006bae:	6803      	ldr	r3, [r0, #0]
 8006bb0:	0018      	movs	r0, r3
 8006bb2:	930d      	str	r3, [sp, #52]	@ 0x34
 8006bb4:	f7f9 faa8 	bl	8000108 <strlen>
 8006bb8:	2300      	movs	r3, #0
 8006bba:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006bbc:	9314      	str	r3, [sp, #80]	@ 0x50
 8006bbe:	7e2b      	ldrb	r3, [r5, #24]
 8006bc0:	2207      	movs	r2, #7
 8006bc2:	930c      	str	r3, [sp, #48]	@ 0x30
 8006bc4:	682b      	ldr	r3, [r5, #0]
 8006bc6:	930e      	str	r3, [sp, #56]	@ 0x38
 8006bc8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006bca:	6823      	ldr	r3, [r4, #0]
 8006bcc:	05c9      	lsls	r1, r1, #23
 8006bce:	d545      	bpl.n	8006c5c <_printf_float+0xc0>
 8006bd0:	189b      	adds	r3, r3, r2
 8006bd2:	4393      	bics	r3, r2
 8006bd4:	001a      	movs	r2, r3
 8006bd6:	3208      	adds	r2, #8
 8006bd8:	6022      	str	r2, [r4, #0]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	681e      	ldr	r6, [r3, #0]
 8006bde:	685f      	ldr	r7, [r3, #4]
 8006be0:	007b      	lsls	r3, r7, #1
 8006be2:	085b      	lsrs	r3, r3, #1
 8006be4:	9311      	str	r3, [sp, #68]	@ 0x44
 8006be6:	9610      	str	r6, [sp, #64]	@ 0x40
 8006be8:	64ae      	str	r6, [r5, #72]	@ 0x48
 8006bea:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8006bec:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006bee:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006bf0:	4ba7      	ldr	r3, [pc, #668]	@ (8006e90 <_printf_float+0x2f4>)
 8006bf2:	4252      	negs	r2, r2
 8006bf4:	f7fb fe98 	bl	8002928 <__aeabi_dcmpun>
 8006bf8:	2800      	cmp	r0, #0
 8006bfa:	d131      	bne.n	8006c60 <_printf_float+0xc4>
 8006bfc:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006bfe:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006c00:	2201      	movs	r2, #1
 8006c02:	4ba3      	ldr	r3, [pc, #652]	@ (8006e90 <_printf_float+0x2f4>)
 8006c04:	4252      	negs	r2, r2
 8006c06:	f7f9 fc31 	bl	800046c <__aeabi_dcmple>
 8006c0a:	2800      	cmp	r0, #0
 8006c0c:	d128      	bne.n	8006c60 <_printf_float+0xc4>
 8006c0e:	2200      	movs	r2, #0
 8006c10:	2300      	movs	r3, #0
 8006c12:	0030      	movs	r0, r6
 8006c14:	0039      	movs	r1, r7
 8006c16:	f7f9 fc1f 	bl	8000458 <__aeabi_dcmplt>
 8006c1a:	2800      	cmp	r0, #0
 8006c1c:	d003      	beq.n	8006c26 <_printf_float+0x8a>
 8006c1e:	002b      	movs	r3, r5
 8006c20:	222d      	movs	r2, #45	@ 0x2d
 8006c22:	3343      	adds	r3, #67	@ 0x43
 8006c24:	701a      	strb	r2, [r3, #0]
 8006c26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c28:	4f9a      	ldr	r7, [pc, #616]	@ (8006e94 <_printf_float+0x2f8>)
 8006c2a:	2b47      	cmp	r3, #71	@ 0x47
 8006c2c:	d800      	bhi.n	8006c30 <_printf_float+0x94>
 8006c2e:	4f9a      	ldr	r7, [pc, #616]	@ (8006e98 <_printf_float+0x2fc>)
 8006c30:	2303      	movs	r3, #3
 8006c32:	2400      	movs	r4, #0
 8006c34:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c36:	612b      	str	r3, [r5, #16]
 8006c38:	3301      	adds	r3, #1
 8006c3a:	439a      	bics	r2, r3
 8006c3c:	602a      	str	r2, [r5, #0]
 8006c3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006c40:	0029      	movs	r1, r5
 8006c42:	9300      	str	r3, [sp, #0]
 8006c44:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006c46:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006c48:	aa15      	add	r2, sp, #84	@ 0x54
 8006c4a:	f000 f9e5 	bl	8007018 <_printf_common>
 8006c4e:	3001      	adds	r0, #1
 8006c50:	d000      	beq.n	8006c54 <_printf_float+0xb8>
 8006c52:	e09e      	b.n	8006d92 <_printf_float+0x1f6>
 8006c54:	2001      	movs	r0, #1
 8006c56:	4240      	negs	r0, r0
 8006c58:	b017      	add	sp, #92	@ 0x5c
 8006c5a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006c5c:	3307      	adds	r3, #7
 8006c5e:	e7b8      	b.n	8006bd2 <_printf_float+0x36>
 8006c60:	0032      	movs	r2, r6
 8006c62:	003b      	movs	r3, r7
 8006c64:	0030      	movs	r0, r6
 8006c66:	0039      	movs	r1, r7
 8006c68:	f7fb fe5e 	bl	8002928 <__aeabi_dcmpun>
 8006c6c:	2800      	cmp	r0, #0
 8006c6e:	d00b      	beq.n	8006c88 <_printf_float+0xec>
 8006c70:	2f00      	cmp	r7, #0
 8006c72:	da03      	bge.n	8006c7c <_printf_float+0xe0>
 8006c74:	002b      	movs	r3, r5
 8006c76:	222d      	movs	r2, #45	@ 0x2d
 8006c78:	3343      	adds	r3, #67	@ 0x43
 8006c7a:	701a      	strb	r2, [r3, #0]
 8006c7c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c7e:	4f87      	ldr	r7, [pc, #540]	@ (8006e9c <_printf_float+0x300>)
 8006c80:	2b47      	cmp	r3, #71	@ 0x47
 8006c82:	d8d5      	bhi.n	8006c30 <_printf_float+0x94>
 8006c84:	4f86      	ldr	r7, [pc, #536]	@ (8006ea0 <_printf_float+0x304>)
 8006c86:	e7d3      	b.n	8006c30 <_printf_float+0x94>
 8006c88:	2220      	movs	r2, #32
 8006c8a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8006c8c:	686b      	ldr	r3, [r5, #4]
 8006c8e:	4394      	bics	r4, r2
 8006c90:	1c5a      	adds	r2, r3, #1
 8006c92:	d146      	bne.n	8006d22 <_printf_float+0x186>
 8006c94:	3307      	adds	r3, #7
 8006c96:	606b      	str	r3, [r5, #4]
 8006c98:	2380      	movs	r3, #128	@ 0x80
 8006c9a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006c9c:	00db      	lsls	r3, r3, #3
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	602b      	str	r3, [r5, #0]
 8006ca4:	9206      	str	r2, [sp, #24]
 8006ca6:	aa14      	add	r2, sp, #80	@ 0x50
 8006ca8:	9205      	str	r2, [sp, #20]
 8006caa:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006cac:	a90a      	add	r1, sp, #40	@ 0x28
 8006cae:	9204      	str	r2, [sp, #16]
 8006cb0:	aa13      	add	r2, sp, #76	@ 0x4c
 8006cb2:	9203      	str	r2, [sp, #12]
 8006cb4:	2223      	movs	r2, #35	@ 0x23
 8006cb6:	1852      	adds	r2, r2, r1
 8006cb8:	9202      	str	r2, [sp, #8]
 8006cba:	9301      	str	r3, [sp, #4]
 8006cbc:	686b      	ldr	r3, [r5, #4]
 8006cbe:	0032      	movs	r2, r6
 8006cc0:	9300      	str	r3, [sp, #0]
 8006cc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006cc4:	003b      	movs	r3, r7
 8006cc6:	f7ff fec3 	bl	8006a50 <__cvt>
 8006cca:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006ccc:	0007      	movs	r7, r0
 8006cce:	2c47      	cmp	r4, #71	@ 0x47
 8006cd0:	d12d      	bne.n	8006d2e <_printf_float+0x192>
 8006cd2:	1cd3      	adds	r3, r2, #3
 8006cd4:	db02      	blt.n	8006cdc <_printf_float+0x140>
 8006cd6:	686b      	ldr	r3, [r5, #4]
 8006cd8:	429a      	cmp	r2, r3
 8006cda:	dd47      	ble.n	8006d6c <_printf_float+0x1d0>
 8006cdc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006cde:	3b02      	subs	r3, #2
 8006ce0:	b2db      	uxtb	r3, r3
 8006ce2:	930c      	str	r3, [sp, #48]	@ 0x30
 8006ce4:	0028      	movs	r0, r5
 8006ce6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006ce8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006cea:	3901      	subs	r1, #1
 8006cec:	3050      	adds	r0, #80	@ 0x50
 8006cee:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006cf0:	f7ff ff14 	bl	8006b1c <__exponent>
 8006cf4:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8006cf6:	0004      	movs	r4, r0
 8006cf8:	1813      	adds	r3, r2, r0
 8006cfa:	612b      	str	r3, [r5, #16]
 8006cfc:	2a01      	cmp	r2, #1
 8006cfe:	dc02      	bgt.n	8006d06 <_printf_float+0x16a>
 8006d00:	682a      	ldr	r2, [r5, #0]
 8006d02:	07d2      	lsls	r2, r2, #31
 8006d04:	d501      	bpl.n	8006d0a <_printf_float+0x16e>
 8006d06:	3301      	adds	r3, #1
 8006d08:	612b      	str	r3, [r5, #16]
 8006d0a:	2323      	movs	r3, #35	@ 0x23
 8006d0c:	aa0a      	add	r2, sp, #40	@ 0x28
 8006d0e:	189b      	adds	r3, r3, r2
 8006d10:	781b      	ldrb	r3, [r3, #0]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d100      	bne.n	8006d18 <_printf_float+0x17c>
 8006d16:	e792      	b.n	8006c3e <_printf_float+0xa2>
 8006d18:	002b      	movs	r3, r5
 8006d1a:	222d      	movs	r2, #45	@ 0x2d
 8006d1c:	3343      	adds	r3, #67	@ 0x43
 8006d1e:	701a      	strb	r2, [r3, #0]
 8006d20:	e78d      	b.n	8006c3e <_printf_float+0xa2>
 8006d22:	2c47      	cmp	r4, #71	@ 0x47
 8006d24:	d1b8      	bne.n	8006c98 <_printf_float+0xfc>
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d1b6      	bne.n	8006c98 <_printf_float+0xfc>
 8006d2a:	3301      	adds	r3, #1
 8006d2c:	e7b3      	b.n	8006c96 <_printf_float+0xfa>
 8006d2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006d30:	2b65      	cmp	r3, #101	@ 0x65
 8006d32:	d9d7      	bls.n	8006ce4 <_printf_float+0x148>
 8006d34:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006d36:	2b66      	cmp	r3, #102	@ 0x66
 8006d38:	d11a      	bne.n	8006d70 <_printf_float+0x1d4>
 8006d3a:	686b      	ldr	r3, [r5, #4]
 8006d3c:	2a00      	cmp	r2, #0
 8006d3e:	dd09      	ble.n	8006d54 <_printf_float+0x1b8>
 8006d40:	612a      	str	r2, [r5, #16]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d102      	bne.n	8006d4c <_printf_float+0x1b0>
 8006d46:	6829      	ldr	r1, [r5, #0]
 8006d48:	07c9      	lsls	r1, r1, #31
 8006d4a:	d50b      	bpl.n	8006d64 <_printf_float+0x1c8>
 8006d4c:	3301      	adds	r3, #1
 8006d4e:	189b      	adds	r3, r3, r2
 8006d50:	612b      	str	r3, [r5, #16]
 8006d52:	e007      	b.n	8006d64 <_printf_float+0x1c8>
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d103      	bne.n	8006d60 <_printf_float+0x1c4>
 8006d58:	2201      	movs	r2, #1
 8006d5a:	6829      	ldr	r1, [r5, #0]
 8006d5c:	4211      	tst	r1, r2
 8006d5e:	d000      	beq.n	8006d62 <_printf_float+0x1c6>
 8006d60:	1c9a      	adds	r2, r3, #2
 8006d62:	612a      	str	r2, [r5, #16]
 8006d64:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006d66:	2400      	movs	r4, #0
 8006d68:	65ab      	str	r3, [r5, #88]	@ 0x58
 8006d6a:	e7ce      	b.n	8006d0a <_printf_float+0x16e>
 8006d6c:	2367      	movs	r3, #103	@ 0x67
 8006d6e:	930c      	str	r3, [sp, #48]	@ 0x30
 8006d70:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006d72:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006d74:	4299      	cmp	r1, r3
 8006d76:	db06      	blt.n	8006d86 <_printf_float+0x1ea>
 8006d78:	682b      	ldr	r3, [r5, #0]
 8006d7a:	6129      	str	r1, [r5, #16]
 8006d7c:	07db      	lsls	r3, r3, #31
 8006d7e:	d5f1      	bpl.n	8006d64 <_printf_float+0x1c8>
 8006d80:	3101      	adds	r1, #1
 8006d82:	6129      	str	r1, [r5, #16]
 8006d84:	e7ee      	b.n	8006d64 <_printf_float+0x1c8>
 8006d86:	2201      	movs	r2, #1
 8006d88:	2900      	cmp	r1, #0
 8006d8a:	dce0      	bgt.n	8006d4e <_printf_float+0x1b2>
 8006d8c:	1892      	adds	r2, r2, r2
 8006d8e:	1a52      	subs	r2, r2, r1
 8006d90:	e7dd      	b.n	8006d4e <_printf_float+0x1b2>
 8006d92:	682a      	ldr	r2, [r5, #0]
 8006d94:	0553      	lsls	r3, r2, #21
 8006d96:	d408      	bmi.n	8006daa <_printf_float+0x20e>
 8006d98:	692b      	ldr	r3, [r5, #16]
 8006d9a:	003a      	movs	r2, r7
 8006d9c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006d9e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006da0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006da2:	47a0      	blx	r4
 8006da4:	3001      	adds	r0, #1
 8006da6:	d129      	bne.n	8006dfc <_printf_float+0x260>
 8006da8:	e754      	b.n	8006c54 <_printf_float+0xb8>
 8006daa:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006dac:	2b65      	cmp	r3, #101	@ 0x65
 8006dae:	d800      	bhi.n	8006db2 <_printf_float+0x216>
 8006db0:	e0db      	b.n	8006f6a <_printf_float+0x3ce>
 8006db2:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8006db4:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8006db6:	2200      	movs	r2, #0
 8006db8:	2300      	movs	r3, #0
 8006dba:	f7f9 fb47 	bl	800044c <__aeabi_dcmpeq>
 8006dbe:	2800      	cmp	r0, #0
 8006dc0:	d033      	beq.n	8006e2a <_printf_float+0x28e>
 8006dc2:	2301      	movs	r3, #1
 8006dc4:	4a37      	ldr	r2, [pc, #220]	@ (8006ea4 <_printf_float+0x308>)
 8006dc6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006dc8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006dca:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006dcc:	47a0      	blx	r4
 8006dce:	3001      	adds	r0, #1
 8006dd0:	d100      	bne.n	8006dd4 <_printf_float+0x238>
 8006dd2:	e73f      	b.n	8006c54 <_printf_float+0xb8>
 8006dd4:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8006dd6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006dd8:	42b3      	cmp	r3, r6
 8006dda:	db02      	blt.n	8006de2 <_printf_float+0x246>
 8006ddc:	682b      	ldr	r3, [r5, #0]
 8006dde:	07db      	lsls	r3, r3, #31
 8006de0:	d50c      	bpl.n	8006dfc <_printf_float+0x260>
 8006de2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006de4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006de6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006de8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006dea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006dec:	47a0      	blx	r4
 8006dee:	2400      	movs	r4, #0
 8006df0:	3001      	adds	r0, #1
 8006df2:	d100      	bne.n	8006df6 <_printf_float+0x25a>
 8006df4:	e72e      	b.n	8006c54 <_printf_float+0xb8>
 8006df6:	1e73      	subs	r3, r6, #1
 8006df8:	42a3      	cmp	r3, r4
 8006dfa:	dc0a      	bgt.n	8006e12 <_printf_float+0x276>
 8006dfc:	682b      	ldr	r3, [r5, #0]
 8006dfe:	079b      	lsls	r3, r3, #30
 8006e00:	d500      	bpl.n	8006e04 <_printf_float+0x268>
 8006e02:	e106      	b.n	8007012 <_printf_float+0x476>
 8006e04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006e06:	68e8      	ldr	r0, [r5, #12]
 8006e08:	4298      	cmp	r0, r3
 8006e0a:	db00      	blt.n	8006e0e <_printf_float+0x272>
 8006e0c:	e724      	b.n	8006c58 <_printf_float+0xbc>
 8006e0e:	0018      	movs	r0, r3
 8006e10:	e722      	b.n	8006c58 <_printf_float+0xbc>
 8006e12:	002a      	movs	r2, r5
 8006e14:	2301      	movs	r3, #1
 8006e16:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e18:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e1a:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006e1c:	321a      	adds	r2, #26
 8006e1e:	47b8      	blx	r7
 8006e20:	3001      	adds	r0, #1
 8006e22:	d100      	bne.n	8006e26 <_printf_float+0x28a>
 8006e24:	e716      	b.n	8006c54 <_printf_float+0xb8>
 8006e26:	3401      	adds	r4, #1
 8006e28:	e7e5      	b.n	8006df6 <_printf_float+0x25a>
 8006e2a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	dc3b      	bgt.n	8006ea8 <_printf_float+0x30c>
 8006e30:	2301      	movs	r3, #1
 8006e32:	4a1c      	ldr	r2, [pc, #112]	@ (8006ea4 <_printf_float+0x308>)
 8006e34:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e38:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006e3a:	47a0      	blx	r4
 8006e3c:	3001      	adds	r0, #1
 8006e3e:	d100      	bne.n	8006e42 <_printf_float+0x2a6>
 8006e40:	e708      	b.n	8006c54 <_printf_float+0xb8>
 8006e42:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8006e44:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006e46:	4333      	orrs	r3, r6
 8006e48:	d102      	bne.n	8006e50 <_printf_float+0x2b4>
 8006e4a:	682b      	ldr	r3, [r5, #0]
 8006e4c:	07db      	lsls	r3, r3, #31
 8006e4e:	d5d5      	bpl.n	8006dfc <_printf_float+0x260>
 8006e50:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006e52:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006e54:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e58:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006e5a:	47a0      	blx	r4
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	3001      	adds	r0, #1
 8006e60:	d100      	bne.n	8006e64 <_printf_float+0x2c8>
 8006e62:	e6f7      	b.n	8006c54 <_printf_float+0xb8>
 8006e64:	930c      	str	r3, [sp, #48]	@ 0x30
 8006e66:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006e68:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006e6a:	425b      	negs	r3, r3
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	dc01      	bgt.n	8006e74 <_printf_float+0x2d8>
 8006e70:	0033      	movs	r3, r6
 8006e72:	e792      	b.n	8006d9a <_printf_float+0x1fe>
 8006e74:	002a      	movs	r2, r5
 8006e76:	2301      	movs	r3, #1
 8006e78:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006e7a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006e7c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006e7e:	321a      	adds	r2, #26
 8006e80:	47a0      	blx	r4
 8006e82:	3001      	adds	r0, #1
 8006e84:	d100      	bne.n	8006e88 <_printf_float+0x2ec>
 8006e86:	e6e5      	b.n	8006c54 <_printf_float+0xb8>
 8006e88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006e8a:	3301      	adds	r3, #1
 8006e8c:	e7ea      	b.n	8006e64 <_printf_float+0x2c8>
 8006e8e:	46c0      	nop			@ (mov r8, r8)
 8006e90:	7fefffff 	.word	0x7fefffff
 8006e94:	0800aa2c 	.word	0x0800aa2c
 8006e98:	0800aa28 	.word	0x0800aa28
 8006e9c:	0800aa34 	.word	0x0800aa34
 8006ea0:	0800aa30 	.word	0x0800aa30
 8006ea4:	0800aa38 	.word	0x0800aa38
 8006ea8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006eaa:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8006eac:	930c      	str	r3, [sp, #48]	@ 0x30
 8006eae:	429e      	cmp	r6, r3
 8006eb0:	dd00      	ble.n	8006eb4 <_printf_float+0x318>
 8006eb2:	001e      	movs	r6, r3
 8006eb4:	2e00      	cmp	r6, #0
 8006eb6:	dc31      	bgt.n	8006f1c <_printf_float+0x380>
 8006eb8:	43f3      	mvns	r3, r6
 8006eba:	2400      	movs	r4, #0
 8006ebc:	17db      	asrs	r3, r3, #31
 8006ebe:	4033      	ands	r3, r6
 8006ec0:	930e      	str	r3, [sp, #56]	@ 0x38
 8006ec2:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8006ec4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ec6:	1af3      	subs	r3, r6, r3
 8006ec8:	42a3      	cmp	r3, r4
 8006eca:	dc30      	bgt.n	8006f2e <_printf_float+0x392>
 8006ecc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006ece:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006ed0:	429a      	cmp	r2, r3
 8006ed2:	dc38      	bgt.n	8006f46 <_printf_float+0x3aa>
 8006ed4:	682b      	ldr	r3, [r5, #0]
 8006ed6:	07db      	lsls	r3, r3, #31
 8006ed8:	d435      	bmi.n	8006f46 <_printf_float+0x3aa>
 8006eda:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8006edc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006ede:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006ee0:	1b9b      	subs	r3, r3, r6
 8006ee2:	1b14      	subs	r4, r2, r4
 8006ee4:	429c      	cmp	r4, r3
 8006ee6:	dd00      	ble.n	8006eea <_printf_float+0x34e>
 8006ee8:	001c      	movs	r4, r3
 8006eea:	2c00      	cmp	r4, #0
 8006eec:	dc34      	bgt.n	8006f58 <_printf_float+0x3bc>
 8006eee:	43e3      	mvns	r3, r4
 8006ef0:	2600      	movs	r6, #0
 8006ef2:	17db      	asrs	r3, r3, #31
 8006ef4:	401c      	ands	r4, r3
 8006ef6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006ef8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006efa:	1ad3      	subs	r3, r2, r3
 8006efc:	1b1b      	subs	r3, r3, r4
 8006efe:	42b3      	cmp	r3, r6
 8006f00:	dc00      	bgt.n	8006f04 <_printf_float+0x368>
 8006f02:	e77b      	b.n	8006dfc <_printf_float+0x260>
 8006f04:	002a      	movs	r2, r5
 8006f06:	2301      	movs	r3, #1
 8006f08:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f0c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006f0e:	321a      	adds	r2, #26
 8006f10:	47b8      	blx	r7
 8006f12:	3001      	adds	r0, #1
 8006f14:	d100      	bne.n	8006f18 <_printf_float+0x37c>
 8006f16:	e69d      	b.n	8006c54 <_printf_float+0xb8>
 8006f18:	3601      	adds	r6, #1
 8006f1a:	e7ec      	b.n	8006ef6 <_printf_float+0x35a>
 8006f1c:	0033      	movs	r3, r6
 8006f1e:	003a      	movs	r2, r7
 8006f20:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f22:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f24:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006f26:	47a0      	blx	r4
 8006f28:	3001      	adds	r0, #1
 8006f2a:	d1c5      	bne.n	8006eb8 <_printf_float+0x31c>
 8006f2c:	e692      	b.n	8006c54 <_printf_float+0xb8>
 8006f2e:	002a      	movs	r2, r5
 8006f30:	2301      	movs	r3, #1
 8006f32:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f34:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f36:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006f38:	321a      	adds	r2, #26
 8006f3a:	47b0      	blx	r6
 8006f3c:	3001      	adds	r0, #1
 8006f3e:	d100      	bne.n	8006f42 <_printf_float+0x3a6>
 8006f40:	e688      	b.n	8006c54 <_printf_float+0xb8>
 8006f42:	3401      	adds	r4, #1
 8006f44:	e7bd      	b.n	8006ec2 <_printf_float+0x326>
 8006f46:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f48:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f4a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f4c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f4e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006f50:	47a0      	blx	r4
 8006f52:	3001      	adds	r0, #1
 8006f54:	d1c1      	bne.n	8006eda <_printf_float+0x33e>
 8006f56:	e67d      	b.n	8006c54 <_printf_float+0xb8>
 8006f58:	19ba      	adds	r2, r7, r6
 8006f5a:	0023      	movs	r3, r4
 8006f5c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f5e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f60:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006f62:	47b0      	blx	r6
 8006f64:	3001      	adds	r0, #1
 8006f66:	d1c2      	bne.n	8006eee <_printf_float+0x352>
 8006f68:	e674      	b.n	8006c54 <_printf_float+0xb8>
 8006f6a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006f6c:	930c      	str	r3, [sp, #48]	@ 0x30
 8006f6e:	2b01      	cmp	r3, #1
 8006f70:	dc02      	bgt.n	8006f78 <_printf_float+0x3dc>
 8006f72:	2301      	movs	r3, #1
 8006f74:	421a      	tst	r2, r3
 8006f76:	d039      	beq.n	8006fec <_printf_float+0x450>
 8006f78:	2301      	movs	r3, #1
 8006f7a:	003a      	movs	r2, r7
 8006f7c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f80:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006f82:	47b0      	blx	r6
 8006f84:	3001      	adds	r0, #1
 8006f86:	d100      	bne.n	8006f8a <_printf_float+0x3ee>
 8006f88:	e664      	b.n	8006c54 <_printf_float+0xb8>
 8006f8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006f8e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006f90:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f92:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006f94:	47b0      	blx	r6
 8006f96:	3001      	adds	r0, #1
 8006f98:	d100      	bne.n	8006f9c <_printf_float+0x400>
 8006f9a:	e65b      	b.n	8006c54 <_printf_float+0xb8>
 8006f9c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8006f9e:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8006fa0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	3b01      	subs	r3, #1
 8006fa6:	930c      	str	r3, [sp, #48]	@ 0x30
 8006fa8:	2300      	movs	r3, #0
 8006faa:	f7f9 fa4f 	bl	800044c <__aeabi_dcmpeq>
 8006fae:	2800      	cmp	r0, #0
 8006fb0:	d11a      	bne.n	8006fe8 <_printf_float+0x44c>
 8006fb2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006fb4:	1c7a      	adds	r2, r7, #1
 8006fb6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006fb8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006fba:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006fbc:	47b0      	blx	r6
 8006fbe:	3001      	adds	r0, #1
 8006fc0:	d10e      	bne.n	8006fe0 <_printf_float+0x444>
 8006fc2:	e647      	b.n	8006c54 <_printf_float+0xb8>
 8006fc4:	002a      	movs	r2, r5
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006fca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006fcc:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006fce:	321a      	adds	r2, #26
 8006fd0:	47b8      	blx	r7
 8006fd2:	3001      	adds	r0, #1
 8006fd4:	d100      	bne.n	8006fd8 <_printf_float+0x43c>
 8006fd6:	e63d      	b.n	8006c54 <_printf_float+0xb8>
 8006fd8:	3601      	adds	r6, #1
 8006fda:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006fdc:	429e      	cmp	r6, r3
 8006fde:	dbf1      	blt.n	8006fc4 <_printf_float+0x428>
 8006fe0:	002a      	movs	r2, r5
 8006fe2:	0023      	movs	r3, r4
 8006fe4:	3250      	adds	r2, #80	@ 0x50
 8006fe6:	e6d9      	b.n	8006d9c <_printf_float+0x200>
 8006fe8:	2600      	movs	r6, #0
 8006fea:	e7f6      	b.n	8006fda <_printf_float+0x43e>
 8006fec:	003a      	movs	r2, r7
 8006fee:	e7e2      	b.n	8006fb6 <_printf_float+0x41a>
 8006ff0:	002a      	movs	r2, r5
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006ff6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ff8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006ffa:	3219      	adds	r2, #25
 8006ffc:	47b0      	blx	r6
 8006ffe:	3001      	adds	r0, #1
 8007000:	d100      	bne.n	8007004 <_printf_float+0x468>
 8007002:	e627      	b.n	8006c54 <_printf_float+0xb8>
 8007004:	3401      	adds	r4, #1
 8007006:	68eb      	ldr	r3, [r5, #12]
 8007008:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800700a:	1a9b      	subs	r3, r3, r2
 800700c:	42a3      	cmp	r3, r4
 800700e:	dcef      	bgt.n	8006ff0 <_printf_float+0x454>
 8007010:	e6f8      	b.n	8006e04 <_printf_float+0x268>
 8007012:	2400      	movs	r4, #0
 8007014:	e7f7      	b.n	8007006 <_printf_float+0x46a>
 8007016:	46c0      	nop			@ (mov r8, r8)

08007018 <_printf_common>:
 8007018:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800701a:	0016      	movs	r6, r2
 800701c:	9301      	str	r3, [sp, #4]
 800701e:	688a      	ldr	r2, [r1, #8]
 8007020:	690b      	ldr	r3, [r1, #16]
 8007022:	000c      	movs	r4, r1
 8007024:	9000      	str	r0, [sp, #0]
 8007026:	4293      	cmp	r3, r2
 8007028:	da00      	bge.n	800702c <_printf_common+0x14>
 800702a:	0013      	movs	r3, r2
 800702c:	0022      	movs	r2, r4
 800702e:	6033      	str	r3, [r6, #0]
 8007030:	3243      	adds	r2, #67	@ 0x43
 8007032:	7812      	ldrb	r2, [r2, #0]
 8007034:	2a00      	cmp	r2, #0
 8007036:	d001      	beq.n	800703c <_printf_common+0x24>
 8007038:	3301      	adds	r3, #1
 800703a:	6033      	str	r3, [r6, #0]
 800703c:	6823      	ldr	r3, [r4, #0]
 800703e:	069b      	lsls	r3, r3, #26
 8007040:	d502      	bpl.n	8007048 <_printf_common+0x30>
 8007042:	6833      	ldr	r3, [r6, #0]
 8007044:	3302      	adds	r3, #2
 8007046:	6033      	str	r3, [r6, #0]
 8007048:	6822      	ldr	r2, [r4, #0]
 800704a:	2306      	movs	r3, #6
 800704c:	0015      	movs	r5, r2
 800704e:	401d      	ands	r5, r3
 8007050:	421a      	tst	r2, r3
 8007052:	d027      	beq.n	80070a4 <_printf_common+0x8c>
 8007054:	0023      	movs	r3, r4
 8007056:	3343      	adds	r3, #67	@ 0x43
 8007058:	781b      	ldrb	r3, [r3, #0]
 800705a:	1e5a      	subs	r2, r3, #1
 800705c:	4193      	sbcs	r3, r2
 800705e:	6822      	ldr	r2, [r4, #0]
 8007060:	0692      	lsls	r2, r2, #26
 8007062:	d430      	bmi.n	80070c6 <_printf_common+0xae>
 8007064:	0022      	movs	r2, r4
 8007066:	9901      	ldr	r1, [sp, #4]
 8007068:	9800      	ldr	r0, [sp, #0]
 800706a:	9d08      	ldr	r5, [sp, #32]
 800706c:	3243      	adds	r2, #67	@ 0x43
 800706e:	47a8      	blx	r5
 8007070:	3001      	adds	r0, #1
 8007072:	d025      	beq.n	80070c0 <_printf_common+0xa8>
 8007074:	2206      	movs	r2, #6
 8007076:	6823      	ldr	r3, [r4, #0]
 8007078:	2500      	movs	r5, #0
 800707a:	4013      	ands	r3, r2
 800707c:	2b04      	cmp	r3, #4
 800707e:	d105      	bne.n	800708c <_printf_common+0x74>
 8007080:	6833      	ldr	r3, [r6, #0]
 8007082:	68e5      	ldr	r5, [r4, #12]
 8007084:	1aed      	subs	r5, r5, r3
 8007086:	43eb      	mvns	r3, r5
 8007088:	17db      	asrs	r3, r3, #31
 800708a:	401d      	ands	r5, r3
 800708c:	68a3      	ldr	r3, [r4, #8]
 800708e:	6922      	ldr	r2, [r4, #16]
 8007090:	4293      	cmp	r3, r2
 8007092:	dd01      	ble.n	8007098 <_printf_common+0x80>
 8007094:	1a9b      	subs	r3, r3, r2
 8007096:	18ed      	adds	r5, r5, r3
 8007098:	2600      	movs	r6, #0
 800709a:	42b5      	cmp	r5, r6
 800709c:	d120      	bne.n	80070e0 <_printf_common+0xc8>
 800709e:	2000      	movs	r0, #0
 80070a0:	e010      	b.n	80070c4 <_printf_common+0xac>
 80070a2:	3501      	adds	r5, #1
 80070a4:	68e3      	ldr	r3, [r4, #12]
 80070a6:	6832      	ldr	r2, [r6, #0]
 80070a8:	1a9b      	subs	r3, r3, r2
 80070aa:	42ab      	cmp	r3, r5
 80070ac:	ddd2      	ble.n	8007054 <_printf_common+0x3c>
 80070ae:	0022      	movs	r2, r4
 80070b0:	2301      	movs	r3, #1
 80070b2:	9901      	ldr	r1, [sp, #4]
 80070b4:	9800      	ldr	r0, [sp, #0]
 80070b6:	9f08      	ldr	r7, [sp, #32]
 80070b8:	3219      	adds	r2, #25
 80070ba:	47b8      	blx	r7
 80070bc:	3001      	adds	r0, #1
 80070be:	d1f0      	bne.n	80070a2 <_printf_common+0x8a>
 80070c0:	2001      	movs	r0, #1
 80070c2:	4240      	negs	r0, r0
 80070c4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80070c6:	2030      	movs	r0, #48	@ 0x30
 80070c8:	18e1      	adds	r1, r4, r3
 80070ca:	3143      	adds	r1, #67	@ 0x43
 80070cc:	7008      	strb	r0, [r1, #0]
 80070ce:	0021      	movs	r1, r4
 80070d0:	1c5a      	adds	r2, r3, #1
 80070d2:	3145      	adds	r1, #69	@ 0x45
 80070d4:	7809      	ldrb	r1, [r1, #0]
 80070d6:	18a2      	adds	r2, r4, r2
 80070d8:	3243      	adds	r2, #67	@ 0x43
 80070da:	3302      	adds	r3, #2
 80070dc:	7011      	strb	r1, [r2, #0]
 80070de:	e7c1      	b.n	8007064 <_printf_common+0x4c>
 80070e0:	0022      	movs	r2, r4
 80070e2:	2301      	movs	r3, #1
 80070e4:	9901      	ldr	r1, [sp, #4]
 80070e6:	9800      	ldr	r0, [sp, #0]
 80070e8:	9f08      	ldr	r7, [sp, #32]
 80070ea:	321a      	adds	r2, #26
 80070ec:	47b8      	blx	r7
 80070ee:	3001      	adds	r0, #1
 80070f0:	d0e6      	beq.n	80070c0 <_printf_common+0xa8>
 80070f2:	3601      	adds	r6, #1
 80070f4:	e7d1      	b.n	800709a <_printf_common+0x82>
	...

080070f8 <_printf_i>:
 80070f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070fa:	b08b      	sub	sp, #44	@ 0x2c
 80070fc:	9206      	str	r2, [sp, #24]
 80070fe:	000a      	movs	r2, r1
 8007100:	3243      	adds	r2, #67	@ 0x43
 8007102:	9307      	str	r3, [sp, #28]
 8007104:	9005      	str	r0, [sp, #20]
 8007106:	9203      	str	r2, [sp, #12]
 8007108:	7e0a      	ldrb	r2, [r1, #24]
 800710a:	000c      	movs	r4, r1
 800710c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800710e:	2a78      	cmp	r2, #120	@ 0x78
 8007110:	d809      	bhi.n	8007126 <_printf_i+0x2e>
 8007112:	2a62      	cmp	r2, #98	@ 0x62
 8007114:	d80b      	bhi.n	800712e <_printf_i+0x36>
 8007116:	2a00      	cmp	r2, #0
 8007118:	d100      	bne.n	800711c <_printf_i+0x24>
 800711a:	e0ba      	b.n	8007292 <_printf_i+0x19a>
 800711c:	497a      	ldr	r1, [pc, #488]	@ (8007308 <_printf_i+0x210>)
 800711e:	9104      	str	r1, [sp, #16]
 8007120:	2a58      	cmp	r2, #88	@ 0x58
 8007122:	d100      	bne.n	8007126 <_printf_i+0x2e>
 8007124:	e08e      	b.n	8007244 <_printf_i+0x14c>
 8007126:	0025      	movs	r5, r4
 8007128:	3542      	adds	r5, #66	@ 0x42
 800712a:	702a      	strb	r2, [r5, #0]
 800712c:	e022      	b.n	8007174 <_printf_i+0x7c>
 800712e:	0010      	movs	r0, r2
 8007130:	3863      	subs	r0, #99	@ 0x63
 8007132:	2815      	cmp	r0, #21
 8007134:	d8f7      	bhi.n	8007126 <_printf_i+0x2e>
 8007136:	f7f8 fff9 	bl	800012c <__gnu_thumb1_case_shi>
 800713a:	0016      	.short	0x0016
 800713c:	fff6001f 	.word	0xfff6001f
 8007140:	fff6fff6 	.word	0xfff6fff6
 8007144:	001ffff6 	.word	0x001ffff6
 8007148:	fff6fff6 	.word	0xfff6fff6
 800714c:	fff6fff6 	.word	0xfff6fff6
 8007150:	0036009f 	.word	0x0036009f
 8007154:	fff6007e 	.word	0xfff6007e
 8007158:	00b0fff6 	.word	0x00b0fff6
 800715c:	0036fff6 	.word	0x0036fff6
 8007160:	fff6fff6 	.word	0xfff6fff6
 8007164:	0082      	.short	0x0082
 8007166:	0025      	movs	r5, r4
 8007168:	681a      	ldr	r2, [r3, #0]
 800716a:	3542      	adds	r5, #66	@ 0x42
 800716c:	1d11      	adds	r1, r2, #4
 800716e:	6019      	str	r1, [r3, #0]
 8007170:	6813      	ldr	r3, [r2, #0]
 8007172:	702b      	strb	r3, [r5, #0]
 8007174:	2301      	movs	r3, #1
 8007176:	e09e      	b.n	80072b6 <_printf_i+0x1be>
 8007178:	6818      	ldr	r0, [r3, #0]
 800717a:	6809      	ldr	r1, [r1, #0]
 800717c:	1d02      	adds	r2, r0, #4
 800717e:	060d      	lsls	r5, r1, #24
 8007180:	d50b      	bpl.n	800719a <_printf_i+0xa2>
 8007182:	6806      	ldr	r6, [r0, #0]
 8007184:	601a      	str	r2, [r3, #0]
 8007186:	2e00      	cmp	r6, #0
 8007188:	da03      	bge.n	8007192 <_printf_i+0x9a>
 800718a:	232d      	movs	r3, #45	@ 0x2d
 800718c:	9a03      	ldr	r2, [sp, #12]
 800718e:	4276      	negs	r6, r6
 8007190:	7013      	strb	r3, [r2, #0]
 8007192:	4b5d      	ldr	r3, [pc, #372]	@ (8007308 <_printf_i+0x210>)
 8007194:	270a      	movs	r7, #10
 8007196:	9304      	str	r3, [sp, #16]
 8007198:	e018      	b.n	80071cc <_printf_i+0xd4>
 800719a:	6806      	ldr	r6, [r0, #0]
 800719c:	601a      	str	r2, [r3, #0]
 800719e:	0649      	lsls	r1, r1, #25
 80071a0:	d5f1      	bpl.n	8007186 <_printf_i+0x8e>
 80071a2:	b236      	sxth	r6, r6
 80071a4:	e7ef      	b.n	8007186 <_printf_i+0x8e>
 80071a6:	6808      	ldr	r0, [r1, #0]
 80071a8:	6819      	ldr	r1, [r3, #0]
 80071aa:	c940      	ldmia	r1!, {r6}
 80071ac:	0605      	lsls	r5, r0, #24
 80071ae:	d402      	bmi.n	80071b6 <_printf_i+0xbe>
 80071b0:	0640      	lsls	r0, r0, #25
 80071b2:	d500      	bpl.n	80071b6 <_printf_i+0xbe>
 80071b4:	b2b6      	uxth	r6, r6
 80071b6:	6019      	str	r1, [r3, #0]
 80071b8:	4b53      	ldr	r3, [pc, #332]	@ (8007308 <_printf_i+0x210>)
 80071ba:	270a      	movs	r7, #10
 80071bc:	9304      	str	r3, [sp, #16]
 80071be:	2a6f      	cmp	r2, #111	@ 0x6f
 80071c0:	d100      	bne.n	80071c4 <_printf_i+0xcc>
 80071c2:	3f02      	subs	r7, #2
 80071c4:	0023      	movs	r3, r4
 80071c6:	2200      	movs	r2, #0
 80071c8:	3343      	adds	r3, #67	@ 0x43
 80071ca:	701a      	strb	r2, [r3, #0]
 80071cc:	6863      	ldr	r3, [r4, #4]
 80071ce:	60a3      	str	r3, [r4, #8]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	db06      	blt.n	80071e2 <_printf_i+0xea>
 80071d4:	2104      	movs	r1, #4
 80071d6:	6822      	ldr	r2, [r4, #0]
 80071d8:	9d03      	ldr	r5, [sp, #12]
 80071da:	438a      	bics	r2, r1
 80071dc:	6022      	str	r2, [r4, #0]
 80071de:	4333      	orrs	r3, r6
 80071e0:	d00c      	beq.n	80071fc <_printf_i+0x104>
 80071e2:	9d03      	ldr	r5, [sp, #12]
 80071e4:	0030      	movs	r0, r6
 80071e6:	0039      	movs	r1, r7
 80071e8:	f7f9 f830 	bl	800024c <__aeabi_uidivmod>
 80071ec:	9b04      	ldr	r3, [sp, #16]
 80071ee:	3d01      	subs	r5, #1
 80071f0:	5c5b      	ldrb	r3, [r3, r1]
 80071f2:	702b      	strb	r3, [r5, #0]
 80071f4:	0033      	movs	r3, r6
 80071f6:	0006      	movs	r6, r0
 80071f8:	429f      	cmp	r7, r3
 80071fa:	d9f3      	bls.n	80071e4 <_printf_i+0xec>
 80071fc:	2f08      	cmp	r7, #8
 80071fe:	d109      	bne.n	8007214 <_printf_i+0x11c>
 8007200:	6823      	ldr	r3, [r4, #0]
 8007202:	07db      	lsls	r3, r3, #31
 8007204:	d506      	bpl.n	8007214 <_printf_i+0x11c>
 8007206:	6862      	ldr	r2, [r4, #4]
 8007208:	6923      	ldr	r3, [r4, #16]
 800720a:	429a      	cmp	r2, r3
 800720c:	dc02      	bgt.n	8007214 <_printf_i+0x11c>
 800720e:	2330      	movs	r3, #48	@ 0x30
 8007210:	3d01      	subs	r5, #1
 8007212:	702b      	strb	r3, [r5, #0]
 8007214:	9b03      	ldr	r3, [sp, #12]
 8007216:	1b5b      	subs	r3, r3, r5
 8007218:	6123      	str	r3, [r4, #16]
 800721a:	9b07      	ldr	r3, [sp, #28]
 800721c:	0021      	movs	r1, r4
 800721e:	9300      	str	r3, [sp, #0]
 8007220:	9805      	ldr	r0, [sp, #20]
 8007222:	9b06      	ldr	r3, [sp, #24]
 8007224:	aa09      	add	r2, sp, #36	@ 0x24
 8007226:	f7ff fef7 	bl	8007018 <_printf_common>
 800722a:	3001      	adds	r0, #1
 800722c:	d148      	bne.n	80072c0 <_printf_i+0x1c8>
 800722e:	2001      	movs	r0, #1
 8007230:	4240      	negs	r0, r0
 8007232:	b00b      	add	sp, #44	@ 0x2c
 8007234:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007236:	2220      	movs	r2, #32
 8007238:	6809      	ldr	r1, [r1, #0]
 800723a:	430a      	orrs	r2, r1
 800723c:	6022      	str	r2, [r4, #0]
 800723e:	2278      	movs	r2, #120	@ 0x78
 8007240:	4932      	ldr	r1, [pc, #200]	@ (800730c <_printf_i+0x214>)
 8007242:	9104      	str	r1, [sp, #16]
 8007244:	0021      	movs	r1, r4
 8007246:	3145      	adds	r1, #69	@ 0x45
 8007248:	700a      	strb	r2, [r1, #0]
 800724a:	6819      	ldr	r1, [r3, #0]
 800724c:	6822      	ldr	r2, [r4, #0]
 800724e:	c940      	ldmia	r1!, {r6}
 8007250:	0610      	lsls	r0, r2, #24
 8007252:	d402      	bmi.n	800725a <_printf_i+0x162>
 8007254:	0650      	lsls	r0, r2, #25
 8007256:	d500      	bpl.n	800725a <_printf_i+0x162>
 8007258:	b2b6      	uxth	r6, r6
 800725a:	6019      	str	r1, [r3, #0]
 800725c:	07d3      	lsls	r3, r2, #31
 800725e:	d502      	bpl.n	8007266 <_printf_i+0x16e>
 8007260:	2320      	movs	r3, #32
 8007262:	4313      	orrs	r3, r2
 8007264:	6023      	str	r3, [r4, #0]
 8007266:	2e00      	cmp	r6, #0
 8007268:	d001      	beq.n	800726e <_printf_i+0x176>
 800726a:	2710      	movs	r7, #16
 800726c:	e7aa      	b.n	80071c4 <_printf_i+0xcc>
 800726e:	2220      	movs	r2, #32
 8007270:	6823      	ldr	r3, [r4, #0]
 8007272:	4393      	bics	r3, r2
 8007274:	6023      	str	r3, [r4, #0]
 8007276:	e7f8      	b.n	800726a <_printf_i+0x172>
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	680d      	ldr	r5, [r1, #0]
 800727c:	1d10      	adds	r0, r2, #4
 800727e:	6949      	ldr	r1, [r1, #20]
 8007280:	6018      	str	r0, [r3, #0]
 8007282:	6813      	ldr	r3, [r2, #0]
 8007284:	062e      	lsls	r6, r5, #24
 8007286:	d501      	bpl.n	800728c <_printf_i+0x194>
 8007288:	6019      	str	r1, [r3, #0]
 800728a:	e002      	b.n	8007292 <_printf_i+0x19a>
 800728c:	066d      	lsls	r5, r5, #25
 800728e:	d5fb      	bpl.n	8007288 <_printf_i+0x190>
 8007290:	8019      	strh	r1, [r3, #0]
 8007292:	2300      	movs	r3, #0
 8007294:	9d03      	ldr	r5, [sp, #12]
 8007296:	6123      	str	r3, [r4, #16]
 8007298:	e7bf      	b.n	800721a <_printf_i+0x122>
 800729a:	681a      	ldr	r2, [r3, #0]
 800729c:	1d11      	adds	r1, r2, #4
 800729e:	6019      	str	r1, [r3, #0]
 80072a0:	6815      	ldr	r5, [r2, #0]
 80072a2:	2100      	movs	r1, #0
 80072a4:	0028      	movs	r0, r5
 80072a6:	6862      	ldr	r2, [r4, #4]
 80072a8:	f000 f9fd 	bl	80076a6 <memchr>
 80072ac:	2800      	cmp	r0, #0
 80072ae:	d001      	beq.n	80072b4 <_printf_i+0x1bc>
 80072b0:	1b40      	subs	r0, r0, r5
 80072b2:	6060      	str	r0, [r4, #4]
 80072b4:	6863      	ldr	r3, [r4, #4]
 80072b6:	6123      	str	r3, [r4, #16]
 80072b8:	2300      	movs	r3, #0
 80072ba:	9a03      	ldr	r2, [sp, #12]
 80072bc:	7013      	strb	r3, [r2, #0]
 80072be:	e7ac      	b.n	800721a <_printf_i+0x122>
 80072c0:	002a      	movs	r2, r5
 80072c2:	6923      	ldr	r3, [r4, #16]
 80072c4:	9906      	ldr	r1, [sp, #24]
 80072c6:	9805      	ldr	r0, [sp, #20]
 80072c8:	9d07      	ldr	r5, [sp, #28]
 80072ca:	47a8      	blx	r5
 80072cc:	3001      	adds	r0, #1
 80072ce:	d0ae      	beq.n	800722e <_printf_i+0x136>
 80072d0:	6823      	ldr	r3, [r4, #0]
 80072d2:	079b      	lsls	r3, r3, #30
 80072d4:	d415      	bmi.n	8007302 <_printf_i+0x20a>
 80072d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072d8:	68e0      	ldr	r0, [r4, #12]
 80072da:	4298      	cmp	r0, r3
 80072dc:	daa9      	bge.n	8007232 <_printf_i+0x13a>
 80072de:	0018      	movs	r0, r3
 80072e0:	e7a7      	b.n	8007232 <_printf_i+0x13a>
 80072e2:	0022      	movs	r2, r4
 80072e4:	2301      	movs	r3, #1
 80072e6:	9906      	ldr	r1, [sp, #24]
 80072e8:	9805      	ldr	r0, [sp, #20]
 80072ea:	9e07      	ldr	r6, [sp, #28]
 80072ec:	3219      	adds	r2, #25
 80072ee:	47b0      	blx	r6
 80072f0:	3001      	adds	r0, #1
 80072f2:	d09c      	beq.n	800722e <_printf_i+0x136>
 80072f4:	3501      	adds	r5, #1
 80072f6:	68e3      	ldr	r3, [r4, #12]
 80072f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072fa:	1a9b      	subs	r3, r3, r2
 80072fc:	42ab      	cmp	r3, r5
 80072fe:	dcf0      	bgt.n	80072e2 <_printf_i+0x1ea>
 8007300:	e7e9      	b.n	80072d6 <_printf_i+0x1de>
 8007302:	2500      	movs	r5, #0
 8007304:	e7f7      	b.n	80072f6 <_printf_i+0x1fe>
 8007306:	46c0      	nop			@ (mov r8, r8)
 8007308:	0800aa3a 	.word	0x0800aa3a
 800730c:	0800aa4b 	.word	0x0800aa4b

08007310 <std>:
 8007310:	2300      	movs	r3, #0
 8007312:	b510      	push	{r4, lr}
 8007314:	0004      	movs	r4, r0
 8007316:	6003      	str	r3, [r0, #0]
 8007318:	6043      	str	r3, [r0, #4]
 800731a:	6083      	str	r3, [r0, #8]
 800731c:	8181      	strh	r1, [r0, #12]
 800731e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007320:	81c2      	strh	r2, [r0, #14]
 8007322:	6103      	str	r3, [r0, #16]
 8007324:	6143      	str	r3, [r0, #20]
 8007326:	6183      	str	r3, [r0, #24]
 8007328:	0019      	movs	r1, r3
 800732a:	2208      	movs	r2, #8
 800732c:	305c      	adds	r0, #92	@ 0x5c
 800732e:	f000 f921 	bl	8007574 <memset>
 8007332:	4b0b      	ldr	r3, [pc, #44]	@ (8007360 <std+0x50>)
 8007334:	6224      	str	r4, [r4, #32]
 8007336:	6263      	str	r3, [r4, #36]	@ 0x24
 8007338:	4b0a      	ldr	r3, [pc, #40]	@ (8007364 <std+0x54>)
 800733a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800733c:	4b0a      	ldr	r3, [pc, #40]	@ (8007368 <std+0x58>)
 800733e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007340:	4b0a      	ldr	r3, [pc, #40]	@ (800736c <std+0x5c>)
 8007342:	6323      	str	r3, [r4, #48]	@ 0x30
 8007344:	4b0a      	ldr	r3, [pc, #40]	@ (8007370 <std+0x60>)
 8007346:	429c      	cmp	r4, r3
 8007348:	d005      	beq.n	8007356 <std+0x46>
 800734a:	4b0a      	ldr	r3, [pc, #40]	@ (8007374 <std+0x64>)
 800734c:	429c      	cmp	r4, r3
 800734e:	d002      	beq.n	8007356 <std+0x46>
 8007350:	4b09      	ldr	r3, [pc, #36]	@ (8007378 <std+0x68>)
 8007352:	429c      	cmp	r4, r3
 8007354:	d103      	bne.n	800735e <std+0x4e>
 8007356:	0020      	movs	r0, r4
 8007358:	3058      	adds	r0, #88	@ 0x58
 800735a:	f000 f9a1 	bl	80076a0 <__retarget_lock_init_recursive>
 800735e:	bd10      	pop	{r4, pc}
 8007360:	080074dd 	.word	0x080074dd
 8007364:	08007505 	.word	0x08007505
 8007368:	0800753d 	.word	0x0800753d
 800736c:	08007569 	.word	0x08007569
 8007370:	2000040c 	.word	0x2000040c
 8007374:	20000474 	.word	0x20000474
 8007378:	200004dc 	.word	0x200004dc

0800737c <stdio_exit_handler>:
 800737c:	b510      	push	{r4, lr}
 800737e:	4a03      	ldr	r2, [pc, #12]	@ (800738c <stdio_exit_handler+0x10>)
 8007380:	4903      	ldr	r1, [pc, #12]	@ (8007390 <stdio_exit_handler+0x14>)
 8007382:	4804      	ldr	r0, [pc, #16]	@ (8007394 <stdio_exit_handler+0x18>)
 8007384:	f000 f86c 	bl	8007460 <_fwalk_sglue>
 8007388:	bd10      	pop	{r4, pc}
 800738a:	46c0      	nop			@ (mov r8, r8)
 800738c:	20000010 	.word	0x20000010
 8007390:	08008f4d 	.word	0x08008f4d
 8007394:	20000020 	.word	0x20000020

08007398 <cleanup_stdio>:
 8007398:	6841      	ldr	r1, [r0, #4]
 800739a:	4b0b      	ldr	r3, [pc, #44]	@ (80073c8 <cleanup_stdio+0x30>)
 800739c:	b510      	push	{r4, lr}
 800739e:	0004      	movs	r4, r0
 80073a0:	4299      	cmp	r1, r3
 80073a2:	d001      	beq.n	80073a8 <cleanup_stdio+0x10>
 80073a4:	f001 fdd2 	bl	8008f4c <_fflush_r>
 80073a8:	68a1      	ldr	r1, [r4, #8]
 80073aa:	4b08      	ldr	r3, [pc, #32]	@ (80073cc <cleanup_stdio+0x34>)
 80073ac:	4299      	cmp	r1, r3
 80073ae:	d002      	beq.n	80073b6 <cleanup_stdio+0x1e>
 80073b0:	0020      	movs	r0, r4
 80073b2:	f001 fdcb 	bl	8008f4c <_fflush_r>
 80073b6:	68e1      	ldr	r1, [r4, #12]
 80073b8:	4b05      	ldr	r3, [pc, #20]	@ (80073d0 <cleanup_stdio+0x38>)
 80073ba:	4299      	cmp	r1, r3
 80073bc:	d002      	beq.n	80073c4 <cleanup_stdio+0x2c>
 80073be:	0020      	movs	r0, r4
 80073c0:	f001 fdc4 	bl	8008f4c <_fflush_r>
 80073c4:	bd10      	pop	{r4, pc}
 80073c6:	46c0      	nop			@ (mov r8, r8)
 80073c8:	2000040c 	.word	0x2000040c
 80073cc:	20000474 	.word	0x20000474
 80073d0:	200004dc 	.word	0x200004dc

080073d4 <global_stdio_init.part.0>:
 80073d4:	b510      	push	{r4, lr}
 80073d6:	4b09      	ldr	r3, [pc, #36]	@ (80073fc <global_stdio_init.part.0+0x28>)
 80073d8:	4a09      	ldr	r2, [pc, #36]	@ (8007400 <global_stdio_init.part.0+0x2c>)
 80073da:	2104      	movs	r1, #4
 80073dc:	601a      	str	r2, [r3, #0]
 80073de:	4809      	ldr	r0, [pc, #36]	@ (8007404 <global_stdio_init.part.0+0x30>)
 80073e0:	2200      	movs	r2, #0
 80073e2:	f7ff ff95 	bl	8007310 <std>
 80073e6:	2201      	movs	r2, #1
 80073e8:	2109      	movs	r1, #9
 80073ea:	4807      	ldr	r0, [pc, #28]	@ (8007408 <global_stdio_init.part.0+0x34>)
 80073ec:	f7ff ff90 	bl	8007310 <std>
 80073f0:	2202      	movs	r2, #2
 80073f2:	2112      	movs	r1, #18
 80073f4:	4805      	ldr	r0, [pc, #20]	@ (800740c <global_stdio_init.part.0+0x38>)
 80073f6:	f7ff ff8b 	bl	8007310 <std>
 80073fa:	bd10      	pop	{r4, pc}
 80073fc:	20000544 	.word	0x20000544
 8007400:	0800737d 	.word	0x0800737d
 8007404:	2000040c 	.word	0x2000040c
 8007408:	20000474 	.word	0x20000474
 800740c:	200004dc 	.word	0x200004dc

08007410 <__sfp_lock_acquire>:
 8007410:	b510      	push	{r4, lr}
 8007412:	4802      	ldr	r0, [pc, #8]	@ (800741c <__sfp_lock_acquire+0xc>)
 8007414:	f000 f945 	bl	80076a2 <__retarget_lock_acquire_recursive>
 8007418:	bd10      	pop	{r4, pc}
 800741a:	46c0      	nop			@ (mov r8, r8)
 800741c:	2000054d 	.word	0x2000054d

08007420 <__sfp_lock_release>:
 8007420:	b510      	push	{r4, lr}
 8007422:	4802      	ldr	r0, [pc, #8]	@ (800742c <__sfp_lock_release+0xc>)
 8007424:	f000 f93e 	bl	80076a4 <__retarget_lock_release_recursive>
 8007428:	bd10      	pop	{r4, pc}
 800742a:	46c0      	nop			@ (mov r8, r8)
 800742c:	2000054d 	.word	0x2000054d

08007430 <__sinit>:
 8007430:	b510      	push	{r4, lr}
 8007432:	0004      	movs	r4, r0
 8007434:	f7ff ffec 	bl	8007410 <__sfp_lock_acquire>
 8007438:	6a23      	ldr	r3, [r4, #32]
 800743a:	2b00      	cmp	r3, #0
 800743c:	d002      	beq.n	8007444 <__sinit+0x14>
 800743e:	f7ff ffef 	bl	8007420 <__sfp_lock_release>
 8007442:	bd10      	pop	{r4, pc}
 8007444:	4b04      	ldr	r3, [pc, #16]	@ (8007458 <__sinit+0x28>)
 8007446:	6223      	str	r3, [r4, #32]
 8007448:	4b04      	ldr	r3, [pc, #16]	@ (800745c <__sinit+0x2c>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	2b00      	cmp	r3, #0
 800744e:	d1f6      	bne.n	800743e <__sinit+0xe>
 8007450:	f7ff ffc0 	bl	80073d4 <global_stdio_init.part.0>
 8007454:	e7f3      	b.n	800743e <__sinit+0xe>
 8007456:	46c0      	nop			@ (mov r8, r8)
 8007458:	08007399 	.word	0x08007399
 800745c:	20000544 	.word	0x20000544

08007460 <_fwalk_sglue>:
 8007460:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007462:	0014      	movs	r4, r2
 8007464:	2600      	movs	r6, #0
 8007466:	9000      	str	r0, [sp, #0]
 8007468:	9101      	str	r1, [sp, #4]
 800746a:	68a5      	ldr	r5, [r4, #8]
 800746c:	6867      	ldr	r7, [r4, #4]
 800746e:	3f01      	subs	r7, #1
 8007470:	d504      	bpl.n	800747c <_fwalk_sglue+0x1c>
 8007472:	6824      	ldr	r4, [r4, #0]
 8007474:	2c00      	cmp	r4, #0
 8007476:	d1f8      	bne.n	800746a <_fwalk_sglue+0xa>
 8007478:	0030      	movs	r0, r6
 800747a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800747c:	89ab      	ldrh	r3, [r5, #12]
 800747e:	2b01      	cmp	r3, #1
 8007480:	d908      	bls.n	8007494 <_fwalk_sglue+0x34>
 8007482:	220e      	movs	r2, #14
 8007484:	5eab      	ldrsh	r3, [r5, r2]
 8007486:	3301      	adds	r3, #1
 8007488:	d004      	beq.n	8007494 <_fwalk_sglue+0x34>
 800748a:	0029      	movs	r1, r5
 800748c:	9800      	ldr	r0, [sp, #0]
 800748e:	9b01      	ldr	r3, [sp, #4]
 8007490:	4798      	blx	r3
 8007492:	4306      	orrs	r6, r0
 8007494:	3568      	adds	r5, #104	@ 0x68
 8007496:	e7ea      	b.n	800746e <_fwalk_sglue+0xe>

08007498 <siprintf>:
 8007498:	b40e      	push	{r1, r2, r3}
 800749a:	b510      	push	{r4, lr}
 800749c:	2400      	movs	r4, #0
 800749e:	490c      	ldr	r1, [pc, #48]	@ (80074d0 <siprintf+0x38>)
 80074a0:	b09d      	sub	sp, #116	@ 0x74
 80074a2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80074a4:	9002      	str	r0, [sp, #8]
 80074a6:	9006      	str	r0, [sp, #24]
 80074a8:	9107      	str	r1, [sp, #28]
 80074aa:	9104      	str	r1, [sp, #16]
 80074ac:	4809      	ldr	r0, [pc, #36]	@ (80074d4 <siprintf+0x3c>)
 80074ae:	490a      	ldr	r1, [pc, #40]	@ (80074d8 <siprintf+0x40>)
 80074b0:	cb04      	ldmia	r3!, {r2}
 80074b2:	9105      	str	r1, [sp, #20]
 80074b4:	6800      	ldr	r0, [r0, #0]
 80074b6:	a902      	add	r1, sp, #8
 80074b8:	9301      	str	r3, [sp, #4]
 80074ba:	941b      	str	r4, [sp, #108]	@ 0x6c
 80074bc:	f001 fbc2 	bl	8008c44 <_svfiprintf_r>
 80074c0:	9b02      	ldr	r3, [sp, #8]
 80074c2:	701c      	strb	r4, [r3, #0]
 80074c4:	b01d      	add	sp, #116	@ 0x74
 80074c6:	bc10      	pop	{r4}
 80074c8:	bc08      	pop	{r3}
 80074ca:	b003      	add	sp, #12
 80074cc:	4718      	bx	r3
 80074ce:	46c0      	nop			@ (mov r8, r8)
 80074d0:	7fffffff 	.word	0x7fffffff
 80074d4:	2000001c 	.word	0x2000001c
 80074d8:	ffff0208 	.word	0xffff0208

080074dc <__sread>:
 80074dc:	b570      	push	{r4, r5, r6, lr}
 80074de:	000c      	movs	r4, r1
 80074e0:	250e      	movs	r5, #14
 80074e2:	5f49      	ldrsh	r1, [r1, r5]
 80074e4:	f000 f878 	bl	80075d8 <_read_r>
 80074e8:	2800      	cmp	r0, #0
 80074ea:	db03      	blt.n	80074f4 <__sread+0x18>
 80074ec:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80074ee:	181b      	adds	r3, r3, r0
 80074f0:	6563      	str	r3, [r4, #84]	@ 0x54
 80074f2:	bd70      	pop	{r4, r5, r6, pc}
 80074f4:	89a3      	ldrh	r3, [r4, #12]
 80074f6:	4a02      	ldr	r2, [pc, #8]	@ (8007500 <__sread+0x24>)
 80074f8:	4013      	ands	r3, r2
 80074fa:	81a3      	strh	r3, [r4, #12]
 80074fc:	e7f9      	b.n	80074f2 <__sread+0x16>
 80074fe:	46c0      	nop			@ (mov r8, r8)
 8007500:	ffffefff 	.word	0xffffefff

08007504 <__swrite>:
 8007504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007506:	001f      	movs	r7, r3
 8007508:	898b      	ldrh	r3, [r1, #12]
 800750a:	0005      	movs	r5, r0
 800750c:	000c      	movs	r4, r1
 800750e:	0016      	movs	r6, r2
 8007510:	05db      	lsls	r3, r3, #23
 8007512:	d505      	bpl.n	8007520 <__swrite+0x1c>
 8007514:	230e      	movs	r3, #14
 8007516:	5ec9      	ldrsh	r1, [r1, r3]
 8007518:	2200      	movs	r2, #0
 800751a:	2302      	movs	r3, #2
 800751c:	f000 f848 	bl	80075b0 <_lseek_r>
 8007520:	89a3      	ldrh	r3, [r4, #12]
 8007522:	4a05      	ldr	r2, [pc, #20]	@ (8007538 <__swrite+0x34>)
 8007524:	0028      	movs	r0, r5
 8007526:	4013      	ands	r3, r2
 8007528:	81a3      	strh	r3, [r4, #12]
 800752a:	0032      	movs	r2, r6
 800752c:	230e      	movs	r3, #14
 800752e:	5ee1      	ldrsh	r1, [r4, r3]
 8007530:	003b      	movs	r3, r7
 8007532:	f000 f877 	bl	8007624 <_write_r>
 8007536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007538:	ffffefff 	.word	0xffffefff

0800753c <__sseek>:
 800753c:	b570      	push	{r4, r5, r6, lr}
 800753e:	000c      	movs	r4, r1
 8007540:	250e      	movs	r5, #14
 8007542:	5f49      	ldrsh	r1, [r1, r5]
 8007544:	f000 f834 	bl	80075b0 <_lseek_r>
 8007548:	89a3      	ldrh	r3, [r4, #12]
 800754a:	1c42      	adds	r2, r0, #1
 800754c:	d103      	bne.n	8007556 <__sseek+0x1a>
 800754e:	4a05      	ldr	r2, [pc, #20]	@ (8007564 <__sseek+0x28>)
 8007550:	4013      	ands	r3, r2
 8007552:	81a3      	strh	r3, [r4, #12]
 8007554:	bd70      	pop	{r4, r5, r6, pc}
 8007556:	2280      	movs	r2, #128	@ 0x80
 8007558:	0152      	lsls	r2, r2, #5
 800755a:	4313      	orrs	r3, r2
 800755c:	81a3      	strh	r3, [r4, #12]
 800755e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007560:	e7f8      	b.n	8007554 <__sseek+0x18>
 8007562:	46c0      	nop			@ (mov r8, r8)
 8007564:	ffffefff 	.word	0xffffefff

08007568 <__sclose>:
 8007568:	b510      	push	{r4, lr}
 800756a:	230e      	movs	r3, #14
 800756c:	5ec9      	ldrsh	r1, [r1, r3]
 800756e:	f000 f80d 	bl	800758c <_close_r>
 8007572:	bd10      	pop	{r4, pc}

08007574 <memset>:
 8007574:	0003      	movs	r3, r0
 8007576:	1882      	adds	r2, r0, r2
 8007578:	4293      	cmp	r3, r2
 800757a:	d100      	bne.n	800757e <memset+0xa>
 800757c:	4770      	bx	lr
 800757e:	7019      	strb	r1, [r3, #0]
 8007580:	3301      	adds	r3, #1
 8007582:	e7f9      	b.n	8007578 <memset+0x4>

08007584 <_localeconv_r>:
 8007584:	4800      	ldr	r0, [pc, #0]	@ (8007588 <_localeconv_r+0x4>)
 8007586:	4770      	bx	lr
 8007588:	2000015c 	.word	0x2000015c

0800758c <_close_r>:
 800758c:	2300      	movs	r3, #0
 800758e:	b570      	push	{r4, r5, r6, lr}
 8007590:	4d06      	ldr	r5, [pc, #24]	@ (80075ac <_close_r+0x20>)
 8007592:	0004      	movs	r4, r0
 8007594:	0008      	movs	r0, r1
 8007596:	602b      	str	r3, [r5, #0]
 8007598:	f7fc fa82 	bl	8003aa0 <_close>
 800759c:	1c43      	adds	r3, r0, #1
 800759e:	d103      	bne.n	80075a8 <_close_r+0x1c>
 80075a0:	682b      	ldr	r3, [r5, #0]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d000      	beq.n	80075a8 <_close_r+0x1c>
 80075a6:	6023      	str	r3, [r4, #0]
 80075a8:	bd70      	pop	{r4, r5, r6, pc}
 80075aa:	46c0      	nop			@ (mov r8, r8)
 80075ac:	20000548 	.word	0x20000548

080075b0 <_lseek_r>:
 80075b0:	b570      	push	{r4, r5, r6, lr}
 80075b2:	0004      	movs	r4, r0
 80075b4:	0008      	movs	r0, r1
 80075b6:	0011      	movs	r1, r2
 80075b8:	001a      	movs	r2, r3
 80075ba:	2300      	movs	r3, #0
 80075bc:	4d05      	ldr	r5, [pc, #20]	@ (80075d4 <_lseek_r+0x24>)
 80075be:	602b      	str	r3, [r5, #0]
 80075c0:	f7fc fa8f 	bl	8003ae2 <_lseek>
 80075c4:	1c43      	adds	r3, r0, #1
 80075c6:	d103      	bne.n	80075d0 <_lseek_r+0x20>
 80075c8:	682b      	ldr	r3, [r5, #0]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d000      	beq.n	80075d0 <_lseek_r+0x20>
 80075ce:	6023      	str	r3, [r4, #0]
 80075d0:	bd70      	pop	{r4, r5, r6, pc}
 80075d2:	46c0      	nop			@ (mov r8, r8)
 80075d4:	20000548 	.word	0x20000548

080075d8 <_read_r>:
 80075d8:	b570      	push	{r4, r5, r6, lr}
 80075da:	0004      	movs	r4, r0
 80075dc:	0008      	movs	r0, r1
 80075de:	0011      	movs	r1, r2
 80075e0:	001a      	movs	r2, r3
 80075e2:	2300      	movs	r3, #0
 80075e4:	4d05      	ldr	r5, [pc, #20]	@ (80075fc <_read_r+0x24>)
 80075e6:	602b      	str	r3, [r5, #0]
 80075e8:	f7fc fa21 	bl	8003a2e <_read>
 80075ec:	1c43      	adds	r3, r0, #1
 80075ee:	d103      	bne.n	80075f8 <_read_r+0x20>
 80075f0:	682b      	ldr	r3, [r5, #0]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d000      	beq.n	80075f8 <_read_r+0x20>
 80075f6:	6023      	str	r3, [r4, #0]
 80075f8:	bd70      	pop	{r4, r5, r6, pc}
 80075fa:	46c0      	nop			@ (mov r8, r8)
 80075fc:	20000548 	.word	0x20000548

08007600 <_sbrk_r>:
 8007600:	2300      	movs	r3, #0
 8007602:	b570      	push	{r4, r5, r6, lr}
 8007604:	4d06      	ldr	r5, [pc, #24]	@ (8007620 <_sbrk_r+0x20>)
 8007606:	0004      	movs	r4, r0
 8007608:	0008      	movs	r0, r1
 800760a:	602b      	str	r3, [r5, #0]
 800760c:	f7fc fa74 	bl	8003af8 <_sbrk>
 8007610:	1c43      	adds	r3, r0, #1
 8007612:	d103      	bne.n	800761c <_sbrk_r+0x1c>
 8007614:	682b      	ldr	r3, [r5, #0]
 8007616:	2b00      	cmp	r3, #0
 8007618:	d000      	beq.n	800761c <_sbrk_r+0x1c>
 800761a:	6023      	str	r3, [r4, #0]
 800761c:	bd70      	pop	{r4, r5, r6, pc}
 800761e:	46c0      	nop			@ (mov r8, r8)
 8007620:	20000548 	.word	0x20000548

08007624 <_write_r>:
 8007624:	b570      	push	{r4, r5, r6, lr}
 8007626:	0004      	movs	r4, r0
 8007628:	0008      	movs	r0, r1
 800762a:	0011      	movs	r1, r2
 800762c:	001a      	movs	r2, r3
 800762e:	2300      	movs	r3, #0
 8007630:	4d05      	ldr	r5, [pc, #20]	@ (8007648 <_write_r+0x24>)
 8007632:	602b      	str	r3, [r5, #0]
 8007634:	f7fc fa18 	bl	8003a68 <_write>
 8007638:	1c43      	adds	r3, r0, #1
 800763a:	d103      	bne.n	8007644 <_write_r+0x20>
 800763c:	682b      	ldr	r3, [r5, #0]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d000      	beq.n	8007644 <_write_r+0x20>
 8007642:	6023      	str	r3, [r4, #0]
 8007644:	bd70      	pop	{r4, r5, r6, pc}
 8007646:	46c0      	nop			@ (mov r8, r8)
 8007648:	20000548 	.word	0x20000548

0800764c <__errno>:
 800764c:	4b01      	ldr	r3, [pc, #4]	@ (8007654 <__errno+0x8>)
 800764e:	6818      	ldr	r0, [r3, #0]
 8007650:	4770      	bx	lr
 8007652:	46c0      	nop			@ (mov r8, r8)
 8007654:	2000001c 	.word	0x2000001c

08007658 <__libc_init_array>:
 8007658:	b570      	push	{r4, r5, r6, lr}
 800765a:	2600      	movs	r6, #0
 800765c:	4c0c      	ldr	r4, [pc, #48]	@ (8007690 <__libc_init_array+0x38>)
 800765e:	4d0d      	ldr	r5, [pc, #52]	@ (8007694 <__libc_init_array+0x3c>)
 8007660:	1b64      	subs	r4, r4, r5
 8007662:	10a4      	asrs	r4, r4, #2
 8007664:	42a6      	cmp	r6, r4
 8007666:	d109      	bne.n	800767c <__libc_init_array+0x24>
 8007668:	2600      	movs	r6, #0
 800766a:	f003 f921 	bl	800a8b0 <_init>
 800766e:	4c0a      	ldr	r4, [pc, #40]	@ (8007698 <__libc_init_array+0x40>)
 8007670:	4d0a      	ldr	r5, [pc, #40]	@ (800769c <__libc_init_array+0x44>)
 8007672:	1b64      	subs	r4, r4, r5
 8007674:	10a4      	asrs	r4, r4, #2
 8007676:	42a6      	cmp	r6, r4
 8007678:	d105      	bne.n	8007686 <__libc_init_array+0x2e>
 800767a:	bd70      	pop	{r4, r5, r6, pc}
 800767c:	00b3      	lsls	r3, r6, #2
 800767e:	58eb      	ldr	r3, [r5, r3]
 8007680:	4798      	blx	r3
 8007682:	3601      	adds	r6, #1
 8007684:	e7ee      	b.n	8007664 <__libc_init_array+0xc>
 8007686:	00b3      	lsls	r3, r6, #2
 8007688:	58eb      	ldr	r3, [r5, r3]
 800768a:	4798      	blx	r3
 800768c:	3601      	adds	r6, #1
 800768e:	e7f2      	b.n	8007676 <__libc_init_array+0x1e>
 8007690:	0800ade8 	.word	0x0800ade8
 8007694:	0800ade8 	.word	0x0800ade8
 8007698:	0800adec 	.word	0x0800adec
 800769c:	0800ade8 	.word	0x0800ade8

080076a0 <__retarget_lock_init_recursive>:
 80076a0:	4770      	bx	lr

080076a2 <__retarget_lock_acquire_recursive>:
 80076a2:	4770      	bx	lr

080076a4 <__retarget_lock_release_recursive>:
 80076a4:	4770      	bx	lr

080076a6 <memchr>:
 80076a6:	b2c9      	uxtb	r1, r1
 80076a8:	1882      	adds	r2, r0, r2
 80076aa:	4290      	cmp	r0, r2
 80076ac:	d101      	bne.n	80076b2 <memchr+0xc>
 80076ae:	2000      	movs	r0, #0
 80076b0:	4770      	bx	lr
 80076b2:	7803      	ldrb	r3, [r0, #0]
 80076b4:	428b      	cmp	r3, r1
 80076b6:	d0fb      	beq.n	80076b0 <memchr+0xa>
 80076b8:	3001      	adds	r0, #1
 80076ba:	e7f6      	b.n	80076aa <memchr+0x4>

080076bc <memcpy>:
 80076bc:	2300      	movs	r3, #0
 80076be:	b510      	push	{r4, lr}
 80076c0:	429a      	cmp	r2, r3
 80076c2:	d100      	bne.n	80076c6 <memcpy+0xa>
 80076c4:	bd10      	pop	{r4, pc}
 80076c6:	5ccc      	ldrb	r4, [r1, r3]
 80076c8:	54c4      	strb	r4, [r0, r3]
 80076ca:	3301      	adds	r3, #1
 80076cc:	e7f8      	b.n	80076c0 <memcpy+0x4>

080076ce <quorem>:
 80076ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80076d0:	6903      	ldr	r3, [r0, #16]
 80076d2:	690c      	ldr	r4, [r1, #16]
 80076d4:	b089      	sub	sp, #36	@ 0x24
 80076d6:	9003      	str	r0, [sp, #12]
 80076d8:	9106      	str	r1, [sp, #24]
 80076da:	2000      	movs	r0, #0
 80076dc:	42a3      	cmp	r3, r4
 80076de:	db63      	blt.n	80077a8 <quorem+0xda>
 80076e0:	000b      	movs	r3, r1
 80076e2:	3c01      	subs	r4, #1
 80076e4:	3314      	adds	r3, #20
 80076e6:	00a5      	lsls	r5, r4, #2
 80076e8:	9304      	str	r3, [sp, #16]
 80076ea:	195b      	adds	r3, r3, r5
 80076ec:	9305      	str	r3, [sp, #20]
 80076ee:	9b03      	ldr	r3, [sp, #12]
 80076f0:	3314      	adds	r3, #20
 80076f2:	9301      	str	r3, [sp, #4]
 80076f4:	195d      	adds	r5, r3, r5
 80076f6:	9b05      	ldr	r3, [sp, #20]
 80076f8:	682f      	ldr	r7, [r5, #0]
 80076fa:	681e      	ldr	r6, [r3, #0]
 80076fc:	0038      	movs	r0, r7
 80076fe:	3601      	adds	r6, #1
 8007700:	0031      	movs	r1, r6
 8007702:	f7f8 fd1d 	bl	8000140 <__udivsi3>
 8007706:	9002      	str	r0, [sp, #8]
 8007708:	42b7      	cmp	r7, r6
 800770a:	d327      	bcc.n	800775c <quorem+0x8e>
 800770c:	9b04      	ldr	r3, [sp, #16]
 800770e:	2700      	movs	r7, #0
 8007710:	469c      	mov	ip, r3
 8007712:	9e01      	ldr	r6, [sp, #4]
 8007714:	9707      	str	r7, [sp, #28]
 8007716:	4662      	mov	r2, ip
 8007718:	ca08      	ldmia	r2!, {r3}
 800771a:	6830      	ldr	r0, [r6, #0]
 800771c:	4694      	mov	ip, r2
 800771e:	9a02      	ldr	r2, [sp, #8]
 8007720:	b299      	uxth	r1, r3
 8007722:	4351      	muls	r1, r2
 8007724:	0c1b      	lsrs	r3, r3, #16
 8007726:	4353      	muls	r3, r2
 8007728:	19c9      	adds	r1, r1, r7
 800772a:	0c0a      	lsrs	r2, r1, #16
 800772c:	189b      	adds	r3, r3, r2
 800772e:	b289      	uxth	r1, r1
 8007730:	b282      	uxth	r2, r0
 8007732:	1a52      	subs	r2, r2, r1
 8007734:	9907      	ldr	r1, [sp, #28]
 8007736:	0c1f      	lsrs	r7, r3, #16
 8007738:	1852      	adds	r2, r2, r1
 800773a:	0c00      	lsrs	r0, r0, #16
 800773c:	b29b      	uxth	r3, r3
 800773e:	1411      	asrs	r1, r2, #16
 8007740:	1ac3      	subs	r3, r0, r3
 8007742:	185b      	adds	r3, r3, r1
 8007744:	1419      	asrs	r1, r3, #16
 8007746:	b292      	uxth	r2, r2
 8007748:	041b      	lsls	r3, r3, #16
 800774a:	431a      	orrs	r2, r3
 800774c:	9b05      	ldr	r3, [sp, #20]
 800774e:	9107      	str	r1, [sp, #28]
 8007750:	c604      	stmia	r6!, {r2}
 8007752:	4563      	cmp	r3, ip
 8007754:	d2df      	bcs.n	8007716 <quorem+0x48>
 8007756:	682b      	ldr	r3, [r5, #0]
 8007758:	2b00      	cmp	r3, #0
 800775a:	d02b      	beq.n	80077b4 <quorem+0xe6>
 800775c:	9906      	ldr	r1, [sp, #24]
 800775e:	9803      	ldr	r0, [sp, #12]
 8007760:	f001 f8fa 	bl	8008958 <__mcmp>
 8007764:	2800      	cmp	r0, #0
 8007766:	db1e      	blt.n	80077a6 <quorem+0xd8>
 8007768:	2600      	movs	r6, #0
 800776a:	9d01      	ldr	r5, [sp, #4]
 800776c:	9904      	ldr	r1, [sp, #16]
 800776e:	c901      	ldmia	r1!, {r0}
 8007770:	682b      	ldr	r3, [r5, #0]
 8007772:	b287      	uxth	r7, r0
 8007774:	b29a      	uxth	r2, r3
 8007776:	1bd2      	subs	r2, r2, r7
 8007778:	1992      	adds	r2, r2, r6
 800777a:	0c00      	lsrs	r0, r0, #16
 800777c:	0c1b      	lsrs	r3, r3, #16
 800777e:	1a1b      	subs	r3, r3, r0
 8007780:	1410      	asrs	r0, r2, #16
 8007782:	181b      	adds	r3, r3, r0
 8007784:	141e      	asrs	r6, r3, #16
 8007786:	b292      	uxth	r2, r2
 8007788:	041b      	lsls	r3, r3, #16
 800778a:	431a      	orrs	r2, r3
 800778c:	9b05      	ldr	r3, [sp, #20]
 800778e:	c504      	stmia	r5!, {r2}
 8007790:	428b      	cmp	r3, r1
 8007792:	d2ec      	bcs.n	800776e <quorem+0xa0>
 8007794:	9a01      	ldr	r2, [sp, #4]
 8007796:	00a3      	lsls	r3, r4, #2
 8007798:	18d3      	adds	r3, r2, r3
 800779a:	681a      	ldr	r2, [r3, #0]
 800779c:	2a00      	cmp	r2, #0
 800779e:	d014      	beq.n	80077ca <quorem+0xfc>
 80077a0:	9b02      	ldr	r3, [sp, #8]
 80077a2:	3301      	adds	r3, #1
 80077a4:	9302      	str	r3, [sp, #8]
 80077a6:	9802      	ldr	r0, [sp, #8]
 80077a8:	b009      	add	sp, #36	@ 0x24
 80077aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077ac:	682b      	ldr	r3, [r5, #0]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d104      	bne.n	80077bc <quorem+0xee>
 80077b2:	3c01      	subs	r4, #1
 80077b4:	9b01      	ldr	r3, [sp, #4]
 80077b6:	3d04      	subs	r5, #4
 80077b8:	42ab      	cmp	r3, r5
 80077ba:	d3f7      	bcc.n	80077ac <quorem+0xde>
 80077bc:	9b03      	ldr	r3, [sp, #12]
 80077be:	611c      	str	r4, [r3, #16]
 80077c0:	e7cc      	b.n	800775c <quorem+0x8e>
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	2a00      	cmp	r2, #0
 80077c6:	d104      	bne.n	80077d2 <quorem+0x104>
 80077c8:	3c01      	subs	r4, #1
 80077ca:	9a01      	ldr	r2, [sp, #4]
 80077cc:	3b04      	subs	r3, #4
 80077ce:	429a      	cmp	r2, r3
 80077d0:	d3f7      	bcc.n	80077c2 <quorem+0xf4>
 80077d2:	9b03      	ldr	r3, [sp, #12]
 80077d4:	611c      	str	r4, [r3, #16]
 80077d6:	e7e3      	b.n	80077a0 <quorem+0xd2>

080077d8 <_dtoa_r>:
 80077d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80077da:	0014      	movs	r4, r2
 80077dc:	001d      	movs	r5, r3
 80077de:	69c6      	ldr	r6, [r0, #28]
 80077e0:	b09d      	sub	sp, #116	@ 0x74
 80077e2:	940a      	str	r4, [sp, #40]	@ 0x28
 80077e4:	950b      	str	r5, [sp, #44]	@ 0x2c
 80077e6:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 80077e8:	9003      	str	r0, [sp, #12]
 80077ea:	2e00      	cmp	r6, #0
 80077ec:	d10f      	bne.n	800780e <_dtoa_r+0x36>
 80077ee:	2010      	movs	r0, #16
 80077f0:	f7ff f872 	bl	80068d8 <malloc>
 80077f4:	9b03      	ldr	r3, [sp, #12]
 80077f6:	1e02      	subs	r2, r0, #0
 80077f8:	61d8      	str	r0, [r3, #28]
 80077fa:	d104      	bne.n	8007806 <_dtoa_r+0x2e>
 80077fc:	21ef      	movs	r1, #239	@ 0xef
 80077fe:	4bc7      	ldr	r3, [pc, #796]	@ (8007b1c <_dtoa_r+0x344>)
 8007800:	48c7      	ldr	r0, [pc, #796]	@ (8007b20 <_dtoa_r+0x348>)
 8007802:	f001 fbe1 	bl	8008fc8 <__assert_func>
 8007806:	6046      	str	r6, [r0, #4]
 8007808:	6086      	str	r6, [r0, #8]
 800780a:	6006      	str	r6, [r0, #0]
 800780c:	60c6      	str	r6, [r0, #12]
 800780e:	9b03      	ldr	r3, [sp, #12]
 8007810:	69db      	ldr	r3, [r3, #28]
 8007812:	6819      	ldr	r1, [r3, #0]
 8007814:	2900      	cmp	r1, #0
 8007816:	d00b      	beq.n	8007830 <_dtoa_r+0x58>
 8007818:	685a      	ldr	r2, [r3, #4]
 800781a:	2301      	movs	r3, #1
 800781c:	4093      	lsls	r3, r2
 800781e:	604a      	str	r2, [r1, #4]
 8007820:	608b      	str	r3, [r1, #8]
 8007822:	9803      	ldr	r0, [sp, #12]
 8007824:	f000 fe56 	bl	80084d4 <_Bfree>
 8007828:	2200      	movs	r2, #0
 800782a:	9b03      	ldr	r3, [sp, #12]
 800782c:	69db      	ldr	r3, [r3, #28]
 800782e:	601a      	str	r2, [r3, #0]
 8007830:	2d00      	cmp	r5, #0
 8007832:	da1e      	bge.n	8007872 <_dtoa_r+0x9a>
 8007834:	2301      	movs	r3, #1
 8007836:	603b      	str	r3, [r7, #0]
 8007838:	006b      	lsls	r3, r5, #1
 800783a:	085b      	lsrs	r3, r3, #1
 800783c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800783e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007840:	4bb8      	ldr	r3, [pc, #736]	@ (8007b24 <_dtoa_r+0x34c>)
 8007842:	4ab8      	ldr	r2, [pc, #736]	@ (8007b24 <_dtoa_r+0x34c>)
 8007844:	403b      	ands	r3, r7
 8007846:	4293      	cmp	r3, r2
 8007848:	d116      	bne.n	8007878 <_dtoa_r+0xa0>
 800784a:	4bb7      	ldr	r3, [pc, #732]	@ (8007b28 <_dtoa_r+0x350>)
 800784c:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800784e:	6013      	str	r3, [r2, #0]
 8007850:	033b      	lsls	r3, r7, #12
 8007852:	0b1b      	lsrs	r3, r3, #12
 8007854:	4323      	orrs	r3, r4
 8007856:	d101      	bne.n	800785c <_dtoa_r+0x84>
 8007858:	f000 fd80 	bl	800835c <_dtoa_r+0xb84>
 800785c:	4bb3      	ldr	r3, [pc, #716]	@ (8007b2c <_dtoa_r+0x354>)
 800785e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8007860:	9308      	str	r3, [sp, #32]
 8007862:	2a00      	cmp	r2, #0
 8007864:	d002      	beq.n	800786c <_dtoa_r+0x94>
 8007866:	4bb2      	ldr	r3, [pc, #712]	@ (8007b30 <_dtoa_r+0x358>)
 8007868:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800786a:	6013      	str	r3, [r2, #0]
 800786c:	9808      	ldr	r0, [sp, #32]
 800786e:	b01d      	add	sp, #116	@ 0x74
 8007870:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007872:	2300      	movs	r3, #0
 8007874:	603b      	str	r3, [r7, #0]
 8007876:	e7e2      	b.n	800783e <_dtoa_r+0x66>
 8007878:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800787a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800787c:	9212      	str	r2, [sp, #72]	@ 0x48
 800787e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007880:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007882:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007884:	2200      	movs	r2, #0
 8007886:	2300      	movs	r3, #0
 8007888:	f7f8 fde0 	bl	800044c <__aeabi_dcmpeq>
 800788c:	1e06      	subs	r6, r0, #0
 800788e:	d00b      	beq.n	80078a8 <_dtoa_r+0xd0>
 8007890:	2301      	movs	r3, #1
 8007892:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007894:	6013      	str	r3, [r2, #0]
 8007896:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8007898:	2b00      	cmp	r3, #0
 800789a:	d002      	beq.n	80078a2 <_dtoa_r+0xca>
 800789c:	4ba5      	ldr	r3, [pc, #660]	@ (8007b34 <_dtoa_r+0x35c>)
 800789e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80078a0:	6013      	str	r3, [r2, #0]
 80078a2:	4ba5      	ldr	r3, [pc, #660]	@ (8007b38 <_dtoa_r+0x360>)
 80078a4:	9308      	str	r3, [sp, #32]
 80078a6:	e7e1      	b.n	800786c <_dtoa_r+0x94>
 80078a8:	ab1a      	add	r3, sp, #104	@ 0x68
 80078aa:	9301      	str	r3, [sp, #4]
 80078ac:	ab1b      	add	r3, sp, #108	@ 0x6c
 80078ae:	9300      	str	r3, [sp, #0]
 80078b0:	9803      	ldr	r0, [sp, #12]
 80078b2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80078b4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80078b6:	f001 f905 	bl	8008ac4 <__d2b>
 80078ba:	007a      	lsls	r2, r7, #1
 80078bc:	9005      	str	r0, [sp, #20]
 80078be:	0d52      	lsrs	r2, r2, #21
 80078c0:	d100      	bne.n	80078c4 <_dtoa_r+0xec>
 80078c2:	e07b      	b.n	80079bc <_dtoa_r+0x1e4>
 80078c4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80078c6:	9618      	str	r6, [sp, #96]	@ 0x60
 80078c8:	0319      	lsls	r1, r3, #12
 80078ca:	4b9c      	ldr	r3, [pc, #624]	@ (8007b3c <_dtoa_r+0x364>)
 80078cc:	0b09      	lsrs	r1, r1, #12
 80078ce:	430b      	orrs	r3, r1
 80078d0:	499b      	ldr	r1, [pc, #620]	@ (8007b40 <_dtoa_r+0x368>)
 80078d2:	1857      	adds	r7, r2, r1
 80078d4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80078d6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80078d8:	0019      	movs	r1, r3
 80078da:	2200      	movs	r2, #0
 80078dc:	4b99      	ldr	r3, [pc, #612]	@ (8007b44 <_dtoa_r+0x36c>)
 80078de:	f7fa fc19 	bl	8002114 <__aeabi_dsub>
 80078e2:	4a99      	ldr	r2, [pc, #612]	@ (8007b48 <_dtoa_r+0x370>)
 80078e4:	4b99      	ldr	r3, [pc, #612]	@ (8007b4c <_dtoa_r+0x374>)
 80078e6:	f7fa f92f 	bl	8001b48 <__aeabi_dmul>
 80078ea:	4a99      	ldr	r2, [pc, #612]	@ (8007b50 <_dtoa_r+0x378>)
 80078ec:	4b99      	ldr	r3, [pc, #612]	@ (8007b54 <_dtoa_r+0x37c>)
 80078ee:	f7f9 f92b 	bl	8000b48 <__aeabi_dadd>
 80078f2:	0004      	movs	r4, r0
 80078f4:	0038      	movs	r0, r7
 80078f6:	000d      	movs	r5, r1
 80078f8:	f7fb f874 	bl	80029e4 <__aeabi_i2d>
 80078fc:	4a96      	ldr	r2, [pc, #600]	@ (8007b58 <_dtoa_r+0x380>)
 80078fe:	4b97      	ldr	r3, [pc, #604]	@ (8007b5c <_dtoa_r+0x384>)
 8007900:	f7fa f922 	bl	8001b48 <__aeabi_dmul>
 8007904:	0002      	movs	r2, r0
 8007906:	000b      	movs	r3, r1
 8007908:	0020      	movs	r0, r4
 800790a:	0029      	movs	r1, r5
 800790c:	f7f9 f91c 	bl	8000b48 <__aeabi_dadd>
 8007910:	0004      	movs	r4, r0
 8007912:	000d      	movs	r5, r1
 8007914:	f7fb f82a 	bl	800296c <__aeabi_d2iz>
 8007918:	2200      	movs	r2, #0
 800791a:	9004      	str	r0, [sp, #16]
 800791c:	2300      	movs	r3, #0
 800791e:	0020      	movs	r0, r4
 8007920:	0029      	movs	r1, r5
 8007922:	f7f8 fd99 	bl	8000458 <__aeabi_dcmplt>
 8007926:	2800      	cmp	r0, #0
 8007928:	d00b      	beq.n	8007942 <_dtoa_r+0x16a>
 800792a:	9804      	ldr	r0, [sp, #16]
 800792c:	f7fb f85a 	bl	80029e4 <__aeabi_i2d>
 8007930:	002b      	movs	r3, r5
 8007932:	0022      	movs	r2, r4
 8007934:	f7f8 fd8a 	bl	800044c <__aeabi_dcmpeq>
 8007938:	4243      	negs	r3, r0
 800793a:	4158      	adcs	r0, r3
 800793c:	9b04      	ldr	r3, [sp, #16]
 800793e:	1a1b      	subs	r3, r3, r0
 8007940:	9304      	str	r3, [sp, #16]
 8007942:	2301      	movs	r3, #1
 8007944:	9315      	str	r3, [sp, #84]	@ 0x54
 8007946:	9b04      	ldr	r3, [sp, #16]
 8007948:	2b16      	cmp	r3, #22
 800794a:	d810      	bhi.n	800796e <_dtoa_r+0x196>
 800794c:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800794e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007950:	9a04      	ldr	r2, [sp, #16]
 8007952:	4b83      	ldr	r3, [pc, #524]	@ (8007b60 <_dtoa_r+0x388>)
 8007954:	00d2      	lsls	r2, r2, #3
 8007956:	189b      	adds	r3, r3, r2
 8007958:	681a      	ldr	r2, [r3, #0]
 800795a:	685b      	ldr	r3, [r3, #4]
 800795c:	f7f8 fd7c 	bl	8000458 <__aeabi_dcmplt>
 8007960:	2800      	cmp	r0, #0
 8007962:	d047      	beq.n	80079f4 <_dtoa_r+0x21c>
 8007964:	9b04      	ldr	r3, [sp, #16]
 8007966:	3b01      	subs	r3, #1
 8007968:	9304      	str	r3, [sp, #16]
 800796a:	2300      	movs	r3, #0
 800796c:	9315      	str	r3, [sp, #84]	@ 0x54
 800796e:	2200      	movs	r2, #0
 8007970:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 8007972:	9206      	str	r2, [sp, #24]
 8007974:	1bdb      	subs	r3, r3, r7
 8007976:	1e5a      	subs	r2, r3, #1
 8007978:	d53e      	bpl.n	80079f8 <_dtoa_r+0x220>
 800797a:	2201      	movs	r2, #1
 800797c:	1ad3      	subs	r3, r2, r3
 800797e:	9306      	str	r3, [sp, #24]
 8007980:	2300      	movs	r3, #0
 8007982:	930d      	str	r3, [sp, #52]	@ 0x34
 8007984:	9b04      	ldr	r3, [sp, #16]
 8007986:	2b00      	cmp	r3, #0
 8007988:	db38      	blt.n	80079fc <_dtoa_r+0x224>
 800798a:	9a04      	ldr	r2, [sp, #16]
 800798c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800798e:	4694      	mov	ip, r2
 8007990:	4463      	add	r3, ip
 8007992:	930d      	str	r3, [sp, #52]	@ 0x34
 8007994:	2300      	movs	r3, #0
 8007996:	9214      	str	r2, [sp, #80]	@ 0x50
 8007998:	930f      	str	r3, [sp, #60]	@ 0x3c
 800799a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800799c:	2401      	movs	r4, #1
 800799e:	2b09      	cmp	r3, #9
 80079a0:	d862      	bhi.n	8007a68 <_dtoa_r+0x290>
 80079a2:	2b05      	cmp	r3, #5
 80079a4:	dd02      	ble.n	80079ac <_dtoa_r+0x1d4>
 80079a6:	2400      	movs	r4, #0
 80079a8:	3b04      	subs	r3, #4
 80079aa:	9322      	str	r3, [sp, #136]	@ 0x88
 80079ac:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80079ae:	1e98      	subs	r0, r3, #2
 80079b0:	2803      	cmp	r0, #3
 80079b2:	d863      	bhi.n	8007a7c <_dtoa_r+0x2a4>
 80079b4:	f7f8 fbb0 	bl	8000118 <__gnu_thumb1_case_uqi>
 80079b8:	2b385654 	.word	0x2b385654
 80079bc:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80079be:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 80079c0:	18f6      	adds	r6, r6, r3
 80079c2:	4b68      	ldr	r3, [pc, #416]	@ (8007b64 <_dtoa_r+0x38c>)
 80079c4:	18f2      	adds	r2, r6, r3
 80079c6:	2a20      	cmp	r2, #32
 80079c8:	dd0f      	ble.n	80079ea <_dtoa_r+0x212>
 80079ca:	2340      	movs	r3, #64	@ 0x40
 80079cc:	1a9b      	subs	r3, r3, r2
 80079ce:	409f      	lsls	r7, r3
 80079d0:	4b65      	ldr	r3, [pc, #404]	@ (8007b68 <_dtoa_r+0x390>)
 80079d2:	0038      	movs	r0, r7
 80079d4:	18f3      	adds	r3, r6, r3
 80079d6:	40dc      	lsrs	r4, r3
 80079d8:	4320      	orrs	r0, r4
 80079da:	f7fb f831 	bl	8002a40 <__aeabi_ui2d>
 80079de:	2201      	movs	r2, #1
 80079e0:	4b62      	ldr	r3, [pc, #392]	@ (8007b6c <_dtoa_r+0x394>)
 80079e2:	1e77      	subs	r7, r6, #1
 80079e4:	18cb      	adds	r3, r1, r3
 80079e6:	9218      	str	r2, [sp, #96]	@ 0x60
 80079e8:	e776      	b.n	80078d8 <_dtoa_r+0x100>
 80079ea:	2320      	movs	r3, #32
 80079ec:	0020      	movs	r0, r4
 80079ee:	1a9b      	subs	r3, r3, r2
 80079f0:	4098      	lsls	r0, r3
 80079f2:	e7f2      	b.n	80079da <_dtoa_r+0x202>
 80079f4:	9015      	str	r0, [sp, #84]	@ 0x54
 80079f6:	e7ba      	b.n	800796e <_dtoa_r+0x196>
 80079f8:	920d      	str	r2, [sp, #52]	@ 0x34
 80079fa:	e7c3      	b.n	8007984 <_dtoa_r+0x1ac>
 80079fc:	9b06      	ldr	r3, [sp, #24]
 80079fe:	9a04      	ldr	r2, [sp, #16]
 8007a00:	1a9b      	subs	r3, r3, r2
 8007a02:	9306      	str	r3, [sp, #24]
 8007a04:	4253      	negs	r3, r2
 8007a06:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007a08:	2300      	movs	r3, #0
 8007a0a:	9314      	str	r3, [sp, #80]	@ 0x50
 8007a0c:	e7c5      	b.n	800799a <_dtoa_r+0x1c2>
 8007a0e:	2301      	movs	r3, #1
 8007a10:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007a12:	9310      	str	r3, [sp, #64]	@ 0x40
 8007a14:	4694      	mov	ip, r2
 8007a16:	9b04      	ldr	r3, [sp, #16]
 8007a18:	4463      	add	r3, ip
 8007a1a:	930e      	str	r3, [sp, #56]	@ 0x38
 8007a1c:	3301      	adds	r3, #1
 8007a1e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	dc08      	bgt.n	8007a36 <_dtoa_r+0x25e>
 8007a24:	2301      	movs	r3, #1
 8007a26:	e006      	b.n	8007a36 <_dtoa_r+0x25e>
 8007a28:	2301      	movs	r3, #1
 8007a2a:	9310      	str	r3, [sp, #64]	@ 0x40
 8007a2c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	dd28      	ble.n	8007a84 <_dtoa_r+0x2ac>
 8007a32:	930e      	str	r3, [sp, #56]	@ 0x38
 8007a34:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a36:	9a03      	ldr	r2, [sp, #12]
 8007a38:	2100      	movs	r1, #0
 8007a3a:	69d0      	ldr	r0, [r2, #28]
 8007a3c:	2204      	movs	r2, #4
 8007a3e:	0015      	movs	r5, r2
 8007a40:	3514      	adds	r5, #20
 8007a42:	429d      	cmp	r5, r3
 8007a44:	d923      	bls.n	8007a8e <_dtoa_r+0x2b6>
 8007a46:	6041      	str	r1, [r0, #4]
 8007a48:	9803      	ldr	r0, [sp, #12]
 8007a4a:	f000 fcff 	bl	800844c <_Balloc>
 8007a4e:	9008      	str	r0, [sp, #32]
 8007a50:	2800      	cmp	r0, #0
 8007a52:	d11f      	bne.n	8007a94 <_dtoa_r+0x2bc>
 8007a54:	21b0      	movs	r1, #176	@ 0xb0
 8007a56:	4b46      	ldr	r3, [pc, #280]	@ (8007b70 <_dtoa_r+0x398>)
 8007a58:	4831      	ldr	r0, [pc, #196]	@ (8007b20 <_dtoa_r+0x348>)
 8007a5a:	9a08      	ldr	r2, [sp, #32]
 8007a5c:	31ff      	adds	r1, #255	@ 0xff
 8007a5e:	e6d0      	b.n	8007802 <_dtoa_r+0x2a>
 8007a60:	2300      	movs	r3, #0
 8007a62:	e7e2      	b.n	8007a2a <_dtoa_r+0x252>
 8007a64:	2300      	movs	r3, #0
 8007a66:	e7d3      	b.n	8007a10 <_dtoa_r+0x238>
 8007a68:	2300      	movs	r3, #0
 8007a6a:	9410      	str	r4, [sp, #64]	@ 0x40
 8007a6c:	9322      	str	r3, [sp, #136]	@ 0x88
 8007a6e:	3b01      	subs	r3, #1
 8007a70:	2200      	movs	r2, #0
 8007a72:	930e      	str	r3, [sp, #56]	@ 0x38
 8007a74:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a76:	3313      	adds	r3, #19
 8007a78:	9223      	str	r2, [sp, #140]	@ 0x8c
 8007a7a:	e7dc      	b.n	8007a36 <_dtoa_r+0x25e>
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007a80:	3b02      	subs	r3, #2
 8007a82:	e7f5      	b.n	8007a70 <_dtoa_r+0x298>
 8007a84:	2301      	movs	r3, #1
 8007a86:	001a      	movs	r2, r3
 8007a88:	930e      	str	r3, [sp, #56]	@ 0x38
 8007a8a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a8c:	e7f4      	b.n	8007a78 <_dtoa_r+0x2a0>
 8007a8e:	3101      	adds	r1, #1
 8007a90:	0052      	lsls	r2, r2, #1
 8007a92:	e7d4      	b.n	8007a3e <_dtoa_r+0x266>
 8007a94:	9b03      	ldr	r3, [sp, #12]
 8007a96:	9a08      	ldr	r2, [sp, #32]
 8007a98:	69db      	ldr	r3, [r3, #28]
 8007a9a:	601a      	str	r2, [r3, #0]
 8007a9c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a9e:	2b0e      	cmp	r3, #14
 8007aa0:	d900      	bls.n	8007aa4 <_dtoa_r+0x2cc>
 8007aa2:	e0d6      	b.n	8007c52 <_dtoa_r+0x47a>
 8007aa4:	2c00      	cmp	r4, #0
 8007aa6:	d100      	bne.n	8007aaa <_dtoa_r+0x2d2>
 8007aa8:	e0d3      	b.n	8007c52 <_dtoa_r+0x47a>
 8007aaa:	9b04      	ldr	r3, [sp, #16]
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	dd63      	ble.n	8007b78 <_dtoa_r+0x3a0>
 8007ab0:	210f      	movs	r1, #15
 8007ab2:	9a04      	ldr	r2, [sp, #16]
 8007ab4:	4b2a      	ldr	r3, [pc, #168]	@ (8007b60 <_dtoa_r+0x388>)
 8007ab6:	400a      	ands	r2, r1
 8007ab8:	00d2      	lsls	r2, r2, #3
 8007aba:	189b      	adds	r3, r3, r2
 8007abc:	681e      	ldr	r6, [r3, #0]
 8007abe:	685f      	ldr	r7, [r3, #4]
 8007ac0:	9b04      	ldr	r3, [sp, #16]
 8007ac2:	2402      	movs	r4, #2
 8007ac4:	111d      	asrs	r5, r3, #4
 8007ac6:	05db      	lsls	r3, r3, #23
 8007ac8:	d50a      	bpl.n	8007ae0 <_dtoa_r+0x308>
 8007aca:	4b2a      	ldr	r3, [pc, #168]	@ (8007b74 <_dtoa_r+0x39c>)
 8007acc:	400d      	ands	r5, r1
 8007ace:	6a1a      	ldr	r2, [r3, #32]
 8007ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ad2:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007ad4:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007ad6:	f7f9 fbfd 	bl	80012d4 <__aeabi_ddiv>
 8007ada:	900a      	str	r0, [sp, #40]	@ 0x28
 8007adc:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007ade:	3401      	adds	r4, #1
 8007ae0:	4b24      	ldr	r3, [pc, #144]	@ (8007b74 <_dtoa_r+0x39c>)
 8007ae2:	930c      	str	r3, [sp, #48]	@ 0x30
 8007ae4:	2d00      	cmp	r5, #0
 8007ae6:	d108      	bne.n	8007afa <_dtoa_r+0x322>
 8007ae8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007aea:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007aec:	0032      	movs	r2, r6
 8007aee:	003b      	movs	r3, r7
 8007af0:	f7f9 fbf0 	bl	80012d4 <__aeabi_ddiv>
 8007af4:	900a      	str	r0, [sp, #40]	@ 0x28
 8007af6:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007af8:	e059      	b.n	8007bae <_dtoa_r+0x3d6>
 8007afa:	2301      	movs	r3, #1
 8007afc:	421d      	tst	r5, r3
 8007afe:	d009      	beq.n	8007b14 <_dtoa_r+0x33c>
 8007b00:	18e4      	adds	r4, r4, r3
 8007b02:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007b04:	0030      	movs	r0, r6
 8007b06:	681a      	ldr	r2, [r3, #0]
 8007b08:	685b      	ldr	r3, [r3, #4]
 8007b0a:	0039      	movs	r1, r7
 8007b0c:	f7fa f81c 	bl	8001b48 <__aeabi_dmul>
 8007b10:	0006      	movs	r6, r0
 8007b12:	000f      	movs	r7, r1
 8007b14:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007b16:	106d      	asrs	r5, r5, #1
 8007b18:	3308      	adds	r3, #8
 8007b1a:	e7e2      	b.n	8007ae2 <_dtoa_r+0x30a>
 8007b1c:	0800aa69 	.word	0x0800aa69
 8007b20:	0800aa80 	.word	0x0800aa80
 8007b24:	7ff00000 	.word	0x7ff00000
 8007b28:	0000270f 	.word	0x0000270f
 8007b2c:	0800aa65 	.word	0x0800aa65
 8007b30:	0800aa68 	.word	0x0800aa68
 8007b34:	0800aa39 	.word	0x0800aa39
 8007b38:	0800aa38 	.word	0x0800aa38
 8007b3c:	3ff00000 	.word	0x3ff00000
 8007b40:	fffffc01 	.word	0xfffffc01
 8007b44:	3ff80000 	.word	0x3ff80000
 8007b48:	636f4361 	.word	0x636f4361
 8007b4c:	3fd287a7 	.word	0x3fd287a7
 8007b50:	8b60c8b3 	.word	0x8b60c8b3
 8007b54:	3fc68a28 	.word	0x3fc68a28
 8007b58:	509f79fb 	.word	0x509f79fb
 8007b5c:	3fd34413 	.word	0x3fd34413
 8007b60:	0800abd0 	.word	0x0800abd0
 8007b64:	00000432 	.word	0x00000432
 8007b68:	00000412 	.word	0x00000412
 8007b6c:	fe100000 	.word	0xfe100000
 8007b70:	0800aad8 	.word	0x0800aad8
 8007b74:	0800aba8 	.word	0x0800aba8
 8007b78:	9b04      	ldr	r3, [sp, #16]
 8007b7a:	2402      	movs	r4, #2
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d016      	beq.n	8007bae <_dtoa_r+0x3d6>
 8007b80:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007b82:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8007b84:	220f      	movs	r2, #15
 8007b86:	425d      	negs	r5, r3
 8007b88:	402a      	ands	r2, r5
 8007b8a:	4bd5      	ldr	r3, [pc, #852]	@ (8007ee0 <_dtoa_r+0x708>)
 8007b8c:	00d2      	lsls	r2, r2, #3
 8007b8e:	189b      	adds	r3, r3, r2
 8007b90:	681a      	ldr	r2, [r3, #0]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	f7f9 ffd8 	bl	8001b48 <__aeabi_dmul>
 8007b98:	2701      	movs	r7, #1
 8007b9a:	2300      	movs	r3, #0
 8007b9c:	900a      	str	r0, [sp, #40]	@ 0x28
 8007b9e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007ba0:	4ed0      	ldr	r6, [pc, #832]	@ (8007ee4 <_dtoa_r+0x70c>)
 8007ba2:	112d      	asrs	r5, r5, #4
 8007ba4:	2d00      	cmp	r5, #0
 8007ba6:	d000      	beq.n	8007baa <_dtoa_r+0x3d2>
 8007ba8:	e095      	b.n	8007cd6 <_dtoa_r+0x4fe>
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d1a2      	bne.n	8007af4 <_dtoa_r+0x31c>
 8007bae:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007bb0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007bb2:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d100      	bne.n	8007bba <_dtoa_r+0x3e2>
 8007bb8:	e098      	b.n	8007cec <_dtoa_r+0x514>
 8007bba:	2200      	movs	r2, #0
 8007bbc:	0030      	movs	r0, r6
 8007bbe:	0039      	movs	r1, r7
 8007bc0:	4bc9      	ldr	r3, [pc, #804]	@ (8007ee8 <_dtoa_r+0x710>)
 8007bc2:	f7f8 fc49 	bl	8000458 <__aeabi_dcmplt>
 8007bc6:	2800      	cmp	r0, #0
 8007bc8:	d100      	bne.n	8007bcc <_dtoa_r+0x3f4>
 8007bca:	e08f      	b.n	8007cec <_dtoa_r+0x514>
 8007bcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d100      	bne.n	8007bd4 <_dtoa_r+0x3fc>
 8007bd2:	e08b      	b.n	8007cec <_dtoa_r+0x514>
 8007bd4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	dd37      	ble.n	8007c4a <_dtoa_r+0x472>
 8007bda:	9b04      	ldr	r3, [sp, #16]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	3b01      	subs	r3, #1
 8007be0:	930c      	str	r3, [sp, #48]	@ 0x30
 8007be2:	0030      	movs	r0, r6
 8007be4:	4bc1      	ldr	r3, [pc, #772]	@ (8007eec <_dtoa_r+0x714>)
 8007be6:	0039      	movs	r1, r7
 8007be8:	f7f9 ffae 	bl	8001b48 <__aeabi_dmul>
 8007bec:	900a      	str	r0, [sp, #40]	@ 0x28
 8007bee:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007bf0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007bf2:	3401      	adds	r4, #1
 8007bf4:	0020      	movs	r0, r4
 8007bf6:	9311      	str	r3, [sp, #68]	@ 0x44
 8007bf8:	f7fa fef4 	bl	80029e4 <__aeabi_i2d>
 8007bfc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007bfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c00:	f7f9 ffa2 	bl	8001b48 <__aeabi_dmul>
 8007c04:	4bba      	ldr	r3, [pc, #744]	@ (8007ef0 <_dtoa_r+0x718>)
 8007c06:	2200      	movs	r2, #0
 8007c08:	f7f8 ff9e 	bl	8000b48 <__aeabi_dadd>
 8007c0c:	4bb9      	ldr	r3, [pc, #740]	@ (8007ef4 <_dtoa_r+0x71c>)
 8007c0e:	0006      	movs	r6, r0
 8007c10:	18cf      	adds	r7, r1, r3
 8007c12:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d16d      	bne.n	8007cf4 <_dtoa_r+0x51c>
 8007c18:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007c1a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	4bb6      	ldr	r3, [pc, #728]	@ (8007ef8 <_dtoa_r+0x720>)
 8007c20:	f7fa fa78 	bl	8002114 <__aeabi_dsub>
 8007c24:	0032      	movs	r2, r6
 8007c26:	003b      	movs	r3, r7
 8007c28:	0004      	movs	r4, r0
 8007c2a:	000d      	movs	r5, r1
 8007c2c:	f7f8 fc28 	bl	8000480 <__aeabi_dcmpgt>
 8007c30:	2800      	cmp	r0, #0
 8007c32:	d000      	beq.n	8007c36 <_dtoa_r+0x45e>
 8007c34:	e2b6      	b.n	80081a4 <_dtoa_r+0x9cc>
 8007c36:	2180      	movs	r1, #128	@ 0x80
 8007c38:	0609      	lsls	r1, r1, #24
 8007c3a:	187b      	adds	r3, r7, r1
 8007c3c:	0032      	movs	r2, r6
 8007c3e:	0020      	movs	r0, r4
 8007c40:	0029      	movs	r1, r5
 8007c42:	f7f8 fc09 	bl	8000458 <__aeabi_dcmplt>
 8007c46:	2800      	cmp	r0, #0
 8007c48:	d128      	bne.n	8007c9c <_dtoa_r+0x4c4>
 8007c4a:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007c4c:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8007c4e:	930a      	str	r3, [sp, #40]	@ 0x28
 8007c50:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007c52:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	da00      	bge.n	8007c5a <_dtoa_r+0x482>
 8007c58:	e174      	b.n	8007f44 <_dtoa_r+0x76c>
 8007c5a:	9a04      	ldr	r2, [sp, #16]
 8007c5c:	2a0e      	cmp	r2, #14
 8007c5e:	dd00      	ble.n	8007c62 <_dtoa_r+0x48a>
 8007c60:	e170      	b.n	8007f44 <_dtoa_r+0x76c>
 8007c62:	4b9f      	ldr	r3, [pc, #636]	@ (8007ee0 <_dtoa_r+0x708>)
 8007c64:	00d2      	lsls	r2, r2, #3
 8007c66:	189b      	adds	r3, r3, r2
 8007c68:	685c      	ldr	r4, [r3, #4]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	9306      	str	r3, [sp, #24]
 8007c6e:	9407      	str	r4, [sp, #28]
 8007c70:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	db00      	blt.n	8007c78 <_dtoa_r+0x4a0>
 8007c76:	e0e7      	b.n	8007e48 <_dtoa_r+0x670>
 8007c78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	dd00      	ble.n	8007c80 <_dtoa_r+0x4a8>
 8007c7e:	e0e3      	b.n	8007e48 <_dtoa_r+0x670>
 8007c80:	d10c      	bne.n	8007c9c <_dtoa_r+0x4c4>
 8007c82:	9806      	ldr	r0, [sp, #24]
 8007c84:	9907      	ldr	r1, [sp, #28]
 8007c86:	2200      	movs	r2, #0
 8007c88:	4b9b      	ldr	r3, [pc, #620]	@ (8007ef8 <_dtoa_r+0x720>)
 8007c8a:	f7f9 ff5d 	bl	8001b48 <__aeabi_dmul>
 8007c8e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007c90:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007c92:	f7f8 fbff 	bl	8000494 <__aeabi_dcmpge>
 8007c96:	2800      	cmp	r0, #0
 8007c98:	d100      	bne.n	8007c9c <_dtoa_r+0x4c4>
 8007c9a:	e286      	b.n	80081aa <_dtoa_r+0x9d2>
 8007c9c:	2600      	movs	r6, #0
 8007c9e:	0037      	movs	r7, r6
 8007ca0:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007ca2:	9c08      	ldr	r4, [sp, #32]
 8007ca4:	43db      	mvns	r3, r3
 8007ca6:	930c      	str	r3, [sp, #48]	@ 0x30
 8007ca8:	9704      	str	r7, [sp, #16]
 8007caa:	2700      	movs	r7, #0
 8007cac:	0031      	movs	r1, r6
 8007cae:	9803      	ldr	r0, [sp, #12]
 8007cb0:	f000 fc10 	bl	80084d4 <_Bfree>
 8007cb4:	9b04      	ldr	r3, [sp, #16]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d100      	bne.n	8007cbc <_dtoa_r+0x4e4>
 8007cba:	e0bb      	b.n	8007e34 <_dtoa_r+0x65c>
 8007cbc:	2f00      	cmp	r7, #0
 8007cbe:	d005      	beq.n	8007ccc <_dtoa_r+0x4f4>
 8007cc0:	429f      	cmp	r7, r3
 8007cc2:	d003      	beq.n	8007ccc <_dtoa_r+0x4f4>
 8007cc4:	0039      	movs	r1, r7
 8007cc6:	9803      	ldr	r0, [sp, #12]
 8007cc8:	f000 fc04 	bl	80084d4 <_Bfree>
 8007ccc:	9904      	ldr	r1, [sp, #16]
 8007cce:	9803      	ldr	r0, [sp, #12]
 8007cd0:	f000 fc00 	bl	80084d4 <_Bfree>
 8007cd4:	e0ae      	b.n	8007e34 <_dtoa_r+0x65c>
 8007cd6:	423d      	tst	r5, r7
 8007cd8:	d005      	beq.n	8007ce6 <_dtoa_r+0x50e>
 8007cda:	6832      	ldr	r2, [r6, #0]
 8007cdc:	6873      	ldr	r3, [r6, #4]
 8007cde:	f7f9 ff33 	bl	8001b48 <__aeabi_dmul>
 8007ce2:	003b      	movs	r3, r7
 8007ce4:	3401      	adds	r4, #1
 8007ce6:	106d      	asrs	r5, r5, #1
 8007ce8:	3608      	adds	r6, #8
 8007cea:	e75b      	b.n	8007ba4 <_dtoa_r+0x3cc>
 8007cec:	9b04      	ldr	r3, [sp, #16]
 8007cee:	930c      	str	r3, [sp, #48]	@ 0x30
 8007cf0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cf2:	e77f      	b.n	8007bf4 <_dtoa_r+0x41c>
 8007cf4:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007cf6:	4b7a      	ldr	r3, [pc, #488]	@ (8007ee0 <_dtoa_r+0x708>)
 8007cf8:	3a01      	subs	r2, #1
 8007cfa:	00d2      	lsls	r2, r2, #3
 8007cfc:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8007cfe:	189b      	adds	r3, r3, r2
 8007d00:	681a      	ldr	r2, [r3, #0]
 8007d02:	685b      	ldr	r3, [r3, #4]
 8007d04:	2900      	cmp	r1, #0
 8007d06:	d04c      	beq.n	8007da2 <_dtoa_r+0x5ca>
 8007d08:	2000      	movs	r0, #0
 8007d0a:	497c      	ldr	r1, [pc, #496]	@ (8007efc <_dtoa_r+0x724>)
 8007d0c:	f7f9 fae2 	bl	80012d4 <__aeabi_ddiv>
 8007d10:	0032      	movs	r2, r6
 8007d12:	003b      	movs	r3, r7
 8007d14:	f7fa f9fe 	bl	8002114 <__aeabi_dsub>
 8007d18:	9a08      	ldr	r2, [sp, #32]
 8007d1a:	0006      	movs	r6, r0
 8007d1c:	4694      	mov	ip, r2
 8007d1e:	000f      	movs	r7, r1
 8007d20:	9b08      	ldr	r3, [sp, #32]
 8007d22:	9316      	str	r3, [sp, #88]	@ 0x58
 8007d24:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007d26:	4463      	add	r3, ip
 8007d28:	9311      	str	r3, [sp, #68]	@ 0x44
 8007d2a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007d2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007d2e:	f7fa fe1d 	bl	800296c <__aeabi_d2iz>
 8007d32:	0005      	movs	r5, r0
 8007d34:	f7fa fe56 	bl	80029e4 <__aeabi_i2d>
 8007d38:	0002      	movs	r2, r0
 8007d3a:	000b      	movs	r3, r1
 8007d3c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007d3e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007d40:	f7fa f9e8 	bl	8002114 <__aeabi_dsub>
 8007d44:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007d46:	3530      	adds	r5, #48	@ 0x30
 8007d48:	1c5c      	adds	r4, r3, #1
 8007d4a:	701d      	strb	r5, [r3, #0]
 8007d4c:	0032      	movs	r2, r6
 8007d4e:	003b      	movs	r3, r7
 8007d50:	900a      	str	r0, [sp, #40]	@ 0x28
 8007d52:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007d54:	f7f8 fb80 	bl	8000458 <__aeabi_dcmplt>
 8007d58:	2800      	cmp	r0, #0
 8007d5a:	d16b      	bne.n	8007e34 <_dtoa_r+0x65c>
 8007d5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007d5e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d60:	2000      	movs	r0, #0
 8007d62:	4961      	ldr	r1, [pc, #388]	@ (8007ee8 <_dtoa_r+0x710>)
 8007d64:	f7fa f9d6 	bl	8002114 <__aeabi_dsub>
 8007d68:	0032      	movs	r2, r6
 8007d6a:	003b      	movs	r3, r7
 8007d6c:	f7f8 fb74 	bl	8000458 <__aeabi_dcmplt>
 8007d70:	2800      	cmp	r0, #0
 8007d72:	d000      	beq.n	8007d76 <_dtoa_r+0x59e>
 8007d74:	e0c6      	b.n	8007f04 <_dtoa_r+0x72c>
 8007d76:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007d78:	42a3      	cmp	r3, r4
 8007d7a:	d100      	bne.n	8007d7e <_dtoa_r+0x5a6>
 8007d7c:	e765      	b.n	8007c4a <_dtoa_r+0x472>
 8007d7e:	2200      	movs	r2, #0
 8007d80:	0030      	movs	r0, r6
 8007d82:	0039      	movs	r1, r7
 8007d84:	4b59      	ldr	r3, [pc, #356]	@ (8007eec <_dtoa_r+0x714>)
 8007d86:	f7f9 fedf 	bl	8001b48 <__aeabi_dmul>
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	0006      	movs	r6, r0
 8007d8e:	000f      	movs	r7, r1
 8007d90:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007d92:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007d94:	4b55      	ldr	r3, [pc, #340]	@ (8007eec <_dtoa_r+0x714>)
 8007d96:	f7f9 fed7 	bl	8001b48 <__aeabi_dmul>
 8007d9a:	9416      	str	r4, [sp, #88]	@ 0x58
 8007d9c:	900a      	str	r0, [sp, #40]	@ 0x28
 8007d9e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007da0:	e7c3      	b.n	8007d2a <_dtoa_r+0x552>
 8007da2:	0030      	movs	r0, r6
 8007da4:	0039      	movs	r1, r7
 8007da6:	f7f9 fecf 	bl	8001b48 <__aeabi_dmul>
 8007daa:	9d08      	ldr	r5, [sp, #32]
 8007dac:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007dae:	002b      	movs	r3, r5
 8007db0:	4694      	mov	ip, r2
 8007db2:	9016      	str	r0, [sp, #88]	@ 0x58
 8007db4:	9117      	str	r1, [sp, #92]	@ 0x5c
 8007db6:	4463      	add	r3, ip
 8007db8:	9319      	str	r3, [sp, #100]	@ 0x64
 8007dba:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007dbc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007dbe:	f7fa fdd5 	bl	800296c <__aeabi_d2iz>
 8007dc2:	0004      	movs	r4, r0
 8007dc4:	f7fa fe0e 	bl	80029e4 <__aeabi_i2d>
 8007dc8:	000b      	movs	r3, r1
 8007dca:	0002      	movs	r2, r0
 8007dcc:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007dce:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007dd0:	f7fa f9a0 	bl	8002114 <__aeabi_dsub>
 8007dd4:	3430      	adds	r4, #48	@ 0x30
 8007dd6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007dd8:	702c      	strb	r4, [r5, #0]
 8007dda:	3501      	adds	r5, #1
 8007ddc:	0006      	movs	r6, r0
 8007dde:	000f      	movs	r7, r1
 8007de0:	42ab      	cmp	r3, r5
 8007de2:	d12a      	bne.n	8007e3a <_dtoa_r+0x662>
 8007de4:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8007de6:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8007de8:	9b08      	ldr	r3, [sp, #32]
 8007dea:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8007dec:	469c      	mov	ip, r3
 8007dee:	2200      	movs	r2, #0
 8007df0:	4b42      	ldr	r3, [pc, #264]	@ (8007efc <_dtoa_r+0x724>)
 8007df2:	4464      	add	r4, ip
 8007df4:	f7f8 fea8 	bl	8000b48 <__aeabi_dadd>
 8007df8:	0002      	movs	r2, r0
 8007dfa:	000b      	movs	r3, r1
 8007dfc:	0030      	movs	r0, r6
 8007dfe:	0039      	movs	r1, r7
 8007e00:	f7f8 fb3e 	bl	8000480 <__aeabi_dcmpgt>
 8007e04:	2800      	cmp	r0, #0
 8007e06:	d000      	beq.n	8007e0a <_dtoa_r+0x632>
 8007e08:	e07c      	b.n	8007f04 <_dtoa_r+0x72c>
 8007e0a:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007e0c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007e0e:	2000      	movs	r0, #0
 8007e10:	493a      	ldr	r1, [pc, #232]	@ (8007efc <_dtoa_r+0x724>)
 8007e12:	f7fa f97f 	bl	8002114 <__aeabi_dsub>
 8007e16:	0002      	movs	r2, r0
 8007e18:	000b      	movs	r3, r1
 8007e1a:	0030      	movs	r0, r6
 8007e1c:	0039      	movs	r1, r7
 8007e1e:	f7f8 fb1b 	bl	8000458 <__aeabi_dcmplt>
 8007e22:	2800      	cmp	r0, #0
 8007e24:	d100      	bne.n	8007e28 <_dtoa_r+0x650>
 8007e26:	e710      	b.n	8007c4a <_dtoa_r+0x472>
 8007e28:	0023      	movs	r3, r4
 8007e2a:	3c01      	subs	r4, #1
 8007e2c:	7822      	ldrb	r2, [r4, #0]
 8007e2e:	2a30      	cmp	r2, #48	@ 0x30
 8007e30:	d0fa      	beq.n	8007e28 <_dtoa_r+0x650>
 8007e32:	001c      	movs	r4, r3
 8007e34:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007e36:	9304      	str	r3, [sp, #16]
 8007e38:	e042      	b.n	8007ec0 <_dtoa_r+0x6e8>
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	4b2b      	ldr	r3, [pc, #172]	@ (8007eec <_dtoa_r+0x714>)
 8007e3e:	f7f9 fe83 	bl	8001b48 <__aeabi_dmul>
 8007e42:	900a      	str	r0, [sp, #40]	@ 0x28
 8007e44:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007e46:	e7b8      	b.n	8007dba <_dtoa_r+0x5e2>
 8007e48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e4a:	9d08      	ldr	r5, [sp, #32]
 8007e4c:	3b01      	subs	r3, #1
 8007e4e:	195b      	adds	r3, r3, r5
 8007e50:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007e52:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007e54:	930a      	str	r3, [sp, #40]	@ 0x28
 8007e56:	9a06      	ldr	r2, [sp, #24]
 8007e58:	9b07      	ldr	r3, [sp, #28]
 8007e5a:	0030      	movs	r0, r6
 8007e5c:	0039      	movs	r1, r7
 8007e5e:	f7f9 fa39 	bl	80012d4 <__aeabi_ddiv>
 8007e62:	f7fa fd83 	bl	800296c <__aeabi_d2iz>
 8007e66:	9009      	str	r0, [sp, #36]	@ 0x24
 8007e68:	f7fa fdbc 	bl	80029e4 <__aeabi_i2d>
 8007e6c:	9a06      	ldr	r2, [sp, #24]
 8007e6e:	9b07      	ldr	r3, [sp, #28]
 8007e70:	f7f9 fe6a 	bl	8001b48 <__aeabi_dmul>
 8007e74:	0002      	movs	r2, r0
 8007e76:	000b      	movs	r3, r1
 8007e78:	0030      	movs	r0, r6
 8007e7a:	0039      	movs	r1, r7
 8007e7c:	f7fa f94a 	bl	8002114 <__aeabi_dsub>
 8007e80:	002b      	movs	r3, r5
 8007e82:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007e84:	3501      	adds	r5, #1
 8007e86:	3230      	adds	r2, #48	@ 0x30
 8007e88:	701a      	strb	r2, [r3, #0]
 8007e8a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007e8c:	002c      	movs	r4, r5
 8007e8e:	429a      	cmp	r2, r3
 8007e90:	d14b      	bne.n	8007f2a <_dtoa_r+0x752>
 8007e92:	0002      	movs	r2, r0
 8007e94:	000b      	movs	r3, r1
 8007e96:	f7f8 fe57 	bl	8000b48 <__aeabi_dadd>
 8007e9a:	9a06      	ldr	r2, [sp, #24]
 8007e9c:	9b07      	ldr	r3, [sp, #28]
 8007e9e:	0006      	movs	r6, r0
 8007ea0:	000f      	movs	r7, r1
 8007ea2:	f7f8 faed 	bl	8000480 <__aeabi_dcmpgt>
 8007ea6:	2800      	cmp	r0, #0
 8007ea8:	d12a      	bne.n	8007f00 <_dtoa_r+0x728>
 8007eaa:	9a06      	ldr	r2, [sp, #24]
 8007eac:	9b07      	ldr	r3, [sp, #28]
 8007eae:	0030      	movs	r0, r6
 8007eb0:	0039      	movs	r1, r7
 8007eb2:	f7f8 facb 	bl	800044c <__aeabi_dcmpeq>
 8007eb6:	2800      	cmp	r0, #0
 8007eb8:	d002      	beq.n	8007ec0 <_dtoa_r+0x6e8>
 8007eba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ebc:	07dd      	lsls	r5, r3, #31
 8007ebe:	d41f      	bmi.n	8007f00 <_dtoa_r+0x728>
 8007ec0:	9905      	ldr	r1, [sp, #20]
 8007ec2:	9803      	ldr	r0, [sp, #12]
 8007ec4:	f000 fb06 	bl	80084d4 <_Bfree>
 8007ec8:	2300      	movs	r3, #0
 8007eca:	7023      	strb	r3, [r4, #0]
 8007ecc:	9b04      	ldr	r3, [sp, #16]
 8007ece:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007ed0:	3301      	adds	r3, #1
 8007ed2:	6013      	str	r3, [r2, #0]
 8007ed4:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8007ed6:	2b00      	cmp	r3, #0
 8007ed8:	d100      	bne.n	8007edc <_dtoa_r+0x704>
 8007eda:	e4c7      	b.n	800786c <_dtoa_r+0x94>
 8007edc:	601c      	str	r4, [r3, #0]
 8007ede:	e4c5      	b.n	800786c <_dtoa_r+0x94>
 8007ee0:	0800abd0 	.word	0x0800abd0
 8007ee4:	0800aba8 	.word	0x0800aba8
 8007ee8:	3ff00000 	.word	0x3ff00000
 8007eec:	40240000 	.word	0x40240000
 8007ef0:	401c0000 	.word	0x401c0000
 8007ef4:	fcc00000 	.word	0xfcc00000
 8007ef8:	40140000 	.word	0x40140000
 8007efc:	3fe00000 	.word	0x3fe00000
 8007f00:	9b04      	ldr	r3, [sp, #16]
 8007f02:	930c      	str	r3, [sp, #48]	@ 0x30
 8007f04:	0023      	movs	r3, r4
 8007f06:	001c      	movs	r4, r3
 8007f08:	3b01      	subs	r3, #1
 8007f0a:	781a      	ldrb	r2, [r3, #0]
 8007f0c:	2a39      	cmp	r2, #57	@ 0x39
 8007f0e:	d108      	bne.n	8007f22 <_dtoa_r+0x74a>
 8007f10:	9a08      	ldr	r2, [sp, #32]
 8007f12:	429a      	cmp	r2, r3
 8007f14:	d1f7      	bne.n	8007f06 <_dtoa_r+0x72e>
 8007f16:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007f18:	9908      	ldr	r1, [sp, #32]
 8007f1a:	3201      	adds	r2, #1
 8007f1c:	920c      	str	r2, [sp, #48]	@ 0x30
 8007f1e:	2230      	movs	r2, #48	@ 0x30
 8007f20:	700a      	strb	r2, [r1, #0]
 8007f22:	781a      	ldrb	r2, [r3, #0]
 8007f24:	3201      	adds	r2, #1
 8007f26:	701a      	strb	r2, [r3, #0]
 8007f28:	e784      	b.n	8007e34 <_dtoa_r+0x65c>
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	4bc6      	ldr	r3, [pc, #792]	@ (8008248 <_dtoa_r+0xa70>)
 8007f2e:	f7f9 fe0b 	bl	8001b48 <__aeabi_dmul>
 8007f32:	2200      	movs	r2, #0
 8007f34:	2300      	movs	r3, #0
 8007f36:	0006      	movs	r6, r0
 8007f38:	000f      	movs	r7, r1
 8007f3a:	f7f8 fa87 	bl	800044c <__aeabi_dcmpeq>
 8007f3e:	2800      	cmp	r0, #0
 8007f40:	d089      	beq.n	8007e56 <_dtoa_r+0x67e>
 8007f42:	e7bd      	b.n	8007ec0 <_dtoa_r+0x6e8>
 8007f44:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8007f46:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8007f48:	9c06      	ldr	r4, [sp, #24]
 8007f4a:	2f00      	cmp	r7, #0
 8007f4c:	d014      	beq.n	8007f78 <_dtoa_r+0x7a0>
 8007f4e:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007f50:	2a01      	cmp	r2, #1
 8007f52:	dd00      	ble.n	8007f56 <_dtoa_r+0x77e>
 8007f54:	e0e4      	b.n	8008120 <_dtoa_r+0x948>
 8007f56:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8007f58:	2a00      	cmp	r2, #0
 8007f5a:	d100      	bne.n	8007f5e <_dtoa_r+0x786>
 8007f5c:	e0da      	b.n	8008114 <_dtoa_r+0x93c>
 8007f5e:	4abb      	ldr	r2, [pc, #748]	@ (800824c <_dtoa_r+0xa74>)
 8007f60:	189b      	adds	r3, r3, r2
 8007f62:	9a06      	ldr	r2, [sp, #24]
 8007f64:	2101      	movs	r1, #1
 8007f66:	18d2      	adds	r2, r2, r3
 8007f68:	9206      	str	r2, [sp, #24]
 8007f6a:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007f6c:	9803      	ldr	r0, [sp, #12]
 8007f6e:	18d3      	adds	r3, r2, r3
 8007f70:	930d      	str	r3, [sp, #52]	@ 0x34
 8007f72:	f000 fb67 	bl	8008644 <__i2b>
 8007f76:	0007      	movs	r7, r0
 8007f78:	2c00      	cmp	r4, #0
 8007f7a:	d00e      	beq.n	8007f9a <_dtoa_r+0x7c2>
 8007f7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	dd0b      	ble.n	8007f9a <_dtoa_r+0x7c2>
 8007f82:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007f84:	0023      	movs	r3, r4
 8007f86:	4294      	cmp	r4, r2
 8007f88:	dd00      	ble.n	8007f8c <_dtoa_r+0x7b4>
 8007f8a:	0013      	movs	r3, r2
 8007f8c:	9a06      	ldr	r2, [sp, #24]
 8007f8e:	1ae4      	subs	r4, r4, r3
 8007f90:	1ad2      	subs	r2, r2, r3
 8007f92:	9206      	str	r2, [sp, #24]
 8007f94:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007f96:	1ad3      	subs	r3, r2, r3
 8007f98:	930d      	str	r3, [sp, #52]	@ 0x34
 8007f9a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d021      	beq.n	8007fe4 <_dtoa_r+0x80c>
 8007fa0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d100      	bne.n	8007fa8 <_dtoa_r+0x7d0>
 8007fa6:	e0d3      	b.n	8008150 <_dtoa_r+0x978>
 8007fa8:	9e05      	ldr	r6, [sp, #20]
 8007faa:	2d00      	cmp	r5, #0
 8007fac:	d014      	beq.n	8007fd8 <_dtoa_r+0x800>
 8007fae:	0039      	movs	r1, r7
 8007fb0:	002a      	movs	r2, r5
 8007fb2:	9803      	ldr	r0, [sp, #12]
 8007fb4:	f000 fc08 	bl	80087c8 <__pow5mult>
 8007fb8:	9a05      	ldr	r2, [sp, #20]
 8007fba:	0001      	movs	r1, r0
 8007fbc:	0007      	movs	r7, r0
 8007fbe:	9803      	ldr	r0, [sp, #12]
 8007fc0:	f000 fb58 	bl	8008674 <__multiply>
 8007fc4:	0006      	movs	r6, r0
 8007fc6:	9905      	ldr	r1, [sp, #20]
 8007fc8:	9803      	ldr	r0, [sp, #12]
 8007fca:	f000 fa83 	bl	80084d4 <_Bfree>
 8007fce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007fd0:	9605      	str	r6, [sp, #20]
 8007fd2:	1b5b      	subs	r3, r3, r5
 8007fd4:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007fd6:	d005      	beq.n	8007fe4 <_dtoa_r+0x80c>
 8007fd8:	0031      	movs	r1, r6
 8007fda:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007fdc:	9803      	ldr	r0, [sp, #12]
 8007fde:	f000 fbf3 	bl	80087c8 <__pow5mult>
 8007fe2:	9005      	str	r0, [sp, #20]
 8007fe4:	2101      	movs	r1, #1
 8007fe6:	9803      	ldr	r0, [sp, #12]
 8007fe8:	f000 fb2c 	bl	8008644 <__i2b>
 8007fec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007fee:	0006      	movs	r6, r0
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d100      	bne.n	8007ff6 <_dtoa_r+0x81e>
 8007ff4:	e1bc      	b.n	8008370 <_dtoa_r+0xb98>
 8007ff6:	001a      	movs	r2, r3
 8007ff8:	0001      	movs	r1, r0
 8007ffa:	9803      	ldr	r0, [sp, #12]
 8007ffc:	f000 fbe4 	bl	80087c8 <__pow5mult>
 8008000:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008002:	0006      	movs	r6, r0
 8008004:	2500      	movs	r5, #0
 8008006:	2b01      	cmp	r3, #1
 8008008:	dc16      	bgt.n	8008038 <_dtoa_r+0x860>
 800800a:	2500      	movs	r5, #0
 800800c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800800e:	42ab      	cmp	r3, r5
 8008010:	d10e      	bne.n	8008030 <_dtoa_r+0x858>
 8008012:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008014:	031b      	lsls	r3, r3, #12
 8008016:	42ab      	cmp	r3, r5
 8008018:	d10a      	bne.n	8008030 <_dtoa_r+0x858>
 800801a:	4b8d      	ldr	r3, [pc, #564]	@ (8008250 <_dtoa_r+0xa78>)
 800801c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800801e:	4213      	tst	r3, r2
 8008020:	d006      	beq.n	8008030 <_dtoa_r+0x858>
 8008022:	9b06      	ldr	r3, [sp, #24]
 8008024:	3501      	adds	r5, #1
 8008026:	3301      	adds	r3, #1
 8008028:	9306      	str	r3, [sp, #24]
 800802a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800802c:	3301      	adds	r3, #1
 800802e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008030:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008032:	2001      	movs	r0, #1
 8008034:	2b00      	cmp	r3, #0
 8008036:	d008      	beq.n	800804a <_dtoa_r+0x872>
 8008038:	6933      	ldr	r3, [r6, #16]
 800803a:	3303      	adds	r3, #3
 800803c:	009b      	lsls	r3, r3, #2
 800803e:	18f3      	adds	r3, r6, r3
 8008040:	6858      	ldr	r0, [r3, #4]
 8008042:	f000 faaf 	bl	80085a4 <__hi0bits>
 8008046:	2320      	movs	r3, #32
 8008048:	1a18      	subs	r0, r3, r0
 800804a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800804c:	1818      	adds	r0, r3, r0
 800804e:	0002      	movs	r2, r0
 8008050:	231f      	movs	r3, #31
 8008052:	401a      	ands	r2, r3
 8008054:	4218      	tst	r0, r3
 8008056:	d100      	bne.n	800805a <_dtoa_r+0x882>
 8008058:	e081      	b.n	800815e <_dtoa_r+0x986>
 800805a:	3301      	adds	r3, #1
 800805c:	1a9b      	subs	r3, r3, r2
 800805e:	2b04      	cmp	r3, #4
 8008060:	dd79      	ble.n	8008156 <_dtoa_r+0x97e>
 8008062:	231c      	movs	r3, #28
 8008064:	1a9b      	subs	r3, r3, r2
 8008066:	9a06      	ldr	r2, [sp, #24]
 8008068:	18e4      	adds	r4, r4, r3
 800806a:	18d2      	adds	r2, r2, r3
 800806c:	9206      	str	r2, [sp, #24]
 800806e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008070:	18d3      	adds	r3, r2, r3
 8008072:	930d      	str	r3, [sp, #52]	@ 0x34
 8008074:	9b06      	ldr	r3, [sp, #24]
 8008076:	2b00      	cmp	r3, #0
 8008078:	dd05      	ble.n	8008086 <_dtoa_r+0x8ae>
 800807a:	001a      	movs	r2, r3
 800807c:	9905      	ldr	r1, [sp, #20]
 800807e:	9803      	ldr	r0, [sp, #12]
 8008080:	f000 fbfe 	bl	8008880 <__lshift>
 8008084:	9005      	str	r0, [sp, #20]
 8008086:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008088:	2b00      	cmp	r3, #0
 800808a:	dd05      	ble.n	8008098 <_dtoa_r+0x8c0>
 800808c:	0031      	movs	r1, r6
 800808e:	001a      	movs	r2, r3
 8008090:	9803      	ldr	r0, [sp, #12]
 8008092:	f000 fbf5 	bl	8008880 <__lshift>
 8008096:	0006      	movs	r6, r0
 8008098:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800809a:	2b00      	cmp	r3, #0
 800809c:	d061      	beq.n	8008162 <_dtoa_r+0x98a>
 800809e:	0031      	movs	r1, r6
 80080a0:	9805      	ldr	r0, [sp, #20]
 80080a2:	f000 fc59 	bl	8008958 <__mcmp>
 80080a6:	2800      	cmp	r0, #0
 80080a8:	da5b      	bge.n	8008162 <_dtoa_r+0x98a>
 80080aa:	9b04      	ldr	r3, [sp, #16]
 80080ac:	220a      	movs	r2, #10
 80080ae:	3b01      	subs	r3, #1
 80080b0:	930c      	str	r3, [sp, #48]	@ 0x30
 80080b2:	9905      	ldr	r1, [sp, #20]
 80080b4:	2300      	movs	r3, #0
 80080b6:	9803      	ldr	r0, [sp, #12]
 80080b8:	f000 fa30 	bl	800851c <__multadd>
 80080bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80080be:	9005      	str	r0, [sp, #20]
 80080c0:	2b00      	cmp	r3, #0
 80080c2:	d100      	bne.n	80080c6 <_dtoa_r+0x8ee>
 80080c4:	e15b      	b.n	800837e <_dtoa_r+0xba6>
 80080c6:	2300      	movs	r3, #0
 80080c8:	0039      	movs	r1, r7
 80080ca:	220a      	movs	r2, #10
 80080cc:	9803      	ldr	r0, [sp, #12]
 80080ce:	f000 fa25 	bl	800851c <__multadd>
 80080d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080d4:	0007      	movs	r7, r0
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	dc4d      	bgt.n	8008176 <_dtoa_r+0x99e>
 80080da:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80080dc:	2b02      	cmp	r3, #2
 80080de:	dd46      	ble.n	800816e <_dtoa_r+0x996>
 80080e0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d000      	beq.n	80080e8 <_dtoa_r+0x910>
 80080e6:	e5db      	b.n	8007ca0 <_dtoa_r+0x4c8>
 80080e8:	0031      	movs	r1, r6
 80080ea:	2205      	movs	r2, #5
 80080ec:	9803      	ldr	r0, [sp, #12]
 80080ee:	f000 fa15 	bl	800851c <__multadd>
 80080f2:	0006      	movs	r6, r0
 80080f4:	0001      	movs	r1, r0
 80080f6:	9805      	ldr	r0, [sp, #20]
 80080f8:	f000 fc2e 	bl	8008958 <__mcmp>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	dc00      	bgt.n	8008102 <_dtoa_r+0x92a>
 8008100:	e5ce      	b.n	8007ca0 <_dtoa_r+0x4c8>
 8008102:	9b08      	ldr	r3, [sp, #32]
 8008104:	9a08      	ldr	r2, [sp, #32]
 8008106:	1c5c      	adds	r4, r3, #1
 8008108:	2331      	movs	r3, #49	@ 0x31
 800810a:	7013      	strb	r3, [r2, #0]
 800810c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800810e:	3301      	adds	r3, #1
 8008110:	930c      	str	r3, [sp, #48]	@ 0x30
 8008112:	e5c9      	b.n	8007ca8 <_dtoa_r+0x4d0>
 8008114:	2336      	movs	r3, #54	@ 0x36
 8008116:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8008118:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800811a:	1a9b      	subs	r3, r3, r2
 800811c:	9c06      	ldr	r4, [sp, #24]
 800811e:	e720      	b.n	8007f62 <_dtoa_r+0x78a>
 8008120:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008122:	1e5d      	subs	r5, r3, #1
 8008124:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008126:	42ab      	cmp	r3, r5
 8008128:	db08      	blt.n	800813c <_dtoa_r+0x964>
 800812a:	1b5d      	subs	r5, r3, r5
 800812c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800812e:	2b00      	cmp	r3, #0
 8008130:	daf4      	bge.n	800811c <_dtoa_r+0x944>
 8008132:	9b06      	ldr	r3, [sp, #24]
 8008134:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008136:	1a9c      	subs	r4, r3, r2
 8008138:	2300      	movs	r3, #0
 800813a:	e712      	b.n	8007f62 <_dtoa_r+0x78a>
 800813c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800813e:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8008140:	1aeb      	subs	r3, r5, r3
 8008142:	18d3      	adds	r3, r2, r3
 8008144:	9314      	str	r3, [sp, #80]	@ 0x50
 8008146:	950f      	str	r5, [sp, #60]	@ 0x3c
 8008148:	9c06      	ldr	r4, [sp, #24]
 800814a:	2500      	movs	r5, #0
 800814c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800814e:	e708      	b.n	8007f62 <_dtoa_r+0x78a>
 8008150:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8008152:	9905      	ldr	r1, [sp, #20]
 8008154:	e742      	b.n	8007fdc <_dtoa_r+0x804>
 8008156:	2b04      	cmp	r3, #4
 8008158:	d08c      	beq.n	8008074 <_dtoa_r+0x89c>
 800815a:	331c      	adds	r3, #28
 800815c:	e783      	b.n	8008066 <_dtoa_r+0x88e>
 800815e:	0013      	movs	r3, r2
 8008160:	e7fb      	b.n	800815a <_dtoa_r+0x982>
 8008162:	9b04      	ldr	r3, [sp, #16]
 8008164:	930c      	str	r3, [sp, #48]	@ 0x30
 8008166:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008168:	930e      	str	r3, [sp, #56]	@ 0x38
 800816a:	2b00      	cmp	r3, #0
 800816c:	ddb5      	ble.n	80080da <_dtoa_r+0x902>
 800816e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008170:	2b00      	cmp	r3, #0
 8008172:	d100      	bne.n	8008176 <_dtoa_r+0x99e>
 8008174:	e107      	b.n	8008386 <_dtoa_r+0xbae>
 8008176:	2c00      	cmp	r4, #0
 8008178:	dd05      	ble.n	8008186 <_dtoa_r+0x9ae>
 800817a:	0039      	movs	r1, r7
 800817c:	0022      	movs	r2, r4
 800817e:	9803      	ldr	r0, [sp, #12]
 8008180:	f000 fb7e 	bl	8008880 <__lshift>
 8008184:	0007      	movs	r7, r0
 8008186:	9704      	str	r7, [sp, #16]
 8008188:	2d00      	cmp	r5, #0
 800818a:	d020      	beq.n	80081ce <_dtoa_r+0x9f6>
 800818c:	6879      	ldr	r1, [r7, #4]
 800818e:	9803      	ldr	r0, [sp, #12]
 8008190:	f000 f95c 	bl	800844c <_Balloc>
 8008194:	1e04      	subs	r4, r0, #0
 8008196:	d10c      	bne.n	80081b2 <_dtoa_r+0x9da>
 8008198:	0022      	movs	r2, r4
 800819a:	4b2e      	ldr	r3, [pc, #184]	@ (8008254 <_dtoa_r+0xa7c>)
 800819c:	482e      	ldr	r0, [pc, #184]	@ (8008258 <_dtoa_r+0xa80>)
 800819e:	492f      	ldr	r1, [pc, #188]	@ (800825c <_dtoa_r+0xa84>)
 80081a0:	f7ff fb2f 	bl	8007802 <_dtoa_r+0x2a>
 80081a4:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 80081a6:	0037      	movs	r7, r6
 80081a8:	e7ab      	b.n	8008102 <_dtoa_r+0x92a>
 80081aa:	9b04      	ldr	r3, [sp, #16]
 80081ac:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 80081ae:	930c      	str	r3, [sp, #48]	@ 0x30
 80081b0:	e7f9      	b.n	80081a6 <_dtoa_r+0x9ce>
 80081b2:	0039      	movs	r1, r7
 80081b4:	693a      	ldr	r2, [r7, #16]
 80081b6:	310c      	adds	r1, #12
 80081b8:	3202      	adds	r2, #2
 80081ba:	0092      	lsls	r2, r2, #2
 80081bc:	300c      	adds	r0, #12
 80081be:	f7ff fa7d 	bl	80076bc <memcpy>
 80081c2:	2201      	movs	r2, #1
 80081c4:	0021      	movs	r1, r4
 80081c6:	9803      	ldr	r0, [sp, #12]
 80081c8:	f000 fb5a 	bl	8008880 <__lshift>
 80081cc:	9004      	str	r0, [sp, #16]
 80081ce:	9b08      	ldr	r3, [sp, #32]
 80081d0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80081d2:	9306      	str	r3, [sp, #24]
 80081d4:	3b01      	subs	r3, #1
 80081d6:	189b      	adds	r3, r3, r2
 80081d8:	2201      	movs	r2, #1
 80081da:	930f      	str	r3, [sp, #60]	@ 0x3c
 80081dc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081de:	4013      	ands	r3, r2
 80081e0:	930e      	str	r3, [sp, #56]	@ 0x38
 80081e2:	0031      	movs	r1, r6
 80081e4:	9805      	ldr	r0, [sp, #20]
 80081e6:	f7ff fa72 	bl	80076ce <quorem>
 80081ea:	0039      	movs	r1, r7
 80081ec:	0005      	movs	r5, r0
 80081ee:	900a      	str	r0, [sp, #40]	@ 0x28
 80081f0:	9805      	ldr	r0, [sp, #20]
 80081f2:	f000 fbb1 	bl	8008958 <__mcmp>
 80081f6:	9a04      	ldr	r2, [sp, #16]
 80081f8:	900d      	str	r0, [sp, #52]	@ 0x34
 80081fa:	0031      	movs	r1, r6
 80081fc:	9803      	ldr	r0, [sp, #12]
 80081fe:	f000 fbc7 	bl	8008990 <__mdiff>
 8008202:	2201      	movs	r2, #1
 8008204:	68c3      	ldr	r3, [r0, #12]
 8008206:	0004      	movs	r4, r0
 8008208:	3530      	adds	r5, #48	@ 0x30
 800820a:	9209      	str	r2, [sp, #36]	@ 0x24
 800820c:	2b00      	cmp	r3, #0
 800820e:	d104      	bne.n	800821a <_dtoa_r+0xa42>
 8008210:	0001      	movs	r1, r0
 8008212:	9805      	ldr	r0, [sp, #20]
 8008214:	f000 fba0 	bl	8008958 <__mcmp>
 8008218:	9009      	str	r0, [sp, #36]	@ 0x24
 800821a:	0021      	movs	r1, r4
 800821c:	9803      	ldr	r0, [sp, #12]
 800821e:	f000 f959 	bl	80084d4 <_Bfree>
 8008222:	9b06      	ldr	r3, [sp, #24]
 8008224:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008226:	1c5c      	adds	r4, r3, #1
 8008228:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800822a:	4313      	orrs	r3, r2
 800822c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800822e:	4313      	orrs	r3, r2
 8008230:	d116      	bne.n	8008260 <_dtoa_r+0xa88>
 8008232:	2d39      	cmp	r5, #57	@ 0x39
 8008234:	d02f      	beq.n	8008296 <_dtoa_r+0xabe>
 8008236:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008238:	2b00      	cmp	r3, #0
 800823a:	dd01      	ble.n	8008240 <_dtoa_r+0xa68>
 800823c:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800823e:	3531      	adds	r5, #49	@ 0x31
 8008240:	9b06      	ldr	r3, [sp, #24]
 8008242:	701d      	strb	r5, [r3, #0]
 8008244:	e532      	b.n	8007cac <_dtoa_r+0x4d4>
 8008246:	46c0      	nop			@ (mov r8, r8)
 8008248:	40240000 	.word	0x40240000
 800824c:	00000433 	.word	0x00000433
 8008250:	7ff00000 	.word	0x7ff00000
 8008254:	0800aad8 	.word	0x0800aad8
 8008258:	0800aa80 	.word	0x0800aa80
 800825c:	000002ef 	.word	0x000002ef
 8008260:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008262:	2b00      	cmp	r3, #0
 8008264:	db04      	blt.n	8008270 <_dtoa_r+0xa98>
 8008266:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8008268:	4313      	orrs	r3, r2
 800826a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800826c:	4313      	orrs	r3, r2
 800826e:	d11e      	bne.n	80082ae <_dtoa_r+0xad6>
 8008270:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008272:	2b00      	cmp	r3, #0
 8008274:	dde4      	ble.n	8008240 <_dtoa_r+0xa68>
 8008276:	9905      	ldr	r1, [sp, #20]
 8008278:	2201      	movs	r2, #1
 800827a:	9803      	ldr	r0, [sp, #12]
 800827c:	f000 fb00 	bl	8008880 <__lshift>
 8008280:	0031      	movs	r1, r6
 8008282:	9005      	str	r0, [sp, #20]
 8008284:	f000 fb68 	bl	8008958 <__mcmp>
 8008288:	2800      	cmp	r0, #0
 800828a:	dc02      	bgt.n	8008292 <_dtoa_r+0xaba>
 800828c:	d1d8      	bne.n	8008240 <_dtoa_r+0xa68>
 800828e:	07eb      	lsls	r3, r5, #31
 8008290:	d5d6      	bpl.n	8008240 <_dtoa_r+0xa68>
 8008292:	2d39      	cmp	r5, #57	@ 0x39
 8008294:	d1d2      	bne.n	800823c <_dtoa_r+0xa64>
 8008296:	2339      	movs	r3, #57	@ 0x39
 8008298:	9a06      	ldr	r2, [sp, #24]
 800829a:	7013      	strb	r3, [r2, #0]
 800829c:	0023      	movs	r3, r4
 800829e:	001c      	movs	r4, r3
 80082a0:	3b01      	subs	r3, #1
 80082a2:	781a      	ldrb	r2, [r3, #0]
 80082a4:	2a39      	cmp	r2, #57	@ 0x39
 80082a6:	d050      	beq.n	800834a <_dtoa_r+0xb72>
 80082a8:	3201      	adds	r2, #1
 80082aa:	701a      	strb	r2, [r3, #0]
 80082ac:	e4fe      	b.n	8007cac <_dtoa_r+0x4d4>
 80082ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	dd03      	ble.n	80082bc <_dtoa_r+0xae4>
 80082b4:	2d39      	cmp	r5, #57	@ 0x39
 80082b6:	d0ee      	beq.n	8008296 <_dtoa_r+0xabe>
 80082b8:	3501      	adds	r5, #1
 80082ba:	e7c1      	b.n	8008240 <_dtoa_r+0xa68>
 80082bc:	9b06      	ldr	r3, [sp, #24]
 80082be:	9a06      	ldr	r2, [sp, #24]
 80082c0:	701d      	strb	r5, [r3, #0]
 80082c2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d02b      	beq.n	8008320 <_dtoa_r+0xb48>
 80082c8:	2300      	movs	r3, #0
 80082ca:	220a      	movs	r2, #10
 80082cc:	9905      	ldr	r1, [sp, #20]
 80082ce:	9803      	ldr	r0, [sp, #12]
 80082d0:	f000 f924 	bl	800851c <__multadd>
 80082d4:	9b04      	ldr	r3, [sp, #16]
 80082d6:	9005      	str	r0, [sp, #20]
 80082d8:	429f      	cmp	r7, r3
 80082da:	d109      	bne.n	80082f0 <_dtoa_r+0xb18>
 80082dc:	0039      	movs	r1, r7
 80082de:	2300      	movs	r3, #0
 80082e0:	220a      	movs	r2, #10
 80082e2:	9803      	ldr	r0, [sp, #12]
 80082e4:	f000 f91a 	bl	800851c <__multadd>
 80082e8:	0007      	movs	r7, r0
 80082ea:	9004      	str	r0, [sp, #16]
 80082ec:	9406      	str	r4, [sp, #24]
 80082ee:	e778      	b.n	80081e2 <_dtoa_r+0xa0a>
 80082f0:	0039      	movs	r1, r7
 80082f2:	2300      	movs	r3, #0
 80082f4:	220a      	movs	r2, #10
 80082f6:	9803      	ldr	r0, [sp, #12]
 80082f8:	f000 f910 	bl	800851c <__multadd>
 80082fc:	2300      	movs	r3, #0
 80082fe:	0007      	movs	r7, r0
 8008300:	220a      	movs	r2, #10
 8008302:	9904      	ldr	r1, [sp, #16]
 8008304:	9803      	ldr	r0, [sp, #12]
 8008306:	f000 f909 	bl	800851c <__multadd>
 800830a:	9004      	str	r0, [sp, #16]
 800830c:	e7ee      	b.n	80082ec <_dtoa_r+0xb14>
 800830e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008310:	2401      	movs	r4, #1
 8008312:	2b00      	cmp	r3, #0
 8008314:	dd00      	ble.n	8008318 <_dtoa_r+0xb40>
 8008316:	001c      	movs	r4, r3
 8008318:	9704      	str	r7, [sp, #16]
 800831a:	2700      	movs	r7, #0
 800831c:	9b08      	ldr	r3, [sp, #32]
 800831e:	191c      	adds	r4, r3, r4
 8008320:	9905      	ldr	r1, [sp, #20]
 8008322:	2201      	movs	r2, #1
 8008324:	9803      	ldr	r0, [sp, #12]
 8008326:	f000 faab 	bl	8008880 <__lshift>
 800832a:	0031      	movs	r1, r6
 800832c:	9005      	str	r0, [sp, #20]
 800832e:	f000 fb13 	bl	8008958 <__mcmp>
 8008332:	2800      	cmp	r0, #0
 8008334:	dcb2      	bgt.n	800829c <_dtoa_r+0xac4>
 8008336:	d101      	bne.n	800833c <_dtoa_r+0xb64>
 8008338:	07ed      	lsls	r5, r5, #31
 800833a:	d4af      	bmi.n	800829c <_dtoa_r+0xac4>
 800833c:	0023      	movs	r3, r4
 800833e:	001c      	movs	r4, r3
 8008340:	3b01      	subs	r3, #1
 8008342:	781a      	ldrb	r2, [r3, #0]
 8008344:	2a30      	cmp	r2, #48	@ 0x30
 8008346:	d0fa      	beq.n	800833e <_dtoa_r+0xb66>
 8008348:	e4b0      	b.n	8007cac <_dtoa_r+0x4d4>
 800834a:	9a08      	ldr	r2, [sp, #32]
 800834c:	429a      	cmp	r2, r3
 800834e:	d1a6      	bne.n	800829e <_dtoa_r+0xac6>
 8008350:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008352:	3301      	adds	r3, #1
 8008354:	930c      	str	r3, [sp, #48]	@ 0x30
 8008356:	2331      	movs	r3, #49	@ 0x31
 8008358:	7013      	strb	r3, [r2, #0]
 800835a:	e4a7      	b.n	8007cac <_dtoa_r+0x4d4>
 800835c:	4b14      	ldr	r3, [pc, #80]	@ (80083b0 <_dtoa_r+0xbd8>)
 800835e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8008360:	9308      	str	r3, [sp, #32]
 8008362:	4b14      	ldr	r3, [pc, #80]	@ (80083b4 <_dtoa_r+0xbdc>)
 8008364:	2a00      	cmp	r2, #0
 8008366:	d001      	beq.n	800836c <_dtoa_r+0xb94>
 8008368:	f7ff fa7e 	bl	8007868 <_dtoa_r+0x90>
 800836c:	f7ff fa7e 	bl	800786c <_dtoa_r+0x94>
 8008370:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8008372:	2b01      	cmp	r3, #1
 8008374:	dc00      	bgt.n	8008378 <_dtoa_r+0xba0>
 8008376:	e648      	b.n	800800a <_dtoa_r+0x832>
 8008378:	2001      	movs	r0, #1
 800837a:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800837c:	e665      	b.n	800804a <_dtoa_r+0x872>
 800837e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008380:	2b00      	cmp	r3, #0
 8008382:	dc00      	bgt.n	8008386 <_dtoa_r+0xbae>
 8008384:	e6a9      	b.n	80080da <_dtoa_r+0x902>
 8008386:	2400      	movs	r4, #0
 8008388:	0031      	movs	r1, r6
 800838a:	9805      	ldr	r0, [sp, #20]
 800838c:	f7ff f99f 	bl	80076ce <quorem>
 8008390:	9b08      	ldr	r3, [sp, #32]
 8008392:	3030      	adds	r0, #48	@ 0x30
 8008394:	5518      	strb	r0, [r3, r4]
 8008396:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008398:	3401      	adds	r4, #1
 800839a:	0005      	movs	r5, r0
 800839c:	42a3      	cmp	r3, r4
 800839e:	ddb6      	ble.n	800830e <_dtoa_r+0xb36>
 80083a0:	2300      	movs	r3, #0
 80083a2:	220a      	movs	r2, #10
 80083a4:	9905      	ldr	r1, [sp, #20]
 80083a6:	9803      	ldr	r0, [sp, #12]
 80083a8:	f000 f8b8 	bl	800851c <__multadd>
 80083ac:	9005      	str	r0, [sp, #20]
 80083ae:	e7eb      	b.n	8008388 <_dtoa_r+0xbb0>
 80083b0:	0800aa5c 	.word	0x0800aa5c
 80083b4:	0800aa64 	.word	0x0800aa64

080083b8 <_free_r>:
 80083b8:	b570      	push	{r4, r5, r6, lr}
 80083ba:	0005      	movs	r5, r0
 80083bc:	1e0c      	subs	r4, r1, #0
 80083be:	d010      	beq.n	80083e2 <_free_r+0x2a>
 80083c0:	3c04      	subs	r4, #4
 80083c2:	6823      	ldr	r3, [r4, #0]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	da00      	bge.n	80083ca <_free_r+0x12>
 80083c8:	18e4      	adds	r4, r4, r3
 80083ca:	0028      	movs	r0, r5
 80083cc:	f7fe fb30 	bl	8006a30 <__malloc_lock>
 80083d0:	4a1d      	ldr	r2, [pc, #116]	@ (8008448 <_free_r+0x90>)
 80083d2:	6813      	ldr	r3, [r2, #0]
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d105      	bne.n	80083e4 <_free_r+0x2c>
 80083d8:	6063      	str	r3, [r4, #4]
 80083da:	6014      	str	r4, [r2, #0]
 80083dc:	0028      	movs	r0, r5
 80083de:	f7fe fb2f 	bl	8006a40 <__malloc_unlock>
 80083e2:	bd70      	pop	{r4, r5, r6, pc}
 80083e4:	42a3      	cmp	r3, r4
 80083e6:	d908      	bls.n	80083fa <_free_r+0x42>
 80083e8:	6820      	ldr	r0, [r4, #0]
 80083ea:	1821      	adds	r1, r4, r0
 80083ec:	428b      	cmp	r3, r1
 80083ee:	d1f3      	bne.n	80083d8 <_free_r+0x20>
 80083f0:	6819      	ldr	r1, [r3, #0]
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	1809      	adds	r1, r1, r0
 80083f6:	6021      	str	r1, [r4, #0]
 80083f8:	e7ee      	b.n	80083d8 <_free_r+0x20>
 80083fa:	001a      	movs	r2, r3
 80083fc:	685b      	ldr	r3, [r3, #4]
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d001      	beq.n	8008406 <_free_r+0x4e>
 8008402:	42a3      	cmp	r3, r4
 8008404:	d9f9      	bls.n	80083fa <_free_r+0x42>
 8008406:	6811      	ldr	r1, [r2, #0]
 8008408:	1850      	adds	r0, r2, r1
 800840a:	42a0      	cmp	r0, r4
 800840c:	d10b      	bne.n	8008426 <_free_r+0x6e>
 800840e:	6820      	ldr	r0, [r4, #0]
 8008410:	1809      	adds	r1, r1, r0
 8008412:	1850      	adds	r0, r2, r1
 8008414:	6011      	str	r1, [r2, #0]
 8008416:	4283      	cmp	r3, r0
 8008418:	d1e0      	bne.n	80083dc <_free_r+0x24>
 800841a:	6818      	ldr	r0, [r3, #0]
 800841c:	685b      	ldr	r3, [r3, #4]
 800841e:	1841      	adds	r1, r0, r1
 8008420:	6011      	str	r1, [r2, #0]
 8008422:	6053      	str	r3, [r2, #4]
 8008424:	e7da      	b.n	80083dc <_free_r+0x24>
 8008426:	42a0      	cmp	r0, r4
 8008428:	d902      	bls.n	8008430 <_free_r+0x78>
 800842a:	230c      	movs	r3, #12
 800842c:	602b      	str	r3, [r5, #0]
 800842e:	e7d5      	b.n	80083dc <_free_r+0x24>
 8008430:	6820      	ldr	r0, [r4, #0]
 8008432:	1821      	adds	r1, r4, r0
 8008434:	428b      	cmp	r3, r1
 8008436:	d103      	bne.n	8008440 <_free_r+0x88>
 8008438:	6819      	ldr	r1, [r3, #0]
 800843a:	685b      	ldr	r3, [r3, #4]
 800843c:	1809      	adds	r1, r1, r0
 800843e:	6021      	str	r1, [r4, #0]
 8008440:	6063      	str	r3, [r4, #4]
 8008442:	6054      	str	r4, [r2, #4]
 8008444:	e7ca      	b.n	80083dc <_free_r+0x24>
 8008446:	46c0      	nop			@ (mov r8, r8)
 8008448:	20000408 	.word	0x20000408

0800844c <_Balloc>:
 800844c:	b570      	push	{r4, r5, r6, lr}
 800844e:	69c5      	ldr	r5, [r0, #28]
 8008450:	0006      	movs	r6, r0
 8008452:	000c      	movs	r4, r1
 8008454:	2d00      	cmp	r5, #0
 8008456:	d10e      	bne.n	8008476 <_Balloc+0x2a>
 8008458:	2010      	movs	r0, #16
 800845a:	f7fe fa3d 	bl	80068d8 <malloc>
 800845e:	1e02      	subs	r2, r0, #0
 8008460:	61f0      	str	r0, [r6, #28]
 8008462:	d104      	bne.n	800846e <_Balloc+0x22>
 8008464:	216b      	movs	r1, #107	@ 0x6b
 8008466:	4b19      	ldr	r3, [pc, #100]	@ (80084cc <_Balloc+0x80>)
 8008468:	4819      	ldr	r0, [pc, #100]	@ (80084d0 <_Balloc+0x84>)
 800846a:	f000 fdad 	bl	8008fc8 <__assert_func>
 800846e:	6045      	str	r5, [r0, #4]
 8008470:	6085      	str	r5, [r0, #8]
 8008472:	6005      	str	r5, [r0, #0]
 8008474:	60c5      	str	r5, [r0, #12]
 8008476:	69f5      	ldr	r5, [r6, #28]
 8008478:	68eb      	ldr	r3, [r5, #12]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d013      	beq.n	80084a6 <_Balloc+0x5a>
 800847e:	69f3      	ldr	r3, [r6, #28]
 8008480:	00a2      	lsls	r2, r4, #2
 8008482:	68db      	ldr	r3, [r3, #12]
 8008484:	189b      	adds	r3, r3, r2
 8008486:	6818      	ldr	r0, [r3, #0]
 8008488:	2800      	cmp	r0, #0
 800848a:	d118      	bne.n	80084be <_Balloc+0x72>
 800848c:	2101      	movs	r1, #1
 800848e:	000d      	movs	r5, r1
 8008490:	40a5      	lsls	r5, r4
 8008492:	1d6a      	adds	r2, r5, #5
 8008494:	0030      	movs	r0, r6
 8008496:	0092      	lsls	r2, r2, #2
 8008498:	f000 fdb4 	bl	8009004 <_calloc_r>
 800849c:	2800      	cmp	r0, #0
 800849e:	d00c      	beq.n	80084ba <_Balloc+0x6e>
 80084a0:	6044      	str	r4, [r0, #4]
 80084a2:	6085      	str	r5, [r0, #8]
 80084a4:	e00d      	b.n	80084c2 <_Balloc+0x76>
 80084a6:	2221      	movs	r2, #33	@ 0x21
 80084a8:	2104      	movs	r1, #4
 80084aa:	0030      	movs	r0, r6
 80084ac:	f000 fdaa 	bl	8009004 <_calloc_r>
 80084b0:	69f3      	ldr	r3, [r6, #28]
 80084b2:	60e8      	str	r0, [r5, #12]
 80084b4:	68db      	ldr	r3, [r3, #12]
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	d1e1      	bne.n	800847e <_Balloc+0x32>
 80084ba:	2000      	movs	r0, #0
 80084bc:	bd70      	pop	{r4, r5, r6, pc}
 80084be:	6802      	ldr	r2, [r0, #0]
 80084c0:	601a      	str	r2, [r3, #0]
 80084c2:	2300      	movs	r3, #0
 80084c4:	6103      	str	r3, [r0, #16]
 80084c6:	60c3      	str	r3, [r0, #12]
 80084c8:	e7f8      	b.n	80084bc <_Balloc+0x70>
 80084ca:	46c0      	nop			@ (mov r8, r8)
 80084cc:	0800aa69 	.word	0x0800aa69
 80084d0:	0800aae9 	.word	0x0800aae9

080084d4 <_Bfree>:
 80084d4:	b570      	push	{r4, r5, r6, lr}
 80084d6:	69c6      	ldr	r6, [r0, #28]
 80084d8:	0005      	movs	r5, r0
 80084da:	000c      	movs	r4, r1
 80084dc:	2e00      	cmp	r6, #0
 80084de:	d10e      	bne.n	80084fe <_Bfree+0x2a>
 80084e0:	2010      	movs	r0, #16
 80084e2:	f7fe f9f9 	bl	80068d8 <malloc>
 80084e6:	1e02      	subs	r2, r0, #0
 80084e8:	61e8      	str	r0, [r5, #28]
 80084ea:	d104      	bne.n	80084f6 <_Bfree+0x22>
 80084ec:	218f      	movs	r1, #143	@ 0x8f
 80084ee:	4b09      	ldr	r3, [pc, #36]	@ (8008514 <_Bfree+0x40>)
 80084f0:	4809      	ldr	r0, [pc, #36]	@ (8008518 <_Bfree+0x44>)
 80084f2:	f000 fd69 	bl	8008fc8 <__assert_func>
 80084f6:	6046      	str	r6, [r0, #4]
 80084f8:	6086      	str	r6, [r0, #8]
 80084fa:	6006      	str	r6, [r0, #0]
 80084fc:	60c6      	str	r6, [r0, #12]
 80084fe:	2c00      	cmp	r4, #0
 8008500:	d007      	beq.n	8008512 <_Bfree+0x3e>
 8008502:	69eb      	ldr	r3, [r5, #28]
 8008504:	6862      	ldr	r2, [r4, #4]
 8008506:	68db      	ldr	r3, [r3, #12]
 8008508:	0092      	lsls	r2, r2, #2
 800850a:	189b      	adds	r3, r3, r2
 800850c:	681a      	ldr	r2, [r3, #0]
 800850e:	6022      	str	r2, [r4, #0]
 8008510:	601c      	str	r4, [r3, #0]
 8008512:	bd70      	pop	{r4, r5, r6, pc}
 8008514:	0800aa69 	.word	0x0800aa69
 8008518:	0800aae9 	.word	0x0800aae9

0800851c <__multadd>:
 800851c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800851e:	000f      	movs	r7, r1
 8008520:	9001      	str	r0, [sp, #4]
 8008522:	000c      	movs	r4, r1
 8008524:	001e      	movs	r6, r3
 8008526:	2000      	movs	r0, #0
 8008528:	690d      	ldr	r5, [r1, #16]
 800852a:	3714      	adds	r7, #20
 800852c:	683b      	ldr	r3, [r7, #0]
 800852e:	3001      	adds	r0, #1
 8008530:	b299      	uxth	r1, r3
 8008532:	4351      	muls	r1, r2
 8008534:	0c1b      	lsrs	r3, r3, #16
 8008536:	4353      	muls	r3, r2
 8008538:	1989      	adds	r1, r1, r6
 800853a:	0c0e      	lsrs	r6, r1, #16
 800853c:	199b      	adds	r3, r3, r6
 800853e:	0c1e      	lsrs	r6, r3, #16
 8008540:	b289      	uxth	r1, r1
 8008542:	041b      	lsls	r3, r3, #16
 8008544:	185b      	adds	r3, r3, r1
 8008546:	c708      	stmia	r7!, {r3}
 8008548:	4285      	cmp	r5, r0
 800854a:	dcef      	bgt.n	800852c <__multadd+0x10>
 800854c:	2e00      	cmp	r6, #0
 800854e:	d022      	beq.n	8008596 <__multadd+0x7a>
 8008550:	68a3      	ldr	r3, [r4, #8]
 8008552:	42ab      	cmp	r3, r5
 8008554:	dc19      	bgt.n	800858a <__multadd+0x6e>
 8008556:	6861      	ldr	r1, [r4, #4]
 8008558:	9801      	ldr	r0, [sp, #4]
 800855a:	3101      	adds	r1, #1
 800855c:	f7ff ff76 	bl	800844c <_Balloc>
 8008560:	1e07      	subs	r7, r0, #0
 8008562:	d105      	bne.n	8008570 <__multadd+0x54>
 8008564:	003a      	movs	r2, r7
 8008566:	21ba      	movs	r1, #186	@ 0xba
 8008568:	4b0c      	ldr	r3, [pc, #48]	@ (800859c <__multadd+0x80>)
 800856a:	480d      	ldr	r0, [pc, #52]	@ (80085a0 <__multadd+0x84>)
 800856c:	f000 fd2c 	bl	8008fc8 <__assert_func>
 8008570:	0021      	movs	r1, r4
 8008572:	6922      	ldr	r2, [r4, #16]
 8008574:	310c      	adds	r1, #12
 8008576:	3202      	adds	r2, #2
 8008578:	0092      	lsls	r2, r2, #2
 800857a:	300c      	adds	r0, #12
 800857c:	f7ff f89e 	bl	80076bc <memcpy>
 8008580:	0021      	movs	r1, r4
 8008582:	9801      	ldr	r0, [sp, #4]
 8008584:	f7ff ffa6 	bl	80084d4 <_Bfree>
 8008588:	003c      	movs	r4, r7
 800858a:	1d2b      	adds	r3, r5, #4
 800858c:	009b      	lsls	r3, r3, #2
 800858e:	18e3      	adds	r3, r4, r3
 8008590:	3501      	adds	r5, #1
 8008592:	605e      	str	r6, [r3, #4]
 8008594:	6125      	str	r5, [r4, #16]
 8008596:	0020      	movs	r0, r4
 8008598:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800859a:	46c0      	nop			@ (mov r8, r8)
 800859c:	0800aad8 	.word	0x0800aad8
 80085a0:	0800aae9 	.word	0x0800aae9

080085a4 <__hi0bits>:
 80085a4:	2280      	movs	r2, #128	@ 0x80
 80085a6:	0003      	movs	r3, r0
 80085a8:	0252      	lsls	r2, r2, #9
 80085aa:	2000      	movs	r0, #0
 80085ac:	4293      	cmp	r3, r2
 80085ae:	d201      	bcs.n	80085b4 <__hi0bits+0x10>
 80085b0:	041b      	lsls	r3, r3, #16
 80085b2:	3010      	adds	r0, #16
 80085b4:	2280      	movs	r2, #128	@ 0x80
 80085b6:	0452      	lsls	r2, r2, #17
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d201      	bcs.n	80085c0 <__hi0bits+0x1c>
 80085bc:	3008      	adds	r0, #8
 80085be:	021b      	lsls	r3, r3, #8
 80085c0:	2280      	movs	r2, #128	@ 0x80
 80085c2:	0552      	lsls	r2, r2, #21
 80085c4:	4293      	cmp	r3, r2
 80085c6:	d201      	bcs.n	80085cc <__hi0bits+0x28>
 80085c8:	3004      	adds	r0, #4
 80085ca:	011b      	lsls	r3, r3, #4
 80085cc:	2280      	movs	r2, #128	@ 0x80
 80085ce:	05d2      	lsls	r2, r2, #23
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d201      	bcs.n	80085d8 <__hi0bits+0x34>
 80085d4:	3002      	adds	r0, #2
 80085d6:	009b      	lsls	r3, r3, #2
 80085d8:	2b00      	cmp	r3, #0
 80085da:	db03      	blt.n	80085e4 <__hi0bits+0x40>
 80085dc:	3001      	adds	r0, #1
 80085de:	4213      	tst	r3, r2
 80085e0:	d100      	bne.n	80085e4 <__hi0bits+0x40>
 80085e2:	2020      	movs	r0, #32
 80085e4:	4770      	bx	lr

080085e6 <__lo0bits>:
 80085e6:	6803      	ldr	r3, [r0, #0]
 80085e8:	0001      	movs	r1, r0
 80085ea:	2207      	movs	r2, #7
 80085ec:	0018      	movs	r0, r3
 80085ee:	4010      	ands	r0, r2
 80085f0:	4213      	tst	r3, r2
 80085f2:	d00d      	beq.n	8008610 <__lo0bits+0x2a>
 80085f4:	3a06      	subs	r2, #6
 80085f6:	2000      	movs	r0, #0
 80085f8:	4213      	tst	r3, r2
 80085fa:	d105      	bne.n	8008608 <__lo0bits+0x22>
 80085fc:	3002      	adds	r0, #2
 80085fe:	4203      	tst	r3, r0
 8008600:	d003      	beq.n	800860a <__lo0bits+0x24>
 8008602:	40d3      	lsrs	r3, r2
 8008604:	0010      	movs	r0, r2
 8008606:	600b      	str	r3, [r1, #0]
 8008608:	4770      	bx	lr
 800860a:	089b      	lsrs	r3, r3, #2
 800860c:	600b      	str	r3, [r1, #0]
 800860e:	e7fb      	b.n	8008608 <__lo0bits+0x22>
 8008610:	b29a      	uxth	r2, r3
 8008612:	2a00      	cmp	r2, #0
 8008614:	d101      	bne.n	800861a <__lo0bits+0x34>
 8008616:	2010      	movs	r0, #16
 8008618:	0c1b      	lsrs	r3, r3, #16
 800861a:	b2da      	uxtb	r2, r3
 800861c:	2a00      	cmp	r2, #0
 800861e:	d101      	bne.n	8008624 <__lo0bits+0x3e>
 8008620:	3008      	adds	r0, #8
 8008622:	0a1b      	lsrs	r3, r3, #8
 8008624:	071a      	lsls	r2, r3, #28
 8008626:	d101      	bne.n	800862c <__lo0bits+0x46>
 8008628:	3004      	adds	r0, #4
 800862a:	091b      	lsrs	r3, r3, #4
 800862c:	079a      	lsls	r2, r3, #30
 800862e:	d101      	bne.n	8008634 <__lo0bits+0x4e>
 8008630:	3002      	adds	r0, #2
 8008632:	089b      	lsrs	r3, r3, #2
 8008634:	07da      	lsls	r2, r3, #31
 8008636:	d4e9      	bmi.n	800860c <__lo0bits+0x26>
 8008638:	3001      	adds	r0, #1
 800863a:	085b      	lsrs	r3, r3, #1
 800863c:	d1e6      	bne.n	800860c <__lo0bits+0x26>
 800863e:	2020      	movs	r0, #32
 8008640:	e7e2      	b.n	8008608 <__lo0bits+0x22>
	...

08008644 <__i2b>:
 8008644:	b510      	push	{r4, lr}
 8008646:	000c      	movs	r4, r1
 8008648:	2101      	movs	r1, #1
 800864a:	f7ff feff 	bl	800844c <_Balloc>
 800864e:	2800      	cmp	r0, #0
 8008650:	d107      	bne.n	8008662 <__i2b+0x1e>
 8008652:	2146      	movs	r1, #70	@ 0x46
 8008654:	4c05      	ldr	r4, [pc, #20]	@ (800866c <__i2b+0x28>)
 8008656:	0002      	movs	r2, r0
 8008658:	4b05      	ldr	r3, [pc, #20]	@ (8008670 <__i2b+0x2c>)
 800865a:	0020      	movs	r0, r4
 800865c:	31ff      	adds	r1, #255	@ 0xff
 800865e:	f000 fcb3 	bl	8008fc8 <__assert_func>
 8008662:	2301      	movs	r3, #1
 8008664:	6144      	str	r4, [r0, #20]
 8008666:	6103      	str	r3, [r0, #16]
 8008668:	bd10      	pop	{r4, pc}
 800866a:	46c0      	nop			@ (mov r8, r8)
 800866c:	0800aae9 	.word	0x0800aae9
 8008670:	0800aad8 	.word	0x0800aad8

08008674 <__multiply>:
 8008674:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008676:	0014      	movs	r4, r2
 8008678:	690a      	ldr	r2, [r1, #16]
 800867a:	6923      	ldr	r3, [r4, #16]
 800867c:	000d      	movs	r5, r1
 800867e:	b089      	sub	sp, #36	@ 0x24
 8008680:	429a      	cmp	r2, r3
 8008682:	db02      	blt.n	800868a <__multiply+0x16>
 8008684:	0023      	movs	r3, r4
 8008686:	000c      	movs	r4, r1
 8008688:	001d      	movs	r5, r3
 800868a:	6927      	ldr	r7, [r4, #16]
 800868c:	692e      	ldr	r6, [r5, #16]
 800868e:	6861      	ldr	r1, [r4, #4]
 8008690:	19bb      	adds	r3, r7, r6
 8008692:	9300      	str	r3, [sp, #0]
 8008694:	68a3      	ldr	r3, [r4, #8]
 8008696:	19ba      	adds	r2, r7, r6
 8008698:	4293      	cmp	r3, r2
 800869a:	da00      	bge.n	800869e <__multiply+0x2a>
 800869c:	3101      	adds	r1, #1
 800869e:	f7ff fed5 	bl	800844c <_Balloc>
 80086a2:	4684      	mov	ip, r0
 80086a4:	2800      	cmp	r0, #0
 80086a6:	d106      	bne.n	80086b6 <__multiply+0x42>
 80086a8:	21b1      	movs	r1, #177	@ 0xb1
 80086aa:	4662      	mov	r2, ip
 80086ac:	4b44      	ldr	r3, [pc, #272]	@ (80087c0 <__multiply+0x14c>)
 80086ae:	4845      	ldr	r0, [pc, #276]	@ (80087c4 <__multiply+0x150>)
 80086b0:	0049      	lsls	r1, r1, #1
 80086b2:	f000 fc89 	bl	8008fc8 <__assert_func>
 80086b6:	0002      	movs	r2, r0
 80086b8:	19bb      	adds	r3, r7, r6
 80086ba:	3214      	adds	r2, #20
 80086bc:	009b      	lsls	r3, r3, #2
 80086be:	18d3      	adds	r3, r2, r3
 80086c0:	9301      	str	r3, [sp, #4]
 80086c2:	2100      	movs	r1, #0
 80086c4:	0013      	movs	r3, r2
 80086c6:	9801      	ldr	r0, [sp, #4]
 80086c8:	4283      	cmp	r3, r0
 80086ca:	d328      	bcc.n	800871e <__multiply+0xaa>
 80086cc:	0023      	movs	r3, r4
 80086ce:	00bf      	lsls	r7, r7, #2
 80086d0:	3314      	adds	r3, #20
 80086d2:	9304      	str	r3, [sp, #16]
 80086d4:	3514      	adds	r5, #20
 80086d6:	19db      	adds	r3, r3, r7
 80086d8:	00b6      	lsls	r6, r6, #2
 80086da:	9302      	str	r3, [sp, #8]
 80086dc:	19ab      	adds	r3, r5, r6
 80086de:	9307      	str	r3, [sp, #28]
 80086e0:	2304      	movs	r3, #4
 80086e2:	9305      	str	r3, [sp, #20]
 80086e4:	0023      	movs	r3, r4
 80086e6:	9902      	ldr	r1, [sp, #8]
 80086e8:	3315      	adds	r3, #21
 80086ea:	4299      	cmp	r1, r3
 80086ec:	d305      	bcc.n	80086fa <__multiply+0x86>
 80086ee:	1b0c      	subs	r4, r1, r4
 80086f0:	3c15      	subs	r4, #21
 80086f2:	08a4      	lsrs	r4, r4, #2
 80086f4:	3401      	adds	r4, #1
 80086f6:	00a3      	lsls	r3, r4, #2
 80086f8:	9305      	str	r3, [sp, #20]
 80086fa:	9b07      	ldr	r3, [sp, #28]
 80086fc:	429d      	cmp	r5, r3
 80086fe:	d310      	bcc.n	8008722 <__multiply+0xae>
 8008700:	9b00      	ldr	r3, [sp, #0]
 8008702:	2b00      	cmp	r3, #0
 8008704:	dd05      	ble.n	8008712 <__multiply+0x9e>
 8008706:	9b01      	ldr	r3, [sp, #4]
 8008708:	3b04      	subs	r3, #4
 800870a:	9301      	str	r3, [sp, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	2b00      	cmp	r3, #0
 8008710:	d052      	beq.n	80087b8 <__multiply+0x144>
 8008712:	4663      	mov	r3, ip
 8008714:	4660      	mov	r0, ip
 8008716:	9a00      	ldr	r2, [sp, #0]
 8008718:	611a      	str	r2, [r3, #16]
 800871a:	b009      	add	sp, #36	@ 0x24
 800871c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800871e:	c302      	stmia	r3!, {r1}
 8008720:	e7d1      	b.n	80086c6 <__multiply+0x52>
 8008722:	682c      	ldr	r4, [r5, #0]
 8008724:	b2a4      	uxth	r4, r4
 8008726:	2c00      	cmp	r4, #0
 8008728:	d01f      	beq.n	800876a <__multiply+0xf6>
 800872a:	2300      	movs	r3, #0
 800872c:	0017      	movs	r7, r2
 800872e:	9e04      	ldr	r6, [sp, #16]
 8008730:	9303      	str	r3, [sp, #12]
 8008732:	ce08      	ldmia	r6!, {r3}
 8008734:	6839      	ldr	r1, [r7, #0]
 8008736:	9306      	str	r3, [sp, #24]
 8008738:	466b      	mov	r3, sp
 800873a:	8b1b      	ldrh	r3, [r3, #24]
 800873c:	b288      	uxth	r0, r1
 800873e:	4363      	muls	r3, r4
 8008740:	181b      	adds	r3, r3, r0
 8008742:	9803      	ldr	r0, [sp, #12]
 8008744:	0c09      	lsrs	r1, r1, #16
 8008746:	181b      	adds	r3, r3, r0
 8008748:	9806      	ldr	r0, [sp, #24]
 800874a:	0c00      	lsrs	r0, r0, #16
 800874c:	4360      	muls	r0, r4
 800874e:	1840      	adds	r0, r0, r1
 8008750:	0c19      	lsrs	r1, r3, #16
 8008752:	1841      	adds	r1, r0, r1
 8008754:	0c08      	lsrs	r0, r1, #16
 8008756:	b29b      	uxth	r3, r3
 8008758:	0409      	lsls	r1, r1, #16
 800875a:	4319      	orrs	r1, r3
 800875c:	9b02      	ldr	r3, [sp, #8]
 800875e:	9003      	str	r0, [sp, #12]
 8008760:	c702      	stmia	r7!, {r1}
 8008762:	42b3      	cmp	r3, r6
 8008764:	d8e5      	bhi.n	8008732 <__multiply+0xbe>
 8008766:	9b05      	ldr	r3, [sp, #20]
 8008768:	50d0      	str	r0, [r2, r3]
 800876a:	682c      	ldr	r4, [r5, #0]
 800876c:	0c24      	lsrs	r4, r4, #16
 800876e:	d020      	beq.n	80087b2 <__multiply+0x13e>
 8008770:	2100      	movs	r1, #0
 8008772:	0010      	movs	r0, r2
 8008774:	6813      	ldr	r3, [r2, #0]
 8008776:	9e04      	ldr	r6, [sp, #16]
 8008778:	9103      	str	r1, [sp, #12]
 800877a:	6831      	ldr	r1, [r6, #0]
 800877c:	6807      	ldr	r7, [r0, #0]
 800877e:	b289      	uxth	r1, r1
 8008780:	4361      	muls	r1, r4
 8008782:	0c3f      	lsrs	r7, r7, #16
 8008784:	19c9      	adds	r1, r1, r7
 8008786:	9f03      	ldr	r7, [sp, #12]
 8008788:	b29b      	uxth	r3, r3
 800878a:	19c9      	adds	r1, r1, r7
 800878c:	040f      	lsls	r7, r1, #16
 800878e:	431f      	orrs	r7, r3
 8008790:	6007      	str	r7, [r0, #0]
 8008792:	ce80      	ldmia	r6!, {r7}
 8008794:	6843      	ldr	r3, [r0, #4]
 8008796:	0c3f      	lsrs	r7, r7, #16
 8008798:	4367      	muls	r7, r4
 800879a:	b29b      	uxth	r3, r3
 800879c:	0c09      	lsrs	r1, r1, #16
 800879e:	18fb      	adds	r3, r7, r3
 80087a0:	185b      	adds	r3, r3, r1
 80087a2:	0c19      	lsrs	r1, r3, #16
 80087a4:	9103      	str	r1, [sp, #12]
 80087a6:	9902      	ldr	r1, [sp, #8]
 80087a8:	3004      	adds	r0, #4
 80087aa:	42b1      	cmp	r1, r6
 80087ac:	d8e5      	bhi.n	800877a <__multiply+0x106>
 80087ae:	9905      	ldr	r1, [sp, #20]
 80087b0:	5053      	str	r3, [r2, r1]
 80087b2:	3504      	adds	r5, #4
 80087b4:	3204      	adds	r2, #4
 80087b6:	e7a0      	b.n	80086fa <__multiply+0x86>
 80087b8:	9b00      	ldr	r3, [sp, #0]
 80087ba:	3b01      	subs	r3, #1
 80087bc:	9300      	str	r3, [sp, #0]
 80087be:	e79f      	b.n	8008700 <__multiply+0x8c>
 80087c0:	0800aad8 	.word	0x0800aad8
 80087c4:	0800aae9 	.word	0x0800aae9

080087c8 <__pow5mult>:
 80087c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80087ca:	2303      	movs	r3, #3
 80087cc:	0015      	movs	r5, r2
 80087ce:	0007      	movs	r7, r0
 80087d0:	000e      	movs	r6, r1
 80087d2:	401a      	ands	r2, r3
 80087d4:	421d      	tst	r5, r3
 80087d6:	d008      	beq.n	80087ea <__pow5mult+0x22>
 80087d8:	4925      	ldr	r1, [pc, #148]	@ (8008870 <__pow5mult+0xa8>)
 80087da:	3a01      	subs	r2, #1
 80087dc:	0092      	lsls	r2, r2, #2
 80087de:	5852      	ldr	r2, [r2, r1]
 80087e0:	2300      	movs	r3, #0
 80087e2:	0031      	movs	r1, r6
 80087e4:	f7ff fe9a 	bl	800851c <__multadd>
 80087e8:	0006      	movs	r6, r0
 80087ea:	10ad      	asrs	r5, r5, #2
 80087ec:	d03d      	beq.n	800886a <__pow5mult+0xa2>
 80087ee:	69fc      	ldr	r4, [r7, #28]
 80087f0:	2c00      	cmp	r4, #0
 80087f2:	d10f      	bne.n	8008814 <__pow5mult+0x4c>
 80087f4:	2010      	movs	r0, #16
 80087f6:	f7fe f86f 	bl	80068d8 <malloc>
 80087fa:	1e02      	subs	r2, r0, #0
 80087fc:	61f8      	str	r0, [r7, #28]
 80087fe:	d105      	bne.n	800880c <__pow5mult+0x44>
 8008800:	21b4      	movs	r1, #180	@ 0xb4
 8008802:	4b1c      	ldr	r3, [pc, #112]	@ (8008874 <__pow5mult+0xac>)
 8008804:	481c      	ldr	r0, [pc, #112]	@ (8008878 <__pow5mult+0xb0>)
 8008806:	31ff      	adds	r1, #255	@ 0xff
 8008808:	f000 fbde 	bl	8008fc8 <__assert_func>
 800880c:	6044      	str	r4, [r0, #4]
 800880e:	6084      	str	r4, [r0, #8]
 8008810:	6004      	str	r4, [r0, #0]
 8008812:	60c4      	str	r4, [r0, #12]
 8008814:	69fb      	ldr	r3, [r7, #28]
 8008816:	689c      	ldr	r4, [r3, #8]
 8008818:	9301      	str	r3, [sp, #4]
 800881a:	2c00      	cmp	r4, #0
 800881c:	d108      	bne.n	8008830 <__pow5mult+0x68>
 800881e:	0038      	movs	r0, r7
 8008820:	4916      	ldr	r1, [pc, #88]	@ (800887c <__pow5mult+0xb4>)
 8008822:	f7ff ff0f 	bl	8008644 <__i2b>
 8008826:	9b01      	ldr	r3, [sp, #4]
 8008828:	0004      	movs	r4, r0
 800882a:	6098      	str	r0, [r3, #8]
 800882c:	2300      	movs	r3, #0
 800882e:	6003      	str	r3, [r0, #0]
 8008830:	2301      	movs	r3, #1
 8008832:	421d      	tst	r5, r3
 8008834:	d00a      	beq.n	800884c <__pow5mult+0x84>
 8008836:	0031      	movs	r1, r6
 8008838:	0022      	movs	r2, r4
 800883a:	0038      	movs	r0, r7
 800883c:	f7ff ff1a 	bl	8008674 <__multiply>
 8008840:	0031      	movs	r1, r6
 8008842:	9001      	str	r0, [sp, #4]
 8008844:	0038      	movs	r0, r7
 8008846:	f7ff fe45 	bl	80084d4 <_Bfree>
 800884a:	9e01      	ldr	r6, [sp, #4]
 800884c:	106d      	asrs	r5, r5, #1
 800884e:	d00c      	beq.n	800886a <__pow5mult+0xa2>
 8008850:	6820      	ldr	r0, [r4, #0]
 8008852:	2800      	cmp	r0, #0
 8008854:	d107      	bne.n	8008866 <__pow5mult+0x9e>
 8008856:	0022      	movs	r2, r4
 8008858:	0021      	movs	r1, r4
 800885a:	0038      	movs	r0, r7
 800885c:	f7ff ff0a 	bl	8008674 <__multiply>
 8008860:	2300      	movs	r3, #0
 8008862:	6020      	str	r0, [r4, #0]
 8008864:	6003      	str	r3, [r0, #0]
 8008866:	0004      	movs	r4, r0
 8008868:	e7e2      	b.n	8008830 <__pow5mult+0x68>
 800886a:	0030      	movs	r0, r6
 800886c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800886e:	46c0      	nop			@ (mov r8, r8)
 8008870:	0800ab9c 	.word	0x0800ab9c
 8008874:	0800aa69 	.word	0x0800aa69
 8008878:	0800aae9 	.word	0x0800aae9
 800887c:	00000271 	.word	0x00000271

08008880 <__lshift>:
 8008880:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008882:	000c      	movs	r4, r1
 8008884:	0016      	movs	r6, r2
 8008886:	6923      	ldr	r3, [r4, #16]
 8008888:	1157      	asrs	r7, r2, #5
 800888a:	b085      	sub	sp, #20
 800888c:	18fb      	adds	r3, r7, r3
 800888e:	9301      	str	r3, [sp, #4]
 8008890:	3301      	adds	r3, #1
 8008892:	9300      	str	r3, [sp, #0]
 8008894:	6849      	ldr	r1, [r1, #4]
 8008896:	68a3      	ldr	r3, [r4, #8]
 8008898:	9002      	str	r0, [sp, #8]
 800889a:	9a00      	ldr	r2, [sp, #0]
 800889c:	4293      	cmp	r3, r2
 800889e:	db10      	blt.n	80088c2 <__lshift+0x42>
 80088a0:	9802      	ldr	r0, [sp, #8]
 80088a2:	f7ff fdd3 	bl	800844c <_Balloc>
 80088a6:	2300      	movs	r3, #0
 80088a8:	0001      	movs	r1, r0
 80088aa:	0005      	movs	r5, r0
 80088ac:	001a      	movs	r2, r3
 80088ae:	3114      	adds	r1, #20
 80088b0:	4298      	cmp	r0, r3
 80088b2:	d10c      	bne.n	80088ce <__lshift+0x4e>
 80088b4:	21ef      	movs	r1, #239	@ 0xef
 80088b6:	002a      	movs	r2, r5
 80088b8:	4b25      	ldr	r3, [pc, #148]	@ (8008950 <__lshift+0xd0>)
 80088ba:	4826      	ldr	r0, [pc, #152]	@ (8008954 <__lshift+0xd4>)
 80088bc:	0049      	lsls	r1, r1, #1
 80088be:	f000 fb83 	bl	8008fc8 <__assert_func>
 80088c2:	3101      	adds	r1, #1
 80088c4:	005b      	lsls	r3, r3, #1
 80088c6:	e7e8      	b.n	800889a <__lshift+0x1a>
 80088c8:	0098      	lsls	r0, r3, #2
 80088ca:	500a      	str	r2, [r1, r0]
 80088cc:	3301      	adds	r3, #1
 80088ce:	42bb      	cmp	r3, r7
 80088d0:	dbfa      	blt.n	80088c8 <__lshift+0x48>
 80088d2:	43fb      	mvns	r3, r7
 80088d4:	17db      	asrs	r3, r3, #31
 80088d6:	401f      	ands	r7, r3
 80088d8:	00bf      	lsls	r7, r7, #2
 80088da:	0023      	movs	r3, r4
 80088dc:	201f      	movs	r0, #31
 80088de:	19c9      	adds	r1, r1, r7
 80088e0:	0037      	movs	r7, r6
 80088e2:	6922      	ldr	r2, [r4, #16]
 80088e4:	3314      	adds	r3, #20
 80088e6:	0092      	lsls	r2, r2, #2
 80088e8:	189a      	adds	r2, r3, r2
 80088ea:	4007      	ands	r7, r0
 80088ec:	4206      	tst	r6, r0
 80088ee:	d029      	beq.n	8008944 <__lshift+0xc4>
 80088f0:	3001      	adds	r0, #1
 80088f2:	1bc0      	subs	r0, r0, r7
 80088f4:	9003      	str	r0, [sp, #12]
 80088f6:	468c      	mov	ip, r1
 80088f8:	2000      	movs	r0, #0
 80088fa:	681e      	ldr	r6, [r3, #0]
 80088fc:	40be      	lsls	r6, r7
 80088fe:	4306      	orrs	r6, r0
 8008900:	4660      	mov	r0, ip
 8008902:	c040      	stmia	r0!, {r6}
 8008904:	4684      	mov	ip, r0
 8008906:	9e03      	ldr	r6, [sp, #12]
 8008908:	cb01      	ldmia	r3!, {r0}
 800890a:	40f0      	lsrs	r0, r6
 800890c:	429a      	cmp	r2, r3
 800890e:	d8f4      	bhi.n	80088fa <__lshift+0x7a>
 8008910:	0026      	movs	r6, r4
 8008912:	3615      	adds	r6, #21
 8008914:	2304      	movs	r3, #4
 8008916:	42b2      	cmp	r2, r6
 8008918:	d304      	bcc.n	8008924 <__lshift+0xa4>
 800891a:	1b13      	subs	r3, r2, r4
 800891c:	3b15      	subs	r3, #21
 800891e:	089b      	lsrs	r3, r3, #2
 8008920:	3301      	adds	r3, #1
 8008922:	009b      	lsls	r3, r3, #2
 8008924:	50c8      	str	r0, [r1, r3]
 8008926:	2800      	cmp	r0, #0
 8008928:	d002      	beq.n	8008930 <__lshift+0xb0>
 800892a:	9b01      	ldr	r3, [sp, #4]
 800892c:	3302      	adds	r3, #2
 800892e:	9300      	str	r3, [sp, #0]
 8008930:	9b00      	ldr	r3, [sp, #0]
 8008932:	9802      	ldr	r0, [sp, #8]
 8008934:	3b01      	subs	r3, #1
 8008936:	0021      	movs	r1, r4
 8008938:	612b      	str	r3, [r5, #16]
 800893a:	f7ff fdcb 	bl	80084d4 <_Bfree>
 800893e:	0028      	movs	r0, r5
 8008940:	b005      	add	sp, #20
 8008942:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008944:	cb01      	ldmia	r3!, {r0}
 8008946:	c101      	stmia	r1!, {r0}
 8008948:	429a      	cmp	r2, r3
 800894a:	d8fb      	bhi.n	8008944 <__lshift+0xc4>
 800894c:	e7f0      	b.n	8008930 <__lshift+0xb0>
 800894e:	46c0      	nop			@ (mov r8, r8)
 8008950:	0800aad8 	.word	0x0800aad8
 8008954:	0800aae9 	.word	0x0800aae9

08008958 <__mcmp>:
 8008958:	b530      	push	{r4, r5, lr}
 800895a:	690b      	ldr	r3, [r1, #16]
 800895c:	6904      	ldr	r4, [r0, #16]
 800895e:	0002      	movs	r2, r0
 8008960:	1ae0      	subs	r0, r4, r3
 8008962:	429c      	cmp	r4, r3
 8008964:	d10f      	bne.n	8008986 <__mcmp+0x2e>
 8008966:	3214      	adds	r2, #20
 8008968:	009b      	lsls	r3, r3, #2
 800896a:	3114      	adds	r1, #20
 800896c:	0014      	movs	r4, r2
 800896e:	18c9      	adds	r1, r1, r3
 8008970:	18d2      	adds	r2, r2, r3
 8008972:	3a04      	subs	r2, #4
 8008974:	3904      	subs	r1, #4
 8008976:	6815      	ldr	r5, [r2, #0]
 8008978:	680b      	ldr	r3, [r1, #0]
 800897a:	429d      	cmp	r5, r3
 800897c:	d004      	beq.n	8008988 <__mcmp+0x30>
 800897e:	2001      	movs	r0, #1
 8008980:	429d      	cmp	r5, r3
 8008982:	d200      	bcs.n	8008986 <__mcmp+0x2e>
 8008984:	3802      	subs	r0, #2
 8008986:	bd30      	pop	{r4, r5, pc}
 8008988:	4294      	cmp	r4, r2
 800898a:	d3f2      	bcc.n	8008972 <__mcmp+0x1a>
 800898c:	e7fb      	b.n	8008986 <__mcmp+0x2e>
	...

08008990 <__mdiff>:
 8008990:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008992:	000c      	movs	r4, r1
 8008994:	b087      	sub	sp, #28
 8008996:	9000      	str	r0, [sp, #0]
 8008998:	0011      	movs	r1, r2
 800899a:	0020      	movs	r0, r4
 800899c:	0017      	movs	r7, r2
 800899e:	f7ff ffdb 	bl	8008958 <__mcmp>
 80089a2:	1e05      	subs	r5, r0, #0
 80089a4:	d110      	bne.n	80089c8 <__mdiff+0x38>
 80089a6:	0001      	movs	r1, r0
 80089a8:	9800      	ldr	r0, [sp, #0]
 80089aa:	f7ff fd4f 	bl	800844c <_Balloc>
 80089ae:	1e02      	subs	r2, r0, #0
 80089b0:	d104      	bne.n	80089bc <__mdiff+0x2c>
 80089b2:	4b40      	ldr	r3, [pc, #256]	@ (8008ab4 <__mdiff+0x124>)
 80089b4:	4840      	ldr	r0, [pc, #256]	@ (8008ab8 <__mdiff+0x128>)
 80089b6:	4941      	ldr	r1, [pc, #260]	@ (8008abc <__mdiff+0x12c>)
 80089b8:	f000 fb06 	bl	8008fc8 <__assert_func>
 80089bc:	2301      	movs	r3, #1
 80089be:	6145      	str	r5, [r0, #20]
 80089c0:	6103      	str	r3, [r0, #16]
 80089c2:	0010      	movs	r0, r2
 80089c4:	b007      	add	sp, #28
 80089c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089c8:	2600      	movs	r6, #0
 80089ca:	42b0      	cmp	r0, r6
 80089cc:	da03      	bge.n	80089d6 <__mdiff+0x46>
 80089ce:	0023      	movs	r3, r4
 80089d0:	003c      	movs	r4, r7
 80089d2:	001f      	movs	r7, r3
 80089d4:	3601      	adds	r6, #1
 80089d6:	6861      	ldr	r1, [r4, #4]
 80089d8:	9800      	ldr	r0, [sp, #0]
 80089da:	f7ff fd37 	bl	800844c <_Balloc>
 80089de:	1e02      	subs	r2, r0, #0
 80089e0:	d103      	bne.n	80089ea <__mdiff+0x5a>
 80089e2:	4b34      	ldr	r3, [pc, #208]	@ (8008ab4 <__mdiff+0x124>)
 80089e4:	4834      	ldr	r0, [pc, #208]	@ (8008ab8 <__mdiff+0x128>)
 80089e6:	4936      	ldr	r1, [pc, #216]	@ (8008ac0 <__mdiff+0x130>)
 80089e8:	e7e6      	b.n	80089b8 <__mdiff+0x28>
 80089ea:	6923      	ldr	r3, [r4, #16]
 80089ec:	3414      	adds	r4, #20
 80089ee:	9300      	str	r3, [sp, #0]
 80089f0:	009b      	lsls	r3, r3, #2
 80089f2:	18e3      	adds	r3, r4, r3
 80089f4:	0021      	movs	r1, r4
 80089f6:	9401      	str	r4, [sp, #4]
 80089f8:	003c      	movs	r4, r7
 80089fa:	9302      	str	r3, [sp, #8]
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	3414      	adds	r4, #20
 8008a00:	009b      	lsls	r3, r3, #2
 8008a02:	18e3      	adds	r3, r4, r3
 8008a04:	9303      	str	r3, [sp, #12]
 8008a06:	0003      	movs	r3, r0
 8008a08:	60c6      	str	r6, [r0, #12]
 8008a0a:	468c      	mov	ip, r1
 8008a0c:	2000      	movs	r0, #0
 8008a0e:	3314      	adds	r3, #20
 8008a10:	9304      	str	r3, [sp, #16]
 8008a12:	9305      	str	r3, [sp, #20]
 8008a14:	4663      	mov	r3, ip
 8008a16:	cb20      	ldmia	r3!, {r5}
 8008a18:	b2a9      	uxth	r1, r5
 8008a1a:	000e      	movs	r6, r1
 8008a1c:	469c      	mov	ip, r3
 8008a1e:	cc08      	ldmia	r4!, {r3}
 8008a20:	0c2d      	lsrs	r5, r5, #16
 8008a22:	b299      	uxth	r1, r3
 8008a24:	1a71      	subs	r1, r6, r1
 8008a26:	1809      	adds	r1, r1, r0
 8008a28:	0c1b      	lsrs	r3, r3, #16
 8008a2a:	1408      	asrs	r0, r1, #16
 8008a2c:	1aeb      	subs	r3, r5, r3
 8008a2e:	181b      	adds	r3, r3, r0
 8008a30:	1418      	asrs	r0, r3, #16
 8008a32:	b289      	uxth	r1, r1
 8008a34:	041b      	lsls	r3, r3, #16
 8008a36:	4319      	orrs	r1, r3
 8008a38:	9b05      	ldr	r3, [sp, #20]
 8008a3a:	c302      	stmia	r3!, {r1}
 8008a3c:	9305      	str	r3, [sp, #20]
 8008a3e:	9b03      	ldr	r3, [sp, #12]
 8008a40:	42a3      	cmp	r3, r4
 8008a42:	d8e7      	bhi.n	8008a14 <__mdiff+0x84>
 8008a44:	0039      	movs	r1, r7
 8008a46:	9c03      	ldr	r4, [sp, #12]
 8008a48:	3115      	adds	r1, #21
 8008a4a:	2304      	movs	r3, #4
 8008a4c:	428c      	cmp	r4, r1
 8008a4e:	d304      	bcc.n	8008a5a <__mdiff+0xca>
 8008a50:	1be3      	subs	r3, r4, r7
 8008a52:	3b15      	subs	r3, #21
 8008a54:	089b      	lsrs	r3, r3, #2
 8008a56:	3301      	adds	r3, #1
 8008a58:	009b      	lsls	r3, r3, #2
 8008a5a:	9901      	ldr	r1, [sp, #4]
 8008a5c:	18cd      	adds	r5, r1, r3
 8008a5e:	9904      	ldr	r1, [sp, #16]
 8008a60:	002e      	movs	r6, r5
 8008a62:	18cb      	adds	r3, r1, r3
 8008a64:	001f      	movs	r7, r3
 8008a66:	9902      	ldr	r1, [sp, #8]
 8008a68:	428e      	cmp	r6, r1
 8008a6a:	d311      	bcc.n	8008a90 <__mdiff+0x100>
 8008a6c:	9c02      	ldr	r4, [sp, #8]
 8008a6e:	1ee9      	subs	r1, r5, #3
 8008a70:	2000      	movs	r0, #0
 8008a72:	428c      	cmp	r4, r1
 8008a74:	d304      	bcc.n	8008a80 <__mdiff+0xf0>
 8008a76:	0021      	movs	r1, r4
 8008a78:	3103      	adds	r1, #3
 8008a7a:	1b49      	subs	r1, r1, r5
 8008a7c:	0889      	lsrs	r1, r1, #2
 8008a7e:	0088      	lsls	r0, r1, #2
 8008a80:	181b      	adds	r3, r3, r0
 8008a82:	3b04      	subs	r3, #4
 8008a84:	6819      	ldr	r1, [r3, #0]
 8008a86:	2900      	cmp	r1, #0
 8008a88:	d010      	beq.n	8008aac <__mdiff+0x11c>
 8008a8a:	9b00      	ldr	r3, [sp, #0]
 8008a8c:	6113      	str	r3, [r2, #16]
 8008a8e:	e798      	b.n	80089c2 <__mdiff+0x32>
 8008a90:	4684      	mov	ip, r0
 8008a92:	ce02      	ldmia	r6!, {r1}
 8008a94:	b288      	uxth	r0, r1
 8008a96:	4460      	add	r0, ip
 8008a98:	1400      	asrs	r0, r0, #16
 8008a9a:	0c0c      	lsrs	r4, r1, #16
 8008a9c:	1904      	adds	r4, r0, r4
 8008a9e:	4461      	add	r1, ip
 8008aa0:	1420      	asrs	r0, r4, #16
 8008aa2:	b289      	uxth	r1, r1
 8008aa4:	0424      	lsls	r4, r4, #16
 8008aa6:	4321      	orrs	r1, r4
 8008aa8:	c702      	stmia	r7!, {r1}
 8008aaa:	e7dc      	b.n	8008a66 <__mdiff+0xd6>
 8008aac:	9900      	ldr	r1, [sp, #0]
 8008aae:	3901      	subs	r1, #1
 8008ab0:	9100      	str	r1, [sp, #0]
 8008ab2:	e7e6      	b.n	8008a82 <__mdiff+0xf2>
 8008ab4:	0800aad8 	.word	0x0800aad8
 8008ab8:	0800aae9 	.word	0x0800aae9
 8008abc:	00000237 	.word	0x00000237
 8008ac0:	00000245 	.word	0x00000245

08008ac4 <__d2b>:
 8008ac4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008ac6:	2101      	movs	r1, #1
 8008ac8:	0016      	movs	r6, r2
 8008aca:	001f      	movs	r7, r3
 8008acc:	f7ff fcbe 	bl	800844c <_Balloc>
 8008ad0:	1e04      	subs	r4, r0, #0
 8008ad2:	d105      	bne.n	8008ae0 <__d2b+0x1c>
 8008ad4:	0022      	movs	r2, r4
 8008ad6:	4b25      	ldr	r3, [pc, #148]	@ (8008b6c <__d2b+0xa8>)
 8008ad8:	4825      	ldr	r0, [pc, #148]	@ (8008b70 <__d2b+0xac>)
 8008ada:	4926      	ldr	r1, [pc, #152]	@ (8008b74 <__d2b+0xb0>)
 8008adc:	f000 fa74 	bl	8008fc8 <__assert_func>
 8008ae0:	033b      	lsls	r3, r7, #12
 8008ae2:	007d      	lsls	r5, r7, #1
 8008ae4:	0b1b      	lsrs	r3, r3, #12
 8008ae6:	0d6d      	lsrs	r5, r5, #21
 8008ae8:	d002      	beq.n	8008af0 <__d2b+0x2c>
 8008aea:	2280      	movs	r2, #128	@ 0x80
 8008aec:	0352      	lsls	r2, r2, #13
 8008aee:	4313      	orrs	r3, r2
 8008af0:	9301      	str	r3, [sp, #4]
 8008af2:	2e00      	cmp	r6, #0
 8008af4:	d025      	beq.n	8008b42 <__d2b+0x7e>
 8008af6:	4668      	mov	r0, sp
 8008af8:	9600      	str	r6, [sp, #0]
 8008afa:	f7ff fd74 	bl	80085e6 <__lo0bits>
 8008afe:	9b01      	ldr	r3, [sp, #4]
 8008b00:	9900      	ldr	r1, [sp, #0]
 8008b02:	2800      	cmp	r0, #0
 8008b04:	d01b      	beq.n	8008b3e <__d2b+0x7a>
 8008b06:	2220      	movs	r2, #32
 8008b08:	001e      	movs	r6, r3
 8008b0a:	1a12      	subs	r2, r2, r0
 8008b0c:	4096      	lsls	r6, r2
 8008b0e:	0032      	movs	r2, r6
 8008b10:	40c3      	lsrs	r3, r0
 8008b12:	430a      	orrs	r2, r1
 8008b14:	6162      	str	r2, [r4, #20]
 8008b16:	9301      	str	r3, [sp, #4]
 8008b18:	9e01      	ldr	r6, [sp, #4]
 8008b1a:	61a6      	str	r6, [r4, #24]
 8008b1c:	1e73      	subs	r3, r6, #1
 8008b1e:	419e      	sbcs	r6, r3
 8008b20:	3601      	adds	r6, #1
 8008b22:	6126      	str	r6, [r4, #16]
 8008b24:	2d00      	cmp	r5, #0
 8008b26:	d014      	beq.n	8008b52 <__d2b+0x8e>
 8008b28:	2635      	movs	r6, #53	@ 0x35
 8008b2a:	4b13      	ldr	r3, [pc, #76]	@ (8008b78 <__d2b+0xb4>)
 8008b2c:	18ed      	adds	r5, r5, r3
 8008b2e:	9b08      	ldr	r3, [sp, #32]
 8008b30:	182d      	adds	r5, r5, r0
 8008b32:	601d      	str	r5, [r3, #0]
 8008b34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b36:	1a36      	subs	r6, r6, r0
 8008b38:	601e      	str	r6, [r3, #0]
 8008b3a:	0020      	movs	r0, r4
 8008b3c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008b3e:	6161      	str	r1, [r4, #20]
 8008b40:	e7ea      	b.n	8008b18 <__d2b+0x54>
 8008b42:	a801      	add	r0, sp, #4
 8008b44:	f7ff fd4f 	bl	80085e6 <__lo0bits>
 8008b48:	9b01      	ldr	r3, [sp, #4]
 8008b4a:	2601      	movs	r6, #1
 8008b4c:	6163      	str	r3, [r4, #20]
 8008b4e:	3020      	adds	r0, #32
 8008b50:	e7e7      	b.n	8008b22 <__d2b+0x5e>
 8008b52:	4b0a      	ldr	r3, [pc, #40]	@ (8008b7c <__d2b+0xb8>)
 8008b54:	18c0      	adds	r0, r0, r3
 8008b56:	9b08      	ldr	r3, [sp, #32]
 8008b58:	6018      	str	r0, [r3, #0]
 8008b5a:	4b09      	ldr	r3, [pc, #36]	@ (8008b80 <__d2b+0xbc>)
 8008b5c:	18f3      	adds	r3, r6, r3
 8008b5e:	009b      	lsls	r3, r3, #2
 8008b60:	18e3      	adds	r3, r4, r3
 8008b62:	6958      	ldr	r0, [r3, #20]
 8008b64:	f7ff fd1e 	bl	80085a4 <__hi0bits>
 8008b68:	0176      	lsls	r6, r6, #5
 8008b6a:	e7e3      	b.n	8008b34 <__d2b+0x70>
 8008b6c:	0800aad8 	.word	0x0800aad8
 8008b70:	0800aae9 	.word	0x0800aae9
 8008b74:	0000030f 	.word	0x0000030f
 8008b78:	fffffbcd 	.word	0xfffffbcd
 8008b7c:	fffffbce 	.word	0xfffffbce
 8008b80:	3fffffff 	.word	0x3fffffff

08008b84 <__ssputs_r>:
 8008b84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008b86:	688e      	ldr	r6, [r1, #8]
 8008b88:	b085      	sub	sp, #20
 8008b8a:	001f      	movs	r7, r3
 8008b8c:	000c      	movs	r4, r1
 8008b8e:	680b      	ldr	r3, [r1, #0]
 8008b90:	9002      	str	r0, [sp, #8]
 8008b92:	9203      	str	r2, [sp, #12]
 8008b94:	42be      	cmp	r6, r7
 8008b96:	d830      	bhi.n	8008bfa <__ssputs_r+0x76>
 8008b98:	210c      	movs	r1, #12
 8008b9a:	5e62      	ldrsh	r2, [r4, r1]
 8008b9c:	2190      	movs	r1, #144	@ 0x90
 8008b9e:	00c9      	lsls	r1, r1, #3
 8008ba0:	420a      	tst	r2, r1
 8008ba2:	d028      	beq.n	8008bf6 <__ssputs_r+0x72>
 8008ba4:	2003      	movs	r0, #3
 8008ba6:	6921      	ldr	r1, [r4, #16]
 8008ba8:	1a5b      	subs	r3, r3, r1
 8008baa:	9301      	str	r3, [sp, #4]
 8008bac:	6963      	ldr	r3, [r4, #20]
 8008bae:	4343      	muls	r3, r0
 8008bb0:	9801      	ldr	r0, [sp, #4]
 8008bb2:	0fdd      	lsrs	r5, r3, #31
 8008bb4:	18ed      	adds	r5, r5, r3
 8008bb6:	1c7b      	adds	r3, r7, #1
 8008bb8:	181b      	adds	r3, r3, r0
 8008bba:	106d      	asrs	r5, r5, #1
 8008bbc:	42ab      	cmp	r3, r5
 8008bbe:	d900      	bls.n	8008bc2 <__ssputs_r+0x3e>
 8008bc0:	001d      	movs	r5, r3
 8008bc2:	0552      	lsls	r2, r2, #21
 8008bc4:	d528      	bpl.n	8008c18 <__ssputs_r+0x94>
 8008bc6:	0029      	movs	r1, r5
 8008bc8:	9802      	ldr	r0, [sp, #8]
 8008bca:	f7fd feb1 	bl	8006930 <_malloc_r>
 8008bce:	1e06      	subs	r6, r0, #0
 8008bd0:	d02c      	beq.n	8008c2c <__ssputs_r+0xa8>
 8008bd2:	9a01      	ldr	r2, [sp, #4]
 8008bd4:	6921      	ldr	r1, [r4, #16]
 8008bd6:	f7fe fd71 	bl	80076bc <memcpy>
 8008bda:	89a2      	ldrh	r2, [r4, #12]
 8008bdc:	4b18      	ldr	r3, [pc, #96]	@ (8008c40 <__ssputs_r+0xbc>)
 8008bde:	401a      	ands	r2, r3
 8008be0:	2380      	movs	r3, #128	@ 0x80
 8008be2:	4313      	orrs	r3, r2
 8008be4:	81a3      	strh	r3, [r4, #12]
 8008be6:	9b01      	ldr	r3, [sp, #4]
 8008be8:	6126      	str	r6, [r4, #16]
 8008bea:	18f6      	adds	r6, r6, r3
 8008bec:	6026      	str	r6, [r4, #0]
 8008bee:	003e      	movs	r6, r7
 8008bf0:	6165      	str	r5, [r4, #20]
 8008bf2:	1aed      	subs	r5, r5, r3
 8008bf4:	60a5      	str	r5, [r4, #8]
 8008bf6:	42be      	cmp	r6, r7
 8008bf8:	d900      	bls.n	8008bfc <__ssputs_r+0x78>
 8008bfa:	003e      	movs	r6, r7
 8008bfc:	0032      	movs	r2, r6
 8008bfe:	9903      	ldr	r1, [sp, #12]
 8008c00:	6820      	ldr	r0, [r4, #0]
 8008c02:	f000 f9ce 	bl	8008fa2 <memmove>
 8008c06:	2000      	movs	r0, #0
 8008c08:	68a3      	ldr	r3, [r4, #8]
 8008c0a:	1b9b      	subs	r3, r3, r6
 8008c0c:	60a3      	str	r3, [r4, #8]
 8008c0e:	6823      	ldr	r3, [r4, #0]
 8008c10:	199b      	adds	r3, r3, r6
 8008c12:	6023      	str	r3, [r4, #0]
 8008c14:	b005      	add	sp, #20
 8008c16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c18:	002a      	movs	r2, r5
 8008c1a:	9802      	ldr	r0, [sp, #8]
 8008c1c:	f000 fa31 	bl	8009082 <_realloc_r>
 8008c20:	1e06      	subs	r6, r0, #0
 8008c22:	d1e0      	bne.n	8008be6 <__ssputs_r+0x62>
 8008c24:	6921      	ldr	r1, [r4, #16]
 8008c26:	9802      	ldr	r0, [sp, #8]
 8008c28:	f7ff fbc6 	bl	80083b8 <_free_r>
 8008c2c:	230c      	movs	r3, #12
 8008c2e:	2001      	movs	r0, #1
 8008c30:	9a02      	ldr	r2, [sp, #8]
 8008c32:	4240      	negs	r0, r0
 8008c34:	6013      	str	r3, [r2, #0]
 8008c36:	89a2      	ldrh	r2, [r4, #12]
 8008c38:	3334      	adds	r3, #52	@ 0x34
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	81a3      	strh	r3, [r4, #12]
 8008c3e:	e7e9      	b.n	8008c14 <__ssputs_r+0x90>
 8008c40:	fffffb7f 	.word	0xfffffb7f

08008c44 <_svfiprintf_r>:
 8008c44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c46:	b0a1      	sub	sp, #132	@ 0x84
 8008c48:	9003      	str	r0, [sp, #12]
 8008c4a:	001d      	movs	r5, r3
 8008c4c:	898b      	ldrh	r3, [r1, #12]
 8008c4e:	000f      	movs	r7, r1
 8008c50:	0016      	movs	r6, r2
 8008c52:	061b      	lsls	r3, r3, #24
 8008c54:	d511      	bpl.n	8008c7a <_svfiprintf_r+0x36>
 8008c56:	690b      	ldr	r3, [r1, #16]
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d10e      	bne.n	8008c7a <_svfiprintf_r+0x36>
 8008c5c:	2140      	movs	r1, #64	@ 0x40
 8008c5e:	f7fd fe67 	bl	8006930 <_malloc_r>
 8008c62:	6038      	str	r0, [r7, #0]
 8008c64:	6138      	str	r0, [r7, #16]
 8008c66:	2800      	cmp	r0, #0
 8008c68:	d105      	bne.n	8008c76 <_svfiprintf_r+0x32>
 8008c6a:	230c      	movs	r3, #12
 8008c6c:	9a03      	ldr	r2, [sp, #12]
 8008c6e:	6013      	str	r3, [r2, #0]
 8008c70:	2001      	movs	r0, #1
 8008c72:	4240      	negs	r0, r0
 8008c74:	e0cf      	b.n	8008e16 <_svfiprintf_r+0x1d2>
 8008c76:	2340      	movs	r3, #64	@ 0x40
 8008c78:	617b      	str	r3, [r7, #20]
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	ac08      	add	r4, sp, #32
 8008c7e:	6163      	str	r3, [r4, #20]
 8008c80:	3320      	adds	r3, #32
 8008c82:	7663      	strb	r3, [r4, #25]
 8008c84:	3310      	adds	r3, #16
 8008c86:	76a3      	strb	r3, [r4, #26]
 8008c88:	9507      	str	r5, [sp, #28]
 8008c8a:	0035      	movs	r5, r6
 8008c8c:	782b      	ldrb	r3, [r5, #0]
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d001      	beq.n	8008c96 <_svfiprintf_r+0x52>
 8008c92:	2b25      	cmp	r3, #37	@ 0x25
 8008c94:	d148      	bne.n	8008d28 <_svfiprintf_r+0xe4>
 8008c96:	1bab      	subs	r3, r5, r6
 8008c98:	9305      	str	r3, [sp, #20]
 8008c9a:	42b5      	cmp	r5, r6
 8008c9c:	d00b      	beq.n	8008cb6 <_svfiprintf_r+0x72>
 8008c9e:	0032      	movs	r2, r6
 8008ca0:	0039      	movs	r1, r7
 8008ca2:	9803      	ldr	r0, [sp, #12]
 8008ca4:	f7ff ff6e 	bl	8008b84 <__ssputs_r>
 8008ca8:	3001      	adds	r0, #1
 8008caa:	d100      	bne.n	8008cae <_svfiprintf_r+0x6a>
 8008cac:	e0ae      	b.n	8008e0c <_svfiprintf_r+0x1c8>
 8008cae:	6963      	ldr	r3, [r4, #20]
 8008cb0:	9a05      	ldr	r2, [sp, #20]
 8008cb2:	189b      	adds	r3, r3, r2
 8008cb4:	6163      	str	r3, [r4, #20]
 8008cb6:	782b      	ldrb	r3, [r5, #0]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d100      	bne.n	8008cbe <_svfiprintf_r+0x7a>
 8008cbc:	e0a6      	b.n	8008e0c <_svfiprintf_r+0x1c8>
 8008cbe:	2201      	movs	r2, #1
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	4252      	negs	r2, r2
 8008cc4:	6062      	str	r2, [r4, #4]
 8008cc6:	a904      	add	r1, sp, #16
 8008cc8:	3254      	adds	r2, #84	@ 0x54
 8008cca:	1852      	adds	r2, r2, r1
 8008ccc:	1c6e      	adds	r6, r5, #1
 8008cce:	6023      	str	r3, [r4, #0]
 8008cd0:	60e3      	str	r3, [r4, #12]
 8008cd2:	60a3      	str	r3, [r4, #8]
 8008cd4:	7013      	strb	r3, [r2, #0]
 8008cd6:	65a3      	str	r3, [r4, #88]	@ 0x58
 8008cd8:	4b54      	ldr	r3, [pc, #336]	@ (8008e2c <_svfiprintf_r+0x1e8>)
 8008cda:	2205      	movs	r2, #5
 8008cdc:	0018      	movs	r0, r3
 8008cde:	7831      	ldrb	r1, [r6, #0]
 8008ce0:	9305      	str	r3, [sp, #20]
 8008ce2:	f7fe fce0 	bl	80076a6 <memchr>
 8008ce6:	1c75      	adds	r5, r6, #1
 8008ce8:	2800      	cmp	r0, #0
 8008cea:	d11f      	bne.n	8008d2c <_svfiprintf_r+0xe8>
 8008cec:	6822      	ldr	r2, [r4, #0]
 8008cee:	06d3      	lsls	r3, r2, #27
 8008cf0:	d504      	bpl.n	8008cfc <_svfiprintf_r+0xb8>
 8008cf2:	2353      	movs	r3, #83	@ 0x53
 8008cf4:	a904      	add	r1, sp, #16
 8008cf6:	185b      	adds	r3, r3, r1
 8008cf8:	2120      	movs	r1, #32
 8008cfa:	7019      	strb	r1, [r3, #0]
 8008cfc:	0713      	lsls	r3, r2, #28
 8008cfe:	d504      	bpl.n	8008d0a <_svfiprintf_r+0xc6>
 8008d00:	2353      	movs	r3, #83	@ 0x53
 8008d02:	a904      	add	r1, sp, #16
 8008d04:	185b      	adds	r3, r3, r1
 8008d06:	212b      	movs	r1, #43	@ 0x2b
 8008d08:	7019      	strb	r1, [r3, #0]
 8008d0a:	7833      	ldrb	r3, [r6, #0]
 8008d0c:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d0e:	d016      	beq.n	8008d3e <_svfiprintf_r+0xfa>
 8008d10:	0035      	movs	r5, r6
 8008d12:	2100      	movs	r1, #0
 8008d14:	200a      	movs	r0, #10
 8008d16:	68e3      	ldr	r3, [r4, #12]
 8008d18:	782a      	ldrb	r2, [r5, #0]
 8008d1a:	1c6e      	adds	r6, r5, #1
 8008d1c:	3a30      	subs	r2, #48	@ 0x30
 8008d1e:	2a09      	cmp	r2, #9
 8008d20:	d950      	bls.n	8008dc4 <_svfiprintf_r+0x180>
 8008d22:	2900      	cmp	r1, #0
 8008d24:	d111      	bne.n	8008d4a <_svfiprintf_r+0x106>
 8008d26:	e017      	b.n	8008d58 <_svfiprintf_r+0x114>
 8008d28:	3501      	adds	r5, #1
 8008d2a:	e7af      	b.n	8008c8c <_svfiprintf_r+0x48>
 8008d2c:	9b05      	ldr	r3, [sp, #20]
 8008d2e:	6822      	ldr	r2, [r4, #0]
 8008d30:	1ac0      	subs	r0, r0, r3
 8008d32:	2301      	movs	r3, #1
 8008d34:	4083      	lsls	r3, r0
 8008d36:	4313      	orrs	r3, r2
 8008d38:	002e      	movs	r6, r5
 8008d3a:	6023      	str	r3, [r4, #0]
 8008d3c:	e7cc      	b.n	8008cd8 <_svfiprintf_r+0x94>
 8008d3e:	9b07      	ldr	r3, [sp, #28]
 8008d40:	1d19      	adds	r1, r3, #4
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	9107      	str	r1, [sp, #28]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	db01      	blt.n	8008d4e <_svfiprintf_r+0x10a>
 8008d4a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008d4c:	e004      	b.n	8008d58 <_svfiprintf_r+0x114>
 8008d4e:	425b      	negs	r3, r3
 8008d50:	60e3      	str	r3, [r4, #12]
 8008d52:	2302      	movs	r3, #2
 8008d54:	4313      	orrs	r3, r2
 8008d56:	6023      	str	r3, [r4, #0]
 8008d58:	782b      	ldrb	r3, [r5, #0]
 8008d5a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008d5c:	d10c      	bne.n	8008d78 <_svfiprintf_r+0x134>
 8008d5e:	786b      	ldrb	r3, [r5, #1]
 8008d60:	2b2a      	cmp	r3, #42	@ 0x2a
 8008d62:	d134      	bne.n	8008dce <_svfiprintf_r+0x18a>
 8008d64:	9b07      	ldr	r3, [sp, #28]
 8008d66:	3502      	adds	r5, #2
 8008d68:	1d1a      	adds	r2, r3, #4
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	9207      	str	r2, [sp, #28]
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	da01      	bge.n	8008d76 <_svfiprintf_r+0x132>
 8008d72:	2301      	movs	r3, #1
 8008d74:	425b      	negs	r3, r3
 8008d76:	9309      	str	r3, [sp, #36]	@ 0x24
 8008d78:	4e2d      	ldr	r6, [pc, #180]	@ (8008e30 <_svfiprintf_r+0x1ec>)
 8008d7a:	2203      	movs	r2, #3
 8008d7c:	0030      	movs	r0, r6
 8008d7e:	7829      	ldrb	r1, [r5, #0]
 8008d80:	f7fe fc91 	bl	80076a6 <memchr>
 8008d84:	2800      	cmp	r0, #0
 8008d86:	d006      	beq.n	8008d96 <_svfiprintf_r+0x152>
 8008d88:	2340      	movs	r3, #64	@ 0x40
 8008d8a:	1b80      	subs	r0, r0, r6
 8008d8c:	4083      	lsls	r3, r0
 8008d8e:	6822      	ldr	r2, [r4, #0]
 8008d90:	3501      	adds	r5, #1
 8008d92:	4313      	orrs	r3, r2
 8008d94:	6023      	str	r3, [r4, #0]
 8008d96:	7829      	ldrb	r1, [r5, #0]
 8008d98:	2206      	movs	r2, #6
 8008d9a:	4826      	ldr	r0, [pc, #152]	@ (8008e34 <_svfiprintf_r+0x1f0>)
 8008d9c:	1c6e      	adds	r6, r5, #1
 8008d9e:	7621      	strb	r1, [r4, #24]
 8008da0:	f7fe fc81 	bl	80076a6 <memchr>
 8008da4:	2800      	cmp	r0, #0
 8008da6:	d038      	beq.n	8008e1a <_svfiprintf_r+0x1d6>
 8008da8:	4b23      	ldr	r3, [pc, #140]	@ (8008e38 <_svfiprintf_r+0x1f4>)
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d122      	bne.n	8008df4 <_svfiprintf_r+0x1b0>
 8008dae:	2207      	movs	r2, #7
 8008db0:	9b07      	ldr	r3, [sp, #28]
 8008db2:	3307      	adds	r3, #7
 8008db4:	4393      	bics	r3, r2
 8008db6:	3308      	adds	r3, #8
 8008db8:	9307      	str	r3, [sp, #28]
 8008dba:	6963      	ldr	r3, [r4, #20]
 8008dbc:	9a04      	ldr	r2, [sp, #16]
 8008dbe:	189b      	adds	r3, r3, r2
 8008dc0:	6163      	str	r3, [r4, #20]
 8008dc2:	e762      	b.n	8008c8a <_svfiprintf_r+0x46>
 8008dc4:	4343      	muls	r3, r0
 8008dc6:	0035      	movs	r5, r6
 8008dc8:	2101      	movs	r1, #1
 8008dca:	189b      	adds	r3, r3, r2
 8008dcc:	e7a4      	b.n	8008d18 <_svfiprintf_r+0xd4>
 8008dce:	2300      	movs	r3, #0
 8008dd0:	200a      	movs	r0, #10
 8008dd2:	0019      	movs	r1, r3
 8008dd4:	3501      	adds	r5, #1
 8008dd6:	6063      	str	r3, [r4, #4]
 8008dd8:	782a      	ldrb	r2, [r5, #0]
 8008dda:	1c6e      	adds	r6, r5, #1
 8008ddc:	3a30      	subs	r2, #48	@ 0x30
 8008dde:	2a09      	cmp	r2, #9
 8008de0:	d903      	bls.n	8008dea <_svfiprintf_r+0x1a6>
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d0c8      	beq.n	8008d78 <_svfiprintf_r+0x134>
 8008de6:	9109      	str	r1, [sp, #36]	@ 0x24
 8008de8:	e7c6      	b.n	8008d78 <_svfiprintf_r+0x134>
 8008dea:	4341      	muls	r1, r0
 8008dec:	0035      	movs	r5, r6
 8008dee:	2301      	movs	r3, #1
 8008df0:	1889      	adds	r1, r1, r2
 8008df2:	e7f1      	b.n	8008dd8 <_svfiprintf_r+0x194>
 8008df4:	aa07      	add	r2, sp, #28
 8008df6:	9200      	str	r2, [sp, #0]
 8008df8:	0021      	movs	r1, r4
 8008dfa:	003a      	movs	r2, r7
 8008dfc:	4b0f      	ldr	r3, [pc, #60]	@ (8008e3c <_svfiprintf_r+0x1f8>)
 8008dfe:	9803      	ldr	r0, [sp, #12]
 8008e00:	f7fd fecc 	bl	8006b9c <_printf_float>
 8008e04:	9004      	str	r0, [sp, #16]
 8008e06:	9b04      	ldr	r3, [sp, #16]
 8008e08:	3301      	adds	r3, #1
 8008e0a:	d1d6      	bne.n	8008dba <_svfiprintf_r+0x176>
 8008e0c:	89bb      	ldrh	r3, [r7, #12]
 8008e0e:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8008e10:	065b      	lsls	r3, r3, #25
 8008e12:	d500      	bpl.n	8008e16 <_svfiprintf_r+0x1d2>
 8008e14:	e72c      	b.n	8008c70 <_svfiprintf_r+0x2c>
 8008e16:	b021      	add	sp, #132	@ 0x84
 8008e18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008e1a:	aa07      	add	r2, sp, #28
 8008e1c:	9200      	str	r2, [sp, #0]
 8008e1e:	0021      	movs	r1, r4
 8008e20:	003a      	movs	r2, r7
 8008e22:	4b06      	ldr	r3, [pc, #24]	@ (8008e3c <_svfiprintf_r+0x1f8>)
 8008e24:	9803      	ldr	r0, [sp, #12]
 8008e26:	f7fe f967 	bl	80070f8 <_printf_i>
 8008e2a:	e7eb      	b.n	8008e04 <_svfiprintf_r+0x1c0>
 8008e2c:	0800ab42 	.word	0x0800ab42
 8008e30:	0800ab48 	.word	0x0800ab48
 8008e34:	0800ab4c 	.word	0x0800ab4c
 8008e38:	08006b9d 	.word	0x08006b9d
 8008e3c:	08008b85 	.word	0x08008b85

08008e40 <__sflush_r>:
 8008e40:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008e42:	220c      	movs	r2, #12
 8008e44:	5e8b      	ldrsh	r3, [r1, r2]
 8008e46:	0005      	movs	r5, r0
 8008e48:	000c      	movs	r4, r1
 8008e4a:	071a      	lsls	r2, r3, #28
 8008e4c:	d456      	bmi.n	8008efc <__sflush_r+0xbc>
 8008e4e:	684a      	ldr	r2, [r1, #4]
 8008e50:	2a00      	cmp	r2, #0
 8008e52:	dc02      	bgt.n	8008e5a <__sflush_r+0x1a>
 8008e54:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8008e56:	2a00      	cmp	r2, #0
 8008e58:	dd4e      	ble.n	8008ef8 <__sflush_r+0xb8>
 8008e5a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8008e5c:	2f00      	cmp	r7, #0
 8008e5e:	d04b      	beq.n	8008ef8 <__sflush_r+0xb8>
 8008e60:	2200      	movs	r2, #0
 8008e62:	2080      	movs	r0, #128	@ 0x80
 8008e64:	682e      	ldr	r6, [r5, #0]
 8008e66:	602a      	str	r2, [r5, #0]
 8008e68:	001a      	movs	r2, r3
 8008e6a:	0140      	lsls	r0, r0, #5
 8008e6c:	6a21      	ldr	r1, [r4, #32]
 8008e6e:	4002      	ands	r2, r0
 8008e70:	4203      	tst	r3, r0
 8008e72:	d033      	beq.n	8008edc <__sflush_r+0x9c>
 8008e74:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008e76:	89a3      	ldrh	r3, [r4, #12]
 8008e78:	075b      	lsls	r3, r3, #29
 8008e7a:	d506      	bpl.n	8008e8a <__sflush_r+0x4a>
 8008e7c:	6863      	ldr	r3, [r4, #4]
 8008e7e:	1ad2      	subs	r2, r2, r3
 8008e80:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d001      	beq.n	8008e8a <__sflush_r+0x4a>
 8008e86:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008e88:	1ad2      	subs	r2, r2, r3
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	0028      	movs	r0, r5
 8008e8e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8008e90:	6a21      	ldr	r1, [r4, #32]
 8008e92:	47b8      	blx	r7
 8008e94:	89a2      	ldrh	r2, [r4, #12]
 8008e96:	1c43      	adds	r3, r0, #1
 8008e98:	d106      	bne.n	8008ea8 <__sflush_r+0x68>
 8008e9a:	6829      	ldr	r1, [r5, #0]
 8008e9c:	291d      	cmp	r1, #29
 8008e9e:	d846      	bhi.n	8008f2e <__sflush_r+0xee>
 8008ea0:	4b29      	ldr	r3, [pc, #164]	@ (8008f48 <__sflush_r+0x108>)
 8008ea2:	40cb      	lsrs	r3, r1
 8008ea4:	07db      	lsls	r3, r3, #31
 8008ea6:	d542      	bpl.n	8008f2e <__sflush_r+0xee>
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	6063      	str	r3, [r4, #4]
 8008eac:	6923      	ldr	r3, [r4, #16]
 8008eae:	6023      	str	r3, [r4, #0]
 8008eb0:	04d2      	lsls	r2, r2, #19
 8008eb2:	d505      	bpl.n	8008ec0 <__sflush_r+0x80>
 8008eb4:	1c43      	adds	r3, r0, #1
 8008eb6:	d102      	bne.n	8008ebe <__sflush_r+0x7e>
 8008eb8:	682b      	ldr	r3, [r5, #0]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d100      	bne.n	8008ec0 <__sflush_r+0x80>
 8008ebe:	6560      	str	r0, [r4, #84]	@ 0x54
 8008ec0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008ec2:	602e      	str	r6, [r5, #0]
 8008ec4:	2900      	cmp	r1, #0
 8008ec6:	d017      	beq.n	8008ef8 <__sflush_r+0xb8>
 8008ec8:	0023      	movs	r3, r4
 8008eca:	3344      	adds	r3, #68	@ 0x44
 8008ecc:	4299      	cmp	r1, r3
 8008ece:	d002      	beq.n	8008ed6 <__sflush_r+0x96>
 8008ed0:	0028      	movs	r0, r5
 8008ed2:	f7ff fa71 	bl	80083b8 <_free_r>
 8008ed6:	2300      	movs	r3, #0
 8008ed8:	6363      	str	r3, [r4, #52]	@ 0x34
 8008eda:	e00d      	b.n	8008ef8 <__sflush_r+0xb8>
 8008edc:	2301      	movs	r3, #1
 8008ede:	0028      	movs	r0, r5
 8008ee0:	47b8      	blx	r7
 8008ee2:	0002      	movs	r2, r0
 8008ee4:	1c43      	adds	r3, r0, #1
 8008ee6:	d1c6      	bne.n	8008e76 <__sflush_r+0x36>
 8008ee8:	682b      	ldr	r3, [r5, #0]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d0c3      	beq.n	8008e76 <__sflush_r+0x36>
 8008eee:	2b1d      	cmp	r3, #29
 8008ef0:	d001      	beq.n	8008ef6 <__sflush_r+0xb6>
 8008ef2:	2b16      	cmp	r3, #22
 8008ef4:	d11a      	bne.n	8008f2c <__sflush_r+0xec>
 8008ef6:	602e      	str	r6, [r5, #0]
 8008ef8:	2000      	movs	r0, #0
 8008efa:	e01e      	b.n	8008f3a <__sflush_r+0xfa>
 8008efc:	690e      	ldr	r6, [r1, #16]
 8008efe:	2e00      	cmp	r6, #0
 8008f00:	d0fa      	beq.n	8008ef8 <__sflush_r+0xb8>
 8008f02:	680f      	ldr	r7, [r1, #0]
 8008f04:	600e      	str	r6, [r1, #0]
 8008f06:	1bba      	subs	r2, r7, r6
 8008f08:	9201      	str	r2, [sp, #4]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	079b      	lsls	r3, r3, #30
 8008f0e:	d100      	bne.n	8008f12 <__sflush_r+0xd2>
 8008f10:	694a      	ldr	r2, [r1, #20]
 8008f12:	60a2      	str	r2, [r4, #8]
 8008f14:	9b01      	ldr	r3, [sp, #4]
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	ddee      	ble.n	8008ef8 <__sflush_r+0xb8>
 8008f1a:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008f1c:	0032      	movs	r2, r6
 8008f1e:	001f      	movs	r7, r3
 8008f20:	0028      	movs	r0, r5
 8008f22:	9b01      	ldr	r3, [sp, #4]
 8008f24:	6a21      	ldr	r1, [r4, #32]
 8008f26:	47b8      	blx	r7
 8008f28:	2800      	cmp	r0, #0
 8008f2a:	dc07      	bgt.n	8008f3c <__sflush_r+0xfc>
 8008f2c:	89a2      	ldrh	r2, [r4, #12]
 8008f2e:	2340      	movs	r3, #64	@ 0x40
 8008f30:	2001      	movs	r0, #1
 8008f32:	4313      	orrs	r3, r2
 8008f34:	b21b      	sxth	r3, r3
 8008f36:	81a3      	strh	r3, [r4, #12]
 8008f38:	4240      	negs	r0, r0
 8008f3a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008f3c:	9b01      	ldr	r3, [sp, #4]
 8008f3e:	1836      	adds	r6, r6, r0
 8008f40:	1a1b      	subs	r3, r3, r0
 8008f42:	9301      	str	r3, [sp, #4]
 8008f44:	e7e6      	b.n	8008f14 <__sflush_r+0xd4>
 8008f46:	46c0      	nop			@ (mov r8, r8)
 8008f48:	20400001 	.word	0x20400001

08008f4c <_fflush_r>:
 8008f4c:	690b      	ldr	r3, [r1, #16]
 8008f4e:	b570      	push	{r4, r5, r6, lr}
 8008f50:	0005      	movs	r5, r0
 8008f52:	000c      	movs	r4, r1
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d102      	bne.n	8008f5e <_fflush_r+0x12>
 8008f58:	2500      	movs	r5, #0
 8008f5a:	0028      	movs	r0, r5
 8008f5c:	bd70      	pop	{r4, r5, r6, pc}
 8008f5e:	2800      	cmp	r0, #0
 8008f60:	d004      	beq.n	8008f6c <_fflush_r+0x20>
 8008f62:	6a03      	ldr	r3, [r0, #32]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d101      	bne.n	8008f6c <_fflush_r+0x20>
 8008f68:	f7fe fa62 	bl	8007430 <__sinit>
 8008f6c:	220c      	movs	r2, #12
 8008f6e:	5ea3      	ldrsh	r3, [r4, r2]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d0f1      	beq.n	8008f58 <_fflush_r+0xc>
 8008f74:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008f76:	07d2      	lsls	r2, r2, #31
 8008f78:	d404      	bmi.n	8008f84 <_fflush_r+0x38>
 8008f7a:	059b      	lsls	r3, r3, #22
 8008f7c:	d402      	bmi.n	8008f84 <_fflush_r+0x38>
 8008f7e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f80:	f7fe fb8f 	bl	80076a2 <__retarget_lock_acquire_recursive>
 8008f84:	0028      	movs	r0, r5
 8008f86:	0021      	movs	r1, r4
 8008f88:	f7ff ff5a 	bl	8008e40 <__sflush_r>
 8008f8c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008f8e:	0005      	movs	r5, r0
 8008f90:	07db      	lsls	r3, r3, #31
 8008f92:	d4e2      	bmi.n	8008f5a <_fflush_r+0xe>
 8008f94:	89a3      	ldrh	r3, [r4, #12]
 8008f96:	059b      	lsls	r3, r3, #22
 8008f98:	d4df      	bmi.n	8008f5a <_fflush_r+0xe>
 8008f9a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008f9c:	f7fe fb82 	bl	80076a4 <__retarget_lock_release_recursive>
 8008fa0:	e7db      	b.n	8008f5a <_fflush_r+0xe>

08008fa2 <memmove>:
 8008fa2:	b510      	push	{r4, lr}
 8008fa4:	4288      	cmp	r0, r1
 8008fa6:	d902      	bls.n	8008fae <memmove+0xc>
 8008fa8:	188b      	adds	r3, r1, r2
 8008faa:	4298      	cmp	r0, r3
 8008fac:	d308      	bcc.n	8008fc0 <memmove+0x1e>
 8008fae:	2300      	movs	r3, #0
 8008fb0:	429a      	cmp	r2, r3
 8008fb2:	d007      	beq.n	8008fc4 <memmove+0x22>
 8008fb4:	5ccc      	ldrb	r4, [r1, r3]
 8008fb6:	54c4      	strb	r4, [r0, r3]
 8008fb8:	3301      	adds	r3, #1
 8008fba:	e7f9      	b.n	8008fb0 <memmove+0xe>
 8008fbc:	5c8b      	ldrb	r3, [r1, r2]
 8008fbe:	5483      	strb	r3, [r0, r2]
 8008fc0:	3a01      	subs	r2, #1
 8008fc2:	d2fb      	bcs.n	8008fbc <memmove+0x1a>
 8008fc4:	bd10      	pop	{r4, pc}
	...

08008fc8 <__assert_func>:
 8008fc8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8008fca:	0014      	movs	r4, r2
 8008fcc:	001a      	movs	r2, r3
 8008fce:	4b09      	ldr	r3, [pc, #36]	@ (8008ff4 <__assert_func+0x2c>)
 8008fd0:	0005      	movs	r5, r0
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	000e      	movs	r6, r1
 8008fd6:	68d8      	ldr	r0, [r3, #12]
 8008fd8:	4b07      	ldr	r3, [pc, #28]	@ (8008ff8 <__assert_func+0x30>)
 8008fda:	2c00      	cmp	r4, #0
 8008fdc:	d101      	bne.n	8008fe2 <__assert_func+0x1a>
 8008fde:	4b07      	ldr	r3, [pc, #28]	@ (8008ffc <__assert_func+0x34>)
 8008fe0:	001c      	movs	r4, r3
 8008fe2:	4907      	ldr	r1, [pc, #28]	@ (8009000 <__assert_func+0x38>)
 8008fe4:	9301      	str	r3, [sp, #4]
 8008fe6:	9402      	str	r4, [sp, #8]
 8008fe8:	002b      	movs	r3, r5
 8008fea:	9600      	str	r6, [sp, #0]
 8008fec:	f000 f886 	bl	80090fc <fiprintf>
 8008ff0:	f000 f894 	bl	800911c <abort>
 8008ff4:	2000001c 	.word	0x2000001c
 8008ff8:	0800ab5d 	.word	0x0800ab5d
 8008ffc:	0800ab98 	.word	0x0800ab98
 8009000:	0800ab6a 	.word	0x0800ab6a

08009004 <_calloc_r>:
 8009004:	b570      	push	{r4, r5, r6, lr}
 8009006:	0c0b      	lsrs	r3, r1, #16
 8009008:	0c15      	lsrs	r5, r2, #16
 800900a:	2b00      	cmp	r3, #0
 800900c:	d11e      	bne.n	800904c <_calloc_r+0x48>
 800900e:	2d00      	cmp	r5, #0
 8009010:	d10c      	bne.n	800902c <_calloc_r+0x28>
 8009012:	b289      	uxth	r1, r1
 8009014:	b294      	uxth	r4, r2
 8009016:	434c      	muls	r4, r1
 8009018:	0021      	movs	r1, r4
 800901a:	f7fd fc89 	bl	8006930 <_malloc_r>
 800901e:	1e05      	subs	r5, r0, #0
 8009020:	d01b      	beq.n	800905a <_calloc_r+0x56>
 8009022:	0022      	movs	r2, r4
 8009024:	2100      	movs	r1, #0
 8009026:	f7fe faa5 	bl	8007574 <memset>
 800902a:	e016      	b.n	800905a <_calloc_r+0x56>
 800902c:	1c2b      	adds	r3, r5, #0
 800902e:	1c0c      	adds	r4, r1, #0
 8009030:	b289      	uxth	r1, r1
 8009032:	b292      	uxth	r2, r2
 8009034:	434a      	muls	r2, r1
 8009036:	b29b      	uxth	r3, r3
 8009038:	b2a1      	uxth	r1, r4
 800903a:	4359      	muls	r1, r3
 800903c:	0c14      	lsrs	r4, r2, #16
 800903e:	190c      	adds	r4, r1, r4
 8009040:	0c23      	lsrs	r3, r4, #16
 8009042:	d107      	bne.n	8009054 <_calloc_r+0x50>
 8009044:	0424      	lsls	r4, r4, #16
 8009046:	b292      	uxth	r2, r2
 8009048:	4314      	orrs	r4, r2
 800904a:	e7e5      	b.n	8009018 <_calloc_r+0x14>
 800904c:	2d00      	cmp	r5, #0
 800904e:	d101      	bne.n	8009054 <_calloc_r+0x50>
 8009050:	1c14      	adds	r4, r2, #0
 8009052:	e7ed      	b.n	8009030 <_calloc_r+0x2c>
 8009054:	230c      	movs	r3, #12
 8009056:	2500      	movs	r5, #0
 8009058:	6003      	str	r3, [r0, #0]
 800905a:	0028      	movs	r0, r5
 800905c:	bd70      	pop	{r4, r5, r6, pc}

0800905e <__ascii_mbtowc>:
 800905e:	b082      	sub	sp, #8
 8009060:	2900      	cmp	r1, #0
 8009062:	d100      	bne.n	8009066 <__ascii_mbtowc+0x8>
 8009064:	a901      	add	r1, sp, #4
 8009066:	1e10      	subs	r0, r2, #0
 8009068:	d006      	beq.n	8009078 <__ascii_mbtowc+0x1a>
 800906a:	2b00      	cmp	r3, #0
 800906c:	d006      	beq.n	800907c <__ascii_mbtowc+0x1e>
 800906e:	7813      	ldrb	r3, [r2, #0]
 8009070:	600b      	str	r3, [r1, #0]
 8009072:	7810      	ldrb	r0, [r2, #0]
 8009074:	1e43      	subs	r3, r0, #1
 8009076:	4198      	sbcs	r0, r3
 8009078:	b002      	add	sp, #8
 800907a:	4770      	bx	lr
 800907c:	2002      	movs	r0, #2
 800907e:	4240      	negs	r0, r0
 8009080:	e7fa      	b.n	8009078 <__ascii_mbtowc+0x1a>

08009082 <_realloc_r>:
 8009082:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009084:	0006      	movs	r6, r0
 8009086:	000c      	movs	r4, r1
 8009088:	0015      	movs	r5, r2
 800908a:	2900      	cmp	r1, #0
 800908c:	d105      	bne.n	800909a <_realloc_r+0x18>
 800908e:	0011      	movs	r1, r2
 8009090:	f7fd fc4e 	bl	8006930 <_malloc_r>
 8009094:	0004      	movs	r4, r0
 8009096:	0020      	movs	r0, r4
 8009098:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800909a:	2a00      	cmp	r2, #0
 800909c:	d103      	bne.n	80090a6 <_realloc_r+0x24>
 800909e:	f7ff f98b 	bl	80083b8 <_free_r>
 80090a2:	002c      	movs	r4, r5
 80090a4:	e7f7      	b.n	8009096 <_realloc_r+0x14>
 80090a6:	f000 f840 	bl	800912a <_malloc_usable_size_r>
 80090aa:	0007      	movs	r7, r0
 80090ac:	4285      	cmp	r5, r0
 80090ae:	d802      	bhi.n	80090b6 <_realloc_r+0x34>
 80090b0:	0843      	lsrs	r3, r0, #1
 80090b2:	42ab      	cmp	r3, r5
 80090b4:	d3ef      	bcc.n	8009096 <_realloc_r+0x14>
 80090b6:	0029      	movs	r1, r5
 80090b8:	0030      	movs	r0, r6
 80090ba:	f7fd fc39 	bl	8006930 <_malloc_r>
 80090be:	9001      	str	r0, [sp, #4]
 80090c0:	2800      	cmp	r0, #0
 80090c2:	d101      	bne.n	80090c8 <_realloc_r+0x46>
 80090c4:	9c01      	ldr	r4, [sp, #4]
 80090c6:	e7e6      	b.n	8009096 <_realloc_r+0x14>
 80090c8:	002a      	movs	r2, r5
 80090ca:	42bd      	cmp	r5, r7
 80090cc:	d900      	bls.n	80090d0 <_realloc_r+0x4e>
 80090ce:	003a      	movs	r2, r7
 80090d0:	0021      	movs	r1, r4
 80090d2:	9801      	ldr	r0, [sp, #4]
 80090d4:	f7fe faf2 	bl	80076bc <memcpy>
 80090d8:	0021      	movs	r1, r4
 80090da:	0030      	movs	r0, r6
 80090dc:	f7ff f96c 	bl	80083b8 <_free_r>
 80090e0:	e7f0      	b.n	80090c4 <_realloc_r+0x42>

080090e2 <__ascii_wctomb>:
 80090e2:	0003      	movs	r3, r0
 80090e4:	1e08      	subs	r0, r1, #0
 80090e6:	d005      	beq.n	80090f4 <__ascii_wctomb+0x12>
 80090e8:	2aff      	cmp	r2, #255	@ 0xff
 80090ea:	d904      	bls.n	80090f6 <__ascii_wctomb+0x14>
 80090ec:	228a      	movs	r2, #138	@ 0x8a
 80090ee:	2001      	movs	r0, #1
 80090f0:	601a      	str	r2, [r3, #0]
 80090f2:	4240      	negs	r0, r0
 80090f4:	4770      	bx	lr
 80090f6:	2001      	movs	r0, #1
 80090f8:	700a      	strb	r2, [r1, #0]
 80090fa:	e7fb      	b.n	80090f4 <__ascii_wctomb+0x12>

080090fc <fiprintf>:
 80090fc:	b40e      	push	{r1, r2, r3}
 80090fe:	b517      	push	{r0, r1, r2, r4, lr}
 8009100:	4c05      	ldr	r4, [pc, #20]	@ (8009118 <fiprintf+0x1c>)
 8009102:	ab05      	add	r3, sp, #20
 8009104:	cb04      	ldmia	r3!, {r2}
 8009106:	0001      	movs	r1, r0
 8009108:	6820      	ldr	r0, [r4, #0]
 800910a:	9301      	str	r3, [sp, #4]
 800910c:	f000 f83c 	bl	8009188 <_vfiprintf_r>
 8009110:	bc1e      	pop	{r1, r2, r3, r4}
 8009112:	bc08      	pop	{r3}
 8009114:	b003      	add	sp, #12
 8009116:	4718      	bx	r3
 8009118:	2000001c 	.word	0x2000001c

0800911c <abort>:
 800911c:	2006      	movs	r0, #6
 800911e:	b510      	push	{r4, lr}
 8009120:	f000 fa18 	bl	8009554 <raise>
 8009124:	2001      	movs	r0, #1
 8009126:	f7fa fc75 	bl	8003a14 <_exit>

0800912a <_malloc_usable_size_r>:
 800912a:	1f0b      	subs	r3, r1, #4
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	1f18      	subs	r0, r3, #4
 8009130:	2b00      	cmp	r3, #0
 8009132:	da01      	bge.n	8009138 <_malloc_usable_size_r+0xe>
 8009134:	580b      	ldr	r3, [r1, r0]
 8009136:	18c0      	adds	r0, r0, r3
 8009138:	4770      	bx	lr

0800913a <__sfputc_r>:
 800913a:	6893      	ldr	r3, [r2, #8]
 800913c:	b510      	push	{r4, lr}
 800913e:	3b01      	subs	r3, #1
 8009140:	6093      	str	r3, [r2, #8]
 8009142:	2b00      	cmp	r3, #0
 8009144:	da04      	bge.n	8009150 <__sfputc_r+0x16>
 8009146:	6994      	ldr	r4, [r2, #24]
 8009148:	42a3      	cmp	r3, r4
 800914a:	db07      	blt.n	800915c <__sfputc_r+0x22>
 800914c:	290a      	cmp	r1, #10
 800914e:	d005      	beq.n	800915c <__sfputc_r+0x22>
 8009150:	6813      	ldr	r3, [r2, #0]
 8009152:	1c58      	adds	r0, r3, #1
 8009154:	6010      	str	r0, [r2, #0]
 8009156:	7019      	strb	r1, [r3, #0]
 8009158:	0008      	movs	r0, r1
 800915a:	bd10      	pop	{r4, pc}
 800915c:	f000 f930 	bl	80093c0 <__swbuf_r>
 8009160:	0001      	movs	r1, r0
 8009162:	e7f9      	b.n	8009158 <__sfputc_r+0x1e>

08009164 <__sfputs_r>:
 8009164:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009166:	0006      	movs	r6, r0
 8009168:	000f      	movs	r7, r1
 800916a:	0014      	movs	r4, r2
 800916c:	18d5      	adds	r5, r2, r3
 800916e:	42ac      	cmp	r4, r5
 8009170:	d101      	bne.n	8009176 <__sfputs_r+0x12>
 8009172:	2000      	movs	r0, #0
 8009174:	e007      	b.n	8009186 <__sfputs_r+0x22>
 8009176:	7821      	ldrb	r1, [r4, #0]
 8009178:	003a      	movs	r2, r7
 800917a:	0030      	movs	r0, r6
 800917c:	f7ff ffdd 	bl	800913a <__sfputc_r>
 8009180:	3401      	adds	r4, #1
 8009182:	1c43      	adds	r3, r0, #1
 8009184:	d1f3      	bne.n	800916e <__sfputs_r+0xa>
 8009186:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009188 <_vfiprintf_r>:
 8009188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800918a:	b0a1      	sub	sp, #132	@ 0x84
 800918c:	000f      	movs	r7, r1
 800918e:	0015      	movs	r5, r2
 8009190:	001e      	movs	r6, r3
 8009192:	9003      	str	r0, [sp, #12]
 8009194:	2800      	cmp	r0, #0
 8009196:	d004      	beq.n	80091a2 <_vfiprintf_r+0x1a>
 8009198:	6a03      	ldr	r3, [r0, #32]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d101      	bne.n	80091a2 <_vfiprintf_r+0x1a>
 800919e:	f7fe f947 	bl	8007430 <__sinit>
 80091a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80091a4:	07db      	lsls	r3, r3, #31
 80091a6:	d405      	bmi.n	80091b4 <_vfiprintf_r+0x2c>
 80091a8:	89bb      	ldrh	r3, [r7, #12]
 80091aa:	059b      	lsls	r3, r3, #22
 80091ac:	d402      	bmi.n	80091b4 <_vfiprintf_r+0x2c>
 80091ae:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80091b0:	f7fe fa77 	bl	80076a2 <__retarget_lock_acquire_recursive>
 80091b4:	89bb      	ldrh	r3, [r7, #12]
 80091b6:	071b      	lsls	r3, r3, #28
 80091b8:	d502      	bpl.n	80091c0 <_vfiprintf_r+0x38>
 80091ba:	693b      	ldr	r3, [r7, #16]
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d113      	bne.n	80091e8 <_vfiprintf_r+0x60>
 80091c0:	0039      	movs	r1, r7
 80091c2:	9803      	ldr	r0, [sp, #12]
 80091c4:	f000 f93e 	bl	8009444 <__swsetup_r>
 80091c8:	2800      	cmp	r0, #0
 80091ca:	d00d      	beq.n	80091e8 <_vfiprintf_r+0x60>
 80091cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80091ce:	07db      	lsls	r3, r3, #31
 80091d0:	d503      	bpl.n	80091da <_vfiprintf_r+0x52>
 80091d2:	2001      	movs	r0, #1
 80091d4:	4240      	negs	r0, r0
 80091d6:	b021      	add	sp, #132	@ 0x84
 80091d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091da:	89bb      	ldrh	r3, [r7, #12]
 80091dc:	059b      	lsls	r3, r3, #22
 80091de:	d4f8      	bmi.n	80091d2 <_vfiprintf_r+0x4a>
 80091e0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80091e2:	f7fe fa5f 	bl	80076a4 <__retarget_lock_release_recursive>
 80091e6:	e7f4      	b.n	80091d2 <_vfiprintf_r+0x4a>
 80091e8:	2300      	movs	r3, #0
 80091ea:	ac08      	add	r4, sp, #32
 80091ec:	6163      	str	r3, [r4, #20]
 80091ee:	3320      	adds	r3, #32
 80091f0:	7663      	strb	r3, [r4, #25]
 80091f2:	3310      	adds	r3, #16
 80091f4:	76a3      	strb	r3, [r4, #26]
 80091f6:	9607      	str	r6, [sp, #28]
 80091f8:	002e      	movs	r6, r5
 80091fa:	7833      	ldrb	r3, [r6, #0]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d001      	beq.n	8009204 <_vfiprintf_r+0x7c>
 8009200:	2b25      	cmp	r3, #37	@ 0x25
 8009202:	d148      	bne.n	8009296 <_vfiprintf_r+0x10e>
 8009204:	1b73      	subs	r3, r6, r5
 8009206:	9305      	str	r3, [sp, #20]
 8009208:	42ae      	cmp	r6, r5
 800920a:	d00b      	beq.n	8009224 <_vfiprintf_r+0x9c>
 800920c:	002a      	movs	r2, r5
 800920e:	0039      	movs	r1, r7
 8009210:	9803      	ldr	r0, [sp, #12]
 8009212:	f7ff ffa7 	bl	8009164 <__sfputs_r>
 8009216:	3001      	adds	r0, #1
 8009218:	d100      	bne.n	800921c <_vfiprintf_r+0x94>
 800921a:	e0ae      	b.n	800937a <_vfiprintf_r+0x1f2>
 800921c:	6963      	ldr	r3, [r4, #20]
 800921e:	9a05      	ldr	r2, [sp, #20]
 8009220:	189b      	adds	r3, r3, r2
 8009222:	6163      	str	r3, [r4, #20]
 8009224:	7833      	ldrb	r3, [r6, #0]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d100      	bne.n	800922c <_vfiprintf_r+0xa4>
 800922a:	e0a6      	b.n	800937a <_vfiprintf_r+0x1f2>
 800922c:	2201      	movs	r2, #1
 800922e:	2300      	movs	r3, #0
 8009230:	4252      	negs	r2, r2
 8009232:	6062      	str	r2, [r4, #4]
 8009234:	a904      	add	r1, sp, #16
 8009236:	3254      	adds	r2, #84	@ 0x54
 8009238:	1852      	adds	r2, r2, r1
 800923a:	1c75      	adds	r5, r6, #1
 800923c:	6023      	str	r3, [r4, #0]
 800923e:	60e3      	str	r3, [r4, #12]
 8009240:	60a3      	str	r3, [r4, #8]
 8009242:	7013      	strb	r3, [r2, #0]
 8009244:	65a3      	str	r3, [r4, #88]	@ 0x58
 8009246:	4b59      	ldr	r3, [pc, #356]	@ (80093ac <_vfiprintf_r+0x224>)
 8009248:	2205      	movs	r2, #5
 800924a:	0018      	movs	r0, r3
 800924c:	7829      	ldrb	r1, [r5, #0]
 800924e:	9305      	str	r3, [sp, #20]
 8009250:	f7fe fa29 	bl	80076a6 <memchr>
 8009254:	1c6e      	adds	r6, r5, #1
 8009256:	2800      	cmp	r0, #0
 8009258:	d11f      	bne.n	800929a <_vfiprintf_r+0x112>
 800925a:	6822      	ldr	r2, [r4, #0]
 800925c:	06d3      	lsls	r3, r2, #27
 800925e:	d504      	bpl.n	800926a <_vfiprintf_r+0xe2>
 8009260:	2353      	movs	r3, #83	@ 0x53
 8009262:	a904      	add	r1, sp, #16
 8009264:	185b      	adds	r3, r3, r1
 8009266:	2120      	movs	r1, #32
 8009268:	7019      	strb	r1, [r3, #0]
 800926a:	0713      	lsls	r3, r2, #28
 800926c:	d504      	bpl.n	8009278 <_vfiprintf_r+0xf0>
 800926e:	2353      	movs	r3, #83	@ 0x53
 8009270:	a904      	add	r1, sp, #16
 8009272:	185b      	adds	r3, r3, r1
 8009274:	212b      	movs	r1, #43	@ 0x2b
 8009276:	7019      	strb	r1, [r3, #0]
 8009278:	782b      	ldrb	r3, [r5, #0]
 800927a:	2b2a      	cmp	r3, #42	@ 0x2a
 800927c:	d016      	beq.n	80092ac <_vfiprintf_r+0x124>
 800927e:	002e      	movs	r6, r5
 8009280:	2100      	movs	r1, #0
 8009282:	200a      	movs	r0, #10
 8009284:	68e3      	ldr	r3, [r4, #12]
 8009286:	7832      	ldrb	r2, [r6, #0]
 8009288:	1c75      	adds	r5, r6, #1
 800928a:	3a30      	subs	r2, #48	@ 0x30
 800928c:	2a09      	cmp	r2, #9
 800928e:	d950      	bls.n	8009332 <_vfiprintf_r+0x1aa>
 8009290:	2900      	cmp	r1, #0
 8009292:	d111      	bne.n	80092b8 <_vfiprintf_r+0x130>
 8009294:	e017      	b.n	80092c6 <_vfiprintf_r+0x13e>
 8009296:	3601      	adds	r6, #1
 8009298:	e7af      	b.n	80091fa <_vfiprintf_r+0x72>
 800929a:	9b05      	ldr	r3, [sp, #20]
 800929c:	6822      	ldr	r2, [r4, #0]
 800929e:	1ac0      	subs	r0, r0, r3
 80092a0:	2301      	movs	r3, #1
 80092a2:	4083      	lsls	r3, r0
 80092a4:	4313      	orrs	r3, r2
 80092a6:	0035      	movs	r5, r6
 80092a8:	6023      	str	r3, [r4, #0]
 80092aa:	e7cc      	b.n	8009246 <_vfiprintf_r+0xbe>
 80092ac:	9b07      	ldr	r3, [sp, #28]
 80092ae:	1d19      	adds	r1, r3, #4
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	9107      	str	r1, [sp, #28]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	db01      	blt.n	80092bc <_vfiprintf_r+0x134>
 80092b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80092ba:	e004      	b.n	80092c6 <_vfiprintf_r+0x13e>
 80092bc:	425b      	negs	r3, r3
 80092be:	60e3      	str	r3, [r4, #12]
 80092c0:	2302      	movs	r3, #2
 80092c2:	4313      	orrs	r3, r2
 80092c4:	6023      	str	r3, [r4, #0]
 80092c6:	7833      	ldrb	r3, [r6, #0]
 80092c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80092ca:	d10c      	bne.n	80092e6 <_vfiprintf_r+0x15e>
 80092cc:	7873      	ldrb	r3, [r6, #1]
 80092ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80092d0:	d134      	bne.n	800933c <_vfiprintf_r+0x1b4>
 80092d2:	9b07      	ldr	r3, [sp, #28]
 80092d4:	3602      	adds	r6, #2
 80092d6:	1d1a      	adds	r2, r3, #4
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	9207      	str	r2, [sp, #28]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	da01      	bge.n	80092e4 <_vfiprintf_r+0x15c>
 80092e0:	2301      	movs	r3, #1
 80092e2:	425b      	negs	r3, r3
 80092e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80092e6:	4d32      	ldr	r5, [pc, #200]	@ (80093b0 <_vfiprintf_r+0x228>)
 80092e8:	2203      	movs	r2, #3
 80092ea:	0028      	movs	r0, r5
 80092ec:	7831      	ldrb	r1, [r6, #0]
 80092ee:	f7fe f9da 	bl	80076a6 <memchr>
 80092f2:	2800      	cmp	r0, #0
 80092f4:	d006      	beq.n	8009304 <_vfiprintf_r+0x17c>
 80092f6:	2340      	movs	r3, #64	@ 0x40
 80092f8:	1b40      	subs	r0, r0, r5
 80092fa:	4083      	lsls	r3, r0
 80092fc:	6822      	ldr	r2, [r4, #0]
 80092fe:	3601      	adds	r6, #1
 8009300:	4313      	orrs	r3, r2
 8009302:	6023      	str	r3, [r4, #0]
 8009304:	7831      	ldrb	r1, [r6, #0]
 8009306:	2206      	movs	r2, #6
 8009308:	482a      	ldr	r0, [pc, #168]	@ (80093b4 <_vfiprintf_r+0x22c>)
 800930a:	1c75      	adds	r5, r6, #1
 800930c:	7621      	strb	r1, [r4, #24]
 800930e:	f7fe f9ca 	bl	80076a6 <memchr>
 8009312:	2800      	cmp	r0, #0
 8009314:	d040      	beq.n	8009398 <_vfiprintf_r+0x210>
 8009316:	4b28      	ldr	r3, [pc, #160]	@ (80093b8 <_vfiprintf_r+0x230>)
 8009318:	2b00      	cmp	r3, #0
 800931a:	d122      	bne.n	8009362 <_vfiprintf_r+0x1da>
 800931c:	2207      	movs	r2, #7
 800931e:	9b07      	ldr	r3, [sp, #28]
 8009320:	3307      	adds	r3, #7
 8009322:	4393      	bics	r3, r2
 8009324:	3308      	adds	r3, #8
 8009326:	9307      	str	r3, [sp, #28]
 8009328:	6963      	ldr	r3, [r4, #20]
 800932a:	9a04      	ldr	r2, [sp, #16]
 800932c:	189b      	adds	r3, r3, r2
 800932e:	6163      	str	r3, [r4, #20]
 8009330:	e762      	b.n	80091f8 <_vfiprintf_r+0x70>
 8009332:	4343      	muls	r3, r0
 8009334:	002e      	movs	r6, r5
 8009336:	2101      	movs	r1, #1
 8009338:	189b      	adds	r3, r3, r2
 800933a:	e7a4      	b.n	8009286 <_vfiprintf_r+0xfe>
 800933c:	2300      	movs	r3, #0
 800933e:	200a      	movs	r0, #10
 8009340:	0019      	movs	r1, r3
 8009342:	3601      	adds	r6, #1
 8009344:	6063      	str	r3, [r4, #4]
 8009346:	7832      	ldrb	r2, [r6, #0]
 8009348:	1c75      	adds	r5, r6, #1
 800934a:	3a30      	subs	r2, #48	@ 0x30
 800934c:	2a09      	cmp	r2, #9
 800934e:	d903      	bls.n	8009358 <_vfiprintf_r+0x1d0>
 8009350:	2b00      	cmp	r3, #0
 8009352:	d0c8      	beq.n	80092e6 <_vfiprintf_r+0x15e>
 8009354:	9109      	str	r1, [sp, #36]	@ 0x24
 8009356:	e7c6      	b.n	80092e6 <_vfiprintf_r+0x15e>
 8009358:	4341      	muls	r1, r0
 800935a:	002e      	movs	r6, r5
 800935c:	2301      	movs	r3, #1
 800935e:	1889      	adds	r1, r1, r2
 8009360:	e7f1      	b.n	8009346 <_vfiprintf_r+0x1be>
 8009362:	aa07      	add	r2, sp, #28
 8009364:	9200      	str	r2, [sp, #0]
 8009366:	0021      	movs	r1, r4
 8009368:	003a      	movs	r2, r7
 800936a:	4b14      	ldr	r3, [pc, #80]	@ (80093bc <_vfiprintf_r+0x234>)
 800936c:	9803      	ldr	r0, [sp, #12]
 800936e:	f7fd fc15 	bl	8006b9c <_printf_float>
 8009372:	9004      	str	r0, [sp, #16]
 8009374:	9b04      	ldr	r3, [sp, #16]
 8009376:	3301      	adds	r3, #1
 8009378:	d1d6      	bne.n	8009328 <_vfiprintf_r+0x1a0>
 800937a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800937c:	07db      	lsls	r3, r3, #31
 800937e:	d405      	bmi.n	800938c <_vfiprintf_r+0x204>
 8009380:	89bb      	ldrh	r3, [r7, #12]
 8009382:	059b      	lsls	r3, r3, #22
 8009384:	d402      	bmi.n	800938c <_vfiprintf_r+0x204>
 8009386:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8009388:	f7fe f98c 	bl	80076a4 <__retarget_lock_release_recursive>
 800938c:	89bb      	ldrh	r3, [r7, #12]
 800938e:	065b      	lsls	r3, r3, #25
 8009390:	d500      	bpl.n	8009394 <_vfiprintf_r+0x20c>
 8009392:	e71e      	b.n	80091d2 <_vfiprintf_r+0x4a>
 8009394:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8009396:	e71e      	b.n	80091d6 <_vfiprintf_r+0x4e>
 8009398:	aa07      	add	r2, sp, #28
 800939a:	9200      	str	r2, [sp, #0]
 800939c:	0021      	movs	r1, r4
 800939e:	003a      	movs	r2, r7
 80093a0:	4b06      	ldr	r3, [pc, #24]	@ (80093bc <_vfiprintf_r+0x234>)
 80093a2:	9803      	ldr	r0, [sp, #12]
 80093a4:	f7fd fea8 	bl	80070f8 <_printf_i>
 80093a8:	e7e3      	b.n	8009372 <_vfiprintf_r+0x1ea>
 80093aa:	46c0      	nop			@ (mov r8, r8)
 80093ac:	0800ab42 	.word	0x0800ab42
 80093b0:	0800ab48 	.word	0x0800ab48
 80093b4:	0800ab4c 	.word	0x0800ab4c
 80093b8:	08006b9d 	.word	0x08006b9d
 80093bc:	08009165 	.word	0x08009165

080093c0 <__swbuf_r>:
 80093c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093c2:	0006      	movs	r6, r0
 80093c4:	000d      	movs	r5, r1
 80093c6:	0014      	movs	r4, r2
 80093c8:	2800      	cmp	r0, #0
 80093ca:	d004      	beq.n	80093d6 <__swbuf_r+0x16>
 80093cc:	6a03      	ldr	r3, [r0, #32]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d101      	bne.n	80093d6 <__swbuf_r+0x16>
 80093d2:	f7fe f82d 	bl	8007430 <__sinit>
 80093d6:	69a3      	ldr	r3, [r4, #24]
 80093d8:	60a3      	str	r3, [r4, #8]
 80093da:	89a3      	ldrh	r3, [r4, #12]
 80093dc:	071b      	lsls	r3, r3, #28
 80093de:	d502      	bpl.n	80093e6 <__swbuf_r+0x26>
 80093e0:	6923      	ldr	r3, [r4, #16]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d109      	bne.n	80093fa <__swbuf_r+0x3a>
 80093e6:	0021      	movs	r1, r4
 80093e8:	0030      	movs	r0, r6
 80093ea:	f000 f82b 	bl	8009444 <__swsetup_r>
 80093ee:	2800      	cmp	r0, #0
 80093f0:	d003      	beq.n	80093fa <__swbuf_r+0x3a>
 80093f2:	2501      	movs	r5, #1
 80093f4:	426d      	negs	r5, r5
 80093f6:	0028      	movs	r0, r5
 80093f8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093fa:	6923      	ldr	r3, [r4, #16]
 80093fc:	6820      	ldr	r0, [r4, #0]
 80093fe:	b2ef      	uxtb	r7, r5
 8009400:	1ac0      	subs	r0, r0, r3
 8009402:	6963      	ldr	r3, [r4, #20]
 8009404:	b2ed      	uxtb	r5, r5
 8009406:	4283      	cmp	r3, r0
 8009408:	dc05      	bgt.n	8009416 <__swbuf_r+0x56>
 800940a:	0021      	movs	r1, r4
 800940c:	0030      	movs	r0, r6
 800940e:	f7ff fd9d 	bl	8008f4c <_fflush_r>
 8009412:	2800      	cmp	r0, #0
 8009414:	d1ed      	bne.n	80093f2 <__swbuf_r+0x32>
 8009416:	68a3      	ldr	r3, [r4, #8]
 8009418:	3001      	adds	r0, #1
 800941a:	3b01      	subs	r3, #1
 800941c:	60a3      	str	r3, [r4, #8]
 800941e:	6823      	ldr	r3, [r4, #0]
 8009420:	1c5a      	adds	r2, r3, #1
 8009422:	6022      	str	r2, [r4, #0]
 8009424:	701f      	strb	r7, [r3, #0]
 8009426:	6963      	ldr	r3, [r4, #20]
 8009428:	4283      	cmp	r3, r0
 800942a:	d004      	beq.n	8009436 <__swbuf_r+0x76>
 800942c:	89a3      	ldrh	r3, [r4, #12]
 800942e:	07db      	lsls	r3, r3, #31
 8009430:	d5e1      	bpl.n	80093f6 <__swbuf_r+0x36>
 8009432:	2d0a      	cmp	r5, #10
 8009434:	d1df      	bne.n	80093f6 <__swbuf_r+0x36>
 8009436:	0021      	movs	r1, r4
 8009438:	0030      	movs	r0, r6
 800943a:	f7ff fd87 	bl	8008f4c <_fflush_r>
 800943e:	2800      	cmp	r0, #0
 8009440:	d0d9      	beq.n	80093f6 <__swbuf_r+0x36>
 8009442:	e7d6      	b.n	80093f2 <__swbuf_r+0x32>

08009444 <__swsetup_r>:
 8009444:	4b2d      	ldr	r3, [pc, #180]	@ (80094fc <__swsetup_r+0xb8>)
 8009446:	b570      	push	{r4, r5, r6, lr}
 8009448:	0005      	movs	r5, r0
 800944a:	6818      	ldr	r0, [r3, #0]
 800944c:	000c      	movs	r4, r1
 800944e:	2800      	cmp	r0, #0
 8009450:	d004      	beq.n	800945c <__swsetup_r+0x18>
 8009452:	6a03      	ldr	r3, [r0, #32]
 8009454:	2b00      	cmp	r3, #0
 8009456:	d101      	bne.n	800945c <__swsetup_r+0x18>
 8009458:	f7fd ffea 	bl	8007430 <__sinit>
 800945c:	220c      	movs	r2, #12
 800945e:	5ea3      	ldrsh	r3, [r4, r2]
 8009460:	071a      	lsls	r2, r3, #28
 8009462:	d423      	bmi.n	80094ac <__swsetup_r+0x68>
 8009464:	06da      	lsls	r2, r3, #27
 8009466:	d407      	bmi.n	8009478 <__swsetup_r+0x34>
 8009468:	2209      	movs	r2, #9
 800946a:	602a      	str	r2, [r5, #0]
 800946c:	2240      	movs	r2, #64	@ 0x40
 800946e:	2001      	movs	r0, #1
 8009470:	4313      	orrs	r3, r2
 8009472:	81a3      	strh	r3, [r4, #12]
 8009474:	4240      	negs	r0, r0
 8009476:	e03a      	b.n	80094ee <__swsetup_r+0xaa>
 8009478:	075b      	lsls	r3, r3, #29
 800947a:	d513      	bpl.n	80094a4 <__swsetup_r+0x60>
 800947c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800947e:	2900      	cmp	r1, #0
 8009480:	d008      	beq.n	8009494 <__swsetup_r+0x50>
 8009482:	0023      	movs	r3, r4
 8009484:	3344      	adds	r3, #68	@ 0x44
 8009486:	4299      	cmp	r1, r3
 8009488:	d002      	beq.n	8009490 <__swsetup_r+0x4c>
 800948a:	0028      	movs	r0, r5
 800948c:	f7fe ff94 	bl	80083b8 <_free_r>
 8009490:	2300      	movs	r3, #0
 8009492:	6363      	str	r3, [r4, #52]	@ 0x34
 8009494:	2224      	movs	r2, #36	@ 0x24
 8009496:	89a3      	ldrh	r3, [r4, #12]
 8009498:	4393      	bics	r3, r2
 800949a:	81a3      	strh	r3, [r4, #12]
 800949c:	2300      	movs	r3, #0
 800949e:	6063      	str	r3, [r4, #4]
 80094a0:	6923      	ldr	r3, [r4, #16]
 80094a2:	6023      	str	r3, [r4, #0]
 80094a4:	2308      	movs	r3, #8
 80094a6:	89a2      	ldrh	r2, [r4, #12]
 80094a8:	4313      	orrs	r3, r2
 80094aa:	81a3      	strh	r3, [r4, #12]
 80094ac:	6923      	ldr	r3, [r4, #16]
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d10b      	bne.n	80094ca <__swsetup_r+0x86>
 80094b2:	21a0      	movs	r1, #160	@ 0xa0
 80094b4:	2280      	movs	r2, #128	@ 0x80
 80094b6:	89a3      	ldrh	r3, [r4, #12]
 80094b8:	0089      	lsls	r1, r1, #2
 80094ba:	0092      	lsls	r2, r2, #2
 80094bc:	400b      	ands	r3, r1
 80094be:	4293      	cmp	r3, r2
 80094c0:	d003      	beq.n	80094ca <__swsetup_r+0x86>
 80094c2:	0021      	movs	r1, r4
 80094c4:	0028      	movs	r0, r5
 80094c6:	f000 f88f 	bl	80095e8 <__smakebuf_r>
 80094ca:	220c      	movs	r2, #12
 80094cc:	5ea3      	ldrsh	r3, [r4, r2]
 80094ce:	2101      	movs	r1, #1
 80094d0:	001a      	movs	r2, r3
 80094d2:	400a      	ands	r2, r1
 80094d4:	420b      	tst	r3, r1
 80094d6:	d00b      	beq.n	80094f0 <__swsetup_r+0xac>
 80094d8:	2200      	movs	r2, #0
 80094da:	60a2      	str	r2, [r4, #8]
 80094dc:	6962      	ldr	r2, [r4, #20]
 80094de:	4252      	negs	r2, r2
 80094e0:	61a2      	str	r2, [r4, #24]
 80094e2:	2000      	movs	r0, #0
 80094e4:	6922      	ldr	r2, [r4, #16]
 80094e6:	4282      	cmp	r2, r0
 80094e8:	d101      	bne.n	80094ee <__swsetup_r+0xaa>
 80094ea:	061a      	lsls	r2, r3, #24
 80094ec:	d4be      	bmi.n	800946c <__swsetup_r+0x28>
 80094ee:	bd70      	pop	{r4, r5, r6, pc}
 80094f0:	0799      	lsls	r1, r3, #30
 80094f2:	d400      	bmi.n	80094f6 <__swsetup_r+0xb2>
 80094f4:	6962      	ldr	r2, [r4, #20]
 80094f6:	60a2      	str	r2, [r4, #8]
 80094f8:	e7f3      	b.n	80094e2 <__swsetup_r+0x9e>
 80094fa:	46c0      	nop			@ (mov r8, r8)
 80094fc:	2000001c 	.word	0x2000001c

08009500 <_raise_r>:
 8009500:	b570      	push	{r4, r5, r6, lr}
 8009502:	0004      	movs	r4, r0
 8009504:	000d      	movs	r5, r1
 8009506:	291f      	cmp	r1, #31
 8009508:	d904      	bls.n	8009514 <_raise_r+0x14>
 800950a:	2316      	movs	r3, #22
 800950c:	6003      	str	r3, [r0, #0]
 800950e:	2001      	movs	r0, #1
 8009510:	4240      	negs	r0, r0
 8009512:	bd70      	pop	{r4, r5, r6, pc}
 8009514:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 8009516:	2b00      	cmp	r3, #0
 8009518:	d004      	beq.n	8009524 <_raise_r+0x24>
 800951a:	008a      	lsls	r2, r1, #2
 800951c:	189b      	adds	r3, r3, r2
 800951e:	681a      	ldr	r2, [r3, #0]
 8009520:	2a00      	cmp	r2, #0
 8009522:	d108      	bne.n	8009536 <_raise_r+0x36>
 8009524:	0020      	movs	r0, r4
 8009526:	f000 f831 	bl	800958c <_getpid_r>
 800952a:	002a      	movs	r2, r5
 800952c:	0001      	movs	r1, r0
 800952e:	0020      	movs	r0, r4
 8009530:	f000 f81a 	bl	8009568 <_kill_r>
 8009534:	e7ed      	b.n	8009512 <_raise_r+0x12>
 8009536:	2a01      	cmp	r2, #1
 8009538:	d009      	beq.n	800954e <_raise_r+0x4e>
 800953a:	1c51      	adds	r1, r2, #1
 800953c:	d103      	bne.n	8009546 <_raise_r+0x46>
 800953e:	2316      	movs	r3, #22
 8009540:	6003      	str	r3, [r0, #0]
 8009542:	2001      	movs	r0, #1
 8009544:	e7e5      	b.n	8009512 <_raise_r+0x12>
 8009546:	2100      	movs	r1, #0
 8009548:	0028      	movs	r0, r5
 800954a:	6019      	str	r1, [r3, #0]
 800954c:	4790      	blx	r2
 800954e:	2000      	movs	r0, #0
 8009550:	e7df      	b.n	8009512 <_raise_r+0x12>
	...

08009554 <raise>:
 8009554:	b510      	push	{r4, lr}
 8009556:	4b03      	ldr	r3, [pc, #12]	@ (8009564 <raise+0x10>)
 8009558:	0001      	movs	r1, r0
 800955a:	6818      	ldr	r0, [r3, #0]
 800955c:	f7ff ffd0 	bl	8009500 <_raise_r>
 8009560:	bd10      	pop	{r4, pc}
 8009562:	46c0      	nop			@ (mov r8, r8)
 8009564:	2000001c 	.word	0x2000001c

08009568 <_kill_r>:
 8009568:	2300      	movs	r3, #0
 800956a:	b570      	push	{r4, r5, r6, lr}
 800956c:	4d06      	ldr	r5, [pc, #24]	@ (8009588 <_kill_r+0x20>)
 800956e:	0004      	movs	r4, r0
 8009570:	0008      	movs	r0, r1
 8009572:	0011      	movs	r1, r2
 8009574:	602b      	str	r3, [r5, #0]
 8009576:	f7fa fa3d 	bl	80039f4 <_kill>
 800957a:	1c43      	adds	r3, r0, #1
 800957c:	d103      	bne.n	8009586 <_kill_r+0x1e>
 800957e:	682b      	ldr	r3, [r5, #0]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d000      	beq.n	8009586 <_kill_r+0x1e>
 8009584:	6023      	str	r3, [r4, #0]
 8009586:	bd70      	pop	{r4, r5, r6, pc}
 8009588:	20000548 	.word	0x20000548

0800958c <_getpid_r>:
 800958c:	b510      	push	{r4, lr}
 800958e:	f7fa fa2b 	bl	80039e8 <_getpid>
 8009592:	bd10      	pop	{r4, pc}

08009594 <__swhatbuf_r>:
 8009594:	b570      	push	{r4, r5, r6, lr}
 8009596:	000e      	movs	r6, r1
 8009598:	001d      	movs	r5, r3
 800959a:	230e      	movs	r3, #14
 800959c:	5ec9      	ldrsh	r1, [r1, r3]
 800959e:	0014      	movs	r4, r2
 80095a0:	b096      	sub	sp, #88	@ 0x58
 80095a2:	2900      	cmp	r1, #0
 80095a4:	da0c      	bge.n	80095c0 <__swhatbuf_r+0x2c>
 80095a6:	89b2      	ldrh	r2, [r6, #12]
 80095a8:	2380      	movs	r3, #128	@ 0x80
 80095aa:	0011      	movs	r1, r2
 80095ac:	4019      	ands	r1, r3
 80095ae:	421a      	tst	r2, r3
 80095b0:	d114      	bne.n	80095dc <__swhatbuf_r+0x48>
 80095b2:	2380      	movs	r3, #128	@ 0x80
 80095b4:	00db      	lsls	r3, r3, #3
 80095b6:	2000      	movs	r0, #0
 80095b8:	6029      	str	r1, [r5, #0]
 80095ba:	6023      	str	r3, [r4, #0]
 80095bc:	b016      	add	sp, #88	@ 0x58
 80095be:	bd70      	pop	{r4, r5, r6, pc}
 80095c0:	466a      	mov	r2, sp
 80095c2:	f000 f853 	bl	800966c <_fstat_r>
 80095c6:	2800      	cmp	r0, #0
 80095c8:	dbed      	blt.n	80095a6 <__swhatbuf_r+0x12>
 80095ca:	23f0      	movs	r3, #240	@ 0xf0
 80095cc:	9901      	ldr	r1, [sp, #4]
 80095ce:	021b      	lsls	r3, r3, #8
 80095d0:	4019      	ands	r1, r3
 80095d2:	4b04      	ldr	r3, [pc, #16]	@ (80095e4 <__swhatbuf_r+0x50>)
 80095d4:	18c9      	adds	r1, r1, r3
 80095d6:	424b      	negs	r3, r1
 80095d8:	4159      	adcs	r1, r3
 80095da:	e7ea      	b.n	80095b2 <__swhatbuf_r+0x1e>
 80095dc:	2100      	movs	r1, #0
 80095de:	2340      	movs	r3, #64	@ 0x40
 80095e0:	e7e9      	b.n	80095b6 <__swhatbuf_r+0x22>
 80095e2:	46c0      	nop			@ (mov r8, r8)
 80095e4:	ffffe000 	.word	0xffffe000

080095e8 <__smakebuf_r>:
 80095e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80095ea:	2602      	movs	r6, #2
 80095ec:	898b      	ldrh	r3, [r1, #12]
 80095ee:	0005      	movs	r5, r0
 80095f0:	000c      	movs	r4, r1
 80095f2:	b085      	sub	sp, #20
 80095f4:	4233      	tst	r3, r6
 80095f6:	d007      	beq.n	8009608 <__smakebuf_r+0x20>
 80095f8:	0023      	movs	r3, r4
 80095fa:	3347      	adds	r3, #71	@ 0x47
 80095fc:	6023      	str	r3, [r4, #0]
 80095fe:	6123      	str	r3, [r4, #16]
 8009600:	2301      	movs	r3, #1
 8009602:	6163      	str	r3, [r4, #20]
 8009604:	b005      	add	sp, #20
 8009606:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009608:	ab03      	add	r3, sp, #12
 800960a:	aa02      	add	r2, sp, #8
 800960c:	f7ff ffc2 	bl	8009594 <__swhatbuf_r>
 8009610:	9f02      	ldr	r7, [sp, #8]
 8009612:	9001      	str	r0, [sp, #4]
 8009614:	0039      	movs	r1, r7
 8009616:	0028      	movs	r0, r5
 8009618:	f7fd f98a 	bl	8006930 <_malloc_r>
 800961c:	2800      	cmp	r0, #0
 800961e:	d108      	bne.n	8009632 <__smakebuf_r+0x4a>
 8009620:	220c      	movs	r2, #12
 8009622:	5ea3      	ldrsh	r3, [r4, r2]
 8009624:	059a      	lsls	r2, r3, #22
 8009626:	d4ed      	bmi.n	8009604 <__smakebuf_r+0x1c>
 8009628:	2203      	movs	r2, #3
 800962a:	4393      	bics	r3, r2
 800962c:	431e      	orrs	r6, r3
 800962e:	81a6      	strh	r6, [r4, #12]
 8009630:	e7e2      	b.n	80095f8 <__smakebuf_r+0x10>
 8009632:	2380      	movs	r3, #128	@ 0x80
 8009634:	89a2      	ldrh	r2, [r4, #12]
 8009636:	6020      	str	r0, [r4, #0]
 8009638:	4313      	orrs	r3, r2
 800963a:	81a3      	strh	r3, [r4, #12]
 800963c:	9b03      	ldr	r3, [sp, #12]
 800963e:	6120      	str	r0, [r4, #16]
 8009640:	6167      	str	r7, [r4, #20]
 8009642:	2b00      	cmp	r3, #0
 8009644:	d00c      	beq.n	8009660 <__smakebuf_r+0x78>
 8009646:	0028      	movs	r0, r5
 8009648:	230e      	movs	r3, #14
 800964a:	5ee1      	ldrsh	r1, [r4, r3]
 800964c:	f000 f820 	bl	8009690 <_isatty_r>
 8009650:	2800      	cmp	r0, #0
 8009652:	d005      	beq.n	8009660 <__smakebuf_r+0x78>
 8009654:	2303      	movs	r3, #3
 8009656:	89a2      	ldrh	r2, [r4, #12]
 8009658:	439a      	bics	r2, r3
 800965a:	3b02      	subs	r3, #2
 800965c:	4313      	orrs	r3, r2
 800965e:	81a3      	strh	r3, [r4, #12]
 8009660:	89a3      	ldrh	r3, [r4, #12]
 8009662:	9a01      	ldr	r2, [sp, #4]
 8009664:	4313      	orrs	r3, r2
 8009666:	81a3      	strh	r3, [r4, #12]
 8009668:	e7cc      	b.n	8009604 <__smakebuf_r+0x1c>
	...

0800966c <_fstat_r>:
 800966c:	2300      	movs	r3, #0
 800966e:	b570      	push	{r4, r5, r6, lr}
 8009670:	4d06      	ldr	r5, [pc, #24]	@ (800968c <_fstat_r+0x20>)
 8009672:	0004      	movs	r4, r0
 8009674:	0008      	movs	r0, r1
 8009676:	0011      	movs	r1, r2
 8009678:	602b      	str	r3, [r5, #0]
 800967a:	f7fa fa1b 	bl	8003ab4 <_fstat>
 800967e:	1c43      	adds	r3, r0, #1
 8009680:	d103      	bne.n	800968a <_fstat_r+0x1e>
 8009682:	682b      	ldr	r3, [r5, #0]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d000      	beq.n	800968a <_fstat_r+0x1e>
 8009688:	6023      	str	r3, [r4, #0]
 800968a:	bd70      	pop	{r4, r5, r6, pc}
 800968c:	20000548 	.word	0x20000548

08009690 <_isatty_r>:
 8009690:	2300      	movs	r3, #0
 8009692:	b570      	push	{r4, r5, r6, lr}
 8009694:	4d06      	ldr	r5, [pc, #24]	@ (80096b0 <_isatty_r+0x20>)
 8009696:	0004      	movs	r4, r0
 8009698:	0008      	movs	r0, r1
 800969a:	602b      	str	r3, [r5, #0]
 800969c:	f7fa fa18 	bl	8003ad0 <_isatty>
 80096a0:	1c43      	adds	r3, r0, #1
 80096a2:	d103      	bne.n	80096ac <_isatty_r+0x1c>
 80096a4:	682b      	ldr	r3, [r5, #0]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d000      	beq.n	80096ac <_isatty_r+0x1c>
 80096aa:	6023      	str	r3, [r4, #0]
 80096ac:	bd70      	pop	{r4, r5, r6, pc}
 80096ae:	46c0      	nop			@ (mov r8, r8)
 80096b0:	20000548 	.word	0x20000548

080096b4 <log>:
 80096b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096b6:	0004      	movs	r4, r0
 80096b8:	000d      	movs	r5, r1
 80096ba:	f000 f8ad 	bl	8009818 <__ieee754_log>
 80096be:	0022      	movs	r2, r4
 80096c0:	0006      	movs	r6, r0
 80096c2:	000f      	movs	r7, r1
 80096c4:	002b      	movs	r3, r5
 80096c6:	0020      	movs	r0, r4
 80096c8:	0029      	movs	r1, r5
 80096ca:	f7f9 f92d 	bl	8002928 <__aeabi_dcmpun>
 80096ce:	2800      	cmp	r0, #0
 80096d0:	d115      	bne.n	80096fe <log+0x4a>
 80096d2:	2200      	movs	r2, #0
 80096d4:	2300      	movs	r3, #0
 80096d6:	0020      	movs	r0, r4
 80096d8:	0029      	movs	r1, r5
 80096da:	f7f6 fed1 	bl	8000480 <__aeabi_dcmpgt>
 80096de:	2800      	cmp	r0, #0
 80096e0:	d10d      	bne.n	80096fe <log+0x4a>
 80096e2:	2200      	movs	r2, #0
 80096e4:	2300      	movs	r3, #0
 80096e6:	0020      	movs	r0, r4
 80096e8:	0029      	movs	r1, r5
 80096ea:	f7f6 feaf 	bl	800044c <__aeabi_dcmpeq>
 80096ee:	2800      	cmp	r0, #0
 80096f0:	d008      	beq.n	8009704 <log+0x50>
 80096f2:	f7fd ffab 	bl	800764c <__errno>
 80096f6:	2322      	movs	r3, #34	@ 0x22
 80096f8:	2600      	movs	r6, #0
 80096fa:	4f07      	ldr	r7, [pc, #28]	@ (8009718 <log+0x64>)
 80096fc:	6003      	str	r3, [r0, #0]
 80096fe:	0030      	movs	r0, r6
 8009700:	0039      	movs	r1, r7
 8009702:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009704:	f7fd ffa2 	bl	800764c <__errno>
 8009708:	2321      	movs	r3, #33	@ 0x21
 800970a:	6003      	str	r3, [r0, #0]
 800970c:	4803      	ldr	r0, [pc, #12]	@ (800971c <log+0x68>)
 800970e:	f000 f87d 	bl	800980c <nan>
 8009712:	0006      	movs	r6, r0
 8009714:	000f      	movs	r7, r1
 8009716:	e7f2      	b.n	80096fe <log+0x4a>
 8009718:	fff00000 	.word	0xfff00000
 800971c:	0800ab98 	.word	0x0800ab98

08009720 <pow>:
 8009720:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009722:	0014      	movs	r4, r2
 8009724:	001d      	movs	r5, r3
 8009726:	9000      	str	r0, [sp, #0]
 8009728:	9101      	str	r1, [sp, #4]
 800972a:	f000 fa27 	bl	8009b7c <__ieee754_pow>
 800972e:	0022      	movs	r2, r4
 8009730:	0006      	movs	r6, r0
 8009732:	000f      	movs	r7, r1
 8009734:	002b      	movs	r3, r5
 8009736:	0020      	movs	r0, r4
 8009738:	0029      	movs	r1, r5
 800973a:	f7f9 f8f5 	bl	8002928 <__aeabi_dcmpun>
 800973e:	2800      	cmp	r0, #0
 8009740:	d13f      	bne.n	80097c2 <pow+0xa2>
 8009742:	9800      	ldr	r0, [sp, #0]
 8009744:	9901      	ldr	r1, [sp, #4]
 8009746:	2200      	movs	r2, #0
 8009748:	2300      	movs	r3, #0
 800974a:	f7f6 fe7f 	bl	800044c <__aeabi_dcmpeq>
 800974e:	2800      	cmp	r0, #0
 8009750:	d019      	beq.n	8009786 <pow+0x66>
 8009752:	2200      	movs	r2, #0
 8009754:	2300      	movs	r3, #0
 8009756:	0020      	movs	r0, r4
 8009758:	0029      	movs	r1, r5
 800975a:	f7f6 fe77 	bl	800044c <__aeabi_dcmpeq>
 800975e:	2800      	cmp	r0, #0
 8009760:	d146      	bne.n	80097f0 <pow+0xd0>
 8009762:	0020      	movs	r0, r4
 8009764:	0029      	movs	r1, r5
 8009766:	f000 f849 	bl	80097fc <finite>
 800976a:	2800      	cmp	r0, #0
 800976c:	d029      	beq.n	80097c2 <pow+0xa2>
 800976e:	2200      	movs	r2, #0
 8009770:	2300      	movs	r3, #0
 8009772:	0020      	movs	r0, r4
 8009774:	0029      	movs	r1, r5
 8009776:	f7f6 fe6f 	bl	8000458 <__aeabi_dcmplt>
 800977a:	2800      	cmp	r0, #0
 800977c:	d021      	beq.n	80097c2 <pow+0xa2>
 800977e:	f7fd ff65 	bl	800764c <__errno>
 8009782:	2322      	movs	r3, #34	@ 0x22
 8009784:	e01c      	b.n	80097c0 <pow+0xa0>
 8009786:	0030      	movs	r0, r6
 8009788:	0039      	movs	r1, r7
 800978a:	f000 f837 	bl	80097fc <finite>
 800978e:	2800      	cmp	r0, #0
 8009790:	d11b      	bne.n	80097ca <pow+0xaa>
 8009792:	9800      	ldr	r0, [sp, #0]
 8009794:	9901      	ldr	r1, [sp, #4]
 8009796:	f000 f831 	bl	80097fc <finite>
 800979a:	2800      	cmp	r0, #0
 800979c:	d015      	beq.n	80097ca <pow+0xaa>
 800979e:	0020      	movs	r0, r4
 80097a0:	0029      	movs	r1, r5
 80097a2:	f000 f82b 	bl	80097fc <finite>
 80097a6:	2800      	cmp	r0, #0
 80097a8:	d00f      	beq.n	80097ca <pow+0xaa>
 80097aa:	0032      	movs	r2, r6
 80097ac:	003b      	movs	r3, r7
 80097ae:	0030      	movs	r0, r6
 80097b0:	0039      	movs	r1, r7
 80097b2:	f7f9 f8b9 	bl	8002928 <__aeabi_dcmpun>
 80097b6:	2800      	cmp	r0, #0
 80097b8:	d0e1      	beq.n	800977e <pow+0x5e>
 80097ba:	f7fd ff47 	bl	800764c <__errno>
 80097be:	2321      	movs	r3, #33	@ 0x21
 80097c0:	6003      	str	r3, [r0, #0]
 80097c2:	0030      	movs	r0, r6
 80097c4:	0039      	movs	r1, r7
 80097c6:	b003      	add	sp, #12
 80097c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80097ca:	2200      	movs	r2, #0
 80097cc:	2300      	movs	r3, #0
 80097ce:	0030      	movs	r0, r6
 80097d0:	0039      	movs	r1, r7
 80097d2:	f7f6 fe3b 	bl	800044c <__aeabi_dcmpeq>
 80097d6:	2800      	cmp	r0, #0
 80097d8:	d0f3      	beq.n	80097c2 <pow+0xa2>
 80097da:	9800      	ldr	r0, [sp, #0]
 80097dc:	9901      	ldr	r1, [sp, #4]
 80097de:	f000 f80d 	bl	80097fc <finite>
 80097e2:	2800      	cmp	r0, #0
 80097e4:	d0ed      	beq.n	80097c2 <pow+0xa2>
 80097e6:	0020      	movs	r0, r4
 80097e8:	0029      	movs	r1, r5
 80097ea:	f000 f807 	bl	80097fc <finite>
 80097ee:	e7c4      	b.n	800977a <pow+0x5a>
 80097f0:	2600      	movs	r6, #0
 80097f2:	4f01      	ldr	r7, [pc, #4]	@ (80097f8 <pow+0xd8>)
 80097f4:	e7e5      	b.n	80097c2 <pow+0xa2>
 80097f6:	46c0      	nop			@ (mov r8, r8)
 80097f8:	3ff00000 	.word	0x3ff00000

080097fc <finite>:
 80097fc:	4b02      	ldr	r3, [pc, #8]	@ (8009808 <finite+0xc>)
 80097fe:	0048      	lsls	r0, r1, #1
 8009800:	0840      	lsrs	r0, r0, #1
 8009802:	18c0      	adds	r0, r0, r3
 8009804:	0fc0      	lsrs	r0, r0, #31
 8009806:	4770      	bx	lr
 8009808:	80100000 	.word	0x80100000

0800980c <nan>:
 800980c:	2000      	movs	r0, #0
 800980e:	4901      	ldr	r1, [pc, #4]	@ (8009814 <nan+0x8>)
 8009810:	4770      	bx	lr
 8009812:	46c0      	nop			@ (mov r8, r8)
 8009814:	7ff80000 	.word	0x7ff80000

08009818 <__ieee754_log>:
 8009818:	2380      	movs	r3, #128	@ 0x80
 800981a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800981c:	035b      	lsls	r3, r3, #13
 800981e:	000e      	movs	r6, r1
 8009820:	b08d      	sub	sp, #52	@ 0x34
 8009822:	4299      	cmp	r1, r3
 8009824:	da23      	bge.n	800986e <__ieee754_log+0x56>
 8009826:	004b      	lsls	r3, r1, #1
 8009828:	085b      	lsrs	r3, r3, #1
 800982a:	4303      	orrs	r3, r0
 800982c:	d107      	bne.n	800983e <__ieee754_log+0x26>
 800982e:	2200      	movs	r2, #0
 8009830:	2300      	movs	r3, #0
 8009832:	2000      	movs	r0, #0
 8009834:	49b4      	ldr	r1, [pc, #720]	@ (8009b08 <__ieee754_log+0x2f0>)
 8009836:	f7f7 fd4d 	bl	80012d4 <__aeabi_ddiv>
 800983a:	b00d      	add	sp, #52	@ 0x34
 800983c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800983e:	2900      	cmp	r1, #0
 8009840:	da06      	bge.n	8009850 <__ieee754_log+0x38>
 8009842:	0002      	movs	r2, r0
 8009844:	000b      	movs	r3, r1
 8009846:	f7f8 fc65 	bl	8002114 <__aeabi_dsub>
 800984a:	2200      	movs	r2, #0
 800984c:	2300      	movs	r3, #0
 800984e:	e7f2      	b.n	8009836 <__ieee754_log+0x1e>
 8009850:	4bae      	ldr	r3, [pc, #696]	@ (8009b0c <__ieee754_log+0x2f4>)
 8009852:	2200      	movs	r2, #0
 8009854:	f7f8 f978 	bl	8001b48 <__aeabi_dmul>
 8009858:	2336      	movs	r3, #54	@ 0x36
 800985a:	000e      	movs	r6, r1
 800985c:	425b      	negs	r3, r3
 800985e:	4aac      	ldr	r2, [pc, #688]	@ (8009b10 <__ieee754_log+0x2f8>)
 8009860:	4296      	cmp	r6, r2
 8009862:	dd06      	ble.n	8009872 <__ieee754_log+0x5a>
 8009864:	0002      	movs	r2, r0
 8009866:	000b      	movs	r3, r1
 8009868:	f7f7 f96e 	bl	8000b48 <__aeabi_dadd>
 800986c:	e7e5      	b.n	800983a <__ieee754_log+0x22>
 800986e:	2300      	movs	r3, #0
 8009870:	e7f5      	b.n	800985e <__ieee754_log+0x46>
 8009872:	4ca8      	ldr	r4, [pc, #672]	@ (8009b14 <__ieee754_log+0x2fc>)
 8009874:	1532      	asrs	r2, r6, #20
 8009876:	1912      	adds	r2, r2, r4
 8009878:	0336      	lsls	r6, r6, #12
 800987a:	4ca7      	ldr	r4, [pc, #668]	@ (8009b18 <__ieee754_log+0x300>)
 800987c:	18d2      	adds	r2, r2, r3
 800987e:	0b33      	lsrs	r3, r6, #12
 8009880:	9302      	str	r3, [sp, #8]
 8009882:	191b      	adds	r3, r3, r4
 8009884:	2480      	movs	r4, #128	@ 0x80
 8009886:	0364      	lsls	r4, r4, #13
 8009888:	4023      	ands	r3, r4
 800988a:	4ca4      	ldr	r4, [pc, #656]	@ (8009b1c <__ieee754_log+0x304>)
 800988c:	9d02      	ldr	r5, [sp, #8]
 800988e:	405c      	eors	r4, r3
 8009890:	151b      	asrs	r3, r3, #20
 8009892:	189b      	adds	r3, r3, r2
 8009894:	4325      	orrs	r5, r4
 8009896:	2200      	movs	r2, #0
 8009898:	9300      	str	r3, [sp, #0]
 800989a:	0029      	movs	r1, r5
 800989c:	4b9f      	ldr	r3, [pc, #636]	@ (8009b1c <__ieee754_log+0x304>)
 800989e:	f7f8 fc39 	bl	8002114 <__aeabi_dsub>
 80098a2:	9b02      	ldr	r3, [sp, #8]
 80098a4:	0006      	movs	r6, r0
 80098a6:	3302      	adds	r3, #2
 80098a8:	031b      	lsls	r3, r3, #12
 80098aa:	000f      	movs	r7, r1
 80098ac:	2200      	movs	r2, #0
 80098ae:	0b1b      	lsrs	r3, r3, #12
 80098b0:	2b02      	cmp	r3, #2
 80098b2:	dc64      	bgt.n	800997e <__ieee754_log+0x166>
 80098b4:	2300      	movs	r3, #0
 80098b6:	f7f6 fdc9 	bl	800044c <__aeabi_dcmpeq>
 80098ba:	2800      	cmp	r0, #0
 80098bc:	d019      	beq.n	80098f2 <__ieee754_log+0xda>
 80098be:	9b00      	ldr	r3, [sp, #0]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d100      	bne.n	80098c6 <__ieee754_log+0xae>
 80098c4:	e11c      	b.n	8009b00 <__ieee754_log+0x2e8>
 80098c6:	0018      	movs	r0, r3
 80098c8:	f7f9 f88c 	bl	80029e4 <__aeabi_i2d>
 80098cc:	4a94      	ldr	r2, [pc, #592]	@ (8009b20 <__ieee754_log+0x308>)
 80098ce:	4b95      	ldr	r3, [pc, #596]	@ (8009b24 <__ieee754_log+0x30c>)
 80098d0:	0004      	movs	r4, r0
 80098d2:	000d      	movs	r5, r1
 80098d4:	f7f8 f938 	bl	8001b48 <__aeabi_dmul>
 80098d8:	4a93      	ldr	r2, [pc, #588]	@ (8009b28 <__ieee754_log+0x310>)
 80098da:	0006      	movs	r6, r0
 80098dc:	000f      	movs	r7, r1
 80098de:	4b93      	ldr	r3, [pc, #588]	@ (8009b2c <__ieee754_log+0x314>)
 80098e0:	0020      	movs	r0, r4
 80098e2:	0029      	movs	r1, r5
 80098e4:	f7f8 f930 	bl	8001b48 <__aeabi_dmul>
 80098e8:	0002      	movs	r2, r0
 80098ea:	000b      	movs	r3, r1
 80098ec:	0030      	movs	r0, r6
 80098ee:	0039      	movs	r1, r7
 80098f0:	e7ba      	b.n	8009868 <__ieee754_log+0x50>
 80098f2:	4a8f      	ldr	r2, [pc, #572]	@ (8009b30 <__ieee754_log+0x318>)
 80098f4:	4b8f      	ldr	r3, [pc, #572]	@ (8009b34 <__ieee754_log+0x31c>)
 80098f6:	0030      	movs	r0, r6
 80098f8:	0039      	movs	r1, r7
 80098fa:	f7f8 f925 	bl	8001b48 <__aeabi_dmul>
 80098fe:	0002      	movs	r2, r0
 8009900:	000b      	movs	r3, r1
 8009902:	2000      	movs	r0, #0
 8009904:	498c      	ldr	r1, [pc, #560]	@ (8009b38 <__ieee754_log+0x320>)
 8009906:	f7f8 fc05 	bl	8002114 <__aeabi_dsub>
 800990a:	0032      	movs	r2, r6
 800990c:	0004      	movs	r4, r0
 800990e:	000d      	movs	r5, r1
 8009910:	003b      	movs	r3, r7
 8009912:	0030      	movs	r0, r6
 8009914:	0039      	movs	r1, r7
 8009916:	f7f8 f917 	bl	8001b48 <__aeabi_dmul>
 800991a:	000b      	movs	r3, r1
 800991c:	0002      	movs	r2, r0
 800991e:	0029      	movs	r1, r5
 8009920:	0020      	movs	r0, r4
 8009922:	f7f8 f911 	bl	8001b48 <__aeabi_dmul>
 8009926:	9b00      	ldr	r3, [sp, #0]
 8009928:	9002      	str	r0, [sp, #8]
 800992a:	9103      	str	r1, [sp, #12]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d106      	bne.n	800993e <__ieee754_log+0x126>
 8009930:	0002      	movs	r2, r0
 8009932:	000b      	movs	r3, r1
 8009934:	0030      	movs	r0, r6
 8009936:	0039      	movs	r1, r7
 8009938:	f7f8 fbec 	bl	8002114 <__aeabi_dsub>
 800993c:	e77d      	b.n	800983a <__ieee754_log+0x22>
 800993e:	9800      	ldr	r0, [sp, #0]
 8009940:	f7f9 f850 	bl	80029e4 <__aeabi_i2d>
 8009944:	4a76      	ldr	r2, [pc, #472]	@ (8009b20 <__ieee754_log+0x308>)
 8009946:	4b77      	ldr	r3, [pc, #476]	@ (8009b24 <__ieee754_log+0x30c>)
 8009948:	0004      	movs	r4, r0
 800994a:	000d      	movs	r5, r1
 800994c:	f7f8 f8fc 	bl	8001b48 <__aeabi_dmul>
 8009950:	4a75      	ldr	r2, [pc, #468]	@ (8009b28 <__ieee754_log+0x310>)
 8009952:	9000      	str	r0, [sp, #0]
 8009954:	9101      	str	r1, [sp, #4]
 8009956:	4b75      	ldr	r3, [pc, #468]	@ (8009b2c <__ieee754_log+0x314>)
 8009958:	0020      	movs	r0, r4
 800995a:	0029      	movs	r1, r5
 800995c:	f7f8 f8f4 	bl	8001b48 <__aeabi_dmul>
 8009960:	0002      	movs	r2, r0
 8009962:	000b      	movs	r3, r1
 8009964:	9802      	ldr	r0, [sp, #8]
 8009966:	9903      	ldr	r1, [sp, #12]
 8009968:	f7f8 fbd4 	bl	8002114 <__aeabi_dsub>
 800996c:	0032      	movs	r2, r6
 800996e:	003b      	movs	r3, r7
 8009970:	f7f8 fbd0 	bl	8002114 <__aeabi_dsub>
 8009974:	0002      	movs	r2, r0
 8009976:	000b      	movs	r3, r1
 8009978:	9800      	ldr	r0, [sp, #0]
 800997a:	9901      	ldr	r1, [sp, #4]
 800997c:	e7dc      	b.n	8009938 <__ieee754_log+0x120>
 800997e:	2380      	movs	r3, #128	@ 0x80
 8009980:	05db      	lsls	r3, r3, #23
 8009982:	f7f7 f8e1 	bl	8000b48 <__aeabi_dadd>
 8009986:	0002      	movs	r2, r0
 8009988:	000b      	movs	r3, r1
 800998a:	0030      	movs	r0, r6
 800998c:	0039      	movs	r1, r7
 800998e:	f7f7 fca1 	bl	80012d4 <__aeabi_ddiv>
 8009992:	9004      	str	r0, [sp, #16]
 8009994:	9105      	str	r1, [sp, #20]
 8009996:	9800      	ldr	r0, [sp, #0]
 8009998:	f7f9 f824 	bl	80029e4 <__aeabi_i2d>
 800999c:	9a04      	ldr	r2, [sp, #16]
 800999e:	9b05      	ldr	r3, [sp, #20]
 80099a0:	9006      	str	r0, [sp, #24]
 80099a2:	9107      	str	r1, [sp, #28]
 80099a4:	0010      	movs	r0, r2
 80099a6:	0019      	movs	r1, r3
 80099a8:	f7f8 f8ce 	bl	8001b48 <__aeabi_dmul>
 80099ac:	4a63      	ldr	r2, [pc, #396]	@ (8009b3c <__ieee754_log+0x324>)
 80099ae:	9b02      	ldr	r3, [sp, #8]
 80099b0:	4694      	mov	ip, r2
 80099b2:	4463      	add	r3, ip
 80099b4:	0002      	movs	r2, r0
 80099b6:	930b      	str	r3, [sp, #44]	@ 0x2c
 80099b8:	000b      	movs	r3, r1
 80099ba:	9008      	str	r0, [sp, #32]
 80099bc:	9109      	str	r1, [sp, #36]	@ 0x24
 80099be:	f7f8 f8c3 	bl	8001b48 <__aeabi_dmul>
 80099c2:	0004      	movs	r4, r0
 80099c4:	000d      	movs	r5, r1
 80099c6:	4a5e      	ldr	r2, [pc, #376]	@ (8009b40 <__ieee754_log+0x328>)
 80099c8:	4b5e      	ldr	r3, [pc, #376]	@ (8009b44 <__ieee754_log+0x32c>)
 80099ca:	f7f8 f8bd 	bl	8001b48 <__aeabi_dmul>
 80099ce:	4a5e      	ldr	r2, [pc, #376]	@ (8009b48 <__ieee754_log+0x330>)
 80099d0:	4b5e      	ldr	r3, [pc, #376]	@ (8009b4c <__ieee754_log+0x334>)
 80099d2:	f7f7 f8b9 	bl	8000b48 <__aeabi_dadd>
 80099d6:	0022      	movs	r2, r4
 80099d8:	002b      	movs	r3, r5
 80099da:	f7f8 f8b5 	bl	8001b48 <__aeabi_dmul>
 80099de:	4a5c      	ldr	r2, [pc, #368]	@ (8009b50 <__ieee754_log+0x338>)
 80099e0:	4b5c      	ldr	r3, [pc, #368]	@ (8009b54 <__ieee754_log+0x33c>)
 80099e2:	f7f7 f8b1 	bl	8000b48 <__aeabi_dadd>
 80099e6:	0022      	movs	r2, r4
 80099e8:	002b      	movs	r3, r5
 80099ea:	f7f8 f8ad 	bl	8001b48 <__aeabi_dmul>
 80099ee:	4a5a      	ldr	r2, [pc, #360]	@ (8009b58 <__ieee754_log+0x340>)
 80099f0:	4b5a      	ldr	r3, [pc, #360]	@ (8009b5c <__ieee754_log+0x344>)
 80099f2:	f7f7 f8a9 	bl	8000b48 <__aeabi_dadd>
 80099f6:	9a08      	ldr	r2, [sp, #32]
 80099f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099fa:	f7f8 f8a5 	bl	8001b48 <__aeabi_dmul>
 80099fe:	4a58      	ldr	r2, [pc, #352]	@ (8009b60 <__ieee754_log+0x348>)
 8009a00:	9008      	str	r0, [sp, #32]
 8009a02:	9109      	str	r1, [sp, #36]	@ 0x24
 8009a04:	4b57      	ldr	r3, [pc, #348]	@ (8009b64 <__ieee754_log+0x34c>)
 8009a06:	0020      	movs	r0, r4
 8009a08:	0029      	movs	r1, r5
 8009a0a:	f7f8 f89d 	bl	8001b48 <__aeabi_dmul>
 8009a0e:	4a56      	ldr	r2, [pc, #344]	@ (8009b68 <__ieee754_log+0x350>)
 8009a10:	4b56      	ldr	r3, [pc, #344]	@ (8009b6c <__ieee754_log+0x354>)
 8009a12:	f7f7 f899 	bl	8000b48 <__aeabi_dadd>
 8009a16:	0022      	movs	r2, r4
 8009a18:	002b      	movs	r3, r5
 8009a1a:	f7f8 f895 	bl	8001b48 <__aeabi_dmul>
 8009a1e:	4a54      	ldr	r2, [pc, #336]	@ (8009b70 <__ieee754_log+0x358>)
 8009a20:	4b54      	ldr	r3, [pc, #336]	@ (8009b74 <__ieee754_log+0x35c>)
 8009a22:	f7f7 f891 	bl	8000b48 <__aeabi_dadd>
 8009a26:	0022      	movs	r2, r4
 8009a28:	002b      	movs	r3, r5
 8009a2a:	f7f8 f88d 	bl	8001b48 <__aeabi_dmul>
 8009a2e:	0002      	movs	r2, r0
 8009a30:	000b      	movs	r3, r1
 8009a32:	9808      	ldr	r0, [sp, #32]
 8009a34:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009a36:	f7f7 f887 	bl	8000b48 <__aeabi_dadd>
 8009a3a:	9a02      	ldr	r2, [sp, #8]
 8009a3c:	4b4e      	ldr	r3, [pc, #312]	@ (8009b78 <__ieee754_log+0x360>)
 8009a3e:	0004      	movs	r4, r0
 8009a40:	1a9b      	subs	r3, r3, r2
 8009a42:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009a44:	000d      	movs	r5, r1
 8009a46:	4313      	orrs	r3, r2
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	dd34      	ble.n	8009ab6 <__ieee754_log+0x29e>
 8009a4c:	2200      	movs	r2, #0
 8009a4e:	4b3a      	ldr	r3, [pc, #232]	@ (8009b38 <__ieee754_log+0x320>)
 8009a50:	0030      	movs	r0, r6
 8009a52:	0039      	movs	r1, r7
 8009a54:	f7f8 f878 	bl	8001b48 <__aeabi_dmul>
 8009a58:	0032      	movs	r2, r6
 8009a5a:	003b      	movs	r3, r7
 8009a5c:	f7f8 f874 	bl	8001b48 <__aeabi_dmul>
 8009a60:	0002      	movs	r2, r0
 8009a62:	000b      	movs	r3, r1
 8009a64:	9002      	str	r0, [sp, #8]
 8009a66:	9103      	str	r1, [sp, #12]
 8009a68:	0020      	movs	r0, r4
 8009a6a:	0029      	movs	r1, r5
 8009a6c:	f7f7 f86c 	bl	8000b48 <__aeabi_dadd>
 8009a70:	9a04      	ldr	r2, [sp, #16]
 8009a72:	9b05      	ldr	r3, [sp, #20]
 8009a74:	f7f8 f868 	bl	8001b48 <__aeabi_dmul>
 8009a78:	9b00      	ldr	r3, [sp, #0]
 8009a7a:	0004      	movs	r4, r0
 8009a7c:	000d      	movs	r5, r1
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d106      	bne.n	8009a90 <__ieee754_log+0x278>
 8009a82:	0002      	movs	r2, r0
 8009a84:	000b      	movs	r3, r1
 8009a86:	9802      	ldr	r0, [sp, #8]
 8009a88:	9903      	ldr	r1, [sp, #12]
 8009a8a:	f7f8 fb43 	bl	8002114 <__aeabi_dsub>
 8009a8e:	e74f      	b.n	8009930 <__ieee754_log+0x118>
 8009a90:	4a23      	ldr	r2, [pc, #140]	@ (8009b20 <__ieee754_log+0x308>)
 8009a92:	4b24      	ldr	r3, [pc, #144]	@ (8009b24 <__ieee754_log+0x30c>)
 8009a94:	9806      	ldr	r0, [sp, #24]
 8009a96:	9907      	ldr	r1, [sp, #28]
 8009a98:	f7f8 f856 	bl	8001b48 <__aeabi_dmul>
 8009a9c:	4a22      	ldr	r2, [pc, #136]	@ (8009b28 <__ieee754_log+0x310>)
 8009a9e:	9000      	str	r0, [sp, #0]
 8009aa0:	9101      	str	r1, [sp, #4]
 8009aa2:	9806      	ldr	r0, [sp, #24]
 8009aa4:	9907      	ldr	r1, [sp, #28]
 8009aa6:	4b21      	ldr	r3, [pc, #132]	@ (8009b2c <__ieee754_log+0x314>)
 8009aa8:	f7f8 f84e 	bl	8001b48 <__aeabi_dmul>
 8009aac:	0022      	movs	r2, r4
 8009aae:	002b      	movs	r3, r5
 8009ab0:	f7f7 f84a 	bl	8000b48 <__aeabi_dadd>
 8009ab4:	e754      	b.n	8009960 <__ieee754_log+0x148>
 8009ab6:	0002      	movs	r2, r0
 8009ab8:	000b      	movs	r3, r1
 8009aba:	0030      	movs	r0, r6
 8009abc:	0039      	movs	r1, r7
 8009abe:	f7f8 fb29 	bl	8002114 <__aeabi_dsub>
 8009ac2:	9a04      	ldr	r2, [sp, #16]
 8009ac4:	9b05      	ldr	r3, [sp, #20]
 8009ac6:	f7f8 f83f 	bl	8001b48 <__aeabi_dmul>
 8009aca:	9b00      	ldr	r3, [sp, #0]
 8009acc:	0004      	movs	r4, r0
 8009ace:	000d      	movs	r5, r1
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d102      	bne.n	8009ada <__ieee754_log+0x2c2>
 8009ad4:	0002      	movs	r2, r0
 8009ad6:	000b      	movs	r3, r1
 8009ad8:	e72c      	b.n	8009934 <__ieee754_log+0x11c>
 8009ada:	4a11      	ldr	r2, [pc, #68]	@ (8009b20 <__ieee754_log+0x308>)
 8009adc:	4b11      	ldr	r3, [pc, #68]	@ (8009b24 <__ieee754_log+0x30c>)
 8009ade:	9806      	ldr	r0, [sp, #24]
 8009ae0:	9907      	ldr	r1, [sp, #28]
 8009ae2:	f7f8 f831 	bl	8001b48 <__aeabi_dmul>
 8009ae6:	4a10      	ldr	r2, [pc, #64]	@ (8009b28 <__ieee754_log+0x310>)
 8009ae8:	9000      	str	r0, [sp, #0]
 8009aea:	9101      	str	r1, [sp, #4]
 8009aec:	9806      	ldr	r0, [sp, #24]
 8009aee:	9907      	ldr	r1, [sp, #28]
 8009af0:	4b0e      	ldr	r3, [pc, #56]	@ (8009b2c <__ieee754_log+0x314>)
 8009af2:	f7f8 f829 	bl	8001b48 <__aeabi_dmul>
 8009af6:	0002      	movs	r2, r0
 8009af8:	000b      	movs	r3, r1
 8009afa:	0020      	movs	r0, r4
 8009afc:	0029      	movs	r1, r5
 8009afe:	e733      	b.n	8009968 <__ieee754_log+0x150>
 8009b00:	2000      	movs	r0, #0
 8009b02:	2100      	movs	r1, #0
 8009b04:	e699      	b.n	800983a <__ieee754_log+0x22>
 8009b06:	46c0      	nop			@ (mov r8, r8)
 8009b08:	c3500000 	.word	0xc3500000
 8009b0c:	43500000 	.word	0x43500000
 8009b10:	7fefffff 	.word	0x7fefffff
 8009b14:	fffffc01 	.word	0xfffffc01
 8009b18:	00095f64 	.word	0x00095f64
 8009b1c:	3ff00000 	.word	0x3ff00000
 8009b20:	fee00000 	.word	0xfee00000
 8009b24:	3fe62e42 	.word	0x3fe62e42
 8009b28:	35793c76 	.word	0x35793c76
 8009b2c:	3dea39ef 	.word	0x3dea39ef
 8009b30:	55555555 	.word	0x55555555
 8009b34:	3fd55555 	.word	0x3fd55555
 8009b38:	3fe00000 	.word	0x3fe00000
 8009b3c:	fff9eb86 	.word	0xfff9eb86
 8009b40:	df3e5244 	.word	0xdf3e5244
 8009b44:	3fc2f112 	.word	0x3fc2f112
 8009b48:	96cb03de 	.word	0x96cb03de
 8009b4c:	3fc74664 	.word	0x3fc74664
 8009b50:	94229359 	.word	0x94229359
 8009b54:	3fd24924 	.word	0x3fd24924
 8009b58:	55555593 	.word	0x55555593
 8009b5c:	3fe55555 	.word	0x3fe55555
 8009b60:	d078c69f 	.word	0xd078c69f
 8009b64:	3fc39a09 	.word	0x3fc39a09
 8009b68:	1d8e78af 	.word	0x1d8e78af
 8009b6c:	3fcc71c5 	.word	0x3fcc71c5
 8009b70:	9997fa04 	.word	0x9997fa04
 8009b74:	3fd99999 	.word	0x3fd99999
 8009b78:	0006b851 	.word	0x0006b851

08009b7c <__ieee754_pow>:
 8009b7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b7e:	b095      	sub	sp, #84	@ 0x54
 8009b80:	9204      	str	r2, [sp, #16]
 8009b82:	9305      	str	r3, [sp, #20]
 8009b84:	9b04      	ldr	r3, [sp, #16]
 8009b86:	9f05      	ldr	r7, [sp, #20]
 8009b88:	001a      	movs	r2, r3
 8009b8a:	007d      	lsls	r5, r7, #1
 8009b8c:	086d      	lsrs	r5, r5, #1
 8009b8e:	9002      	str	r0, [sp, #8]
 8009b90:	9103      	str	r1, [sp, #12]
 8009b92:	432a      	orrs	r2, r5
 8009b94:	d11a      	bne.n	8009bcc <__ieee754_pow+0x50>
 8009b96:	2180      	movs	r1, #128	@ 0x80
 8009b98:	9a02      	ldr	r2, [sp, #8]
 8009b9a:	9803      	ldr	r0, [sp, #12]
 8009b9c:	0309      	lsls	r1, r1, #12
 8009b9e:	4048      	eors	r0, r1
 8009ba0:	0003      	movs	r3, r0
 8009ba2:	1892      	adds	r2, r2, r2
 8009ba4:	415b      	adcs	r3, r3
 8009ba6:	4996      	ldr	r1, [pc, #600]	@ (8009e00 <__ieee754_pow+0x284>)
 8009ba8:	428b      	cmp	r3, r1
 8009baa:	d806      	bhi.n	8009bba <__ieee754_pow+0x3e>
 8009bac:	d001      	beq.n	8009bb2 <__ieee754_pow+0x36>
 8009bae:	f000 fcce 	bl	800a54e <__ieee754_pow+0x9d2>
 8009bb2:	2a00      	cmp	r2, #0
 8009bb4:	d101      	bne.n	8009bba <__ieee754_pow+0x3e>
 8009bb6:	f000 fcca 	bl	800a54e <__ieee754_pow+0x9d2>
 8009bba:	9a04      	ldr	r2, [sp, #16]
 8009bbc:	9b05      	ldr	r3, [sp, #20]
 8009bbe:	9802      	ldr	r0, [sp, #8]
 8009bc0:	9903      	ldr	r1, [sp, #12]
 8009bc2:	f7f6 ffc1 	bl	8000b48 <__aeabi_dadd>
 8009bc6:	9000      	str	r0, [sp, #0]
 8009bc8:	9101      	str	r1, [sp, #4]
 8009bca:	e08e      	b.n	8009cea <__ieee754_pow+0x16e>
 8009bcc:	9a03      	ldr	r2, [sp, #12]
 8009bce:	9206      	str	r2, [sp, #24]
 8009bd0:	9a02      	ldr	r2, [sp, #8]
 8009bd2:	920a      	str	r2, [sp, #40]	@ 0x28
 8009bd4:	9a03      	ldr	r2, [sp, #12]
 8009bd6:	0054      	lsls	r4, r2, #1
 8009bd8:	4a8a      	ldr	r2, [pc, #552]	@ (8009e04 <__ieee754_pow+0x288>)
 8009bda:	0864      	lsrs	r4, r4, #1
 8009bdc:	4294      	cmp	r4, r2
 8009bde:	d80e      	bhi.n	8009bfe <__ieee754_pow+0x82>
 8009be0:	d105      	bne.n	8009bee <__ieee754_pow+0x72>
 8009be2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009be4:	2a00      	cmp	r2, #0
 8009be6:	d1e8      	bne.n	8009bba <__ieee754_pow+0x3e>
 8009be8:	42a5      	cmp	r5, r4
 8009bea:	d8e6      	bhi.n	8009bba <__ieee754_pow+0x3e>
 8009bec:	e002      	b.n	8009bf4 <__ieee754_pow+0x78>
 8009bee:	4a85      	ldr	r2, [pc, #532]	@ (8009e04 <__ieee754_pow+0x288>)
 8009bf0:	4295      	cmp	r5, r2
 8009bf2:	d804      	bhi.n	8009bfe <__ieee754_pow+0x82>
 8009bf4:	4a83      	ldr	r2, [pc, #524]	@ (8009e04 <__ieee754_pow+0x288>)
 8009bf6:	4295      	cmp	r5, r2
 8009bf8:	d10c      	bne.n	8009c14 <__ieee754_pow+0x98>
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d00a      	beq.n	8009c14 <__ieee754_pow+0x98>
 8009bfe:	4a82      	ldr	r2, [pc, #520]	@ (8009e08 <__ieee754_pow+0x28c>)
 8009c00:	9b03      	ldr	r3, [sp, #12]
 8009c02:	189b      	adds	r3, r3, r2
 8009c04:	9a02      	ldr	r2, [sp, #8]
 8009c06:	4313      	orrs	r3, r2
 8009c08:	d1d7      	bne.n	8009bba <__ieee754_pow+0x3e>
 8009c0a:	2180      	movs	r1, #128	@ 0x80
 8009c0c:	9a04      	ldr	r2, [sp, #16]
 8009c0e:	9805      	ldr	r0, [sp, #20]
 8009c10:	0309      	lsls	r1, r1, #12
 8009c12:	e7c4      	b.n	8009b9e <__ieee754_pow+0x22>
 8009c14:	2600      	movs	r6, #0
 8009c16:	9a06      	ldr	r2, [sp, #24]
 8009c18:	9408      	str	r4, [sp, #32]
 8009c1a:	42b2      	cmp	r2, r6
 8009c1c:	da42      	bge.n	8009ca4 <__ieee754_pow+0x128>
 8009c1e:	4a7b      	ldr	r2, [pc, #492]	@ (8009e0c <__ieee754_pow+0x290>)
 8009c20:	4295      	cmp	r5, r2
 8009c22:	d83e      	bhi.n	8009ca2 <__ieee754_pow+0x126>
 8009c24:	4a7a      	ldr	r2, [pc, #488]	@ (8009e10 <__ieee754_pow+0x294>)
 8009c26:	4295      	cmp	r5, r2
 8009c28:	d910      	bls.n	8009c4c <__ieee754_pow+0xd0>
 8009c2a:	497a      	ldr	r1, [pc, #488]	@ (8009e14 <__ieee754_pow+0x298>)
 8009c2c:	152a      	asrs	r2, r5, #20
 8009c2e:	1852      	adds	r2, r2, r1
 8009c30:	2a14      	cmp	r2, #20
 8009c32:	dd18      	ble.n	8009c66 <__ieee754_pow+0xea>
 8009c34:	2134      	movs	r1, #52	@ 0x34
 8009c36:	1a89      	subs	r1, r1, r2
 8009c38:	9a04      	ldr	r2, [sp, #16]
 8009c3a:	40ca      	lsrs	r2, r1
 8009c3c:	0010      	movs	r0, r2
 8009c3e:	4088      	lsls	r0, r1
 8009c40:	4298      	cmp	r0, r3
 8009c42:	d103      	bne.n	8009c4c <__ieee754_pow+0xd0>
 8009c44:	2101      	movs	r1, #1
 8009c46:	3602      	adds	r6, #2
 8009c48:	400a      	ands	r2, r1
 8009c4a:	1ab6      	subs	r6, r6, r2
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d15b      	bne.n	8009d08 <__ieee754_pow+0x18c>
 8009c50:	2380      	movs	r3, #128	@ 0x80
 8009c52:	05db      	lsls	r3, r3, #23
 8009c54:	429f      	cmp	r7, r3
 8009c56:	d14c      	bne.n	8009cf2 <__ieee754_pow+0x176>
 8009c58:	9a02      	ldr	r2, [sp, #8]
 8009c5a:	9b03      	ldr	r3, [sp, #12]
 8009c5c:	0010      	movs	r0, r2
 8009c5e:	0019      	movs	r1, r3
 8009c60:	f7f7 ff72 	bl	8001b48 <__aeabi_dmul>
 8009c64:	e7af      	b.n	8009bc6 <__ieee754_pow+0x4a>
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d14e      	bne.n	8009d08 <__ieee754_pow+0x18c>
 8009c6a:	3314      	adds	r3, #20
 8009c6c:	1a9a      	subs	r2, r3, r2
 8009c6e:	002b      	movs	r3, r5
 8009c70:	4113      	asrs	r3, r2
 8009c72:	0019      	movs	r1, r3
 8009c74:	4091      	lsls	r1, r2
 8009c76:	42a9      	cmp	r1, r5
 8009c78:	d103      	bne.n	8009c82 <__ieee754_pow+0x106>
 8009c7a:	2201      	movs	r2, #1
 8009c7c:	2602      	movs	r6, #2
 8009c7e:	4013      	ands	r3, r2
 8009c80:	1af6      	subs	r6, r6, r3
 8009c82:	4b65      	ldr	r3, [pc, #404]	@ (8009e18 <__ieee754_pow+0x29c>)
 8009c84:	429d      	cmp	r5, r3
 8009c86:	d1e3      	bne.n	8009c50 <__ieee754_pow+0xd4>
 8009c88:	9b02      	ldr	r3, [sp, #8]
 8009c8a:	9c03      	ldr	r4, [sp, #12]
 8009c8c:	9300      	str	r3, [sp, #0]
 8009c8e:	9401      	str	r4, [sp, #4]
 8009c90:	2f00      	cmp	r7, #0
 8009c92:	da2a      	bge.n	8009cea <__ieee754_pow+0x16e>
 8009c94:	001a      	movs	r2, r3
 8009c96:	2000      	movs	r0, #0
 8009c98:	0023      	movs	r3, r4
 8009c9a:	495f      	ldr	r1, [pc, #380]	@ (8009e18 <__ieee754_pow+0x29c>)
 8009c9c:	f7f7 fb1a 	bl	80012d4 <__aeabi_ddiv>
 8009ca0:	e791      	b.n	8009bc6 <__ieee754_pow+0x4a>
 8009ca2:	2602      	movs	r6, #2
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d12f      	bne.n	8009d08 <__ieee754_pow+0x18c>
 8009ca8:	4b56      	ldr	r3, [pc, #344]	@ (8009e04 <__ieee754_pow+0x288>)
 8009caa:	429d      	cmp	r5, r3
 8009cac:	d1e9      	bne.n	8009c82 <__ieee754_pow+0x106>
 8009cae:	4b56      	ldr	r3, [pc, #344]	@ (8009e08 <__ieee754_pow+0x28c>)
 8009cb0:	9a02      	ldr	r2, [sp, #8]
 8009cb2:	18e3      	adds	r3, r4, r3
 8009cb4:	4313      	orrs	r3, r2
 8009cb6:	d101      	bne.n	8009cbc <__ieee754_pow+0x140>
 8009cb8:	f000 fc49 	bl	800a54e <__ieee754_pow+0x9d2>
 8009cbc:	4b54      	ldr	r3, [pc, #336]	@ (8009e10 <__ieee754_pow+0x294>)
 8009cbe:	429c      	cmp	r4, r3
 8009cc0:	d909      	bls.n	8009cd6 <__ieee754_pow+0x15a>
 8009cc2:	9b04      	ldr	r3, [sp, #16]
 8009cc4:	9c05      	ldr	r4, [sp, #20]
 8009cc6:	9300      	str	r3, [sp, #0]
 8009cc8:	9401      	str	r4, [sp, #4]
 8009cca:	2f00      	cmp	r7, #0
 8009ccc:	da0d      	bge.n	8009cea <__ieee754_pow+0x16e>
 8009cce:	2300      	movs	r3, #0
 8009cd0:	2400      	movs	r4, #0
 8009cd2:	f000 fc3e 	bl	800a552 <__ieee754_pow+0x9d6>
 8009cd6:	2f00      	cmp	r7, #0
 8009cd8:	daf9      	bge.n	8009cce <__ieee754_pow+0x152>
 8009cda:	2280      	movs	r2, #128	@ 0x80
 8009cdc:	0612      	lsls	r2, r2, #24
 8009cde:	4694      	mov	ip, r2
 8009ce0:	9b04      	ldr	r3, [sp, #16]
 8009ce2:	9300      	str	r3, [sp, #0]
 8009ce4:	9b05      	ldr	r3, [sp, #20]
 8009ce6:	4463      	add	r3, ip
 8009ce8:	9301      	str	r3, [sp, #4]
 8009cea:	9800      	ldr	r0, [sp, #0]
 8009cec:	9901      	ldr	r1, [sp, #4]
 8009cee:	b015      	add	sp, #84	@ 0x54
 8009cf0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009cf2:	4b4a      	ldr	r3, [pc, #296]	@ (8009e1c <__ieee754_pow+0x2a0>)
 8009cf4:	429f      	cmp	r7, r3
 8009cf6:	d107      	bne.n	8009d08 <__ieee754_pow+0x18c>
 8009cf8:	9b06      	ldr	r3, [sp, #24]
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	db04      	blt.n	8009d08 <__ieee754_pow+0x18c>
 8009cfe:	9802      	ldr	r0, [sp, #8]
 8009d00:	9903      	ldr	r1, [sp, #12]
 8009d02:	f000 fcf1 	bl	800a6e8 <__ieee754_sqrt>
 8009d06:	e75e      	b.n	8009bc6 <__ieee754_pow+0x4a>
 8009d08:	9802      	ldr	r0, [sp, #8]
 8009d0a:	9903      	ldr	r1, [sp, #12]
 8009d0c:	f000 fc4e 	bl	800a5ac <fabs>
 8009d10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d12:	9000      	str	r0, [sp, #0]
 8009d14:	9101      	str	r1, [sp, #4]
 8009d16:	2b00      	cmp	r3, #0
 8009d18:	d12c      	bne.n	8009d74 <__ieee754_pow+0x1f8>
 8009d1a:	9b03      	ldr	r3, [sp, #12]
 8009d1c:	4a3e      	ldr	r2, [pc, #248]	@ (8009e18 <__ieee754_pow+0x29c>)
 8009d1e:	009b      	lsls	r3, r3, #2
 8009d20:	089b      	lsrs	r3, r3, #2
 8009d22:	4293      	cmp	r3, r2
 8009d24:	d001      	beq.n	8009d2a <__ieee754_pow+0x1ae>
 8009d26:	2c00      	cmp	r4, #0
 8009d28:	d124      	bne.n	8009d74 <__ieee754_pow+0x1f8>
 8009d2a:	2f00      	cmp	r7, #0
 8009d2c:	da07      	bge.n	8009d3e <__ieee754_pow+0x1c2>
 8009d2e:	9a00      	ldr	r2, [sp, #0]
 8009d30:	9b01      	ldr	r3, [sp, #4]
 8009d32:	2000      	movs	r0, #0
 8009d34:	4938      	ldr	r1, [pc, #224]	@ (8009e18 <__ieee754_pow+0x29c>)
 8009d36:	f7f7 facd 	bl	80012d4 <__aeabi_ddiv>
 8009d3a:	9000      	str	r0, [sp, #0]
 8009d3c:	9101      	str	r1, [sp, #4]
 8009d3e:	9b06      	ldr	r3, [sp, #24]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	dad2      	bge.n	8009cea <__ieee754_pow+0x16e>
 8009d44:	4b30      	ldr	r3, [pc, #192]	@ (8009e08 <__ieee754_pow+0x28c>)
 8009d46:	18e4      	adds	r4, r4, r3
 8009d48:	4334      	orrs	r4, r6
 8009d4a:	d108      	bne.n	8009d5e <__ieee754_pow+0x1e2>
 8009d4c:	9a00      	ldr	r2, [sp, #0]
 8009d4e:	9b01      	ldr	r3, [sp, #4]
 8009d50:	0010      	movs	r0, r2
 8009d52:	0019      	movs	r1, r3
 8009d54:	f7f8 f9de 	bl	8002114 <__aeabi_dsub>
 8009d58:	0002      	movs	r2, r0
 8009d5a:	000b      	movs	r3, r1
 8009d5c:	e79e      	b.n	8009c9c <__ieee754_pow+0x120>
 8009d5e:	2e01      	cmp	r6, #1
 8009d60:	d1c3      	bne.n	8009cea <__ieee754_pow+0x16e>
 8009d62:	9800      	ldr	r0, [sp, #0]
 8009d64:	2180      	movs	r1, #128	@ 0x80
 8009d66:	0002      	movs	r2, r0
 8009d68:	9801      	ldr	r0, [sp, #4]
 8009d6a:	0609      	lsls	r1, r1, #24
 8009d6c:	1843      	adds	r3, r0, r1
 8009d6e:	9200      	str	r2, [sp, #0]
 8009d70:	9301      	str	r3, [sp, #4]
 8009d72:	e7ba      	b.n	8009cea <__ieee754_pow+0x16e>
 8009d74:	9b03      	ldr	r3, [sp, #12]
 8009d76:	0fdb      	lsrs	r3, r3, #31
 8009d78:	3b01      	subs	r3, #1
 8009d7a:	001a      	movs	r2, r3
 8009d7c:	4332      	orrs	r2, r6
 8009d7e:	d102      	bne.n	8009d86 <__ieee754_pow+0x20a>
 8009d80:	9a02      	ldr	r2, [sp, #8]
 8009d82:	9b03      	ldr	r3, [sp, #12]
 8009d84:	e7e4      	b.n	8009d50 <__ieee754_pow+0x1d4>
 8009d86:	3e01      	subs	r6, #1
 8009d88:	2200      	movs	r2, #0
 8009d8a:	431e      	orrs	r6, r3
 8009d8c:	d013      	beq.n	8009db6 <__ieee754_pow+0x23a>
 8009d8e:	4b22      	ldr	r3, [pc, #136]	@ (8009e18 <__ieee754_pow+0x29c>)
 8009d90:	9206      	str	r2, [sp, #24]
 8009d92:	9307      	str	r3, [sp, #28]
 8009d94:	2384      	movs	r3, #132	@ 0x84
 8009d96:	05db      	lsls	r3, r3, #23
 8009d98:	429d      	cmp	r5, r3
 8009d9a:	d800      	bhi.n	8009d9e <__ieee754_pow+0x222>
 8009d9c:	e0fa      	b.n	8009f94 <__ieee754_pow+0x418>
 8009d9e:	4b20      	ldr	r3, [pc, #128]	@ (8009e20 <__ieee754_pow+0x2a4>)
 8009da0:	429d      	cmp	r5, r3
 8009da2:	d910      	bls.n	8009dc6 <__ieee754_pow+0x24a>
 8009da4:	4b1a      	ldr	r3, [pc, #104]	@ (8009e10 <__ieee754_pow+0x294>)
 8009da6:	429c      	cmp	r4, r3
 8009da8:	d807      	bhi.n	8009dba <__ieee754_pow+0x23e>
 8009daa:	2f00      	cmp	r7, #0
 8009dac:	da07      	bge.n	8009dbe <__ieee754_pow+0x242>
 8009dae:	2000      	movs	r0, #0
 8009db0:	f000 fc92 	bl	800a6d8 <__math_oflow>
 8009db4:	e707      	b.n	8009bc6 <__ieee754_pow+0x4a>
 8009db6:	4b1b      	ldr	r3, [pc, #108]	@ (8009e24 <__ieee754_pow+0x2a8>)
 8009db8:	e7ea      	b.n	8009d90 <__ieee754_pow+0x214>
 8009dba:	2f00      	cmp	r7, #0
 8009dbc:	dcf7      	bgt.n	8009dae <__ieee754_pow+0x232>
 8009dbe:	2000      	movs	r0, #0
 8009dc0:	f000 fc83 	bl	800a6ca <__math_uflow>
 8009dc4:	e6ff      	b.n	8009bc6 <__ieee754_pow+0x4a>
 8009dc6:	4b18      	ldr	r3, [pc, #96]	@ (8009e28 <__ieee754_pow+0x2ac>)
 8009dc8:	429c      	cmp	r4, r3
 8009dca:	d80a      	bhi.n	8009de2 <__ieee754_pow+0x266>
 8009dcc:	9806      	ldr	r0, [sp, #24]
 8009dce:	9907      	ldr	r1, [sp, #28]
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	f7f6 fb40 	bl	8000458 <__aeabi_dcmplt>
 8009dd8:	1e43      	subs	r3, r0, #1
 8009dda:	4198      	sbcs	r0, r3
 8009ddc:	2f00      	cmp	r7, #0
 8009dde:	daef      	bge.n	8009dc0 <__ieee754_pow+0x244>
 8009de0:	e7e6      	b.n	8009db0 <__ieee754_pow+0x234>
 8009de2:	4b0d      	ldr	r3, [pc, #52]	@ (8009e18 <__ieee754_pow+0x29c>)
 8009de4:	2200      	movs	r2, #0
 8009de6:	429c      	cmp	r4, r3
 8009de8:	d920      	bls.n	8009e2c <__ieee754_pow+0x2b0>
 8009dea:	9806      	ldr	r0, [sp, #24]
 8009dec:	9907      	ldr	r1, [sp, #28]
 8009dee:	2300      	movs	r3, #0
 8009df0:	f7f6 fb32 	bl	8000458 <__aeabi_dcmplt>
 8009df4:	1e43      	subs	r3, r0, #1
 8009df6:	4198      	sbcs	r0, r3
 8009df8:	2f00      	cmp	r7, #0
 8009dfa:	dcd9      	bgt.n	8009db0 <__ieee754_pow+0x234>
 8009dfc:	e7e0      	b.n	8009dc0 <__ieee754_pow+0x244>
 8009dfe:	46c0      	nop			@ (mov r8, r8)
 8009e00:	fff00000 	.word	0xfff00000
 8009e04:	7ff00000 	.word	0x7ff00000
 8009e08:	c0100000 	.word	0xc0100000
 8009e0c:	433fffff 	.word	0x433fffff
 8009e10:	3fefffff 	.word	0x3fefffff
 8009e14:	fffffc01 	.word	0xfffffc01
 8009e18:	3ff00000 	.word	0x3ff00000
 8009e1c:	3fe00000 	.word	0x3fe00000
 8009e20:	43f00000 	.word	0x43f00000
 8009e24:	bff00000 	.word	0xbff00000
 8009e28:	3feffffe 	.word	0x3feffffe
 8009e2c:	9800      	ldr	r0, [sp, #0]
 8009e2e:	9901      	ldr	r1, [sp, #4]
 8009e30:	4b4d      	ldr	r3, [pc, #308]	@ (8009f68 <__ieee754_pow+0x3ec>)
 8009e32:	f7f8 f96f 	bl	8002114 <__aeabi_dsub>
 8009e36:	22c0      	movs	r2, #192	@ 0xc0
 8009e38:	4b4c      	ldr	r3, [pc, #304]	@ (8009f6c <__ieee754_pow+0x3f0>)
 8009e3a:	05d2      	lsls	r2, r2, #23
 8009e3c:	0006      	movs	r6, r0
 8009e3e:	000f      	movs	r7, r1
 8009e40:	f7f7 fe82 	bl	8001b48 <__aeabi_dmul>
 8009e44:	4a4a      	ldr	r2, [pc, #296]	@ (8009f70 <__ieee754_pow+0x3f4>)
 8009e46:	9002      	str	r0, [sp, #8]
 8009e48:	9103      	str	r1, [sp, #12]
 8009e4a:	4b4a      	ldr	r3, [pc, #296]	@ (8009f74 <__ieee754_pow+0x3f8>)
 8009e4c:	0030      	movs	r0, r6
 8009e4e:	0039      	movs	r1, r7
 8009e50:	f7f7 fe7a 	bl	8001b48 <__aeabi_dmul>
 8009e54:	2200      	movs	r2, #0
 8009e56:	9000      	str	r0, [sp, #0]
 8009e58:	9101      	str	r1, [sp, #4]
 8009e5a:	4b47      	ldr	r3, [pc, #284]	@ (8009f78 <__ieee754_pow+0x3fc>)
 8009e5c:	0030      	movs	r0, r6
 8009e5e:	0039      	movs	r1, r7
 8009e60:	f7f7 fe72 	bl	8001b48 <__aeabi_dmul>
 8009e64:	0002      	movs	r2, r0
 8009e66:	000b      	movs	r3, r1
 8009e68:	4844      	ldr	r0, [pc, #272]	@ (8009f7c <__ieee754_pow+0x400>)
 8009e6a:	4945      	ldr	r1, [pc, #276]	@ (8009f80 <__ieee754_pow+0x404>)
 8009e6c:	f7f8 f952 	bl	8002114 <__aeabi_dsub>
 8009e70:	0032      	movs	r2, r6
 8009e72:	003b      	movs	r3, r7
 8009e74:	f7f7 fe68 	bl	8001b48 <__aeabi_dmul>
 8009e78:	0002      	movs	r2, r0
 8009e7a:	000b      	movs	r3, r1
 8009e7c:	2000      	movs	r0, #0
 8009e7e:	4941      	ldr	r1, [pc, #260]	@ (8009f84 <__ieee754_pow+0x408>)
 8009e80:	f7f8 f948 	bl	8002114 <__aeabi_dsub>
 8009e84:	0032      	movs	r2, r6
 8009e86:	0004      	movs	r4, r0
 8009e88:	000d      	movs	r5, r1
 8009e8a:	003b      	movs	r3, r7
 8009e8c:	0030      	movs	r0, r6
 8009e8e:	0039      	movs	r1, r7
 8009e90:	f7f7 fe5a 	bl	8001b48 <__aeabi_dmul>
 8009e94:	0002      	movs	r2, r0
 8009e96:	000b      	movs	r3, r1
 8009e98:	0020      	movs	r0, r4
 8009e9a:	0029      	movs	r1, r5
 8009e9c:	f7f7 fe54 	bl	8001b48 <__aeabi_dmul>
 8009ea0:	4a39      	ldr	r2, [pc, #228]	@ (8009f88 <__ieee754_pow+0x40c>)
 8009ea2:	4b32      	ldr	r3, [pc, #200]	@ (8009f6c <__ieee754_pow+0x3f0>)
 8009ea4:	f7f7 fe50 	bl	8001b48 <__aeabi_dmul>
 8009ea8:	0002      	movs	r2, r0
 8009eaa:	000b      	movs	r3, r1
 8009eac:	9800      	ldr	r0, [sp, #0]
 8009eae:	9901      	ldr	r1, [sp, #4]
 8009eb0:	f7f8 f930 	bl	8002114 <__aeabi_dsub>
 8009eb4:	0002      	movs	r2, r0
 8009eb6:	000b      	movs	r3, r1
 8009eb8:	0004      	movs	r4, r0
 8009eba:	000d      	movs	r5, r1
 8009ebc:	9802      	ldr	r0, [sp, #8]
 8009ebe:	9903      	ldr	r1, [sp, #12]
 8009ec0:	f7f6 fe42 	bl	8000b48 <__aeabi_dadd>
 8009ec4:	9a02      	ldr	r2, [sp, #8]
 8009ec6:	9b03      	ldr	r3, [sp, #12]
 8009ec8:	2000      	movs	r0, #0
 8009eca:	9000      	str	r0, [sp, #0]
 8009ecc:	9101      	str	r1, [sp, #4]
 8009ece:	f7f8 f921 	bl	8002114 <__aeabi_dsub>
 8009ed2:	0002      	movs	r2, r0
 8009ed4:	000b      	movs	r3, r1
 8009ed6:	0020      	movs	r0, r4
 8009ed8:	0029      	movs	r1, r5
 8009eda:	f7f8 f91b 	bl	8002114 <__aeabi_dsub>
 8009ede:	9c04      	ldr	r4, [sp, #16]
 8009ee0:	9d05      	ldr	r5, [sp, #20]
 8009ee2:	2400      	movs	r4, #0
 8009ee4:	0006      	movs	r6, r0
 8009ee6:	000f      	movs	r7, r1
 8009ee8:	9804      	ldr	r0, [sp, #16]
 8009eea:	9905      	ldr	r1, [sp, #20]
 8009eec:	0022      	movs	r2, r4
 8009eee:	002b      	movs	r3, r5
 8009ef0:	9402      	str	r4, [sp, #8]
 8009ef2:	9503      	str	r5, [sp, #12]
 8009ef4:	f7f8 f90e 	bl	8002114 <__aeabi_dsub>
 8009ef8:	9a00      	ldr	r2, [sp, #0]
 8009efa:	9b01      	ldr	r3, [sp, #4]
 8009efc:	f7f7 fe24 	bl	8001b48 <__aeabi_dmul>
 8009f00:	9a04      	ldr	r2, [sp, #16]
 8009f02:	9b05      	ldr	r3, [sp, #20]
 8009f04:	9008      	str	r0, [sp, #32]
 8009f06:	9109      	str	r1, [sp, #36]	@ 0x24
 8009f08:	0030      	movs	r0, r6
 8009f0a:	0039      	movs	r1, r7
 8009f0c:	f7f7 fe1c 	bl	8001b48 <__aeabi_dmul>
 8009f10:	0002      	movs	r2, r0
 8009f12:	000b      	movs	r3, r1
 8009f14:	9808      	ldr	r0, [sp, #32]
 8009f16:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009f18:	f7f6 fe16 	bl	8000b48 <__aeabi_dadd>
 8009f1c:	0022      	movs	r2, r4
 8009f1e:	002b      	movs	r3, r5
 8009f20:	9004      	str	r0, [sp, #16]
 8009f22:	9105      	str	r1, [sp, #20]
 8009f24:	9800      	ldr	r0, [sp, #0]
 8009f26:	9901      	ldr	r1, [sp, #4]
 8009f28:	f7f7 fe0e 	bl	8001b48 <__aeabi_dmul>
 8009f2c:	000b      	movs	r3, r1
 8009f2e:	0002      	movs	r2, r0
 8009f30:	9000      	str	r0, [sp, #0]
 8009f32:	9101      	str	r1, [sp, #4]
 8009f34:	9804      	ldr	r0, [sp, #16]
 8009f36:	9905      	ldr	r1, [sp, #20]
 8009f38:	f7f6 fe06 	bl	8000b48 <__aeabi_dadd>
 8009f3c:	4b13      	ldr	r3, [pc, #76]	@ (8009f8c <__ieee754_pow+0x410>)
 8009f3e:	0006      	movs	r6, r0
 8009f40:	000f      	movs	r7, r1
 8009f42:	9108      	str	r1, [sp, #32]
 8009f44:	4299      	cmp	r1, r3
 8009f46:	dc00      	bgt.n	8009f4a <__ieee754_pow+0x3ce>
 8009f48:	e1c0      	b.n	800a2cc <__ieee754_pow+0x750>
 8009f4a:	4b11      	ldr	r3, [pc, #68]	@ (8009f90 <__ieee754_pow+0x414>)
 8009f4c:	18cb      	adds	r3, r1, r3
 8009f4e:	4303      	orrs	r3, r0
 8009f50:	42a3      	cmp	r3, r4
 8009f52:	d100      	bne.n	8009f56 <__ieee754_pow+0x3da>
 8009f54:	e1a1      	b.n	800a29a <__ieee754_pow+0x71e>
 8009f56:	9806      	ldr	r0, [sp, #24]
 8009f58:	9907      	ldr	r1, [sp, #28]
 8009f5a:	2300      	movs	r3, #0
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	f7f6 fa7b 	bl	8000458 <__aeabi_dcmplt>
 8009f62:	1e43      	subs	r3, r0, #1
 8009f64:	4198      	sbcs	r0, r3
 8009f66:	e723      	b.n	8009db0 <__ieee754_pow+0x234>
 8009f68:	3ff00000 	.word	0x3ff00000
 8009f6c:	3ff71547 	.word	0x3ff71547
 8009f70:	f85ddf44 	.word	0xf85ddf44
 8009f74:	3e54ae0b 	.word	0x3e54ae0b
 8009f78:	3fd00000 	.word	0x3fd00000
 8009f7c:	55555555 	.word	0x55555555
 8009f80:	3fd55555 	.word	0x3fd55555
 8009f84:	3fe00000 	.word	0x3fe00000
 8009f88:	652b82fe 	.word	0x652b82fe
 8009f8c:	408fffff 	.word	0x408fffff
 8009f90:	bf700000 	.word	0xbf700000
 8009f94:	4bdc      	ldr	r3, [pc, #880]	@ (800a308 <__ieee754_pow+0x78c>)
 8009f96:	9903      	ldr	r1, [sp, #12]
 8009f98:	2200      	movs	r2, #0
 8009f9a:	420b      	tst	r3, r1
 8009f9c:	d10b      	bne.n	8009fb6 <__ieee754_pow+0x43a>
 8009f9e:	9800      	ldr	r0, [sp, #0]
 8009fa0:	9901      	ldr	r1, [sp, #4]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	4bd9      	ldr	r3, [pc, #868]	@ (800a30c <__ieee754_pow+0x790>)
 8009fa6:	f7f7 fdcf 	bl	8001b48 <__aeabi_dmul>
 8009faa:	2235      	movs	r2, #53	@ 0x35
 8009fac:	9000      	str	r0, [sp, #0]
 8009fae:	9101      	str	r1, [sp, #4]
 8009fb0:	9b01      	ldr	r3, [sp, #4]
 8009fb2:	4252      	negs	r2, r2
 8009fb4:	9308      	str	r3, [sp, #32]
 8009fb6:	9b08      	ldr	r3, [sp, #32]
 8009fb8:	49d5      	ldr	r1, [pc, #852]	@ (800a310 <__ieee754_pow+0x794>)
 8009fba:	151b      	asrs	r3, r3, #20
 8009fbc:	185b      	adds	r3, r3, r1
 8009fbe:	189b      	adds	r3, r3, r2
 8009fc0:	930e      	str	r3, [sp, #56]	@ 0x38
 8009fc2:	9b08      	ldr	r3, [sp, #32]
 8009fc4:	4dd3      	ldr	r5, [pc, #844]	@ (800a314 <__ieee754_pow+0x798>)
 8009fc6:	031b      	lsls	r3, r3, #12
 8009fc8:	4ad3      	ldr	r2, [pc, #844]	@ (800a318 <__ieee754_pow+0x79c>)
 8009fca:	0b1b      	lsrs	r3, r3, #12
 8009fcc:	2600      	movs	r6, #0
 8009fce:	431d      	orrs	r5, r3
 8009fd0:	4293      	cmp	r3, r2
 8009fd2:	dd09      	ble.n	8009fe8 <__ieee754_pow+0x46c>
 8009fd4:	4ad1      	ldr	r2, [pc, #836]	@ (800a31c <__ieee754_pow+0x7a0>)
 8009fd6:	3601      	adds	r6, #1
 8009fd8:	4293      	cmp	r3, r2
 8009fda:	dd05      	ble.n	8009fe8 <__ieee754_pow+0x46c>
 8009fdc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009fde:	199b      	adds	r3, r3, r6
 8009fe0:	2600      	movs	r6, #0
 8009fe2:	930e      	str	r3, [sp, #56]	@ 0x38
 8009fe4:	4bce      	ldr	r3, [pc, #824]	@ (800a320 <__ieee754_pow+0x7a4>)
 8009fe6:	18ed      	adds	r5, r5, r3
 8009fe8:	9800      	ldr	r0, [sp, #0]
 8009fea:	9901      	ldr	r1, [sp, #4]
 8009fec:	0029      	movs	r1, r5
 8009fee:	4bcd      	ldr	r3, [pc, #820]	@ (800a324 <__ieee754_pow+0x7a8>)
 8009ff0:	00f2      	lsls	r2, r6, #3
 8009ff2:	189b      	adds	r3, r3, r2
 8009ff4:	685c      	ldr	r4, [r3, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009ffa:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ffc:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009ffe:	001a      	movs	r2, r3
 800a000:	0023      	movs	r3, r4
 800a002:	900c      	str	r0, [sp, #48]	@ 0x30
 800a004:	910d      	str	r1, [sp, #52]	@ 0x34
 800a006:	f7f8 f885 	bl	8002114 <__aeabi_dsub>
 800a00a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a00c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a00e:	9010      	str	r0, [sp, #64]	@ 0x40
 800a010:	9111      	str	r1, [sp, #68]	@ 0x44
 800a012:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a014:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a016:	f7f6 fd97 	bl	8000b48 <__aeabi_dadd>
 800a01a:	0002      	movs	r2, r0
 800a01c:	000b      	movs	r3, r1
 800a01e:	2000      	movs	r0, #0
 800a020:	49bc      	ldr	r1, [pc, #752]	@ (800a314 <__ieee754_pow+0x798>)
 800a022:	f7f7 f957 	bl	80012d4 <__aeabi_ddiv>
 800a026:	0002      	movs	r2, r0
 800a028:	000b      	movs	r3, r1
 800a02a:	9012      	str	r0, [sp, #72]	@ 0x48
 800a02c:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a02e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a030:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a032:	f7f7 fd89 	bl	8001b48 <__aeabi_dmul>
 800a036:	9008      	str	r0, [sp, #32]
 800a038:	9109      	str	r1, [sp, #36]	@ 0x24
 800a03a:	9b08      	ldr	r3, [sp, #32]
 800a03c:	9c09      	ldr	r4, [sp, #36]	@ 0x24
 800a03e:	2180      	movs	r1, #128	@ 0x80
 800a040:	9302      	str	r3, [sp, #8]
 800a042:	9403      	str	r4, [sp, #12]
 800a044:	2080      	movs	r0, #128	@ 0x80
 800a046:	2300      	movs	r3, #0
 800a048:	2200      	movs	r2, #0
 800a04a:	106d      	asrs	r5, r5, #1
 800a04c:	0589      	lsls	r1, r1, #22
 800a04e:	9302      	str	r3, [sp, #8]
 800a050:	4329      	orrs	r1, r5
 800a052:	0300      	lsls	r0, r0, #12
 800a054:	9b02      	ldr	r3, [sp, #8]
 800a056:	9c03      	ldr	r4, [sp, #12]
 800a058:	1809      	adds	r1, r1, r0
 800a05a:	9300      	str	r3, [sp, #0]
 800a05c:	9401      	str	r4, [sp, #4]
 800a05e:	04b6      	lsls	r6, r6, #18
 800a060:	198b      	adds	r3, r1, r6
 800a062:	9800      	ldr	r0, [sp, #0]
 800a064:	9901      	ldr	r1, [sp, #4]
 800a066:	0014      	movs	r4, r2
 800a068:	001d      	movs	r5, r3
 800a06a:	f7f7 fd6d 	bl	8001b48 <__aeabi_dmul>
 800a06e:	0002      	movs	r2, r0
 800a070:	000b      	movs	r3, r1
 800a072:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800a074:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800a076:	f7f8 f84d 	bl	8002114 <__aeabi_dsub>
 800a07a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a07c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a07e:	0006      	movs	r6, r0
 800a080:	000f      	movs	r7, r1
 800a082:	0020      	movs	r0, r4
 800a084:	0029      	movs	r1, r5
 800a086:	f7f8 f845 	bl	8002114 <__aeabi_dsub>
 800a08a:	0002      	movs	r2, r0
 800a08c:	000b      	movs	r3, r1
 800a08e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800a090:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800a092:	f7f8 f83f 	bl	8002114 <__aeabi_dsub>
 800a096:	9a00      	ldr	r2, [sp, #0]
 800a098:	9b01      	ldr	r3, [sp, #4]
 800a09a:	f7f7 fd55 	bl	8001b48 <__aeabi_dmul>
 800a09e:	0002      	movs	r2, r0
 800a0a0:	000b      	movs	r3, r1
 800a0a2:	0030      	movs	r0, r6
 800a0a4:	0039      	movs	r1, r7
 800a0a6:	f7f8 f835 	bl	8002114 <__aeabi_dsub>
 800a0aa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800a0ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a0ae:	f7f7 fd4b 	bl	8001b48 <__aeabi_dmul>
 800a0b2:	9a08      	ldr	r2, [sp, #32]
 800a0b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a0b6:	900a      	str	r0, [sp, #40]	@ 0x28
 800a0b8:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a0ba:	0010      	movs	r0, r2
 800a0bc:	0019      	movs	r1, r3
 800a0be:	f7f7 fd43 	bl	8001b48 <__aeabi_dmul>
 800a0c2:	0006      	movs	r6, r0
 800a0c4:	000f      	movs	r7, r1
 800a0c6:	4a98      	ldr	r2, [pc, #608]	@ (800a328 <__ieee754_pow+0x7ac>)
 800a0c8:	4b98      	ldr	r3, [pc, #608]	@ (800a32c <__ieee754_pow+0x7b0>)
 800a0ca:	f7f7 fd3d 	bl	8001b48 <__aeabi_dmul>
 800a0ce:	4a98      	ldr	r2, [pc, #608]	@ (800a330 <__ieee754_pow+0x7b4>)
 800a0d0:	4b98      	ldr	r3, [pc, #608]	@ (800a334 <__ieee754_pow+0x7b8>)
 800a0d2:	f7f6 fd39 	bl	8000b48 <__aeabi_dadd>
 800a0d6:	0032      	movs	r2, r6
 800a0d8:	003b      	movs	r3, r7
 800a0da:	f7f7 fd35 	bl	8001b48 <__aeabi_dmul>
 800a0de:	4a96      	ldr	r2, [pc, #600]	@ (800a338 <__ieee754_pow+0x7bc>)
 800a0e0:	4b96      	ldr	r3, [pc, #600]	@ (800a33c <__ieee754_pow+0x7c0>)
 800a0e2:	f7f6 fd31 	bl	8000b48 <__aeabi_dadd>
 800a0e6:	0032      	movs	r2, r6
 800a0e8:	003b      	movs	r3, r7
 800a0ea:	f7f7 fd2d 	bl	8001b48 <__aeabi_dmul>
 800a0ee:	4a94      	ldr	r2, [pc, #592]	@ (800a340 <__ieee754_pow+0x7c4>)
 800a0f0:	4b94      	ldr	r3, [pc, #592]	@ (800a344 <__ieee754_pow+0x7c8>)
 800a0f2:	f7f6 fd29 	bl	8000b48 <__aeabi_dadd>
 800a0f6:	0032      	movs	r2, r6
 800a0f8:	003b      	movs	r3, r7
 800a0fa:	f7f7 fd25 	bl	8001b48 <__aeabi_dmul>
 800a0fe:	4a92      	ldr	r2, [pc, #584]	@ (800a348 <__ieee754_pow+0x7cc>)
 800a100:	4b92      	ldr	r3, [pc, #584]	@ (800a34c <__ieee754_pow+0x7d0>)
 800a102:	f7f6 fd21 	bl	8000b48 <__aeabi_dadd>
 800a106:	0032      	movs	r2, r6
 800a108:	003b      	movs	r3, r7
 800a10a:	f7f7 fd1d 	bl	8001b48 <__aeabi_dmul>
 800a10e:	4a90      	ldr	r2, [pc, #576]	@ (800a350 <__ieee754_pow+0x7d4>)
 800a110:	4b90      	ldr	r3, [pc, #576]	@ (800a354 <__ieee754_pow+0x7d8>)
 800a112:	f7f6 fd19 	bl	8000b48 <__aeabi_dadd>
 800a116:	0032      	movs	r2, r6
 800a118:	0004      	movs	r4, r0
 800a11a:	000d      	movs	r5, r1
 800a11c:	003b      	movs	r3, r7
 800a11e:	0030      	movs	r0, r6
 800a120:	0039      	movs	r1, r7
 800a122:	f7f7 fd11 	bl	8001b48 <__aeabi_dmul>
 800a126:	0002      	movs	r2, r0
 800a128:	000b      	movs	r3, r1
 800a12a:	0020      	movs	r0, r4
 800a12c:	0029      	movs	r1, r5
 800a12e:	f7f7 fd0b 	bl	8001b48 <__aeabi_dmul>
 800a132:	9a00      	ldr	r2, [sp, #0]
 800a134:	9b01      	ldr	r3, [sp, #4]
 800a136:	0004      	movs	r4, r0
 800a138:	000d      	movs	r5, r1
 800a13a:	9808      	ldr	r0, [sp, #32]
 800a13c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a13e:	f7f6 fd03 	bl	8000b48 <__aeabi_dadd>
 800a142:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a144:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a146:	f7f7 fcff 	bl	8001b48 <__aeabi_dmul>
 800a14a:	0022      	movs	r2, r4
 800a14c:	002b      	movs	r3, r5
 800a14e:	f7f6 fcfb 	bl	8000b48 <__aeabi_dadd>
 800a152:	9a00      	ldr	r2, [sp, #0]
 800a154:	9b01      	ldr	r3, [sp, #4]
 800a156:	900c      	str	r0, [sp, #48]	@ 0x30
 800a158:	910d      	str	r1, [sp, #52]	@ 0x34
 800a15a:	0010      	movs	r0, r2
 800a15c:	0019      	movs	r1, r3
 800a15e:	f7f7 fcf3 	bl	8001b48 <__aeabi_dmul>
 800a162:	2200      	movs	r2, #0
 800a164:	4b7c      	ldr	r3, [pc, #496]	@ (800a358 <__ieee754_pow+0x7dc>)
 800a166:	0004      	movs	r4, r0
 800a168:	000d      	movs	r5, r1
 800a16a:	f7f6 fced 	bl	8000b48 <__aeabi_dadd>
 800a16e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800a170:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a172:	f7f6 fce9 	bl	8000b48 <__aeabi_dadd>
 800a176:	2000      	movs	r0, #0
 800a178:	000f      	movs	r7, r1
 800a17a:	0006      	movs	r6, r0
 800a17c:	0002      	movs	r2, r0
 800a17e:	000b      	movs	r3, r1
 800a180:	9800      	ldr	r0, [sp, #0]
 800a182:	9901      	ldr	r1, [sp, #4]
 800a184:	f7f7 fce0 	bl	8001b48 <__aeabi_dmul>
 800a188:	2200      	movs	r2, #0
 800a18a:	9000      	str	r0, [sp, #0]
 800a18c:	9101      	str	r1, [sp, #4]
 800a18e:	4b72      	ldr	r3, [pc, #456]	@ (800a358 <__ieee754_pow+0x7dc>)
 800a190:	0030      	movs	r0, r6
 800a192:	0039      	movs	r1, r7
 800a194:	f7f7 ffbe 	bl	8002114 <__aeabi_dsub>
 800a198:	0022      	movs	r2, r4
 800a19a:	002b      	movs	r3, r5
 800a19c:	f7f7 ffba 	bl	8002114 <__aeabi_dsub>
 800a1a0:	0002      	movs	r2, r0
 800a1a2:	000b      	movs	r3, r1
 800a1a4:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800a1a6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800a1a8:	f7f7 ffb4 	bl	8002114 <__aeabi_dsub>
 800a1ac:	9a08      	ldr	r2, [sp, #32]
 800a1ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a1b0:	f7f7 fcca 	bl	8001b48 <__aeabi_dmul>
 800a1b4:	0032      	movs	r2, r6
 800a1b6:	0004      	movs	r4, r0
 800a1b8:	000d      	movs	r5, r1
 800a1ba:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a1bc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a1be:	003b      	movs	r3, r7
 800a1c0:	f7f7 fcc2 	bl	8001b48 <__aeabi_dmul>
 800a1c4:	0002      	movs	r2, r0
 800a1c6:	000b      	movs	r3, r1
 800a1c8:	0020      	movs	r0, r4
 800a1ca:	0029      	movs	r1, r5
 800a1cc:	f7f6 fcbc 	bl	8000b48 <__aeabi_dadd>
 800a1d0:	0004      	movs	r4, r0
 800a1d2:	000d      	movs	r5, r1
 800a1d4:	0002      	movs	r2, r0
 800a1d6:	000b      	movs	r3, r1
 800a1d8:	9800      	ldr	r0, [sp, #0]
 800a1da:	9901      	ldr	r1, [sp, #4]
 800a1dc:	f7f6 fcb4 	bl	8000b48 <__aeabi_dadd>
 800a1e0:	22e0      	movs	r2, #224	@ 0xe0
 800a1e2:	2000      	movs	r0, #0
 800a1e4:	4b5d      	ldr	r3, [pc, #372]	@ (800a35c <__ieee754_pow+0x7e0>)
 800a1e6:	0612      	lsls	r2, r2, #24
 800a1e8:	0006      	movs	r6, r0
 800a1ea:	000f      	movs	r7, r1
 800a1ec:	f7f7 fcac 	bl	8001b48 <__aeabi_dmul>
 800a1f0:	9008      	str	r0, [sp, #32]
 800a1f2:	9109      	str	r1, [sp, #36]	@ 0x24
 800a1f4:	9a00      	ldr	r2, [sp, #0]
 800a1f6:	9b01      	ldr	r3, [sp, #4]
 800a1f8:	0030      	movs	r0, r6
 800a1fa:	0039      	movs	r1, r7
 800a1fc:	f7f7 ff8a 	bl	8002114 <__aeabi_dsub>
 800a200:	0002      	movs	r2, r0
 800a202:	000b      	movs	r3, r1
 800a204:	0020      	movs	r0, r4
 800a206:	0029      	movs	r1, r5
 800a208:	f7f7 ff84 	bl	8002114 <__aeabi_dsub>
 800a20c:	4a54      	ldr	r2, [pc, #336]	@ (800a360 <__ieee754_pow+0x7e4>)
 800a20e:	4b53      	ldr	r3, [pc, #332]	@ (800a35c <__ieee754_pow+0x7e0>)
 800a210:	f7f7 fc9a 	bl	8001b48 <__aeabi_dmul>
 800a214:	4a53      	ldr	r2, [pc, #332]	@ (800a364 <__ieee754_pow+0x7e8>)
 800a216:	0004      	movs	r4, r0
 800a218:	000d      	movs	r5, r1
 800a21a:	0030      	movs	r0, r6
 800a21c:	0039      	movs	r1, r7
 800a21e:	4b52      	ldr	r3, [pc, #328]	@ (800a368 <__ieee754_pow+0x7ec>)
 800a220:	f7f7 fc92 	bl	8001b48 <__aeabi_dmul>
 800a224:	0002      	movs	r2, r0
 800a226:	000b      	movs	r3, r1
 800a228:	0020      	movs	r0, r4
 800a22a:	0029      	movs	r1, r5
 800a22c:	f7f6 fc8c 	bl	8000b48 <__aeabi_dadd>
 800a230:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a232:	4b4e      	ldr	r3, [pc, #312]	@ (800a36c <__ieee754_pow+0x7f0>)
 800a234:	189b      	adds	r3, r3, r2
 800a236:	681a      	ldr	r2, [r3, #0]
 800a238:	685b      	ldr	r3, [r3, #4]
 800a23a:	f7f6 fc85 	bl	8000b48 <__aeabi_dadd>
 800a23e:	900a      	str	r0, [sp, #40]	@ 0x28
 800a240:	910b      	str	r1, [sp, #44]	@ 0x2c
 800a242:	980e      	ldr	r0, [sp, #56]	@ 0x38
 800a244:	f7f8 fbce 	bl	80029e4 <__aeabi_i2d>
 800a248:	0004      	movs	r4, r0
 800a24a:	000d      	movs	r5, r1
 800a24c:	9808      	ldr	r0, [sp, #32]
 800a24e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a250:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a252:	4b47      	ldr	r3, [pc, #284]	@ (800a370 <__ieee754_pow+0x7f4>)
 800a254:	189b      	adds	r3, r3, r2
 800a256:	681e      	ldr	r6, [r3, #0]
 800a258:	685f      	ldr	r7, [r3, #4]
 800a25a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a25c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a25e:	f7f6 fc73 	bl	8000b48 <__aeabi_dadd>
 800a262:	0032      	movs	r2, r6
 800a264:	003b      	movs	r3, r7
 800a266:	f7f6 fc6f 	bl	8000b48 <__aeabi_dadd>
 800a26a:	0022      	movs	r2, r4
 800a26c:	002b      	movs	r3, r5
 800a26e:	f7f6 fc6b 	bl	8000b48 <__aeabi_dadd>
 800a272:	2000      	movs	r0, #0
 800a274:	0022      	movs	r2, r4
 800a276:	002b      	movs	r3, r5
 800a278:	9000      	str	r0, [sp, #0]
 800a27a:	9101      	str	r1, [sp, #4]
 800a27c:	f7f7 ff4a 	bl	8002114 <__aeabi_dsub>
 800a280:	0032      	movs	r2, r6
 800a282:	003b      	movs	r3, r7
 800a284:	f7f7 ff46 	bl	8002114 <__aeabi_dsub>
 800a288:	9a08      	ldr	r2, [sp, #32]
 800a28a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a28c:	f7f7 ff42 	bl	8002114 <__aeabi_dsub>
 800a290:	0002      	movs	r2, r0
 800a292:	000b      	movs	r3, r1
 800a294:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800a296:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a298:	e61f      	b.n	8009eda <__ieee754_pow+0x35e>
 800a29a:	4a36      	ldr	r2, [pc, #216]	@ (800a374 <__ieee754_pow+0x7f8>)
 800a29c:	4b36      	ldr	r3, [pc, #216]	@ (800a378 <__ieee754_pow+0x7fc>)
 800a29e:	9804      	ldr	r0, [sp, #16]
 800a2a0:	9905      	ldr	r1, [sp, #20]
 800a2a2:	f7f6 fc51 	bl	8000b48 <__aeabi_dadd>
 800a2a6:	9a00      	ldr	r2, [sp, #0]
 800a2a8:	9b01      	ldr	r3, [sp, #4]
 800a2aa:	0004      	movs	r4, r0
 800a2ac:	000d      	movs	r5, r1
 800a2ae:	0030      	movs	r0, r6
 800a2b0:	0039      	movs	r1, r7
 800a2b2:	f7f7 ff2f 	bl	8002114 <__aeabi_dsub>
 800a2b6:	0002      	movs	r2, r0
 800a2b8:	000b      	movs	r3, r1
 800a2ba:	0020      	movs	r0, r4
 800a2bc:	0029      	movs	r1, r5
 800a2be:	f7f6 f8df 	bl	8000480 <__aeabi_dcmpgt>
 800a2c2:	2800      	cmp	r0, #0
 800a2c4:	d000      	beq.n	800a2c8 <__ieee754_pow+0x74c>
 800a2c6:	e646      	b.n	8009f56 <__ieee754_pow+0x3da>
 800a2c8:	4b2c      	ldr	r3, [pc, #176]	@ (800a37c <__ieee754_pow+0x800>)
 800a2ca:	e063      	b.n	800a394 <__ieee754_pow+0x818>
 800a2cc:	4a2c      	ldr	r2, [pc, #176]	@ (800a380 <__ieee754_pow+0x804>)
 800a2ce:	004b      	lsls	r3, r1, #1
 800a2d0:	085b      	lsrs	r3, r3, #1
 800a2d2:	4293      	cmp	r3, r2
 800a2d4:	d95a      	bls.n	800a38c <__ieee754_pow+0x810>
 800a2d6:	4b2b      	ldr	r3, [pc, #172]	@ (800a384 <__ieee754_pow+0x808>)
 800a2d8:	18cb      	adds	r3, r1, r3
 800a2da:	4303      	orrs	r3, r0
 800a2dc:	d008      	beq.n	800a2f0 <__ieee754_pow+0x774>
 800a2de:	9806      	ldr	r0, [sp, #24]
 800a2e0:	9907      	ldr	r1, [sp, #28]
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	2200      	movs	r2, #0
 800a2e6:	f7f6 f8b7 	bl	8000458 <__aeabi_dcmplt>
 800a2ea:	1e43      	subs	r3, r0, #1
 800a2ec:	4198      	sbcs	r0, r3
 800a2ee:	e567      	b.n	8009dc0 <__ieee754_pow+0x244>
 800a2f0:	9a00      	ldr	r2, [sp, #0]
 800a2f2:	9b01      	ldr	r3, [sp, #4]
 800a2f4:	f7f7 ff0e 	bl	8002114 <__aeabi_dsub>
 800a2f8:	9a04      	ldr	r2, [sp, #16]
 800a2fa:	9b05      	ldr	r3, [sp, #20]
 800a2fc:	f7f6 f8ca 	bl	8000494 <__aeabi_dcmpge>
 800a300:	2800      	cmp	r0, #0
 800a302:	d1ec      	bne.n	800a2de <__ieee754_pow+0x762>
 800a304:	4b20      	ldr	r3, [pc, #128]	@ (800a388 <__ieee754_pow+0x80c>)
 800a306:	e045      	b.n	800a394 <__ieee754_pow+0x818>
 800a308:	7ff00000 	.word	0x7ff00000
 800a30c:	43400000 	.word	0x43400000
 800a310:	fffffc01 	.word	0xfffffc01
 800a314:	3ff00000 	.word	0x3ff00000
 800a318:	0003988e 	.word	0x0003988e
 800a31c:	000bb679 	.word	0x000bb679
 800a320:	fff00000 	.word	0xfff00000
 800a324:	0800adc0 	.word	0x0800adc0
 800a328:	4a454eef 	.word	0x4a454eef
 800a32c:	3fca7e28 	.word	0x3fca7e28
 800a330:	93c9db65 	.word	0x93c9db65
 800a334:	3fcd864a 	.word	0x3fcd864a
 800a338:	a91d4101 	.word	0xa91d4101
 800a33c:	3fd17460 	.word	0x3fd17460
 800a340:	518f264d 	.word	0x518f264d
 800a344:	3fd55555 	.word	0x3fd55555
 800a348:	db6fabff 	.word	0xdb6fabff
 800a34c:	3fdb6db6 	.word	0x3fdb6db6
 800a350:	33333303 	.word	0x33333303
 800a354:	3fe33333 	.word	0x3fe33333
 800a358:	40080000 	.word	0x40080000
 800a35c:	3feec709 	.word	0x3feec709
 800a360:	dc3a03fd 	.word	0xdc3a03fd
 800a364:	145b01f5 	.word	0x145b01f5
 800a368:	be3e2fe0 	.word	0xbe3e2fe0
 800a36c:	0800ada0 	.word	0x0800ada0
 800a370:	0800adb0 	.word	0x0800adb0
 800a374:	652b82fe 	.word	0x652b82fe
 800a378:	3c971547 	.word	0x3c971547
 800a37c:	40900000 	.word	0x40900000
 800a380:	4090cbff 	.word	0x4090cbff
 800a384:	3f6f3400 	.word	0x3f6f3400
 800a388:	4090cc00 	.word	0x4090cc00
 800a38c:	4a73      	ldr	r2, [pc, #460]	@ (800a55c <__ieee754_pow+0x9e0>)
 800a38e:	9402      	str	r4, [sp, #8]
 800a390:	4293      	cmp	r3, r2
 800a392:	d925      	bls.n	800a3e0 <__ieee754_pow+0x864>
 800a394:	4a72      	ldr	r2, [pc, #456]	@ (800a560 <__ieee754_pow+0x9e4>)
 800a396:	151b      	asrs	r3, r3, #20
 800a398:	189b      	adds	r3, r3, r2
 800a39a:	2280      	movs	r2, #128	@ 0x80
 800a39c:	0352      	lsls	r2, r2, #13
 800a39e:	0011      	movs	r1, r2
 800a3a0:	4119      	asrs	r1, r3
 800a3a2:	19cb      	adds	r3, r1, r7
 800a3a4:	005c      	lsls	r4, r3, #1
 800a3a6:	496f      	ldr	r1, [pc, #444]	@ (800a564 <__ieee754_pow+0x9e8>)
 800a3a8:	4d6f      	ldr	r5, [pc, #444]	@ (800a568 <__ieee754_pow+0x9ec>)
 800a3aa:	0d64      	lsrs	r4, r4, #21
 800a3ac:	1864      	adds	r4, r4, r1
 800a3ae:	4125      	asrs	r5, r4
 800a3b0:	401d      	ands	r5, r3
 800a3b2:	031b      	lsls	r3, r3, #12
 800a3b4:	0b1b      	lsrs	r3, r3, #12
 800a3b6:	4313      	orrs	r3, r2
 800a3b8:	2214      	movs	r2, #20
 800a3ba:	1b12      	subs	r2, r2, r4
 800a3bc:	4113      	asrs	r3, r2
 800a3be:	9302      	str	r3, [sp, #8]
 800a3c0:	9b08      	ldr	r3, [sp, #32]
 800a3c2:	2000      	movs	r0, #0
 800a3c4:	0029      	movs	r1, r5
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	da02      	bge.n	800a3d0 <__ieee754_pow+0x854>
 800a3ca:	9b02      	ldr	r3, [sp, #8]
 800a3cc:	425b      	negs	r3, r3
 800a3ce:	9302      	str	r3, [sp, #8]
 800a3d0:	0002      	movs	r2, r0
 800a3d2:	000b      	movs	r3, r1
 800a3d4:	9800      	ldr	r0, [sp, #0]
 800a3d6:	9901      	ldr	r1, [sp, #4]
 800a3d8:	f7f7 fe9c 	bl	8002114 <__aeabi_dsub>
 800a3dc:	9000      	str	r0, [sp, #0]
 800a3de:	9101      	str	r1, [sp, #4]
 800a3e0:	9a04      	ldr	r2, [sp, #16]
 800a3e2:	9b05      	ldr	r3, [sp, #20]
 800a3e4:	9800      	ldr	r0, [sp, #0]
 800a3e6:	9901      	ldr	r1, [sp, #4]
 800a3e8:	f7f6 fbae 	bl	8000b48 <__aeabi_dadd>
 800a3ec:	2000      	movs	r0, #0
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	4b5e      	ldr	r3, [pc, #376]	@ (800a56c <__ieee754_pow+0x9f0>)
 800a3f2:	0006      	movs	r6, r0
 800a3f4:	000f      	movs	r7, r1
 800a3f6:	f7f7 fba7 	bl	8001b48 <__aeabi_dmul>
 800a3fa:	9a00      	ldr	r2, [sp, #0]
 800a3fc:	9b01      	ldr	r3, [sp, #4]
 800a3fe:	9008      	str	r0, [sp, #32]
 800a400:	9109      	str	r1, [sp, #36]	@ 0x24
 800a402:	0030      	movs	r0, r6
 800a404:	0039      	movs	r1, r7
 800a406:	f7f7 fe85 	bl	8002114 <__aeabi_dsub>
 800a40a:	0002      	movs	r2, r0
 800a40c:	000b      	movs	r3, r1
 800a40e:	9804      	ldr	r0, [sp, #16]
 800a410:	9905      	ldr	r1, [sp, #20]
 800a412:	f7f7 fe7f 	bl	8002114 <__aeabi_dsub>
 800a416:	4a56      	ldr	r2, [pc, #344]	@ (800a570 <__ieee754_pow+0x9f4>)
 800a418:	4b56      	ldr	r3, [pc, #344]	@ (800a574 <__ieee754_pow+0x9f8>)
 800a41a:	f7f7 fb95 	bl	8001b48 <__aeabi_dmul>
 800a41e:	4a56      	ldr	r2, [pc, #344]	@ (800a578 <__ieee754_pow+0x9fc>)
 800a420:	0004      	movs	r4, r0
 800a422:	000d      	movs	r5, r1
 800a424:	0030      	movs	r0, r6
 800a426:	0039      	movs	r1, r7
 800a428:	4b54      	ldr	r3, [pc, #336]	@ (800a57c <__ieee754_pow+0xa00>)
 800a42a:	f7f7 fb8d 	bl	8001b48 <__aeabi_dmul>
 800a42e:	0002      	movs	r2, r0
 800a430:	000b      	movs	r3, r1
 800a432:	0020      	movs	r0, r4
 800a434:	0029      	movs	r1, r5
 800a436:	f7f6 fb87 	bl	8000b48 <__aeabi_dadd>
 800a43a:	0004      	movs	r4, r0
 800a43c:	000d      	movs	r5, r1
 800a43e:	0002      	movs	r2, r0
 800a440:	000b      	movs	r3, r1
 800a442:	9808      	ldr	r0, [sp, #32]
 800a444:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a446:	f7f6 fb7f 	bl	8000b48 <__aeabi_dadd>
 800a44a:	9a08      	ldr	r2, [sp, #32]
 800a44c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a44e:	0006      	movs	r6, r0
 800a450:	000f      	movs	r7, r1
 800a452:	f7f7 fe5f 	bl	8002114 <__aeabi_dsub>
 800a456:	0002      	movs	r2, r0
 800a458:	000b      	movs	r3, r1
 800a45a:	0020      	movs	r0, r4
 800a45c:	0029      	movs	r1, r5
 800a45e:	f7f7 fe59 	bl	8002114 <__aeabi_dsub>
 800a462:	0032      	movs	r2, r6
 800a464:	9000      	str	r0, [sp, #0]
 800a466:	9101      	str	r1, [sp, #4]
 800a468:	003b      	movs	r3, r7
 800a46a:	0030      	movs	r0, r6
 800a46c:	0039      	movs	r1, r7
 800a46e:	f7f7 fb6b 	bl	8001b48 <__aeabi_dmul>
 800a472:	0004      	movs	r4, r0
 800a474:	000d      	movs	r5, r1
 800a476:	4a42      	ldr	r2, [pc, #264]	@ (800a580 <__ieee754_pow+0xa04>)
 800a478:	4b42      	ldr	r3, [pc, #264]	@ (800a584 <__ieee754_pow+0xa08>)
 800a47a:	f7f7 fb65 	bl	8001b48 <__aeabi_dmul>
 800a47e:	4a42      	ldr	r2, [pc, #264]	@ (800a588 <__ieee754_pow+0xa0c>)
 800a480:	4b42      	ldr	r3, [pc, #264]	@ (800a58c <__ieee754_pow+0xa10>)
 800a482:	f7f7 fe47 	bl	8002114 <__aeabi_dsub>
 800a486:	0022      	movs	r2, r4
 800a488:	002b      	movs	r3, r5
 800a48a:	f7f7 fb5d 	bl	8001b48 <__aeabi_dmul>
 800a48e:	4a40      	ldr	r2, [pc, #256]	@ (800a590 <__ieee754_pow+0xa14>)
 800a490:	4b40      	ldr	r3, [pc, #256]	@ (800a594 <__ieee754_pow+0xa18>)
 800a492:	f7f6 fb59 	bl	8000b48 <__aeabi_dadd>
 800a496:	0022      	movs	r2, r4
 800a498:	002b      	movs	r3, r5
 800a49a:	f7f7 fb55 	bl	8001b48 <__aeabi_dmul>
 800a49e:	4a3e      	ldr	r2, [pc, #248]	@ (800a598 <__ieee754_pow+0xa1c>)
 800a4a0:	4b3e      	ldr	r3, [pc, #248]	@ (800a59c <__ieee754_pow+0xa20>)
 800a4a2:	f7f7 fe37 	bl	8002114 <__aeabi_dsub>
 800a4a6:	0022      	movs	r2, r4
 800a4a8:	002b      	movs	r3, r5
 800a4aa:	f7f7 fb4d 	bl	8001b48 <__aeabi_dmul>
 800a4ae:	4a3c      	ldr	r2, [pc, #240]	@ (800a5a0 <__ieee754_pow+0xa24>)
 800a4b0:	4b3c      	ldr	r3, [pc, #240]	@ (800a5a4 <__ieee754_pow+0xa28>)
 800a4b2:	f7f6 fb49 	bl	8000b48 <__aeabi_dadd>
 800a4b6:	0022      	movs	r2, r4
 800a4b8:	002b      	movs	r3, r5
 800a4ba:	f7f7 fb45 	bl	8001b48 <__aeabi_dmul>
 800a4be:	0002      	movs	r2, r0
 800a4c0:	000b      	movs	r3, r1
 800a4c2:	0030      	movs	r0, r6
 800a4c4:	0039      	movs	r1, r7
 800a4c6:	f7f7 fe25 	bl	8002114 <__aeabi_dsub>
 800a4ca:	0004      	movs	r4, r0
 800a4cc:	000d      	movs	r5, r1
 800a4ce:	0002      	movs	r2, r0
 800a4d0:	000b      	movs	r3, r1
 800a4d2:	0030      	movs	r0, r6
 800a4d4:	0039      	movs	r1, r7
 800a4d6:	f7f7 fb37 	bl	8001b48 <__aeabi_dmul>
 800a4da:	2380      	movs	r3, #128	@ 0x80
 800a4dc:	9004      	str	r0, [sp, #16]
 800a4de:	9105      	str	r1, [sp, #20]
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	0020      	movs	r0, r4
 800a4e4:	0029      	movs	r1, r5
 800a4e6:	05db      	lsls	r3, r3, #23
 800a4e8:	f7f7 fe14 	bl	8002114 <__aeabi_dsub>
 800a4ec:	0002      	movs	r2, r0
 800a4ee:	000b      	movs	r3, r1
 800a4f0:	9804      	ldr	r0, [sp, #16]
 800a4f2:	9905      	ldr	r1, [sp, #20]
 800a4f4:	f7f6 feee 	bl	80012d4 <__aeabi_ddiv>
 800a4f8:	9a00      	ldr	r2, [sp, #0]
 800a4fa:	9b01      	ldr	r3, [sp, #4]
 800a4fc:	0004      	movs	r4, r0
 800a4fe:	000d      	movs	r5, r1
 800a500:	0030      	movs	r0, r6
 800a502:	0039      	movs	r1, r7
 800a504:	f7f7 fb20 	bl	8001b48 <__aeabi_dmul>
 800a508:	9a00      	ldr	r2, [sp, #0]
 800a50a:	9b01      	ldr	r3, [sp, #4]
 800a50c:	f7f6 fb1c 	bl	8000b48 <__aeabi_dadd>
 800a510:	0002      	movs	r2, r0
 800a512:	000b      	movs	r3, r1
 800a514:	0020      	movs	r0, r4
 800a516:	0029      	movs	r1, r5
 800a518:	f7f7 fdfc 	bl	8002114 <__aeabi_dsub>
 800a51c:	0032      	movs	r2, r6
 800a51e:	003b      	movs	r3, r7
 800a520:	f7f7 fdf8 	bl	8002114 <__aeabi_dsub>
 800a524:	0002      	movs	r2, r0
 800a526:	000b      	movs	r3, r1
 800a528:	2000      	movs	r0, #0
 800a52a:	491f      	ldr	r1, [pc, #124]	@ (800a5a8 <__ieee754_pow+0xa2c>)
 800a52c:	f7f7 fdf2 	bl	8002114 <__aeabi_dsub>
 800a530:	9b02      	ldr	r3, [sp, #8]
 800a532:	051b      	lsls	r3, r3, #20
 800a534:	185b      	adds	r3, r3, r1
 800a536:	151a      	asrs	r2, r3, #20
 800a538:	2a00      	cmp	r2, #0
 800a53a:	dc06      	bgt.n	800a54a <__ieee754_pow+0x9ce>
 800a53c:	9a02      	ldr	r2, [sp, #8]
 800a53e:	f000 f839 	bl	800a5b4 <scalbn>
 800a542:	9a06      	ldr	r2, [sp, #24]
 800a544:	9b07      	ldr	r3, [sp, #28]
 800a546:	f7ff fb8b 	bl	8009c60 <__ieee754_pow+0xe4>
 800a54a:	0019      	movs	r1, r3
 800a54c:	e7f9      	b.n	800a542 <__ieee754_pow+0x9c6>
 800a54e:	2300      	movs	r3, #0
 800a550:	4c15      	ldr	r4, [pc, #84]	@ (800a5a8 <__ieee754_pow+0xa2c>)
 800a552:	9300      	str	r3, [sp, #0]
 800a554:	9401      	str	r4, [sp, #4]
 800a556:	f7ff fbc8 	bl	8009cea <__ieee754_pow+0x16e>
 800a55a:	46c0      	nop			@ (mov r8, r8)
 800a55c:	3fe00000 	.word	0x3fe00000
 800a560:	fffffc02 	.word	0xfffffc02
 800a564:	fffffc01 	.word	0xfffffc01
 800a568:	fff00000 	.word	0xfff00000
 800a56c:	3fe62e43 	.word	0x3fe62e43
 800a570:	fefa39ef 	.word	0xfefa39ef
 800a574:	3fe62e42 	.word	0x3fe62e42
 800a578:	0ca86c39 	.word	0x0ca86c39
 800a57c:	be205c61 	.word	0xbe205c61
 800a580:	72bea4d0 	.word	0x72bea4d0
 800a584:	3e663769 	.word	0x3e663769
 800a588:	c5d26bf1 	.word	0xc5d26bf1
 800a58c:	3ebbbd41 	.word	0x3ebbbd41
 800a590:	af25de2c 	.word	0xaf25de2c
 800a594:	3f11566a 	.word	0x3f11566a
 800a598:	16bebd93 	.word	0x16bebd93
 800a59c:	3f66c16c 	.word	0x3f66c16c
 800a5a0:	5555553e 	.word	0x5555553e
 800a5a4:	3fc55555 	.word	0x3fc55555
 800a5a8:	3ff00000 	.word	0x3ff00000

0800a5ac <fabs>:
 800a5ac:	0049      	lsls	r1, r1, #1
 800a5ae:	084b      	lsrs	r3, r1, #1
 800a5b0:	0019      	movs	r1, r3
 800a5b2:	4770      	bx	lr

0800a5b4 <scalbn>:
 800a5b4:	004b      	lsls	r3, r1, #1
 800a5b6:	b570      	push	{r4, r5, r6, lr}
 800a5b8:	0d5b      	lsrs	r3, r3, #21
 800a5ba:	0014      	movs	r4, r2
 800a5bc:	000d      	movs	r5, r1
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d10f      	bne.n	800a5e2 <scalbn+0x2e>
 800a5c2:	004b      	lsls	r3, r1, #1
 800a5c4:	085b      	lsrs	r3, r3, #1
 800a5c6:	4303      	orrs	r3, r0
 800a5c8:	d012      	beq.n	800a5f0 <scalbn+0x3c>
 800a5ca:	4b23      	ldr	r3, [pc, #140]	@ (800a658 <scalbn+0xa4>)
 800a5cc:	2200      	movs	r2, #0
 800a5ce:	f7f7 fabb 	bl	8001b48 <__aeabi_dmul>
 800a5d2:	4b22      	ldr	r3, [pc, #136]	@ (800a65c <scalbn+0xa8>)
 800a5d4:	429c      	cmp	r4, r3
 800a5d6:	da0c      	bge.n	800a5f2 <scalbn+0x3e>
 800a5d8:	4a21      	ldr	r2, [pc, #132]	@ (800a660 <scalbn+0xac>)
 800a5da:	4b22      	ldr	r3, [pc, #136]	@ (800a664 <scalbn+0xb0>)
 800a5dc:	f7f7 fab4 	bl	8001b48 <__aeabi_dmul>
 800a5e0:	e006      	b.n	800a5f0 <scalbn+0x3c>
 800a5e2:	4a21      	ldr	r2, [pc, #132]	@ (800a668 <scalbn+0xb4>)
 800a5e4:	4293      	cmp	r3, r2
 800a5e6:	d108      	bne.n	800a5fa <scalbn+0x46>
 800a5e8:	0002      	movs	r2, r0
 800a5ea:	000b      	movs	r3, r1
 800a5ec:	f7f6 faac 	bl	8000b48 <__aeabi_dadd>
 800a5f0:	bd70      	pop	{r4, r5, r6, pc}
 800a5f2:	000d      	movs	r5, r1
 800a5f4:	004b      	lsls	r3, r1, #1
 800a5f6:	0d5b      	lsrs	r3, r3, #21
 800a5f8:	3b36      	subs	r3, #54	@ 0x36
 800a5fa:	4a1c      	ldr	r2, [pc, #112]	@ (800a66c <scalbn+0xb8>)
 800a5fc:	4294      	cmp	r4, r2
 800a5fe:	dd0a      	ble.n	800a616 <scalbn+0x62>
 800a600:	4c1b      	ldr	r4, [pc, #108]	@ (800a670 <scalbn+0xbc>)
 800a602:	4d1c      	ldr	r5, [pc, #112]	@ (800a674 <scalbn+0xc0>)
 800a604:	2900      	cmp	r1, #0
 800a606:	da01      	bge.n	800a60c <scalbn+0x58>
 800a608:	4c19      	ldr	r4, [pc, #100]	@ (800a670 <scalbn+0xbc>)
 800a60a:	4d1b      	ldr	r5, [pc, #108]	@ (800a678 <scalbn+0xc4>)
 800a60c:	4a18      	ldr	r2, [pc, #96]	@ (800a670 <scalbn+0xbc>)
 800a60e:	4b19      	ldr	r3, [pc, #100]	@ (800a674 <scalbn+0xc0>)
 800a610:	0020      	movs	r0, r4
 800a612:	0029      	movs	r1, r5
 800a614:	e7e2      	b.n	800a5dc <scalbn+0x28>
 800a616:	18e2      	adds	r2, r4, r3
 800a618:	4b18      	ldr	r3, [pc, #96]	@ (800a67c <scalbn+0xc8>)
 800a61a:	429a      	cmp	r2, r3
 800a61c:	dcf0      	bgt.n	800a600 <scalbn+0x4c>
 800a61e:	2a00      	cmp	r2, #0
 800a620:	dd05      	ble.n	800a62e <scalbn+0x7a>
 800a622:	4b17      	ldr	r3, [pc, #92]	@ (800a680 <scalbn+0xcc>)
 800a624:	0512      	lsls	r2, r2, #20
 800a626:	402b      	ands	r3, r5
 800a628:	4313      	orrs	r3, r2
 800a62a:	0019      	movs	r1, r3
 800a62c:	e7e0      	b.n	800a5f0 <scalbn+0x3c>
 800a62e:	0013      	movs	r3, r2
 800a630:	3335      	adds	r3, #53	@ 0x35
 800a632:	da08      	bge.n	800a646 <scalbn+0x92>
 800a634:	4c0a      	ldr	r4, [pc, #40]	@ (800a660 <scalbn+0xac>)
 800a636:	4d0b      	ldr	r5, [pc, #44]	@ (800a664 <scalbn+0xb0>)
 800a638:	2900      	cmp	r1, #0
 800a63a:	da01      	bge.n	800a640 <scalbn+0x8c>
 800a63c:	4c08      	ldr	r4, [pc, #32]	@ (800a660 <scalbn+0xac>)
 800a63e:	4d11      	ldr	r5, [pc, #68]	@ (800a684 <scalbn+0xd0>)
 800a640:	4a07      	ldr	r2, [pc, #28]	@ (800a660 <scalbn+0xac>)
 800a642:	4b08      	ldr	r3, [pc, #32]	@ (800a664 <scalbn+0xb0>)
 800a644:	e7e4      	b.n	800a610 <scalbn+0x5c>
 800a646:	4b0e      	ldr	r3, [pc, #56]	@ (800a680 <scalbn+0xcc>)
 800a648:	3236      	adds	r2, #54	@ 0x36
 800a64a:	401d      	ands	r5, r3
 800a64c:	0512      	lsls	r2, r2, #20
 800a64e:	432a      	orrs	r2, r5
 800a650:	0011      	movs	r1, r2
 800a652:	4b0d      	ldr	r3, [pc, #52]	@ (800a688 <scalbn+0xd4>)
 800a654:	2200      	movs	r2, #0
 800a656:	e7c1      	b.n	800a5dc <scalbn+0x28>
 800a658:	43500000 	.word	0x43500000
 800a65c:	ffff3cb0 	.word	0xffff3cb0
 800a660:	c2f8f359 	.word	0xc2f8f359
 800a664:	01a56e1f 	.word	0x01a56e1f
 800a668:	000007ff 	.word	0x000007ff
 800a66c:	0000c350 	.word	0x0000c350
 800a670:	8800759c 	.word	0x8800759c
 800a674:	7e37e43c 	.word	0x7e37e43c
 800a678:	fe37e43c 	.word	0xfe37e43c
 800a67c:	000007fe 	.word	0x000007fe
 800a680:	800fffff 	.word	0x800fffff
 800a684:	81a56e1f 	.word	0x81a56e1f
 800a688:	3c900000 	.word	0x3c900000

0800a68c <with_errno>:
 800a68c:	b570      	push	{r4, r5, r6, lr}
 800a68e:	000d      	movs	r5, r1
 800a690:	0016      	movs	r6, r2
 800a692:	0004      	movs	r4, r0
 800a694:	f7fc ffda 	bl	800764c <__errno>
 800a698:	0029      	movs	r1, r5
 800a69a:	6006      	str	r6, [r0, #0]
 800a69c:	0020      	movs	r0, r4
 800a69e:	bd70      	pop	{r4, r5, r6, pc}

0800a6a0 <xflow>:
 800a6a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a6a2:	0014      	movs	r4, r2
 800a6a4:	001d      	movs	r5, r3
 800a6a6:	2800      	cmp	r0, #0
 800a6a8:	d002      	beq.n	800a6b0 <xflow+0x10>
 800a6aa:	2180      	movs	r1, #128	@ 0x80
 800a6ac:	0609      	lsls	r1, r1, #24
 800a6ae:	185b      	adds	r3, r3, r1
 800a6b0:	9200      	str	r2, [sp, #0]
 800a6b2:	9301      	str	r3, [sp, #4]
 800a6b4:	9a00      	ldr	r2, [sp, #0]
 800a6b6:	9b01      	ldr	r3, [sp, #4]
 800a6b8:	0020      	movs	r0, r4
 800a6ba:	0029      	movs	r1, r5
 800a6bc:	f7f7 fa44 	bl	8001b48 <__aeabi_dmul>
 800a6c0:	2222      	movs	r2, #34	@ 0x22
 800a6c2:	f7ff ffe3 	bl	800a68c <with_errno>
 800a6c6:	b003      	add	sp, #12
 800a6c8:	bd30      	pop	{r4, r5, pc}

0800a6ca <__math_uflow>:
 800a6ca:	2380      	movs	r3, #128	@ 0x80
 800a6cc:	b510      	push	{r4, lr}
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	055b      	lsls	r3, r3, #21
 800a6d2:	f7ff ffe5 	bl	800a6a0 <xflow>
 800a6d6:	bd10      	pop	{r4, pc}

0800a6d8 <__math_oflow>:
 800a6d8:	23e0      	movs	r3, #224	@ 0xe0
 800a6da:	b510      	push	{r4, lr}
 800a6dc:	2200      	movs	r2, #0
 800a6de:	05db      	lsls	r3, r3, #23
 800a6e0:	f7ff ffde 	bl	800a6a0 <xflow>
 800a6e4:	bd10      	pop	{r4, pc}
	...

0800a6e8 <__ieee754_sqrt>:
 800a6e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a6ea:	000a      	movs	r2, r1
 800a6ec:	000d      	movs	r5, r1
 800a6ee:	496b      	ldr	r1, [pc, #428]	@ (800a89c <__ieee754_sqrt+0x1b4>)
 800a6f0:	0004      	movs	r4, r0
 800a6f2:	0003      	movs	r3, r0
 800a6f4:	0008      	movs	r0, r1
 800a6f6:	b087      	sub	sp, #28
 800a6f8:	4028      	ands	r0, r5
 800a6fa:	4288      	cmp	r0, r1
 800a6fc:	d111      	bne.n	800a722 <__ieee754_sqrt+0x3a>
 800a6fe:	0022      	movs	r2, r4
 800a700:	002b      	movs	r3, r5
 800a702:	0020      	movs	r0, r4
 800a704:	0029      	movs	r1, r5
 800a706:	f7f7 fa1f 	bl	8001b48 <__aeabi_dmul>
 800a70a:	0002      	movs	r2, r0
 800a70c:	000b      	movs	r3, r1
 800a70e:	0020      	movs	r0, r4
 800a710:	0029      	movs	r1, r5
 800a712:	f7f6 fa19 	bl	8000b48 <__aeabi_dadd>
 800a716:	0004      	movs	r4, r0
 800a718:	000d      	movs	r5, r1
 800a71a:	0020      	movs	r0, r4
 800a71c:	0029      	movs	r1, r5
 800a71e:	b007      	add	sp, #28
 800a720:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a722:	2d00      	cmp	r5, #0
 800a724:	dc11      	bgt.n	800a74a <__ieee754_sqrt+0x62>
 800a726:	0069      	lsls	r1, r5, #1
 800a728:	0849      	lsrs	r1, r1, #1
 800a72a:	4321      	orrs	r1, r4
 800a72c:	d0f5      	beq.n	800a71a <__ieee754_sqrt+0x32>
 800a72e:	2000      	movs	r0, #0
 800a730:	4285      	cmp	r5, r0
 800a732:	d010      	beq.n	800a756 <__ieee754_sqrt+0x6e>
 800a734:	0022      	movs	r2, r4
 800a736:	002b      	movs	r3, r5
 800a738:	0020      	movs	r0, r4
 800a73a:	0029      	movs	r1, r5
 800a73c:	f7f7 fcea 	bl	8002114 <__aeabi_dsub>
 800a740:	0002      	movs	r2, r0
 800a742:	000b      	movs	r3, r1
 800a744:	f7f6 fdc6 	bl	80012d4 <__aeabi_ddiv>
 800a748:	e7e5      	b.n	800a716 <__ieee754_sqrt+0x2e>
 800a74a:	1528      	asrs	r0, r5, #20
 800a74c:	d115      	bne.n	800a77a <__ieee754_sqrt+0x92>
 800a74e:	2480      	movs	r4, #128	@ 0x80
 800a750:	2100      	movs	r1, #0
 800a752:	0364      	lsls	r4, r4, #13
 800a754:	e007      	b.n	800a766 <__ieee754_sqrt+0x7e>
 800a756:	0ada      	lsrs	r2, r3, #11
 800a758:	3815      	subs	r0, #21
 800a75a:	055b      	lsls	r3, r3, #21
 800a75c:	2a00      	cmp	r2, #0
 800a75e:	d0fa      	beq.n	800a756 <__ieee754_sqrt+0x6e>
 800a760:	e7f5      	b.n	800a74e <__ieee754_sqrt+0x66>
 800a762:	0052      	lsls	r2, r2, #1
 800a764:	3101      	adds	r1, #1
 800a766:	4222      	tst	r2, r4
 800a768:	d0fb      	beq.n	800a762 <__ieee754_sqrt+0x7a>
 800a76a:	1e4c      	subs	r4, r1, #1
 800a76c:	1b00      	subs	r0, r0, r4
 800a76e:	2420      	movs	r4, #32
 800a770:	001d      	movs	r5, r3
 800a772:	1a64      	subs	r4, r4, r1
 800a774:	40e5      	lsrs	r5, r4
 800a776:	408b      	lsls	r3, r1
 800a778:	432a      	orrs	r2, r5
 800a77a:	4949      	ldr	r1, [pc, #292]	@ (800a8a0 <__ieee754_sqrt+0x1b8>)
 800a77c:	0312      	lsls	r2, r2, #12
 800a77e:	1844      	adds	r4, r0, r1
 800a780:	2180      	movs	r1, #128	@ 0x80
 800a782:	0b12      	lsrs	r2, r2, #12
 800a784:	0349      	lsls	r1, r1, #13
 800a786:	4311      	orrs	r1, r2
 800a788:	07c0      	lsls	r0, r0, #31
 800a78a:	d403      	bmi.n	800a794 <__ieee754_sqrt+0xac>
 800a78c:	0fda      	lsrs	r2, r3, #31
 800a78e:	0049      	lsls	r1, r1, #1
 800a790:	1851      	adds	r1, r2, r1
 800a792:	005b      	lsls	r3, r3, #1
 800a794:	2500      	movs	r5, #0
 800a796:	1062      	asrs	r2, r4, #1
 800a798:	0049      	lsls	r1, r1, #1
 800a79a:	2480      	movs	r4, #128	@ 0x80
 800a79c:	9205      	str	r2, [sp, #20]
 800a79e:	0fda      	lsrs	r2, r3, #31
 800a7a0:	1852      	adds	r2, r2, r1
 800a7a2:	2016      	movs	r0, #22
 800a7a4:	0029      	movs	r1, r5
 800a7a6:	005b      	lsls	r3, r3, #1
 800a7a8:	03a4      	lsls	r4, r4, #14
 800a7aa:	190e      	adds	r6, r1, r4
 800a7ac:	4296      	cmp	r6, r2
 800a7ae:	dc02      	bgt.n	800a7b6 <__ieee754_sqrt+0xce>
 800a7b0:	1931      	adds	r1, r6, r4
 800a7b2:	1b92      	subs	r2, r2, r6
 800a7b4:	192d      	adds	r5, r5, r4
 800a7b6:	0fde      	lsrs	r6, r3, #31
 800a7b8:	0052      	lsls	r2, r2, #1
 800a7ba:	3801      	subs	r0, #1
 800a7bc:	1992      	adds	r2, r2, r6
 800a7be:	005b      	lsls	r3, r3, #1
 800a7c0:	0864      	lsrs	r4, r4, #1
 800a7c2:	2800      	cmp	r0, #0
 800a7c4:	d1f1      	bne.n	800a7aa <__ieee754_sqrt+0xc2>
 800a7c6:	2620      	movs	r6, #32
 800a7c8:	2780      	movs	r7, #128	@ 0x80
 800a7ca:	0004      	movs	r4, r0
 800a7cc:	9604      	str	r6, [sp, #16]
 800a7ce:	063f      	lsls	r7, r7, #24
 800a7d0:	183e      	adds	r6, r7, r0
 800a7d2:	46b4      	mov	ip, r6
 800a7d4:	428a      	cmp	r2, r1
 800a7d6:	dc02      	bgt.n	800a7de <__ieee754_sqrt+0xf6>
 800a7d8:	d114      	bne.n	800a804 <__ieee754_sqrt+0x11c>
 800a7da:	429e      	cmp	r6, r3
 800a7dc:	d812      	bhi.n	800a804 <__ieee754_sqrt+0x11c>
 800a7de:	4660      	mov	r0, ip
 800a7e0:	4666      	mov	r6, ip
 800a7e2:	19c0      	adds	r0, r0, r7
 800a7e4:	9100      	str	r1, [sp, #0]
 800a7e6:	2e00      	cmp	r6, #0
 800a7e8:	da03      	bge.n	800a7f2 <__ieee754_sqrt+0x10a>
 800a7ea:	43c6      	mvns	r6, r0
 800a7ec:	0ff6      	lsrs	r6, r6, #31
 800a7ee:	198e      	adds	r6, r1, r6
 800a7f0:	9600      	str	r6, [sp, #0]
 800a7f2:	1a52      	subs	r2, r2, r1
 800a7f4:	4563      	cmp	r3, ip
 800a7f6:	4189      	sbcs	r1, r1
 800a7f8:	4249      	negs	r1, r1
 800a7fa:	1a52      	subs	r2, r2, r1
 800a7fc:	4661      	mov	r1, ip
 800a7fe:	1a5b      	subs	r3, r3, r1
 800a800:	9900      	ldr	r1, [sp, #0]
 800a802:	19e4      	adds	r4, r4, r7
 800a804:	0fde      	lsrs	r6, r3, #31
 800a806:	0052      	lsls	r2, r2, #1
 800a808:	1992      	adds	r2, r2, r6
 800a80a:	9e04      	ldr	r6, [sp, #16]
 800a80c:	005b      	lsls	r3, r3, #1
 800a80e:	3e01      	subs	r6, #1
 800a810:	087f      	lsrs	r7, r7, #1
 800a812:	9604      	str	r6, [sp, #16]
 800a814:	2e00      	cmp	r6, #0
 800a816:	d1db      	bne.n	800a7d0 <__ieee754_sqrt+0xe8>
 800a818:	431a      	orrs	r2, r3
 800a81a:	d01f      	beq.n	800a85c <__ieee754_sqrt+0x174>
 800a81c:	4e21      	ldr	r6, [pc, #132]	@ (800a8a4 <__ieee754_sqrt+0x1bc>)
 800a81e:	4f22      	ldr	r7, [pc, #136]	@ (800a8a8 <__ieee754_sqrt+0x1c0>)
 800a820:	6830      	ldr	r0, [r6, #0]
 800a822:	6871      	ldr	r1, [r6, #4]
 800a824:	683a      	ldr	r2, [r7, #0]
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	9200      	str	r2, [sp, #0]
 800a82a:	9301      	str	r3, [sp, #4]
 800a82c:	6832      	ldr	r2, [r6, #0]
 800a82e:	6873      	ldr	r3, [r6, #4]
 800a830:	9202      	str	r2, [sp, #8]
 800a832:	9303      	str	r3, [sp, #12]
 800a834:	9a00      	ldr	r2, [sp, #0]
 800a836:	9b01      	ldr	r3, [sp, #4]
 800a838:	f7f7 fc6c 	bl	8002114 <__aeabi_dsub>
 800a83c:	0002      	movs	r2, r0
 800a83e:	000b      	movs	r3, r1
 800a840:	9802      	ldr	r0, [sp, #8]
 800a842:	9903      	ldr	r1, [sp, #12]
 800a844:	f7f5 fe12 	bl	800046c <__aeabi_dcmple>
 800a848:	2800      	cmp	r0, #0
 800a84a:	d007      	beq.n	800a85c <__ieee754_sqrt+0x174>
 800a84c:	6830      	ldr	r0, [r6, #0]
 800a84e:	6871      	ldr	r1, [r6, #4]
 800a850:	683a      	ldr	r2, [r7, #0]
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	1c67      	adds	r7, r4, #1
 800a856:	d10c      	bne.n	800a872 <__ieee754_sqrt+0x18a>
 800a858:	9c04      	ldr	r4, [sp, #16]
 800a85a:	3501      	adds	r5, #1
 800a85c:	4a13      	ldr	r2, [pc, #76]	@ (800a8ac <__ieee754_sqrt+0x1c4>)
 800a85e:	106b      	asrs	r3, r5, #1
 800a860:	189b      	adds	r3, r3, r2
 800a862:	9a05      	ldr	r2, [sp, #20]
 800a864:	07ed      	lsls	r5, r5, #31
 800a866:	0864      	lsrs	r4, r4, #1
 800a868:	0512      	lsls	r2, r2, #20
 800a86a:	4325      	orrs	r5, r4
 800a86c:	0028      	movs	r0, r5
 800a86e:	18d1      	adds	r1, r2, r3
 800a870:	e751      	b.n	800a716 <__ieee754_sqrt+0x2e>
 800a872:	f7f6 f969 	bl	8000b48 <__aeabi_dadd>
 800a876:	6877      	ldr	r7, [r6, #4]
 800a878:	6836      	ldr	r6, [r6, #0]
 800a87a:	0002      	movs	r2, r0
 800a87c:	000b      	movs	r3, r1
 800a87e:	0030      	movs	r0, r6
 800a880:	0039      	movs	r1, r7
 800a882:	f7f5 fde9 	bl	8000458 <__aeabi_dcmplt>
 800a886:	2800      	cmp	r0, #0
 800a888:	d004      	beq.n	800a894 <__ieee754_sqrt+0x1ac>
 800a88a:	3402      	adds	r4, #2
 800a88c:	4263      	negs	r3, r4
 800a88e:	4163      	adcs	r3, r4
 800a890:	18ed      	adds	r5, r5, r3
 800a892:	e7e3      	b.n	800a85c <__ieee754_sqrt+0x174>
 800a894:	2301      	movs	r3, #1
 800a896:	3401      	adds	r4, #1
 800a898:	439c      	bics	r4, r3
 800a89a:	e7df      	b.n	800a85c <__ieee754_sqrt+0x174>
 800a89c:	7ff00000 	.word	0x7ff00000
 800a8a0:	fffffc01 	.word	0xfffffc01
 800a8a4:	0800add8 	.word	0x0800add8
 800a8a8:	0800add0 	.word	0x0800add0
 800a8ac:	3fe00000 	.word	0x3fe00000

0800a8b0 <_init>:
 800a8b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8b2:	46c0      	nop			@ (mov r8, r8)
 800a8b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8b6:	bc08      	pop	{r3}
 800a8b8:	469e      	mov	lr, r3
 800a8ba:	4770      	bx	lr

0800a8bc <_fini>:
 800a8bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8be:	46c0      	nop			@ (mov r8, r8)
 800a8c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a8c2:	bc08      	pop	{r3}
 800a8c4:	469e      	mov	lr, r3
 800a8c6:	4770      	bx	lr
