// Seed: 4118225590
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input logic id_3,
    input logic id_4,
    input id_5,
    input id_6,
    input id_7
);
  assign id_1 = 1;
endmodule
