--------------- Build Started: 07/25/2023 13:53:09 Project: Additional_HD, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\ukul426\AppData\Local\Cypress Semiconductor\PSoC Creator\4.2" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\ukul426\Downloads\psoc student pack\psoc student pack\psoc_code_base\CS301_Class.cydsn\Additional_HD.cydsn\Additional_HD.cyprj" -d CY8C5868AXI-LP035 -s "C:\Users\ukul426\Downloads\psoc student pack\psoc student pack\psoc_code_base\CS301_Class.cydsn\Additional_HD.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "ADC_SAR_1.vplus" on TopDesign is unconnected.
 * C:\Users\ukul426\Downloads\psoc student pack\psoc student pack\psoc_code_base\CS301_Class.cydsn\Additional_HD.cydsn\TopDesign\TopDesign.cysch (Signal: Net_1)
 * C:\Users\ukul426\Downloads\psoc student pack\psoc student pack\psoc_code_base\CS301_Class.cydsn\Additional_HD.cydsn\TopDesign\TopDesign.cysch (Shape_1.2)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 4 pin(s) will be assigned a location by the fitter: \ADC_SAR_1:Bypass(0)\, \USBUART_1:Dm(0)\, \USBUART_1:Dp(0)\, Pin_1(0)
Analog Placement...
Info: apr.M0002: Analog signal "Net_1" is connected to one terminal only. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 38% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 83% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 07/25/2023 13:53:14 ---------------
