
aris-euler-recovery.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016c6c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000ee0  08016e00  08016e00  00026e00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017ce0  08017ce0  0003032c  2**0
                  CONTENTS
  4 .ARM          00000008  08017ce0  08017ce0  00027ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017ce8  08017ce8  0003032c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017ce8  08017ce8  00027ce8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08017cec  08017cec  00027cec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000032c  20000000  08017cf0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00016bec  2000032c  0801801c  0003032c  2**2
                  ALLOC
 10 ._user_heap_stack 00002248  20016f18  0801801c  00036f18  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0003032c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00028c55  00000000  00000000  0003035c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005aa5  00000000  00000000  00058fb1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001770  00000000  00000000  0005ea58  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000014a8  00000000  00000000  000601c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027a5a  00000000  00000000  00061670  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001e349  00000000  00000000  000890ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c9890  00000000  00000000  000a7413  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00170ca3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000072f8  00000000  00000000  00170d20  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000032c 	.word	0x2000032c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08016de4 	.word	0x08016de4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000330 	.word	0x20000330
 80001cc:	08016de4 	.word	0x08016de4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <stay_alive>:
 */

#include "IO.h"
#include "adc.h"

void stay_alive(void){
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(STAY_ALIVE_GPIO_Port, STAY_ALIVE_Pin, GPIO_PIN_SET);
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	2120      	movs	r1, #32
 8000f90:	4802      	ldr	r0, [pc, #8]	; (8000f9c <stay_alive+0x14>)
 8000f92:	f008 fa7f 	bl	8009494 <HAL_GPIO_WritePin>
}
 8000f96:	bf00      	nop
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40020400 	.word	0x40020400

08000fa0 <fire_HAWKs>:


void fire_HAWKs(uint8_t * armed){
 8000fa0:	b580      	push	{r7, lr}
 8000fa2:	b082      	sub	sp, #8
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	6078      	str	r0, [r7, #4]
	if (*armed == 1 ) HAL_GPIO_WritePin(HAWK1_GPIO_Port, HAWK1_Pin, GPIO_PIN_SET);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d105      	bne.n	8000fbc <fire_HAWKs+0x1c>
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fb6:	4808      	ldr	r0, [pc, #32]	; (8000fd8 <fire_HAWKs+0x38>)
 8000fb8:	f008 fa6c 	bl	8009494 <HAL_GPIO_WritePin>
	if (*armed == 1 ) HAL_GPIO_WritePin(HAWK2_GPIO_Port, HAWK2_Pin, GPIO_PIN_SET);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	781b      	ldrb	r3, [r3, #0]
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d105      	bne.n	8000fd0 <fire_HAWKs+0x30>
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000fca:	4803      	ldr	r0, [pc, #12]	; (8000fd8 <fire_HAWKs+0x38>)
 8000fcc:	f008 fa62 	bl	8009494 <HAL_GPIO_WritePin>
}
 8000fd0:	bf00      	nop
 8000fd2:	3708      	adds	r7, #8
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	bd80      	pop	{r7, pc}
 8000fd8:	40021000 	.word	0x40021000

08000fdc <turn_off_HAWKs>:

void turn_off_HAWKs(void){
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(HAWK1_GPIO_Port, HAWK1_Pin, GPIO_PIN_RESET);
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fe6:	4805      	ldr	r0, [pc, #20]	; (8000ffc <turn_off_HAWKs+0x20>)
 8000fe8:	f008 fa54 	bl	8009494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HAWK2_GPIO_Port, HAWK2_Pin, GPIO_PIN_RESET);
 8000fec:	2200      	movs	r2, #0
 8000fee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000ff2:	4802      	ldr	r0, [pc, #8]	; (8000ffc <turn_off_HAWKs+0x20>)
 8000ff4:	f008 fa4e 	bl	8009494 <HAL_GPIO_WritePin>
}
 8000ff8:	bf00      	nop
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	40021000 	.word	0x40021000

08001000 <fire_TDs>:

void fire_TDs(uint8_t * armed){
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
	if (*armed == 1 ) HAL_GPIO_WritePin(TD1_GPIO_Port, TD1_Pin, GPIO_PIN_SET);
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	2b01      	cmp	r3, #1
 800100e:	d105      	bne.n	800101c <fire_TDs+0x1c>
 8001010:	2201      	movs	r2, #1
 8001012:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001016:	4808      	ldr	r0, [pc, #32]	; (8001038 <fire_TDs+0x38>)
 8001018:	f008 fa3c 	bl	8009494 <HAL_GPIO_WritePin>
	if (*armed == 1 ) HAL_GPIO_WritePin(TD2_GPIO_Port, TD2_Pin, GPIO_PIN_SET);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	781b      	ldrb	r3, [r3, #0]
 8001020:	2b01      	cmp	r3, #1
 8001022:	d105      	bne.n	8001030 <fire_TDs+0x30>
 8001024:	2201      	movs	r2, #1
 8001026:	f44f 7100 	mov.w	r1, #512	; 0x200
 800102a:	4803      	ldr	r0, [pc, #12]	; (8001038 <fire_TDs+0x38>)
 800102c:	f008 fa32 	bl	8009494 <HAL_GPIO_WritePin>
}
 8001030:	bf00      	nop
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}
 8001038:	40021000 	.word	0x40021000

0800103c <turn_off_TDs>:

void turn_off_TDs(void){
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(TD1_GPIO_Port, TD1_Pin, GPIO_PIN_RESET);
 8001040:	2200      	movs	r2, #0
 8001042:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001046:	4805      	ldr	r0, [pc, #20]	; (800105c <turn_off_TDs+0x20>)
 8001048:	f008 fa24 	bl	8009494 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TD2_GPIO_Port, TD2_Pin, GPIO_PIN_RESET);
 800104c:	2200      	movs	r2, #0
 800104e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001052:	4802      	ldr	r0, [pc, #8]	; (800105c <turn_off_TDs+0x20>)
 8001054:	f008 fa1e 	bl	8009494 <HAL_GPIO_WritePin>
}
 8001058:	bf00      	nop
 800105a:	bd80      	pop	{r7, pc}
 800105c:	40021000 	.word	0x40021000

08001060 <init_ADC>:

void init_ADC(void){
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
	HAL_ADC_Stop_DMA(&hadc1);
 8001064:	4804      	ldr	r0, [pc, #16]	; (8001078 <init_ADC+0x18>)
 8001066:	f007 f83d 	bl	80080e4 <HAL_ADC_Stop_DMA>
	HAL_ADC_Start_DMA(&hadc1, adc_buf, 8);
 800106a:	2208      	movs	r2, #8
 800106c:	4903      	ldr	r1, [pc, #12]	; (800107c <init_ADC+0x1c>)
 800106e:	4802      	ldr	r0, [pc, #8]	; (8001078 <init_ADC+0x18>)
 8001070:	f006 ff46 	bl	8007f00 <HAL_ADC_Start_DMA>
}
 8001074:	bf00      	nop
 8001076:	bd80      	pop	{r7, pc}
 8001078:	20004954 	.word	0x20004954
 800107c:	20000864 	.word	0x20000864

08001080 <read_ADC>:

void read_ADC(float * out){
 8001080:	b590      	push	{r4, r7, lr}
 8001082:	b085      	sub	sp, #20
 8001084:	af00      	add	r7, sp, #0
 8001086:	6078      	str	r0, [r7, #4]

	float vsense = 3.3 / 4096.;
 8001088:	4b89      	ldr	r3, [pc, #548]	; (80012b0 <read_ADC+0x230>)
 800108a:	60fb      	str	r3, [r7, #12]
	float scale = 16 / 3.3;
 800108c:	4b89      	ldr	r3, [pc, #548]	; (80012b4 <read_ADC+0x234>)
 800108e:	60bb      	str	r3, [r7, #8]

	out[0] = (float)adc_buf[0] * vsense * scale;
 8001090:	4b89      	ldr	r3, [pc, #548]	; (80012b8 <read_ADC+0x238>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	ee07 3a90 	vmov	s15, r3
 8001098:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800109c:	edd7 7a03 	vldr	s15, [r7, #12]
 80010a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80010a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	edc3 7a00 	vstr	s15, [r3]
	out[1] = (float)adc_buf[1] * vsense * scale;
 80010b2:	4b81      	ldr	r3, [pc, #516]	; (80012b8 <read_ADC+0x238>)
 80010b4:	685b      	ldr	r3, [r3, #4]
 80010b6:	ee07 3a90 	vmov	s15, r3
 80010ba:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010be:	edd7 7a03 	vldr	s15, [r7, #12]
 80010c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	3304      	adds	r3, #4
 80010ca:	edd7 7a02 	vldr	s15, [r7, #8]
 80010ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010d2:	edc3 7a00 	vstr	s15, [r3]
	out[2] = (float)adc_buf[2] * vsense * scale;
 80010d6:	4b78      	ldr	r3, [pc, #480]	; (80012b8 <read_ADC+0x238>)
 80010d8:	689b      	ldr	r3, [r3, #8]
 80010da:	ee07 3a90 	vmov	s15, r3
 80010de:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80010e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	3308      	adds	r3, #8
 80010ee:	edd7 7a02 	vldr	s15, [r7, #8]
 80010f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80010f6:	edc3 7a00 	vstr	s15, [r3]

	out[3] = -( 1000 * (( 3.3 / 2.0 - (float)adc_buf[3] * vsense) ) / 0.066 );
 80010fa:	4b6f      	ldr	r3, [pc, #444]	; (80012b8 <read_ADC+0x238>)
 80010fc:	68db      	ldr	r3, [r3, #12]
 80010fe:	ee07 3a90 	vmov	s15, r3
 8001102:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001106:	edd7 7a03 	vldr	s15, [r7, #12]
 800110a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800110e:	ee17 0a90 	vmov	r0, s15
 8001112:	f7ff fa19 	bl	8000548 <__aeabi_f2d>
 8001116:	4603      	mov	r3, r0
 8001118:	460c      	mov	r4, r1
 800111a:	461a      	mov	r2, r3
 800111c:	4623      	mov	r3, r4
 800111e:	a15c      	add	r1, pc, #368	; (adr r1, 8001290 <read_ADC+0x210>)
 8001120:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001124:	f7ff f8b0 	bl	8000288 <__aeabi_dsub>
 8001128:	4603      	mov	r3, r0
 800112a:	460c      	mov	r4, r1
 800112c:	4618      	mov	r0, r3
 800112e:	4621      	mov	r1, r4
 8001130:	f04f 0200 	mov.w	r2, #0
 8001134:	4b61      	ldr	r3, [pc, #388]	; (80012bc <read_ADC+0x23c>)
 8001136:	f7ff fa5f 	bl	80005f8 <__aeabi_dmul>
 800113a:	4603      	mov	r3, r0
 800113c:	460c      	mov	r4, r1
 800113e:	4618      	mov	r0, r3
 8001140:	4621      	mov	r1, r4
 8001142:	a355      	add	r3, pc, #340	; (adr r3, 8001298 <read_ADC+0x218>)
 8001144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001148:	f7ff fb80 	bl	800084c <__aeabi_ddiv>
 800114c:	4603      	mov	r3, r0
 800114e:	460c      	mov	r4, r1
 8001150:	4618      	mov	r0, r3
 8001152:	4621      	mov	r1, r4
 8001154:	f7ff fd48 	bl	8000be8 <__aeabi_d2f>
 8001158:	4602      	mov	r2, r0
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	330c      	adds	r3, #12
 800115e:	ee07 2a90 	vmov	s15, r2
 8001162:	eef1 7a67 	vneg.f32	s15, s15
 8001166:	edc3 7a00 	vstr	s15, [r3]
	out[4] = -( 1000 * (( 3.3 / 2.0 - (float)adc_buf[4] * vsense) ) / 0.066 );
 800116a:	4b53      	ldr	r3, [pc, #332]	; (80012b8 <read_ADC+0x238>)
 800116c:	691b      	ldr	r3, [r3, #16]
 800116e:	ee07 3a90 	vmov	s15, r3
 8001172:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001176:	edd7 7a03 	vldr	s15, [r7, #12]
 800117a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800117e:	ee17 0a90 	vmov	r0, s15
 8001182:	f7ff f9e1 	bl	8000548 <__aeabi_f2d>
 8001186:	4603      	mov	r3, r0
 8001188:	460c      	mov	r4, r1
 800118a:	461a      	mov	r2, r3
 800118c:	4623      	mov	r3, r4
 800118e:	a140      	add	r1, pc, #256	; (adr r1, 8001290 <read_ADC+0x210>)
 8001190:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001194:	f7ff f878 	bl	8000288 <__aeabi_dsub>
 8001198:	4603      	mov	r3, r0
 800119a:	460c      	mov	r4, r1
 800119c:	4618      	mov	r0, r3
 800119e:	4621      	mov	r1, r4
 80011a0:	f04f 0200 	mov.w	r2, #0
 80011a4:	4b45      	ldr	r3, [pc, #276]	; (80012bc <read_ADC+0x23c>)
 80011a6:	f7ff fa27 	bl	80005f8 <__aeabi_dmul>
 80011aa:	4603      	mov	r3, r0
 80011ac:	460c      	mov	r4, r1
 80011ae:	4618      	mov	r0, r3
 80011b0:	4621      	mov	r1, r4
 80011b2:	a339      	add	r3, pc, #228	; (adr r3, 8001298 <read_ADC+0x218>)
 80011b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011b8:	f7ff fb48 	bl	800084c <__aeabi_ddiv>
 80011bc:	4603      	mov	r3, r0
 80011be:	460c      	mov	r4, r1
 80011c0:	4618      	mov	r0, r3
 80011c2:	4621      	mov	r1, r4
 80011c4:	f7ff fd10 	bl	8000be8 <__aeabi_d2f>
 80011c8:	4602      	mov	r2, r0
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	3310      	adds	r3, #16
 80011ce:	ee07 2a90 	vmov	s15, r2
 80011d2:	eef1 7a67 	vneg.f32	s15, s15
 80011d6:	edc3 7a00 	vstr	s15, [r3]

	out[5] = (float)adc_buf[5] * vsense * scale;
 80011da:	4b37      	ldr	r3, [pc, #220]	; (80012b8 <read_ADC+0x238>)
 80011dc:	695b      	ldr	r3, [r3, #20]
 80011de:	ee07 3a90 	vmov	s15, r3
 80011e2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80011e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80011ea:	ee27 7a27 	vmul.f32	s14, s14, s15
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	3314      	adds	r3, #20
 80011f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80011f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011fa:	edc3 7a00 	vstr	s15, [r3]
	out[6] = (float)adc_buf[6] * vsense * scale;
 80011fe:	4b2e      	ldr	r3, [pc, #184]	; (80012b8 <read_ADC+0x238>)
 8001200:	699b      	ldr	r3, [r3, #24]
 8001202:	ee07 3a90 	vmov	s15, r3
 8001206:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800120a:	edd7 7a03 	vldr	s15, [r7, #12]
 800120e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	3318      	adds	r3, #24
 8001216:	edd7 7a02 	vldr	s15, [r7, #8]
 800121a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800121e:	edc3 7a00 	vstr	s15, [r3]

	out[7] = ((((float)adc_buf[7] * vsense) - 0.76) / 0.0025) + 25.0;
 8001222:	4b25      	ldr	r3, [pc, #148]	; (80012b8 <read_ADC+0x238>)
 8001224:	69db      	ldr	r3, [r3, #28]
 8001226:	ee07 3a90 	vmov	s15, r3
 800122a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800122e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001232:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001236:	ee17 0a90 	vmov	r0, s15
 800123a:	f7ff f985 	bl	8000548 <__aeabi_f2d>
 800123e:	a318      	add	r3, pc, #96	; (adr r3, 80012a0 <read_ADC+0x220>)
 8001240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001244:	f7ff f820 	bl	8000288 <__aeabi_dsub>
 8001248:	4603      	mov	r3, r0
 800124a:	460c      	mov	r4, r1
 800124c:	4618      	mov	r0, r3
 800124e:	4621      	mov	r1, r4
 8001250:	a315      	add	r3, pc, #84	; (adr r3, 80012a8 <read_ADC+0x228>)
 8001252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001256:	f7ff faf9 	bl	800084c <__aeabi_ddiv>
 800125a:	4603      	mov	r3, r0
 800125c:	460c      	mov	r4, r1
 800125e:	4618      	mov	r0, r3
 8001260:	4621      	mov	r1, r4
 8001262:	f04f 0200 	mov.w	r2, #0
 8001266:	4b16      	ldr	r3, [pc, #88]	; (80012c0 <read_ADC+0x240>)
 8001268:	f7ff f810 	bl	800028c <__adddf3>
 800126c:	4603      	mov	r3, r0
 800126e:	460c      	mov	r4, r1
 8001270:	4619      	mov	r1, r3
 8001272:	4622      	mov	r2, r4
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f103 041c 	add.w	r4, r3, #28
 800127a:	4608      	mov	r0, r1
 800127c:	4611      	mov	r1, r2
 800127e:	f7ff fcb3 	bl	8000be8 <__aeabi_d2f>
 8001282:	4603      	mov	r3, r0
 8001284:	6023      	str	r3, [r4, #0]

}
 8001286:	bf00      	nop
 8001288:	3714      	adds	r7, #20
 800128a:	46bd      	mov	sp, r7
 800128c:	bd90      	pop	{r4, r7, pc}
 800128e:	bf00      	nop
 8001290:	66666666 	.word	0x66666666
 8001294:	3ffa6666 	.word	0x3ffa6666
 8001298:	4189374c 	.word	0x4189374c
 800129c:	3fb0e560 	.word	0x3fb0e560
 80012a0:	851eb852 	.word	0x851eb852
 80012a4:	3fe851eb 	.word	0x3fe851eb
 80012a8:	47ae147b 	.word	0x47ae147b
 80012ac:	3f647ae1 	.word	0x3f647ae1
 80012b0:	3a533333 	.word	0x3a533333
 80012b4:	409b26ca 	.word	0x409b26ca
 80012b8:	20000864 	.word	0x20000864
 80012bc:	408f4000 	.word	0x408f4000
 80012c0:	40390000 	.word	0x40390000

080012c4 <bufclear>:
	return i;
}


void bufclear (char * buffer)  // clear buffer
{
 80012c4:	b480      	push	{r7}
 80012c6:	b085      	sub	sp, #20
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
	for (int i=0; i<BUFLEN; i++)
 80012cc:	2300      	movs	r3, #0
 80012ce:	60fb      	str	r3, [r7, #12]
 80012d0:	e007      	b.n	80012e2 <bufclear+0x1e>
	{
		buffer[i] = '\0';
 80012d2:	68fb      	ldr	r3, [r7, #12]
 80012d4:	687a      	ldr	r2, [r7, #4]
 80012d6:	4413      	add	r3, r2
 80012d8:	2200      	movs	r2, #0
 80012da:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<BUFLEN; i++)
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	3301      	adds	r3, #1
 80012e0:	60fb      	str	r3, [r7, #12]
 80012e2:	68fb      	ldr	r3, [r7, #12]
 80012e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80012e8:	dbf3      	blt.n	80012d2 <bufclear+0xe>
	}
}
 80012ea:	bf00      	nop
 80012ec:	3714      	adds	r7, #20
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr
	...

080012f8 <init_sd>:
		}
	return 0;
}


uint8_t init_sd(uint16_t * file_count, uint16_t * log_count){
 80012f8:	b590      	push	{r4, r7, lr}
 80012fa:	b09d      	sub	sp, #116	; 0x74
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
 8001300:	6039      	str	r1, [r7, #0]
	/* capacity related variables */
	FATFS *pfs;
	DWORD fre_clust;
	uint32_t total, free_space;

	if (DEBUG_PRINT == 1) printf("mounting SD card...\n");
 8001302:	486c      	ldr	r0, [pc, #432]	; (80014b4 <init_sd+0x1bc>)
 8001304:	f010 fc28 	bl	8011b58 <puts>

	FRESULT ret = f_mount(&fs, SDPath, 1);
 8001308:	2201      	movs	r2, #1
 800130a:	496b      	ldr	r1, [pc, #428]	; (80014b8 <init_sd+0x1c0>)
 800130c:	486b      	ldr	r0, [pc, #428]	; (80014bc <init_sd+0x1c4>)
 800130e:	f00e fca9 	bl	800fc64 <f_mount>
 8001312:	4603      	mov	r3, r0
 8001314:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
	if (ret == FR_OK)
 8001318:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800131c:	2b00      	cmp	r3, #0
 800131e:	d154      	bne.n	80013ca <init_sd+0xd2>
	{
		if (DEBUG_PRINT == 1) printf("mounted SD card\n");
 8001320:	4867      	ldr	r0, [pc, #412]	; (80014c0 <init_sd+0x1c8>)
 8001322:	f010 fc19 	bl	8011b58 <puts>
	  if (DEBUG_PRINT == 1) printf("error: %d\n",ret);
	  return 0;
	}

	/* Check free space */
	f_getfree(SDPath, &fre_clust, &pfs);
 8001326:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800132a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800132e:	4619      	mov	r1, r3
 8001330:	4861      	ldr	r0, [pc, #388]	; (80014b8 <init_sd+0x1c0>)
 8001332:	f00f fd18 	bl	8010d66 <f_getfree>

	total = (uint32_t)((pfs->n_fatent - 2) * pfs->csize * 0.5);
 8001336:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001338:	699b      	ldr	r3, [r3, #24]
 800133a:	3b02      	subs	r3, #2
 800133c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800133e:	8952      	ldrh	r2, [r2, #10]
 8001340:	fb02 f303 	mul.w	r3, r2, r3
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff f8dd 	bl	8000504 <__aeabi_ui2d>
 800134a:	f04f 0200 	mov.w	r2, #0
 800134e:	4b5d      	ldr	r3, [pc, #372]	; (80014c4 <init_sd+0x1cc>)
 8001350:	f7ff f952 	bl	80005f8 <__aeabi_dmul>
 8001354:	4603      	mov	r3, r0
 8001356:	460c      	mov	r4, r1
 8001358:	4618      	mov	r0, r3
 800135a:	4621      	mov	r1, r4
 800135c:	f7ff fc24 	bl	8000ba8 <__aeabi_d2uiz>
 8001360:	4603      	mov	r3, r0
 8001362:	667b      	str	r3, [r7, #100]	; 0x64
	if (DEBUG_PRINT == 1) printf("SD CARD Total Size: \t%lu\n",total);
 8001364:	6e79      	ldr	r1, [r7, #100]	; 0x64
 8001366:	4858      	ldr	r0, [pc, #352]	; (80014c8 <init_sd+0x1d0>)
 8001368:	f010 fb82 	bl	8011a70 <iprintf>
	free_space = (uint32_t)(fre_clust * pfs->csize * 0.5);
 800136c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800136e:	895b      	ldrh	r3, [r3, #10]
 8001370:	461a      	mov	r2, r3
 8001372:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001374:	fb03 f302 	mul.w	r3, r3, r2
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff f8c3 	bl	8000504 <__aeabi_ui2d>
 800137e:	f04f 0200 	mov.w	r2, #0
 8001382:	4b50      	ldr	r3, [pc, #320]	; (80014c4 <init_sd+0x1cc>)
 8001384:	f7ff f938 	bl	80005f8 <__aeabi_dmul>
 8001388:	4603      	mov	r3, r0
 800138a:	460c      	mov	r4, r1
 800138c:	4618      	mov	r0, r3
 800138e:	4621      	mov	r1, r4
 8001390:	f7ff fc0a 	bl	8000ba8 <__aeabi_d2uiz>
 8001394:	4603      	mov	r3, r0
 8001396:	663b      	str	r3, [r7, #96]	; 0x60
	if (DEBUG_PRINT == 1) printf("SD CARD Free Space: \t%lu\n",free_space);
 8001398:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800139a:	484c      	ldr	r0, [pc, #304]	; (80014cc <init_sd+0x1d4>)
 800139c:	f010 fb68 	bl	8011a70 <iprintf>

	DIR dirs;
	char *fn;
	FILINFO Finfo;

	uint16_t cnt1 = 0;
 80013a0:	2300      	movs	r3, #0
 80013a2:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
	uint16_t cnt2 = 0;
 80013a6:	2300      	movs	r3, #0
 80013a8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c

	if ((fresult = f_opendir(&dirs, SDPath)) == FR_OK)
 80013ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013b0:	4941      	ldr	r1, [pc, #260]	; (80014b8 <init_sd+0x1c0>)
 80013b2:	4618      	mov	r0, r3
 80013b4:	f00f fc27 	bl	8010c06 <f_opendir>
 80013b8:	4603      	mov	r3, r0
 80013ba:	461a      	mov	r2, r3
 80013bc:	4b44      	ldr	r3, [pc, #272]	; (80014d0 <init_sd+0x1d8>)
 80013be:	701a      	strb	r2, [r3, #0]
 80013c0:	4b43      	ldr	r3, [pc, #268]	; (80014d0 <init_sd+0x1d8>)
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d15b      	bne.n	8001480 <init_sd+0x188>
 80013c8:	e047      	b.n	800145a <init_sd+0x162>
		if (DEBUG_PRINT == 1) printf("no SD connection established\n");
 80013ca:	4842      	ldr	r0, [pc, #264]	; (80014d4 <init_sd+0x1dc>)
 80013cc:	f010 fbc4 	bl	8011b58 <puts>
	  if (DEBUG_PRINT == 1) printf("error: %d\n",ret);
 80013d0:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80013d4:	4619      	mov	r1, r3
 80013d6:	4840      	ldr	r0, [pc, #256]	; (80014d8 <init_sd+0x1e0>)
 80013d8:	f010 fb4a 	bl	8011a70 <iprintf>
	  return 0;
 80013dc:	2300      	movs	r3, #0
 80013de:	e064      	b.n	80014aa <init_sd+0x1b2>
	{
			while (((fresult = f_readdir(&dirs, &Finfo)) == FR_OK) && Finfo.fname[0])
			{
				fn = Finfo.fname;
 80013e0:	f107 030c 	add.w	r3, r7, #12
 80013e4:	3309      	adds	r3, #9
 80013e6:	65fb      	str	r3, [r7, #92]	; 0x5c
				if (_FS_RPATH && fn[0] == '.') continue;

				if ((fn[0] == 'F') & (fn[1] == 'L'))
 80013e8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013ea:	781b      	ldrb	r3, [r3, #0]
 80013ec:	2b46      	cmp	r3, #70	; 0x46
 80013ee:	bf0c      	ite	eq
 80013f0:	2301      	moveq	r3, #1
 80013f2:	2300      	movne	r3, #0
 80013f4:	b2da      	uxtb	r2, r3
 80013f6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80013f8:	3301      	adds	r3, #1
 80013fa:	781b      	ldrb	r3, [r3, #0]
 80013fc:	2b4c      	cmp	r3, #76	; 0x4c
 80013fe:	bf0c      	ite	eq
 8001400:	2301      	moveq	r3, #1
 8001402:	2300      	movne	r3, #0
 8001404:	b2db      	uxtb	r3, r3
 8001406:	4013      	ands	r3, r2
 8001408:	b2db      	uxtb	r3, r3
 800140a:	2b00      	cmp	r3, #0
 800140c:	d009      	beq.n	8001422 <init_sd+0x12a>
				{
					if (DEBUG_PRINT == 1) printf("found flight log: %s \n",fn);
 800140e:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 8001410:	4832      	ldr	r0, [pc, #200]	; (80014dc <init_sd+0x1e4>)
 8001412:	f010 fb2d 	bl	8011a70 <iprintf>
					cnt1 ++;
 8001416:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800141a:	3301      	adds	r3, #1
 800141c:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
 8001420:	e01b      	b.n	800145a <init_sd+0x162>
				} else if ((fn[0] == 'L') & (fn[1] == 'O'))
 8001422:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001424:	781b      	ldrb	r3, [r3, #0]
 8001426:	2b4c      	cmp	r3, #76	; 0x4c
 8001428:	bf0c      	ite	eq
 800142a:	2301      	moveq	r3, #1
 800142c:	2300      	movne	r3, #0
 800142e:	b2da      	uxtb	r2, r3
 8001430:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001432:	3301      	adds	r3, #1
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	2b4f      	cmp	r3, #79	; 0x4f
 8001438:	bf0c      	ite	eq
 800143a:	2301      	moveq	r3, #1
 800143c:	2300      	movne	r3, #0
 800143e:	b2db      	uxtb	r3, r3
 8001440:	4013      	ands	r3, r2
 8001442:	b2db      	uxtb	r3, r3
 8001444:	2b00      	cmp	r3, #0
 8001446:	d008      	beq.n	800145a <init_sd+0x162>
				{
					if (DEBUG_PRINT == 1) printf("found log file: %s \n",fn);
 8001448:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 800144a:	4825      	ldr	r0, [pc, #148]	; (80014e0 <init_sd+0x1e8>)
 800144c:	f010 fb10 	bl	8011a70 <iprintf>
					cnt2 ++;
 8001450:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8001454:	3301      	adds	r3, #1
 8001456:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
			while (((fresult = f_readdir(&dirs, &Finfo)) == FR_OK) && Finfo.fname[0])
 800145a:	f107 020c 	add.w	r2, r7, #12
 800145e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001462:	4611      	mov	r1, r2
 8001464:	4618      	mov	r0, r3
 8001466:	f00f fc41 	bl	8010cec <f_readdir>
 800146a:	4603      	mov	r3, r0
 800146c:	461a      	mov	r2, r3
 800146e:	4b18      	ldr	r3, [pc, #96]	; (80014d0 <init_sd+0x1d8>)
 8001470:	701a      	strb	r2, [r3, #0]
 8001472:	4b17      	ldr	r3, [pc, #92]	; (80014d0 <init_sd+0x1d8>)
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d102      	bne.n	8001480 <init_sd+0x188>
 800147a:	7d7b      	ldrb	r3, [r7, #21]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d1af      	bne.n	80013e0 <init_sd+0xe8>
				}

			}
	}
	*file_count = cnt1;
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	f8b7 206e 	ldrh.w	r2, [r7, #110]	; 0x6e
 8001486:	801a      	strh	r2, [r3, #0]
	*log_count = cnt2;
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800148e:	801a      	strh	r2, [r3, #0]
	if (DEBUG_PRINT == 1) printf("\n this is the %hu th flight. \n", *file_count);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	881b      	ldrh	r3, [r3, #0]
 8001494:	4619      	mov	r1, r3
 8001496:	4813      	ldr	r0, [pc, #76]	; (80014e4 <init_sd+0x1ec>)
 8001498:	f010 faea 	bl	8011a70 <iprintf>
	if (DEBUG_PRINT == 1) printf("\n this is the %hu th log file. \n", *log_count);
 800149c:	683b      	ldr	r3, [r7, #0]
 800149e:	881b      	ldrh	r3, [r3, #0]
 80014a0:	4619      	mov	r1, r3
 80014a2:	4811      	ldr	r0, [pc, #68]	; (80014e8 <init_sd+0x1f0>)
 80014a4:	f010 fae4 	bl	8011a70 <iprintf>
	return 1;
 80014a8:	2301      	movs	r3, #1
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3774      	adds	r7, #116	; 0x74
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd90      	pop	{r4, r7, pc}
 80014b2:	bf00      	nop
 80014b4:	08016e08 	.word	0x08016e08
 80014b8:	20014eac 	.word	0x20014eac
 80014bc:	20000884 	.word	0x20000884
 80014c0:	08016e1c 	.word	0x08016e1c
 80014c4:	3fe00000 	.word	0x3fe00000
 80014c8:	08016e58 	.word	0x08016e58
 80014cc:	08016e74 	.word	0x08016e74
 80014d0:	20003920 	.word	0x20003920
 80014d4:	08016e2c 	.word	0x08016e2c
 80014d8:	08016e4c 	.word	0x08016e4c
 80014dc:	08016e90 	.word	0x08016e90
 80014e0:	08016ea8 	.word	0x08016ea8
 80014e4:	08016ec0 	.word	0x08016ec0
 80014e8:	08016ee0 	.word	0x08016ee0

080014ec <init_file>:

uint8_t init_file(char * FILE_NAME, char * LOG_NAME){
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b0ee      	sub	sp, #440	; 0x1b8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	1d3b      	adds	r3, r7, #4
 80014f4:	6018      	str	r0, [r3, #0]
 80014f6:	463b      	mov	r3, r7
 80014f8:	6019      	str	r1, [r3, #0]


	/**************** The following operation is using f_write and f_read **************************/

	/* Create second file with read write access and open it */
	fresult = f_open(&data_file, FILE_NAME, FA_CREATE_ALWAYS | FA_WRITE );
 80014fa:	1d3b      	adds	r3, r7, #4
 80014fc:	220a      	movs	r2, #10
 80014fe:	6819      	ldr	r1, [r3, #0]
 8001500:	4848      	ldr	r0, [pc, #288]	; (8001624 <init_file+0x138>)
 8001502:	f00e fbf5 	bl	800fcf0 <f_open>
 8001506:	4603      	mov	r3, r0
 8001508:	461a      	mov	r2, r3
 800150a:	4b47      	ldr	r3, [pc, #284]	; (8001628 <init_file+0x13c>)
 800150c:	701a      	strb	r2, [r3, #0]

	if (fresult != FR_OK){
 800150e:	4b46      	ldr	r3, [pc, #280]	; (8001628 <init_file+0x13c>)
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	2b00      	cmp	r3, #0
 8001514:	d007      	beq.n	8001526 <init_file+0x3a>
		if (DEBUG_PRINT == 1) printf("trying to open datalog file, error-code: %d \n",fresult);
 8001516:	4b44      	ldr	r3, [pc, #272]	; (8001628 <init_file+0x13c>)
 8001518:	781b      	ldrb	r3, [r3, #0]
 800151a:	4619      	mov	r1, r3
 800151c:	4843      	ldr	r0, [pc, #268]	; (800162c <init_file+0x140>)
 800151e:	f010 faa7 	bl	8011a70 <iprintf>
		return 0;
 8001522:	2300      	movs	r3, #0
 8001524:	e079      	b.n	800161a <init_file+0x12e>
	}
	/* Writing text */
	//char myData[] = "xyx,ghj,acceleration,target position\n 1000,231.25,10,500.5";
	char myData[] = "Time,Armed,Event,State,MachTimer,FailSafeTimer,FailSafeMainTimer,h,v,H_SHT,T_SHT,T_CPU,T_BARO1,T_BARO2,T_IMU1,T_IMU2,P_BARO1,P_BARO2,Ax_IMU1,Ay_IMU1,Az_IMU1,Gx_IMU1,Gy_IMU1,Gz_IMU1,Ax_IMU2,Ay_IMU2,Az_IMU2,Gx_IMU2,Gy_IMU2,Gz_IMU2,Ax_H3L,Ay_H3L,Az_H3L,I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2\n";
 8001526:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800152a:	4a41      	ldr	r2, [pc, #260]	; (8001630 <init_file+0x144>)
 800152c:	4618      	mov	r0, r3
 800152e:	4611      	mov	r1, r2
 8001530:	f240 1329 	movw	r3, #297	; 0x129
 8001534:	461a      	mov	r2, r3
 8001536:	f00f fe2b 	bl	8011190 <memcpy>

	fresult = f_write(&data_file, myData, sizeof(myData), &bw);
 800153a:	f107 0188 	add.w	r1, r7, #136	; 0x88
 800153e:	4b3d      	ldr	r3, [pc, #244]	; (8001634 <init_file+0x148>)
 8001540:	f240 1229 	movw	r2, #297	; 0x129
 8001544:	4837      	ldr	r0, [pc, #220]	; (8001624 <init_file+0x138>)
 8001546:	f00e fefe 	bl	8010346 <f_write>
 800154a:	4603      	mov	r3, r0
 800154c:	461a      	mov	r2, r3
 800154e:	4b36      	ldr	r3, [pc, #216]	; (8001628 <init_file+0x13c>)
 8001550:	701a      	strb	r2, [r3, #0]
	/* Close file */
	f_close(&data_file);
 8001552:	4834      	ldr	r0, [pc, #208]	; (8001624 <init_file+0x138>)
 8001554:	f00f f909 	bl	801076a <f_close>

	if (fresult != FR_OK){
 8001558:	4b33      	ldr	r3, [pc, #204]	; (8001628 <init_file+0x13c>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d007      	beq.n	8001570 <init_file+0x84>
		if (DEBUG_PRINT == 1) printf ("FLIGHT FILE not created, error-code: %d \n",fresult);
 8001560:	4b31      	ldr	r3, [pc, #196]	; (8001628 <init_file+0x13c>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	4619      	mov	r1, r3
 8001566:	4834      	ldr	r0, [pc, #208]	; (8001638 <init_file+0x14c>)
 8001568:	f010 fa82 	bl	8011a70 <iprintf>
		return 0;
 800156c:	2300      	movs	r3, #0
 800156e:	e054      	b.n	800161a <init_file+0x12e>
	}
	//bufclear();

	HAL_Delay(100);
 8001570:	2064      	movs	r0, #100	; 0x64
 8001572:	f006 fc5f 	bl	8007e34 <HAL_Delay>

	/* Open file to write/ create a file if it doesn't exist */
	fresult = f_open(&log_file, LOG_NAME, FA_CREATE_NEW | FA_WRITE );
 8001576:	463b      	mov	r3, r7
 8001578:	2206      	movs	r2, #6
 800157a:	6819      	ldr	r1, [r3, #0]
 800157c:	482f      	ldr	r0, [pc, #188]	; (800163c <init_file+0x150>)
 800157e:	f00e fbb7 	bl	800fcf0 <f_open>
 8001582:	4603      	mov	r3, r0
 8001584:	461a      	mov	r2, r3
 8001586:	4b28      	ldr	r3, [pc, #160]	; (8001628 <init_file+0x13c>)
 8001588:	701a      	strb	r2, [r3, #0]

	if (fresult != FR_OK){
 800158a:	4b27      	ldr	r3, [pc, #156]	; (8001628 <init_file+0x13c>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d007      	beq.n	80015a2 <init_file+0xb6>
		if (DEBUG_PRINT == 1) printf("trying to open setuplog file, error-code: %d \n",fresult);
 8001592:	4b25      	ldr	r3, [pc, #148]	; (8001628 <init_file+0x13c>)
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	4619      	mov	r1, r3
 8001598:	4829      	ldr	r0, [pc, #164]	; (8001640 <init_file+0x154>)
 800159a:	f010 fa69 	bl	8011a70 <iprintf>
		return 0;
 800159e:	2300      	movs	r3, #0
 80015a0:	e03b      	b.n	800161a <init_file+0x12e>

	/* Writing text */

	//sprintf(buffer,"time: %ld,SHT STATE: %d\n ,BARO1 STATE: %d\n ,BARO2 STATE: %d \n ,IMU1 STATE %d\n ,IMU2 STATE %d\n, H3L STATE %d\n",HAL_GetTick(), SHT_STATE,BARO1_STATE,BARO2_STATE,IMU1_STATE,IMU2_STATE,H3L_STATE);

	bw = 0;
 80015a2:	4b24      	ldr	r3, [pc, #144]	; (8001634 <init_file+0x148>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
	char myLog[128];

	for (int i=0; i<128; i++)
 80015a8:	2300      	movs	r3, #0
 80015aa:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
 80015ae:	e00b      	b.n	80015c8 <init_file+0xdc>
	{
		myLog[i] = '\0';
 80015b0:	f107 0208 	add.w	r2, r7, #8
 80015b4:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80015b8:	4413      	add	r3, r2
 80015ba:	2200      	movs	r2, #0
 80015bc:	701a      	strb	r2, [r3, #0]
	for (int i=0; i<128; i++)
 80015be:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80015c2:	3301      	adds	r3, #1
 80015c4:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
 80015c8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80015cc:	2b7f      	cmp	r3, #127	; 0x7f
 80015ce:	ddef      	ble.n	80015b0 <init_file+0xc4>
	}

	sprintf(myLog, "TIMESTAMP, STATE, MSG \n %ld, SD WRITE OK, file name: %s \n", HAL_GetTick(), FILE_NAME);
 80015d0:	f006 fc24 	bl	8007e1c <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	1d3b      	adds	r3, r7, #4
 80015d8:	f107 0008 	add.w	r0, r7, #8
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4919      	ldr	r1, [pc, #100]	; (8001644 <init_file+0x158>)
 80015e0:	f010 fac2 	bl	8011b68 <siprintf>
	fresult = f_write(&log_file, myLog, sizeof(myLog), &bw);
 80015e4:	f107 0108 	add.w	r1, r7, #8
 80015e8:	4b12      	ldr	r3, [pc, #72]	; (8001634 <init_file+0x148>)
 80015ea:	2280      	movs	r2, #128	; 0x80
 80015ec:	4813      	ldr	r0, [pc, #76]	; (800163c <init_file+0x150>)
 80015ee:	f00e feaa 	bl	8010346 <f_write>
 80015f2:	4603      	mov	r3, r0
 80015f4:	461a      	mov	r2, r3
 80015f6:	4b0c      	ldr	r3, [pc, #48]	; (8001628 <init_file+0x13c>)
 80015f8:	701a      	strb	r2, [r3, #0]

	if (fresult != FR_OK){
 80015fa:	4b0b      	ldr	r3, [pc, #44]	; (8001628 <init_file+0x13c>)
 80015fc:	781b      	ldrb	r3, [r3, #0]
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d007      	beq.n	8001612 <init_file+0x126>
		if (DEBUG_PRINT == 1) printf ("LOG FILE not created, error-code: %d \n",fresult);
 8001602:	4b09      	ldr	r3, [pc, #36]	; (8001628 <init_file+0x13c>)
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	4619      	mov	r1, r3
 8001608:	480f      	ldr	r0, [pc, #60]	; (8001648 <init_file+0x15c>)
 800160a:	f010 fa31 	bl	8011a70 <iprintf>
		return 0;
 800160e:	2300      	movs	r3, #0
 8001610:	e003      	b.n	800161a <init_file+0x12e>
	}

	/* Close file */
	f_close(&log_file);
 8001612:	480a      	ldr	r0, [pc, #40]	; (800163c <init_file+0x150>)
 8001614:	f00f f8a9 	bl	801076a <f_close>

	// clearing buffer to show that result obtained is from the file
	//bufclear();

	return 1;
 8001618:	2301      	movs	r3, #1

}
 800161a:	4618      	mov	r0, r3
 800161c:	f507 77dc 	add.w	r7, r7, #440	; 0x1b8
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}
 8001624:	200018b8 	.word	0x200018b8
 8001628:	20003920 	.word	0x20003920
 800162c:	08016f04 	.word	0x08016f04
 8001630:	08016ff4 	.word	0x08016ff4
 8001634:	2000391c 	.word	0x2000391c
 8001638:	08016f34 	.word	0x08016f34
 800163c:	20003924 	.word	0x20003924
 8001640:	08016f60 	.word	0x08016f60
 8001644:	08016f90 	.word	0x08016f90
 8001648:	08016fcc 	.word	0x08016fcc

0800164c <extract_from_str>:

float extract_from_str(char* buffer, uint8_t *start, uint8_t *end){
 800164c:	b580      	push	{r7, lr}
 800164e:	b090      	sub	sp, #64	; 0x40
 8001650:	af00      	add	r7, sp, #0
 8001652:	60f8      	str	r0, [r7, #12]
 8001654:	60b9      	str	r1, [r7, #8]
 8001656:	607a      	str	r2, [r7, #4]
	uint8_t x = *start;
 8001658:	68bb      	ldr	r3, [r7, #8]
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	uint8_t y = *end;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    char c[30];
	for (int j=0; j<30; j++) {
 8001668:	2300      	movs	r3, #0
 800166a:	63bb      	str	r3, [r7, #56]	; 0x38
 800166c:	e008      	b.n	8001680 <extract_from_str+0x34>
		c[j] = '\0';
 800166e:	f107 0210 	add.w	r2, r7, #16
 8001672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001674:	4413      	add	r3, r2
 8001676:	2200      	movs	r2, #0
 8001678:	701a      	strb	r2, [r3, #0]
	for (int j=0; j<30; j++) {
 800167a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800167c:	3301      	adds	r3, #1
 800167e:	63bb      	str	r3, [r7, #56]	; 0x38
 8001680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001682:	2b1d      	cmp	r3, #29
 8001684:	ddf3      	ble.n	800166e <extract_from_str+0x22>
	}
	while (buffer[y] != ','){
 8001686:	e004      	b.n	8001692 <extract_from_str+0x46>
		y ++;
 8001688:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800168c:	3301      	adds	r3, #1
 800168e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	while (buffer[y] != ','){
 8001692:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001696:	68fa      	ldr	r2, [r7, #12]
 8001698:	4413      	add	r3, r2
 800169a:	781b      	ldrb	r3, [r3, #0]
 800169c:	2b2c      	cmp	r3, #44	; 0x2c
 800169e:	d1f3      	bne.n	8001688 <extract_from_str+0x3c>
	}
	*end = y;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80016a6:	701a      	strb	r2, [r3, #0]
	strncpy(c, buffer + x, y - x);
 80016a8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80016ac:	68fa      	ldr	r2, [r7, #12]
 80016ae:	18d1      	adds	r1, r2, r3
 80016b0:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80016b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80016b8:	1ad3      	subs	r3, r2, r3
 80016ba:	461a      	mov	r2, r3
 80016bc:	f107 0310 	add.w	r3, r7, #16
 80016c0:	4618      	mov	r0, r3
 80016c2:	f010 fa71 	bl	8011ba8 <strncpy>
	float ret = strtof(c,NULL);
 80016c6:	f107 0310 	add.w	r3, r7, #16
 80016ca:	2100      	movs	r1, #0
 80016cc:	4618      	mov	r0, r3
 80016ce:	f011 f893 	bl	80127f8 <strtof>
 80016d2:	ed87 0a0c 	vstr	s0, [r7, #48]	; 0x30
	return ret;
 80016d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80016d8:	ee07 3a90 	vmov	s15, r3
}
 80016dc:	eeb0 0a67 	vmov.f32	s0, s15
 80016e0:	3740      	adds	r7, #64	; 0x40
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
	...

080016e8 <read_from_SD>:

void read_from_SD(char * FILE_NAME, float * TIME, float * P1, float * P2, float * Ax1, float * Ay1, float * Az1, float * Ax2, float * Ay2, float * Az2){
 80016e8:	b590      	push	{r4, r7, lr}
 80016ea:	f2ad 4d3c 	subw	sp, sp, #1084	; 0x43c
 80016ee:	af00      	add	r7, sp, #0
 80016f0:	f107 040c 	add.w	r4, r7, #12
 80016f4:	6020      	str	r0, [r4, #0]
 80016f6:	f107 0008 	add.w	r0, r7, #8
 80016fa:	6001      	str	r1, [r0, #0]
 80016fc:	1d39      	adds	r1, r7, #4
 80016fe:	600a      	str	r2, [r1, #0]
 8001700:	463a      	mov	r2, r7
 8001702:	6013      	str	r3, [r2, #0]

	printf("reading FF file: \n");
 8001704:	48c9      	ldr	r0, [pc, #804]	; (8001a2c <read_from_SD+0x344>)
 8001706:	f010 fa27 	bl	8011b58 <puts>
	fresult = f_open(&fake_file, FILE_NAME, FA_READ);
 800170a:	f107 030c 	add.w	r3, r7, #12
 800170e:	2201      	movs	r2, #1
 8001710:	6819      	ldr	r1, [r3, #0]
 8001712:	48c7      	ldr	r0, [pc, #796]	; (8001a30 <read_from_SD+0x348>)
 8001714:	f00e faec 	bl	800fcf0 <f_open>
 8001718:	4603      	mov	r3, r0
 800171a:	461a      	mov	r2, r3
 800171c:	4bc5      	ldr	r3, [pc, #788]	; (8001a34 <read_from_SD+0x34c>)
 800171e:	701a      	strb	r2, [r3, #0]
	printf("trying to read the file, error-code: %d \n",fresult);
 8001720:	4bc4      	ldr	r3, [pc, #784]	; (8001a34 <read_from_SD+0x34c>)
 8001722:	781b      	ldrb	r3, [r3, #0]
 8001724:	4619      	mov	r1, r3
 8001726:	48c4      	ldr	r0, [pc, #784]	; (8001a38 <read_from_SD+0x350>)
 8001728:	f010 f9a2 	bl	8011a70 <iprintf>

	char buffer[FAKE_LINE_LEN];
	uint8_t x = 0;
 800172c:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8001730:	2200      	movs	r2, #0
 8001732:	701a      	strb	r2, [r3, #0]
	uint8_t y = 0;
 8001734:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8001738:	2200      	movs	r2, #0
 800173a:	701a      	strb	r2, [r3, #0]
	for (int i = 1; i < FAKE_FILE_LEN; i++){
 800173c:	2301      	movs	r3, #1
 800173e:	f8c7 3434 	str.w	r3, [r7, #1076]	; 0x434
 8001742:	e164      	b.n	8001a0e <read_from_SD+0x326>
	        f_gets(buffer, f_size(&fake_file), &fake_file);
 8001744:	4bba      	ldr	r3, [pc, #744]	; (8001a30 <read_from_SD+0x348>)
 8001746:	68db      	ldr	r3, [r3, #12]
 8001748:	4619      	mov	r1, r3
 800174a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800174e:	4ab8      	ldr	r2, [pc, #736]	; (8001a30 <read_from_SD+0x348>)
 8001750:	4618      	mov	r0, r3
 8001752:	f00f fbbd 	bl	8010ed0 <f_gets>
	        printf("reading line: %d  \n",i);
 8001756:	f8d7 1434 	ldr.w	r1, [r7, #1076]	; 0x434
 800175a:	48b8      	ldr	r0, [pc, #736]	; (8001a3c <read_from_SD+0x354>)
 800175c:	f010 f988 	bl	8011a70 <iprintf>
	        x = 0;
 8001760:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8001764:	2200      	movs	r2, #0
 8001766:	701a      	strb	r2, [r3, #0]
	        y = 0;
 8001768:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800176c:	2200      	movs	r2, #0
 800176e:	701a      	strb	r2, [r3, #0]

			TIME[i] = extract_from_str(buffer, &x, &y);
 8001770:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 8001774:	009b      	lsls	r3, r3, #2
 8001776:	f107 0208 	add.w	r2, r7, #8
 800177a:	6812      	ldr	r2, [r2, #0]
 800177c:	18d4      	adds	r4, r2, r3
 800177e:	f107 022e 	add.w	r2, r7, #46	; 0x2e
 8001782:	f107 012f 	add.w	r1, r7, #47	; 0x2f
 8001786:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff ff5e 	bl	800164c <extract_from_str>
 8001790:	eef0 7a40 	vmov.f32	s15, s0
 8001794:	edc4 7a00 	vstr	s15, [r4]

			x = y + 1;
 8001798:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	3301      	adds	r3, #1
 80017a0:	b2da      	uxtb	r2, r3
 80017a2:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 80017a6:	701a      	strb	r2, [r3, #0]
			y = y + 1;
 80017a8:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 80017ac:	781b      	ldrb	r3, [r3, #0]
 80017ae:	3301      	adds	r3, #1
 80017b0:	b2da      	uxtb	r2, r3
 80017b2:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 80017b6:	701a      	strb	r2, [r3, #0]

			Ax1[i] = extract_from_str(buffer, &x, &y);
 80017b8:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 80017bc:	009b      	lsls	r3, r3, #2
 80017be:	f8d7 2448 	ldr.w	r2, [r7, #1096]	; 0x448
 80017c2:	18d4      	adds	r4, r2, r3
 80017c4:	f107 022e 	add.w	r2, r7, #46	; 0x2e
 80017c8:	f107 012f 	add.w	r1, r7, #47	; 0x2f
 80017cc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80017d0:	4618      	mov	r0, r3
 80017d2:	f7ff ff3b 	bl	800164c <extract_from_str>
 80017d6:	eef0 7a40 	vmov.f32	s15, s0
 80017da:	edc4 7a00 	vstr	s15, [r4]

			x = y + 1;
 80017de:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	3301      	adds	r3, #1
 80017e6:	b2da      	uxtb	r2, r3
 80017e8:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 80017ec:	701a      	strb	r2, [r3, #0]
			y = y + 1;
 80017ee:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	3301      	adds	r3, #1
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 80017fc:	701a      	strb	r2, [r3, #0]

	 		Ay1[i] = extract_from_str(buffer, &x, &y);
 80017fe:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 8001802:	009b      	lsls	r3, r3, #2
 8001804:	f8d7 244c 	ldr.w	r2, [r7, #1100]	; 0x44c
 8001808:	18d4      	adds	r4, r2, r3
 800180a:	f107 022e 	add.w	r2, r7, #46	; 0x2e
 800180e:	f107 012f 	add.w	r1, r7, #47	; 0x2f
 8001812:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff ff18 	bl	800164c <extract_from_str>
 800181c:	eef0 7a40 	vmov.f32	s15, s0
 8001820:	edc4 7a00 	vstr	s15, [r4]

	 		x = y + 1;
 8001824:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	3301      	adds	r3, #1
 800182c:	b2da      	uxtb	r2, r3
 800182e:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8001832:	701a      	strb	r2, [r3, #0]
			y = y + 1;
 8001834:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	3301      	adds	r3, #1
 800183c:	b2da      	uxtb	r2, r3
 800183e:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8001842:	701a      	strb	r2, [r3, #0]

			Az1[i] = extract_from_str(buffer, &x, &y);
 8001844:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 8001848:	009b      	lsls	r3, r3, #2
 800184a:	f8d7 2450 	ldr.w	r2, [r7, #1104]	; 0x450
 800184e:	18d4      	adds	r4, r2, r3
 8001850:	f107 022e 	add.w	r2, r7, #46	; 0x2e
 8001854:	f107 012f 	add.w	r1, r7, #47	; 0x2f
 8001858:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800185c:	4618      	mov	r0, r3
 800185e:	f7ff fef5 	bl	800164c <extract_from_str>
 8001862:	eef0 7a40 	vmov.f32	s15, s0
 8001866:	edc4 7a00 	vstr	s15, [r4]

			x = y + 1;
 800186a:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	3301      	adds	r3, #1
 8001872:	b2da      	uxtb	r2, r3
 8001874:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8001878:	701a      	strb	r2, [r3, #0]
			y = y + 1;
 800187a:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	3301      	adds	r3, #1
 8001882:	b2da      	uxtb	r2, r3
 8001884:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8001888:	701a      	strb	r2, [r3, #0]

	 		Ax2[i] = extract_from_str(buffer, &x, &y);
 800188a:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	f8d7 2454 	ldr.w	r2, [r7, #1108]	; 0x454
 8001894:	18d4      	adds	r4, r2, r3
 8001896:	f107 022e 	add.w	r2, r7, #46	; 0x2e
 800189a:	f107 012f 	add.w	r1, r7, #47	; 0x2f
 800189e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018a2:	4618      	mov	r0, r3
 80018a4:	f7ff fed2 	bl	800164c <extract_from_str>
 80018a8:	eef0 7a40 	vmov.f32	s15, s0
 80018ac:	edc4 7a00 	vstr	s15, [r4]

	 		x = y + 1;
 80018b0:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 80018b4:	781b      	ldrb	r3, [r3, #0]
 80018b6:	3301      	adds	r3, #1
 80018b8:	b2da      	uxtb	r2, r3
 80018ba:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 80018be:	701a      	strb	r2, [r3, #0]
			y = y + 1;
 80018c0:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 80018c4:	781b      	ldrb	r3, [r3, #0]
 80018c6:	3301      	adds	r3, #1
 80018c8:	b2da      	uxtb	r2, r3
 80018ca:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 80018ce:	701a      	strb	r2, [r3, #0]

	 		Ay2[i] = extract_from_str(buffer, &x, &y);
 80018d0:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 80018d4:	009b      	lsls	r3, r3, #2
 80018d6:	f8d7 2458 	ldr.w	r2, [r7, #1112]	; 0x458
 80018da:	18d4      	adds	r4, r2, r3
 80018dc:	f107 022e 	add.w	r2, r7, #46	; 0x2e
 80018e0:	f107 012f 	add.w	r1, r7, #47	; 0x2f
 80018e4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80018e8:	4618      	mov	r0, r3
 80018ea:	f7ff feaf 	bl	800164c <extract_from_str>
 80018ee:	eef0 7a40 	vmov.f32	s15, s0
 80018f2:	edc4 7a00 	vstr	s15, [r4]

	 		x = y + 1;
 80018f6:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	3301      	adds	r3, #1
 80018fe:	b2da      	uxtb	r2, r3
 8001900:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8001904:	701a      	strb	r2, [r3, #0]
			y = y + 1;
 8001906:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800190a:	781b      	ldrb	r3, [r3, #0]
 800190c:	3301      	adds	r3, #1
 800190e:	b2da      	uxtb	r2, r3
 8001910:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8001914:	701a      	strb	r2, [r3, #0]

			Az2[i] = extract_from_str(buffer, &x, &y);
 8001916:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 800191a:	009b      	lsls	r3, r3, #2
 800191c:	f8d7 245c 	ldr.w	r2, [r7, #1116]	; 0x45c
 8001920:	18d4      	adds	r4, r2, r3
 8001922:	f107 022e 	add.w	r2, r7, #46	; 0x2e
 8001926:	f107 012f 	add.w	r1, r7, #47	; 0x2f
 800192a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff fe8c 	bl	800164c <extract_from_str>
 8001934:	eef0 7a40 	vmov.f32	s15, s0
 8001938:	edc4 7a00 	vstr	s15, [r4]

			x = y + 1;
 800193c:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	3301      	adds	r3, #1
 8001944:	b2da      	uxtb	r2, r3
 8001946:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 800194a:	701a      	strb	r2, [r3, #0]
			y = y + 1;
 800194c:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	3301      	adds	r3, #1
 8001954:	b2da      	uxtb	r2, r3
 8001956:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 800195a:	701a      	strb	r2, [r3, #0]

			P1[i] = extract_from_str(buffer, &x, &y);
 800195c:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 8001960:	009b      	lsls	r3, r3, #2
 8001962:	1d3a      	adds	r2, r7, #4
 8001964:	6812      	ldr	r2, [r2, #0]
 8001966:	18d4      	adds	r4, r2, r3
 8001968:	f107 022e 	add.w	r2, r7, #46	; 0x2e
 800196c:	f107 012f 	add.w	r1, r7, #47	; 0x2f
 8001970:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff fe69 	bl	800164c <extract_from_str>
 800197a:	eef0 7a40 	vmov.f32	s15, s0
 800197e:	edc4 7a00 	vstr	s15, [r4]

			x = y + 1;
 8001982:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8001986:	781b      	ldrb	r3, [r3, #0]
 8001988:	3301      	adds	r3, #1
 800198a:	b2da      	uxtb	r2, r3
 800198c:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 8001990:	701a      	strb	r2, [r3, #0]
			y = y + 1;
 8001992:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	3301      	adds	r3, #1
 800199a:	b2da      	uxtb	r2, r3
 800199c:	f107 032e 	add.w	r3, r7, #46	; 0x2e
 80019a0:	701a      	strb	r2, [r3, #0]

			//printf("%4.2f,%4.2f,%4.2f,%4.2f,%4.2f,%4.2f,%4.2f,%4.2f,%4.2f \n",TIME[i],P1[i],P2[i],Ax1[i],Ay1[i],Az1[i],Ax2[i],Ay2[i],Az2[i]);

		    char c[30];

			for (int j=0; j<30; j++) {
 80019a2:	2300      	movs	r3, #0
 80019a4:	f8c7 3430 	str.w	r3, [r7, #1072]	; 0x430
 80019a8:	e00b      	b.n	80019c2 <read_from_SD+0x2da>
				c[j] = '\0';
 80019aa:	f107 0210 	add.w	r2, r7, #16
 80019ae:	f8d7 3430 	ldr.w	r3, [r7, #1072]	; 0x430
 80019b2:	4413      	add	r3, r2
 80019b4:	2200      	movs	r2, #0
 80019b6:	701a      	strb	r2, [r3, #0]
			for (int j=0; j<30; j++) {
 80019b8:	f8d7 3430 	ldr.w	r3, [r7, #1072]	; 0x430
 80019bc:	3301      	adds	r3, #1
 80019be:	f8c7 3430 	str.w	r3, [r7, #1072]	; 0x430
 80019c2:	f8d7 3430 	ldr.w	r3, [r7, #1072]	; 0x430
 80019c6:	2b1d      	cmp	r3, #29
 80019c8:	ddef      	ble.n	80019aa <read_from_SD+0x2c2>
			}

			strncpy(c, buffer + x, 10);
 80019ca:	f107 032f 	add.w	r3, r7, #47	; 0x2f
 80019ce:	781b      	ldrb	r3, [r3, #0]
 80019d0:	461a      	mov	r2, r3
 80019d2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80019d6:	1899      	adds	r1, r3, r2
 80019d8:	f107 0310 	add.w	r3, r7, #16
 80019dc:	220a      	movs	r2, #10
 80019de:	4618      	mov	r0, r3
 80019e0:	f010 f8e2 	bl	8011ba8 <strncpy>

	 		P2[i] = strtof(c,NULL);
 80019e4:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 80019e8:	009b      	lsls	r3, r3, #2
 80019ea:	463a      	mov	r2, r7
 80019ec:	6812      	ldr	r2, [r2, #0]
 80019ee:	18d4      	adds	r4, r2, r3
 80019f0:	f107 0310 	add.w	r3, r7, #16
 80019f4:	2100      	movs	r1, #0
 80019f6:	4618      	mov	r0, r3
 80019f8:	f010 fefe 	bl	80127f8 <strtof>
 80019fc:	eef0 7a40 	vmov.f32	s15, s0
 8001a00:	edc4 7a00 	vstr	s15, [r4]
	for (int i = 1; i < FAKE_FILE_LEN; i++){
 8001a04:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 8001a08:	3301      	adds	r3, #1
 8001a0a:	f8c7 3434 	str.w	r3, [r7, #1076]	; 0x434
 8001a0e:	f8d7 3434 	ldr.w	r3, [r7, #1076]	; 0x434
 8001a12:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001a16:	f6ff ae95 	blt.w	8001744 <read_from_SD+0x5c>
	    }

		// Close file
		f_close(&fake_file);
 8001a1a:	4805      	ldr	r0, [pc, #20]	; (8001a30 <read_from_SD+0x348>)
 8001a1c:	f00e fea5 	bl	801076a <f_close>


}
 8001a20:	bf00      	nop
 8001a22:	f207 473c 	addw	r7, r7, #1084	; 0x43c
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd90      	pop	{r4, r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	08017120 	.word	0x08017120
 8001a30:	200028ec 	.word	0x200028ec
 8001a34:	20003920 	.word	0x20003920
 8001a38:	08017134 	.word	0x08017134
 8001a3c:	08017160 	.word	0x08017160

08001a40 <write_to_SD>:


void write_to_SD(char * FILE_NAME, char * buffer){
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	6039      	str	r1, [r7, #0]
	char FILE_NAME[11];
	sprintf(FILE_NAME,"FL%05d.CSV",file_count);
	*/

	// Open the file with write access
	fresult = f_open(&data_file, FILE_NAME, FA_OPEN_ALWAYS | FA_WRITE);
 8001a4a:	2212      	movs	r2, #18
 8001a4c:	6879      	ldr	r1, [r7, #4]
 8001a4e:	482d      	ldr	r0, [pc, #180]	; (8001b04 <write_to_SD+0xc4>)
 8001a50:	f00e f94e 	bl	800fcf0 <f_open>
 8001a54:	4603      	mov	r3, r0
 8001a56:	461a      	mov	r2, r3
 8001a58:	4b2b      	ldr	r3, [pc, #172]	; (8001b08 <write_to_SD+0xc8>)
 8001a5a:	701a      	strb	r2, [r3, #0]



	if (fresult == FR_OK)
 8001a5c:	4b2a      	ldr	r3, [pc, #168]	; (8001b08 <write_to_SD+0xc8>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d103      	bne.n	8001a6c <write_to_SD+0x2c>
	{

		if (DEBUG_PRINT == 1) printf("opened file \n");
 8001a64:	4829      	ldr	r0, [pc, #164]	; (8001b0c <write_to_SD+0xcc>)
 8001a66:	f010 f877 	bl	8011b58 <puts>
 8001a6a:	e02e      	b.n	8001aca <write_to_SD+0x8a>

	} else {

		if (DEBUG_PRINT == 1) printf("error opening file for writing\n");
 8001a6c:	4828      	ldr	r0, [pc, #160]	; (8001b10 <write_to_SD+0xd0>)
 8001a6e:	f010 f873 	bl	8011b58 <puts>
		if (DEBUG_PRINT == 1) printf("error: %d\n",fresult);
 8001a72:	4b25      	ldr	r3, [pc, #148]	; (8001b08 <write_to_SD+0xc8>)
 8001a74:	781b      	ldrb	r3, [r3, #0]
 8001a76:	4619      	mov	r1, r3
 8001a78:	4826      	ldr	r0, [pc, #152]	; (8001b14 <write_to_SD+0xd4>)
 8001a7a:	f00f fff9 	bl	8011a70 <iprintf>

		fresult = f_mount(NULL, SDPath, 1);
 8001a7e:	2201      	movs	r2, #1
 8001a80:	4925      	ldr	r1, [pc, #148]	; (8001b18 <write_to_SD+0xd8>)
 8001a82:	2000      	movs	r0, #0
 8001a84:	f00e f8ee 	bl	800fc64 <f_mount>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	4b1e      	ldr	r3, [pc, #120]	; (8001b08 <write_to_SD+0xc8>)
 8001a8e:	701a      	strb	r2, [r3, #0]
		if (fresult == FR_OK) printf ("SD CARD UNMOUNTED successfully...\n");
 8001a90:	4b1d      	ldr	r3, [pc, #116]	; (8001b08 <write_to_SD+0xc8>)
 8001a92:	781b      	ldrb	r3, [r3, #0]
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d102      	bne.n	8001a9e <write_to_SD+0x5e>
 8001a98:	4820      	ldr	r0, [pc, #128]	; (8001b1c <write_to_SD+0xdc>)
 8001a9a:	f010 f85d 	bl	8011b58 <puts>

		FRESULT ret = f_mount(&fs, SDPath, 1);
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	491d      	ldr	r1, [pc, #116]	; (8001b18 <write_to_SD+0xd8>)
 8001aa2:	481f      	ldr	r0, [pc, #124]	; (8001b20 <write_to_SD+0xe0>)
 8001aa4:	f00e f8de 	bl	800fc64 <f_mount>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	73fb      	strb	r3, [r7, #15]
		if (ret == FR_OK)
 8001aac:	7bfb      	ldrb	r3, [r7, #15]
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d103      	bne.n	8001aba <write_to_SD+0x7a>
		{
			if (DEBUG_PRINT == 1) printf("mounted SD card\n");
 8001ab2:	481c      	ldr	r0, [pc, #112]	; (8001b24 <write_to_SD+0xe4>)
 8001ab4:	f010 f850 	bl	8011b58 <puts>
 8001ab8:	e007      	b.n	8001aca <write_to_SD+0x8a>
		} else {
			if (DEBUG_PRINT == 1) printf("no SD connection established\n");
 8001aba:	481b      	ldr	r0, [pc, #108]	; (8001b28 <write_to_SD+0xe8>)
 8001abc:	f010 f84c 	bl	8011b58 <puts>
			if (DEBUG_PRINT == 1) printf("error: %d\n",ret);
 8001ac0:	7bfb      	ldrb	r3, [r7, #15]
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	4813      	ldr	r0, [pc, #76]	; (8001b14 <write_to_SD+0xd4>)
 8001ac6:	f00f ffd3 	bl	8011a70 <iprintf>
		}
	}

	// Move to offset to the end of the file
	fresult = f_lseek((&data_file),f_size(&data_file));
 8001aca:	4b0e      	ldr	r3, [pc, #56]	; (8001b04 <write_to_SD+0xc4>)
 8001acc:	68db      	ldr	r3, [r3, #12]
 8001ace:	4619      	mov	r1, r3
 8001ad0:	480c      	ldr	r0, [pc, #48]	; (8001b04 <write_to_SD+0xc4>)
 8001ad2:	f00e fe74 	bl	80107be <f_lseek>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	461a      	mov	r2, r3
 8001ada:	4b0b      	ldr	r3, [pc, #44]	; (8001b08 <write_to_SD+0xc8>)
 8001adc:	701a      	strb	r2, [r3, #0]

	// write the string to the file
	fresult = f_puts(buffer, &data_file);
 8001ade:	4909      	ldr	r1, [pc, #36]	; (8001b04 <write_to_SD+0xc4>)
 8001ae0:	6838      	ldr	r0, [r7, #0]
 8001ae2:	f00f faaa 	bl	801103a <f_puts>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	b2da      	uxtb	r2, r3
 8001aea:	4b07      	ldr	r3, [pc, #28]	; (8001b08 <write_to_SD+0xc8>)
 8001aec:	701a      	strb	r2, [r3, #0]

	// Close file
	f_close(&data_file);
 8001aee:	4805      	ldr	r0, [pc, #20]	; (8001b04 <write_to_SD+0xc4>)
 8001af0:	f00e fe3b 	bl	801076a <f_close>

	bufclear(buffer);
 8001af4:	6838      	ldr	r0, [r7, #0]
 8001af6:	f7ff fbe5 	bl	80012c4 <bufclear>

}
 8001afa:	bf00      	nop
 8001afc:	3710      	adds	r7, #16
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	200018b8 	.word	0x200018b8
 8001b08:	20003920 	.word	0x20003920
 8001b0c:	08017174 	.word	0x08017174
 8001b10:	08017184 	.word	0x08017184
 8001b14:	08016e4c 	.word	0x08016e4c
 8001b18:	20014eac 	.word	0x20014eac
 8001b1c:	080171a4 	.word	0x080171a4
 8001b20:	20000884 	.word	0x20000884
 8001b24:	08016e1c 	.word	0x08016e1c
 8001b28:	08016e2c 	.word	0x08016e2c

08001b2c <log_to_SD>:

void log_to_SD(char * FILE_NAME, char * buffer){
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b084      	sub	sp, #16
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
	char FILE_NAME[11];
	sprintf(FILE_NAME,"FL%05d.CSV",file_count);
	*/

	// Open the file with write access
	fresult = f_open(&log_file, FILE_NAME, FA_OPEN_ALWAYS | FA_WRITE);
 8001b36:	2212      	movs	r2, #18
 8001b38:	6879      	ldr	r1, [r7, #4]
 8001b3a:	482d      	ldr	r0, [pc, #180]	; (8001bf0 <log_to_SD+0xc4>)
 8001b3c:	f00e f8d8 	bl	800fcf0 <f_open>
 8001b40:	4603      	mov	r3, r0
 8001b42:	461a      	mov	r2, r3
 8001b44:	4b2b      	ldr	r3, [pc, #172]	; (8001bf4 <log_to_SD+0xc8>)
 8001b46:	701a      	strb	r2, [r3, #0]



	if (fresult == FR_OK)
 8001b48:	4b2a      	ldr	r3, [pc, #168]	; (8001bf4 <log_to_SD+0xc8>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d103      	bne.n	8001b58 <log_to_SD+0x2c>
	{

		if (DEBUG_PRINT == 1) printf("opened file \n");
 8001b50:	4829      	ldr	r0, [pc, #164]	; (8001bf8 <log_to_SD+0xcc>)
 8001b52:	f010 f801 	bl	8011b58 <puts>
 8001b56:	e02e      	b.n	8001bb6 <log_to_SD+0x8a>

	} else {

		if (DEBUG_PRINT == 1) printf("error opening log file for writing\n");
 8001b58:	4828      	ldr	r0, [pc, #160]	; (8001bfc <log_to_SD+0xd0>)
 8001b5a:	f00f fffd 	bl	8011b58 <puts>
		if (DEBUG_PRINT == 1) printf("error: %d\n",fresult);
 8001b5e:	4b25      	ldr	r3, [pc, #148]	; (8001bf4 <log_to_SD+0xc8>)
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	4619      	mov	r1, r3
 8001b64:	4826      	ldr	r0, [pc, #152]	; (8001c00 <log_to_SD+0xd4>)
 8001b66:	f00f ff83 	bl	8011a70 <iprintf>

		fresult = f_mount(NULL, SDPath, 1);
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	4925      	ldr	r1, [pc, #148]	; (8001c04 <log_to_SD+0xd8>)
 8001b6e:	2000      	movs	r0, #0
 8001b70:	f00e f878 	bl	800fc64 <f_mount>
 8001b74:	4603      	mov	r3, r0
 8001b76:	461a      	mov	r2, r3
 8001b78:	4b1e      	ldr	r3, [pc, #120]	; (8001bf4 <log_to_SD+0xc8>)
 8001b7a:	701a      	strb	r2, [r3, #0]
		if (fresult == FR_OK) printf ("SD CARD UNMOUNTED successfully...\n");
 8001b7c:	4b1d      	ldr	r3, [pc, #116]	; (8001bf4 <log_to_SD+0xc8>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d102      	bne.n	8001b8a <log_to_SD+0x5e>
 8001b84:	4820      	ldr	r0, [pc, #128]	; (8001c08 <log_to_SD+0xdc>)
 8001b86:	f00f ffe7 	bl	8011b58 <puts>

		FRESULT ret = f_mount(&fs, SDPath, 1);
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	491d      	ldr	r1, [pc, #116]	; (8001c04 <log_to_SD+0xd8>)
 8001b8e:	481f      	ldr	r0, [pc, #124]	; (8001c0c <log_to_SD+0xe0>)
 8001b90:	f00e f868 	bl	800fc64 <f_mount>
 8001b94:	4603      	mov	r3, r0
 8001b96:	73fb      	strb	r3, [r7, #15]
		if (ret == FR_OK)
 8001b98:	7bfb      	ldrb	r3, [r7, #15]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d103      	bne.n	8001ba6 <log_to_SD+0x7a>
		{
			if (DEBUG_PRINT == 1) printf("mounted SD card\n");
 8001b9e:	481c      	ldr	r0, [pc, #112]	; (8001c10 <log_to_SD+0xe4>)
 8001ba0:	f00f ffda 	bl	8011b58 <puts>
 8001ba4:	e007      	b.n	8001bb6 <log_to_SD+0x8a>
		} else {
			if (DEBUG_PRINT == 1) printf("no SD connection established\n");
 8001ba6:	481b      	ldr	r0, [pc, #108]	; (8001c14 <log_to_SD+0xe8>)
 8001ba8:	f00f ffd6 	bl	8011b58 <puts>
			if (DEBUG_PRINT == 1) printf("error: %d\n",ret);
 8001bac:	7bfb      	ldrb	r3, [r7, #15]
 8001bae:	4619      	mov	r1, r3
 8001bb0:	4813      	ldr	r0, [pc, #76]	; (8001c00 <log_to_SD+0xd4>)
 8001bb2:	f00f ff5d 	bl	8011a70 <iprintf>
		}
	}

	// Move to offset to the end of the file
	fresult = f_lseek((&log_file),f_size(&log_file));
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	; (8001bf0 <log_to_SD+0xc4>)
 8001bb8:	68db      	ldr	r3, [r3, #12]
 8001bba:	4619      	mov	r1, r3
 8001bbc:	480c      	ldr	r0, [pc, #48]	; (8001bf0 <log_to_SD+0xc4>)
 8001bbe:	f00e fdfe 	bl	80107be <f_lseek>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4b0b      	ldr	r3, [pc, #44]	; (8001bf4 <log_to_SD+0xc8>)
 8001bc8:	701a      	strb	r2, [r3, #0]

	// write the string to the file
	fresult = f_puts(buffer, &log_file);
 8001bca:	4909      	ldr	r1, [pc, #36]	; (8001bf0 <log_to_SD+0xc4>)
 8001bcc:	6838      	ldr	r0, [r7, #0]
 8001bce:	f00f fa34 	bl	801103a <f_puts>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	b2da      	uxtb	r2, r3
 8001bd6:	4b07      	ldr	r3, [pc, #28]	; (8001bf4 <log_to_SD+0xc8>)
 8001bd8:	701a      	strb	r2, [r3, #0]

	// Close file
	f_close(&log_file);
 8001bda:	4805      	ldr	r0, [pc, #20]	; (8001bf0 <log_to_SD+0xc4>)
 8001bdc:	f00e fdc5 	bl	801076a <f_close>

	bufclear(buffer);
 8001be0:	6838      	ldr	r0, [r7, #0]
 8001be2:	f7ff fb6f 	bl	80012c4 <bufclear>

}
 8001be6:	bf00      	nop
 8001be8:	3710      	adds	r7, #16
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	20003924 	.word	0x20003924
 8001bf4:	20003920 	.word	0x20003920
 8001bf8:	08017174 	.word	0x08017174
 8001bfc:	080171c8 	.word	0x080171c8
 8001c00:	08016e4c 	.word	0x08016e4c
 8001c04:	20014eac 	.word	0x20014eac
 8001c08:	080171a4 	.word	0x080171a4
 8001c0c:	20000884 	.word	0x20000884
 8001c10:	08016e1c 	.word	0x08016e1c
 8001c14:	08016e2c 	.word	0x08016e2c

08001c18 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8001c1e:	463b      	mov	r3, r7
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]
 8001c24:	605a      	str	r2, [r3, #4]
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001c2a:	4b52      	ldr	r3, [pc, #328]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001c2c:	4a52      	ldr	r2, [pc, #328]	; (8001d78 <MX_ADC1_Init+0x160>)
 8001c2e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c30:	4b50      	ldr	r3, [pc, #320]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001c32:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001c36:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c38:	4b4e      	ldr	r3, [pc, #312]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001c3e:	4b4d      	ldr	r3, [pc, #308]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001c40:	2201      	movs	r2, #1
 8001c42:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001c44:	4b4b      	ldr	r3, [pc, #300]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001c46:	2201      	movs	r2, #1
 8001c48:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c4a:	4b4a      	ldr	r3, [pc, #296]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c52:	4b48      	ldr	r3, [pc, #288]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c58:	4b46      	ldr	r3, [pc, #280]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001c5a:	4a48      	ldr	r2, [pc, #288]	; (8001d7c <MX_ADC1_Init+0x164>)
 8001c5c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c5e:	4b45      	ldr	r3, [pc, #276]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 8;
 8001c64:	4b43      	ldr	r3, [pc, #268]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001c66:	2208      	movs	r2, #8
 8001c68:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001c6a:	4b42      	ldr	r3, [pc, #264]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c72:	4b40      	ldr	r3, [pc, #256]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001c74:	2201      	movs	r2, #1
 8001c76:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c78:	483e      	ldr	r0, [pc, #248]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001c7a:	f006 f8fd 	bl	8007e78 <HAL_ADC_Init>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d001      	beq.n	8001c88 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001c84:	f000 fc56 	bl	8002534 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8001c90:	2307      	movs	r3, #7
 8001c92:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c94:	463b      	mov	r3, r7
 8001c96:	4619      	mov	r1, r3
 8001c98:	4836      	ldr	r0, [pc, #216]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001c9a:	f006 fa8b 	bl	80081b4 <HAL_ADC_ConfigChannel>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001ca4:	f000 fc46 	bl	8002534 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001ca8:	2301      	movs	r3, #1
 8001caa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001cac:	2302      	movs	r3, #2
 8001cae:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001cb0:	463b      	mov	r3, r7
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	482f      	ldr	r0, [pc, #188]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001cb6:	f006 fa7d 	bl	80081b4 <HAL_ADC_ConfigChannel>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d001      	beq.n	8001cc4 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8001cc0:	f000 fc38 	bl	8002534 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001cc4:	2302      	movs	r3, #2
 8001cc6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8001cc8:	2303      	movs	r3, #3
 8001cca:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ccc:	463b      	mov	r3, r7
 8001cce:	4619      	mov	r1, r3
 8001cd0:	4828      	ldr	r0, [pc, #160]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001cd2:	f006 fa6f 	bl	80081b4 <HAL_ADC_ConfigChannel>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d001      	beq.n	8001ce0 <MX_ADC1_Init+0xc8>
  {
    Error_Handler();
 8001cdc:	f000 fc2a 	bl	8002534 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001ce0:	230a      	movs	r3, #10
 8001ce2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8001ce4:	2304      	movs	r3, #4
 8001ce6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ce8:	463b      	mov	r3, r7
 8001cea:	4619      	mov	r1, r3
 8001cec:	4821      	ldr	r0, [pc, #132]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001cee:	f006 fa61 	bl	80081b4 <HAL_ADC_ConfigChannel>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	d001      	beq.n	8001cfc <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 8001cf8:	f000 fc1c 	bl	8002534 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001cfc:	230b      	movs	r3, #11
 8001cfe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8001d00:	2305      	movs	r3, #5
 8001d02:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d04:	463b      	mov	r3, r7
 8001d06:	4619      	mov	r1, r3
 8001d08:	481a      	ldr	r0, [pc, #104]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001d0a:	f006 fa53 	bl	80081b4 <HAL_ADC_ConfigChannel>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d001      	beq.n	8001d18 <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8001d14:	f000 fc0e 	bl	8002534 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001d18:	230c      	movs	r3, #12
 8001d1a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8001d1c:	2306      	movs	r3, #6
 8001d1e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d20:	463b      	mov	r3, r7
 8001d22:	4619      	mov	r1, r3
 8001d24:	4813      	ldr	r0, [pc, #76]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001d26:	f006 fa45 	bl	80081b4 <HAL_ADC_ConfigChannel>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8001d30:	f000 fc00 	bl	8002534 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8001d34:	230d      	movs	r3, #13
 8001d36:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 8001d38:	2307      	movs	r3, #7
 8001d3a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d3c:	463b      	mov	r3, r7
 8001d3e:	4619      	mov	r1, r3
 8001d40:	480c      	ldr	r0, [pc, #48]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001d42:	f006 fa37 	bl	80081b4 <HAL_ADC_ConfigChannel>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <MX_ADC1_Init+0x138>
  {
    Error_Handler();
 8001d4c:	f000 fbf2 	bl	8002534 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001d50:	2310      	movs	r3, #16
 8001d52:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 8001d54:	2308      	movs	r3, #8
 8001d56:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d58:	463b      	mov	r3, r7
 8001d5a:	4619      	mov	r1, r3
 8001d5c:	4805      	ldr	r0, [pc, #20]	; (8001d74 <MX_ADC1_Init+0x15c>)
 8001d5e:	f006 fa29 	bl	80081b4 <HAL_ADC_ConfigChannel>
 8001d62:	4603      	mov	r3, r0
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <MX_ADC1_Init+0x154>
  {
    Error_Handler();
 8001d68:	f000 fbe4 	bl	8002534 <Error_Handler>
  }

}
 8001d6c:	bf00      	nop
 8001d6e:	3710      	adds	r7, #16
 8001d70:	46bd      	mov	sp, r7
 8001d72:	bd80      	pop	{r7, pc}
 8001d74:	20004954 	.word	0x20004954
 8001d78:	40012000 	.word	0x40012000
 8001d7c:	0f000001 	.word	0x0f000001

08001d80 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b08a      	sub	sp, #40	; 0x28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d88:	f107 0314 	add.w	r3, r7, #20
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	601a      	str	r2, [r3, #0]
 8001d90:	605a      	str	r2, [r3, #4]
 8001d92:	609a      	str	r2, [r3, #8]
 8001d94:	60da      	str	r2, [r3, #12]
 8001d96:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	4a3c      	ldr	r2, [pc, #240]	; (8001e90 <HAL_ADC_MspInit+0x110>)
 8001d9e:	4293      	cmp	r3, r2
 8001da0:	d171      	bne.n	8001e86 <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	613b      	str	r3, [r7, #16]
 8001da6:	4b3b      	ldr	r3, [pc, #236]	; (8001e94 <HAL_ADC_MspInit+0x114>)
 8001da8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001daa:	4a3a      	ldr	r2, [pc, #232]	; (8001e94 <HAL_ADC_MspInit+0x114>)
 8001dac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001db0:	6453      	str	r3, [r2, #68]	; 0x44
 8001db2:	4b38      	ldr	r3, [pc, #224]	; (8001e94 <HAL_ADC_MspInit+0x114>)
 8001db4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001db6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dba:	613b      	str	r3, [r7, #16]
 8001dbc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	60fb      	str	r3, [r7, #12]
 8001dc2:	4b34      	ldr	r3, [pc, #208]	; (8001e94 <HAL_ADC_MspInit+0x114>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc6:	4a33      	ldr	r2, [pc, #204]	; (8001e94 <HAL_ADC_MspInit+0x114>)
 8001dc8:	f043 0304 	orr.w	r3, r3, #4
 8001dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dce:	4b31      	ldr	r3, [pc, #196]	; (8001e94 <HAL_ADC_MspInit+0x114>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	f003 0304 	and.w	r3, r3, #4
 8001dd6:	60fb      	str	r3, [r7, #12]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60bb      	str	r3, [r7, #8]
 8001dde:	4b2d      	ldr	r3, [pc, #180]	; (8001e94 <HAL_ADC_MspInit+0x114>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de2:	4a2c      	ldr	r2, [pc, #176]	; (8001e94 <HAL_ADC_MspInit+0x114>)
 8001de4:	f043 0301 	orr.w	r3, r3, #1
 8001de8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dea:	4b2a      	ldr	r3, [pc, #168]	; (8001e94 <HAL_ADC_MspInit+0x114>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	60bb      	str	r3, [r7, #8]
 8001df4:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> ADC1_IN13
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001df6:	230f      	movs	r3, #15
 8001df8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e02:	f107 0314 	add.w	r3, r7, #20
 8001e06:	4619      	mov	r1, r3
 8001e08:	4823      	ldr	r0, [pc, #140]	; (8001e98 <HAL_ADC_MspInit+0x118>)
 8001e0a:	f007 f991 	bl	8009130 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8001e0e:	2307      	movs	r3, #7
 8001e10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e12:	2303      	movs	r3, #3
 8001e14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e16:	2300      	movs	r3, #0
 8001e18:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e1a:	f107 0314 	add.w	r3, r7, #20
 8001e1e:	4619      	mov	r1, r3
 8001e20:	481e      	ldr	r0, [pc, #120]	; (8001e9c <HAL_ADC_MspInit+0x11c>)
 8001e22:	f007 f985 	bl	8009130 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001e26:	4b1e      	ldr	r3, [pc, #120]	; (8001ea0 <HAL_ADC_MspInit+0x120>)
 8001e28:	4a1e      	ldr	r2, [pc, #120]	; (8001ea4 <HAL_ADC_MspInit+0x124>)
 8001e2a:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001e2c:	4b1c      	ldr	r3, [pc, #112]	; (8001ea0 <HAL_ADC_MspInit+0x120>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001e32:	4b1b      	ldr	r3, [pc, #108]	; (8001ea0 <HAL_ADC_MspInit+0x120>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e38:	4b19      	ldr	r3, [pc, #100]	; (8001ea0 <HAL_ADC_MspInit+0x120>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001e3e:	4b18      	ldr	r3, [pc, #96]	; (8001ea0 <HAL_ADC_MspInit+0x120>)
 8001e40:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e44:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001e46:	4b16      	ldr	r3, [pc, #88]	; (8001ea0 <HAL_ADC_MspInit+0x120>)
 8001e48:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e4c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001e4e:	4b14      	ldr	r3, [pc, #80]	; (8001ea0 <HAL_ADC_MspInit+0x120>)
 8001e50:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e54:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001e56:	4b12      	ldr	r3, [pc, #72]	; (8001ea0 <HAL_ADC_MspInit+0x120>)
 8001e58:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e5c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001e5e:	4b10      	ldr	r3, [pc, #64]	; (8001ea0 <HAL_ADC_MspInit+0x120>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001e64:	4b0e      	ldr	r3, [pc, #56]	; (8001ea0 <HAL_ADC_MspInit+0x120>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001e6a:	480d      	ldr	r0, [pc, #52]	; (8001ea0 <HAL_ADC_MspInit+0x120>)
 8001e6c:	f006 fd54 	bl	8008918 <HAL_DMA_Init>
 8001e70:	4603      	mov	r3, r0
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d001      	beq.n	8001e7a <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 8001e76:	f000 fb5d 	bl	8002534 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a08      	ldr	r2, [pc, #32]	; (8001ea0 <HAL_ADC_MspInit+0x120>)
 8001e7e:	639a      	str	r2, [r3, #56]	; 0x38
 8001e80:	4a07      	ldr	r2, [pc, #28]	; (8001ea0 <HAL_ADC_MspInit+0x120>)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001e86:	bf00      	nop
 8001e88:	3728      	adds	r7, #40	; 0x28
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	40012000 	.word	0x40012000
 8001e94:	40023800 	.word	0x40023800
 8001e98:	40020800 	.word	0x40020800
 8001e9c:	40020000 	.word	0x40020000
 8001ea0:	2000499c 	.word	0x2000499c
 8001ea4:	40026410 	.word	0x40026410

08001ea8 <DWT_Delay_us>:
/**
 * @brief  This function provides a delay (in microseconds)
 * @param  microseconds: delay in microseconds
 */
__STATIC_INLINE void DWT_Delay_us(volatile uint32_t microseconds)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b084      	sub	sp, #16
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  uint32_t clk_cycle_start = DWT->CYCCNT;
 8001eb0:	4b0c      	ldr	r3, [pc, #48]	; (8001ee4 <DWT_Delay_us+0x3c>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	60fb      	str	r3, [r7, #12]

  /* Go to number of cycles for system */
  microseconds *= (HAL_RCC_GetHCLKFreq() / 1000000);
 8001eb6:	f008 ffed 	bl	800ae94 <HAL_RCC_GetHCLKFreq>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	4b0a      	ldr	r3, [pc, #40]	; (8001ee8 <DWT_Delay_us+0x40>)
 8001ebe:	fba3 2302 	umull	r2, r3, r3, r2
 8001ec2:	0c9b      	lsrs	r3, r3, #18
 8001ec4:	687a      	ldr	r2, [r7, #4]
 8001ec6:	fb02 f303 	mul.w	r3, r2, r3
 8001eca:	607b      	str	r3, [r7, #4]

  /* Delay till end */
  while ((DWT->CYCCNT - clk_cycle_start) < microseconds);
 8001ecc:	bf00      	nop
 8001ece:	4b05      	ldr	r3, [pc, #20]	; (8001ee4 <DWT_Delay_us+0x3c>)
 8001ed0:	685a      	ldr	r2, [r3, #4]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	1ad2      	subs	r2, r2, r3
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	429a      	cmp	r2, r3
 8001eda:	d3f8      	bcc.n	8001ece <DWT_Delay_us+0x26>
}
 8001edc:	bf00      	nop
 8001ede:	3710      	adds	r7, #16
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	e0001000 	.word	0xe0001000
 8001ee8:	431bde83 	.word	0x431bde83

08001eec <play>:
float fourth = 512.0 / SF;
float half = 1024.0 / SF;


void play(float freq, float time)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b084      	sub	sp, #16
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	ed87 0a01 	vstr	s0, [r7, #4]
 8001ef6:	edc7 0a00 	vstr	s1, [r7]
	float value = 0.0;
 8001efa:	f04f 0300 	mov.w	r3, #0
 8001efe:	60fb      	str	r3, [r7, #12]
	while(value < time){
 8001f00:	e01b      	b.n	8001f3a <play+0x4e>
		HAL_GPIO_TogglePin(BUZ_GPIO_Port, BUZ_Pin);
 8001f02:	2120      	movs	r1, #32
 8001f04:	4816      	ldr	r0, [pc, #88]	; (8001f60 <play+0x74>)
 8001f06:	f007 fade 	bl	80094c6 <HAL_GPIO_TogglePin>
		DWT_Delay_us (1000*1000/freq);
 8001f0a:	eddf 6a16 	vldr	s13, [pc, #88]	; 8001f64 <play+0x78>
 8001f0e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f12:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f16:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001f1a:	ee17 0a90 	vmov	r0, s15
 8001f1e:	f7ff ffc3 	bl	8001ea8 <DWT_Delay_us>
		value += 1000/freq;
 8001f22:	eddf 6a11 	vldr	s13, [pc, #68]	; 8001f68 <play+0x7c>
 8001f26:	ed97 7a01 	vldr	s14, [r7, #4]
 8001f2a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f2e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001f32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f36:	edc7 7a03 	vstr	s15, [r7, #12]
	while(value < time){
 8001f3a:	ed97 7a03 	vldr	s14, [r7, #12]
 8001f3e:	edd7 7a00 	vldr	s15, [r7]
 8001f42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f4a:	d4da      	bmi.n	8001f02 <play+0x16>
	}
	HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, GPIO_PIN_RESET);
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	2120      	movs	r1, #32
 8001f50:	4803      	ldr	r0, [pc, #12]	; (8001f60 <play+0x74>)
 8001f52:	f007 fa9f 	bl	8009494 <HAL_GPIO_WritePin>
};
 8001f56:	bf00      	nop
 8001f58:	3710      	adds	r7, #16
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}
 8001f5e:	bf00      	nop
 8001f60:	40020800 	.word	0x40020800
 8001f64:	49742400 	.word	0x49742400
 8001f68:	447a0000 	.word	0x447a0000

08001f6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	607b      	str	r3, [r7, #4]
 8001f76:	4b14      	ldr	r3, [pc, #80]	; (8001fc8 <MX_DMA_Init+0x5c>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7a:	4a13      	ldr	r2, [pc, #76]	; (8001fc8 <MX_DMA_Init+0x5c>)
 8001f7c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f80:	6313      	str	r3, [r2, #48]	; 0x30
 8001f82:	4b11      	ldr	r3, [pc, #68]	; (8001fc8 <MX_DMA_Init+0x5c>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f8a:	607b      	str	r3, [r7, #4]
 8001f8c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001f8e:	2200      	movs	r2, #0
 8001f90:	2100      	movs	r1, #0
 8001f92:	2038      	movs	r0, #56	; 0x38
 8001f94:	f006 fc89 	bl	80088aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001f98:	2038      	movs	r0, #56	; 0x38
 8001f9a:	f006 fca2 	bl	80088e2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	2100      	movs	r1, #0
 8001fa2:	203b      	movs	r0, #59	; 0x3b
 8001fa4:	f006 fc81 	bl	80088aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8001fa8:	203b      	movs	r0, #59	; 0x3b
 8001faa:	f006 fc9a 	bl	80088e2 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8001fae:	2200      	movs	r2, #0
 8001fb0:	2100      	movs	r1, #0
 8001fb2:	2045      	movs	r0, #69	; 0x45
 8001fb4:	f006 fc79 	bl	80088aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8001fb8:	2045      	movs	r0, #69	; 0x45
 8001fba:	f006 fc92 	bl	80088e2 <HAL_NVIC_EnableIRQ>

}
 8001fbe:	bf00      	nop
 8001fc0:	3708      	adds	r7, #8
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	40023800 	.word	0x40023800

08001fcc <DWT_Delay_Init>:
 * @brief  Initializes DWT_Clock_Cycle_Count for DWT_Delay_us function
 * @return Error DWT counter
 *         1: clock cycle counter not started
 *         0: clock cycle counter works
 */
uint32_t DWT_Delay_Init(void) {
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8001fd0:	4b14      	ldr	r3, [pc, #80]	; (8002024 <DWT_Delay_Init+0x58>)
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	4a13      	ldr	r2, [pc, #76]	; (8002024 <DWT_Delay_Init+0x58>)
 8001fd6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001fda:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001fdc:	4b11      	ldr	r3, [pc, #68]	; (8002024 <DWT_Delay_Init+0x58>)
 8001fde:	68db      	ldr	r3, [r3, #12]
 8001fe0:	4a10      	ldr	r2, [pc, #64]	; (8002024 <DWT_Delay_Init+0x58>)
 8001fe2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001fe6:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001fe8:	4b0f      	ldr	r3, [pc, #60]	; (8002028 <DWT_Delay_Init+0x5c>)
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	4a0e      	ldr	r2, [pc, #56]	; (8002028 <DWT_Delay_Init+0x5c>)
 8001fee:	f023 0301 	bic.w	r3, r3, #1
 8001ff2:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001ff4:	4b0c      	ldr	r3, [pc, #48]	; (8002028 <DWT_Delay_Init+0x5c>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a0b      	ldr	r2, [pc, #44]	; (8002028 <DWT_Delay_Init+0x5c>)
 8001ffa:	f043 0301 	orr.w	r3, r3, #1
 8001ffe:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8002000:	4b09      	ldr	r3, [pc, #36]	; (8002028 <DWT_Delay_Init+0x5c>)
 8002002:	2200      	movs	r2, #0
 8002004:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8002006:	bf00      	nop
     __ASM volatile ("NOP");
 8002008:	bf00      	nop
  __ASM volatile ("NOP");
 800200a:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 800200c:	4b06      	ldr	r3, [pc, #24]	; (8002028 <DWT_Delay_Init+0x5c>)
 800200e:	685b      	ldr	r3, [r3, #4]
 8002010:	2b00      	cmp	r3, #0
 8002012:	d001      	beq.n	8002018 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8002014:	2300      	movs	r3, #0
 8002016:	e000      	b.n	800201a <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8002018:	2301      	movs	r3, #1
  }
}
 800201a:	4618      	mov	r0, r3
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr
 8002024:	e000edf0 	.word	0xe000edf0
 8002028:	e0001000 	.word	0xe0001000

0800202c <start_timer>:
 *      Author: linus
 */

#include "fs_timer.h"

void start_timer(struct timer_t * t, uint32_t * tick){
 800202c:	b480      	push	{r7}
 800202e:	b083      	sub	sp, #12
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
 8002034:	6039      	str	r1, [r7, #0]
	if (t->active == 0){
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	7a1b      	ldrb	r3, [r3, #8]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d109      	bne.n	8002052 <start_timer+0x26>
		t->end = *tick + t->value;
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	441a      	add	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	605a      	str	r2, [r3, #4]
		t->active = 1;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	2201      	movs	r2, #1
 8002050:	721a      	strb	r2, [r3, #8]
	}
}
 8002052:	bf00      	nop
 8002054:	370c      	adds	r7, #12
 8002056:	46bd      	mov	sp, r7
 8002058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205c:	4770      	bx	lr

0800205e <check_timer>:

uint8_t check_timer(struct timer_t * t, uint32_t * tick){
 800205e:	b480      	push	{r7}
 8002060:	b083      	sub	sp, #12
 8002062:	af00      	add	r7, sp, #0
 8002064:	6078      	str	r0, [r7, #4]
 8002066:	6039      	str	r1, [r7, #0]
	if ((*tick > t->end) & (t->active == 1)) {
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	429a      	cmp	r2, r3
 8002072:	bf8c      	ite	hi
 8002074:	2301      	movhi	r3, #1
 8002076:	2300      	movls	r3, #0
 8002078:	b2da      	uxtb	r2, r3
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	7a1b      	ldrb	r3, [r3, #8]
 800207e:	2b01      	cmp	r3, #1
 8002080:	bf0c      	ite	eq
 8002082:	2301      	moveq	r3, #1
 8002084:	2300      	movne	r3, #0
 8002086:	b2db      	uxtb	r3, r3
 8002088:	4013      	ands	r3, r2
 800208a:	b2db      	uxtb	r3, r3
 800208c:	2b00      	cmp	r3, #0
 800208e:	d004      	beq.n	800209a <check_timer+0x3c>
		t->active = 0;
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2200      	movs	r2, #0
 8002094:	721a      	strb	r2, [r3, #8]
		return 1;
 8002096:	2301      	movs	r3, #1
 8002098:	e000      	b.n	800209c <check_timer+0x3e>
	}
	return 0;
 800209a:	2300      	movs	r3, #0
}
 800209c:	4618      	mov	r0, r3
 800209e:	370c      	adds	r7, #12
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b08a      	sub	sp, #40	; 0x28
 80020ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ae:	f107 0314 	add.w	r3, r7, #20
 80020b2:	2200      	movs	r2, #0
 80020b4:	601a      	str	r2, [r3, #0]
 80020b6:	605a      	str	r2, [r3, #4]
 80020b8:	609a      	str	r2, [r3, #8]
 80020ba:	60da      	str	r2, [r3, #12]
 80020bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	613b      	str	r3, [r7, #16]
 80020c2:	4b64      	ldr	r3, [pc, #400]	; (8002254 <MX_GPIO_Init+0x1ac>)
 80020c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c6:	4a63      	ldr	r2, [pc, #396]	; (8002254 <MX_GPIO_Init+0x1ac>)
 80020c8:	f043 0310 	orr.w	r3, r3, #16
 80020cc:	6313      	str	r3, [r2, #48]	; 0x30
 80020ce:	4b61      	ldr	r3, [pc, #388]	; (8002254 <MX_GPIO_Init+0x1ac>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020d2:	f003 0310 	and.w	r3, r3, #16
 80020d6:	613b      	str	r3, [r7, #16]
 80020d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020da:	2300      	movs	r3, #0
 80020dc:	60fb      	str	r3, [r7, #12]
 80020de:	4b5d      	ldr	r3, [pc, #372]	; (8002254 <MX_GPIO_Init+0x1ac>)
 80020e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e2:	4a5c      	ldr	r2, [pc, #368]	; (8002254 <MX_GPIO_Init+0x1ac>)
 80020e4:	f043 0304 	orr.w	r3, r3, #4
 80020e8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ea:	4b5a      	ldr	r3, [pc, #360]	; (8002254 <MX_GPIO_Init+0x1ac>)
 80020ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ee:	f003 0304 	and.w	r3, r3, #4
 80020f2:	60fb      	str	r3, [r7, #12]
 80020f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020f6:	2300      	movs	r3, #0
 80020f8:	60bb      	str	r3, [r7, #8]
 80020fa:	4b56      	ldr	r3, [pc, #344]	; (8002254 <MX_GPIO_Init+0x1ac>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fe:	4a55      	ldr	r2, [pc, #340]	; (8002254 <MX_GPIO_Init+0x1ac>)
 8002100:	f043 0301 	orr.w	r3, r3, #1
 8002104:	6313      	str	r3, [r2, #48]	; 0x30
 8002106:	4b53      	ldr	r3, [pc, #332]	; (8002254 <MX_GPIO_Init+0x1ac>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210a:	f003 0301 	and.w	r3, r3, #1
 800210e:	60bb      	str	r3, [r7, #8]
 8002110:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002112:	2300      	movs	r3, #0
 8002114:	607b      	str	r3, [r7, #4]
 8002116:	4b4f      	ldr	r3, [pc, #316]	; (8002254 <MX_GPIO_Init+0x1ac>)
 8002118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800211a:	4a4e      	ldr	r2, [pc, #312]	; (8002254 <MX_GPIO_Init+0x1ac>)
 800211c:	f043 0302 	orr.w	r3, r3, #2
 8002120:	6313      	str	r3, [r2, #48]	; 0x30
 8002122:	4b4c      	ldr	r3, [pc, #304]	; (8002254 <MX_GPIO_Init+0x1ac>)
 8002124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002126:	f003 0302 	and.w	r3, r3, #2
 800212a:	607b      	str	r3, [r7, #4]
 800212c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800212e:	2300      	movs	r3, #0
 8002130:	603b      	str	r3, [r7, #0]
 8002132:	4b48      	ldr	r3, [pc, #288]	; (8002254 <MX_GPIO_Init+0x1ac>)
 8002134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002136:	4a47      	ldr	r2, [pc, #284]	; (8002254 <MX_GPIO_Init+0x1ac>)
 8002138:	f043 0308 	orr.w	r3, r3, #8
 800213c:	6313      	str	r3, [r2, #48]	; 0x30
 800213e:	4b45      	ldr	r3, [pc, #276]	; (8002254 <MX_GPIO_Init+0x1ac>)
 8002140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002142:	f003 0308 	and.w	r3, r3, #8
 8002146:	603b      	str	r3, [r7, #0]
 8002148:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 800214a:	2200      	movs	r2, #0
 800214c:	2110      	movs	r1, #16
 800214e:	4842      	ldr	r0, [pc, #264]	; (8002258 <MX_GPIO_Init+0x1b0>)
 8002150:	f007 f9a0 	bl	8009494 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZ_GPIO_Port, BUZ_Pin, GPIO_PIN_RESET);
 8002154:	2200      	movs	r2, #0
 8002156:	2120      	movs	r1, #32
 8002158:	4840      	ldr	r0, [pc, #256]	; (800225c <MX_GPIO_Init+0x1b4>)
 800215a:	f007 f99b 	bl	8009494 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_MEM_Pin|TD1_Pin|TD2_Pin|HAWK1_Pin
 800215e:	2200      	movs	r2, #0
 8002160:	f64f 7180 	movw	r1, #65408	; 0xff80
 8002164:	483e      	ldr	r0, [pc, #248]	; (8002260 <MX_GPIO_Init+0x1b8>)
 8002166:	f007 f995 	bl	8009494 <HAL_GPIO_WritePin>
                          |HAWK2_Pin|RDY_Pin|STAT_Pin|SAVE_Pin
                          |PRGM_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin|STAY_ALIVE_Pin, GPIO_PIN_RESET);
 800216a:	2200      	movs	r2, #0
 800216c:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 8002170:	483c      	ldr	r0, [pc, #240]	; (8002264 <MX_GPIO_Init+0x1bc>)
 8002172:	f007 f98f 	bl	8009494 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PWR_DTCT_Pin;
 8002176:	2308      	movs	r3, #8
 8002178:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800217a:	2300      	movs	r3, #0
 800217c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	2300      	movs	r3, #0
 8002180:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PWR_DTCT_GPIO_Port, &GPIO_InitStruct);
 8002182:	f107 0314 	add.w	r3, r7, #20
 8002186:	4619      	mov	r1, r3
 8002188:	4835      	ldr	r0, [pc, #212]	; (8002260 <MX_GPIO_Init+0x1b8>)
 800218a:	f006 ffd1 	bl	8009130 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SW_Pin;
 800218e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002192:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002194:	2300      	movs	r3, #0
 8002196:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002198:	2300      	movs	r3, #0
 800219a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 800219c:	f107 0314 	add.w	r3, r7, #20
 80021a0:	4619      	mov	r1, r3
 80021a2:	482e      	ldr	r0, [pc, #184]	; (800225c <MX_GPIO_Init+0x1b4>)
 80021a4:	f006 ffc4 	bl	8009130 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 80021a8:	2310      	movs	r3, #16
 80021aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ac:	2301      	movs	r3, #1
 80021ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b0:	2300      	movs	r3, #0
 80021b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b4:	2300      	movs	r3, #0
 80021b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 80021b8:	f107 0314 	add.w	r3, r7, #20
 80021bc:	4619      	mov	r1, r3
 80021be:	4826      	ldr	r0, [pc, #152]	; (8002258 <MX_GPIO_Init+0x1b0>)
 80021c0:	f006 ffb6 	bl	8009130 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUZ_Pin;
 80021c4:	2320      	movs	r3, #32
 80021c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021c8:	2301      	movs	r3, #1
 80021ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021cc:	2300      	movs	r3, #0
 80021ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d0:	2300      	movs	r3, #0
 80021d2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(BUZ_GPIO_Port, &GPIO_InitStruct);
 80021d4:	f107 0314 	add.w	r3, r7, #20
 80021d8:	4619      	mov	r1, r3
 80021da:	4820      	ldr	r0, [pc, #128]	; (800225c <MX_GPIO_Init+0x1b4>)
 80021dc:	f006 ffa8 	bl	8009130 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin PEPin PEPin
                           PEPin */
  GPIO_InitStruct.Pin = CS_MEM_Pin|TD1_Pin|TD2_Pin|HAWK1_Pin
 80021e0:	f64f 7380 	movw	r3, #65408	; 0xff80
 80021e4:	617b      	str	r3, [r7, #20]
                          |HAWK2_Pin|RDY_Pin|STAT_Pin|SAVE_Pin
                          |PRGM_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021e6:	2301      	movs	r3, #1
 80021e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ea:	2300      	movs	r3, #0
 80021ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021ee:	2300      	movs	r3, #0
 80021f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021f2:	f107 0314 	add.w	r3, r7, #20
 80021f6:	4619      	mov	r1, r3
 80021f8:	4819      	ldr	r0, [pc, #100]	; (8002260 <MX_GPIO_Init+0x1b8>)
 80021fa:	f006 ff99 	bl	8009130 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin|STAY_ALIVE_Pin;
 80021fe:	f44f 5381 	mov.w	r3, #4128	; 0x1020
 8002202:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002204:	2301      	movs	r3, #1
 8002206:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002208:	2300      	movs	r3, #0
 800220a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800220c:	2300      	movs	r3, #0
 800220e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002210:	f107 0314 	add.w	r3, r7, #20
 8002214:	4619      	mov	r1, r3
 8002216:	4813      	ldr	r0, [pc, #76]	; (8002264 <MX_GPIO_Init+0x1bc>)
 8002218:	f006 ff8a 	bl	8009130 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_DTCT_Pin;
 800221c:	2301      	movs	r3, #1
 800221e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002220:	2300      	movs	r3, #0
 8002222:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002224:	2300      	movs	r3, #0
 8002226:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SD_DTCT_GPIO_Port, &GPIO_InitStruct);
 8002228:	f107 0314 	add.w	r3, r7, #20
 800222c:	4619      	mov	r1, r3
 800222e:	480e      	ldr	r0, [pc, #56]	; (8002268 <MX_GPIO_Init+0x1c0>)
 8002230:	f006 ff7e 	bl	8009130 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SENSE_Pin;
 8002234:	2310      	movs	r3, #16
 8002236:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002238:	2300      	movs	r3, #0
 800223a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800223c:	2300      	movs	r3, #0
 800223e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SENSE_GPIO_Port, &GPIO_InitStruct);
 8002240:	f107 0314 	add.w	r3, r7, #20
 8002244:	4619      	mov	r1, r3
 8002246:	4807      	ldr	r0, [pc, #28]	; (8002264 <MX_GPIO_Init+0x1bc>)
 8002248:	f006 ff72 	bl	8009130 <HAL_GPIO_Init>

}
 800224c:	bf00      	nop
 800224e:	3728      	adds	r7, #40	; 0x28
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	40023800 	.word	0x40023800
 8002258:	40020000 	.word	0x40020000
 800225c:	40020800 	.word	0x40020800
 8002260:	40021000 	.word	0x40021000
 8002264:	40020400 	.word	0x40020400
 8002268:	40020c00 	.word	0x40020c00

0800226c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c2;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800226c:	b580      	push	{r7, lr}
 800226e:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8002270:	4b12      	ldr	r3, [pc, #72]	; (80022bc <MX_I2C1_Init+0x50>)
 8002272:	4a13      	ldr	r2, [pc, #76]	; (80022c0 <MX_I2C1_Init+0x54>)
 8002274:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8002276:	4b11      	ldr	r3, [pc, #68]	; (80022bc <MX_I2C1_Init+0x50>)
 8002278:	4a12      	ldr	r2, [pc, #72]	; (80022c4 <MX_I2C1_Init+0x58>)
 800227a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800227c:	4b0f      	ldr	r3, [pc, #60]	; (80022bc <MX_I2C1_Init+0x50>)
 800227e:	2200      	movs	r2, #0
 8002280:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002282:	4b0e      	ldr	r3, [pc, #56]	; (80022bc <MX_I2C1_Init+0x50>)
 8002284:	2200      	movs	r2, #0
 8002286:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002288:	4b0c      	ldr	r3, [pc, #48]	; (80022bc <MX_I2C1_Init+0x50>)
 800228a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800228e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002290:	4b0a      	ldr	r3, [pc, #40]	; (80022bc <MX_I2C1_Init+0x50>)
 8002292:	2200      	movs	r2, #0
 8002294:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002296:	4b09      	ldr	r3, [pc, #36]	; (80022bc <MX_I2C1_Init+0x50>)
 8002298:	2200      	movs	r2, #0
 800229a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800229c:	4b07      	ldr	r3, [pc, #28]	; (80022bc <MX_I2C1_Init+0x50>)
 800229e:	2200      	movs	r2, #0
 80022a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022a2:	4b06      	ldr	r3, [pc, #24]	; (80022bc <MX_I2C1_Init+0x50>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80022a8:	4804      	ldr	r0, [pc, #16]	; (80022bc <MX_I2C1_Init+0x50>)
 80022aa:	f007 f927 	bl	80094fc <HAL_I2C_Init>
 80022ae:	4603      	mov	r3, r0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d001      	beq.n	80022b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80022b4:	f000 f93e 	bl	8002534 <Error_Handler>
  }

}
 80022b8:	bf00      	nop
 80022ba:	bd80      	pop	{r7, pc}
 80022bc:	200049fc 	.word	0x200049fc
 80022c0:	40005400 	.word	0x40005400
 80022c4:	00061a80 	.word	0x00061a80

080022c8 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 80022cc:	4b12      	ldr	r3, [pc, #72]	; (8002318 <MX_I2C2_Init+0x50>)
 80022ce:	4a13      	ldr	r2, [pc, #76]	; (800231c <MX_I2C2_Init+0x54>)
 80022d0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80022d2:	4b11      	ldr	r3, [pc, #68]	; (8002318 <MX_I2C2_Init+0x50>)
 80022d4:	4a12      	ldr	r2, [pc, #72]	; (8002320 <MX_I2C2_Init+0x58>)
 80022d6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80022d8:	4b0f      	ldr	r3, [pc, #60]	; (8002318 <MX_I2C2_Init+0x50>)
 80022da:	2200      	movs	r2, #0
 80022dc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80022de:	4b0e      	ldr	r3, [pc, #56]	; (8002318 <MX_I2C2_Init+0x50>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022e4:	4b0c      	ldr	r3, [pc, #48]	; (8002318 <MX_I2C2_Init+0x50>)
 80022e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80022ea:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022ec:	4b0a      	ldr	r3, [pc, #40]	; (8002318 <MX_I2C2_Init+0x50>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80022f2:	4b09      	ldr	r3, [pc, #36]	; (8002318 <MX_I2C2_Init+0x50>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022f8:	4b07      	ldr	r3, [pc, #28]	; (8002318 <MX_I2C2_Init+0x50>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022fe:	4b06      	ldr	r3, [pc, #24]	; (8002318 <MX_I2C2_Init+0x50>)
 8002300:	2200      	movs	r2, #0
 8002302:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002304:	4804      	ldr	r0, [pc, #16]	; (8002318 <MX_I2C2_Init+0x50>)
 8002306:	f007 f8f9 	bl	80094fc <HAL_I2C_Init>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002310:	f000 f910 	bl	8002534 <Error_Handler>
  }

}
 8002314:	bf00      	nop
 8002316:	bd80      	pop	{r7, pc}
 8002318:	20004a50 	.word	0x20004a50
 800231c:	40005800 	.word	0x40005800
 8002320:	000186a0 	.word	0x000186a0

08002324 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b08c      	sub	sp, #48	; 0x30
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800232c:	f107 031c 	add.w	r3, r7, #28
 8002330:	2200      	movs	r2, #0
 8002332:	601a      	str	r2, [r3, #0]
 8002334:	605a      	str	r2, [r3, #4]
 8002336:	609a      	str	r2, [r3, #8]
 8002338:	60da      	str	r2, [r3, #12]
 800233a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4a32      	ldr	r2, [pc, #200]	; (800240c <HAL_I2C_MspInit+0xe8>)
 8002342:	4293      	cmp	r3, r2
 8002344:	d12c      	bne.n	80023a0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002346:	2300      	movs	r3, #0
 8002348:	61bb      	str	r3, [r7, #24]
 800234a:	4b31      	ldr	r3, [pc, #196]	; (8002410 <HAL_I2C_MspInit+0xec>)
 800234c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234e:	4a30      	ldr	r2, [pc, #192]	; (8002410 <HAL_I2C_MspInit+0xec>)
 8002350:	f043 0302 	orr.w	r3, r3, #2
 8002354:	6313      	str	r3, [r2, #48]	; 0x30
 8002356:	4b2e      	ldr	r3, [pc, #184]	; (8002410 <HAL_I2C_MspInit+0xec>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	f003 0302 	and.w	r3, r3, #2
 800235e:	61bb      	str	r3, [r7, #24]
 8002360:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002362:	23c0      	movs	r3, #192	; 0xc0
 8002364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002366:	2312      	movs	r3, #18
 8002368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800236a:	2301      	movs	r3, #1
 800236c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800236e:	2303      	movs	r3, #3
 8002370:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002372:	2304      	movs	r3, #4
 8002374:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002376:	f107 031c 	add.w	r3, r7, #28
 800237a:	4619      	mov	r1, r3
 800237c:	4825      	ldr	r0, [pc, #148]	; (8002414 <HAL_I2C_MspInit+0xf0>)
 800237e:	f006 fed7 	bl	8009130 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002382:	2300      	movs	r3, #0
 8002384:	617b      	str	r3, [r7, #20]
 8002386:	4b22      	ldr	r3, [pc, #136]	; (8002410 <HAL_I2C_MspInit+0xec>)
 8002388:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800238a:	4a21      	ldr	r2, [pc, #132]	; (8002410 <HAL_I2C_MspInit+0xec>)
 800238c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002390:	6413      	str	r3, [r2, #64]	; 0x40
 8002392:	4b1f      	ldr	r3, [pc, #124]	; (8002410 <HAL_I2C_MspInit+0xec>)
 8002394:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002396:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800239a:	617b      	str	r3, [r7, #20]
 800239c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800239e:	e031      	b.n	8002404 <HAL_I2C_MspInit+0xe0>
  else if(i2cHandle->Instance==I2C2)
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a1c      	ldr	r2, [pc, #112]	; (8002418 <HAL_I2C_MspInit+0xf4>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d12c      	bne.n	8002404 <HAL_I2C_MspInit+0xe0>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023aa:	2300      	movs	r3, #0
 80023ac:	613b      	str	r3, [r7, #16]
 80023ae:	4b18      	ldr	r3, [pc, #96]	; (8002410 <HAL_I2C_MspInit+0xec>)
 80023b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b2:	4a17      	ldr	r2, [pc, #92]	; (8002410 <HAL_I2C_MspInit+0xec>)
 80023b4:	f043 0302 	orr.w	r3, r3, #2
 80023b8:	6313      	str	r3, [r2, #48]	; 0x30
 80023ba:	4b15      	ldr	r3, [pc, #84]	; (8002410 <HAL_I2C_MspInit+0xec>)
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	f003 0302 	and.w	r3, r3, #2
 80023c2:	613b      	str	r3, [r7, #16]
 80023c4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80023c6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80023ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80023cc:	2312      	movs	r3, #18
 80023ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80023d0:	2301      	movs	r3, #1
 80023d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023d4:	2303      	movs	r3, #3
 80023d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80023d8:	2304      	movs	r3, #4
 80023da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023dc:	f107 031c 	add.w	r3, r7, #28
 80023e0:	4619      	mov	r1, r3
 80023e2:	480c      	ldr	r0, [pc, #48]	; (8002414 <HAL_I2C_MspInit+0xf0>)
 80023e4:	f006 fea4 	bl	8009130 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 80023e8:	2300      	movs	r3, #0
 80023ea:	60fb      	str	r3, [r7, #12]
 80023ec:	4b08      	ldr	r3, [pc, #32]	; (8002410 <HAL_I2C_MspInit+0xec>)
 80023ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f0:	4a07      	ldr	r2, [pc, #28]	; (8002410 <HAL_I2C_MspInit+0xec>)
 80023f2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80023f6:	6413      	str	r3, [r2, #64]	; 0x40
 80023f8:	4b05      	ldr	r3, [pc, #20]	; (8002410 <HAL_I2C_MspInit+0xec>)
 80023fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002400:	60fb      	str	r3, [r7, #12]
 8002402:	68fb      	ldr	r3, [r7, #12]
}
 8002404:	bf00      	nop
 8002406:	3730      	adds	r7, #48	; 0x30
 8002408:	46bd      	mov	sp, r7
 800240a:	bd80      	pop	{r7, pc}
 800240c:	40005400 	.word	0x40005400
 8002410:	40023800 	.word	0x40023800
 8002414:	40020400 	.word	0x40020400
 8002418:	40005800 	.word	0x40005800

0800241c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002420:	f005 fc96 	bl	8007d50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002424:	f000 f81c 	bl	8002460 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002428:	f7ff fe3e 	bl	80020a8 <MX_GPIO_Init>
  MX_DMA_Init();
 800242c:	f7ff fd9e 	bl	8001f6c <MX_DMA_Init>
  MX_I2C1_Init();
 8002430:	f7ff ff1c 	bl	800226c <MX_I2C1_Init>
  MX_SPI2_Init();
 8002434:	f001 fe96 	bl	8004164 <MX_SPI2_Init>
  MX_ADC1_Init();
 8002438:	f7ff fbee 	bl	8001c18 <MX_ADC1_Init>
  MX_I2C2_Init();
 800243c:	f7ff ff44 	bl	80022c8 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 8002440:	f001 f960 	bl	8003704 <MX_SDIO_SD_Init>
  MX_SPI1_Init();
 8002444:	f001 fe58 	bl	80040f8 <MX_SPI1_Init>
  MX_FATFS_Init();
 8002448:	f00b fafa 	bl	800da40 <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

  turn_off_HAWKs();
 800244c:	f7fe fdc6 	bl	8000fdc <turn_off_HAWKs>
  turn_off_TDs();
 8002450:	f7fe fdf4 	bl	800103c <turn_off_TDs>

  schedulerinit();
 8002454:	f000 f944 	bl	80026e0 <schedulerinit>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	scheduler();
 8002458:	f000 fafc 	bl	8002a54 <scheduler>
 800245c:	e7fc      	b.n	8002458 <main+0x3c>
	...

08002460 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002460:	b580      	push	{r7, lr}
 8002462:	b094      	sub	sp, #80	; 0x50
 8002464:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002466:	f107 0320 	add.w	r3, r7, #32
 800246a:	2230      	movs	r2, #48	; 0x30
 800246c:	2100      	movs	r1, #0
 800246e:	4618      	mov	r0, r3
 8002470:	f00e fe99 	bl	80111a6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002474:	f107 030c 	add.w	r3, r7, #12
 8002478:	2200      	movs	r2, #0
 800247a:	601a      	str	r2, [r3, #0]
 800247c:	605a      	str	r2, [r3, #4]
 800247e:	609a      	str	r2, [r3, #8]
 8002480:	60da      	str	r2, [r3, #12]
 8002482:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002484:	2300      	movs	r3, #0
 8002486:	60bb      	str	r3, [r7, #8]
 8002488:	4b28      	ldr	r3, [pc, #160]	; (800252c <SystemClock_Config+0xcc>)
 800248a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800248c:	4a27      	ldr	r2, [pc, #156]	; (800252c <SystemClock_Config+0xcc>)
 800248e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002492:	6413      	str	r3, [r2, #64]	; 0x40
 8002494:	4b25      	ldr	r3, [pc, #148]	; (800252c <SystemClock_Config+0xcc>)
 8002496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002498:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800249c:	60bb      	str	r3, [r7, #8]
 800249e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80024a0:	2300      	movs	r3, #0
 80024a2:	607b      	str	r3, [r7, #4]
 80024a4:	4b22      	ldr	r3, [pc, #136]	; (8002530 <SystemClock_Config+0xd0>)
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a21      	ldr	r2, [pc, #132]	; (8002530 <SystemClock_Config+0xd0>)
 80024aa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80024ae:	6013      	str	r3, [r2, #0]
 80024b0:	4b1f      	ldr	r3, [pc, #124]	; (8002530 <SystemClock_Config+0xd0>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80024b8:	607b      	str	r3, [r7, #4]
 80024ba:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80024bc:	2302      	movs	r3, #2
 80024be:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024c0:	2301      	movs	r3, #1
 80024c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80024c4:	2310      	movs	r3, #16
 80024c6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024c8:	2302      	movs	r3, #2
 80024ca:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80024cc:	2300      	movs	r3, #0
 80024ce:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80024d0:	2308      	movs	r3, #8
 80024d2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80024d4:	23a8      	movs	r3, #168	; 0xa8
 80024d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80024d8:	2302      	movs	r3, #2
 80024da:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80024dc:	2307      	movs	r3, #7
 80024de:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024e0:	f107 0320 	add.w	r3, r7, #32
 80024e4:	4618      	mov	r0, r3
 80024e6:	f008 f8cd 	bl	800a684 <HAL_RCC_OscConfig>
 80024ea:	4603      	mov	r3, r0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d001      	beq.n	80024f4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80024f0:	f000 f820 	bl	8002534 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024f4:	230f      	movs	r3, #15
 80024f6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024f8:	2302      	movs	r3, #2
 80024fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024fc:	2300      	movs	r3, #0
 80024fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002500:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002504:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002506:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800250a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800250c:	f107 030c 	add.w	r3, r7, #12
 8002510:	2105      	movs	r1, #5
 8002512:	4618      	mov	r0, r3
 8002514:	f008 fb26 	bl	800ab64 <HAL_RCC_ClockConfig>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	d001      	beq.n	8002522 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800251e:	f000 f809 	bl	8002534 <Error_Handler>
  }
}
 8002522:	bf00      	nop
 8002524:	3750      	adds	r7, #80	; 0x50
 8002526:	46bd      	mov	sp, r7
 8002528:	bd80      	pop	{r7, pc}
 800252a:	bf00      	nop
 800252c:	40023800 	.word	0x40023800
 8002530:	40007000 	.word	0x40007000

08002534 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002534:	b480      	push	{r7}
 8002536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002538:	bf00      	nop
 800253a:	46bd      	mov	sp, r7
 800253c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002540:	4770      	bx	lr

08002542 <getNextExecution>:
float Ay2[FAKE_FILE_LEN];
float Az2[FAKE_FILE_LEN];

float launch_detect_buffer[5];

uint32_t getNextExecution(task_t * task){
 8002542:	b480      	push	{r7}
 8002544:	b083      	sub	sp, #12
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
	return task->last_call + task->interval;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681a      	ldr	r2, [r3, #0]
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	4413      	add	r3, r2
}
 8002554:	4618      	mov	r0, r3
 8002556:	370c      	adds	r7, #12
 8002558:	46bd      	mov	sp, r7
 800255a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800255e:	4770      	bx	lr

08002560 <launch_detect>:

uint8_t launch_detect(float * a1, float * a2){
 8002560:	b5b0      	push	{r4, r5, r7, lr}
 8002562:	b086      	sub	sp, #24
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
 8002568:	6039      	str	r1, [r7, #0]
	for (int i = 1; i < 5; i++){
 800256a:	2301      	movs	r3, #1
 800256c:	617b      	str	r3, [r7, #20]
 800256e:	e00d      	b.n	800258c <launch_detect+0x2c>
		launch_detect_buffer[i-1] = launch_detect_buffer[i];
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	3b01      	subs	r3, #1
 8002574:	4958      	ldr	r1, [pc, #352]	; (80026d8 <launch_detect+0x178>)
 8002576:	697a      	ldr	r2, [r7, #20]
 8002578:	0092      	lsls	r2, r2, #2
 800257a:	440a      	add	r2, r1
 800257c:	6812      	ldr	r2, [r2, #0]
 800257e:	4956      	ldr	r1, [pc, #344]	; (80026d8 <launch_detect+0x178>)
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	440b      	add	r3, r1
 8002584:	601a      	str	r2, [r3, #0]
	for (int i = 1; i < 5; i++){
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	3301      	adds	r3, #1
 800258a:	617b      	str	r3, [r7, #20]
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	2b04      	cmp	r3, #4
 8002590:	ddee      	ble.n	8002570 <launch_detect+0x10>
	}
	launch_detect_buffer[4] = (sqrt(a1[1]*a1[1] + a1[2]*a1[2] + a1[3]*a1[3]) + sqrt(a2[1]*a2[1] + a2[2]*a2[2] + a2[3]*a2[3])) / 2;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	3304      	adds	r3, #4
 8002596:	ed93 7a00 	vldr	s14, [r3]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	3304      	adds	r3, #4
 800259e:	edd3 7a00 	vldr	s15, [r3]
 80025a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	3308      	adds	r3, #8
 80025aa:	edd3 6a00 	vldr	s13, [r3]
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	3308      	adds	r3, #8
 80025b2:	edd3 7a00 	vldr	s15, [r3]
 80025b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025ba:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	330c      	adds	r3, #12
 80025c2:	edd3 6a00 	vldr	s13, [r3]
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	330c      	adds	r3, #12
 80025ca:	edd3 7a00 	vldr	s15, [r3]
 80025ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025d6:	ee17 0a90 	vmov	r0, s15
 80025da:	f7fd ffb5 	bl	8000548 <__aeabi_f2d>
 80025de:	4603      	mov	r3, r0
 80025e0:	460c      	mov	r4, r1
 80025e2:	ec44 3b10 	vmov	d0, r3, r4
 80025e6:	f012 ff6f 	bl	80154c8 <sqrt>
 80025ea:	ec55 4b10 	vmov	r4, r5, d0
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	3304      	adds	r3, #4
 80025f2:	ed93 7a00 	vldr	s14, [r3]
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	3304      	adds	r3, #4
 80025fa:	edd3 7a00 	vldr	s15, [r3]
 80025fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	3308      	adds	r3, #8
 8002606:	edd3 6a00 	vldr	s13, [r3]
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	3308      	adds	r3, #8
 800260e:	edd3 7a00 	vldr	s15, [r3]
 8002612:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002616:	ee37 7a27 	vadd.f32	s14, s14, s15
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	330c      	adds	r3, #12
 800261e:	edd3 6a00 	vldr	s13, [r3]
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	330c      	adds	r3, #12
 8002626:	edd3 7a00 	vldr	s15, [r3]
 800262a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800262e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002632:	ee17 0a90 	vmov	r0, s15
 8002636:	f7fd ff87 	bl	8000548 <__aeabi_f2d>
 800263a:	4602      	mov	r2, r0
 800263c:	460b      	mov	r3, r1
 800263e:	ec43 2b10 	vmov	d0, r2, r3
 8002642:	f012 ff41 	bl	80154c8 <sqrt>
 8002646:	ec53 2b10 	vmov	r2, r3, d0
 800264a:	4620      	mov	r0, r4
 800264c:	4629      	mov	r1, r5
 800264e:	f7fd fe1d 	bl	800028c <__adddf3>
 8002652:	4603      	mov	r3, r0
 8002654:	460c      	mov	r4, r1
 8002656:	4618      	mov	r0, r3
 8002658:	4621      	mov	r1, r4
 800265a:	f04f 0200 	mov.w	r2, #0
 800265e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002662:	f7fe f8f3 	bl	800084c <__aeabi_ddiv>
 8002666:	4603      	mov	r3, r0
 8002668:	460c      	mov	r4, r1
 800266a:	4618      	mov	r0, r3
 800266c:	4621      	mov	r1, r4
 800266e:	f7fe fabb 	bl	8000be8 <__aeabi_d2f>
 8002672:	4602      	mov	r2, r0
 8002674:	4b18      	ldr	r3, [pc, #96]	; (80026d8 <launch_detect+0x178>)
 8002676:	611a      	str	r2, [r3, #16]
	float sum_a = 0;
 8002678:	f04f 0300 	mov.w	r3, #0
 800267c:	613b      	str	r3, [r7, #16]
	for (int i = 0; i < 5; i++){
 800267e:	2300      	movs	r3, #0
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	e00e      	b.n	80026a2 <launch_detect+0x142>
		sum_a += launch_detect_buffer[i];
 8002684:	4a14      	ldr	r2, [pc, #80]	; (80026d8 <launch_detect+0x178>)
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	009b      	lsls	r3, r3, #2
 800268a:	4413      	add	r3, r2
 800268c:	edd3 7a00 	vldr	s15, [r3]
 8002690:	ed97 7a04 	vldr	s14, [r7, #16]
 8002694:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002698:	edc7 7a04 	vstr	s15, [r7, #16]
	for (int i = 0; i < 5; i++){
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	3301      	adds	r3, #1
 80026a0:	60fb      	str	r3, [r7, #12]
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	2b04      	cmp	r3, #4
 80026a6:	dded      	ble.n	8002684 <launch_detect+0x124>
	}
	sum_a /= 5;
 80026a8:	ed97 7a04 	vldr	s14, [r7, #16]
 80026ac:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80026b0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80026b4:	edc7 7a04 	vstr	s15, [r7, #16]

	// if average of acceleration over 5 measurements is higher than 4G, launch has been detected.
	if (sum_a >= 40) return 1;
 80026b8:	edd7 7a04 	vldr	s15, [r7, #16]
 80026bc:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80026dc <launch_detect+0x17c>
 80026c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026c8:	db01      	blt.n	80026ce <launch_detect+0x16e>
 80026ca:	2301      	movs	r3, #1
 80026cc:	e000      	b.n	80026d0 <launch_detect+0x170>
	return 0;
 80026ce:	2300      	movs	r3, #0
}
 80026d0:	4618      	mov	r0, r3
 80026d2:	3718      	adds	r7, #24
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bdb0      	pop	{r4, r5, r7, pc}
 80026d8:	20012ff4 	.word	0x20012ff4
 80026dc:	42200000 	.word	0x42200000

080026e0 <schedulerinit>:

void schedulerinit () {
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b08a      	sub	sp, #40	; 0x28
 80026e4:	af06      	add	r7, sp, #24

	//initialize all devices
	ms5607_init(&BARO1);
 80026e6:	48ab      	ldr	r0, [pc, #684]	; (8002994 <schedulerinit+0x2b4>)
 80026e8:	f002 fcb4 	bl	8005054 <ms5607_init>
	ms5607_init(&BARO2);
 80026ec:	48aa      	ldr	r0, [pc, #680]	; (8002998 <schedulerinit+0x2b8>)
 80026ee:	f002 fcb1 	bl	8005054 <ms5607_init>
	sht31_init(&TEMP);
 80026f2:	48aa      	ldr	r0, [pc, #680]	; (800299c <schedulerinit+0x2bc>)
 80026f4:	f003 f856 	bl	80057a4 <sht31_init>
	icm20601_init(&IMU1);
 80026f8:	48a9      	ldr	r0, [pc, #676]	; (80029a0 <schedulerinit+0x2c0>)
 80026fa:	f002 fa02 	bl	8004b02 <icm20601_init>
	icm20601_init(&IMU2);
 80026fe:	48a9      	ldr	r0, [pc, #676]	; (80029a4 <schedulerinit+0x2c4>)
 8002700:	f002 f9ff 	bl	8004b02 <icm20601_init>
	h3l_init(&ACCEL);
 8002704:	48a8      	ldr	r0, [pc, #672]	; (80029a8 <schedulerinit+0x2c8>)
 8002706:	f001 ff35 	bl	8004574 <h3l_init>
	init_ADC();
 800270a:	f7fe fca9 	bl	8001060 <init_ADC>

	DWT_Delay_Init();
 800270e:	f7ff fc5d 	bl	8001fcc <DWT_Delay_Init>


	// cycle through LEDs

	turn_on(&STAT);
 8002712:	48a6      	ldr	r0, [pc, #664]	; (80029ac <schedulerinit+0x2cc>)
 8002714:	f002 fc7e 	bl	8005014 <turn_on>
	HAL_Delay(300);
 8002718:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800271c:	f005 fb8a 	bl	8007e34 <HAL_Delay>
	turn_on(&SAVE);
 8002720:	48a3      	ldr	r0, [pc, #652]	; (80029b0 <schedulerinit+0x2d0>)
 8002722:	f002 fc77 	bl	8005014 <turn_on>
	HAL_Delay(300);
 8002726:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800272a:	f005 fb83 	bl	8007e34 <HAL_Delay>
	turn_on(&PRGM);
 800272e:	48a1      	ldr	r0, [pc, #644]	; (80029b4 <schedulerinit+0x2d4>)
 8002730:	f002 fc70 	bl	8005014 <turn_on>
	HAL_Delay(300);
 8002734:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002738:	f005 fb7c 	bl	8007e34 <HAL_Delay>
	turn_on(&RDY);
 800273c:	489e      	ldr	r0, [pc, #632]	; (80029b8 <schedulerinit+0x2d8>)
 800273e:	f002 fc69 	bl	8005014 <turn_on>
	HAL_Delay(300);
 8002742:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8002746:	f005 fb75 	bl	8007e34 <HAL_Delay>

	stay_alive();
 800274a:	f7fe fc1d 	bl	8000f88 <stay_alive>

	turn_off(&STAT);
 800274e:	4897      	ldr	r0, [pc, #604]	; (80029ac <schedulerinit+0x2cc>)
 8002750:	f002 fc70 	bl	8005034 <turn_off>
	turn_off(&SAVE);
 8002754:	4896      	ldr	r0, [pc, #600]	; (80029b0 <schedulerinit+0x2d0>)
 8002756:	f002 fc6d 	bl	8005034 <turn_off>
	turn_off(&PRGM);
 800275a:	4896      	ldr	r0, [pc, #600]	; (80029b4 <schedulerinit+0x2d4>)
 800275c:	f002 fc6a 	bl	8005034 <turn_off>
	turn_off(&RDY);
 8002760:	4895      	ldr	r0, [pc, #596]	; (80029b8 <schedulerinit+0x2d8>)
 8002762:	f002 fc67 	bl	8005034 <turn_off>

	// initialize SD card
	turn_on(&SAVE);
 8002766:	4892      	ldr	r0, [pc, #584]	; (80029b0 <schedulerinit+0x2d0>)
 8002768:	f002 fc54 	bl	8005014 <turn_on>
	SD_state = init_sd(&num_dat_file, &num_log_file);
 800276c:	4993      	ldr	r1, [pc, #588]	; (80029bc <schedulerinit+0x2dc>)
 800276e:	4894      	ldr	r0, [pc, #592]	; (80029c0 <schedulerinit+0x2e0>)
 8002770:	f7fe fdc2 	bl	80012f8 <init_sd>
 8002774:	4603      	mov	r3, r0
 8002776:	461a      	mov	r2, r3
 8002778:	4b92      	ldr	r3, [pc, #584]	; (80029c4 <schedulerinit+0x2e4>)
 800277a:	701a      	strb	r2, [r3, #0]
	if (SD_state == 0){
 800277c:	4b91      	ldr	r3, [pc, #580]	; (80029c4 <schedulerinit+0x2e4>)
 800277e:	781b      	ldrb	r3, [r3, #0]
 8002780:	2b00      	cmp	r3, #0
 8002782:	d103      	bne.n	800278c <schedulerinit+0xac>
		turn_off(&SAVE);
 8002784:	488a      	ldr	r0, [pc, #552]	; (80029b0 <schedulerinit+0x2d0>)
 8002786:	f002 fc55 	bl	8005034 <turn_off>
 800278a:	e00b      	b.n	80027a4 <schedulerinit+0xc4>
	} else {
		turn_on(&RDY);
 800278c:	488a      	ldr	r0, [pc, #552]	; (80029b8 <schedulerinit+0x2d8>)
 800278e:	f002 fc41 	bl	8005014 <turn_on>
		HAL_Delay(100);
 8002792:	2064      	movs	r0, #100	; 0x64
 8002794:	f005 fb4e 	bl	8007e34 <HAL_Delay>
		turn_off(&RDY);
 8002798:	4887      	ldr	r0, [pc, #540]	; (80029b8 <schedulerinit+0x2d8>)
 800279a:	f002 fc4b 	bl	8005034 <turn_off>
		HAL_Delay(100);
 800279e:	2064      	movs	r0, #100	; 0x64
 80027a0:	f005 fb48 	bl	8007e34 <HAL_Delay>
	}
	if (DEBUG_PRINT == 1) printf("num_dat_file: %hu \n",num_dat_file);
 80027a4:	4b86      	ldr	r3, [pc, #536]	; (80029c0 <schedulerinit+0x2e0>)
 80027a6:	881b      	ldrh	r3, [r3, #0]
 80027a8:	4619      	mov	r1, r3
 80027aa:	4887      	ldr	r0, [pc, #540]	; (80029c8 <schedulerinit+0x2e8>)
 80027ac:	f00f f960 	bl	8011a70 <iprintf>
	if (DEBUG_PRINT == 1) printf("num_log_file: %hu \n",num_log_file);
 80027b0:	4b82      	ldr	r3, [pc, #520]	; (80029bc <schedulerinit+0x2dc>)
 80027b2:	881b      	ldrh	r3, [r3, #0]
 80027b4:	4619      	mov	r1, r3
 80027b6:	4885      	ldr	r0, [pc, #532]	; (80029cc <schedulerinit+0x2ec>)
 80027b8:	f00f f95a 	bl	8011a70 <iprintf>

	num_log_file ++;
 80027bc:	4b7f      	ldr	r3, [pc, #508]	; (80029bc <schedulerinit+0x2dc>)
 80027be:	881b      	ldrh	r3, [r3, #0]
 80027c0:	3301      	adds	r3, #1
 80027c2:	b29a      	uxth	r2, r3
 80027c4:	4b7d      	ldr	r3, [pc, #500]	; (80029bc <schedulerinit+0x2dc>)
 80027c6:	801a      	strh	r2, [r3, #0]
	num_dat_file ++;
 80027c8:	4b7d      	ldr	r3, [pc, #500]	; (80029c0 <schedulerinit+0x2e0>)
 80027ca:	881b      	ldrh	r3, [r3, #0]
 80027cc:	3301      	adds	r3, #1
 80027ce:	b29a      	uxth	r2, r3
 80027d0:	4b7b      	ldr	r3, [pc, #492]	; (80029c0 <schedulerinit+0x2e0>)
 80027d2:	801a      	strh	r2, [r3, #0]

	sprintf(FILE_NAME,"FL%04u.CSV", num_dat_file);
 80027d4:	4b7a      	ldr	r3, [pc, #488]	; (80029c0 <schedulerinit+0x2e0>)
 80027d6:	881b      	ldrh	r3, [r3, #0]
 80027d8:	461a      	mov	r2, r3
 80027da:	497d      	ldr	r1, [pc, #500]	; (80029d0 <schedulerinit+0x2f0>)
 80027dc:	487d      	ldr	r0, [pc, #500]	; (80029d4 <schedulerinit+0x2f4>)
 80027de:	f00f f9c3 	bl	8011b68 <siprintf>
	if (DEBUG_PRINT == 1) printf("saving %s ...",FILE_NAME);
 80027e2:	497c      	ldr	r1, [pc, #496]	; (80029d4 <schedulerinit+0x2f4>)
 80027e4:	487c      	ldr	r0, [pc, #496]	; (80029d8 <schedulerinit+0x2f8>)
 80027e6:	f00f f943 	bl	8011a70 <iprintf>

	sprintf(LOG_NAME,"LOG%02u.CSV", num_log_file);
 80027ea:	4b74      	ldr	r3, [pc, #464]	; (80029bc <schedulerinit+0x2dc>)
 80027ec:	881b      	ldrh	r3, [r3, #0]
 80027ee:	461a      	mov	r2, r3
 80027f0:	497a      	ldr	r1, [pc, #488]	; (80029dc <schedulerinit+0x2fc>)
 80027f2:	487b      	ldr	r0, [pc, #492]	; (80029e0 <schedulerinit+0x300>)
 80027f4:	f00f f9b8 	bl	8011b68 <siprintf>
	if (DEBUG_PRINT == 1) printf("saving %s ...",LOG_NAME);
 80027f8:	4979      	ldr	r1, [pc, #484]	; (80029e0 <schedulerinit+0x300>)
 80027fa:	4877      	ldr	r0, [pc, #476]	; (80029d8 <schedulerinit+0x2f8>)
 80027fc:	f00f f938 	bl	8011a70 <iprintf>

	SD_state = init_file(FILE_NAME, LOG_NAME);
 8002800:	4977      	ldr	r1, [pc, #476]	; (80029e0 <schedulerinit+0x300>)
 8002802:	4874      	ldr	r0, [pc, #464]	; (80029d4 <schedulerinit+0x2f4>)
 8002804:	f7fe fe72 	bl	80014ec <init_file>
 8002808:	4603      	mov	r3, r0
 800280a:	461a      	mov	r2, r3
 800280c:	4b6d      	ldr	r3, [pc, #436]	; (80029c4 <schedulerinit+0x2e4>)
 800280e:	701a      	strb	r2, [r3, #0]

	if (SD_state == 0){
 8002810:	4b6c      	ldr	r3, [pc, #432]	; (80029c4 <schedulerinit+0x2e4>)
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d103      	bne.n	8002820 <schedulerinit+0x140>
		turn_off(&SAVE);
 8002818:	4865      	ldr	r0, [pc, #404]	; (80029b0 <schedulerinit+0x2d0>)
 800281a:	f002 fc0b 	bl	8005034 <turn_off>
 800281e:	e00b      	b.n	8002838 <schedulerinit+0x158>
	} else {
		turn_on(&RDY);
 8002820:	4865      	ldr	r0, [pc, #404]	; (80029b8 <schedulerinit+0x2d8>)
 8002822:	f002 fbf7 	bl	8005014 <turn_on>
		HAL_Delay(100);
 8002826:	2064      	movs	r0, #100	; 0x64
 8002828:	f005 fb04 	bl	8007e34 <HAL_Delay>
		turn_off(&RDY);
 800282c:	4862      	ldr	r0, [pc, #392]	; (80029b8 <schedulerinit+0x2d8>)
 800282e:	f002 fc01 	bl	8005034 <turn_off>
		HAL_Delay(100);
 8002832:	2064      	movs	r0, #100	; 0x64
 8002834:	f005 fafe 	bl	8007e34 <HAL_Delay>
	}
	turn_on(&RDY);
 8002838:	485f      	ldr	r0, [pc, #380]	; (80029b8 <schedulerinit+0x2d8>)
 800283a:	f002 fbeb 	bl	8005014 <turn_on>
	HAL_Delay(1000);
 800283e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002842:	f005 faf7 	bl	8007e34 <HAL_Delay>

	bufclear(buffer);
 8002846:	4867      	ldr	r0, [pc, #412]	; (80029e4 <schedulerinit+0x304>)
 8002848:	f7fe fd3c 	bl	80012c4 <bufclear>
	sprintf(buffer, "%ld, SCHEDULER INIT OK, - \n", HAL_GetTick());
 800284c:	f005 fae6 	bl	8007e1c <HAL_GetTick>
 8002850:	4603      	mov	r3, r0
 8002852:	461a      	mov	r2, r3
 8002854:	4964      	ldr	r1, [pc, #400]	; (80029e8 <schedulerinit+0x308>)
 8002856:	4863      	ldr	r0, [pc, #396]	; (80029e4 <schedulerinit+0x304>)
 8002858:	f00f f986 	bl	8011b68 <siprintf>
	log_to_SD(LOG_NAME, buffer);
 800285c:	4961      	ldr	r1, [pc, #388]	; (80029e4 <schedulerinit+0x304>)
 800285e:	4860      	ldr	r0, [pc, #384]	; (80029e0 <schedulerinit+0x300>)
 8002860:	f7ff f964 	bl	8001b2c <log_to_SD>
	//coffin_dance(1);
	//seven_nation_army();
	//take_on_me();
	//take_on_me();

	if (FAKE_DATA == 1)
 8002864:	4b61      	ldr	r3, [pc, #388]	; (80029ec <schedulerinit+0x30c>)
 8002866:	781b      	ldrb	r3, [r3, #0]
 8002868:	2b01      	cmp	r3, #1
 800286a:	d111      	bne.n	8002890 <schedulerinit+0x1b0>
	{
		// read in fake data
		read_from_SD("FDATAHE.CSV", TIME, P1, P2, Ax1, Ay1, Az1, Ax2, Ay2, Az2);
 800286c:	4b60      	ldr	r3, [pc, #384]	; (80029f0 <schedulerinit+0x310>)
 800286e:	9305      	str	r3, [sp, #20]
 8002870:	4b60      	ldr	r3, [pc, #384]	; (80029f4 <schedulerinit+0x314>)
 8002872:	9304      	str	r3, [sp, #16]
 8002874:	4b60      	ldr	r3, [pc, #384]	; (80029f8 <schedulerinit+0x318>)
 8002876:	9303      	str	r3, [sp, #12]
 8002878:	4b60      	ldr	r3, [pc, #384]	; (80029fc <schedulerinit+0x31c>)
 800287a:	9302      	str	r3, [sp, #8]
 800287c:	4b60      	ldr	r3, [pc, #384]	; (8002a00 <schedulerinit+0x320>)
 800287e:	9301      	str	r3, [sp, #4]
 8002880:	4b60      	ldr	r3, [pc, #384]	; (8002a04 <schedulerinit+0x324>)
 8002882:	9300      	str	r3, [sp, #0]
 8002884:	4b60      	ldr	r3, [pc, #384]	; (8002a08 <schedulerinit+0x328>)
 8002886:	4a61      	ldr	r2, [pc, #388]	; (8002a0c <schedulerinit+0x32c>)
 8002888:	4961      	ldr	r1, [pc, #388]	; (8002a10 <schedulerinit+0x330>)
 800288a:	4862      	ldr	r0, [pc, #392]	; (8002a14 <schedulerinit+0x334>)
 800288c:	f7fe ff2c 	bl	80016e8 <read_from_SD>
	}

	// selftest

	read_ADC(adc_dat);
 8002890:	4861      	ldr	r0, [pc, #388]	; (8002a18 <schedulerinit+0x338>)
 8002892:	f7fe fbf5 	bl	8001080 <read_ADC>
	V_TD1 = adc_dat[0];
 8002896:	4b60      	ldr	r3, [pc, #384]	; (8002a18 <schedulerinit+0x338>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	4a60      	ldr	r2, [pc, #384]	; (8002a1c <schedulerinit+0x33c>)
 800289c:	6013      	str	r3, [r2, #0]
	V_TD2 = adc_dat[1];
 800289e:	4b5e      	ldr	r3, [pc, #376]	; (8002a18 <schedulerinit+0x338>)
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	4a5f      	ldr	r2, [pc, #380]	; (8002a20 <schedulerinit+0x340>)
 80028a4:	6013      	str	r3, [r2, #0]
	V_LDR = adc_dat[2];
 80028a6:	4b5c      	ldr	r3, [pc, #368]	; (8002a18 <schedulerinit+0x338>)
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	4a5e      	ldr	r2, [pc, #376]	; (8002a24 <schedulerinit+0x344>)
 80028ac:	6013      	str	r3, [r2, #0]
	I_BAT1 = adc_dat[3];
 80028ae:	4b5a      	ldr	r3, [pc, #360]	; (8002a18 <schedulerinit+0x338>)
 80028b0:	68db      	ldr	r3, [r3, #12]
 80028b2:	4a5d      	ldr	r2, [pc, #372]	; (8002a28 <schedulerinit+0x348>)
 80028b4:	6013      	str	r3, [r2, #0]
	I_BAT2 = adc_dat[4];
 80028b6:	4b58      	ldr	r3, [pc, #352]	; (8002a18 <schedulerinit+0x338>)
 80028b8:	691b      	ldr	r3, [r3, #16]
 80028ba:	4a5c      	ldr	r2, [pc, #368]	; (8002a2c <schedulerinit+0x34c>)
 80028bc:	6013      	str	r3, [r2, #0]
	V_BAT1 = adc_dat[5];
 80028be:	4b56      	ldr	r3, [pc, #344]	; (8002a18 <schedulerinit+0x338>)
 80028c0:	695b      	ldr	r3, [r3, #20]
 80028c2:	4a5b      	ldr	r2, [pc, #364]	; (8002a30 <schedulerinit+0x350>)
 80028c4:	6013      	str	r3, [r2, #0]
	V_BAT2 = adc_dat[6];
 80028c6:	4b54      	ldr	r3, [pc, #336]	; (8002a18 <schedulerinit+0x338>)
 80028c8:	699b      	ldr	r3, [r3, #24]
 80028ca:	4a5a      	ldr	r2, [pc, #360]	; (8002a34 <schedulerinit+0x354>)
 80028cc:	6013      	str	r3, [r2, #0]
	t_cpu = adc_dat[7];
 80028ce:	4b52      	ldr	r3, [pc, #328]	; (8002a18 <schedulerinit+0x338>)
 80028d0:	69db      	ldr	r3, [r3, #28]
 80028d2:	4a59      	ldr	r2, [pc, #356]	; (8002a38 <schedulerinit+0x358>)
 80028d4:	6013      	str	r3, [r2, #0]

	selftest(V_TD1, V_TD2, V_BAT1, V_BAT2, V_LDR);
 80028d6:	4b51      	ldr	r3, [pc, #324]	; (8002a1c <schedulerinit+0x33c>)
 80028d8:	edd3 7a00 	vldr	s15, [r3]
 80028dc:	4b50      	ldr	r3, [pc, #320]	; (8002a20 <schedulerinit+0x340>)
 80028de:	ed93 7a00 	vldr	s14, [r3]
 80028e2:	4b53      	ldr	r3, [pc, #332]	; (8002a30 <schedulerinit+0x350>)
 80028e4:	edd3 6a00 	vldr	s13, [r3]
 80028e8:	4b52      	ldr	r3, [pc, #328]	; (8002a34 <schedulerinit+0x354>)
 80028ea:	ed93 6a00 	vldr	s12, [r3]
 80028ee:	4b4d      	ldr	r3, [pc, #308]	; (8002a24 <schedulerinit+0x344>)
 80028f0:	edd3 5a00 	vldr	s11, [r3]
 80028f4:	eeb0 2a65 	vmov.f32	s4, s11
 80028f8:	eef0 1a46 	vmov.f32	s3, s12
 80028fc:	eeb0 1a66 	vmov.f32	s2, s13
 8002900:	eef0 0a47 	vmov.f32	s1, s14
 8002904:	eeb0 0a67 	vmov.f32	s0, s15
 8002908:	f001 fb60 	bl	8003fcc <selftest>

	// initialize state estimation with environment values

	float ground_pressure = 0;
 800290c:	f04f 0300 	mov.w	r3, #0
 8002910:	60bb      	str	r3, [r7, #8]
	float ground_temperature = 0;
 8002912:	f04f 0300 	mov.w	r3, #0
 8002916:	607b      	str	r3, [r7, #4]
	uint8_t passed = 0;
 8002918:	2300      	movs	r3, #0
 800291a:	73fb      	strb	r3, [r7, #15]
	passed += config_baro(&TEMP, &BARO1, &BARO2, &ground_temperature, &ground_pressure);
 800291c:	1d3a      	adds	r2, r7, #4
 800291e:	f107 0308 	add.w	r3, r7, #8
 8002922:	9300      	str	r3, [sp, #0]
 8002924:	4613      	mov	r3, r2
 8002926:	4a1c      	ldr	r2, [pc, #112]	; (8002998 <schedulerinit+0x2b8>)
 8002928:	491a      	ldr	r1, [pc, #104]	; (8002994 <schedulerinit+0x2b4>)
 800292a:	481c      	ldr	r0, [pc, #112]	; (800299c <schedulerinit+0x2bc>)
 800292c:	f001 f8e8 	bl	8003b00 <config_baro>
 8002930:	4603      	mov	r3, r0
 8002932:	461a      	mov	r2, r3
 8002934:	7bfb      	ldrb	r3, [r7, #15]
 8002936:	4413      	add	r3, r2
 8002938:	73fb      	strb	r3, [r7, #15]
	passed += config_imu(&IMU1, &IMU2);
 800293a:	491a      	ldr	r1, [pc, #104]	; (80029a4 <schedulerinit+0x2c4>)
 800293c:	4818      	ldr	r0, [pc, #96]	; (80029a0 <schedulerinit+0x2c0>)
 800293e:	f001 fa51 	bl	8003de4 <config_imu>
 8002942:	4603      	mov	r3, r0
 8002944:	461a      	mov	r2, r3
 8002946:	7bfb      	ldrb	r3, [r7, #15]
 8002948:	4413      	add	r3, r2
 800294a:	73fb      	strb	r3, [r7, #15]

	if (passed != 0){
 800294c:	7bfb      	ldrb	r3, [r7, #15]
 800294e:	2b00      	cmp	r3, #0
 8002950:	d000      	beq.n	8002954 <schedulerinit+0x274>
		// sound error
		if (IGNORE_ERRORS == 0){
			while (1){
 8002952:	e7fe      	b.n	8002952 <schedulerinit+0x272>
				// sound error
			}
		}
	}

	if (FAKE_DATA == 1){
 8002954:	4b25      	ldr	r3, [pc, #148]	; (80029ec <schedulerinit+0x30c>)
 8002956:	781b      	ldrb	r3, [r3, #0]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d107      	bne.n	800296c <schedulerinit+0x28c>
		ground_pressure = 84941.75;
 800295c:	4b37      	ldr	r3, [pc, #220]	; (8002a3c <schedulerinit+0x35c>)
 800295e:	60bb      	str	r3, [r7, #8]
		//ground_pressure = 78874.20;
		ground_pressure = 86172.00;
 8002960:	4b37      	ldr	r3, [pc, #220]	; (8002a40 <schedulerinit+0x360>)
 8002962:	60bb      	str	r3, [r7, #8]
		ground_pressure = 101327;
 8002964:	4b37      	ldr	r3, [pc, #220]	; (8002a44 <schedulerinit+0x364>)
 8002966:	60bb      	str	r3, [r7, #8]
		ground_temperature = 20;
 8002968:	4b37      	ldr	r3, [pc, #220]	; (8002a48 <schedulerinit+0x368>)
 800296a:	607b      	str	r3, [r7, #4]
	}

	reset_state_est_state(ground_pressure, ground_temperature, &state_est_state);
 800296c:	edd7 7a02 	vldr	s15, [r7, #8]
 8002970:	ed97 7a01 	vldr	s14, [r7, #4]
 8002974:	4835      	ldr	r0, [pc, #212]	; (8002a4c <schedulerinit+0x36c>)
 8002976:	eef0 0a47 	vmov.f32	s1, s14
 800297a:	eeb0 0a67 	vmov.f32	s0, s15
 800297e:	f004 fc43 	bl	8007208 <reset_state_est_state>
	t0 = HAL_GetTick();
 8002982:	f005 fa4b 	bl	8007e1c <HAL_GetTick>
 8002986:	4602      	mov	r2, r0
 8002988:	4b31      	ldr	r3, [pc, #196]	; (8002a50 <schedulerinit+0x370>)
 800298a:	601a      	str	r2, [r3, #0]
}
 800298c:	bf00      	nop
 800298e:	3710      	adds	r7, #16
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	200000c4 	.word	0x200000c4
 8002998:	200000e4 	.word	0x200000e4
 800299c:	20000124 	.word	0x20000124
 80029a0:	20000104 	.word	0x20000104
 80029a4:	20000114 	.word	0x20000114
 80029a8:	20000134 	.word	0x20000134
 80029ac:	200000a4 	.word	0x200000a4
 80029b0:	200000ac 	.word	0x200000ac
 80029b4:	200000b4 	.word	0x200000b4
 80029b8:	200000bc 	.word	0x200000bc
 80029bc:	2000038a 	.word	0x2000038a
 80029c0:	20000388 	.word	0x20000388
 80029c4:	2000038c 	.word	0x2000038c
 80029c8:	080171ec 	.word	0x080171ec
 80029cc:	08017200 	.word	0x08017200
 80029d0:	08017214 	.word	0x08017214
 80029d4:	20014ca4 	.word	0x20014ca4
 80029d8:	08017220 	.word	0x08017220
 80029dc:	08017230 	.word	0x08017230
 80029e0:	200082ec 	.word	0x200082ec
 80029e4:	20012bec 	.word	0x20012bec
 80029e8:	0801723c 	.word	0x0801723c
 80029ec:	20000814 	.word	0x20000814
 80029f0:	20004aac 	.word	0x20004aac
 80029f4:	20013084 	.word	0x20013084
 80029f8:	2000d77c 	.word	0x2000d77c
 80029fc:	20010fcc 	.word	0x20010fcc
 8002a00:	200082f8 	.word	0x200082f8
 8002a04:	2000f3ac 	.word	0x2000f3ac
 8002a08:	2000bb5c 	.word	0x2000bb5c
 8002a0c:	20009f18 	.word	0x20009f18
 8002a10:	200066cc 	.word	0x200066cc
 8002a14:	08017258 	.word	0x08017258
 8002a18:	20013064 	.word	0x20013064
 8002a1c:	2000bb4c 	.word	0x2000bb4c
 8002a20:	2000f39c 	.word	0x2000f39c
 8002a24:	20012ff0 	.word	0x20012ff0
 8002a28:	2000f3a0 	.word	0x2000f3a0
 8002a2c:	2001300c 	.word	0x2001300c
 8002a30:	20013030 	.word	0x20013030
 8002a34:	2000f3a8 	.word	0x2000f3a8
 8002a38:	20004aa4 	.word	0x20004aa4
 8002a3c:	47a5e6e0 	.word	0x47a5e6e0
 8002a40:	47a84e00 	.word	0x47a84e00
 8002a44:	47c5e780 	.word	0x47c5e780
 8002a48:	41a00000 	.word	0x41a00000
 8002a4c:	20000398 	.word	0x20000398
 8002a50:	2001302c 	.word	0x2001302c

08002a54 <scheduler>:

void scheduler (){
 8002a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a58:	f5ad 7d0f 	sub.w	sp, sp, #572	; 0x23c
 8002a5c:	af48      	add	r7, sp, #288	; 0x120

	tick = HAL_GetTick();
 8002a5e:	f005 f9dd 	bl	8007e1c <HAL_GetTick>
 8002a62:	4602      	mov	r2, r0
 8002a64:	4b4a      	ldr	r3, [pc, #296]	; (8002b90 <scheduler+0x13c>)
 8002a66:	601a      	str	r2, [r3, #0]

	if (FAKE_DATA == 1){
 8002a68:	4b4a      	ldr	r3, [pc, #296]	; (8002b94 <scheduler+0x140>)
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	2b01      	cmp	r3, #1
 8002a6e:	d122      	bne.n	8002ab6 <scheduler+0x62>
		// use fake/old data from SD card to overwrite current sensor data
		counter ++;
 8002a70:	4b49      	ldr	r3, [pc, #292]	; (8002b98 <scheduler+0x144>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	3301      	adds	r3, #1
 8002a76:	4a48      	ldr	r2, [pc, #288]	; (8002b98 <scheduler+0x144>)
 8002a78:	6013      	str	r3, [r2, #0]

		// if fake file ends, continue with nominal operation
		if (counter >= FAKE_FILE_LEN){
 8002a7a:	4b47      	ldr	r3, [pc, #284]	; (8002b98 <scheduler+0x144>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8002a82:	d305      	bcc.n	8002a90 <scheduler+0x3c>
			FAKE_DATA = 0;
 8002a84:	4b43      	ldr	r3, [pc, #268]	; (8002b94 <scheduler+0x140>)
 8002a86:	2200      	movs	r2, #0
 8002a88:	701a      	strb	r2, [r3, #0]
			printf("FAKE FILE ENDED \n");
 8002a8a:	4844      	ldr	r0, [pc, #272]	; (8002b9c <scheduler+0x148>)
 8002a8c:	f00f f864 	bl	8011b58 <puts>
		}

		tick = TIME[counter];
 8002a90:	4b41      	ldr	r3, [pc, #260]	; (8002b98 <scheduler+0x144>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a42      	ldr	r2, [pc, #264]	; (8002ba0 <scheduler+0x14c>)
 8002a96:	009b      	lsls	r3, r3, #2
 8002a98:	4413      	add	r3, r2
 8002a9a:	edd3 7a00 	vldr	s15, [r3]
 8002a9e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002aa2:	ee17 2a90 	vmov	r2, s15
 8002aa6:	4b3a      	ldr	r3, [pc, #232]	; (8002b90 <scheduler+0x13c>)
 8002aa8:	601a      	str	r2, [r3, #0]
		printf("FAKE DATA LINE %ld \n",counter);
 8002aaa:	4b3b      	ldr	r3, [pc, #236]	; (8002b98 <scheduler+0x144>)
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4619      	mov	r1, r3
 8002ab0:	483c      	ldr	r0, [pc, #240]	; (8002ba4 <scheduler+0x150>)
 8002ab2:	f00e ffdd 	bl	8011a70 <iprintf>
	}

	// TASK LED
	// cool light show! :)
	if(tick >= getNextExecution(&RDY_TASK)){
 8002ab6:	483c      	ldr	r0, [pc, #240]	; (8002ba8 <scheduler+0x154>)
 8002ab8:	f7ff fd43 	bl	8002542 <getNextExecution>
 8002abc:	4602      	mov	r2, r0
 8002abe:	4b34      	ldr	r3, [pc, #208]	; (8002b90 <scheduler+0x13c>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d806      	bhi.n	8002ad4 <scheduler+0x80>
		RDY_TASK.last_call = tick;
 8002ac6:	4b32      	ldr	r3, [pc, #200]	; (8002b90 <scheduler+0x13c>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a37      	ldr	r2, [pc, #220]	; (8002ba8 <scheduler+0x154>)
 8002acc:	6013      	str	r3, [r2, #0]
		toggle(&RDY);
 8002ace:	4837      	ldr	r0, [pc, #220]	; (8002bac <scheduler+0x158>)
 8002ad0:	f002 fa90 	bl	8004ff4 <toggle>
	}
	if(tick >= getNextExecution(&SAVE_TASK)){
 8002ad4:	4836      	ldr	r0, [pc, #216]	; (8002bb0 <scheduler+0x15c>)
 8002ad6:	f7ff fd34 	bl	8002542 <getNextExecution>
 8002ada:	4602      	mov	r2, r0
 8002adc:	4b2c      	ldr	r3, [pc, #176]	; (8002b90 <scheduler+0x13c>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	429a      	cmp	r2, r3
 8002ae2:	d806      	bhi.n	8002af2 <scheduler+0x9e>
		SAVE_TASK.last_call = tick;
 8002ae4:	4b2a      	ldr	r3, [pc, #168]	; (8002b90 <scheduler+0x13c>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4a31      	ldr	r2, [pc, #196]	; (8002bb0 <scheduler+0x15c>)
 8002aea:	6013      	str	r3, [r2, #0]
		toggle(&SAVE);
 8002aec:	4831      	ldr	r0, [pc, #196]	; (8002bb4 <scheduler+0x160>)
 8002aee:	f002 fa81 	bl	8004ff4 <toggle>
	}
	if(tick >= getNextExecution(&STAT_TASK)){
 8002af2:	4831      	ldr	r0, [pc, #196]	; (8002bb8 <scheduler+0x164>)
 8002af4:	f7ff fd25 	bl	8002542 <getNextExecution>
 8002af8:	4602      	mov	r2, r0
 8002afa:	4b25      	ldr	r3, [pc, #148]	; (8002b90 <scheduler+0x13c>)
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d806      	bhi.n	8002b10 <scheduler+0xbc>
		STAT_TASK.last_call = tick;
 8002b02:	4b23      	ldr	r3, [pc, #140]	; (8002b90 <scheduler+0x13c>)
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4a2c      	ldr	r2, [pc, #176]	; (8002bb8 <scheduler+0x164>)
 8002b08:	6013      	str	r3, [r2, #0]
		toggle(&STAT);
 8002b0a:	482c      	ldr	r0, [pc, #176]	; (8002bbc <scheduler+0x168>)
 8002b0c:	f002 fa72 	bl	8004ff4 <toggle>
	}
	if(tick >= getNextExecution(&PRGM_TASK)){
 8002b10:	482b      	ldr	r0, [pc, #172]	; (8002bc0 <scheduler+0x16c>)
 8002b12:	f7ff fd16 	bl	8002542 <getNextExecution>
 8002b16:	4602      	mov	r2, r0
 8002b18:	4b1d      	ldr	r3, [pc, #116]	; (8002b90 <scheduler+0x13c>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	d806      	bhi.n	8002b2e <scheduler+0xda>
		PRGM_TASK.last_call = tick;
 8002b20:	4b1b      	ldr	r3, [pc, #108]	; (8002b90 <scheduler+0x13c>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a26      	ldr	r2, [pc, #152]	; (8002bc0 <scheduler+0x16c>)
 8002b26:	6013      	str	r3, [r2, #0]
		toggle(&PRGM);
 8002b28:	4826      	ldr	r0, [pc, #152]	; (8002bc4 <scheduler+0x170>)
 8002b2a:	f002 fa63 	bl	8004ff4 <toggle>
	}


	// TASK SHT
	if(tick >= getNextExecution(&SHT_TASK)){
 8002b2e:	4826      	ldr	r0, [pc, #152]	; (8002bc8 <scheduler+0x174>)
 8002b30:	f7ff fd07 	bl	8002542 <getNextExecution>
 8002b34:	4602      	mov	r2, r0
 8002b36:	4b16      	ldr	r3, [pc, #88]	; (8002b90 <scheduler+0x13c>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d808      	bhi.n	8002b50 <scheduler+0xfc>
		SHT_TASK.last_call = tick;
 8002b3e:	4b14      	ldr	r3, [pc, #80]	; (8002b90 <scheduler+0x13c>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a21      	ldr	r2, [pc, #132]	; (8002bc8 <scheduler+0x174>)
 8002b44:	6013      	str	r3, [r2, #0]
		sht31_read(&TEMP, t_val, t_buf);
 8002b46:	4a21      	ldr	r2, [pc, #132]	; (8002bcc <scheduler+0x178>)
 8002b48:	4921      	ldr	r1, [pc, #132]	; (8002bd0 <scheduler+0x17c>)
 8002b4a:	4822      	ldr	r0, [pc, #136]	; (8002bd4 <scheduler+0x180>)
 8002b4c:	f002 fe80 	bl	8005850 <sht31_read>
	}

	// TASK BARO
	if(tick >= getNextExecution(&BARO_TASK)){
 8002b50:	4821      	ldr	r0, [pc, #132]	; (8002bd8 <scheduler+0x184>)
 8002b52:	f7ff fcf6 	bl	8002542 <getNextExecution>
 8002b56:	4602      	mov	r2, r0
 8002b58:	4b0d      	ldr	r3, [pc, #52]	; (8002b90 <scheduler+0x13c>)
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d85f      	bhi.n	8002c20 <scheduler+0x1cc>

		// TODO detect invalid values!

		switch(BARO_TASK.stage){
 8002b60:	4b1d      	ldr	r3, [pc, #116]	; (8002bd8 <scheduler+0x184>)
 8002b62:	7a1b      	ldrb	r3, [r3, #8]
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d002      	beq.n	8002b6e <scheduler+0x11a>
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d03f      	beq.n	8002bec <scheduler+0x198>
 8002b6c:	e058      	b.n	8002c20 <scheduler+0x1cc>
			case MS_TEMPERATURE_REQ:
				ms5607_prep_pressure(&BARO1, raw_data1);
 8002b6e:	491b      	ldr	r1, [pc, #108]	; (8002bdc <scheduler+0x188>)
 8002b70:	481b      	ldr	r0, [pc, #108]	; (8002be0 <scheduler+0x18c>)
 8002b72:	f002 fb1d 	bl	80051b0 <ms5607_prep_pressure>
				ms5607_prep_pressure(&BARO2, raw_data2);
 8002b76:	491b      	ldr	r1, [pc, #108]	; (8002be4 <scheduler+0x190>)
 8002b78:	481b      	ldr	r0, [pc, #108]	; (8002be8 <scheduler+0x194>)
 8002b7a:	f002 fb19 	bl	80051b0 <ms5607_prep_pressure>
				BARO_TASK.last_call = tick;
 8002b7e:	4b04      	ldr	r3, [pc, #16]	; (8002b90 <scheduler+0x13c>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a15      	ldr	r2, [pc, #84]	; (8002bd8 <scheduler+0x184>)
 8002b84:	6013      	str	r3, [r2, #0]
				BARO_TASK.stage = MS_PRESSURE_REQ;
 8002b86:	4b14      	ldr	r3, [pc, #80]	; (8002bd8 <scheduler+0x184>)
 8002b88:	2201      	movs	r2, #1
 8002b8a:	721a      	strb	r2, [r3, #8]
				break;
 8002b8c:	e048      	b.n	8002c20 <scheduler+0x1cc>
 8002b8e:	bf00      	nop
 8002b90:	20012fec 	.word	0x20012fec
 8002b94:	20000814 	.word	0x20000814
 8002b98:	20000144 	.word	0x20000144
 8002b9c:	08017264 	.word	0x08017264
 8002ba0:	200066cc 	.word	0x200066cc
 8002ba4:	08017278 	.word	0x08017278
 8002ba8:	20000040 	.word	0x20000040
 8002bac:	200000bc 	.word	0x200000bc
 8002bb0:	20000060 	.word	0x20000060
 8002bb4:	200000ac 	.word	0x200000ac
 8002bb8:	20000050 	.word	0x20000050
 8002bbc:	200000a4 	.word	0x200000a4
 8002bc0:	20000070 	.word	0x20000070
 8002bc4:	200000b4 	.word	0x200000b4
 8002bc8:	20000010 	.word	0x20000010
 8002bcc:	2000f3a4 	.word	0x2000f3a4
 8002bd0:	20013040 	.word	0x20013040
 8002bd4:	20000124 	.word	0x20000124
 8002bd8:	20000000 	.word	0x20000000
 8002bdc:	20013008 	.word	0x20013008
 8002be0:	200000c4 	.word	0x200000c4
 8002be4:	20004aa8 	.word	0x20004aa8
 8002be8:	200000e4 	.word	0x200000e4
			case MS_PRESSURE_REQ:
				ms5607_read_pressure(&BARO1, raw_data1);
 8002bec:	4998      	ldr	r1, [pc, #608]	; (8002e50 <scheduler+0x3fc>)
 8002bee:	4899      	ldr	r0, [pc, #612]	; (8002e54 <scheduler+0x400>)
 8002bf0:	f002 fb27 	bl	8005242 <ms5607_read_pressure>
				ms5607_read_pressure(&BARO2, raw_data2);
 8002bf4:	4998      	ldr	r1, [pc, #608]	; (8002e58 <scheduler+0x404>)
 8002bf6:	4899      	ldr	r0, [pc, #612]	; (8002e5c <scheduler+0x408>)
 8002bf8:	f002 fb23 	bl	8005242 <ms5607_read_pressure>
				BARO_TASK.last_call = tick;
 8002bfc:	4b98      	ldr	r3, [pc, #608]	; (8002e60 <scheduler+0x40c>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a98      	ldr	r2, [pc, #608]	; (8002e64 <scheduler+0x410>)
 8002c02:	6013      	str	r3, [r2, #0]
				ms5607_convert(&BARO1, &p1, &t_p1);
 8002c04:	4a98      	ldr	r2, [pc, #608]	; (8002e68 <scheduler+0x414>)
 8002c06:	4999      	ldr	r1, [pc, #612]	; (8002e6c <scheduler+0x418>)
 8002c08:	4892      	ldr	r0, [pc, #584]	; (8002e54 <scheduler+0x400>)
 8002c0a:	f002 fb65 	bl	80052d8 <ms5607_convert>
				ms5607_convert(&BARO2, &p2, &t_p2);
 8002c0e:	4a98      	ldr	r2, [pc, #608]	; (8002e70 <scheduler+0x41c>)
 8002c10:	4998      	ldr	r1, [pc, #608]	; (8002e74 <scheduler+0x420>)
 8002c12:	4892      	ldr	r0, [pc, #584]	; (8002e5c <scheduler+0x408>)
 8002c14:	f002 fb60 	bl	80052d8 <ms5607_convert>
				BARO_TASK.stage = MS_TEMPERATURE_REQ;
 8002c18:	4b92      	ldr	r3, [pc, #584]	; (8002e64 <scheduler+0x410>)
 8002c1a:	2200      	movs	r2, #0
 8002c1c:	721a      	strb	r2, [r3, #8]
				break;
 8002c1e:	bf00      	nop
		}
	}

	// TASK IMU

	if(tick >= getNextExecution(&IMU_TASK)){
 8002c20:	4895      	ldr	r0, [pc, #596]	; (8002e78 <scheduler+0x424>)
 8002c22:	f7ff fc8e 	bl	8002542 <getNextExecution>
 8002c26:	4602      	mov	r2, r0
 8002c28:	4b8d      	ldr	r3, [pc, #564]	; (8002e60 <scheduler+0x40c>)
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d80b      	bhi.n	8002c48 <scheduler+0x1f4>
		IMU_TASK.last_call = tick;
 8002c30:	4b8b      	ldr	r3, [pc, #556]	; (8002e60 <scheduler+0x40c>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a90      	ldr	r2, [pc, #576]	; (8002e78 <scheduler+0x424>)
 8002c36:	6013      	str	r3, [r2, #0]
		//icm20601_read_data_raw(&IMU1, accel1_raw_buf);
		//icm20601_convert_data(&IMU1, accel1_val, accel1_raw_buf);
		icm20601_read_data(&IMU1, accel1_val);
 8002c38:	4990      	ldr	r1, [pc, #576]	; (8002e7c <scheduler+0x428>)
 8002c3a:	4891      	ldr	r0, [pc, #580]	; (8002e80 <scheduler+0x42c>)
 8002c3c:	f002 f904 	bl	8004e48 <icm20601_read_data>

		//icm20601_read_data_raw(&IMU2, accel2_raw_buf);
		//icm20601_convert_data(&IMU2, accel2_val, accel2_raw_buf);
		icm20601_read_data(&IMU2, accel2_val);
 8002c40:	4990      	ldr	r1, [pc, #576]	; (8002e84 <scheduler+0x430>)
 8002c42:	4891      	ldr	r0, [pc, #580]	; (8002e88 <scheduler+0x434>)
 8002c44:	f002 f900 	bl	8004e48 <icm20601_read_data>
	}

	// TASK SHOCK ACCEL

	if(tick >= getNextExecution(&ACCEL_TASK)){
 8002c48:	4890      	ldr	r0, [pc, #576]	; (8002e8c <scheduler+0x438>)
 8002c4a:	f7ff fc7a 	bl	8002542 <getNextExecution>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	4b83      	ldr	r3, [pc, #524]	; (8002e60 <scheduler+0x40c>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d80b      	bhi.n	8002c70 <scheduler+0x21c>
		ACCEL_TASK.last_call = tick;
 8002c58:	4b81      	ldr	r3, [pc, #516]	; (8002e60 <scheduler+0x40c>)
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	4a8b      	ldr	r2, [pc, #556]	; (8002e8c <scheduler+0x438>)
 8002c5e:	6013      	str	r3, [r2, #0]
		h3l_read_raw(&ACCEL, accel_raw);
 8002c60:	498b      	ldr	r1, [pc, #556]	; (8002e90 <scheduler+0x43c>)
 8002c62:	488c      	ldr	r0, [pc, #560]	; (8002e94 <scheduler+0x440>)
 8002c64:	f001 fcd0 	bl	8004608 <h3l_read_raw>
		h3l_convert(&ACCEL, accel);
 8002c68:	498b      	ldr	r1, [pc, #556]	; (8002e98 <scheduler+0x444>)
 8002c6a:	488a      	ldr	r0, [pc, #552]	; (8002e94 <scheduler+0x440>)
 8002c6c:	f001 fdc8 	bl	8004800 <h3l_convert>
	}

	// TASK ADC
	if(tick >= getNextExecution(&ADC_TASK)){
 8002c70:	488a      	ldr	r0, [pc, #552]	; (8002e9c <scheduler+0x448>)
 8002c72:	f7ff fc66 	bl	8002542 <getNextExecution>
 8002c76:	4602      	mov	r2, r0
 8002c78:	4b79      	ldr	r3, [pc, #484]	; (8002e60 <scheduler+0x40c>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	429a      	cmp	r2, r3
 8002c7e:	d826      	bhi.n	8002cce <scheduler+0x27a>
		ADC_TASK.last_call = tick;
 8002c80:	4b77      	ldr	r3, [pc, #476]	; (8002e60 <scheduler+0x40c>)
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	4a85      	ldr	r2, [pc, #532]	; (8002e9c <scheduler+0x448>)
 8002c86:	6013      	str	r3, [r2, #0]
		read_ADC(adc_dat);
 8002c88:	4885      	ldr	r0, [pc, #532]	; (8002ea0 <scheduler+0x44c>)
 8002c8a:	f7fe f9f9 	bl	8001080 <read_ADC>
		V_TD1 = adc_dat[0];
 8002c8e:	4b84      	ldr	r3, [pc, #528]	; (8002ea0 <scheduler+0x44c>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a84      	ldr	r2, [pc, #528]	; (8002ea4 <scheduler+0x450>)
 8002c94:	6013      	str	r3, [r2, #0]
		V_TD2 = adc_dat[1];
 8002c96:	4b82      	ldr	r3, [pc, #520]	; (8002ea0 <scheduler+0x44c>)
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	4a83      	ldr	r2, [pc, #524]	; (8002ea8 <scheduler+0x454>)
 8002c9c:	6013      	str	r3, [r2, #0]
		V_LDR = adc_dat[2];
 8002c9e:	4b80      	ldr	r3, [pc, #512]	; (8002ea0 <scheduler+0x44c>)
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	4a82      	ldr	r2, [pc, #520]	; (8002eac <scheduler+0x458>)
 8002ca4:	6013      	str	r3, [r2, #0]
		I_BAT1 = adc_dat[3];
 8002ca6:	4b7e      	ldr	r3, [pc, #504]	; (8002ea0 <scheduler+0x44c>)
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	4a81      	ldr	r2, [pc, #516]	; (8002eb0 <scheduler+0x45c>)
 8002cac:	6013      	str	r3, [r2, #0]
		I_BAT2 = adc_dat[4];
 8002cae:	4b7c      	ldr	r3, [pc, #496]	; (8002ea0 <scheduler+0x44c>)
 8002cb0:	691b      	ldr	r3, [r3, #16]
 8002cb2:	4a80      	ldr	r2, [pc, #512]	; (8002eb4 <scheduler+0x460>)
 8002cb4:	6013      	str	r3, [r2, #0]
		V_BAT1 = adc_dat[5];
 8002cb6:	4b7a      	ldr	r3, [pc, #488]	; (8002ea0 <scheduler+0x44c>)
 8002cb8:	695b      	ldr	r3, [r3, #20]
 8002cba:	4a7f      	ldr	r2, [pc, #508]	; (8002eb8 <scheduler+0x464>)
 8002cbc:	6013      	str	r3, [r2, #0]
		V_BAT2 = adc_dat[6];
 8002cbe:	4b78      	ldr	r3, [pc, #480]	; (8002ea0 <scheduler+0x44c>)
 8002cc0:	699b      	ldr	r3, [r3, #24]
 8002cc2:	4a7e      	ldr	r2, [pc, #504]	; (8002ebc <scheduler+0x468>)
 8002cc4:	6013      	str	r3, [r2, #0]
		t_cpu = adc_dat[7];
 8002cc6:	4b76      	ldr	r3, [pc, #472]	; (8002ea0 <scheduler+0x44c>)
 8002cc8:	69db      	ldr	r3, [r3, #28]
 8002cca:	4a7d      	ldr	r2, [pc, #500]	; (8002ec0 <scheduler+0x46c>)
 8002ccc:	6013      	str	r3, [r2, #0]
	}

	if (FAKE_DATA == 1){
 8002cce:	4b7d      	ldr	r3, [pc, #500]	; (8002ec4 <scheduler+0x470>)
 8002cd0:	781b      	ldrb	r3, [r3, #0]
 8002cd2:	2b01      	cmp	r3, #1
 8002cd4:	d145      	bne.n	8002d62 <scheduler+0x30e>

		// use fake/old data from SD card to overwrite current sensor data
		p1 = P1[counter];
 8002cd6:	4b7c      	ldr	r3, [pc, #496]	; (8002ec8 <scheduler+0x474>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	4a7c      	ldr	r2, [pc, #496]	; (8002ecc <scheduler+0x478>)
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	4413      	add	r3, r2
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a62      	ldr	r2, [pc, #392]	; (8002e6c <scheduler+0x418>)
 8002ce4:	6013      	str	r3, [r2, #0]
		p2 = P2[counter];
 8002ce6:	4b78      	ldr	r3, [pc, #480]	; (8002ec8 <scheduler+0x474>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4a79      	ldr	r2, [pc, #484]	; (8002ed0 <scheduler+0x47c>)
 8002cec:	009b      	lsls	r3, r3, #2
 8002cee:	4413      	add	r3, r2
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	4a60      	ldr	r2, [pc, #384]	; (8002e74 <scheduler+0x420>)
 8002cf4:	6013      	str	r3, [r2, #0]
		accel1_val[1] = Ax1[counter];
 8002cf6:	4b74      	ldr	r3, [pc, #464]	; (8002ec8 <scheduler+0x474>)
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	4a76      	ldr	r2, [pc, #472]	; (8002ed4 <scheduler+0x480>)
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	4413      	add	r3, r2
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4a5e      	ldr	r2, [pc, #376]	; (8002e7c <scheduler+0x428>)
 8002d04:	6053      	str	r3, [r2, #4]
		accel1_val[2] = Ay1[counter];
 8002d06:	4b70      	ldr	r3, [pc, #448]	; (8002ec8 <scheduler+0x474>)
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	4a73      	ldr	r2, [pc, #460]	; (8002ed8 <scheduler+0x484>)
 8002d0c:	009b      	lsls	r3, r3, #2
 8002d0e:	4413      	add	r3, r2
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	4a5a      	ldr	r2, [pc, #360]	; (8002e7c <scheduler+0x428>)
 8002d14:	6093      	str	r3, [r2, #8]
		accel1_val[3] = Az1[counter];
 8002d16:	4b6c      	ldr	r3, [pc, #432]	; (8002ec8 <scheduler+0x474>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	4a70      	ldr	r2, [pc, #448]	; (8002edc <scheduler+0x488>)
 8002d1c:	009b      	lsls	r3, r3, #2
 8002d1e:	4413      	add	r3, r2
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4a56      	ldr	r2, [pc, #344]	; (8002e7c <scheduler+0x428>)
 8002d24:	60d3      	str	r3, [r2, #12]
		accel2_val[1] = Ax2[counter];
 8002d26:	4b68      	ldr	r3, [pc, #416]	; (8002ec8 <scheduler+0x474>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a6d      	ldr	r2, [pc, #436]	; (8002ee0 <scheduler+0x48c>)
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	4413      	add	r3, r2
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	4a54      	ldr	r2, [pc, #336]	; (8002e84 <scheduler+0x430>)
 8002d34:	6053      	str	r3, [r2, #4]
		accel2_val[2] = Ay2[counter];
 8002d36:	4b64      	ldr	r3, [pc, #400]	; (8002ec8 <scheduler+0x474>)
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a6a      	ldr	r2, [pc, #424]	; (8002ee4 <scheduler+0x490>)
 8002d3c:	009b      	lsls	r3, r3, #2
 8002d3e:	4413      	add	r3, r2
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a50      	ldr	r2, [pc, #320]	; (8002e84 <scheduler+0x430>)
 8002d44:	6093      	str	r3, [r2, #8]
		accel2_val[3] = Az2[counter];
 8002d46:	4b60      	ldr	r3, [pc, #384]	; (8002ec8 <scheduler+0x474>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	4a67      	ldr	r2, [pc, #412]	; (8002ee8 <scheduler+0x494>)
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	4413      	add	r3, r2
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a4c      	ldr	r2, [pc, #304]	; (8002e84 <scheduler+0x430>)
 8002d54:	60d3      	str	r3, [r2, #12]
		t_p1 = 20;
 8002d56:	4b44      	ldr	r3, [pc, #272]	; (8002e68 <scheduler+0x414>)
 8002d58:	4a64      	ldr	r2, [pc, #400]	; (8002eec <scheduler+0x498>)
 8002d5a:	601a      	str	r2, [r3, #0]
		t_p2 = 20;
 8002d5c:	4b44      	ldr	r3, [pc, #272]	; (8002e70 <scheduler+0x41c>)
 8002d5e:	4a63      	ldr	r2, [pc, #396]	; (8002eec <scheduler+0x498>)
 8002d60:	601a      	str	r2, [r3, #0]
	}

	// TASK STATE ESTIMATION
	if((tick >= getNextExecution(&STATE_EST_TASK)) || (FAKE_DATA == 1)){
 8002d62:	4863      	ldr	r0, [pc, #396]	; (8002ef0 <scheduler+0x49c>)
 8002d64:	f7ff fbed 	bl	8002542 <getNextExecution>
 8002d68:	4602      	mov	r2, r0
 8002d6a:	4b3d      	ldr	r3, [pc, #244]	; (8002e60 <scheduler+0x40c>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	429a      	cmp	r2, r3
 8002d70:	d904      	bls.n	8002d7c <scheduler+0x328>
 8002d72:	4b54      	ldr	r3, [pc, #336]	; (8002ec4 <scheduler+0x470>)
 8002d74:	781b      	ldrb	r3, [r3, #0]
 8002d76:	2b01      	cmp	r3, #1
 8002d78:	f040 8121 	bne.w	8002fbe <scheduler+0x56a>
		STATE_EST_TASK.last_call = tick;
 8002d7c:	4b38      	ldr	r3, [pc, #224]	; (8002e60 <scheduler+0x40c>)
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a5b      	ldr	r2, [pc, #364]	; (8002ef0 <scheduler+0x49c>)
 8002d82:	6013      	str	r3, [r2, #0]

		// call state estimation

		// feed in sensor values
		state_est_state.state_est_meas.baro_data[0].pressure = p1;
 8002d84:	4b39      	ldr	r3, [pc, #228]	; (8002e6c <scheduler+0x418>)
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	4a5a      	ldr	r2, [pc, #360]	; (8002ef4 <scheduler+0x4a0>)
 8002d8a:	64d3      	str	r3, [r2, #76]	; 0x4c
		state_est_state.state_est_meas.baro_data[0].temperature = t_p1;
 8002d8c:	4b36      	ldr	r3, [pc, #216]	; (8002e68 <scheduler+0x414>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a58      	ldr	r2, [pc, #352]	; (8002ef4 <scheduler+0x4a0>)
 8002d92:	6513      	str	r3, [r2, #80]	; 0x50
		state_est_state.state_est_meas.baro_data[0].ts = tick;
 8002d94:	4b32      	ldr	r3, [pc, #200]	; (8002e60 <scheduler+0x40c>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a56      	ldr	r2, [pc, #344]	; (8002ef4 <scheduler+0x4a0>)
 8002d9a:	6553      	str	r3, [r2, #84]	; 0x54

		state_est_state.state_est_meas.imu_data[0].acc_x = -accel1_val[2];
 8002d9c:	4b37      	ldr	r3, [pc, #220]	; (8002e7c <scheduler+0x428>)
 8002d9e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002da2:	eef1 7a67 	vneg.f32	s15, s15
 8002da6:	4b53      	ldr	r3, [pc, #332]	; (8002ef4 <scheduler+0x4a0>)
 8002da8:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
		state_est_state.state_est_meas.imu_data[0].ts = tick;
 8002dac:	4b2c      	ldr	r3, [pc, #176]	; (8002e60 <scheduler+0x40c>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a50      	ldr	r2, [pc, #320]	; (8002ef4 <scheduler+0x4a0>)
 8002db2:	67d3      	str	r3, [r2, #124]	; 0x7c

		state_est_state.state_est_meas.baro_data[1].pressure = p2;
 8002db4:	4b2f      	ldr	r3, [pc, #188]	; (8002e74 <scheduler+0x420>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a4e      	ldr	r2, [pc, #312]	; (8002ef4 <scheduler+0x4a0>)
 8002dba:	6593      	str	r3, [r2, #88]	; 0x58
		state_est_state.state_est_meas.baro_data[1].temperature = t_p2;
 8002dbc:	4b2c      	ldr	r3, [pc, #176]	; (8002e70 <scheduler+0x41c>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a4c      	ldr	r2, [pc, #304]	; (8002ef4 <scheduler+0x4a0>)
 8002dc2:	65d3      	str	r3, [r2, #92]	; 0x5c
		state_est_state.state_est_meas.baro_data[1].ts = tick;
 8002dc4:	4b26      	ldr	r3, [pc, #152]	; (8002e60 <scheduler+0x40c>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a4a      	ldr	r2, [pc, #296]	; (8002ef4 <scheduler+0x4a0>)
 8002dca:	6613      	str	r3, [r2, #96]	; 0x60

		state_est_state.state_est_meas.imu_data[1].acc_x = -accel2_val[2];
 8002dcc:	4b2d      	ldr	r3, [pc, #180]	; (8002e84 <scheduler+0x430>)
 8002dce:	edd3 7a02 	vldr	s15, [r3, #8]
 8002dd2:	eef1 7a67 	vneg.f32	s15, s15
 8002dd6:	4b47      	ldr	r3, [pc, #284]	; (8002ef4 <scheduler+0x4a0>)
 8002dd8:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
		state_est_state.state_est_meas.imu_data[1].ts = tick;
 8002ddc:	4b20      	ldr	r3, [pc, #128]	; (8002e60 <scheduler+0x40c>)
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a44      	ldr	r2, [pc, #272]	; (8002ef4 <scheduler+0x4a0>)
 8002de2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

		state_est_step(tick, &state_est_state, true);
 8002de6:	4b1e      	ldr	r3, [pc, #120]	; (8002e60 <scheduler+0x40c>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	2201      	movs	r2, #1
 8002dec:	4941      	ldr	r1, [pc, #260]	; (8002ef4 <scheduler+0x4a0>)
 8002dee:	4618      	mov	r0, r3
 8002df0:	f004 fa5c 	bl	80072ac <state_est_step>


		// timer start
		if ((state_est_state.flight_phase_detection.flight_phase == THRUSTING) || (launch_detect(accel1_val, accel2_val) == 1) ){
 8002df4:	4b3f      	ldr	r3, [pc, #252]	; (8002ef4 <scheduler+0x4a0>)
 8002df6:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8002dfa:	2b03      	cmp	r3, #3
 8002dfc:	d006      	beq.n	8002e0c <scheduler+0x3b8>
 8002dfe:	4921      	ldr	r1, [pc, #132]	; (8002e84 <scheduler+0x430>)
 8002e00:	481e      	ldr	r0, [pc, #120]	; (8002e7c <scheduler+0x428>)
 8002e02:	f7ff fbad 	bl	8002560 <launch_detect>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d10b      	bne.n	8002e24 <scheduler+0x3d0>
			// these functions will be called in each run, but timers are only started if they are inactive,
			// once they are active, the function call is ignored
			start_timer(&mach_timer, &tick);
 8002e0c:	4914      	ldr	r1, [pc, #80]	; (8002e60 <scheduler+0x40c>)
 8002e0e:	483a      	ldr	r0, [pc, #232]	; (8002ef8 <scheduler+0x4a4>)
 8002e10:	f7ff f90c 	bl	800202c <start_timer>
			start_timer(&fail_safe_timer, &tick);
 8002e14:	4912      	ldr	r1, [pc, #72]	; (8002e60 <scheduler+0x40c>)
 8002e16:	4839      	ldr	r0, [pc, #228]	; (8002efc <scheduler+0x4a8>)
 8002e18:	f7ff f908 	bl	800202c <start_timer>
			start_timer(&fail_safe_timer_main, &tick);
 8002e1c:	4910      	ldr	r1, [pc, #64]	; (8002e60 <scheduler+0x40c>)
 8002e1e:	4838      	ldr	r0, [pc, #224]	; (8002f00 <scheduler+0x4ac>)
 8002e20:	f7ff f904 	bl	800202c <start_timer>
		}

		if ((tick > t0 + 30000) && (CHECK_FLAG == 0)){
 8002e24:	4b37      	ldr	r3, [pc, #220]	; (8002f04 <scheduler+0x4b0>)
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f503 43ea 	add.w	r3, r3, #29952	; 0x7500
 8002e2c:	3330      	adds	r3, #48	; 0x30
 8002e2e:	4a0c      	ldr	r2, [pc, #48]	; (8002e60 <scheduler+0x40c>)
 8002e30:	6812      	ldr	r2, [r2, #0]
 8002e32:	4293      	cmp	r3, r2
 8002e34:	f080 80c3 	bcs.w	8002fbe <scheduler+0x56a>
 8002e38:	4b33      	ldr	r3, [pc, #204]	; (8002f08 <scheduler+0x4b4>)
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	f040 80be 	bne.w	8002fbe <scheduler+0x56a>

			// Perform sanity check of state estimation 30 seconds after bootup!
			// this is in steady state on the launchpad
			// TODO BUZZER SOUND

			uint8_t passed = 0;
 8002e42:	2300      	movs	r3, #0
 8002e44:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
			float check_a = -accel1_val[2];
 8002e48:	4b0c      	ldr	r3, [pc, #48]	; (8002e7c <scheduler+0x428>)
 8002e4a:	edd3 7a02 	vldr	s15, [r3, #8]
 8002e4e:	e05d      	b.n	8002f0c <scheduler+0x4b8>
 8002e50:	20013008 	.word	0x20013008
 8002e54:	200000c4 	.word	0x200000c4
 8002e58:	20004aa8 	.word	0x20004aa8
 8002e5c:	200000e4 	.word	0x200000e4
 8002e60:	20012fec 	.word	0x20012fec
 8002e64:	20000000 	.word	0x20000000
 8002e68:	20000380 	.word	0x20000380
 8002e6c:	20000378 	.word	0x20000378
 8002e70:	20000384 	.word	0x20000384
 8002e74:	2000037c 	.word	0x2000037c
 8002e78:	20000348 	.word	0x20000348
 8002e7c:	20013048 	.word	0x20013048
 8002e80:	20000104 	.word	0x20000104
 8002e84:	20013010 	.word	0x20013010
 8002e88:	20000114 	.word	0x20000114
 8002e8c:	20000358 	.word	0x20000358
 8002e90:	2000bb38 	.word	0x2000bb38
 8002e94:	20000134 	.word	0x20000134
 8002e98:	2000bb50 	.word	0x2000bb50
 8002e9c:	20000020 	.word	0x20000020
 8002ea0:	20013064 	.word	0x20013064
 8002ea4:	2000bb4c 	.word	0x2000bb4c
 8002ea8:	2000f39c 	.word	0x2000f39c
 8002eac:	20012ff0 	.word	0x20012ff0
 8002eb0:	2000f3a0 	.word	0x2000f3a0
 8002eb4:	2001300c 	.word	0x2001300c
 8002eb8:	20013030 	.word	0x20013030
 8002ebc:	2000f3a8 	.word	0x2000f3a8
 8002ec0:	20004aa4 	.word	0x20004aa4
 8002ec4:	20000814 	.word	0x20000814
 8002ec8:	20000144 	.word	0x20000144
 8002ecc:	20009f18 	.word	0x20009f18
 8002ed0:	2000bb5c 	.word	0x2000bb5c
 8002ed4:	2000f3ac 	.word	0x2000f3ac
 8002ed8:	200082f8 	.word	0x200082f8
 8002edc:	20010fcc 	.word	0x20010fcc
 8002ee0:	2000d77c 	.word	0x2000d77c
 8002ee4:	20013084 	.word	0x20013084
 8002ee8:	20004aac 	.word	0x20004aac
 8002eec:	41a00000 	.word	0x41a00000
 8002ef0:	20000030 	.word	0x20000030
 8002ef4:	20000398 	.word	0x20000398
 8002ef8:	20000080 	.word	0x20000080
 8002efc:	2000008c 	.word	0x2000008c
 8002f00:	20000098 	.word	0x20000098
 8002f04:	2001302c 	.word	0x2001302c
 8002f08:	20000815 	.word	0x20000815
 8002f0c:	eef1 7a67 	vneg.f32	s15, s15
 8002f10:	edc7 7a44 	vstr	s15, [r7, #272]	; 0x110
			float check_h = state_est_state.state_est_data.position_world[2] / 1000;
 8002f14:	4b8b      	ldr	r3, [pc, #556]	; (8003144 <scheduler+0x6f0>)
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	4a8b      	ldr	r2, [pc, #556]	; (8003148 <scheduler+0x6f4>)
 8002f1a:	fb82 1203 	smull	r1, r2, r2, r3
 8002f1e:	1192      	asrs	r2, r2, #6
 8002f20:	17db      	asrs	r3, r3, #31
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	ee07 3a90 	vmov	s15, r3
 8002f28:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f2c:	edc7 7a43 	vstr	s15, [r7, #268]	; 0x10c
			float check_v = state_est_state.state_est_data.velocity_rocket[0] / 1000;
 8002f30:	4b84      	ldr	r3, [pc, #528]	; (8003144 <scheduler+0x6f0>)
 8002f32:	68db      	ldr	r3, [r3, #12]
 8002f34:	4a84      	ldr	r2, [pc, #528]	; (8003148 <scheduler+0x6f4>)
 8002f36:	fb82 1203 	smull	r1, r2, r2, r3
 8002f3a:	1192      	asrs	r2, r2, #6
 8002f3c:	17db      	asrs	r3, r3, #31
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	ee07 3a90 	vmov	s15, r3
 8002f44:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f48:	edc7 7a42 	vstr	s15, [r7, #264]	; 0x108
			if (state_est_sanity_check(&check_a, &check_h, &check_v) == 0){
 8002f4c:	f507 7284 	add.w	r2, r7, #264	; 0x108
 8002f50:	f507 7186 	add.w	r1, r7, #268	; 0x10c
 8002f54:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f000 fd4f 	bl	80039fc <state_est_sanity_check>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d103      	bne.n	8002f6c <scheduler+0x518>
				if (DEBUG_PRINT == 1) printf("sanity check for state estimation failed! \n");
 8002f64:	4879      	ldr	r0, [pc, #484]	; (800314c <scheduler+0x6f8>)
 8002f66:	f00e fdf7 	bl	8011b58 <puts>
 8002f6a:	e004      	b.n	8002f76 <scheduler+0x522>
			} else {
				passed ++;
 8002f6c:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8002f70:	3301      	adds	r3, #1
 8002f72:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
			}
			check_a = -accel2_val[2];
 8002f76:	4b76      	ldr	r3, [pc, #472]	; (8003150 <scheduler+0x6fc>)
 8002f78:	edd3 7a02 	vldr	s15, [r3, #8]
 8002f7c:	eef1 7a67 	vneg.f32	s15, s15
 8002f80:	edc7 7a44 	vstr	s15, [r7, #272]	; 0x110
			if (state_est_sanity_check(&check_a, &check_h, &check_v) == 0){
 8002f84:	f507 7284 	add.w	r2, r7, #264	; 0x108
 8002f88:	f507 7186 	add.w	r1, r7, #268	; 0x10c
 8002f8c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8002f90:	4618      	mov	r0, r3
 8002f92:	f000 fd33 	bl	80039fc <state_est_sanity_check>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d103      	bne.n	8002fa4 <scheduler+0x550>
				if (DEBUG_PRINT == 1) printf("sanity check for state estimation failed! \n");
 8002f9c:	486b      	ldr	r0, [pc, #428]	; (800314c <scheduler+0x6f8>)
 8002f9e:	f00e fddb 	bl	8011b58 <puts>
 8002fa2:	e004      	b.n	8002fae <scheduler+0x55a>
			} else {
				passed ++;
 8002fa4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8002fa8:	3301      	adds	r3, #1
 8002faa:	f887 3117 	strb.w	r3, [r7, #279]	; 0x117
			}
			CHECK_FLAG = 1;
 8002fae:	4b69      	ldr	r3, [pc, #420]	; (8003154 <scheduler+0x700>)
 8002fb0:	2201      	movs	r2, #1
 8002fb2:	701a      	strb	r2, [r3, #0]
			if (passed != 2){
 8002fb4:	f897 3117 	ldrb.w	r3, [r7, #279]	; 0x117
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d000      	beq.n	8002fbe <scheduler+0x56a>
				// sound error
				if (IGNORE_ERRORS == 0){
					while (1){
 8002fbc:	e7fe      	b.n	8002fbc <scheduler+0x568>

	}


	// if mach timer has passed, software arm the system
	if (check_timer(&mach_timer, &tick) == 1) armed = 1;
 8002fbe:	4966      	ldr	r1, [pc, #408]	; (8003158 <scheduler+0x704>)
 8002fc0:	4866      	ldr	r0, [pc, #408]	; (800315c <scheduler+0x708>)
 8002fc2:	f7ff f84c 	bl	800205e <check_timer>
 8002fc6:	4603      	mov	r3, r0
 8002fc8:	2b01      	cmp	r3, #1
 8002fca:	d102      	bne.n	8002fd2 <scheduler+0x57e>
 8002fcc:	4b64      	ldr	r3, [pc, #400]	; (8003160 <scheduler+0x70c>)
 8002fce:	2201      	movs	r2, #1
 8002fd0:	701a      	strb	r2, [r3, #0]

	// if fail_safe timer has passed, skip to descent flight phase
	if (check_timer(&fail_safe_timer, &tick) == 1) {
 8002fd2:	4961      	ldr	r1, [pc, #388]	; (8003158 <scheduler+0x704>)
 8002fd4:	4863      	ldr	r0, [pc, #396]	; (8003164 <scheduler+0x710>)
 8002fd6:	f7ff f842 	bl	800205e <check_timer>
 8002fda:	4603      	mov	r3, r0
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d113      	bne.n	8003008 <scheduler+0x5b4>
		if (state_est_state.flight_phase_detection.flight_phase < DROGUE_DESCENT){
 8002fe0:	4b58      	ldr	r3, [pc, #352]	; (8003144 <scheduler+0x6f0>)
 8002fe2:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8002fe6:	2b07      	cmp	r3, #7
 8002fe8:	d80e      	bhi.n	8003008 <scheduler+0x5b4>
			// TODO: ask maxi if is okay to override the flight phase
			// if the main fail_safe_timer for some reason ends before we're in DESCENT mode
			state_est_state.flight_phase_detection.flight_phase = DROGUE_DESCENT;
 8002fea:	4b56      	ldr	r3, [pc, #344]	; (8003144 <scheduler+0x6f0>)
 8002fec:	2208      	movs	r2, #8
 8002fee:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
			printf("TIMER FS OVERWRITING WITH DROGUE\n");
 8002ff2:	485d      	ldr	r0, [pc, #372]	; (8003168 <scheduler+0x714>)
 8002ff4:	f00e fdb0 	bl	8011b58 <puts>
			// if fail_safe timer has initiated drogue, we need to adjust the second fail safe timer
			// since we spent some part of the descent in ballistic flight, thus falling faster than
			// with drogue exactly at apogee
			fail_safe_timer_main.end = HAL_GetTick() + FAIL_SAFE_MAIN_2;
 8002ff8:	f004 ff10 	bl	8007e1c <HAL_GetTick>
 8002ffc:	4603      	mov	r3, r0
 8002ffe:	f503 3392 	add.w	r3, r3, #74752	; 0x12400
 8003002:	33f8      	adds	r3, #248	; 0xf8
 8003004:	4a59      	ldr	r2, [pc, #356]	; (800316c <scheduler+0x718>)
 8003006:	6053      	str	r3, [r2, #4]
		}
	}

	// if fail_safe timer has passed, skip to descent flight phase
	if (check_timer(&fail_safe_timer_main, &tick) == 1) {
 8003008:	4953      	ldr	r1, [pc, #332]	; (8003158 <scheduler+0x704>)
 800300a:	4858      	ldr	r0, [pc, #352]	; (800316c <scheduler+0x718>)
 800300c:	f7ff f827 	bl	800205e <check_timer>
 8003010:	4603      	mov	r3, r0
 8003012:	2b01      	cmp	r3, #1
 8003014:	d11b      	bne.n	800304e <scheduler+0x5fa>
		if (state_est_state.flight_phase_detection.flight_phase < DROGUE_DESCENT){
 8003016:	4b4b      	ldr	r3, [pc, #300]	; (8003144 <scheduler+0x6f0>)
 8003018:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800301c:	2b07      	cmp	r3, #7
 800301e:	d80a      	bhi.n	8003036 <scheduler+0x5e2>
			// TODO: ask maxi if is okay to override the flight phase
			// if the main fail_safe_timer for some reason ends before we're in DESCENT mode
			state_est_state.flight_phase_detection.flight_phase = DROGUE_DESCENT;
 8003020:	4b48      	ldr	r3, [pc, #288]	; (8003144 <scheduler+0x6f0>)
 8003022:	2208      	movs	r2, #8
 8003024:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
			printf("TIMER OVERWRITING WITH DROGUE\n");
 8003028:	4851      	ldr	r0, [pc, #324]	; (8003170 <scheduler+0x71c>)
 800302a:	f00e fd95 	bl	8011b58 <puts>
			fail_safe_timer_main.active = 1;
 800302e:	4b4f      	ldr	r3, [pc, #316]	; (800316c <scheduler+0x718>)
 8003030:	2201      	movs	r2, #1
 8003032:	721a      	strb	r2, [r3, #8]
 8003034:	e00b      	b.n	800304e <scheduler+0x5fa>
		} else if (state_est_state.flight_phase_detection.flight_phase >= DROGUE_DESCENT) {
 8003036:	4b43      	ldr	r3, [pc, #268]	; (8003144 <scheduler+0x6f0>)
 8003038:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800303c:	2b07      	cmp	r3, #7
 800303e:	d906      	bls.n	800304e <scheduler+0x5fa>
			// after main fail safe timer ends, we jump into RECOVERY mode an initiate main deploy
			// this happens for example if the barometer values are invalid during descent
			state_est_state.flight_phase_detection.flight_phase = MAIN_DESCENT;
 8003040:	4b40      	ldr	r3, [pc, #256]	; (8003144 <scheduler+0x6f0>)
 8003042:	220a      	movs	r2, #10
 8003044:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
			printf("TIMER OVERWRITING WITH DROGUE\n");
 8003048:	4849      	ldr	r0, [pc, #292]	; (8003170 <scheduler+0x71c>)
 800304a:	f00e fd85 	bl	8011b58 <puts>
	}



	// act according to flight phase
	switch(state_est_state.flight_phase_detection.flight_phase){
 800304e:	4b3d      	ldr	r3, [pc, #244]	; (8003144 <scheduler+0x6f0>)
 8003050:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8003054:	3b01      	subs	r3, #1
 8003056:	2b0a      	cmp	r3, #10
 8003058:	f200 80a3 	bhi.w	80031a2 <scheduler+0x74e>
 800305c:	a201      	add	r2, pc, #4	; (adr r2, 8003064 <scheduler+0x610>)
 800305e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003062:	bf00      	nop
 8003064:	080031a3 	.word	0x080031a3
 8003068:	080031a3 	.word	0x080031a3
 800306c:	080031a3 	.word	0x080031a3
 8003070:	080031a3 	.word	0x080031a3
 8003074:	080031a3 	.word	0x080031a3
 8003078:	080031a3 	.word	0x080031a3
 800307c:	080031a3 	.word	0x080031a3
 8003080:	08003091 	.word	0x08003091
 8003084:	0800309f 	.word	0x0800309f
 8003088:	080030ad 	.word	0x080030ad
 800308c:	08003115 	.word	0x08003115
			break;
		case APOGEE_APPROACH:
			break;
		case DROGUE_DESCENT:
			// apogee
			fire_HAWKs(&armed);
 8003090:	4833      	ldr	r0, [pc, #204]	; (8003160 <scheduler+0x70c>)
 8003092:	f7fd ff85 	bl	8000fa0 <fire_HAWKs>
			event = HAWKS;
 8003096:	4b37      	ldr	r3, [pc, #220]	; (8003174 <scheduler+0x720>)
 8003098:	2201      	movs	r2, #1
 800309a:	701a      	strb	r2, [r3, #0]
			break;
 800309c:	e081      	b.n	80031a2 <scheduler+0x74e>
		case BALLISTIC_DESCENT:
			// oh-oh...
			fire_HAWKs(&armed);
 800309e:	4830      	ldr	r0, [pc, #192]	; (8003160 <scheduler+0x70c>)
 80030a0:	f7fd ff7e 	bl	8000fa0 <fire_HAWKs>
			event = HAWKS;
 80030a4:	4b33      	ldr	r3, [pc, #204]	; (8003174 <scheduler+0x720>)
 80030a6:	2201      	movs	r2, #1
 80030a8:	701a      	strb	r2, [r3, #0]
			//state_est_state.flight_phase_detection.flight_phase = DROGUE_DESCENT;
			break;
 80030aa:	e07a      	b.n	80031a2 <scheduler+0x74e>
		case MAIN_DESCENT:
			// second event
			if (TD_fired == 0){
 80030ac:	4b32      	ldr	r3, [pc, #200]	; (8003178 <scheduler+0x724>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d109      	bne.n	80030c8 <scheduler+0x674>
				fire_TDs(&armed);
 80030b4:	482a      	ldr	r0, [pc, #168]	; (8003160 <scheduler+0x70c>)
 80030b6:	f7fd ffa3 	bl	8001000 <fire_TDs>
				TD_fired = tick;
 80030ba:	4b27      	ldr	r3, [pc, #156]	; (8003158 <scheduler+0x704>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a2e      	ldr	r2, [pc, #184]	; (8003178 <scheduler+0x724>)
 80030c0:	6013      	str	r3, [r2, #0]
				event = TENDER;
 80030c2:	4b2c      	ldr	r3, [pc, #176]	; (8003174 <scheduler+0x720>)
 80030c4:	2202      	movs	r2, #2
 80030c6:	701a      	strb	r2, [r3, #0]
			}

			// allow 100ms of high-current through igniters
			// if after 100ms the current is still peaking over 1 Amp, the igniters have fused
			// this might damage the electronics and drain the battery
			if(tick >= TD_fired + 100){
 80030c8:	4b2b      	ldr	r3, [pc, #172]	; (8003178 <scheduler+0x724>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f103 0264 	add.w	r2, r3, #100	; 0x64
 80030d0:	4b21      	ldr	r3, [pc, #132]	; (8003158 <scheduler+0x704>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	429a      	cmp	r2, r3
 80030d6:	d863      	bhi.n	80031a0 <scheduler+0x74c>
				if ((I_BAT1 >= 1000) || (I_BAT2 >= 1000)){
 80030d8:	4b28      	ldr	r3, [pc, #160]	; (800317c <scheduler+0x728>)
 80030da:	edd3 7a00 	vldr	s15, [r3]
 80030de:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8003180 <scheduler+0x72c>
 80030e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030ea:	da0a      	bge.n	8003102 <scheduler+0x6ae>
 80030ec:	4b25      	ldr	r3, [pc, #148]	; (8003184 <scheduler+0x730>)
 80030ee:	edd3 7a00 	vldr	s15, [r3]
 80030f2:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8003180 <scheduler+0x72c>
 80030f6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030fe:	da00      	bge.n	8003102 <scheduler+0x6ae>
					if (DEBUG_PRINT == 1) printf("fused igniters detected!! \n");
					turn_off_TDs();
					event = TENDER_DISABLE;
				}
			}
			break;
 8003100:	e04e      	b.n	80031a0 <scheduler+0x74c>
					if (DEBUG_PRINT == 1) printf("fused igniters detected!! \n");
 8003102:	4821      	ldr	r0, [pc, #132]	; (8003188 <scheduler+0x734>)
 8003104:	f00e fd28 	bl	8011b58 <puts>
					turn_off_TDs();
 8003108:	f7fd ff98 	bl	800103c <turn_off_TDs>
					event = TENDER_DISABLE;
 800310c:	4b19      	ldr	r3, [pc, #100]	; (8003174 <scheduler+0x720>)
 800310e:	2203      	movs	r2, #3
 8003110:	701a      	strb	r2, [r3, #0]
			break;
 8003112:	e045      	b.n	80031a0 <scheduler+0x74c>
		case TOUCHDOWN:
			play(440,100);
 8003114:	eddf 0a1d 	vldr	s1, [pc, #116]	; 800318c <scheduler+0x738>
 8003118:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 8003190 <scheduler+0x73c>
 800311c:	f7fe fee6 	bl	8001eec <play>
			play(659.25,100);
 8003120:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800318c <scheduler+0x738>
 8003124:	ed9f 0a1b 	vldr	s0, [pc, #108]	; 8003194 <scheduler+0x740>
 8003128:	f7fe fee0 	bl	8001eec <play>
			play(880,200);
 800312c:	eddf 0a1a 	vldr	s1, [pc, #104]	; 8003198 <scheduler+0x744>
 8003130:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 800319c <scheduler+0x748>
 8003134:	f7fe feda 	bl	8001eec <play>
			HAL_Delay(600);
 8003138:	f44f 7016 	mov.w	r0, #600	; 0x258
 800313c:	f004 fe7a 	bl	8007e34 <HAL_Delay>
			break;
 8003140:	e02f      	b.n	80031a2 <scheduler+0x74e>
 8003142:	bf00      	nop
 8003144:	20000398 	.word	0x20000398
 8003148:	10624dd3 	.word	0x10624dd3
 800314c:	08017290 	.word	0x08017290
 8003150:	20013010 	.word	0x20013010
 8003154:	20000815 	.word	0x20000815
 8003158:	20012fec 	.word	0x20012fec
 800315c:	20000080 	.word	0x20000080
 8003160:	2000038d 	.word	0x2000038d
 8003164:	2000008c 	.word	0x2000008c
 8003168:	080172bc 	.word	0x080172bc
 800316c:	20000098 	.word	0x20000098
 8003170:	080172e0 	.word	0x080172e0
 8003174:	2000038e 	.word	0x2000038e
 8003178:	20000818 	.word	0x20000818
 800317c:	2000f3a0 	.word	0x2000f3a0
 8003180:	447a0000 	.word	0x447a0000
 8003184:	2001300c 	.word	0x2001300c
 8003188:	08017300 	.word	0x08017300
 800318c:	42c80000 	.word	0x42c80000
 8003190:	43dc0000 	.word	0x43dc0000
 8003194:	4424d000 	.word	0x4424d000
 8003198:	43480000 	.word	0x43480000
 800319c:	445c0000 	.word	0x445c0000
			break;
 80031a0:	bf00      	nop
	}


	// TASK LOGGING
	if(tick >= getNextExecution(&LOG_TASK)){
 80031a2:	489d      	ldr	r0, [pc, #628]	; (8003418 <scheduler+0x9c4>)
 80031a4:	f7ff f9cd 	bl	8002542 <getNextExecution>
 80031a8:	4602      	mov	r2, r0
 80031aa:	4b9c      	ldr	r3, [pc, #624]	; (800341c <scheduler+0x9c8>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	429a      	cmp	r2, r3
 80031b0:	f200 81fb 	bhi.w	80035aa <scheduler+0xb56>
		LOG_TASK.last_call = tick;
 80031b4:	4b99      	ldr	r3, [pc, #612]	; (800341c <scheduler+0x9c8>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a97      	ldr	r2, [pc, #604]	; (8003418 <scheduler+0x9c4>)
 80031ba:	6013      	str	r3, [r2, #0]
		flight_phase = state_est_state.flight_phase_detection.flight_phase;
 80031bc:	4b98      	ldr	r3, [pc, #608]	; (8003420 <scheduler+0x9cc>)
 80031be:	f893 23f4 	ldrb.w	r2, [r3, #1012]	; 0x3f4
 80031c2:	4b98      	ldr	r3, [pc, #608]	; (8003424 <scheduler+0x9d0>)
 80031c4:	701a      	strb	r2, [r3, #0]
		alt = state_est_state.state_est_data.position_world[2] / 1000;
 80031c6:	4b96      	ldr	r3, [pc, #600]	; (8003420 <scheduler+0x9cc>)
 80031c8:	689b      	ldr	r3, [r3, #8]
 80031ca:	4a97      	ldr	r2, [pc, #604]	; (8003428 <scheduler+0x9d4>)
 80031cc:	fb82 1203 	smull	r1, r2, r2, r3
 80031d0:	1192      	asrs	r2, r2, #6
 80031d2:	17db      	asrs	r3, r3, #31
 80031d4:	1ad3      	subs	r3, r2, r3
 80031d6:	ee07 3a90 	vmov	s15, r3
 80031da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031de:	4b93      	ldr	r3, [pc, #588]	; (800342c <scheduler+0x9d8>)
 80031e0:	edc3 7a00 	vstr	s15, [r3]
		// just for debugging
		//t_cpu = state_est_state.kf_state.y[0];
		velocity = state_est_state.state_est_data.velocity_rocket[0] / 1000;
 80031e4:	4b8e      	ldr	r3, [pc, #568]	; (8003420 <scheduler+0x9cc>)
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	4a8f      	ldr	r2, [pc, #572]	; (8003428 <scheduler+0x9d4>)
 80031ea:	fb82 1203 	smull	r1, r2, r2, r3
 80031ee:	1192      	asrs	r2, r2, #6
 80031f0:	17db      	asrs	r3, r3, #31
 80031f2:	1ad3      	subs	r3, r2, r3
 80031f4:	ee07 3a90 	vmov	s15, r3
 80031f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031fc:	4b8c      	ldr	r3, [pc, #560]	; (8003430 <scheduler+0x9dc>)
 80031fe:	edc3 7a00 	vstr	s15, [r3]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 8003202:	4b86      	ldr	r3, [pc, #536]	; (800341c <scheduler+0x9c8>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800320a:	4b8a      	ldr	r3, [pc, #552]	; (8003434 <scheduler+0x9e0>)
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8003212:	4b89      	ldr	r3, [pc, #548]	; (8003438 <scheduler+0x9e4>)
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800321a:	4b82      	ldr	r3, [pc, #520]	; (8003424 <scheduler+0x9d0>)
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8003222:	4b86      	ldr	r3, [pc, #536]	; (800343c <scheduler+0x9e8>)
 8003224:	7a1b      	ldrb	r3, [r3, #8]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 8003226:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 800322a:	4b85      	ldr	r3, [pc, #532]	; (8003440 <scheduler+0x9ec>)
 800322c:	7a1b      	ldrb	r3, [r3, #8]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 800322e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8003232:	4b84      	ldr	r3, [pc, #528]	; (8003444 <scheduler+0x9f0>)
 8003234:	7a1b      	ldrb	r3, [r3, #8]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 8003236:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800323a:	4b7c      	ldr	r3, [pc, #496]	; (800342c <scheduler+0x9d8>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4618      	mov	r0, r3
 8003240:	f7fd f982 	bl	8000548 <__aeabi_f2d>
 8003244:	e9c7 0138 	strd	r0, r1, [r7, #224]	; 0xe0
 8003248:	4b79      	ldr	r3, [pc, #484]	; (8003430 <scheduler+0x9dc>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4618      	mov	r0, r3
 800324e:	f7fd f97b 	bl	8000548 <__aeabi_f2d>
 8003252:	e9c7 0136 	strd	r0, r1, [r7, #216]	; 0xd8
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8003256:	4b7c      	ldr	r3, [pc, #496]	; (8003448 <scheduler+0x9f4>)
 8003258:	685b      	ldr	r3, [r3, #4]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 800325a:	4618      	mov	r0, r3
 800325c:	f7fd f974 	bl	8000548 <__aeabi_f2d>
 8003260:	e9c7 0134 	strd	r0, r1, [r7, #208]	; 0xd0
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8003264:	4b78      	ldr	r3, [pc, #480]	; (8003448 <scheduler+0x9f4>)
 8003266:	681b      	ldr	r3, [r3, #0]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 8003268:	4618      	mov	r0, r3
 800326a:	f7fd f96d 	bl	8000548 <__aeabi_f2d>
 800326e:	e9c7 0132 	strd	r0, r1, [r7, #200]	; 0xc8
 8003272:	4b76      	ldr	r3, [pc, #472]	; (800344c <scheduler+0x9f8>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	4618      	mov	r0, r3
 8003278:	f7fd f966 	bl	8000548 <__aeabi_f2d>
 800327c:	e9c7 0130 	strd	r0, r1, [r7, #192]	; 0xc0
 8003280:	4b73      	ldr	r3, [pc, #460]	; (8003450 <scheduler+0x9fc>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4618      	mov	r0, r3
 8003286:	f7fd f95f 	bl	8000548 <__aeabi_f2d>
 800328a:	e9c7 012e 	strd	r0, r1, [r7, #184]	; 0xb8
 800328e:	4b71      	ldr	r3, [pc, #452]	; (8003454 <scheduler+0xa00>)
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4618      	mov	r0, r3
 8003294:	f7fd f958 	bl	8000548 <__aeabi_f2d>
 8003298:	e9c7 012c 	strd	r0, r1, [r7, #176]	; 0xb0
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 800329c:	4b6e      	ldr	r3, [pc, #440]	; (8003458 <scheduler+0xa04>)
 800329e:	681b      	ldr	r3, [r3, #0]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 80032a0:	4618      	mov	r0, r3
 80032a2:	f7fd f951 	bl	8000548 <__aeabi_f2d>
 80032a6:	e9c7 012a 	strd	r0, r1, [r7, #168]	; 0xa8
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 80032aa:	4b6c      	ldr	r3, [pc, #432]	; (800345c <scheduler+0xa08>)
 80032ac:	681b      	ldr	r3, [r3, #0]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 80032ae:	4618      	mov	r0, r3
 80032b0:	f7fd f94a 	bl	8000548 <__aeabi_f2d>
 80032b4:	e9c7 0128 	strd	r0, r1, [r7, #160]	; 0xa0
 80032b8:	4b69      	ldr	r3, [pc, #420]	; (8003460 <scheduler+0xa0c>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	4618      	mov	r0, r3
 80032be:	f7fd f943 	bl	8000548 <__aeabi_f2d>
 80032c2:	e9c7 0126 	strd	r0, r1, [r7, #152]	; 0x98
 80032c6:	4b67      	ldr	r3, [pc, #412]	; (8003464 <scheduler+0xa10>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	4618      	mov	r0, r3
 80032cc:	f7fd f93c 	bl	8000548 <__aeabi_f2d>
 80032d0:	e9c7 0124 	strd	r0, r1, [r7, #144]	; 0x90
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 80032d4:	4b60      	ldr	r3, [pc, #384]	; (8003458 <scheduler+0xa04>)
 80032d6:	685b      	ldr	r3, [r3, #4]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 80032d8:	4618      	mov	r0, r3
 80032da:	f7fd f935 	bl	8000548 <__aeabi_f2d>
 80032de:	e9c7 0122 	strd	r0, r1, [r7, #136]	; 0x88
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 80032e2:	4b5d      	ldr	r3, [pc, #372]	; (8003458 <scheduler+0xa04>)
 80032e4:	689b      	ldr	r3, [r3, #8]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 80032e6:	4618      	mov	r0, r3
 80032e8:	f7fd f92e 	bl	8000548 <__aeabi_f2d>
 80032ec:	e9c7 0120 	strd	r0, r1, [r7, #128]	; 0x80
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 80032f0:	4b59      	ldr	r3, [pc, #356]	; (8003458 <scheduler+0xa04>)
 80032f2:	68db      	ldr	r3, [r3, #12]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 80032f4:	4618      	mov	r0, r3
 80032f6:	f7fd f927 	bl	8000548 <__aeabi_f2d>
 80032fa:	e9c7 011e 	strd	r0, r1, [r7, #120]	; 0x78
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 80032fe:	4b56      	ldr	r3, [pc, #344]	; (8003458 <scheduler+0xa04>)
 8003300:	691b      	ldr	r3, [r3, #16]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 8003302:	4618      	mov	r0, r3
 8003304:	f7fd f920 	bl	8000548 <__aeabi_f2d>
 8003308:	e9c7 011c 	strd	r0, r1, [r7, #112]	; 0x70
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 800330c:	4b52      	ldr	r3, [pc, #328]	; (8003458 <scheduler+0xa04>)
 800330e:	695b      	ldr	r3, [r3, #20]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 8003310:	4618      	mov	r0, r3
 8003312:	f7fd f919 	bl	8000548 <__aeabi_f2d>
 8003316:	e9c7 011a 	strd	r0, r1, [r7, #104]	; 0x68
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 800331a:	4b4f      	ldr	r3, [pc, #316]	; (8003458 <scheduler+0xa04>)
 800331c:	699b      	ldr	r3, [r3, #24]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 800331e:	4618      	mov	r0, r3
 8003320:	f7fd f912 	bl	8000548 <__aeabi_f2d>
 8003324:	e9c7 0118 	strd	r0, r1, [r7, #96]	; 0x60
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8003328:	4b4c      	ldr	r3, [pc, #304]	; (800345c <scheduler+0xa08>)
 800332a:	685b      	ldr	r3, [r3, #4]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 800332c:	4618      	mov	r0, r3
 800332e:	f7fd f90b 	bl	8000548 <__aeabi_f2d>
 8003332:	e9c7 0116 	strd	r0, r1, [r7, #88]	; 0x58
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8003336:	4b49      	ldr	r3, [pc, #292]	; (800345c <scheduler+0xa08>)
 8003338:	689b      	ldr	r3, [r3, #8]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 800333a:	4618      	mov	r0, r3
 800333c:	f7fd f904 	bl	8000548 <__aeabi_f2d>
 8003340:	e9c7 0114 	strd	r0, r1, [r7, #80]	; 0x50
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8003344:	4b45      	ldr	r3, [pc, #276]	; (800345c <scheduler+0xa08>)
 8003346:	68db      	ldr	r3, [r3, #12]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 8003348:	4618      	mov	r0, r3
 800334a:	f7fd f8fd 	bl	8000548 <__aeabi_f2d>
 800334e:	e9c7 0112 	strd	r0, r1, [r7, #72]	; 0x48
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8003352:	4b42      	ldr	r3, [pc, #264]	; (800345c <scheduler+0xa08>)
 8003354:	691b      	ldr	r3, [r3, #16]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 8003356:	4618      	mov	r0, r3
 8003358:	f7fd f8f6 	bl	8000548 <__aeabi_f2d>
 800335c:	e9c7 0110 	strd	r0, r1, [r7, #64]	; 0x40
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8003360:	4b3e      	ldr	r3, [pc, #248]	; (800345c <scheduler+0xa08>)
 8003362:	695b      	ldr	r3, [r3, #20]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 8003364:	4618      	mov	r0, r3
 8003366:	f7fd f8ef 	bl	8000548 <__aeabi_f2d>
 800336a:	e9c7 010e 	strd	r0, r1, [r7, #56]	; 0x38
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 800336e:	4b3b      	ldr	r3, [pc, #236]	; (800345c <scheduler+0xa08>)
 8003370:	699b      	ldr	r3, [r3, #24]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 8003372:	4618      	mov	r0, r3
 8003374:	f7fd f8e8 	bl	8000548 <__aeabi_f2d>
 8003378:	e9c7 010c 	strd	r0, r1, [r7, #48]	; 0x30
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 800337c:	4b3a      	ldr	r3, [pc, #232]	; (8003468 <scheduler+0xa14>)
 800337e:	681b      	ldr	r3, [r3, #0]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 8003380:	4618      	mov	r0, r3
 8003382:	f7fd f8e1 	bl	8000548 <__aeabi_f2d>
 8003386:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 800338a:	4b37      	ldr	r3, [pc, #220]	; (8003468 <scheduler+0xa14>)
 800338c:	685b      	ldr	r3, [r3, #4]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 800338e:	4618      	mov	r0, r3
 8003390:	f7fd f8da 	bl	8000548 <__aeabi_f2d>
 8003394:	e9c7 0108 	strd	r0, r1, [r7, #32]
				tick, armed, event, flight_phase, mach_timer.active, fail_safe_timer.active, fail_safe_timer_main.active, alt, velocity, t_val[1],t_val[0],t_cpu,t_p1,t_p2,accel1_val[0],accel2_val[0],p1,p2,accel1_val[1],accel1_val[2],accel1_val[3],accel1_val[4],accel1_val[5],accel1_val[6],accel2_val[1],accel2_val[2],accel2_val[3],accel2_val[4],accel2_val[5],accel2_val[6],accel[0],accel[1],accel[2],I_BAT1,I_BAT2,V_BAT1,V_BAT2,V_LDR,V_TD1,V_TD2);
 8003398:	4b33      	ldr	r3, [pc, #204]	; (8003468 <scheduler+0xa14>)
 800339a:	689b      	ldr	r3, [r3, #8]
		sprintf(buffer,"%ld, %d ,%d, %d, %d, %d, %d, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f, %4.2f\n",
 800339c:	4618      	mov	r0, r3
 800339e:	f7fd f8d3 	bl	8000548 <__aeabi_f2d>
 80033a2:	e9c7 0106 	strd	r0, r1, [r7, #24]
 80033a6:	4b31      	ldr	r3, [pc, #196]	; (800346c <scheduler+0xa18>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7fd f8cc 	bl	8000548 <__aeabi_f2d>
 80033b0:	e9c7 0104 	strd	r0, r1, [r7, #16]
 80033b4:	4b2e      	ldr	r3, [pc, #184]	; (8003470 <scheduler+0xa1c>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4618      	mov	r0, r3
 80033ba:	f7fd f8c5 	bl	8000548 <__aeabi_f2d>
 80033be:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80033c2:	4b2c      	ldr	r3, [pc, #176]	; (8003474 <scheduler+0xa20>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4618      	mov	r0, r3
 80033c8:	f7fd f8be 	bl	8000548 <__aeabi_f2d>
 80033cc:	e9c7 0100 	strd	r0, r1, [r7]
 80033d0:	4b29      	ldr	r3, [pc, #164]	; (8003478 <scheduler+0xa24>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4618      	mov	r0, r3
 80033d6:	f7fd f8b7 	bl	8000548 <__aeabi_f2d>
 80033da:	4682      	mov	sl, r0
 80033dc:	468b      	mov	fp, r1
 80033de:	4b27      	ldr	r3, [pc, #156]	; (800347c <scheduler+0xa28>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4618      	mov	r0, r3
 80033e4:	f7fd f8b0 	bl	8000548 <__aeabi_f2d>
 80033e8:	4680      	mov	r8, r0
 80033ea:	4689      	mov	r9, r1
 80033ec:	4b24      	ldr	r3, [pc, #144]	; (8003480 <scheduler+0xa2c>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	4618      	mov	r0, r3
 80033f2:	f7fd f8a9 	bl	8000548 <__aeabi_f2d>
 80033f6:	4605      	mov	r5, r0
 80033f8:	460e      	mov	r6, r1
 80033fa:	4b22      	ldr	r3, [pc, #136]	; (8003484 <scheduler+0xa30>)
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4618      	mov	r0, r3
 8003400:	f7fd f8a2 	bl	8000548 <__aeabi_f2d>
 8003404:	4603      	mov	r3, r0
 8003406:	460c      	mov	r4, r1
 8003408:	e9cd 3446 	strd	r3, r4, [sp, #280]	; 0x118
 800340c:	e9cd 5644 	strd	r5, r6, [sp, #272]	; 0x110
 8003410:	e9cd 8942 	strd	r8, r9, [sp, #264]	; 0x108
 8003414:	e038      	b.n	8003488 <scheduler+0xa34>
 8003416:	bf00      	nop
 8003418:	20000368 	.word	0x20000368
 800341c:	20012fec 	.word	0x20012fec
 8003420:	20000398 	.word	0x20000398
 8003424:	2000038f 	.word	0x2000038f
 8003428:	10624dd3 	.word	0x10624dd3
 800342c:	20000390 	.word	0x20000390
 8003430:	20000394 	.word	0x20000394
 8003434:	2000038d 	.word	0x2000038d
 8003438:	2000038e 	.word	0x2000038e
 800343c:	20000080 	.word	0x20000080
 8003440:	2000008c 	.word	0x2000008c
 8003444:	20000098 	.word	0x20000098
 8003448:	20013040 	.word	0x20013040
 800344c:	20004aa4 	.word	0x20004aa4
 8003450:	20000380 	.word	0x20000380
 8003454:	20000384 	.word	0x20000384
 8003458:	20013048 	.word	0x20013048
 800345c:	20013010 	.word	0x20013010
 8003460:	20000378 	.word	0x20000378
 8003464:	2000037c 	.word	0x2000037c
 8003468:	2000bb50 	.word	0x2000bb50
 800346c:	2000f3a0 	.word	0x2000f3a0
 8003470:	2001300c 	.word	0x2001300c
 8003474:	20013030 	.word	0x20013030
 8003478:	2000f3a8 	.word	0x2000f3a8
 800347c:	20012ff0 	.word	0x20012ff0
 8003480:	2000bb4c 	.word	0x2000bb4c
 8003484:	2000f39c 	.word	0x2000f39c
 8003488:	e9cd ab40 	strd	sl, fp, [sp, #256]	; 0x100
 800348c:	ed97 7b00 	vldr	d7, [r7]
 8003490:	ed8d 7b3e 	vstr	d7, [sp, #248]	; 0xf8
 8003494:	ed97 7b02 	vldr	d7, [r7, #8]
 8003498:	ed8d 7b3c 	vstr	d7, [sp, #240]	; 0xf0
 800349c:	ed97 7b04 	vldr	d7, [r7, #16]
 80034a0:	ed8d 7b3a 	vstr	d7, [sp, #232]	; 0xe8
 80034a4:	ed97 7b06 	vldr	d7, [r7, #24]
 80034a8:	ed8d 7b38 	vstr	d7, [sp, #224]	; 0xe0
 80034ac:	ed97 7b08 	vldr	d7, [r7, #32]
 80034b0:	ed8d 7b36 	vstr	d7, [sp, #216]	; 0xd8
 80034b4:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 80034b8:	ed8d 7b34 	vstr	d7, [sp, #208]	; 0xd0
 80034bc:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 80034c0:	ed8d 7b32 	vstr	d7, [sp, #200]	; 0xc8
 80034c4:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 80034c8:	ed8d 7b30 	vstr	d7, [sp, #192]	; 0xc0
 80034cc:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 80034d0:	ed8d 7b2e 	vstr	d7, [sp, #184]	; 0xb8
 80034d4:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 80034d8:	ed8d 7b2c 	vstr	d7, [sp, #176]	; 0xb0
 80034dc:	ed97 7b14 	vldr	d7, [r7, #80]	; 0x50
 80034e0:	ed8d 7b2a 	vstr	d7, [sp, #168]	; 0xa8
 80034e4:	ed97 7b16 	vldr	d7, [r7, #88]	; 0x58
 80034e8:	ed8d 7b28 	vstr	d7, [sp, #160]	; 0xa0
 80034ec:	ed97 7b18 	vldr	d7, [r7, #96]	; 0x60
 80034f0:	ed8d 7b26 	vstr	d7, [sp, #152]	; 0x98
 80034f4:	ed97 7b1a 	vldr	d7, [r7, #104]	; 0x68
 80034f8:	ed8d 7b24 	vstr	d7, [sp, #144]	; 0x90
 80034fc:	ed97 7b1c 	vldr	d7, [r7, #112]	; 0x70
 8003500:	ed8d 7b22 	vstr	d7, [sp, #136]	; 0x88
 8003504:	ed97 7b1e 	vldr	d7, [r7, #120]	; 0x78
 8003508:	ed8d 7b20 	vstr	d7, [sp, #128]	; 0x80
 800350c:	ed97 7b20 	vldr	d7, [r7, #128]	; 0x80
 8003510:	ed8d 7b1e 	vstr	d7, [sp, #120]	; 0x78
 8003514:	ed97 7b22 	vldr	d7, [r7, #136]	; 0x88
 8003518:	ed8d 7b1c 	vstr	d7, [sp, #112]	; 0x70
 800351c:	ed97 7b24 	vldr	d7, [r7, #144]	; 0x90
 8003520:	ed8d 7b1a 	vstr	d7, [sp, #104]	; 0x68
 8003524:	ed97 7b26 	vldr	d7, [r7, #152]	; 0x98
 8003528:	ed8d 7b18 	vstr	d7, [sp, #96]	; 0x60
 800352c:	ed97 7b28 	vldr	d7, [r7, #160]	; 0xa0
 8003530:	ed8d 7b16 	vstr	d7, [sp, #88]	; 0x58
 8003534:	ed97 7b2a 	vldr	d7, [r7, #168]	; 0xa8
 8003538:	ed8d 7b14 	vstr	d7, [sp, #80]	; 0x50
 800353c:	ed97 7b2c 	vldr	d7, [r7, #176]	; 0xb0
 8003540:	ed8d 7b12 	vstr	d7, [sp, #72]	; 0x48
 8003544:	ed97 7b2e 	vldr	d7, [r7, #184]	; 0xb8
 8003548:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800354c:	ed97 7b30 	vldr	d7, [r7, #192]	; 0xc0
 8003550:	ed8d 7b0e 	vstr	d7, [sp, #56]	; 0x38
 8003554:	ed97 7b32 	vldr	d7, [r7, #200]	; 0xc8
 8003558:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 800355c:	ed97 7b34 	vldr	d7, [r7, #208]	; 0xd0
 8003560:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8003564:	ed97 7b36 	vldr	d7, [r7, #216]	; 0xd8
 8003568:	ed8d 7b08 	vstr	d7, [sp, #32]
 800356c:	ed97 7b38 	vldr	d7, [r7, #224]	; 0xe0
 8003570:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003574:	f8d7 10ec 	ldr.w	r1, [r7, #236]	; 0xec
 8003578:	9104      	str	r1, [sp, #16]
 800357a:	f8d7 10f0 	ldr.w	r1, [r7, #240]	; 0xf0
 800357e:	9103      	str	r1, [sp, #12]
 8003580:	f8d7 10f4 	ldr.w	r1, [r7, #244]	; 0xf4
 8003584:	9102      	str	r1, [sp, #8]
 8003586:	f8d7 10f8 	ldr.w	r1, [r7, #248]	; 0xf8
 800358a:	9101      	str	r1, [sp, #4]
 800358c:	f8d7 10fc 	ldr.w	r1, [r7, #252]	; 0xfc
 8003590:	9100      	str	r1, [sp, #0]
 8003592:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003596:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800359a:	4943      	ldr	r1, [pc, #268]	; (80036a8 <scheduler+0xc54>)
 800359c:	4843      	ldr	r0, [pc, #268]	; (80036ac <scheduler+0xc58>)
 800359e:	f00e fae3 	bl	8011b68 <siprintf>

		write_to_SD(FILE_NAME, buffer);
 80035a2:	4942      	ldr	r1, [pc, #264]	; (80036ac <scheduler+0xc58>)
 80035a4:	4842      	ldr	r0, [pc, #264]	; (80036b0 <scheduler+0xc5c>)
 80035a6:	f7fe fa4b 	bl	8001a40 <write_to_SD>
	}

	if (DEBUG_PRINT == 1) printf("tick: %ld \n",tick);
 80035aa:	4b42      	ldr	r3, [pc, #264]	; (80036b4 <scheduler+0xc60>)
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	4619      	mov	r1, r3
 80035b0:	4841      	ldr	r0, [pc, #260]	; (80036b8 <scheduler+0xc64>)
 80035b2:	f00e fa5d 	bl	8011a70 <iprintf>
	if (DEBUG_PRINT == 1) printf("flight phase : %d \n",flight_phase);
 80035b6:	4b41      	ldr	r3, [pc, #260]	; (80036bc <scheduler+0xc68>)
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	4619      	mov	r1, r3
 80035bc:	4840      	ldr	r0, [pc, #256]	; (80036c0 <scheduler+0xc6c>)
 80035be:	f00e fa57 	bl	8011a70 <iprintf>
	if (DEBUG_PRINT == 1) printf("armed : %d \n",armed);
 80035c2:	4b40      	ldr	r3, [pc, #256]	; (80036c4 <scheduler+0xc70>)
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	4619      	mov	r1, r3
 80035c8:	483f      	ldr	r0, [pc, #252]	; (80036c8 <scheduler+0xc74>)
 80035ca:	f00e fa51 	bl	8011a70 <iprintf>
	if (DEBUG_PRINT == 1) printf("event : %d \n",event);
 80035ce:	4b3f      	ldr	r3, [pc, #252]	; (80036cc <scheduler+0xc78>)
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	4619      	mov	r1, r3
 80035d4:	483e      	ldr	r0, [pc, #248]	; (80036d0 <scheduler+0xc7c>)
 80035d6:	f00e fa4b 	bl	8011a70 <iprintf>
	if (DEBUG_PRINT == 1) printf("alt: %ld \n",state_est_state.state_est_data.position_world[2]/1000);
 80035da:	4b3e      	ldr	r3, [pc, #248]	; (80036d4 <scheduler+0xc80>)
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	4a3e      	ldr	r2, [pc, #248]	; (80036d8 <scheduler+0xc84>)
 80035e0:	fb82 1203 	smull	r1, r2, r2, r3
 80035e4:	1192      	asrs	r2, r2, #6
 80035e6:	17db      	asrs	r3, r3, #31
 80035e8:	1ad3      	subs	r3, r2, r3
 80035ea:	4619      	mov	r1, r3
 80035ec:	483b      	ldr	r0, [pc, #236]	; (80036dc <scheduler+0xc88>)
 80035ee:	f00e fa3f 	bl	8011a70 <iprintf>
	if (DEBUG_PRINT == 1) printf("vel: %ld \n",state_est_state.state_est_data.velocity_rocket[0]/1000);
 80035f2:	4b38      	ldr	r3, [pc, #224]	; (80036d4 <scheduler+0xc80>)
 80035f4:	68db      	ldr	r3, [r3, #12]
 80035f6:	4a38      	ldr	r2, [pc, #224]	; (80036d8 <scheduler+0xc84>)
 80035f8:	fb82 1203 	smull	r1, r2, r2, r3
 80035fc:	1192      	asrs	r2, r2, #6
 80035fe:	17db      	asrs	r3, r3, #31
 8003600:	1ad3      	subs	r3, r2, r3
 8003602:	4619      	mov	r1, r3
 8003604:	4836      	ldr	r0, [pc, #216]	; (80036e0 <scheduler+0xc8c>)
 8003606:	f00e fa33 	bl	8011a70 <iprintf>

	if (DEBUG_PRINT == 1) printf("ax1 = %4.2f \n",state_est_state.state_est_meas.imu_data[0].acc_x);
 800360a:	4b32      	ldr	r3, [pc, #200]	; (80036d4 <scheduler+0xc80>)
 800360c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800360e:	4618      	mov	r0, r3
 8003610:	f7fc ff9a 	bl	8000548 <__aeabi_f2d>
 8003614:	4603      	mov	r3, r0
 8003616:	460c      	mov	r4, r1
 8003618:	461a      	mov	r2, r3
 800361a:	4623      	mov	r3, r4
 800361c:	4831      	ldr	r0, [pc, #196]	; (80036e4 <scheduler+0xc90>)
 800361e:	f00e fa27 	bl	8011a70 <iprintf>
	if (DEBUG_PRINT == 1) printf("ax2 = %4.2f \n",state_est_state.state_est_meas.imu_data[1].acc_x);
 8003622:	4b2c      	ldr	r3, [pc, #176]	; (80036d4 <scheduler+0xc80>)
 8003624:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003628:	4618      	mov	r0, r3
 800362a:	f7fc ff8d 	bl	8000548 <__aeabi_f2d>
 800362e:	4603      	mov	r3, r0
 8003630:	460c      	mov	r4, r1
 8003632:	461a      	mov	r2, r3
 8003634:	4623      	mov	r3, r4
 8003636:	482c      	ldr	r0, [pc, #176]	; (80036e8 <scheduler+0xc94>)
 8003638:	f00e fa1a 	bl	8011a70 <iprintf>
	if (DEBUG_PRINT == 1) printf("p1 = %4.2f \n",state_est_state.state_est_meas.baro_data[0].pressure);
 800363c:	4b25      	ldr	r3, [pc, #148]	; (80036d4 <scheduler+0xc80>)
 800363e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003640:	4618      	mov	r0, r3
 8003642:	f7fc ff81 	bl	8000548 <__aeabi_f2d>
 8003646:	4603      	mov	r3, r0
 8003648:	460c      	mov	r4, r1
 800364a:	461a      	mov	r2, r3
 800364c:	4623      	mov	r3, r4
 800364e:	4827      	ldr	r0, [pc, #156]	; (80036ec <scheduler+0xc98>)
 8003650:	f00e fa0e 	bl	8011a70 <iprintf>
	if (DEBUG_PRINT == 1) printf("p2 = %4.2f \n",state_est_state.state_est_meas.baro_data[1].pressure);
 8003654:	4b1f      	ldr	r3, [pc, #124]	; (80036d4 <scheduler+0xc80>)
 8003656:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003658:	4618      	mov	r0, r3
 800365a:	f7fc ff75 	bl	8000548 <__aeabi_f2d>
 800365e:	4603      	mov	r3, r0
 8003660:	460c      	mov	r4, r1
 8003662:	461a      	mov	r2, r3
 8003664:	4623      	mov	r3, r4
 8003666:	4822      	ldr	r0, [pc, #136]	; (80036f0 <scheduler+0xc9c>)
 8003668:	f00e fa02 	bl	8011a70 <iprintf>
	//if (DEBUG_PRINT == 1) printf("p2 = %4.2f bar and t2 = %4.2f C \n",p2,t_p2);
	//if (DEBUG_PRINT == 1) printf("T = %4.2f C and H = %4.2f perc \n",t_val[0],t_val[1]);
	//if (DEBUG_PRINT == 1) printf("IMU1 T: %4.2f C \n", accel1_val[0]);
	//if (DEBUG_PRINT == 1) printf("IMU1 ax: %4.2f m/s2 \n", accel1_val[1]);
	if (DEBUG_PRINT == 1) printf("IMU1 ay: %4.2f m/s2 \n", accel1_val[2]);
 800366c:	4b21      	ldr	r3, [pc, #132]	; (80036f4 <scheduler+0xca0>)
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	4618      	mov	r0, r3
 8003672:	f7fc ff69 	bl	8000548 <__aeabi_f2d>
 8003676:	4603      	mov	r3, r0
 8003678:	460c      	mov	r4, r1
 800367a:	461a      	mov	r2, r3
 800367c:	4623      	mov	r3, r4
 800367e:	481e      	ldr	r0, [pc, #120]	; (80036f8 <scheduler+0xca4>)
 8003680:	f00e f9f6 	bl	8011a70 <iprintf>
	//if (DEBUG_PRINT == 1) printf("IMU1 az: %4.2f m/s2 \n", accel1_val[3]);
	//if (DEBUG_PRINT == 1) printf("IMU2 T: %4.2f C \n", accel2_val[0]);
	//if (DEBUG_PRINT == 1) printf("IMU2 ax: %4.2f m/s2 \n", accel2_val[1]);
	if (DEBUG_PRINT == 1) printf("IMU2 ay: %4.2f m/s2 \n", accel2_val[2]);
 8003684:	4b1d      	ldr	r3, [pc, #116]	; (80036fc <scheduler+0xca8>)
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	4618      	mov	r0, r3
 800368a:	f7fc ff5d 	bl	8000548 <__aeabi_f2d>
 800368e:	4603      	mov	r3, r0
 8003690:	460c      	mov	r4, r1
 8003692:	461a      	mov	r2, r3
 8003694:	4623      	mov	r3, r4
 8003696:	481a      	ldr	r0, [pc, #104]	; (8003700 <scheduler+0xcac>)
 8003698:	f00e f9ea 	bl	8011a70 <iprintf>
	//if (DEBUG_PRINT == 1) printf("ACC ax: %4.2f m/s2 \n", accel[0]);
	//if (DEBUG_PRINT == 1) printf("ACC ay: %4.2f m/s2 \n", accel[1]);
	//if (DEBUG_PRINT == 1) printf("ACC az: %4.2f m/s2 \n", accel[2]);


}
 800369c:	bf00      	nop
 800369e:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 80036a2:	46bd      	mov	sp, r7
 80036a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036a8:	0801731c 	.word	0x0801731c
 80036ac:	20012bec 	.word	0x20012bec
 80036b0:	20014ca4 	.word	0x20014ca4
 80036b4:	20012fec 	.word	0x20012fec
 80036b8:	08017420 	.word	0x08017420
 80036bc:	2000038f 	.word	0x2000038f
 80036c0:	0801742c 	.word	0x0801742c
 80036c4:	2000038d 	.word	0x2000038d
 80036c8:	08017440 	.word	0x08017440
 80036cc:	2000038e 	.word	0x2000038e
 80036d0:	08017450 	.word	0x08017450
 80036d4:	20000398 	.word	0x20000398
 80036d8:	10624dd3 	.word	0x10624dd3
 80036dc:	08017460 	.word	0x08017460
 80036e0:	0801746c 	.word	0x0801746c
 80036e4:	08017478 	.word	0x08017478
 80036e8:	08017488 	.word	0x08017488
 80036ec:	08017498 	.word	0x08017498
 80036f0:	080174a8 	.word	0x080174a8
 80036f4:	20013048 	.word	0x20013048
 80036f8:	080174b8 	.word	0x080174b8
 80036fc:	20013010 	.word	0x20013010
 8003700:	080174d0 	.word	0x080174d0

08003704 <MX_SDIO_SD_Init>:
DMA_HandleTypeDef hdma_sdio_tx;

/* SDIO init function */

void MX_SDIO_SD_Init(void)
{
 8003704:	b480      	push	{r7}
 8003706:	af00      	add	r7, sp, #0

  hsd.Instance = SDIO;
 8003708:	4b0c      	ldr	r3, [pc, #48]	; (800373c <MX_SDIO_SD_Init+0x38>)
 800370a:	4a0d      	ldr	r2, [pc, #52]	; (8003740 <MX_SDIO_SD_Init+0x3c>)
 800370c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800370e:	4b0b      	ldr	r3, [pc, #44]	; (800373c <MX_SDIO_SD_Init+0x38>)
 8003710:	2200      	movs	r2, #0
 8003712:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8003714:	4b09      	ldr	r3, [pc, #36]	; (800373c <MX_SDIO_SD_Init+0x38>)
 8003716:	2200      	movs	r2, #0
 8003718:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800371a:	4b08      	ldr	r3, [pc, #32]	; (800373c <MX_SDIO_SD_Init+0x38>)
 800371c:	2200      	movs	r2, #0
 800371e:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8003720:	4b06      	ldr	r3, [pc, #24]	; (800373c <MX_SDIO_SD_Init+0x38>)
 8003722:	2200      	movs	r2, #0
 8003724:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8003726:	4b05      	ldr	r3, [pc, #20]	; (800373c <MX_SDIO_SD_Init+0x38>)
 8003728:	2200      	movs	r2, #0
 800372a:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 3;
 800372c:	4b03      	ldr	r3, [pc, #12]	; (800373c <MX_SDIO_SD_Init+0x38>)
 800372e:	2203      	movs	r2, #3
 8003730:	619a      	str	r2, [r3, #24]

}
 8003732:	bf00      	nop
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr
 800373c:	20014d70 	.word	0x20014d70
 8003740:	40012c00 	.word	0x40012c00

08003744 <HAL_SD_MspInit>:

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b08a      	sub	sp, #40	; 0x28
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800374c:	f107 0314 	add.w	r3, r7, #20
 8003750:	2200      	movs	r2, #0
 8003752:	601a      	str	r2, [r3, #0]
 8003754:	605a      	str	r2, [r3, #4]
 8003756:	609a      	str	r2, [r3, #8]
 8003758:	60da      	str	r2, [r3, #12]
 800375a:	611a      	str	r2, [r3, #16]
  if(sdHandle->Instance==SDIO)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a68      	ldr	r2, [pc, #416]	; (8003904 <HAL_SD_MspInit+0x1c0>)
 8003762:	4293      	cmp	r3, r2
 8003764:	f040 80c9 	bne.w	80038fa <HAL_SD_MspInit+0x1b6>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* SDIO clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8003768:	2300      	movs	r3, #0
 800376a:	613b      	str	r3, [r7, #16]
 800376c:	4b66      	ldr	r3, [pc, #408]	; (8003908 <HAL_SD_MspInit+0x1c4>)
 800376e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003770:	4a65      	ldr	r2, [pc, #404]	; (8003908 <HAL_SD_MspInit+0x1c4>)
 8003772:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003776:	6453      	str	r3, [r2, #68]	; 0x44
 8003778:	4b63      	ldr	r3, [pc, #396]	; (8003908 <HAL_SD_MspInit+0x1c4>)
 800377a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800377c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003780:	613b      	str	r3, [r7, #16]
 8003782:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003784:	2300      	movs	r3, #0
 8003786:	60fb      	str	r3, [r7, #12]
 8003788:	4b5f      	ldr	r3, [pc, #380]	; (8003908 <HAL_SD_MspInit+0x1c4>)
 800378a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800378c:	4a5e      	ldr	r2, [pc, #376]	; (8003908 <HAL_SD_MspInit+0x1c4>)
 800378e:	f043 0304 	orr.w	r3, r3, #4
 8003792:	6313      	str	r3, [r2, #48]	; 0x30
 8003794:	4b5c      	ldr	r3, [pc, #368]	; (8003908 <HAL_SD_MspInit+0x1c4>)
 8003796:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003798:	f003 0304 	and.w	r3, r3, #4
 800379c:	60fb      	str	r3, [r7, #12]
 800379e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80037a0:	2300      	movs	r3, #0
 80037a2:	60bb      	str	r3, [r7, #8]
 80037a4:	4b58      	ldr	r3, [pc, #352]	; (8003908 <HAL_SD_MspInit+0x1c4>)
 80037a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a8:	4a57      	ldr	r2, [pc, #348]	; (8003908 <HAL_SD_MspInit+0x1c4>)
 80037aa:	f043 0308 	orr.w	r3, r3, #8
 80037ae:	6313      	str	r3, [r2, #48]	; 0x30
 80037b0:	4b55      	ldr	r3, [pc, #340]	; (8003908 <HAL_SD_MspInit+0x1c4>)
 80037b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b4:	f003 0308 	and.w	r3, r3, #8
 80037b8:	60bb      	str	r3, [r7, #8]
 80037ba:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 80037bc:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 80037c0:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037c2:	2302      	movs	r3, #2
 80037c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037c6:	2300      	movs	r3, #0
 80037c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037ca:	2303      	movs	r3, #3
 80037cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80037ce:	230c      	movs	r3, #12
 80037d0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037d2:	f107 0314 	add.w	r3, r7, #20
 80037d6:	4619      	mov	r1, r3
 80037d8:	484c      	ldr	r0, [pc, #304]	; (800390c <HAL_SD_MspInit+0x1c8>)
 80037da:	f005 fca9 	bl	8009130 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80037de:	2304      	movs	r3, #4
 80037e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037e2:	2302      	movs	r3, #2
 80037e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037e6:	2300      	movs	r3, #0
 80037e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037ea:	2303      	movs	r3, #3
 80037ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80037ee:	230c      	movs	r3, #12
 80037f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80037f2:	f107 0314 	add.w	r3, r7, #20
 80037f6:	4619      	mov	r1, r3
 80037f8:	4845      	ldr	r0, [pc, #276]	; (8003910 <HAL_SD_MspInit+0x1cc>)
 80037fa:	f005 fc99 	bl	8009130 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 80037fe:	4b45      	ldr	r3, [pc, #276]	; (8003914 <HAL_SD_MspInit+0x1d0>)
 8003800:	4a45      	ldr	r2, [pc, #276]	; (8003918 <HAL_SD_MspInit+0x1d4>)
 8003802:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8003804:	4b43      	ldr	r3, [pc, #268]	; (8003914 <HAL_SD_MspInit+0x1d0>)
 8003806:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800380a:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800380c:	4b41      	ldr	r3, [pc, #260]	; (8003914 <HAL_SD_MspInit+0x1d0>)
 800380e:	2200      	movs	r2, #0
 8003810:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003812:	4b40      	ldr	r3, [pc, #256]	; (8003914 <HAL_SD_MspInit+0x1d0>)
 8003814:	2200      	movs	r2, #0
 8003816:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003818:	4b3e      	ldr	r3, [pc, #248]	; (8003914 <HAL_SD_MspInit+0x1d0>)
 800381a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800381e:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003820:	4b3c      	ldr	r3, [pc, #240]	; (8003914 <HAL_SD_MspInit+0x1d0>)
 8003822:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003826:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003828:	4b3a      	ldr	r3, [pc, #232]	; (8003914 <HAL_SD_MspInit+0x1d0>)
 800382a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800382e:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8003830:	4b38      	ldr	r3, [pc, #224]	; (8003914 <HAL_SD_MspInit+0x1d0>)
 8003832:	2220      	movs	r2, #32
 8003834:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003836:	4b37      	ldr	r3, [pc, #220]	; (8003914 <HAL_SD_MspInit+0x1d0>)
 8003838:	2200      	movs	r2, #0
 800383a:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800383c:	4b35      	ldr	r3, [pc, #212]	; (8003914 <HAL_SD_MspInit+0x1d0>)
 800383e:	2204      	movs	r2, #4
 8003840:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003842:	4b34      	ldr	r3, [pc, #208]	; (8003914 <HAL_SD_MspInit+0x1d0>)
 8003844:	2203      	movs	r2, #3
 8003846:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8003848:	4b32      	ldr	r3, [pc, #200]	; (8003914 <HAL_SD_MspInit+0x1d0>)
 800384a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800384e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003850:	4b30      	ldr	r3, [pc, #192]	; (8003914 <HAL_SD_MspInit+0x1d0>)
 8003852:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8003856:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8003858:	482e      	ldr	r0, [pc, #184]	; (8003914 <HAL_SD_MspInit+0x1d0>)
 800385a:	f005 f85d 	bl	8008918 <HAL_DMA_Init>
 800385e:	4603      	mov	r3, r0
 8003860:	2b00      	cmp	r3, #0
 8003862:	d001      	beq.n	8003868 <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8003864:	f7fe fe66 	bl	8002534 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmarx,hdma_sdio_rx);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	4a2a      	ldr	r2, [pc, #168]	; (8003914 <HAL_SD_MspInit+0x1d0>)
 800386c:	641a      	str	r2, [r3, #64]	; 0x40
 800386e:	4a29      	ldr	r2, [pc, #164]	; (8003914 <HAL_SD_MspInit+0x1d0>)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8003874:	4b29      	ldr	r3, [pc, #164]	; (800391c <HAL_SD_MspInit+0x1d8>)
 8003876:	4a2a      	ldr	r2, [pc, #168]	; (8003920 <HAL_SD_MspInit+0x1dc>)
 8003878:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800387a:	4b28      	ldr	r3, [pc, #160]	; (800391c <HAL_SD_MspInit+0x1d8>)
 800387c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003880:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003882:	4b26      	ldr	r3, [pc, #152]	; (800391c <HAL_SD_MspInit+0x1d8>)
 8003884:	2240      	movs	r2, #64	; 0x40
 8003886:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003888:	4b24      	ldr	r3, [pc, #144]	; (800391c <HAL_SD_MspInit+0x1d8>)
 800388a:	2200      	movs	r2, #0
 800388c:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 800388e:	4b23      	ldr	r3, [pc, #140]	; (800391c <HAL_SD_MspInit+0x1d8>)
 8003890:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003894:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003896:	4b21      	ldr	r3, [pc, #132]	; (800391c <HAL_SD_MspInit+0x1d8>)
 8003898:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800389c:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800389e:	4b1f      	ldr	r3, [pc, #124]	; (800391c <HAL_SD_MspInit+0x1d8>)
 80038a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80038a4:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 80038a6:	4b1d      	ldr	r3, [pc, #116]	; (800391c <HAL_SD_MspInit+0x1d8>)
 80038a8:	2220      	movs	r2, #32
 80038aa:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 80038ac:	4b1b      	ldr	r3, [pc, #108]	; (800391c <HAL_SD_MspInit+0x1d8>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80038b2:	4b1a      	ldr	r3, [pc, #104]	; (800391c <HAL_SD_MspInit+0x1d8>)
 80038b4:	2204      	movs	r2, #4
 80038b6:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80038b8:	4b18      	ldr	r3, [pc, #96]	; (800391c <HAL_SD_MspInit+0x1d8>)
 80038ba:	2203      	movs	r2, #3
 80038bc:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 80038be:	4b17      	ldr	r3, [pc, #92]	; (800391c <HAL_SD_MspInit+0x1d8>)
 80038c0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80038c4:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 80038c6:	4b15      	ldr	r3, [pc, #84]	; (800391c <HAL_SD_MspInit+0x1d8>)
 80038c8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80038cc:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 80038ce:	4813      	ldr	r0, [pc, #76]	; (800391c <HAL_SD_MspInit+0x1d8>)
 80038d0:	f005 f822 	bl	8008918 <HAL_DMA_Init>
 80038d4:	4603      	mov	r3, r0
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d001      	beq.n	80038de <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 80038da:	f7fe fe2b 	bl	8002534 <Error_Handler>
    }

    __HAL_LINKDMA(sdHandle,hdmatx,hdma_sdio_tx);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	4a0e      	ldr	r2, [pc, #56]	; (800391c <HAL_SD_MspInit+0x1d8>)
 80038e2:	63da      	str	r2, [r3, #60]	; 0x3c
 80038e4:	4a0d      	ldr	r2, [pc, #52]	; (800391c <HAL_SD_MspInit+0x1d8>)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 80038ea:	2200      	movs	r2, #0
 80038ec:	2100      	movs	r1, #0
 80038ee:	2031      	movs	r0, #49	; 0x31
 80038f0:	f004 ffdb 	bl	80088aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 80038f4:	2031      	movs	r0, #49	; 0x31
 80038f6:	f004 fff4 	bl	80088e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }
}
 80038fa:	bf00      	nop
 80038fc:	3728      	adds	r7, #40	; 0x28
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	40012c00 	.word	0x40012c00
 8003908:	40023800 	.word	0x40023800
 800390c:	40020800 	.word	0x40020800
 8003910:	40020c00 	.word	0x40020c00
 8003914:	20014cb0 	.word	0x20014cb0
 8003918:	40026458 	.word	0x40026458
 800391c:	20014d10 	.word	0x20014d10
 8003920:	400264a0 	.word	0x400264a0

08003924 <p_sanity_check>:

// TODO implement error sounds!!!!

// these sanity checks are performed during steady state on the launch pad.

uint8_t p_sanity_check(float * p){
 8003924:	b480      	push	{r7}
 8003926:	b083      	sub	sp, #12
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
	// sanity check of the pressure value on the launchpad
	if ((*p < 110000) && (*p > 80000)) {
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	edd3 7a00 	vldr	s15, [r3]
 8003932:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8003968 <p_sanity_check+0x44>
 8003936:	eef4 7ac7 	vcmpe.f32	s15, s14
 800393a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800393e:	d50b      	bpl.n	8003958 <p_sanity_check+0x34>
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	edd3 7a00 	vldr	s15, [r3]
 8003946:	ed9f 7a09 	vldr	s14, [pc, #36]	; 800396c <p_sanity_check+0x48>
 800394a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800394e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003952:	dd01      	ble.n	8003958 <p_sanity_check+0x34>
		return 1;
 8003954:	2301      	movs	r3, #1
 8003956:	e000      	b.n	800395a <p_sanity_check+0x36>
	} else {
		return 0;
 8003958:	2300      	movs	r3, #0
	}
}
 800395a:	4618      	mov	r0, r3
 800395c:	370c      	adds	r7, #12
 800395e:	46bd      	mov	sp, r7
 8003960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003964:	4770      	bx	lr
 8003966:	bf00      	nop
 8003968:	47d6d800 	.word	0x47d6d800
 800396c:	479c4000 	.word	0x479c4000

08003970 <t_sanity_check>:

uint8_t t_sanity_check(float * t){
 8003970:	b480      	push	{r7}
 8003972:	b083      	sub	sp, #12
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
	// sanity check of the temperature value on the launchpad
	if ((*t < 80) && (*t > 1)) {
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	edd3 7a00 	vldr	s15, [r3]
 800397e:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80039b4 <t_sanity_check+0x44>
 8003982:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800398a:	d50b      	bpl.n	80039a4 <t_sanity_check+0x34>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	edd3 7a00 	vldr	s15, [r3]
 8003992:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8003996:	eef4 7ac7 	vcmpe.f32	s15, s14
 800399a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800399e:	dd01      	ble.n	80039a4 <t_sanity_check+0x34>
		return 1;
 80039a0:	2301      	movs	r3, #1
 80039a2:	e000      	b.n	80039a6 <t_sanity_check+0x36>
	} else {
		return 0;
 80039a4:	2300      	movs	r3, #0
	}
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	370c      	adds	r7, #12
 80039aa:	46bd      	mov	sp, r7
 80039ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b0:	4770      	bx	lr
 80039b2:	bf00      	nop
 80039b4:	42a00000 	.word	0x42a00000

080039b8 <a_sanity_check>:

uint8_t a_sanity_check(float * a){
 80039b8:	b480      	push	{r7}
 80039ba:	b083      	sub	sp, #12
 80039bc:	af00      	add	r7, sp, #0
 80039be:	6078      	str	r0, [r7, #4]
	// sanity check of the acceleration value on the launchpad
	if ((*a < 10) && (*a > 8)) {
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	edd3 7a00 	vldr	s15, [r3]
 80039c6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80039ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039d2:	d50b      	bpl.n	80039ec <a_sanity_check+0x34>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	edd3 7a00 	vldr	s15, [r3]
 80039da:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 80039de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80039e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80039e6:	dd01      	ble.n	80039ec <a_sanity_check+0x34>
		return 1;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e000      	b.n	80039ee <a_sanity_check+0x36>
	} else {
		return 0;
 80039ec:	2300      	movs	r3, #0
	}
}
 80039ee:	4618      	mov	r0, r3
 80039f0:	370c      	adds	r7, #12
 80039f2:	46bd      	mov	sp, r7
 80039f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f8:	4770      	bx	lr
	...

080039fc <state_est_sanity_check>:

uint8_t state_est_sanity_check(float * h, float * a, float * v){
 80039fc:	b590      	push	{r4, r7, lr}
 80039fe:	b085      	sub	sp, #20
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	60f8      	str	r0, [r7, #12]
 8003a04:	60b9      	str	r1, [r7, #8]
 8003a06:	607a      	str	r2, [r7, #4]
	// sanity check of the altitude, velocity and acceleration value on the launchpad
	if (a_sanity_check(a) == 0){
 8003a08:	68b8      	ldr	r0, [r7, #8]
 8003a0a:	f7ff ffd5 	bl	80039b8 <a_sanity_check>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d10d      	bne.n	8003a30 <state_est_sanity_check+0x34>
		if (DEBUG_PRINT == 1) printf("state est accel out of bounds. a = %4.2f \n",*a);
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7fc fd95 	bl	8000548 <__aeabi_f2d>
 8003a1e:	4603      	mov	r3, r0
 8003a20:	460c      	mov	r4, r1
 8003a22:	461a      	mov	r2, r3
 8003a24:	4623      	mov	r3, r4
 8003a26:	4831      	ldr	r0, [pc, #196]	; (8003aec <state_est_sanity_check+0xf0>)
 8003a28:	f00e f822 	bl	8011a70 <iprintf>
		return 0;
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	e058      	b.n	8003ae2 <state_est_sanity_check+0xe6>
	}

	if ((*h > 50) | (*h < -50)) {
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	edd3 7a00 	vldr	s15, [r3]
 8003a36:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8003af0 <state_est_sanity_check+0xf4>
 8003a3a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a42:	bfcc      	ite	gt
 8003a44:	2301      	movgt	r3, #1
 8003a46:	2300      	movle	r3, #0
 8003a48:	b2da      	uxtb	r2, r3
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	edd3 7a00 	vldr	s15, [r3]
 8003a50:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8003af4 <state_est_sanity_check+0xf8>
 8003a54:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a5c:	bf4c      	ite	mi
 8003a5e:	2301      	movmi	r3, #1
 8003a60:	2300      	movpl	r3, #0
 8003a62:	b2db      	uxtb	r3, r3
 8003a64:	4313      	orrs	r3, r2
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d00d      	beq.n	8003a88 <state_est_sanity_check+0x8c>
		if (DEBUG_PRINT == 1) printf("state est altitude out of bounds. h = %4.2f \n",*h);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4618      	mov	r0, r3
 8003a72:	f7fc fd69 	bl	8000548 <__aeabi_f2d>
 8003a76:	4603      	mov	r3, r0
 8003a78:	460c      	mov	r4, r1
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	4623      	mov	r3, r4
 8003a7e:	481e      	ldr	r0, [pc, #120]	; (8003af8 <state_est_sanity_check+0xfc>)
 8003a80:	f00d fff6 	bl	8011a70 <iprintf>
		return 0;
 8003a84:	2300      	movs	r3, #0
 8003a86:	e02c      	b.n	8003ae2 <state_est_sanity_check+0xe6>
	}

	if ((*v > 10) | (*v < -10)) {
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	edd3 7a00 	vldr	s15, [r3]
 8003a8e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003a92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003a9a:	bfcc      	ite	gt
 8003a9c:	2301      	movgt	r3, #1
 8003a9e:	2300      	movle	r3, #0
 8003aa0:	b2da      	uxtb	r2, r3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	edd3 7a00 	vldr	s15, [r3]
 8003aa8:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8003aac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003ab0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ab4:	bf4c      	ite	mi
 8003ab6:	2301      	movmi	r3, #1
 8003ab8:	2300      	movpl	r3, #0
 8003aba:	b2db      	uxtb	r3, r3
 8003abc:	4313      	orrs	r3, r2
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00d      	beq.n	8003ae0 <state_est_sanity_check+0xe4>
		if (DEBUG_PRINT == 1) printf("state est velocity out of bounds. v = %4.2f \n",*v);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7fc fd3d 	bl	8000548 <__aeabi_f2d>
 8003ace:	4603      	mov	r3, r0
 8003ad0:	460c      	mov	r4, r1
 8003ad2:	461a      	mov	r2, r3
 8003ad4:	4623      	mov	r3, r4
 8003ad6:	4809      	ldr	r0, [pc, #36]	; (8003afc <state_est_sanity_check+0x100>)
 8003ad8:	f00d ffca 	bl	8011a70 <iprintf>
		return 0;
 8003adc:	2300      	movs	r3, #0
 8003ade:	e000      	b.n	8003ae2 <state_est_sanity_check+0xe6>
	}

	return 1;
 8003ae0:	2301      	movs	r3, #1
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3714      	adds	r7, #20
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd90      	pop	{r4, r7, pc}
 8003aea:	bf00      	nop
 8003aec:	080174e8 	.word	0x080174e8
 8003af0:	42480000 	.word	0x42480000
 8003af4:	c2480000 	.word	0xc2480000
 8003af8:	08017514 	.word	0x08017514
 8003afc:	08017544 	.word	0x08017544

08003b00 <config_baro>:

uint8_t config_baro(struct sht31_dev * t_dev, struct ms5607_dev * p1_dev, struct ms5607_dev * p2_dev, float * t, float * p){
 8003b00:	b590      	push	{r4, r7, lr}
 8003b02:	b093      	sub	sp, #76	; 0x4c
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	60f8      	str	r0, [r7, #12]
 8003b08:	60b9      	str	r1, [r7, #8]
 8003b0a:	607a      	str	r2, [r7, #4]
 8003b0c:	603b      	str	r3, [r7, #0]

	float t1_sum = 0;
 8003b0e:	f04f 0300 	mov.w	r3, #0
 8003b12:	63fb      	str	r3, [r7, #60]	; 0x3c
	float p1_sum = 0;
 8003b14:	f04f 0300 	mov.w	r3, #0
 8003b18:	63bb      	str	r3, [r7, #56]	; 0x38
	float t2_sum = 0;
 8003b1a:	f04f 0300 	mov.w	r3, #0
 8003b1e:	637b      	str	r3, [r7, #52]	; 0x34
	float p2_sum = 0;
 8003b20:	f04f 0300 	mov.w	r3, #0
 8003b24:	633b      	str	r3, [r7, #48]	; 0x30
	float p1;
	float p2;
	float t1;
	float t2;
	// sample pressure/temperture 100 times
	for (int i = 0; i < MAX_SETUP_SAMPLE + 10; i++)
 8003b26:	2300      	movs	r3, #0
 8003b28:	647b      	str	r3, [r7, #68]	; 0x44
 8003b2a:	e053      	b.n	8003bd4 <config_baro+0xd4>
	{
		ms5607_prep_pressure(p1_dev, pbuf);
 8003b2c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b30:	4619      	mov	r1, r3
 8003b32:	68b8      	ldr	r0, [r7, #8]
 8003b34:	f001 fb3c 	bl	80051b0 <ms5607_prep_pressure>
		ms5607_prep_pressure(p2_dev, pbuf);
 8003b38:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b3c:	4619      	mov	r1, r3
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f001 fb36 	bl	80051b0 <ms5607_prep_pressure>
		HAL_Delay(5);
 8003b44:	2005      	movs	r0, #5
 8003b46:	f004 f975 	bl	8007e34 <HAL_Delay>
		ms5607_read_pressure(p1_dev, pbuf);
 8003b4a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b4e:	4619      	mov	r1, r3
 8003b50:	68b8      	ldr	r0, [r7, #8]
 8003b52:	f001 fb76 	bl	8005242 <ms5607_read_pressure>
		ms5607_read_pressure(p2_dev, pbuf);
 8003b56:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003b5a:	4619      	mov	r1, r3
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f001 fb70 	bl	8005242 <ms5607_read_pressure>
		ms5607_convert(p1_dev, &p1, &t1);
 8003b62:	f107 0214 	add.w	r2, r7, #20
 8003b66:	f107 031c 	add.w	r3, r7, #28
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	68b8      	ldr	r0, [r7, #8]
 8003b6e:	f001 fbb3 	bl	80052d8 <ms5607_convert>
		ms5607_convert(p2_dev, &p2, &t2);
 8003b72:	f107 0210 	add.w	r2, r7, #16
 8003b76:	f107 0318 	add.w	r3, r7, #24
 8003b7a:	4619      	mov	r1, r3
 8003b7c:	6878      	ldr	r0, [r7, #4]
 8003b7e:	f001 fbab 	bl	80052d8 <ms5607_convert>
		if (i >= 10) {
 8003b82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003b84:	2b09      	cmp	r3, #9
 8003b86:	dd1f      	ble.n	8003bc8 <config_baro+0xc8>
			// ignore the first 10 values to let the barometer "warm" up
			t1_sum += t1;
 8003b88:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003b8c:	edd7 7a05 	vldr	s15, [r7, #20]
 8003b90:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003b94:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
			p1_sum += p1;
 8003b98:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8003b9c:	edd7 7a07 	vldr	s15, [r7, #28]
 8003ba0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ba4:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
			t2_sum += t2;
 8003ba8:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003bac:	edd7 7a04 	vldr	s15, [r7, #16]
 8003bb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bb4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
			p2_sum += p2;
 8003bb8:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8003bbc:	edd7 7a06 	vldr	s15, [r7, #24]
 8003bc0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003bc4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
		}
		HAL_Delay(MAX_SETUP_SAMPLE_INTERVAL + 5);
 8003bc8:	200f      	movs	r0, #15
 8003bca:	f004 f933 	bl	8007e34 <HAL_Delay>
	for (int i = 0; i < MAX_SETUP_SAMPLE + 10; i++)
 8003bce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003bd0:	3301      	adds	r3, #1
 8003bd2:	647b      	str	r3, [r7, #68]	; 0x44
 8003bd4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003bd6:	2b6d      	cmp	r3, #109	; 0x6d
 8003bd8:	dda8      	ble.n	8003b2c <config_baro+0x2c>
	}
	p1_sum /= MAX_SETUP_SAMPLE;
 8003bda:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8003bde:	eddf 6a75 	vldr	s13, [pc, #468]	; 8003db4 <config_baro+0x2b4>
 8003be2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003be6:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
	t1_sum /= MAX_SETUP_SAMPLE;
 8003bea:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003bee:	eddf 6a71 	vldr	s13, [pc, #452]	; 8003db4 <config_baro+0x2b4>
 8003bf2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003bf6:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	p2_sum /= MAX_SETUP_SAMPLE;
 8003bfa:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 8003bfe:	eddf 6a6d 	vldr	s13, [pc, #436]	; 8003db4 <config_baro+0x2b4>
 8003c02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003c06:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	t2_sum /= MAX_SETUP_SAMPLE;
 8003c0a:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8003c0e:	eddf 6a69 	vldr	s13, [pc, #420]	; 8003db4 <config_baro+0x2b4>
 8003c12:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003c16:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34

	printf("p1: %4.2f \n", p1_sum);
 8003c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f7fc fc93 	bl	8000548 <__aeabi_f2d>
 8003c22:	4603      	mov	r3, r0
 8003c24:	460c      	mov	r4, r1
 8003c26:	461a      	mov	r2, r3
 8003c28:	4623      	mov	r3, r4
 8003c2a:	4863      	ldr	r0, [pc, #396]	; (8003db8 <config_baro+0x2b8>)
 8003c2c:	f00d ff20 	bl	8011a70 <iprintf>
	printf("p2: %4.2f \n", p2_sum);
 8003c30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c32:	4618      	mov	r0, r3
 8003c34:	f7fc fc88 	bl	8000548 <__aeabi_f2d>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	460c      	mov	r4, r1
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	4623      	mov	r3, r4
 8003c40:	485e      	ldr	r0, [pc, #376]	; (8003dbc <config_baro+0x2bc>)
 8003c42:	f00d ff15 	bl	8011a70 <iprintf>
	printf("t1: %4.2f \n", t1_sum);
 8003c46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f7fc fc7d 	bl	8000548 <__aeabi_f2d>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	460c      	mov	r4, r1
 8003c52:	461a      	mov	r2, r3
 8003c54:	4623      	mov	r3, r4
 8003c56:	485a      	ldr	r0, [pc, #360]	; (8003dc0 <config_baro+0x2c0>)
 8003c58:	f00d ff0a 	bl	8011a70 <iprintf>
	printf("t2: %4.2f \n", t2_sum);
 8003c5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c5e:	4618      	mov	r0, r3
 8003c60:	f7fc fc72 	bl	8000548 <__aeabi_f2d>
 8003c64:	4603      	mov	r3, r0
 8003c66:	460c      	mov	r4, r1
 8003c68:	461a      	mov	r2, r3
 8003c6a:	4623      	mov	r3, r4
 8003c6c:	4855      	ldr	r0, [pc, #340]	; (8003dc4 <config_baro+0x2c4>)
 8003c6e:	f00d feff 	bl	8011a70 <iprintf>

	if (!t_sanity_check(&t1_sum)){
 8003c72:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003c76:	4618      	mov	r0, r3
 8003c78:	f7ff fe7a 	bl	8003970 <t_sanity_check>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d104      	bne.n	8003c8c <config_baro+0x18c>
		if (DEBUG_PRINT == 1) printf("Temperature of BARO 1 out of bounds. abort. \n");
 8003c82:	4851      	ldr	r0, [pc, #324]	; (8003dc8 <config_baro+0x2c8>)
 8003c84:	f00d ff68 	bl	8011b58 <puts>
		return 0;
 8003c88:	2300      	movs	r3, #0
 8003c8a:	e08f      	b.n	8003dac <config_baro+0x2ac>
	}
	if (!t_sanity_check(&t2_sum)){
 8003c8c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003c90:	4618      	mov	r0, r3
 8003c92:	f7ff fe6d 	bl	8003970 <t_sanity_check>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d104      	bne.n	8003ca6 <config_baro+0x1a6>
		if (DEBUG_PRINT == 1) printf("Temperature of BARO 2 out of bounds. abort. \n");
 8003c9c:	484b      	ldr	r0, [pc, #300]	; (8003dcc <config_baro+0x2cc>)
 8003c9e:	f00d ff5b 	bl	8011b58 <puts>
		return 0;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	e082      	b.n	8003dac <config_baro+0x2ac>
	}
	if (!p_sanity_check(&p1_sum)){
 8003ca6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7ff fe3a 	bl	8003924 <p_sanity_check>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d104      	bne.n	8003cc0 <config_baro+0x1c0>
		if (DEBUG_PRINT == 1) printf("Pressure of BARO 1 out of bounds. abort. \n");
 8003cb6:	4846      	ldr	r0, [pc, #280]	; (8003dd0 <config_baro+0x2d0>)
 8003cb8:	f00d ff4e 	bl	8011b58 <puts>
		return 0;
 8003cbc:	2300      	movs	r3, #0
 8003cbe:	e075      	b.n	8003dac <config_baro+0x2ac>
	}
	if (!p_sanity_check(&p2_sum)){
 8003cc0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f7ff fe2d 	bl	8003924 <p_sanity_check>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d104      	bne.n	8003cda <config_baro+0x1da>
		if (DEBUG_PRINT == 1) printf("Pressure of BARO 2 out of bounds. abort. \n");
 8003cd0:	4840      	ldr	r0, [pc, #256]	; (8003dd4 <config_baro+0x2d4>)
 8003cd2:	f00d ff41 	bl	8011b58 <puts>
		return 0;
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	e068      	b.n	8003dac <config_baro+0x2ac>
	}

	// set as environement parameters
	*t = (t1_sum + t2_sum) / 2;
 8003cda:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003cde:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8003ce2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003ce6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003cea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	edc3 7a00 	vstr	s15, [r3]
	*p = (p1_sum + p2_sum) / 2;
 8003cf4:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8003cf8:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8003cfc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003d00:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8003d04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d0a:	edc3 7a00 	vstr	s15, [r3]


	// sample SHT temperature 100 times

	for (int i = 0; i < MAX_SETUP_SAMPLE + 10; i++)
 8003d0e:	2300      	movs	r3, #0
 8003d10:	643b      	str	r3, [r7, #64]	; 0x40
 8003d12:	e018      	b.n	8003d46 <config_baro+0x246>
	{
		sht31_read(t_dev, sht_val, buf);
 8003d14:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8003d18:	f107 0320 	add.w	r3, r7, #32
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	68f8      	ldr	r0, [r7, #12]
 8003d20:	f001 fd96 	bl	8005850 <sht31_read>
		// ignore the first 10 measurements to let the SHT "warm" up
		if (i >= 10) t1_sum += sht_val[0];
 8003d24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d26:	2b09      	cmp	r3, #9
 8003d28:	dd07      	ble.n	8003d3a <config_baro+0x23a>
 8003d2a:	ed97 7a08 	vldr	s14, [r7, #32]
 8003d2e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8003d32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d36:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
		HAL_Delay(MAX_SETUP_SAMPLE_INTERVAL);
 8003d3a:	200a      	movs	r0, #10
 8003d3c:	f004 f87a 	bl	8007e34 <HAL_Delay>
	for (int i = 0; i < MAX_SETUP_SAMPLE + 10; i++)
 8003d40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d42:	3301      	adds	r3, #1
 8003d44:	643b      	str	r3, [r7, #64]	; 0x40
 8003d46:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d48:	2b6d      	cmp	r3, #109	; 0x6d
 8003d4a:	dde3      	ble.n	8003d14 <config_baro+0x214>
	}
	t1_sum /= MAX_SETUP_SAMPLE;
 8003d4c:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 8003d50:	eddf 6a18 	vldr	s13, [pc, #96]	; 8003db4 <config_baro+0x2b4>
 8003d54:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d58:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c

	if (!t_sanity_check(&t1_sum)){
 8003d5c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003d60:	4618      	mov	r0, r3
 8003d62:	f7ff fe05 	bl	8003970 <t_sanity_check>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d103      	bne.n	8003d74 <config_baro+0x274>
		if (DEBUG_PRINT == 1) printf("Temperature of SHT out of bounds. continuing anyway. \n");
 8003d6c:	481a      	ldr	r0, [pc, #104]	; (8003dd8 <config_baro+0x2d8>)
 8003d6e:	f00d fef3 	bl	8011b58 <puts>
 8003d72:	e002      	b.n	8003d7a <config_baro+0x27a>
		// if SHT unavailable, take BARO temperature
	} else {
		// if SHT is available, use SHT temperature value for environement
		*t = t1_sum;
 8003d74:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003d76:	683b      	ldr	r3, [r7, #0]
 8003d78:	601a      	str	r2, [r3, #0]
	}

	if (DEBUG_PRINT == 1) printf("Config pressure = %4.2f \n",*p);
 8003d7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	4618      	mov	r0, r3
 8003d80:	f7fc fbe2 	bl	8000548 <__aeabi_f2d>
 8003d84:	4603      	mov	r3, r0
 8003d86:	460c      	mov	r4, r1
 8003d88:	461a      	mov	r2, r3
 8003d8a:	4623      	mov	r3, r4
 8003d8c:	4813      	ldr	r0, [pc, #76]	; (8003ddc <config_baro+0x2dc>)
 8003d8e:	f00d fe6f 	bl	8011a70 <iprintf>
	if (DEBUG_PRINT == 1) printf("Config temp = %4.2f \n",*t);
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4618      	mov	r0, r3
 8003d98:	f7fc fbd6 	bl	8000548 <__aeabi_f2d>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	460c      	mov	r4, r1
 8003da0:	461a      	mov	r2, r3
 8003da2:	4623      	mov	r3, r4
 8003da4:	480e      	ldr	r0, [pc, #56]	; (8003de0 <config_baro+0x2e0>)
 8003da6:	f00d fe63 	bl	8011a70 <iprintf>

	return 1;
 8003daa:	2301      	movs	r3, #1
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	374c      	adds	r7, #76	; 0x4c
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd90      	pop	{r4, r7, pc}
 8003db4:	42c80000 	.word	0x42c80000
 8003db8:	08017574 	.word	0x08017574
 8003dbc:	08017580 	.word	0x08017580
 8003dc0:	0801758c 	.word	0x0801758c
 8003dc4:	08017598 	.word	0x08017598
 8003dc8:	080175a4 	.word	0x080175a4
 8003dcc:	080175d4 	.word	0x080175d4
 8003dd0:	08017604 	.word	0x08017604
 8003dd4:	08017630 	.word	0x08017630
 8003dd8:	0801765c 	.word	0x0801765c
 8003ddc:	08017694 	.word	0x08017694
 8003de0:	080176b0 	.word	0x080176b0

08003de4 <config_imu>:

uint8_t config_imu(struct icm20601_dev * a1_dev, struct icm20601_dev * a2_dev){
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b09a      	sub	sp, #104	; 0x68
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	6039      	str	r1, [r7, #0]
	float a2_temp[7];

	float a1_sum[3];
	float a2_sum[3];

	for (int i = 0; i < MAX_SETUP_SAMPLE + 10; i++)
 8003dee:	2300      	movs	r3, #0
 8003df0:	667b      	str	r3, [r7, #100]	; 0x64
 8003df2:	e06b      	b.n	8003ecc <config_imu+0xe8>
	{
		icm20601_read_data(a1_dev, a1_temp);
 8003df4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8003df8:	4619      	mov	r1, r3
 8003dfa:	6878      	ldr	r0, [r7, #4]
 8003dfc:	f001 f824 	bl	8004e48 <icm20601_read_data>
		icm20601_read_data(a2_dev, a2_temp);
 8003e00:	f107 0320 	add.w	r3, r7, #32
 8003e04:	4619      	mov	r1, r3
 8003e06:	6838      	ldr	r0, [r7, #0]
 8003e08:	f001 f81e 	bl	8004e48 <icm20601_read_data>
		if (i >= 10) {
 8003e0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003e0e:	2b09      	cmp	r3, #9
 8003e10:	dd56      	ble.n	8003ec0 <config_imu+0xdc>
			// ignore the first 10 measurements to let the accelerometer "warm" up
			for (int j = 1; j < 4; j++){
 8003e12:	2301      	movs	r3, #1
 8003e14:	663b      	str	r3, [r7, #96]	; 0x60
 8003e16:	e050      	b.n	8003eba <config_imu+0xd6>
				a1_sum[j-1] += abs(a1_temp[j]);
 8003e18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e1a:	3b01      	subs	r3, #1
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003e22:	4413      	add	r3, r2
 8003e24:	3b54      	subs	r3, #84	; 0x54
 8003e26:	ed93 7a00 	vldr	s14, [r3]
 8003e2a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e2c:	009b      	lsls	r3, r3, #2
 8003e2e:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003e32:	4413      	add	r3, r2
 8003e34:	3b2c      	subs	r3, #44	; 0x2c
 8003e36:	edd3 7a00 	vldr	s15, [r3]
 8003e3a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e3e:	ee17 3a90 	vmov	r3, s15
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	bfb8      	it	lt
 8003e46:	425b      	neglt	r3, r3
 8003e48:	ee07 3a90 	vmov	s15, r3
 8003e4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e50:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e52:	3b01      	subs	r3, #1
 8003e54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e58:	009b      	lsls	r3, r3, #2
 8003e5a:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003e5e:	4413      	add	r3, r2
 8003e60:	3b54      	subs	r3, #84	; 0x54
 8003e62:	edc3 7a00 	vstr	s15, [r3]
				a2_sum[j-1] += abs(a2_temp[j]);
 8003e66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e68:	3b01      	subs	r3, #1
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003e70:	4413      	add	r3, r2
 8003e72:	3b60      	subs	r3, #96	; 0x60
 8003e74:	ed93 7a00 	vldr	s14, [r3]
 8003e78:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003e7a:	009b      	lsls	r3, r3, #2
 8003e7c:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003e80:	4413      	add	r3, r2
 8003e82:	3b48      	subs	r3, #72	; 0x48
 8003e84:	edd3 7a00 	vldr	s15, [r3]
 8003e88:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003e8c:	ee17 3a90 	vmov	r3, s15
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	bfb8      	it	lt
 8003e94:	425b      	neglt	r3, r3
 8003e96:	ee07 3a90 	vmov	s15, r3
 8003e9a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003e9e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ea0:	3b01      	subs	r3, #1
 8003ea2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003ea6:	009b      	lsls	r3, r3, #2
 8003ea8:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003eac:	4413      	add	r3, r2
 8003eae:	3b60      	subs	r3, #96	; 0x60
 8003eb0:	edc3 7a00 	vstr	s15, [r3]
			for (int j = 1; j < 4; j++){
 8003eb4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003eb6:	3301      	adds	r3, #1
 8003eb8:	663b      	str	r3, [r7, #96]	; 0x60
 8003eba:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003ebc:	2b03      	cmp	r3, #3
 8003ebe:	ddab      	ble.n	8003e18 <config_imu+0x34>
			}
		}
		HAL_Delay(MAX_SETUP_SAMPLE_INTERVAL);
 8003ec0:	200a      	movs	r0, #10
 8003ec2:	f003 ffb7 	bl	8007e34 <HAL_Delay>
	for (int i = 0; i < MAX_SETUP_SAMPLE + 10; i++)
 8003ec6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ec8:	3301      	adds	r3, #1
 8003eca:	667b      	str	r3, [r7, #100]	; 0x64
 8003ecc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ece:	2b6d      	cmp	r3, #109	; 0x6d
 8003ed0:	dd90      	ble.n	8003df4 <config_imu+0x10>
	}

	// assume rocket is in upright position, config axes accordingly

	uint8_t imu1_state = 0;
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	uint8_t imu2_state = 0;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	for (int j = 0; j < 3; j++){
 8003ede:	2300      	movs	r3, #0
 8003ee0:	65bb      	str	r3, [r7, #88]	; 0x58
 8003ee2:	e04a      	b.n	8003f7a <config_imu+0x196>
		a1_sum[j] /= MAX_SETUP_SAMPLE;
 8003ee4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003eec:	4413      	add	r3, r2
 8003eee:	3b54      	subs	r3, #84	; 0x54
 8003ef0:	ed93 7a00 	vldr	s14, [r3]
 8003ef4:	eddf 6a31 	vldr	s13, [pc, #196]	; 8003fbc <config_imu+0x1d8>
 8003ef8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003efc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003efe:	009b      	lsls	r3, r3, #2
 8003f00:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003f04:	4413      	add	r3, r2
 8003f06:	3b54      	subs	r3, #84	; 0x54
 8003f08:	edc3 7a00 	vstr	s15, [r3]
		a2_sum[j] /= MAX_SETUP_SAMPLE;
 8003f0c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003f0e:	009b      	lsls	r3, r3, #2
 8003f10:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003f14:	4413      	add	r3, r2
 8003f16:	3b60      	subs	r3, #96	; 0x60
 8003f18:	ed93 7a00 	vldr	s14, [r3]
 8003f1c:	eddf 6a27 	vldr	s13, [pc, #156]	; 8003fbc <config_imu+0x1d8>
 8003f20:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f24:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003f26:	009b      	lsls	r3, r3, #2
 8003f28:	f107 0268 	add.w	r2, r7, #104	; 0x68
 8003f2c:	4413      	add	r3, r2
 8003f2e:	3b60      	subs	r3, #96	; 0x60
 8003f30:	edc3 7a00 	vstr	s15, [r3]
		if (a_sanity_check(&a1_sum[j]) == 1){
 8003f34:	f107 0214 	add.w	r2, r7, #20
 8003f38:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	4413      	add	r3, r2
 8003f3e:	4618      	mov	r0, r3
 8003f40:	f7ff fd3a 	bl	80039b8 <a_sanity_check>
 8003f44:	4603      	mov	r3, r0
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d104      	bne.n	8003f54 <config_imu+0x170>
			imu1_state ++;
 8003f4a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003f4e:	3301      	adds	r3, #1
 8003f50:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}
		if (a_sanity_check(&a2_sum[j]) == 1){
 8003f54:	f107 0208 	add.w	r2, r7, #8
 8003f58:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003f5a:	009b      	lsls	r3, r3, #2
 8003f5c:	4413      	add	r3, r2
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7ff fd2a 	bl	80039b8 <a_sanity_check>
 8003f64:	4603      	mov	r3, r0
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d104      	bne.n	8003f74 <config_imu+0x190>
			imu2_state ++;
 8003f6a:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8003f6e:	3301      	adds	r3, #1
 8003f70:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
	for (int j = 0; j < 3; j++){
 8003f74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003f76:	3301      	adds	r3, #1
 8003f78:	65bb      	str	r3, [r7, #88]	; 0x58
 8003f7a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003f7c:	2b02      	cmp	r3, #2
 8003f7e:	ddb1      	ble.n	8003ee4 <config_imu+0x100>
		}
	}

	if (imu1_state + imu2_state != 2){
 8003f80:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8003f84:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8003f88:	4413      	add	r3, r2
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d010      	beq.n	8003fb0 <config_imu+0x1cc>
		if (DEBUG_PRINT == 1) printf("IMU axes out of bounds. abort. \n");
 8003f8e:	480c      	ldr	r0, [pc, #48]	; (8003fc0 <config_imu+0x1dc>)
 8003f90:	f00d fde2 	bl	8011b58 <puts>
		if (DEBUG_PRINT == 1) printf("IMU1: %d \n", imu1_state);
 8003f94:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003f98:	4619      	mov	r1, r3
 8003f9a:	480a      	ldr	r0, [pc, #40]	; (8003fc4 <config_imu+0x1e0>)
 8003f9c:	f00d fd68 	bl	8011a70 <iprintf>
		if (DEBUG_PRINT == 1) printf("IMU2: %d \n", imu2_state);
 8003fa0:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	4808      	ldr	r0, [pc, #32]	; (8003fc8 <config_imu+0x1e4>)
 8003fa8:	f00d fd62 	bl	8011a70 <iprintf>
		return 0;
 8003fac:	2300      	movs	r3, #0
 8003fae:	e000      	b.n	8003fb2 <config_imu+0x1ce>
	}
	return 1;
 8003fb0:	2301      	movs	r3, #1
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3768      	adds	r7, #104	; 0x68
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
 8003fba:	bf00      	nop
 8003fbc:	42c80000 	.word	0x42c80000
 8003fc0:	080176c8 	.word	0x080176c8
 8003fc4:	080176e8 	.word	0x080176e8
 8003fc8:	080176f4 	.word	0x080176f4

08003fcc <selftest>:

uint8_t selftest(float TD1, float TD2, float BAT1, float BAT2, float LDR){
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	b086      	sub	sp, #24
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	ed87 0a05 	vstr	s0, [r7, #20]
 8003fd6:	edc7 0a04 	vstr	s1, [r7, #16]
 8003fda:	ed87 1a03 	vstr	s2, [r7, #12]
 8003fde:	edc7 1a02 	vstr	s3, [r7, #8]
 8003fe2:	ed87 2a01 	vstr	s4, [r7, #4]

	//check TD voltage
	play(440,250);
 8003fe6:	eddf 0a3f 	vldr	s1, [pc, #252]	; 80040e4 <selftest+0x118>
 8003fea:	ed9f 0a3f 	vldr	s0, [pc, #252]	; 80040e8 <selftest+0x11c>
 8003fee:	f7fd ff7d 	bl	8001eec <play>
	HAL_Delay(500);
 8003ff2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003ff6:	f003 ff1d 	bl	8007e34 <HAL_Delay>
	if (TD1 < 9) {
 8003ffa:	edd7 7a05 	vldr	s15, [r7, #20]
 8003ffe:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8004002:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004006:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800400a:	d510      	bpl.n	800402e <selftest+0x62>
		play(880,1000);
 800400c:	eddf 0a37 	vldr	s1, [pc, #220]	; 80040ec <selftest+0x120>
 8004010:	ed9f 0a37 	vldr	s0, [pc, #220]	; 80040f0 <selftest+0x124>
 8004014:	f7fd ff6a 	bl	8001eec <play>
		HAL_Delay(500);
 8004018:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800401c:	f003 ff0a 	bl	8007e34 <HAL_Delay>
		play(880,1000);
 8004020:	eddf 0a32 	vldr	s1, [pc, #200]	; 80040ec <selftest+0x120>
 8004024:	ed9f 0a32 	vldr	s0, [pc, #200]	; 80040f0 <selftest+0x124>
 8004028:	f7fd ff60 	bl	8001eec <play>
 800402c:	e00f      	b.n	800404e <selftest+0x82>
	} else {
		play(440,500);
 800402e:	eddf 0a31 	vldr	s1, [pc, #196]	; 80040f4 <selftest+0x128>
 8004032:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 80040e8 <selftest+0x11c>
 8004036:	f7fd ff59 	bl	8001eec <play>
		HAL_Delay(500);
 800403a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800403e:	f003 fef9 	bl	8007e34 <HAL_Delay>
		play(880,500);
 8004042:	eddf 0a2c 	vldr	s1, [pc, #176]	; 80040f4 <selftest+0x128>
 8004046:	ed9f 0a2a 	vldr	s0, [pc, #168]	; 80040f0 <selftest+0x124>
 800404a:	f7fd ff4f 	bl	8001eec <play>
	}

	HAL_Delay(1000);
 800404e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004052:	f003 feef 	bl	8007e34 <HAL_Delay>

	play(440,250);
 8004056:	eddf 0a23 	vldr	s1, [pc, #140]	; 80040e4 <selftest+0x118>
 800405a:	ed9f 0a23 	vldr	s0, [pc, #140]	; 80040e8 <selftest+0x11c>
 800405e:	f7fd ff45 	bl	8001eec <play>
	HAL_Delay(250);
 8004062:	20fa      	movs	r0, #250	; 0xfa
 8004064:	f003 fee6 	bl	8007e34 <HAL_Delay>
	play(440,250);
 8004068:	eddf 0a1e 	vldr	s1, [pc, #120]	; 80040e4 <selftest+0x118>
 800406c:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 80040e8 <selftest+0x11c>
 8004070:	f7fd ff3c 	bl	8001eec <play>
	HAL_Delay(500);
 8004074:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004078:	f003 fedc 	bl	8007e34 <HAL_Delay>
	if (TD2 < 9) {
 800407c:	edd7 7a04 	vldr	s15, [r7, #16]
 8004080:	eeb2 7a02 	vmov.f32	s14, #34	; 0x41100000  9.0
 8004084:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800408c:	d510      	bpl.n	80040b0 <selftest+0xe4>
		play(880,1000);
 800408e:	eddf 0a17 	vldr	s1, [pc, #92]	; 80040ec <selftest+0x120>
 8004092:	ed9f 0a17 	vldr	s0, [pc, #92]	; 80040f0 <selftest+0x124>
 8004096:	f7fd ff29 	bl	8001eec <play>
		HAL_Delay(500);
 800409a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800409e:	f003 fec9 	bl	8007e34 <HAL_Delay>
		play(880,1000);
 80040a2:	eddf 0a12 	vldr	s1, [pc, #72]	; 80040ec <selftest+0x120>
 80040a6:	ed9f 0a12 	vldr	s0, [pc, #72]	; 80040f0 <selftest+0x124>
 80040aa:	f7fd ff1f 	bl	8001eec <play>
 80040ae:	e00f      	b.n	80040d0 <selftest+0x104>
	} else {
		play(440,500);
 80040b0:	eddf 0a10 	vldr	s1, [pc, #64]	; 80040f4 <selftest+0x128>
 80040b4:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80040e8 <selftest+0x11c>
 80040b8:	f7fd ff18 	bl	8001eec <play>
		HAL_Delay(500);
 80040bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80040c0:	f003 feb8 	bl	8007e34 <HAL_Delay>
		play(880,500);
 80040c4:	eddf 0a0b 	vldr	s1, [pc, #44]	; 80040f4 <selftest+0x128>
 80040c8:	ed9f 0a09 	vldr	s0, [pc, #36]	; 80040f0 <selftest+0x124>
 80040cc:	f7fd ff0e 	bl	8001eec <play>
	}

	HAL_Delay(1000);
 80040d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80040d4:	f003 feae 	bl	8007e34 <HAL_Delay>

	//check battery power,
	//check LDR sensor

	return 1;
 80040d8:	2301      	movs	r3, #1
}
 80040da:	4618      	mov	r0, r3
 80040dc:	3718      	adds	r7, #24
 80040de:	46bd      	mov	sp, r7
 80040e0:	bd80      	pop	{r7, pc}
 80040e2:	bf00      	nop
 80040e4:	437a0000 	.word	0x437a0000
 80040e8:	43dc0000 	.word	0x43dc0000
 80040ec:	447a0000 	.word	0x447a0000
 80040f0:	445c0000 	.word	0x445c0000
 80040f4:	43fa0000 	.word	0x43fa0000

080040f8 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80040fc:	4b17      	ldr	r3, [pc, #92]	; (800415c <MX_SPI1_Init+0x64>)
 80040fe:	4a18      	ldr	r2, [pc, #96]	; (8004160 <MX_SPI1_Init+0x68>)
 8004100:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004102:	4b16      	ldr	r3, [pc, #88]	; (800415c <MX_SPI1_Init+0x64>)
 8004104:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004108:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800410a:	4b14      	ldr	r3, [pc, #80]	; (800415c <MX_SPI1_Init+0x64>)
 800410c:	2200      	movs	r2, #0
 800410e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004110:	4b12      	ldr	r3, [pc, #72]	; (800415c <MX_SPI1_Init+0x64>)
 8004112:	2200      	movs	r2, #0
 8004114:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004116:	4b11      	ldr	r3, [pc, #68]	; (800415c <MX_SPI1_Init+0x64>)
 8004118:	2200      	movs	r2, #0
 800411a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800411c:	4b0f      	ldr	r3, [pc, #60]	; (800415c <MX_SPI1_Init+0x64>)
 800411e:	2200      	movs	r2, #0
 8004120:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004122:	4b0e      	ldr	r3, [pc, #56]	; (800415c <MX_SPI1_Init+0x64>)
 8004124:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004128:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800412a:	4b0c      	ldr	r3, [pc, #48]	; (800415c <MX_SPI1_Init+0x64>)
 800412c:	2200      	movs	r2, #0
 800412e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004130:	4b0a      	ldr	r3, [pc, #40]	; (800415c <MX_SPI1_Init+0x64>)
 8004132:	2200      	movs	r2, #0
 8004134:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004136:	4b09      	ldr	r3, [pc, #36]	; (800415c <MX_SPI1_Init+0x64>)
 8004138:	2200      	movs	r2, #0
 800413a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800413c:	4b07      	ldr	r3, [pc, #28]	; (800415c <MX_SPI1_Init+0x64>)
 800413e:	2200      	movs	r2, #0
 8004140:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004142:	4b06      	ldr	r3, [pc, #24]	; (800415c <MX_SPI1_Init+0x64>)
 8004144:	220a      	movs	r2, #10
 8004146:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004148:	4804      	ldr	r0, [pc, #16]	; (800415c <MX_SPI1_Init+0x64>)
 800414a:	f008 f9c1 	bl	800c4d0 <HAL_SPI_Init>
 800414e:	4603      	mov	r3, r0
 8004150:	2b00      	cmp	r3, #0
 8004152:	d001      	beq.n	8004158 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004154:	f7fe f9ee 	bl	8002534 <Error_Handler>
  }

}
 8004158:	bf00      	nop
 800415a:	bd80      	pop	{r7, pc}
 800415c:	20014e4c 	.word	0x20014e4c
 8004160:	40013000 	.word	0x40013000

08004164 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8004168:	4b17      	ldr	r3, [pc, #92]	; (80041c8 <MX_SPI2_Init+0x64>)
 800416a:	4a18      	ldr	r2, [pc, #96]	; (80041cc <MX_SPI2_Init+0x68>)
 800416c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800416e:	4b16      	ldr	r3, [pc, #88]	; (80041c8 <MX_SPI2_Init+0x64>)
 8004170:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004174:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8004176:	4b14      	ldr	r3, [pc, #80]	; (80041c8 <MX_SPI2_Init+0x64>)
 8004178:	2200      	movs	r2, #0
 800417a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 800417c:	4b12      	ldr	r3, [pc, #72]	; (80041c8 <MX_SPI2_Init+0x64>)
 800417e:	2200      	movs	r2, #0
 8004180:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004182:	4b11      	ldr	r3, [pc, #68]	; (80041c8 <MX_SPI2_Init+0x64>)
 8004184:	2200      	movs	r2, #0
 8004186:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004188:	4b0f      	ldr	r3, [pc, #60]	; (80041c8 <MX_SPI2_Init+0x64>)
 800418a:	2200      	movs	r2, #0
 800418c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800418e:	4b0e      	ldr	r3, [pc, #56]	; (80041c8 <MX_SPI2_Init+0x64>)
 8004190:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004194:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004196:	4b0c      	ldr	r3, [pc, #48]	; (80041c8 <MX_SPI2_Init+0x64>)
 8004198:	2200      	movs	r2, #0
 800419a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800419c:	4b0a      	ldr	r3, [pc, #40]	; (80041c8 <MX_SPI2_Init+0x64>)
 800419e:	2200      	movs	r2, #0
 80041a0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80041a2:	4b09      	ldr	r3, [pc, #36]	; (80041c8 <MX_SPI2_Init+0x64>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041a8:	4b07      	ldr	r3, [pc, #28]	; (80041c8 <MX_SPI2_Init+0x64>)
 80041aa:	2200      	movs	r2, #0
 80041ac:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80041ae:	4b06      	ldr	r3, [pc, #24]	; (80041c8 <MX_SPI2_Init+0x64>)
 80041b0:	220a      	movs	r2, #10
 80041b2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80041b4:	4804      	ldr	r0, [pc, #16]	; (80041c8 <MX_SPI2_Init+0x64>)
 80041b6:	f008 f98b 	bl	800c4d0 <HAL_SPI_Init>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d001      	beq.n	80041c4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80041c0:	f7fe f9b8 	bl	8002534 <Error_Handler>
  }

}
 80041c4:	bf00      	nop
 80041c6:	bd80      	pop	{r7, pc}
 80041c8:	20014df4 	.word	0x20014df4
 80041cc:	40003800 	.word	0x40003800

080041d0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b08c      	sub	sp, #48	; 0x30
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041d8:	f107 031c 	add.w	r3, r7, #28
 80041dc:	2200      	movs	r2, #0
 80041de:	601a      	str	r2, [r3, #0]
 80041e0:	605a      	str	r2, [r3, #4]
 80041e2:	609a      	str	r2, [r3, #8]
 80041e4:	60da      	str	r2, [r3, #12]
 80041e6:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a32      	ldr	r2, [pc, #200]	; (80042b8 <HAL_SPI_MspInit+0xe8>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d12c      	bne.n	800424c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80041f2:	2300      	movs	r3, #0
 80041f4:	61bb      	str	r3, [r7, #24]
 80041f6:	4b31      	ldr	r3, [pc, #196]	; (80042bc <HAL_SPI_MspInit+0xec>)
 80041f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041fa:	4a30      	ldr	r2, [pc, #192]	; (80042bc <HAL_SPI_MspInit+0xec>)
 80041fc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004200:	6453      	str	r3, [r2, #68]	; 0x44
 8004202:	4b2e      	ldr	r3, [pc, #184]	; (80042bc <HAL_SPI_MspInit+0xec>)
 8004204:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004206:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800420a:	61bb      	str	r3, [r7, #24]
 800420c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800420e:	2300      	movs	r3, #0
 8004210:	617b      	str	r3, [r7, #20]
 8004212:	4b2a      	ldr	r3, [pc, #168]	; (80042bc <HAL_SPI_MspInit+0xec>)
 8004214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004216:	4a29      	ldr	r2, [pc, #164]	; (80042bc <HAL_SPI_MspInit+0xec>)
 8004218:	f043 0301 	orr.w	r3, r3, #1
 800421c:	6313      	str	r3, [r2, #48]	; 0x30
 800421e:	4b27      	ldr	r3, [pc, #156]	; (80042bc <HAL_SPI_MspInit+0xec>)
 8004220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004222:	f003 0301 	and.w	r3, r3, #1
 8004226:	617b      	str	r3, [r7, #20]
 8004228:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800422a:	23e0      	movs	r3, #224	; 0xe0
 800422c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800422e:	2302      	movs	r3, #2
 8004230:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004232:	2300      	movs	r3, #0
 8004234:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004236:	2303      	movs	r3, #3
 8004238:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800423a:	2305      	movs	r3, #5
 800423c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800423e:	f107 031c 	add.w	r3, r7, #28
 8004242:	4619      	mov	r1, r3
 8004244:	481e      	ldr	r0, [pc, #120]	; (80042c0 <HAL_SPI_MspInit+0xf0>)
 8004246:	f004 ff73 	bl	8009130 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800424a:	e031      	b.n	80042b0 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI2)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a1c      	ldr	r2, [pc, #112]	; (80042c4 <HAL_SPI_MspInit+0xf4>)
 8004252:	4293      	cmp	r3, r2
 8004254:	d12c      	bne.n	80042b0 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004256:	2300      	movs	r3, #0
 8004258:	613b      	str	r3, [r7, #16]
 800425a:	4b18      	ldr	r3, [pc, #96]	; (80042bc <HAL_SPI_MspInit+0xec>)
 800425c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800425e:	4a17      	ldr	r2, [pc, #92]	; (80042bc <HAL_SPI_MspInit+0xec>)
 8004260:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004264:	6413      	str	r3, [r2, #64]	; 0x40
 8004266:	4b15      	ldr	r3, [pc, #84]	; (80042bc <HAL_SPI_MspInit+0xec>)
 8004268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800426e:	613b      	str	r3, [r7, #16]
 8004270:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004272:	2300      	movs	r3, #0
 8004274:	60fb      	str	r3, [r7, #12]
 8004276:	4b11      	ldr	r3, [pc, #68]	; (80042bc <HAL_SPI_MspInit+0xec>)
 8004278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800427a:	4a10      	ldr	r2, [pc, #64]	; (80042bc <HAL_SPI_MspInit+0xec>)
 800427c:	f043 0302 	orr.w	r3, r3, #2
 8004280:	6313      	str	r3, [r2, #48]	; 0x30
 8004282:	4b0e      	ldr	r3, [pc, #56]	; (80042bc <HAL_SPI_MspInit+0xec>)
 8004284:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004286:	f003 0302 	and.w	r3, r3, #2
 800428a:	60fb      	str	r3, [r7, #12]
 800428c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800428e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004292:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004294:	2302      	movs	r3, #2
 8004296:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004298:	2300      	movs	r3, #0
 800429a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800429c:	2303      	movs	r3, #3
 800429e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80042a0:	2305      	movs	r3, #5
 80042a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042a4:	f107 031c 	add.w	r3, r7, #28
 80042a8:	4619      	mov	r1, r3
 80042aa:	4807      	ldr	r0, [pc, #28]	; (80042c8 <HAL_SPI_MspInit+0xf8>)
 80042ac:	f004 ff40 	bl	8009130 <HAL_GPIO_Init>
}
 80042b0:	bf00      	nop
 80042b2:	3730      	adds	r7, #48	; 0x30
 80042b4:	46bd      	mov	sp, r7
 80042b6:	bd80      	pop	{r7, pc}
 80042b8:	40013000 	.word	0x40013000
 80042bc:	40023800 	.word	0x40023800
 80042c0:	40020000 	.word	0x40020000
 80042c4:	40003800 	.word	0x40003800
 80042c8:	40020400 	.word	0x40020400

080042cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042d2:	2300      	movs	r3, #0
 80042d4:	607b      	str	r3, [r7, #4]
 80042d6:	4b10      	ldr	r3, [pc, #64]	; (8004318 <HAL_MspInit+0x4c>)
 80042d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042da:	4a0f      	ldr	r2, [pc, #60]	; (8004318 <HAL_MspInit+0x4c>)
 80042dc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042e0:	6453      	str	r3, [r2, #68]	; 0x44
 80042e2:	4b0d      	ldr	r3, [pc, #52]	; (8004318 <HAL_MspInit+0x4c>)
 80042e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042e6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042ea:	607b      	str	r3, [r7, #4]
 80042ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80042ee:	2300      	movs	r3, #0
 80042f0:	603b      	str	r3, [r7, #0]
 80042f2:	4b09      	ldr	r3, [pc, #36]	; (8004318 <HAL_MspInit+0x4c>)
 80042f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042f6:	4a08      	ldr	r2, [pc, #32]	; (8004318 <HAL_MspInit+0x4c>)
 80042f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80042fc:	6413      	str	r3, [r2, #64]	; 0x40
 80042fe:	4b06      	ldr	r3, [pc, #24]	; (8004318 <HAL_MspInit+0x4c>)
 8004300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004306:	603b      	str	r3, [r7, #0]
 8004308:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800430a:	bf00      	nop
 800430c:	370c      	adds	r7, #12
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	40023800 	.word	0x40023800

0800431c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800431c:	b480      	push	{r7}
 800431e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004320:	bf00      	nop
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr

0800432a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800432a:	b480      	push	{r7}
 800432c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800432e:	e7fe      	b.n	800432e <HardFault_Handler+0x4>

08004330 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004330:	b480      	push	{r7}
 8004332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004334:	e7fe      	b.n	8004334 <MemManage_Handler+0x4>

08004336 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004336:	b480      	push	{r7}
 8004338:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800433a:	e7fe      	b.n	800433a <BusFault_Handler+0x4>

0800433c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800433c:	b480      	push	{r7}
 800433e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004340:	e7fe      	b.n	8004340 <UsageFault_Handler+0x4>

08004342 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004342:	b480      	push	{r7}
 8004344:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004346:	bf00      	nop
 8004348:	46bd      	mov	sp, r7
 800434a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800434e:	4770      	bx	lr

08004350 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004350:	b480      	push	{r7}
 8004352:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004354:	bf00      	nop
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr

0800435e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800435e:	b480      	push	{r7}
 8004360:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004362:	bf00      	nop
 8004364:	46bd      	mov	sp, r7
 8004366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800436a:	4770      	bx	lr

0800436c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004370:	f003 fd40 	bl	8007df4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004374:	bf00      	nop
 8004376:	bd80      	pop	{r7, pc}

08004378 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800437c:	4802      	ldr	r0, [pc, #8]	; (8004388 <SDIO_IRQHandler+0x10>)
 800437e:	f007 f813 	bl	800b3a8 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8004382:	bf00      	nop
 8004384:	bd80      	pop	{r7, pc}
 8004386:	bf00      	nop
 8004388:	20014d70 	.word	0x20014d70

0800438c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004390:	4802      	ldr	r0, [pc, #8]	; (800439c <DMA2_Stream0_IRQHandler+0x10>)
 8004392:	f004 fc59 	bl	8008c48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8004396:	bf00      	nop
 8004398:	bd80      	pop	{r7, pc}
 800439a:	bf00      	nop
 800439c:	2000499c 	.word	0x2000499c

080043a0 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 80043a4:	4802      	ldr	r0, [pc, #8]	; (80043b0 <DMA2_Stream3_IRQHandler+0x10>)
 80043a6:	f004 fc4f 	bl	8008c48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80043aa:	bf00      	nop
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	20014cb0 	.word	0x20014cb0

080043b4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 80043b8:	4802      	ldr	r0, [pc, #8]	; (80043c4 <DMA2_Stream6_IRQHandler+0x10>)
 80043ba:	f004 fc45 	bl	8008c48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 80043be:	bf00      	nop
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	20014d10 	.word	0x20014d10

080043c8 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80043d0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80043d4:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80043d8:	f003 0301 	and.w	r3, r3, #1
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d013      	beq.n	8004408 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80043e0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80043e4:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80043e8:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d00b      	beq.n	8004408 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80043f0:	e000      	b.n	80043f4 <ITM_SendChar+0x2c>
    {
      __NOP();
 80043f2:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80043f4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d0f9      	beq.n	80043f2 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80043fe:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	b2d2      	uxtb	r2, r2
 8004406:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8004408:	687b      	ldr	r3, [r7, #4]
}
 800440a:	4618      	mov	r0, r3
 800440c:	370c      	adds	r7, #12
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr

08004416 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004416:	b580      	push	{r7, lr}
 8004418:	b086      	sub	sp, #24
 800441a:	af00      	add	r7, sp, #0
 800441c:	60f8      	str	r0, [r7, #12]
 800441e:	60b9      	str	r1, [r7, #8]
 8004420:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004422:	2300      	movs	r3, #0
 8004424:	617b      	str	r3, [r7, #20]
 8004426:	e00a      	b.n	800443e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8004428:	f3af 8000 	nop.w
 800442c:	4601      	mov	r1, r0
 800442e:	68bb      	ldr	r3, [r7, #8]
 8004430:	1c5a      	adds	r2, r3, #1
 8004432:	60ba      	str	r2, [r7, #8]
 8004434:	b2ca      	uxtb	r2, r1
 8004436:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004438:	697b      	ldr	r3, [r7, #20]
 800443a:	3301      	adds	r3, #1
 800443c:	617b      	str	r3, [r7, #20]
 800443e:	697a      	ldr	r2, [r7, #20]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	429a      	cmp	r2, r3
 8004444:	dbf0      	blt.n	8004428 <_read+0x12>
	}

return len;
 8004446:	687b      	ldr	r3, [r7, #4]
}
 8004448:	4618      	mov	r0, r3
 800444a:	3718      	adds	r7, #24
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}

08004450 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b086      	sub	sp, #24
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800445c:	2300      	movs	r3, #0
 800445e:	617b      	str	r3, [r7, #20]
 8004460:	e009      	b.n	8004476 <_write+0x26>
	{
		//__io_putchar(*ptr++);
		ITM_SendChar((*ptr++));
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	1c5a      	adds	r2, r3, #1
 8004466:	60ba      	str	r2, [r7, #8]
 8004468:	781b      	ldrb	r3, [r3, #0]
 800446a:	4618      	mov	r0, r3
 800446c:	f7ff ffac 	bl	80043c8 <ITM_SendChar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	3301      	adds	r3, #1
 8004474:	617b      	str	r3, [r7, #20]
 8004476:	697a      	ldr	r2, [r7, #20]
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	429a      	cmp	r2, r3
 800447c:	dbf1      	blt.n	8004462 <_write+0x12>
	}
	return len;
 800447e:	687b      	ldr	r3, [r7, #4]
}
 8004480:	4618      	mov	r0, r3
 8004482:	3718      	adds	r7, #24
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}

08004488 <_close>:

int _close(int file)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
	return -1;
 8004490:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004494:	4618      	mov	r0, r3
 8004496:	370c      	adds	r7, #12
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr

080044a0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80044a0:	b480      	push	{r7}
 80044a2:	b083      	sub	sp, #12
 80044a4:	af00      	add	r7, sp, #0
 80044a6:	6078      	str	r0, [r7, #4]
 80044a8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80044aa:	683b      	ldr	r3, [r7, #0]
 80044ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80044b0:	605a      	str	r2, [r3, #4]
	return 0;
 80044b2:	2300      	movs	r3, #0
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	370c      	adds	r7, #12
 80044b8:	46bd      	mov	sp, r7
 80044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044be:	4770      	bx	lr

080044c0 <_isatty>:

int _isatty(int file)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
	return 1;
 80044c8:	2301      	movs	r3, #1
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	370c      	adds	r7, #12
 80044ce:	46bd      	mov	sp, r7
 80044d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d4:	4770      	bx	lr

080044d6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80044d6:	b480      	push	{r7}
 80044d8:	b085      	sub	sp, #20
 80044da:	af00      	add	r7, sp, #0
 80044dc:	60f8      	str	r0, [r7, #12]
 80044de:	60b9      	str	r1, [r7, #8]
 80044e0:	607a      	str	r2, [r7, #4]
	return 0;
 80044e2:	2300      	movs	r3, #0
}
 80044e4:	4618      	mov	r0, r3
 80044e6:	3714      	adds	r7, #20
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr

080044f0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80044f8:	4b11      	ldr	r3, [pc, #68]	; (8004540 <_sbrk+0x50>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d102      	bne.n	8004506 <_sbrk+0x16>
		heap_end = &end;
 8004500:	4b0f      	ldr	r3, [pc, #60]	; (8004540 <_sbrk+0x50>)
 8004502:	4a10      	ldr	r2, [pc, #64]	; (8004544 <_sbrk+0x54>)
 8004504:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004506:	4b0e      	ldr	r3, [pc, #56]	; (8004540 <_sbrk+0x50>)
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800450c:	4b0c      	ldr	r3, [pc, #48]	; (8004540 <_sbrk+0x50>)
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	4413      	add	r3, r2
 8004514:	466a      	mov	r2, sp
 8004516:	4293      	cmp	r3, r2
 8004518:	d907      	bls.n	800452a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800451a:	f00c fe0f 	bl	801113c <__errno>
 800451e:	4602      	mov	r2, r0
 8004520:	230c      	movs	r3, #12
 8004522:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8004524:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004528:	e006      	b.n	8004538 <_sbrk+0x48>
	}

	heap_end += incr;
 800452a:	4b05      	ldr	r3, [pc, #20]	; (8004540 <_sbrk+0x50>)
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4413      	add	r3, r2
 8004532:	4a03      	ldr	r2, [pc, #12]	; (8004540 <_sbrk+0x50>)
 8004534:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8004536:	68fb      	ldr	r3, [r7, #12]
}
 8004538:	4618      	mov	r0, r3
 800453a:	3710      	adds	r7, #16
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	2000081c 	.word	0x2000081c
 8004544:	20016f18 	.word	0x20016f18

08004548 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004548:	b480      	push	{r7}
 800454a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800454c:	4b08      	ldr	r3, [pc, #32]	; (8004570 <SystemInit+0x28>)
 800454e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004552:	4a07      	ldr	r2, [pc, #28]	; (8004570 <SystemInit+0x28>)
 8004554:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004558:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800455c:	4b04      	ldr	r3, [pc, #16]	; (8004570 <SystemInit+0x28>)
 800455e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004562:	609a      	str	r2, [r3, #8]
#endif
}
 8004564:	bf00      	nop
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	e000ed00 	.word	0xe000ed00

08004574 <h3l_init>:
uint8_t _DELAY_HL = 100;
uint8_t _ADDR_HL = 0x18 << 1;

//almost copy of SHT31 drivers
uint8_t h3l_init(struct h3l_dev * dev)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef _ret;
	if (HAL_I2C_GetState(dev->i2c_bus) != HAL_I2C_STATE_READY)
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	4618      	mov	r0, r3
 8004582:	f005 fd45 	bl	800a010 <HAL_I2C_GetState>
 8004586:	4603      	mov	r3, r0
 8004588:	2b20      	cmp	r3, #32
 800458a:	d003      	beq.n	8004594 <h3l_init+0x20>
	{
		printf("i2c1 not ready!\n");
 800458c:	481a      	ldr	r0, [pc, #104]	; (80045f8 <h3l_init+0x84>)
 800458e:	f00d fae3 	bl	8011b58 <puts>
 8004592:	e002      	b.n	800459a <h3l_init+0x26>
	} else {
		printf("i2c1 is ready!\n");
 8004594:	4819      	ldr	r0, [pc, #100]	; (80045fc <h3l_init+0x88>)
 8004596:	f00d fadf 	bl	8011b58 <puts>
	}
	_ret = HAL_I2C_IsDeviceReady(dev->i2c_bus, dev->addr, 10, dev->delay);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6858      	ldr	r0, [r3, #4]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	781b      	ldrb	r3, [r3, #0]
 80045a2:	b299      	uxth	r1, r3
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	7a1b      	ldrb	r3, [r3, #8]
 80045a8:	220a      	movs	r2, #10
 80045aa:	f005 fc03 	bl	8009db4 <HAL_I2C_IsDeviceReady>
 80045ae:	4603      	mov	r3, r0
 80045b0:	73fb      	strb	r3, [r7, #15]
	if ( _ret != HAL_OK )
 80045b2:	7bfb      	ldrb	r3, [r7, #15]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d009      	beq.n	80045cc <h3l_init+0x58>
	{
		printf("H3L setup fail\n");
 80045b8:	4811      	ldr	r0, [pc, #68]	; (8004600 <h3l_init+0x8c>)
 80045ba:	f00d facd 	bl	8011b58 <puts>
		printf("Errorcode: %d\n", _ret);
 80045be:	7bfb      	ldrb	r3, [r7, #15]
 80045c0:	4619      	mov	r1, r3
 80045c2:	4810      	ldr	r0, [pc, #64]	; (8004604 <h3l_init+0x90>)
 80045c4:	f00d fa54 	bl	8011a70 <iprintf>
		return 0;
 80045c8:	2300      	movs	r3, #0
 80045ca:	e010      	b.n	80045ee <h3l_init+0x7a>
	}

	//power up
	uint8_t PWR_CONF = 0b00111111;
 80045cc:	233f      	movs	r3, #63	; 0x3f
 80045ce:	73bb      	strb	r3, [r7, #14]
	//PWR_CONF = 0x27;

	h3l_write(dev, 0x20, PWR_CONF);
 80045d0:	7bbb      	ldrb	r3, [r7, #14]
 80045d2:	461a      	mov	r2, r3
 80045d4:	2120      	movs	r1, #32
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 f9ae 	bl	8004938 <h3l_write>


	PWR_CONF = 0b10000000;
 80045dc:	2380      	movs	r3, #128	; 0x80
 80045de:	73bb      	strb	r3, [r7, #14]
	h3l_write(dev, 0x23, PWR_CONF);
 80045e0:	7bbb      	ldrb	r3, [r7, #14]
 80045e2:	461a      	mov	r2, r3
 80045e4:	2123      	movs	r1, #35	; 0x23
 80045e6:	6878      	ldr	r0, [r7, #4]
 80045e8:	f000 f9a6 	bl	8004938 <h3l_write>
	//HAL_Delay(5);
	_ret = HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf, 1, dev->delay);
	printf("WHOAMI: %d \n", buf);
	*/

	return 1;
 80045ec:	2301      	movs	r3, #1
}
 80045ee:	4618      	mov	r0, r3
 80045f0:	3710      	adds	r7, #16
 80045f2:	46bd      	mov	sp, r7
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	bf00      	nop
 80045f8:	08017700 	.word	0x08017700
 80045fc:	08017710 	.word	0x08017710
 8004600:	08017720 	.word	0x08017720
 8004604:	08017730 	.word	0x08017730

08004608 <h3l_read_raw>:


void h3l_read_raw(struct h3l_dev * dev, int16_t * dat)
{
 8004608:	b590      	push	{r4, r7, lr}
 800460a:	b087      	sub	sp, #28
 800460c:	af02      	add	r7, sp, #8
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]

	uint8_t reg;
	uint8_t buf[6];

	reg = 0x28;
 8004612:	2328      	movs	r3, #40	; 0x28
 8004614:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6858      	ldr	r0, [r3, #4]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	781b      	ldrb	r3, [r3, #0]
 800461e:	b299      	uxth	r1, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	7a1b      	ldrb	r3, [r3, #8]
 8004624:	f107 020f 	add.w	r2, r7, #15
 8004628:	9300      	str	r3, [sp, #0]
 800462a:	2301      	movs	r3, #1
 800462c:	f005 f89e 	bl	800976c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[0], 1, dev->delay);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	6858      	ldr	r0, [r3, #4]
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	781b      	ldrb	r3, [r3, #0]
 8004638:	b299      	uxth	r1, r3
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	7a1b      	ldrb	r3, [r3, #8]
 800463e:	f107 0208 	add.w	r2, r7, #8
 8004642:	9300      	str	r3, [sp, #0]
 8004644:	2301      	movs	r3, #1
 8004646:	f005 f98f 	bl	8009968 <HAL_I2C_Master_Receive>
	reg = 0x29;
 800464a:	2329      	movs	r3, #41	; 0x29
 800464c:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6858      	ldr	r0, [r3, #4]
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	781b      	ldrb	r3, [r3, #0]
 8004656:	b299      	uxth	r1, r3
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	7a1b      	ldrb	r3, [r3, #8]
 800465c:	f107 020f 	add.w	r2, r7, #15
 8004660:	9300      	str	r3, [sp, #0]
 8004662:	2301      	movs	r3, #1
 8004664:	f005 f882 	bl	800976c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[1], 1, dev->delay);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6858      	ldr	r0, [r3, #4]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	b299      	uxth	r1, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	7a1b      	ldrb	r3, [r3, #8]
 8004676:	461c      	mov	r4, r3
 8004678:	f107 0308 	add.w	r3, r7, #8
 800467c:	1c5a      	adds	r2, r3, #1
 800467e:	9400      	str	r4, [sp, #0]
 8004680:	2301      	movs	r3, #1
 8004682:	f005 f971 	bl	8009968 <HAL_I2C_Master_Receive>
	reg = 0x2A;
 8004686:	232a      	movs	r3, #42	; 0x2a
 8004688:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6858      	ldr	r0, [r3, #4]
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	781b      	ldrb	r3, [r3, #0]
 8004692:	b299      	uxth	r1, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	7a1b      	ldrb	r3, [r3, #8]
 8004698:	f107 020f 	add.w	r2, r7, #15
 800469c:	9300      	str	r3, [sp, #0]
 800469e:	2301      	movs	r3, #1
 80046a0:	f005 f864 	bl	800976c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[2], 1, dev->delay);
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6858      	ldr	r0, [r3, #4]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	781b      	ldrb	r3, [r3, #0]
 80046ac:	b299      	uxth	r1, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	7a1b      	ldrb	r3, [r3, #8]
 80046b2:	461c      	mov	r4, r3
 80046b4:	f107 0308 	add.w	r3, r7, #8
 80046b8:	1c9a      	adds	r2, r3, #2
 80046ba:	9400      	str	r4, [sp, #0]
 80046bc:	2301      	movs	r3, #1
 80046be:	f005 f953 	bl	8009968 <HAL_I2C_Master_Receive>
	reg = 0x2B;
 80046c2:	232b      	movs	r3, #43	; 0x2b
 80046c4:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6858      	ldr	r0, [r3, #4]
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	781b      	ldrb	r3, [r3, #0]
 80046ce:	b299      	uxth	r1, r3
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	7a1b      	ldrb	r3, [r3, #8]
 80046d4:	f107 020f 	add.w	r2, r7, #15
 80046d8:	9300      	str	r3, [sp, #0]
 80046da:	2301      	movs	r3, #1
 80046dc:	f005 f846 	bl	800976c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[3], 1, dev->delay);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6858      	ldr	r0, [r3, #4]
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	781b      	ldrb	r3, [r3, #0]
 80046e8:	b299      	uxth	r1, r3
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	7a1b      	ldrb	r3, [r3, #8]
 80046ee:	461c      	mov	r4, r3
 80046f0:	f107 0308 	add.w	r3, r7, #8
 80046f4:	1cda      	adds	r2, r3, #3
 80046f6:	9400      	str	r4, [sp, #0]
 80046f8:	2301      	movs	r3, #1
 80046fa:	f005 f935 	bl	8009968 <HAL_I2C_Master_Receive>
	reg = 0x2C;
 80046fe:	232c      	movs	r3, #44	; 0x2c
 8004700:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6858      	ldr	r0, [r3, #4]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	781b      	ldrb	r3, [r3, #0]
 800470a:	b299      	uxth	r1, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	7a1b      	ldrb	r3, [r3, #8]
 8004710:	f107 020f 	add.w	r2, r7, #15
 8004714:	9300      	str	r3, [sp, #0]
 8004716:	2301      	movs	r3, #1
 8004718:	f005 f828 	bl	800976c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[4], 1, dev->delay);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6858      	ldr	r0, [r3, #4]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	781b      	ldrb	r3, [r3, #0]
 8004724:	b299      	uxth	r1, r3
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	7a1b      	ldrb	r3, [r3, #8]
 800472a:	461c      	mov	r4, r3
 800472c:	f107 0308 	add.w	r3, r7, #8
 8004730:	1d1a      	adds	r2, r3, #4
 8004732:	9400      	str	r4, [sp, #0]
 8004734:	2301      	movs	r3, #1
 8004736:	f005 f917 	bl	8009968 <HAL_I2C_Master_Receive>
	reg = 0x2D;
 800473a:	232d      	movs	r3, #45	; 0x2d
 800473c:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &reg, 1, dev->delay);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6858      	ldr	r0, [r3, #4]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	781b      	ldrb	r3, [r3, #0]
 8004746:	b299      	uxth	r1, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	7a1b      	ldrb	r3, [r3, #8]
 800474c:	f107 020f 	add.w	r2, r7, #15
 8004750:	9300      	str	r3, [sp, #0]
 8004752:	2301      	movs	r3, #1
 8004754:	f005 f80a 	bl	800976c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, &buf[5], 1, dev->delay);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6858      	ldr	r0, [r3, #4]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	781b      	ldrb	r3, [r3, #0]
 8004760:	b299      	uxth	r1, r3
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	7a1b      	ldrb	r3, [r3, #8]
 8004766:	461c      	mov	r4, r3
 8004768:	f107 0308 	add.w	r3, r7, #8
 800476c:	1d5a      	adds	r2, r3, #5
 800476e:	9400      	str	r4, [sp, #0]
 8004770:	2301      	movs	r3, #1
 8004772:	f005 f8f9 	bl	8009968 <HAL_I2C_Master_Receive>

	dev->dat[0] = (buf[0]) | (int16_t)(buf[1] << 8);
 8004776:	7a3b      	ldrb	r3, [r7, #8]
 8004778:	b21a      	sxth	r2, r3
 800477a:	7a7b      	ldrb	r3, [r7, #9]
 800477c:	021b      	lsls	r3, r3, #8
 800477e:	b21b      	sxth	r3, r3
 8004780:	4313      	orrs	r3, r2
 8004782:	b21a      	sxth	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	815a      	strh	r2, [r3, #10]
	dev->dat[1] = (buf[2]) | (int16_t)(buf[3] << 8);
 8004788:	7abb      	ldrb	r3, [r7, #10]
 800478a:	b21a      	sxth	r2, r3
 800478c:	7afb      	ldrb	r3, [r7, #11]
 800478e:	021b      	lsls	r3, r3, #8
 8004790:	b21b      	sxth	r3, r3
 8004792:	4313      	orrs	r3, r2
 8004794:	b21a      	sxth	r2, r3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	819a      	strh	r2, [r3, #12]
	dev->dat[2] = (buf[4]) | (int16_t)(buf[5] << 8);
 800479a:	7b3b      	ldrb	r3, [r7, #12]
 800479c:	b21a      	sxth	r2, r3
 800479e:	7b7b      	ldrb	r3, [r7, #13]
 80047a0:	021b      	lsls	r3, r3, #8
 80047a2:	b21b      	sxth	r3, r3
 80047a4:	4313      	orrs	r3, r2
 80047a6:	b21a      	sxth	r2, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	81da      	strh	r2, [r3, #14]
	dev->dat[0] = dev->dat[0] >> 4;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 80047b2:	111b      	asrs	r3, r3, #4
 80047b4:	b21a      	sxth	r2, r3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	815a      	strh	r2, [r3, #10]
	dev->dat[1] = dev->dat[1] >> 4;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 80047c0:	111b      	asrs	r3, r3, #4
 80047c2:	b21a      	sxth	r2, r3
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	819a      	strh	r2, [r3, #12]
	dev->dat[2] = dev->dat[2] >> 4;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80047ce:	111b      	asrs	r3, r3, #4
 80047d0:	b21a      	sxth	r2, r3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	81da      	strh	r2, [r3, #14]
	dat[0] = dev->dat[0];
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	f9b3 200a 	ldrsh.w	r2, [r3, #10]
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	801a      	strh	r2, [r3, #0]
	dat[1] = dev->dat[1];
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	3302      	adds	r3, #2
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 80047ea:	801a      	strh	r2, [r3, #0]
	dat[2] = dev->dat[2];
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	3304      	adds	r3, #4
 80047f0:	687a      	ldr	r2, [r7, #4]
 80047f2:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 80047f6:	801a      	strh	r2, [r3, #0]

};
 80047f8:	bf00      	nop
 80047fa:	3714      	adds	r7, #20
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd90      	pop	{r4, r7, pc}

08004800 <h3l_convert>:

void h3l_convert(struct h3l_dev * dev, float* out)
{
 8004800:	b590      	push	{r4, r7, lr}
 8004802:	b083      	sub	sp, #12
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
 8004808:	6039      	str	r1, [r7, #0]

	out[0] = (float)(dev->dat[0]) * 49. / 1000. * 9.81;
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8004810:	ee07 3a90 	vmov	s15, r3
 8004814:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004818:	ee17 0a90 	vmov	r0, s15
 800481c:	f7fb fe94 	bl	8000548 <__aeabi_f2d>
 8004820:	f04f 0200 	mov.w	r2, #0
 8004824:	4b42      	ldr	r3, [pc, #264]	; (8004930 <h3l_convert+0x130>)
 8004826:	f7fb fee7 	bl	80005f8 <__aeabi_dmul>
 800482a:	4603      	mov	r3, r0
 800482c:	460c      	mov	r4, r1
 800482e:	4618      	mov	r0, r3
 8004830:	4621      	mov	r1, r4
 8004832:	f04f 0200 	mov.w	r2, #0
 8004836:	4b3f      	ldr	r3, [pc, #252]	; (8004934 <h3l_convert+0x134>)
 8004838:	f7fc f808 	bl	800084c <__aeabi_ddiv>
 800483c:	4603      	mov	r3, r0
 800483e:	460c      	mov	r4, r1
 8004840:	4618      	mov	r0, r3
 8004842:	4621      	mov	r1, r4
 8004844:	a338      	add	r3, pc, #224	; (adr r3, 8004928 <h3l_convert+0x128>)
 8004846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800484a:	f7fb fed5 	bl	80005f8 <__aeabi_dmul>
 800484e:	4603      	mov	r3, r0
 8004850:	460c      	mov	r4, r1
 8004852:	4618      	mov	r0, r3
 8004854:	4621      	mov	r1, r4
 8004856:	f7fc f9c7 	bl	8000be8 <__aeabi_d2f>
 800485a:	4602      	mov	r2, r0
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	601a      	str	r2, [r3, #0]
	out[1] = (float)(dev->dat[1]) * 49. / 1000. * 9.81;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8004866:	ee07 3a90 	vmov	s15, r3
 800486a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800486e:	ee17 0a90 	vmov	r0, s15
 8004872:	f7fb fe69 	bl	8000548 <__aeabi_f2d>
 8004876:	f04f 0200 	mov.w	r2, #0
 800487a:	4b2d      	ldr	r3, [pc, #180]	; (8004930 <h3l_convert+0x130>)
 800487c:	f7fb febc 	bl	80005f8 <__aeabi_dmul>
 8004880:	4603      	mov	r3, r0
 8004882:	460c      	mov	r4, r1
 8004884:	4618      	mov	r0, r3
 8004886:	4621      	mov	r1, r4
 8004888:	f04f 0200 	mov.w	r2, #0
 800488c:	4b29      	ldr	r3, [pc, #164]	; (8004934 <h3l_convert+0x134>)
 800488e:	f7fb ffdd 	bl	800084c <__aeabi_ddiv>
 8004892:	4603      	mov	r3, r0
 8004894:	460c      	mov	r4, r1
 8004896:	4618      	mov	r0, r3
 8004898:	4621      	mov	r1, r4
 800489a:	a323      	add	r3, pc, #140	; (adr r3, 8004928 <h3l_convert+0x128>)
 800489c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048a0:	f7fb feaa 	bl	80005f8 <__aeabi_dmul>
 80048a4:	4603      	mov	r3, r0
 80048a6:	460c      	mov	r4, r1
 80048a8:	4619      	mov	r1, r3
 80048aa:	4622      	mov	r2, r4
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	1d1c      	adds	r4, r3, #4
 80048b0:	4608      	mov	r0, r1
 80048b2:	4611      	mov	r1, r2
 80048b4:	f7fc f998 	bl	8000be8 <__aeabi_d2f>
 80048b8:	4603      	mov	r3, r0
 80048ba:	6023      	str	r3, [r4, #0]
	out[2] = (float)(dev->dat[2]) * 49. / 1000. * 9.81;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 80048c2:	ee07 3a90 	vmov	s15, r3
 80048c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048ca:	ee17 0a90 	vmov	r0, s15
 80048ce:	f7fb fe3b 	bl	8000548 <__aeabi_f2d>
 80048d2:	f04f 0200 	mov.w	r2, #0
 80048d6:	4b16      	ldr	r3, [pc, #88]	; (8004930 <h3l_convert+0x130>)
 80048d8:	f7fb fe8e 	bl	80005f8 <__aeabi_dmul>
 80048dc:	4603      	mov	r3, r0
 80048de:	460c      	mov	r4, r1
 80048e0:	4618      	mov	r0, r3
 80048e2:	4621      	mov	r1, r4
 80048e4:	f04f 0200 	mov.w	r2, #0
 80048e8:	4b12      	ldr	r3, [pc, #72]	; (8004934 <h3l_convert+0x134>)
 80048ea:	f7fb ffaf 	bl	800084c <__aeabi_ddiv>
 80048ee:	4603      	mov	r3, r0
 80048f0:	460c      	mov	r4, r1
 80048f2:	4618      	mov	r0, r3
 80048f4:	4621      	mov	r1, r4
 80048f6:	a30c      	add	r3, pc, #48	; (adr r3, 8004928 <h3l_convert+0x128>)
 80048f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048fc:	f7fb fe7c 	bl	80005f8 <__aeabi_dmul>
 8004900:	4603      	mov	r3, r0
 8004902:	460c      	mov	r4, r1
 8004904:	4619      	mov	r1, r3
 8004906:	4622      	mov	r2, r4
 8004908:	683b      	ldr	r3, [r7, #0]
 800490a:	f103 0408 	add.w	r4, r3, #8
 800490e:	4608      	mov	r0, r1
 8004910:	4611      	mov	r1, r2
 8004912:	f7fc f969 	bl	8000be8 <__aeabi_d2f>
 8004916:	4603      	mov	r3, r0
 8004918:	6023      	str	r3, [r4, #0]

	//printf("ax: %4.2f, ay: %4.2f, az: %4.2f\n",buffer[0],buffer[1],buffer[2]);

}
 800491a:	bf00      	nop
 800491c:	370c      	adds	r7, #12
 800491e:	46bd      	mov	sp, r7
 8004920:	bd90      	pop	{r4, r7, pc}
 8004922:	bf00      	nop
 8004924:	f3af 8000 	nop.w
 8004928:	51eb851f 	.word	0x51eb851f
 800492c:	40239eb8 	.word	0x40239eb8
 8004930:	40488000 	.word	0x40488000
 8004934:	408f4000 	.word	0x408f4000

08004938 <h3l_write>:


void h3l_write(struct h3l_dev * dev, uint8_t reg, uint8_t val)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b086      	sub	sp, #24
 800493c:	af02      	add	r7, sp, #8
 800493e:	6078      	str	r0, [r7, #4]
 8004940:	460b      	mov	r3, r1
 8004942:	70fb      	strb	r3, [r7, #3]
 8004944:	4613      	mov	r3, r2
 8004946:	70bb      	strb	r3, [r7, #2]
	uint8_t _buf[2];
	//printf("writing to h3l: %d\n",val);
	_buf[0] = reg;
 8004948:	78fb      	ldrb	r3, [r7, #3]
 800494a:	733b      	strb	r3, [r7, #12]
	_buf[1] = val;
 800494c:	78bb      	ldrb	r3, [r7, #2]
 800494e:	737b      	strb	r3, [r7, #13]

	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, _buf, 2, dev->delay);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6858      	ldr	r0, [r3, #4]
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	781b      	ldrb	r3, [r3, #0]
 8004958:	b299      	uxth	r1, r3
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	7a1b      	ldrb	r3, [r3, #8]
 800495e:	f107 020c 	add.w	r2, r7, #12
 8004962:	9300      	str	r3, [sp, #0]
 8004964:	2302      	movs	r3, #2
 8004966:	f004 ff01 	bl	800976c <HAL_I2C_Master_Transmit>

};
 800496a:	bf00      	nop
 800496c:	3710      	adds	r7, #16
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
	...

08004974 <_get_accel_sensitivity>:
static float temperature_sensitivity = 326.8;

// *** Local functions *** //

// Used to convert raw accelerometer readings to G-force.
float _get_accel_sensitivity(enum icm20601_accel_g accel_g) {
 8004974:	b480      	push	{r7}
 8004976:	b085      	sub	sp, #20
 8004978:	af00      	add	r7, sp, #0
 800497a:	4603      	mov	r3, r0
 800497c:	71fb      	strb	r3, [r7, #7]
	float f = 0.0;
 800497e:	f04f 0300 	mov.w	r3, #0
 8004982:	60fb      	str	r3, [r7, #12]

  	switch (accel_g) {
 8004984:	79fb      	ldrb	r3, [r7, #7]
 8004986:	2b03      	cmp	r3, #3
 8004988:	d81a      	bhi.n	80049c0 <_get_accel_sensitivity+0x4c>
 800498a:	a201      	add	r2, pc, #4	; (adr r2, 8004990 <_get_accel_sensitivity+0x1c>)
 800498c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004990:	080049a1 	.word	0x080049a1
 8004994:	080049a9 	.word	0x080049a9
 8004998:	080049b1 	.word	0x080049b1
 800499c:	080049b9 	.word	0x080049b9
  	case (ICM20601_ACCEL_RANGE_4G):
    		f = 8192.0;
 80049a0:	f04f 438c 	mov.w	r3, #1174405120	; 0x46000000
 80049a4:	60fb      	str	r3, [r7, #12]
    break;
 80049a6:	e00b      	b.n	80049c0 <_get_accel_sensitivity+0x4c>
  	case (ICM20601_ACCEL_RANGE_8G):
    		f = 4096.0;
 80049a8:	f04f 438b 	mov.w	r3, #1166016512	; 0x45800000
 80049ac:	60fb      	str	r3, [r7, #12]
    break;
 80049ae:	e007      	b.n	80049c0 <_get_accel_sensitivity+0x4c>
  	case (ICM20601_ACCEL_RANGE_16G):
    		f = 2048.0;
 80049b0:	f04f 438a 	mov.w	r3, #1157627904	; 0x45000000
 80049b4:	60fb      	str	r3, [r7, #12]
    break;
 80049b6:	e003      	b.n	80049c0 <_get_accel_sensitivity+0x4c>
  	case (ICM20601_ACCEL_RANGE_32G):
    		f = 1024.0;
 80049b8:	f04f 4389 	mov.w	r3, #1149239296	; 0x44800000
 80049bc:	60fb      	str	r3, [r7, #12]
    break;
 80049be:	bf00      	nop
  }
  return f;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	ee07 3a90 	vmov	s15, r3
}
 80049c6:	eeb0 0a67 	vmov.f32	s0, s15
 80049ca:	3714      	adds	r7, #20
 80049cc:	46bd      	mov	sp, r7
 80049ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d2:	4770      	bx	lr

080049d4 <_get_gyro_sensitivity>:

// Used to convert raw gyroscope readings to degrees per second.
float _get_gyro_sensitivity(enum icm20601_gyro_dps gyro_dps) {
 80049d4:	b480      	push	{r7}
 80049d6:	b085      	sub	sp, #20
 80049d8:	af00      	add	r7, sp, #0
 80049da:	4603      	mov	r3, r0
 80049dc:	71fb      	strb	r3, [r7, #7]
	float f = 0;
 80049de:	f04f 0300 	mov.w	r3, #0
 80049e2:	60fb      	str	r3, [r7, #12]

	switch (gyro_dps) {
 80049e4:	79fb      	ldrb	r3, [r7, #7]
 80049e6:	2b03      	cmp	r3, #3
 80049e8:	d816      	bhi.n	8004a18 <_get_gyro_sensitivity+0x44>
 80049ea:	a201      	add	r2, pc, #4	; (adr r2, 80049f0 <_get_gyro_sensitivity+0x1c>)
 80049ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f0:	08004a01 	.word	0x08004a01
 80049f4:	08004a07 	.word	0x08004a07
 80049f8:	08004a0d 	.word	0x08004a0d
 80049fc:	08004a13 	.word	0x08004a13
	case (ICM20601_GYRO_RANGE_500_DPS):
    		f = 65.5;
 8004a00:	4b0a      	ldr	r3, [pc, #40]	; (8004a2c <_get_gyro_sensitivity+0x58>)
 8004a02:	60fb      	str	r3, [r7, #12]
	break;
 8004a04:	e008      	b.n	8004a18 <_get_gyro_sensitivity+0x44>
	case (ICM20601_GYRO_RANGE_1000_DPS):
    		f = 32.8;
 8004a06:	4b0a      	ldr	r3, [pc, #40]	; (8004a30 <_get_gyro_sensitivity+0x5c>)
 8004a08:	60fb      	str	r3, [r7, #12]
    break;
 8004a0a:	e005      	b.n	8004a18 <_get_gyro_sensitivity+0x44>
    case (ICM20601_GYRO_RANGE_2000_DPS):
    		f = 16.4;
 8004a0c:	4b09      	ldr	r3, [pc, #36]	; (8004a34 <_get_gyro_sensitivity+0x60>)
 8004a0e:	60fb      	str	r3, [r7, #12]
    break;
 8004a10:	e002      	b.n	8004a18 <_get_gyro_sensitivity+0x44>
    case (ICM20601_GYRO_RANGE_4000_DPS):
    		f = 8.2;
 8004a12:	4b09      	ldr	r3, [pc, #36]	; (8004a38 <_get_gyro_sensitivity+0x64>)
 8004a14:	60fb      	str	r3, [r7, #12]
    break;
 8004a16:	bf00      	nop
  }
  return f;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	ee07 3a90 	vmov	s15, r3
}
 8004a1e:	eeb0 0a67 	vmov.f32	s0, s15
 8004a22:	3714      	adds	r7, #20
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr
 8004a2c:	42830000 	.word	0x42830000
 8004a30:	42033333 	.word	0x42033333
 8004a34:	41833333 	.word	0x41833333
 8004a38:	41033333 	.word	0x41033333

08004a3c <_icm_read_bytes>:
  }
  return 1;
}

// Read bytes from MEMS
void _icm_read_bytes(struct icm20601_dev * dev, uint8_t reg, uint8_t* pData, uint16_t size){
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	60f8      	str	r0, [r7, #12]
 8004a44:	607a      	str	r2, [r7, #4]
 8004a46:	461a      	mov	r2, r3
 8004a48:	460b      	mov	r3, r1
 8004a4a:	72fb      	strb	r3, [r7, #11]
 8004a4c:	4613      	mov	r3, r2
 8004a4e:	813b      	strh	r3, [r7, #8]
	reg = reg | 0x80;
 8004a50:	7afb      	ldrb	r3, [r7, #11]
 8004a52:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004a56:	b2db      	uxtb	r3, r3
 8004a58:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_RESET);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6818      	ldr	r0, [r3, #0]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	889b      	ldrh	r3, [r3, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	4619      	mov	r1, r3
 8004a66:	f004 fd15 	bl	8009494 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(dev->spi_bus, &reg, 1, IMU20601_SPI_TIMEOUT);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6898      	ldr	r0, [r3, #8]
 8004a6e:	f107 010b 	add.w	r1, r7, #11
 8004a72:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8004a76:	2201      	movs	r2, #1
 8004a78:	f007 fd8e 	bl	800c598 <HAL_SPI_Transmit>
	HAL_SPI_Receive(dev->spi_bus, pData, size, IMU20601_SPI_TIMEOUT);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6898      	ldr	r0, [r3, #8]
 8004a80:	893a      	ldrh	r2, [r7, #8]
 8004a82:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8004a86:	6879      	ldr	r1, [r7, #4]
 8004a88:	f007 feba 	bl	800c800 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_SET);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	6818      	ldr	r0, [r3, #0]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	889b      	ldrh	r3, [r3, #4]
 8004a94:	2201      	movs	r2, #1
 8004a96:	4619      	mov	r1, r3
 8004a98:	f004 fcfc 	bl	8009494 <HAL_GPIO_WritePin>
}
 8004a9c:	bf00      	nop
 8004a9e:	3710      	adds	r7, #16
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}

08004aa4 <_icm_write_bytes>:

// Write bytes to MEMS
void _icm_write_bytes(struct icm20601_dev * dev, uint8_t reg, uint8_t *pData, uint16_t size){
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b084      	sub	sp, #16
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	607a      	str	r2, [r7, #4]
 8004aae:	461a      	mov	r2, r3
 8004ab0:	460b      	mov	r3, r1
 8004ab2:	72fb      	strb	r3, [r7, #11]
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	813b      	strh	r3, [r7, #8]

	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_RESET);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	6818      	ldr	r0, [r3, #0]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	889b      	ldrh	r3, [r3, #4]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	4619      	mov	r1, r3
 8004ac4:	f004 fce6 	bl	8009494 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(dev->spi_bus, &reg, 1, IMU20601_SPI_TIMEOUT);
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6898      	ldr	r0, [r3, #8]
 8004acc:	f107 010b 	add.w	r1, r7, #11
 8004ad0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	f007 fd5f 	bl	800c598 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(dev->spi_bus, pData, size, IMU20601_SPI_TIMEOUT);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6898      	ldr	r0, [r3, #8]
 8004ade:	893a      	ldrh	r2, [r7, #8]
 8004ae0:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8004ae4:	6879      	ldr	r1, [r7, #4]
 8004ae6:	f007 fd57 	bl	800c598 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(dev->cs_port, dev->cs_pin, GPIO_PIN_SET);
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6818      	ldr	r0, [r3, #0]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	889b      	ldrh	r3, [r3, #4]
 8004af2:	2201      	movs	r2, #1
 8004af4:	4619      	mov	r1, r3
 8004af6:	f004 fccd 	bl	8009494 <HAL_GPIO_WritePin>
}
 8004afa:	bf00      	nop
 8004afc:	3710      	adds	r7, #16
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}

08004b02 <icm20601_init>:


// *** Global Functions *** //

int8_t icm20601_init(struct icm20601_dev * dev) {
 8004b02:	b580      	push	{r7, lr}
 8004b04:	b084      	sub	sp, #16
 8004b06:	af00      	add	r7, sp, #0
 8004b08:	6078      	str	r0, [r7, #4]
	uint8_t tmp = 0;
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	73fb      	strb	r3, [r7, #15]
	uint8_t r [1] = {0};
 8004b0e:	2300      	movs	r3, #0
 8004b10:	733b      	strb	r3, [r7, #12]
	//  4. disable fifo
	//  5. configure chip
	//  6. enable accelerometer and gyroscope

	// full reset of chip
	tmp = SENS_reset; // 0x81
 8004b12:	2381      	movs	r3, #129	; 0x81
 8004b14:	73fb      	strb	r3, [r7, #15]
	_icm_write_bytes(dev, REG_PWR_MGMT_1, &tmp , 1);
 8004b16:	f107 020f 	add.w	r2, r7, #15
 8004b1a:	2301      	movs	r3, #1
 8004b1c:	216b      	movs	r1, #107	; 0x6b
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f7ff ffc0 	bl	8004aa4 <_icm_write_bytes>
	HAL_Delay(1);
 8004b24:	2001      	movs	r0, #1
 8004b26:	f003 f985 	bl	8007e34 <HAL_Delay>

    // set clock to internal PLL
    tmp = SENS_internalpll; //0x01
 8004b2a:	2301      	movs	r3, #1
 8004b2c:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_PWR_MGMT_1, &tmp, 1);
 8004b2e:	f107 020f 	add.w	r2, r7, #15
 8004b32:	2301      	movs	r3, #1
 8004b34:	216b      	movs	r1, #107	; 0x6b
 8004b36:	6878      	ldr	r0, [r7, #4]
 8004b38:	f7ff ffb4 	bl	8004aa4 <_icm_write_bytes>
    HAL_Delay(1);
 8004b3c:	2001      	movs	r0, #1
 8004b3e:	f003 f979 	bl	8007e34 <HAL_Delay>

    // verify we are able to read from the chip
    _icm_read_bytes(dev, REG_WHO_AM_I, r, 1);
 8004b42:	f107 020c 	add.w	r2, r7, #12
 8004b46:	2301      	movs	r3, #1
 8004b48:	2175      	movs	r1, #117	; 0x75
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f7ff ff76 	bl	8004a3c <_icm_read_bytes>
    if (r[0] != REG_WHO_AM_I_CONST) return 0;
 8004b50:	7b3b      	ldrb	r3, [r7, #12]
 8004b52:	2bac      	cmp	r3, #172	; 0xac
 8004b54:	d001      	beq.n	8004b5a <icm20601_init+0x58>
 8004b56:	2300      	movs	r3, #0
 8004b58:	e093      	b.n	8004c82 <icm20601_init+0x180>

    // place accel and gyro on standby
    tmp = SENS_standby; // 0x3F
 8004b5a:	233f      	movs	r3, #63	; 0x3f
 8004b5c:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_PWR_MGMT_2, &tmp , 1);
 8004b5e:	f107 020f 	add.w	r2, r7, #15
 8004b62:	2301      	movs	r3, #1
 8004b64:	216c      	movs	r1, #108	; 0x6c
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f7ff ff9c 	bl	8004aa4 <_icm_write_bytes>

    // disable fifo
    tmp = SENS_nofifo; //0x00
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_USER_CTRL, &tmp , 1);
 8004b70:	f107 020f 	add.w	r2, r7, #15
 8004b74:	2301      	movs	r3, #1
 8004b76:	216a      	movs	r1, #106	; 0x6a
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f7ff ff93 	bl	8004aa4 <_icm_write_bytes>

    // disable chip I2C communications
    tmp = SENS_disablei2c;	//0x41;
 8004b7e:	2341      	movs	r3, #65	; 0x41
 8004b80:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_USER_CTRL, &tmp , 1);
 8004b82:	f107 020f 	add.w	r2, r7, #15
 8004b86:	2301      	movs	r3, #1
 8004b88:	216a      	movs	r1, #106	; 0x6a
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f7ff ff8a 	bl	8004aa4 <_icm_write_bytes>

    // Accelerometer filtering
    if (ICM20601_ACCEL_DLPF_BYPASS_1046_HZ == dev->accel_dlpf) {
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	7b1b      	ldrb	r3, [r3, #12]
 8004b94:	2b08      	cmp	r3, #8
 8004b96:	d102      	bne.n	8004b9e <icm20601_init+0x9c>
      tmp = (0x01 << 3);
 8004b98:	2308      	movs	r3, #8
 8004b9a:	73fb      	strb	r3, [r7, #15]
 8004b9c:	e002      	b.n	8004ba4 <icm20601_init+0xa2>
    }
    else {
      tmp = dev->accel_dlpf;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	7b1b      	ldrb	r3, [r3, #12]
 8004ba2:	73fb      	strb	r3, [r7, #15]
    }
    _icm_write_bytes(dev, REG_ACCEL_CONFIG_2, &tmp , 1);
 8004ba4:	f107 020f 	add.w	r2, r7, #15
 8004ba8:	2301      	movs	r3, #1
 8004baa:	211d      	movs	r1, #29
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f7ff ff79 	bl	8004aa4 <_icm_write_bytes>

    // Accelerometer range
    tmp = (dev->accel_g) << 3;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	7b5b      	ldrb	r3, [r3, #13]
 8004bb6:	00db      	lsls	r3, r3, #3
 8004bb8:	b2db      	uxtb	r3, r3
 8004bba:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_ACCEL_CONFIG_1, &tmp , 1);
 8004bbc:	f107 020f 	add.w	r2, r7, #15
 8004bc0:	2301      	movs	r3, #1
 8004bc2:	211c      	movs	r1, #28
 8004bc4:	6878      	ldr	r0, [r7, #4]
 8004bc6:	f7ff ff6d 	bl	8004aa4 <_icm_write_bytes>
    // Gyro filtering
    //tmp = ((dev->gyro_dps) << 3) | SENS_gyrofilter; // filter: 0x02
    //_icm_write_bytes(dev, REG_GYRO_CONFIG, &tmp , 1);


    if (ICM20601_GYRO_DLPF_BYPASS_3281_HZ == dev->gyro_dlpf) {
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	7b9b      	ldrb	r3, [r3, #14]
 8004bce:	2b08      	cmp	r3, #8
 8004bd0:	d119      	bne.n	8004c06 <icm20601_init+0x104>
    	// bypass dpf and set dps
        tmp = 0x00;
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_CONFIG, &tmp , 1);
 8004bd6:	f107 020f 	add.w	r2, r7, #15
 8004bda:	2301      	movs	r3, #1
 8004bdc:	211a      	movs	r1, #26
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f7ff ff60 	bl	8004aa4 <_icm_write_bytes>

        tmp = (dev->gyro_dps << 3) | 0x02;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	7bdb      	ldrb	r3, [r3, #15]
 8004be8:	00db      	lsls	r3, r3, #3
 8004bea:	b25b      	sxtb	r3, r3
 8004bec:	f043 0302 	orr.w	r3, r3, #2
 8004bf0:	b25b      	sxtb	r3, r3
 8004bf2:	b2db      	uxtb	r3, r3
 8004bf4:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_GYRO_CONFIG, &tmp , 1);
 8004bf6:	f107 020f 	add.w	r2, r7, #15
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	211b      	movs	r1, #27
 8004bfe:	6878      	ldr	r0, [r7, #4]
 8004c00:	f7ff ff50 	bl	8004aa4 <_icm_write_bytes>
 8004c04:	e033      	b.n	8004c6e <icm20601_init+0x16c>
     }
     else if (ICM20601_GYRO_DLPF_BYPASS_8173_HZ == dev->gyro_dlpf) {
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	7b9b      	ldrb	r3, [r3, #14]
 8004c0a:	2b09      	cmp	r3, #9
 8004c0c:	d119      	bne.n	8004c42 <icm20601_init+0x140>
        // bypass dpf and set dps
        tmp = 0x00;
 8004c0e:	2300      	movs	r3, #0
 8004c10:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_CONFIG, &tmp , 1);
 8004c12:	f107 020f 	add.w	r2, r7, #15
 8004c16:	2301      	movs	r3, #1
 8004c18:	211a      	movs	r1, #26
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f7ff ff42 	bl	8004aa4 <_icm_write_bytes>

        tmp = (dev->gyro_dps << 3) | 0x01;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	7bdb      	ldrb	r3, [r3, #15]
 8004c24:	00db      	lsls	r3, r3, #3
 8004c26:	b25b      	sxtb	r3, r3
 8004c28:	f043 0301 	orr.w	r3, r3, #1
 8004c2c:	b25b      	sxtb	r3, r3
 8004c2e:	b2db      	uxtb	r3, r3
 8004c30:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_GYRO_CONFIG, &tmp , 1);
 8004c32:	f107 020f 	add.w	r2, r7, #15
 8004c36:	2301      	movs	r3, #1
 8004c38:	211b      	movs	r1, #27
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f7ff ff32 	bl	8004aa4 <_icm_write_bytes>
 8004c40:	e015      	b.n	8004c6e <icm20601_init+0x16c>
     }
     else {
        // configure dpf and set dps
        tmp = dev->gyro_dlpf;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	7b9b      	ldrb	r3, [r3, #14]
 8004c46:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_CONFIG, &tmp , 1);
 8004c48:	f107 020f 	add.w	r2, r7, #15
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	211a      	movs	r1, #26
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f7ff ff27 	bl	8004aa4 <_icm_write_bytes>

        tmp = dev->gyro_dps << 3;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	7bdb      	ldrb	r3, [r3, #15]
 8004c5a:	00db      	lsls	r3, r3, #3
 8004c5c:	b2db      	uxtb	r3, r3
 8004c5e:	73fb      	strb	r3, [r7, #15]
        _icm_write_bytes(dev, REG_GYRO_CONFIG, &tmp , 1);
 8004c60:	f107 020f 	add.w	r2, r7, #15
 8004c64:	2301      	movs	r3, #1
 8004c66:	211b      	movs	r1, #27
 8004c68:	6878      	ldr	r0, [r7, #4]
 8004c6a:	f7ff ff1b 	bl	8004aa4 <_icm_write_bytes>
     }


    tmp = 0x00;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	73fb      	strb	r3, [r7, #15]
    _icm_write_bytes(dev, REG_PWR_MGMT_2, &tmp, 1);
 8004c72:	f107 020f 	add.w	r2, r7, #15
 8004c76:	2301      	movs	r3, #1
 8004c78:	216c      	movs	r1, #108	; 0x6c
 8004c7a:	6878      	ldr	r0, [r7, #4]
 8004c7c:	f7ff ff12 	bl	8004aa4 <_icm_write_bytes>


    return 1;
 8004c80:	2301      	movs	r3, #1
}
 8004c82:	4618      	mov	r0, r3
 8004c84:	3710      	adds	r7, #16
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}

08004c8a <icm20601_read_accel_raw>:

// Read out raw acceleration data
void icm20601_read_accel_raw(struct icm20601_dev * dev, int16_t *accel){
 8004c8a:	b580      	push	{r7, lr}
 8004c8c:	b084      	sub	sp, #16
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	6078      	str	r0, [r7, #4]
 8004c92:	6039      	str	r1, [r7, #0]
	uint8_t accel_8bit [6] = { 0 };
 8004c94:	f107 0308 	add.w	r3, r7, #8
 8004c98:	2200      	movs	r2, #0
 8004c9a:	601a      	str	r2, [r3, #0]
 8004c9c:	809a      	strh	r2, [r3, #4]
	_icm_read_bytes(dev, REG_ACCEL_XOUT_H, accel_8bit, 6);
 8004c9e:	f107 0208 	add.w	r2, r7, #8
 8004ca2:	2306      	movs	r3, #6
 8004ca4:	213b      	movs	r1, #59	; 0x3b
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f7ff fec8 	bl	8004a3c <_icm_read_bytes>

	UINT8_TO_INT16(accel[0], accel_8bit[0], accel_8bit[1]);
 8004cac:	7a3b      	ldrb	r3, [r7, #8]
 8004cae:	b21a      	sxth	r2, r3
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	801a      	strh	r2, [r3, #0]
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004cba:	021b      	lsls	r3, r3, #8
 8004cbc:	b21a      	sxth	r2, r3
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	801a      	strh	r2, [r3, #0]
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004cc8:	7a7b      	ldrb	r3, [r7, #9]
 8004cca:	b21b      	sxth	r3, r3
 8004ccc:	4313      	orrs	r3, r2
 8004cce:	b21a      	sxth	r2, r3
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(accel[1], accel_8bit[2], accel_8bit[3]);
 8004cd4:	7aba      	ldrb	r2, [r7, #10]
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	3302      	adds	r3, #2
 8004cda:	b212      	sxth	r2, r2
 8004cdc:	801a      	strh	r2, [r3, #0]
 8004cde:	683b      	ldr	r3, [r7, #0]
 8004ce0:	3302      	adds	r3, #2
 8004ce2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004ce6:	021a      	lsls	r2, r3, #8
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	3302      	adds	r3, #2
 8004cec:	b212      	sxth	r2, r2
 8004cee:	801a      	strh	r2, [r3, #0]
 8004cf0:	683b      	ldr	r3, [r7, #0]
 8004cf2:	3302      	adds	r3, #2
 8004cf4:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004cf8:	7afb      	ldrb	r3, [r7, #11]
 8004cfa:	b21a      	sxth	r2, r3
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	3302      	adds	r3, #2
 8004d00:	430a      	orrs	r2, r1
 8004d02:	b212      	sxth	r2, r2
 8004d04:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(accel[2], accel_8bit[4], accel_8bit[5]);
 8004d06:	7b3a      	ldrb	r2, [r7, #12]
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	3304      	adds	r3, #4
 8004d0c:	b212      	sxth	r2, r2
 8004d0e:	801a      	strh	r2, [r3, #0]
 8004d10:	683b      	ldr	r3, [r7, #0]
 8004d12:	3304      	adds	r3, #4
 8004d14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d18:	021a      	lsls	r2, r3, #8
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	3304      	adds	r3, #4
 8004d1e:	b212      	sxth	r2, r2
 8004d20:	801a      	strh	r2, [r3, #0]
 8004d22:	683b      	ldr	r3, [r7, #0]
 8004d24:	3304      	adds	r3, #4
 8004d26:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004d2a:	7b7b      	ldrb	r3, [r7, #13]
 8004d2c:	b21a      	sxth	r2, r3
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	3304      	adds	r3, #4
 8004d32:	430a      	orrs	r2, r1
 8004d34:	b212      	sxth	r2, r2
 8004d36:	801a      	strh	r2, [r3, #0]
}
 8004d38:	bf00      	nop
 8004d3a:	3710      	adds	r7, #16
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}

08004d40 <icm20601_read_gyro_raw>:
    accel[1]  = ((float) accel_raw[1]) / accel_sensitivity;
    accel[2]  = ((float) accel_raw[2]) / accel_sensitivity;
}

// Read out raw gyro data
void icm20601_read_gyro_raw(struct icm20601_dev * dev, int16_t *gyro){
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b084      	sub	sp, #16
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
 8004d48:	6039      	str	r1, [r7, #0]
	uint8_t gyro_8bit [6] = { 0 };
 8004d4a:	f107 0308 	add.w	r3, r7, #8
 8004d4e:	2200      	movs	r2, #0
 8004d50:	601a      	str	r2, [r3, #0]
 8004d52:	809a      	strh	r2, [r3, #4]
	_icm_read_bytes(dev, REG_GYRO_XOUT_H, gyro_8bit, 6);
 8004d54:	f107 0208 	add.w	r2, r7, #8
 8004d58:	2306      	movs	r3, #6
 8004d5a:	2143      	movs	r1, #67	; 0x43
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f7ff fe6d 	bl	8004a3c <_icm_read_bytes>

	UINT8_TO_INT16(gyro[0], gyro_8bit[0], gyro_8bit[1]);
 8004d62:	7a3b      	ldrb	r3, [r7, #8]
 8004d64:	b21a      	sxth	r2, r3
 8004d66:	683b      	ldr	r3, [r7, #0]
 8004d68:	801a      	strh	r2, [r3, #0]
 8004d6a:	683b      	ldr	r3, [r7, #0]
 8004d6c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d70:	021b      	lsls	r3, r3, #8
 8004d72:	b21a      	sxth	r2, r3
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	801a      	strh	r2, [r3, #0]
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004d7e:	7a7b      	ldrb	r3, [r7, #9]
 8004d80:	b21b      	sxth	r3, r3
 8004d82:	4313      	orrs	r3, r2
 8004d84:	b21a      	sxth	r2, r3
 8004d86:	683b      	ldr	r3, [r7, #0]
 8004d88:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(gyro[1], gyro_8bit[2], gyro_8bit[3]);
 8004d8a:	7aba      	ldrb	r2, [r7, #10]
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	3302      	adds	r3, #2
 8004d90:	b212      	sxth	r2, r2
 8004d92:	801a      	strh	r2, [r3, #0]
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	3302      	adds	r3, #2
 8004d98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004d9c:	021a      	lsls	r2, r3, #8
 8004d9e:	683b      	ldr	r3, [r7, #0]
 8004da0:	3302      	adds	r3, #2
 8004da2:	b212      	sxth	r2, r2
 8004da4:	801a      	strh	r2, [r3, #0]
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	3302      	adds	r3, #2
 8004daa:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004dae:	7afb      	ldrb	r3, [r7, #11]
 8004db0:	b21a      	sxth	r2, r3
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	3302      	adds	r3, #2
 8004db6:	430a      	orrs	r2, r1
 8004db8:	b212      	sxth	r2, r2
 8004dba:	801a      	strh	r2, [r3, #0]
	UINT8_TO_INT16(gyro[2], gyro_8bit[4], gyro_8bit[5]);
 8004dbc:	7b3a      	ldrb	r2, [r7, #12]
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	3304      	adds	r3, #4
 8004dc2:	b212      	sxth	r2, r2
 8004dc4:	801a      	strh	r2, [r3, #0]
 8004dc6:	683b      	ldr	r3, [r7, #0]
 8004dc8:	3304      	adds	r3, #4
 8004dca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004dce:	021a      	lsls	r2, r3, #8
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	3304      	adds	r3, #4
 8004dd4:	b212      	sxth	r2, r2
 8004dd6:	801a      	strh	r2, [r3, #0]
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	3304      	adds	r3, #4
 8004ddc:	f9b3 1000 	ldrsh.w	r1, [r3]
 8004de0:	7b7b      	ldrb	r3, [r7, #13]
 8004de2:	b21a      	sxth	r2, r3
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	3304      	adds	r3, #4
 8004de8:	430a      	orrs	r2, r1
 8004dea:	b212      	sxth	r2, r2
 8004dec:	801a      	strh	r2, [r3, #0]
}
 8004dee:	bf00      	nop
 8004df0:	3710      	adds	r7, #16
 8004df2:	46bd      	mov	sp, r7
 8004df4:	bd80      	pop	{r7, pc}

08004df6 <icm20601_read_temp_raw>:
    gyro[1]  = ((float) gyro_raw[1]) / gyro_sensitivity;
    gyro[2]  = ((float) gyro_raw[2]) / gyro_sensitivity;
}

// Read out raw temperature data
void icm20601_read_temp_raw(struct icm20601_dev * dev, int16_t *temp){
 8004df6:	b580      	push	{r7, lr}
 8004df8:	b084      	sub	sp, #16
 8004dfa:	af00      	add	r7, sp, #0
 8004dfc:	6078      	str	r0, [r7, #4]
 8004dfe:	6039      	str	r1, [r7, #0]
	uint8_t temp_8bit [2] = { 0 };
 8004e00:	2300      	movs	r3, #0
 8004e02:	81bb      	strh	r3, [r7, #12]
	_icm_read_bytes(dev, REG_TEMP_OUT_H, temp_8bit, 2);
 8004e04:	f107 020c 	add.w	r2, r7, #12
 8004e08:	2302      	movs	r3, #2
 8004e0a:	2141      	movs	r1, #65	; 0x41
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f7ff fe15 	bl	8004a3c <_icm_read_bytes>

	UINT8_TO_INT16(*temp, temp_8bit[0], temp_8bit[1]);
 8004e12:	7b3b      	ldrb	r3, [r7, #12]
 8004e14:	b21a      	sxth	r2, r3
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	801a      	strh	r2, [r3, #0]
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004e20:	021b      	lsls	r3, r3, #8
 8004e22:	b21a      	sxth	r2, r3
 8004e24:	683b      	ldr	r3, [r7, #0]
 8004e26:	801a      	strh	r2, [r3, #0]
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004e2e:	7b7b      	ldrb	r3, [r7, #13]
 8004e30:	b21b      	sxth	r3, r3
 8004e32:	4313      	orrs	r3, r2
 8004e34:	b21a      	sxth	r2, r3
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	801a      	strh	r2, [r3, #0]
}
 8004e3a:	bf00      	nop
 8004e3c:	3710      	adds	r7, #16
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	0000      	movs	r0, r0
 8004e44:	0000      	movs	r0, r0
	...

08004e48 <icm20601_read_data>:

	*temp = ((float)temperature_raw) / temperature_sensitivity + 25.0; // TEMP_degC = ((TEMP_OUT – RoomTemp_Offset)/Temp_Sensitivity) + 25degC
}

void icm20601_read_data(struct icm20601_dev * dev, float * buf)
{
 8004e48:	b590      	push	{r4, r7, lr}
 8004e4a:	b089      	sub	sp, #36	; 0x24
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
 8004e50:	6039      	str	r1, [r7, #0]
	int16_t temperature_raw;
	icm20601_read_temp_raw(dev, &temperature_raw);
 8004e52:	f107 0316 	add.w	r3, r7, #22
 8004e56:	4619      	mov	r1, r3
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f7ff ffcc 	bl	8004df6 <icm20601_read_temp_raw>
	buf[0] = ((float)temperature_raw) / temperature_sensitivity + 25.0;
 8004e5e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004e62:	ee07 3a90 	vmov	s15, r3
 8004e66:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004e6a:	4b61      	ldr	r3, [pc, #388]	; (8004ff0 <icm20601_read_data+0x1a8>)
 8004e6c:	ed93 7a00 	vldr	s14, [r3]
 8004e70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e74:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8004e78:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	edc3 7a00 	vstr	s15, [r3]
	float accel_sensitivity;
	int16_t accel_raw[3] = { 0 };
 8004e82:	f107 0310 	add.w	r3, r7, #16
 8004e86:	2200      	movs	r2, #0
 8004e88:	601a      	str	r2, [r3, #0]
 8004e8a:	809a      	strh	r2, [r3, #4]

	accel_sensitivity = _get_accel_sensitivity(dev->accel_g);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	7b5b      	ldrb	r3, [r3, #13]
 8004e90:	4618      	mov	r0, r3
 8004e92:	f7ff fd6f 	bl	8004974 <_get_accel_sensitivity>
 8004e96:	ed87 0a07 	vstr	s0, [r7, #28]

  	icm20601_read_accel_raw(dev, accel_raw);
 8004e9a:	f107 0310 	add.w	r3, r7, #16
 8004e9e:	4619      	mov	r1, r3
 8004ea0:	6878      	ldr	r0, [r7, #4]
 8004ea2:	f7ff fef2 	bl	8004c8a <icm20601_read_accel_raw>

    buf[1] = ((float) accel_raw[0]) / accel_sensitivity * 9.81;
 8004ea6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004eaa:	ee07 3a90 	vmov	s15, r3
 8004eae:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004eb2:	edd7 7a07 	vldr	s15, [r7, #28]
 8004eb6:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004eba:	ee16 0a90 	vmov	r0, s13
 8004ebe:	f7fb fb43 	bl	8000548 <__aeabi_f2d>
 8004ec2:	a349      	add	r3, pc, #292	; (adr r3, 8004fe8 <icm20601_read_data+0x1a0>)
 8004ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec8:	f7fb fb96 	bl	80005f8 <__aeabi_dmul>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	460c      	mov	r4, r1
 8004ed0:	4619      	mov	r1, r3
 8004ed2:	4622      	mov	r2, r4
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	1d1c      	adds	r4, r3, #4
 8004ed8:	4608      	mov	r0, r1
 8004eda:	4611      	mov	r1, r2
 8004edc:	f7fb fe84 	bl	8000be8 <__aeabi_d2f>
 8004ee0:	4603      	mov	r3, r0
 8004ee2:	6023      	str	r3, [r4, #0]
    buf[2]  = ((float) accel_raw[1]) / accel_sensitivity * 9.81;
 8004ee4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004ee8:	ee07 3a90 	vmov	s15, r3
 8004eec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004ef0:	edd7 7a07 	vldr	s15, [r7, #28]
 8004ef4:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004ef8:	ee16 0a90 	vmov	r0, s13
 8004efc:	f7fb fb24 	bl	8000548 <__aeabi_f2d>
 8004f00:	a339      	add	r3, pc, #228	; (adr r3, 8004fe8 <icm20601_read_data+0x1a0>)
 8004f02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f06:	f7fb fb77 	bl	80005f8 <__aeabi_dmul>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	460c      	mov	r4, r1
 8004f0e:	4619      	mov	r1, r3
 8004f10:	4622      	mov	r2, r4
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	f103 0408 	add.w	r4, r3, #8
 8004f18:	4608      	mov	r0, r1
 8004f1a:	4611      	mov	r1, r2
 8004f1c:	f7fb fe64 	bl	8000be8 <__aeabi_d2f>
 8004f20:	4603      	mov	r3, r0
 8004f22:	6023      	str	r3, [r4, #0]
    buf[3]  = ((float) accel_raw[2]) / accel_sensitivity * 9.81 ;
 8004f24:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004f28:	ee07 3a90 	vmov	s15, r3
 8004f2c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004f30:	edd7 7a07 	vldr	s15, [r7, #28]
 8004f34:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8004f38:	ee16 0a90 	vmov	r0, s13
 8004f3c:	f7fb fb04 	bl	8000548 <__aeabi_f2d>
 8004f40:	a329      	add	r3, pc, #164	; (adr r3, 8004fe8 <icm20601_read_data+0x1a0>)
 8004f42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f46:	f7fb fb57 	bl	80005f8 <__aeabi_dmul>
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	460c      	mov	r4, r1
 8004f4e:	4619      	mov	r1, r3
 8004f50:	4622      	mov	r2, r4
 8004f52:	683b      	ldr	r3, [r7, #0]
 8004f54:	f103 040c 	add.w	r4, r3, #12
 8004f58:	4608      	mov	r0, r1
 8004f5a:	4611      	mov	r1, r2
 8004f5c:	f7fb fe44 	bl	8000be8 <__aeabi_d2f>
 8004f60:	4603      	mov	r3, r0
 8004f62:	6023      	str	r3, [r4, #0]

	float gyro_sensitivity;
	int16_t gyro_raw[3] = { 0 };
 8004f64:	f107 0308 	add.w	r3, r7, #8
 8004f68:	2200      	movs	r2, #0
 8004f6a:	601a      	str	r2, [r3, #0]
 8004f6c:	809a      	strh	r2, [r3, #4]

	gyro_sensitivity = _get_gyro_sensitivity(dev->gyro_dps);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	7bdb      	ldrb	r3, [r3, #15]
 8004f72:	4618      	mov	r0, r3
 8004f74:	f7ff fd2e 	bl	80049d4 <_get_gyro_sensitivity>
 8004f78:	ed87 0a06 	vstr	s0, [r7, #24]

  	icm20601_read_gyro_raw(dev, gyro_raw);
 8004f7c:	f107 0308 	add.w	r3, r7, #8
 8004f80:	4619      	mov	r1, r3
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f7ff fedc 	bl	8004d40 <icm20601_read_gyro_raw>

    buf[4] = ((float) gyro_raw[0]) / gyro_sensitivity;
 8004f88:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004f8c:	ee07 3a90 	vmov	s15, r3
 8004f90:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	3310      	adds	r3, #16
 8004f98:	ed97 7a06 	vldr	s14, [r7, #24]
 8004f9c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004fa0:	edc3 7a00 	vstr	s15, [r3]
    buf[5]  = ((float) gyro_raw[1]) / gyro_sensitivity;
 8004fa4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8004fa8:	ee07 3a90 	vmov	s15, r3
 8004fac:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	3314      	adds	r3, #20
 8004fb4:	ed97 7a06 	vldr	s14, [r7, #24]
 8004fb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004fbc:	edc3 7a00 	vstr	s15, [r3]
    buf[6]  = ((float) gyro_raw[2]) / gyro_sensitivity;
 8004fc0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004fc4:	ee07 3a90 	vmov	s15, r3
 8004fc8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8004fcc:	683b      	ldr	r3, [r7, #0]
 8004fce:	3318      	adds	r3, #24
 8004fd0:	ed97 7a06 	vldr	s14, [r7, #24]
 8004fd4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004fd8:	edc3 7a00 	vstr	s15, [r3]
}
 8004fdc:	bf00      	nop
 8004fde:	3724      	adds	r7, #36	; 0x24
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd90      	pop	{r4, r7, pc}
 8004fe4:	f3af 8000 	nop.w
 8004fe8:	51eb851f 	.word	0x51eb851f
 8004fec:	40239eb8 	.word	0x40239eb8
 8004ff0:	2000014c 	.word	0x2000014c

08004ff4 <toggle>:
 *      Author: linus
 */

#include "devices/LED.h"

void toggle(struct LED_dev * ctrl){
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b082      	sub	sp, #8
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(ctrl->LED_port, ctrl->LED_pin);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681a      	ldr	r2, [r3, #0]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	889b      	ldrh	r3, [r3, #4]
 8005004:	4619      	mov	r1, r3
 8005006:	4610      	mov	r0, r2
 8005008:	f004 fa5d 	bl	80094c6 <HAL_GPIO_TogglePin>
}
 800500c:	bf00      	nop
 800500e:	3708      	adds	r7, #8
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <turn_on>:

void turn_on(struct LED_dev * ctrl){
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ctrl->LED_port, ctrl->LED_pin, GPIO_PIN_SET);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6818      	ldr	r0, [r3, #0]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	889b      	ldrh	r3, [r3, #4]
 8005024:	2201      	movs	r2, #1
 8005026:	4619      	mov	r1, r3
 8005028:	f004 fa34 	bl	8009494 <HAL_GPIO_WritePin>
}
 800502c:	bf00      	nop
 800502e:	3708      	adds	r7, #8
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <turn_off>:

void turn_off(struct LED_dev * ctrl){
 8005034:	b580      	push	{r7, lr}
 8005036:	b082      	sub	sp, #8
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ctrl->LED_port, ctrl->LED_pin, GPIO_PIN_RESET);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	6818      	ldr	r0, [r3, #0]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	889b      	ldrh	r3, [r3, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	4619      	mov	r1, r3
 8005048:	f004 fa24 	bl	8009494 <HAL_GPIO_WritePin>
}
 800504c:	bf00      	nop
 800504e:	3708      	adds	r7, #8
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}

08005054 <ms5607_init>:
#include <stdio.h>
#include <math.h>


uint8_t ms5607_init(struct ms5607_dev * dev)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b088      	sub	sp, #32
 8005058:	af02      	add	r7, sp, #8
 800505a:	6078      	str	r0, [r7, #4]
	if (HAL_I2C_GetState(dev->i2c_bus) != HAL_I2C_STATE_READY)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	685b      	ldr	r3, [r3, #4]
 8005060:	4618      	mov	r0, r3
 8005062:	f004 ffd5 	bl	800a010 <HAL_I2C_GetState>
 8005066:	4603      	mov	r3, r0
 8005068:	2b20      	cmp	r3, #32
 800506a:	d003      	beq.n	8005074 <ms5607_init+0x20>
	{
		printf("i2c not ready!\n");
 800506c:	484a      	ldr	r0, [pc, #296]	; (8005198 <ms5607_init+0x144>)
 800506e:	f00c fd73 	bl	8011b58 <puts>
 8005072:	e002      	b.n	800507a <ms5607_init+0x26>
	} else {
		printf("i2c is ready!\n");
 8005074:	4849      	ldr	r0, [pc, #292]	; (800519c <ms5607_init+0x148>)
 8005076:	f00c fd6f 	bl	8011b58 <puts>
	}
	HAL_StatusTypeDef _ret;
	_ret = HAL_I2C_IsDeviceReady(dev->i2c_bus, dev->addr, 10, dev->addr);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6858      	ldr	r0, [r3, #4]
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	781b      	ldrb	r3, [r3, #0]
 8005082:	b299      	uxth	r1, r3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	220a      	movs	r2, #10
 800508a:	f004 fe93 	bl	8009db4 <HAL_I2C_IsDeviceReady>
 800508e:	4603      	mov	r3, r0
 8005090:	74fb      	strb	r3, [r7, #19]
	if ( _ret != HAL_OK )
 8005092:	7cfb      	ldrb	r3, [r7, #19]
 8005094:	2b00      	cmp	r3, #0
 8005096:	d009      	beq.n	80050ac <ms5607_init+0x58>
	{
		printf("BARO setup fail\n");
 8005098:	4841      	ldr	r0, [pc, #260]	; (80051a0 <ms5607_init+0x14c>)
 800509a:	f00c fd5d 	bl	8011b58 <puts>
		printf("Errorcode: %d\n", _ret);
 800509e:	7cfb      	ldrb	r3, [r7, #19]
 80050a0:	4619      	mov	r1, r3
 80050a2:	4840      	ldr	r0, [pc, #256]	; (80051a4 <ms5607_init+0x150>)
 80050a4:	f00c fce4 	bl	8011a70 <iprintf>
		return 0;
 80050a8:	2300      	movs	r3, #0
 80050aa:	e070      	b.n	800518e <ms5607_init+0x13a>

	//get factory calibration data
	//reset (advised in datasheet)

	uint8_t reset_code[1];
	reset_code[0] = 0x1E;
 80050ac:	231e      	movs	r3, #30
 80050ae:	743b      	strb	r3, [r7, #16]
	_ret = HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, reset_code, 1, dev->delay);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6858      	ldr	r0, [r3, #4]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	781b      	ldrb	r3, [r3, #0]
 80050b8:	b299      	uxth	r1, r3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	7a1b      	ldrb	r3, [r3, #8]
 80050be:	f107 0210 	add.w	r2, r7, #16
 80050c2:	9300      	str	r3, [sp, #0]
 80050c4:	2301      	movs	r3, #1
 80050c6:	f004 fb51 	bl	800976c <HAL_I2C_Master_Transmit>
 80050ca:	4603      	mov	r3, r0
 80050cc:	74fb      	strb	r3, [r7, #19]

	HAL_Delay(100);
 80050ce:	2064      	movs	r0, #100	; 0x64
 80050d0:	f002 feb0 	bl	8007e34 <HAL_Delay>

	//get each calibration value (c1 - c6 in datasheet)
	uint8_t get_add;
	uint8_t buf[2];

	for(int i = 1; i < 7; i++){
 80050d4:	2301      	movs	r3, #1
 80050d6:	617b      	str	r3, [r7, #20]
 80050d8:	e043      	b.n	8005162 <ms5607_init+0x10e>

		//standard commands (see datasheet)
		get_add = 0b10100000;
 80050da:	23a0      	movs	r3, #160	; 0xa0
 80050dc:	73fb      	strb	r3, [r7, #15]
		get_add = get_add + 2*i;
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	005b      	lsls	r3, r3, #1
 80050e4:	b2da      	uxtb	r2, r3
 80050e6:	7bfb      	ldrb	r3, [r7, #15]
 80050e8:	4413      	add	r3, r2
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	73fb      	strb	r3, [r7, #15]

		_ret = HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, &get_add, 1, dev->delay);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	6858      	ldr	r0, [r3, #4]
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	781b      	ldrb	r3, [r3, #0]
 80050f6:	b299      	uxth	r1, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	7a1b      	ldrb	r3, [r3, #8]
 80050fc:	f107 020f 	add.w	r2, r7, #15
 8005100:	9300      	str	r3, [sp, #0]
 8005102:	2301      	movs	r3, #1
 8005104:	f004 fb32 	bl	800976c <HAL_I2C_Master_Transmit>
 8005108:	4603      	mov	r3, r0
 800510a:	74fb      	strb	r3, [r7, #19]
		HAL_Delay(15);
 800510c:	200f      	movs	r0, #15
 800510e:	f002 fe91 	bl	8007e34 <HAL_Delay>
		_ret = HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, buf, 2, dev->delay);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	6858      	ldr	r0, [r3, #4]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	781b      	ldrb	r3, [r3, #0]
 800511a:	b299      	uxth	r1, r3
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	7a1b      	ldrb	r3, [r3, #8]
 8005120:	f107 020c 	add.w	r2, r7, #12
 8005124:	9300      	str	r3, [sp, #0]
 8005126:	2302      	movs	r3, #2
 8005128:	f004 fc1e 	bl	8009968 <HAL_I2C_Master_Receive>
 800512c:	4603      	mov	r3, r0
 800512e:	74fb      	strb	r3, [r7, #19]
		dev->cal[i-1] = (uint16_t)(buf[0] << 8) | buf[1];
 8005130:	7b3b      	ldrb	r3, [r7, #12]
 8005132:	b29b      	uxth	r3, r3
 8005134:	021b      	lsls	r3, r3, #8
 8005136:	b299      	uxth	r1, r3
 8005138:	7b7b      	ldrb	r3, [r7, #13]
 800513a:	b29a      	uxth	r2, r3
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	3b01      	subs	r3, #1
 8005140:	430a      	orrs	r2, r1
 8005142:	b291      	uxth	r1, r2
 8005144:	687a      	ldr	r2, [r7, #4]
 8005146:	3304      	adds	r3, #4
 8005148:	005b      	lsls	r3, r3, #1
 800514a:	4413      	add	r3, r2
 800514c:	460a      	mov	r2, r1
 800514e:	805a      	strh	r2, [r3, #2]

		if ( _ret != HAL_OK )
 8005150:	7cfb      	ldrb	r3, [r7, #19]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d002      	beq.n	800515c <ms5607_init+0x108>
			{
				printf("MS5607 cal read fail\n");
 8005156:	4814      	ldr	r0, [pc, #80]	; (80051a8 <ms5607_init+0x154>)
 8005158:	f00c fcfe 	bl	8011b58 <puts>
	for(int i = 1; i < 7; i++){
 800515c:	697b      	ldr	r3, [r7, #20]
 800515e:	3301      	adds	r3, #1
 8005160:	617b      	str	r3, [r7, #20]
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	2b06      	cmp	r3, #6
 8005166:	ddb8      	ble.n	80050da <ms5607_init+0x86>
			}
	}


	printf("BARO setup success\n");
 8005168:	4810      	ldr	r0, [pc, #64]	; (80051ac <ms5607_init+0x158>)
 800516a:	f00c fcf5 	bl	8011b58 <puts>

	buf[0] = 0x44;
 800516e:	2344      	movs	r3, #68	; 0x44
 8005170:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6858      	ldr	r0, [r3, #4]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	781b      	ldrb	r3, [r3, #0]
 800517a:	b299      	uxth	r1, r3
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	7a1b      	ldrb	r3, [r3, #8]
 8005180:	f107 020c 	add.w	r2, r7, #12
 8005184:	9300      	str	r3, [sp, #0]
 8005186:	2301      	movs	r3, #1
 8005188:	f004 faf0 	bl	800976c <HAL_I2C_Master_Transmit>
	// need to wait 3 ms
	return 1;
 800518c:	2301      	movs	r3, #1
}
 800518e:	4618      	mov	r0, r3
 8005190:	3718      	adds	r7, #24
 8005192:	46bd      	mov	sp, r7
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	08017740 	.word	0x08017740
 800519c:	08017750 	.word	0x08017750
 80051a0:	08017760 	.word	0x08017760
 80051a4:	08017770 	.word	0x08017770
 80051a8:	08017780 	.word	0x08017780
 80051ac:	08017798 	.word	0x08017798

080051b0 <ms5607_prep_pressure>:

void ms5607_prep_pressure(struct ms5607_dev * dev, uint8_t * dat)
{
 80051b0:	b580      	push	{r7, lr}
 80051b2:	b086      	sub	sp, #24
 80051b4:	af02      	add	r7, sp, #8
 80051b6:	6078      	str	r0, [r7, #4]
 80051b8:	6039      	str	r1, [r7, #0]
	uint8_t buf[3];
	buf[0] = 0x00;
 80051ba:	2300      	movs	r3, #0
 80051bc:	733b      	strb	r3, [r7, #12]

	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6858      	ldr	r0, [r3, #4]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	781b      	ldrb	r3, [r3, #0]
 80051c6:	b299      	uxth	r1, r3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	7a1b      	ldrb	r3, [r3, #8]
 80051cc:	f107 020c 	add.w	r2, r7, #12
 80051d0:	9300      	str	r3, [sp, #0]
 80051d2:	2301      	movs	r3, #1
 80051d4:	f004 faca 	bl	800976c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, buf, 3, dev->delay);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6858      	ldr	r0, [r3, #4]
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	781b      	ldrb	r3, [r3, #0]
 80051e0:	b299      	uxth	r1, r3
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	7a1b      	ldrb	r3, [r3, #8]
 80051e6:	f107 020c 	add.w	r2, r7, #12
 80051ea:	9300      	str	r3, [sp, #0]
 80051ec:	2303      	movs	r3, #3
 80051ee:	f004 fbbb 	bl	8009968 <HAL_I2C_Master_Receive>

	dev->D1 = (uint32_t)(buf[0] << 16) | (uint32_t)(buf[1] << 8) | (uint32_t)buf[2];
 80051f2:	7b3b      	ldrb	r3, [r7, #12]
 80051f4:	041b      	lsls	r3, r3, #16
 80051f6:	461a      	mov	r2, r3
 80051f8:	7b7b      	ldrb	r3, [r7, #13]
 80051fa:	021b      	lsls	r3, r3, #8
 80051fc:	4313      	orrs	r3, r2
 80051fe:	7bba      	ldrb	r2, [r7, #14]
 8005200:	431a      	orrs	r2, r3
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	619a      	str	r2, [r3, #24]
	dat[0] = buf[0];
 8005206:	7b3a      	ldrb	r2, [r7, #12]
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	701a      	strb	r2, [r3, #0]
	dat[1] = buf[1];
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	3301      	adds	r3, #1
 8005210:	7b7a      	ldrb	r2, [r7, #13]
 8005212:	701a      	strb	r2, [r3, #0]
	dat[2] = buf[2];
 8005214:	683b      	ldr	r3, [r7, #0]
 8005216:	3302      	adds	r3, #2
 8005218:	7bba      	ldrb	r2, [r7, #14]
 800521a:	701a      	strb	r2, [r3, #0]

	buf[0] = 0x54;
 800521c:	2354      	movs	r3, #84	; 0x54
 800521e:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6858      	ldr	r0, [r3, #4]
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	781b      	ldrb	r3, [r3, #0]
 8005228:	b299      	uxth	r1, r3
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	7a1b      	ldrb	r3, [r3, #8]
 800522e:	f107 020c 	add.w	r2, r7, #12
 8005232:	9300      	str	r3, [sp, #0]
 8005234:	2301      	movs	r3, #1
 8005236:	f004 fa99 	bl	800976c <HAL_I2C_Master_Transmit>
	// need to wait 3 ms
}
 800523a:	bf00      	nop
 800523c:	3710      	adds	r7, #16
 800523e:	46bd      	mov	sp, r7
 8005240:	bd80      	pop	{r7, pc}

08005242 <ms5607_read_pressure>:

void ms5607_read_pressure(struct ms5607_dev * dev, uint8_t * dat)
{
 8005242:	b580      	push	{r7, lr}
 8005244:	b086      	sub	sp, #24
 8005246:	af02      	add	r7, sp, #8
 8005248:	6078      	str	r0, [r7, #4]
 800524a:	6039      	str	r1, [r7, #0]
	uint8_t buf[3];
	buf[0] = 0x00;
 800524c:	2300      	movs	r3, #0
 800524e:	733b      	strb	r3, [r7, #12]

	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	6858      	ldr	r0, [r3, #4]
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	781b      	ldrb	r3, [r3, #0]
 8005258:	b299      	uxth	r1, r3
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	7a1b      	ldrb	r3, [r3, #8]
 800525e:	f107 020c 	add.w	r2, r7, #12
 8005262:	9300      	str	r3, [sp, #0]
 8005264:	2301      	movs	r3, #1
 8005266:	f004 fa81 	bl	800976c <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, buf, 3, dev->delay);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6858      	ldr	r0, [r3, #4]
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	781b      	ldrb	r3, [r3, #0]
 8005272:	b299      	uxth	r1, r3
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	7a1b      	ldrb	r3, [r3, #8]
 8005278:	f107 020c 	add.w	r2, r7, #12
 800527c:	9300      	str	r3, [sp, #0]
 800527e:	2303      	movs	r3, #3
 8005280:	f004 fb72 	bl	8009968 <HAL_I2C_Master_Receive>

	dev->D2 = (uint32_t)(buf[0] << 16) | (uint32_t)(buf[1] << 8) | (uint32_t)buf[2];
 8005284:	7b3b      	ldrb	r3, [r7, #12]
 8005286:	041b      	lsls	r3, r3, #16
 8005288:	461a      	mov	r2, r3
 800528a:	7b7b      	ldrb	r3, [r7, #13]
 800528c:	021b      	lsls	r3, r3, #8
 800528e:	4313      	orrs	r3, r2
 8005290:	7bba      	ldrb	r2, [r7, #14]
 8005292:	431a      	orrs	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	61da      	str	r2, [r3, #28]
	dat[3] = buf[0];
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	3303      	adds	r3, #3
 800529c:	7b3a      	ldrb	r2, [r7, #12]
 800529e:	701a      	strb	r2, [r3, #0]
	dat[4] = buf[1];
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	3304      	adds	r3, #4
 80052a4:	7b7a      	ldrb	r2, [r7, #13]
 80052a6:	701a      	strb	r2, [r3, #0]
	dat[5] = buf[2];
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	3305      	adds	r3, #5
 80052ac:	7bba      	ldrb	r2, [r7, #14]
 80052ae:	701a      	strb	r2, [r3, #0]

	buf[0] = 0x44;
 80052b0:	2344      	movs	r3, #68	; 0x44
 80052b2:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 1, dev->delay);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6858      	ldr	r0, [r3, #4]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	781b      	ldrb	r3, [r3, #0]
 80052bc:	b299      	uxth	r1, r3
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	7a1b      	ldrb	r3, [r3, #8]
 80052c2:	f107 020c 	add.w	r2, r7, #12
 80052c6:	9300      	str	r3, [sp, #0]
 80052c8:	2301      	movs	r3, #1
 80052ca:	f004 fa4f 	bl	800976c <HAL_I2C_Master_Transmit>
	// need to wait 3 ms
}
 80052ce:	bf00      	nop
 80052d0:	3710      	adds	r7, #16
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}
	...

080052d8 <ms5607_convert>:

void ms5607_convert(struct ms5607_dev * dev, float * p, float * t)
{
 80052d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80052dc:	b092      	sub	sp, #72	; 0x48
 80052de:	af00      	add	r7, sp, #0
 80052e0:	60f8      	str	r0, [r7, #12]
 80052e2:	60b9      	str	r1, [r7, #8]
 80052e4:	607a      	str	r2, [r7, #4]
	//calculate calibration values
	uint16_t c1 = dev->cal[0];
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	895b      	ldrh	r3, [r3, #10]
 80052ea:	877b      	strh	r3, [r7, #58]	; 0x3a
	uint16_t c2 = dev->cal[1];
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	899b      	ldrh	r3, [r3, #12]
 80052f0:	873b      	strh	r3, [r7, #56]	; 0x38
	uint16_t c3 = dev->cal[2];
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	89db      	ldrh	r3, [r3, #14]
 80052f6:	86fb      	strh	r3, [r7, #54]	; 0x36
	uint16_t c4 = dev->cal[3];
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	8a1b      	ldrh	r3, [r3, #16]
 80052fc:	86bb      	strh	r3, [r7, #52]	; 0x34
	uint16_t c5 = dev->cal[4];
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	8a5b      	ldrh	r3, [r3, #18]
 8005302:	867b      	strh	r3, [r7, #50]	; 0x32
	uint16_t c6 = dev->cal[5];
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	8a9b      	ldrh	r3, [r3, #20]
 8005308:	863b      	strh	r3, [r7, #48]	; 0x30

	uint32_t D1 = dev->D1;
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	699b      	ldr	r3, [r3, #24]
 800530e:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t D2 = dev->D2;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	69db      	ldr	r3, [r3, #28]
 8005314:	62bb      	str	r3, [r7, #40]	; 0x28

	//calculations from datasheet
	float dt = (float)D2 - c5 * 256.0;
 8005316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005318:	ee07 3a90 	vmov	s15, r3
 800531c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005320:	ee17 0a90 	vmov	r0, s15
 8005324:	f7fb f910 	bl	8000548 <__aeabi_f2d>
 8005328:	4604      	mov	r4, r0
 800532a:	460d      	mov	r5, r1
 800532c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 800532e:	4618      	mov	r0, r3
 8005330:	f7fb f8f8 	bl	8000524 <__aeabi_i2d>
 8005334:	f04f 0200 	mov.w	r2, #0
 8005338:	4bd9      	ldr	r3, [pc, #868]	; (80056a0 <ms5607_convert+0x3c8>)
 800533a:	f7fb f95d 	bl	80005f8 <__aeabi_dmul>
 800533e:	4602      	mov	r2, r0
 8005340:	460b      	mov	r3, r1
 8005342:	4620      	mov	r0, r4
 8005344:	4629      	mov	r1, r5
 8005346:	f7fa ff9f 	bl	8000288 <__aeabi_dsub>
 800534a:	4603      	mov	r3, r0
 800534c:	460c      	mov	r4, r1
 800534e:	4618      	mov	r0, r3
 8005350:	4621      	mov	r1, r4
 8005352:	f7fb fc49 	bl	8000be8 <__aeabi_d2f>
 8005356:	4603      	mov	r3, r0
 8005358:	627b      	str	r3, [r7, #36]	; 0x24
	float OFF = c2 * pow(2.0, 17) + (c4 * dt)/64.0;
 800535a:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 800535c:	4618      	mov	r0, r3
 800535e:	f7fb f8e1 	bl	8000524 <__aeabi_i2d>
 8005362:	f04f 0200 	mov.w	r2, #0
 8005366:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 800536a:	f7fb f945 	bl	80005f8 <__aeabi_dmul>
 800536e:	4603      	mov	r3, r0
 8005370:	460c      	mov	r4, r1
 8005372:	4625      	mov	r5, r4
 8005374:	461c      	mov	r4, r3
 8005376:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8005378:	ee07 3a90 	vmov	s15, r3
 800537c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005380:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005384:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005388:	ee17 0a90 	vmov	r0, s15
 800538c:	f7fb f8dc 	bl	8000548 <__aeabi_f2d>
 8005390:	f04f 0200 	mov.w	r2, #0
 8005394:	4bc3      	ldr	r3, [pc, #780]	; (80056a4 <ms5607_convert+0x3cc>)
 8005396:	f7fb fa59 	bl	800084c <__aeabi_ddiv>
 800539a:	4602      	mov	r2, r0
 800539c:	460b      	mov	r3, r1
 800539e:	4620      	mov	r0, r4
 80053a0:	4629      	mov	r1, r5
 80053a2:	f7fa ff73 	bl	800028c <__adddf3>
 80053a6:	4603      	mov	r3, r0
 80053a8:	460c      	mov	r4, r1
 80053aa:	4618      	mov	r0, r3
 80053ac:	4621      	mov	r1, r4
 80053ae:	f7fb fc1b 	bl	8000be8 <__aeabi_d2f>
 80053b2:	4603      	mov	r3, r0
 80053b4:	623b      	str	r3, [r7, #32]
	float SENS = c1 * pow(2.0, 16) + (c3 * dt)/128.0;
 80053b6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80053b8:	4618      	mov	r0, r3
 80053ba:	f7fb f8b3 	bl	8000524 <__aeabi_i2d>
 80053be:	f04f 0200 	mov.w	r2, #0
 80053c2:	4bb9      	ldr	r3, [pc, #740]	; (80056a8 <ms5607_convert+0x3d0>)
 80053c4:	f7fb f918 	bl	80005f8 <__aeabi_dmul>
 80053c8:	4603      	mov	r3, r0
 80053ca:	460c      	mov	r4, r1
 80053cc:	4625      	mov	r5, r4
 80053ce:	461c      	mov	r4, r3
 80053d0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80053d2:	ee07 3a90 	vmov	s15, r3
 80053d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80053da:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80053de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053e2:	ee17 0a90 	vmov	r0, s15
 80053e6:	f7fb f8af 	bl	8000548 <__aeabi_f2d>
 80053ea:	f04f 0200 	mov.w	r2, #0
 80053ee:	4baf      	ldr	r3, [pc, #700]	; (80056ac <ms5607_convert+0x3d4>)
 80053f0:	f7fb fa2c 	bl	800084c <__aeabi_ddiv>
 80053f4:	4602      	mov	r2, r0
 80053f6:	460b      	mov	r3, r1
 80053f8:	4620      	mov	r0, r4
 80053fa:	4629      	mov	r1, r5
 80053fc:	f7fa ff46 	bl	800028c <__adddf3>
 8005400:	4603      	mov	r3, r0
 8005402:	460c      	mov	r4, r1
 8005404:	4618      	mov	r0, r3
 8005406:	4621      	mov	r1, r4
 8005408:	f7fb fbee 	bl	8000be8 <__aeabi_d2f>
 800540c:	4603      	mov	r3, r0
 800540e:	61fb      	str	r3, [r7, #28]
	float TEMP = 2000.0 + dt * c6/(pow(2.0, 23));
 8005410:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005412:	ee07 3a90 	vmov	s15, r3
 8005416:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800541a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800541e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005422:	ee17 0a90 	vmov	r0, s15
 8005426:	f7fb f88f 	bl	8000548 <__aeabi_f2d>
 800542a:	f04f 0200 	mov.w	r2, #0
 800542e:	4ba0      	ldr	r3, [pc, #640]	; (80056b0 <ms5607_convert+0x3d8>)
 8005430:	f7fb fa0c 	bl	800084c <__aeabi_ddiv>
 8005434:	4603      	mov	r3, r0
 8005436:	460c      	mov	r4, r1
 8005438:	4618      	mov	r0, r3
 800543a:	4621      	mov	r1, r4
 800543c:	f04f 0200 	mov.w	r2, #0
 8005440:	4b9c      	ldr	r3, [pc, #624]	; (80056b4 <ms5607_convert+0x3dc>)
 8005442:	f7fa ff23 	bl	800028c <__adddf3>
 8005446:	4603      	mov	r3, r0
 8005448:	460c      	mov	r4, r1
 800544a:	4618      	mov	r0, r3
 800544c:	4621      	mov	r1, r4
 800544e:	f7fb fbcb 	bl	8000be8 <__aeabi_d2f>
 8005452:	4603      	mov	r3, r0
 8005454:	61bb      	str	r3, [r7, #24]
	float pressure = ((float)D1 * SENS/(pow(2.0, 21)) - OFF)/(pow(2.0, 15));
 8005456:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005458:	ee07 3a90 	vmov	s15, r3
 800545c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005460:	edd7 7a07 	vldr	s15, [r7, #28]
 8005464:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005468:	ee17 0a90 	vmov	r0, s15
 800546c:	f7fb f86c 	bl	8000548 <__aeabi_f2d>
 8005470:	f04f 0200 	mov.w	r2, #0
 8005474:	4b90      	ldr	r3, [pc, #576]	; (80056b8 <ms5607_convert+0x3e0>)
 8005476:	f7fb f9e9 	bl	800084c <__aeabi_ddiv>
 800547a:	4603      	mov	r3, r0
 800547c:	460c      	mov	r4, r1
 800547e:	4625      	mov	r5, r4
 8005480:	461c      	mov	r4, r3
 8005482:	6a38      	ldr	r0, [r7, #32]
 8005484:	f7fb f860 	bl	8000548 <__aeabi_f2d>
 8005488:	4602      	mov	r2, r0
 800548a:	460b      	mov	r3, r1
 800548c:	4620      	mov	r0, r4
 800548e:	4629      	mov	r1, r5
 8005490:	f7fa fefa 	bl	8000288 <__aeabi_dsub>
 8005494:	4603      	mov	r3, r0
 8005496:	460c      	mov	r4, r1
 8005498:	4618      	mov	r0, r3
 800549a:	4621      	mov	r1, r4
 800549c:	f04f 0200 	mov.w	r2, #0
 80054a0:	4b86      	ldr	r3, [pc, #536]	; (80056bc <ms5607_convert+0x3e4>)
 80054a2:	f7fb f9d3 	bl	800084c <__aeabi_ddiv>
 80054a6:	4603      	mov	r3, r0
 80054a8:	460c      	mov	r4, r1
 80054aa:	4618      	mov	r0, r3
 80054ac:	4621      	mov	r1, r4
 80054ae:	f7fb fb9b 	bl	8000be8 <__aeabi_d2f>
 80054b2:	4603      	mov	r3, r0
 80054b4:	617b      	str	r3, [r7, #20]

	float T2 = 0., OFF2 = 0., SENS2 = 0.;
 80054b6:	f04f 0300 	mov.w	r3, #0
 80054ba:	647b      	str	r3, [r7, #68]	; 0x44
 80054bc:	f04f 0300 	mov.w	r3, #0
 80054c0:	643b      	str	r3, [r7, #64]	; 0x40
 80054c2:	f04f 0300 	mov.w	r3, #0
 80054c6:	63fb      	str	r3, [r7, #60]	; 0x3c
	if(TEMP < 2000)
 80054c8:	edd7 7a06 	vldr	s15, [r7, #24]
 80054cc:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 80056c0 <ms5607_convert+0x3e8>
 80054d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80054d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054d8:	f140 8104 	bpl.w	80056e4 <ms5607_convert+0x40c>
	{
	  T2 = dt * dt / pow(2.0,31);
 80054dc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80054e0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80054e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80054e8:	eddf 6a76 	vldr	s13, [pc, #472]	; 80056c4 <ms5607_convert+0x3ec>
 80054ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80054f0:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	  OFF2 = 61.0 * (TEMP - 2000.0) * (TEMP - 2000.0)/pow(2.0,4);
 80054f4:	69b8      	ldr	r0, [r7, #24]
 80054f6:	f7fb f827 	bl	8000548 <__aeabi_f2d>
 80054fa:	f04f 0200 	mov.w	r2, #0
 80054fe:	4b6d      	ldr	r3, [pc, #436]	; (80056b4 <ms5607_convert+0x3dc>)
 8005500:	f7fa fec2 	bl	8000288 <__aeabi_dsub>
 8005504:	4603      	mov	r3, r0
 8005506:	460c      	mov	r4, r1
 8005508:	4618      	mov	r0, r3
 800550a:	4621      	mov	r1, r4
 800550c:	f04f 0200 	mov.w	r2, #0
 8005510:	4b6d      	ldr	r3, [pc, #436]	; (80056c8 <ms5607_convert+0x3f0>)
 8005512:	f7fb f871 	bl	80005f8 <__aeabi_dmul>
 8005516:	4603      	mov	r3, r0
 8005518:	460c      	mov	r4, r1
 800551a:	4625      	mov	r5, r4
 800551c:	461c      	mov	r4, r3
 800551e:	69b8      	ldr	r0, [r7, #24]
 8005520:	f7fb f812 	bl	8000548 <__aeabi_f2d>
 8005524:	f04f 0200 	mov.w	r2, #0
 8005528:	4b62      	ldr	r3, [pc, #392]	; (80056b4 <ms5607_convert+0x3dc>)
 800552a:	f7fa fead 	bl	8000288 <__aeabi_dsub>
 800552e:	4602      	mov	r2, r0
 8005530:	460b      	mov	r3, r1
 8005532:	4620      	mov	r0, r4
 8005534:	4629      	mov	r1, r5
 8005536:	f7fb f85f 	bl	80005f8 <__aeabi_dmul>
 800553a:	4603      	mov	r3, r0
 800553c:	460c      	mov	r4, r1
 800553e:	4618      	mov	r0, r3
 8005540:	4621      	mov	r1, r4
 8005542:	f04f 0200 	mov.w	r2, #0
 8005546:	4b61      	ldr	r3, [pc, #388]	; (80056cc <ms5607_convert+0x3f4>)
 8005548:	f7fb f980 	bl	800084c <__aeabi_ddiv>
 800554c:	4603      	mov	r3, r0
 800554e:	460c      	mov	r4, r1
 8005550:	4618      	mov	r0, r3
 8005552:	4621      	mov	r1, r4
 8005554:	f7fb fb48 	bl	8000be8 <__aeabi_d2f>
 8005558:	4603      	mov	r3, r0
 800555a:	643b      	str	r3, [r7, #64]	; 0x40
	  SENS2 = 2.0 * (TEMP - 2000.0) * (TEMP - 2000.0);
 800555c:	69b8      	ldr	r0, [r7, #24]
 800555e:	f7fa fff3 	bl	8000548 <__aeabi_f2d>
 8005562:	f04f 0200 	mov.w	r2, #0
 8005566:	4b53      	ldr	r3, [pc, #332]	; (80056b4 <ms5607_convert+0x3dc>)
 8005568:	f7fa fe8e 	bl	8000288 <__aeabi_dsub>
 800556c:	4603      	mov	r3, r0
 800556e:	460c      	mov	r4, r1
 8005570:	4618      	mov	r0, r3
 8005572:	4621      	mov	r1, r4
 8005574:	4602      	mov	r2, r0
 8005576:	460b      	mov	r3, r1
 8005578:	f7fa fe88 	bl	800028c <__adddf3>
 800557c:	4603      	mov	r3, r0
 800557e:	460c      	mov	r4, r1
 8005580:	4625      	mov	r5, r4
 8005582:	461c      	mov	r4, r3
 8005584:	69b8      	ldr	r0, [r7, #24]
 8005586:	f7fa ffdf 	bl	8000548 <__aeabi_f2d>
 800558a:	f04f 0200 	mov.w	r2, #0
 800558e:	4b49      	ldr	r3, [pc, #292]	; (80056b4 <ms5607_convert+0x3dc>)
 8005590:	f7fa fe7a 	bl	8000288 <__aeabi_dsub>
 8005594:	4602      	mov	r2, r0
 8005596:	460b      	mov	r3, r1
 8005598:	4620      	mov	r0, r4
 800559a:	4629      	mov	r1, r5
 800559c:	f7fb f82c 	bl	80005f8 <__aeabi_dmul>
 80055a0:	4603      	mov	r3, r0
 80055a2:	460c      	mov	r4, r1
 80055a4:	4618      	mov	r0, r3
 80055a6:	4621      	mov	r1, r4
 80055a8:	f7fb fb1e 	bl	8000be8 <__aeabi_d2f>
 80055ac:	4603      	mov	r3, r0
 80055ae:	63fb      	str	r3, [r7, #60]	; 0x3c
	  if(TEMP < -1500)
 80055b0:	edd7 7a06 	vldr	s15, [r7, #24]
 80055b4:	ed9f 7a46 	vldr	s14, [pc, #280]	; 80056d0 <ms5607_convert+0x3f8>
 80055b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80055bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055c0:	f140 8090 	bpl.w	80056e4 <ms5607_convert+0x40c>
	  {
	    OFF2 += 15.0 * (TEMP + 1500)*(TEMP + 1500.0);
 80055c4:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80055c6:	f7fa ffbf 	bl	8000548 <__aeabi_f2d>
 80055ca:	4604      	mov	r4, r0
 80055cc:	460d      	mov	r5, r1
 80055ce:	edd7 7a06 	vldr	s15, [r7, #24]
 80055d2:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80056d4 <ms5607_convert+0x3fc>
 80055d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80055da:	ee17 0a90 	vmov	r0, s15
 80055de:	f7fa ffb3 	bl	8000548 <__aeabi_f2d>
 80055e2:	f04f 0200 	mov.w	r2, #0
 80055e6:	4b3c      	ldr	r3, [pc, #240]	; (80056d8 <ms5607_convert+0x400>)
 80055e8:	f7fb f806 	bl	80005f8 <__aeabi_dmul>
 80055ec:	4602      	mov	r2, r0
 80055ee:	460b      	mov	r3, r1
 80055f0:	4690      	mov	r8, r2
 80055f2:	4699      	mov	r9, r3
 80055f4:	69b8      	ldr	r0, [r7, #24]
 80055f6:	f7fa ffa7 	bl	8000548 <__aeabi_f2d>
 80055fa:	a327      	add	r3, pc, #156	; (adr r3, 8005698 <ms5607_convert+0x3c0>)
 80055fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005600:	f7fa fe44 	bl	800028c <__adddf3>
 8005604:	4602      	mov	r2, r0
 8005606:	460b      	mov	r3, r1
 8005608:	4640      	mov	r0, r8
 800560a:	4649      	mov	r1, r9
 800560c:	f7fa fff4 	bl	80005f8 <__aeabi_dmul>
 8005610:	4602      	mov	r2, r0
 8005612:	460b      	mov	r3, r1
 8005614:	4620      	mov	r0, r4
 8005616:	4629      	mov	r1, r5
 8005618:	f7fa fe38 	bl	800028c <__adddf3>
 800561c:	4603      	mov	r3, r0
 800561e:	460c      	mov	r4, r1
 8005620:	4618      	mov	r0, r3
 8005622:	4621      	mov	r1, r4
 8005624:	f7fb fae0 	bl	8000be8 <__aeabi_d2f>
 8005628:	4603      	mov	r3, r0
 800562a:	643b      	str	r3, [r7, #64]	; 0x40
	    SENS2 += 8.0 * (TEMP + 1500)*(TEMP + 1500.0);
 800562c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800562e:	f7fa ff8b 	bl	8000548 <__aeabi_f2d>
 8005632:	4604      	mov	r4, r0
 8005634:	460d      	mov	r5, r1
 8005636:	edd7 7a06 	vldr	s15, [r7, #24]
 800563a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 80056d4 <ms5607_convert+0x3fc>
 800563e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005642:	ee17 0a90 	vmov	r0, s15
 8005646:	f7fa ff7f 	bl	8000548 <__aeabi_f2d>
 800564a:	f04f 0200 	mov.w	r2, #0
 800564e:	4b23      	ldr	r3, [pc, #140]	; (80056dc <ms5607_convert+0x404>)
 8005650:	f7fa ffd2 	bl	80005f8 <__aeabi_dmul>
 8005654:	4602      	mov	r2, r0
 8005656:	460b      	mov	r3, r1
 8005658:	4690      	mov	r8, r2
 800565a:	4699      	mov	r9, r3
 800565c:	69b8      	ldr	r0, [r7, #24]
 800565e:	f7fa ff73 	bl	8000548 <__aeabi_f2d>
 8005662:	a30d      	add	r3, pc, #52	; (adr r3, 8005698 <ms5607_convert+0x3c0>)
 8005664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005668:	f7fa fe10 	bl	800028c <__adddf3>
 800566c:	4602      	mov	r2, r0
 800566e:	460b      	mov	r3, r1
 8005670:	4640      	mov	r0, r8
 8005672:	4649      	mov	r1, r9
 8005674:	f7fa ffc0 	bl	80005f8 <__aeabi_dmul>
 8005678:	4602      	mov	r2, r0
 800567a:	460b      	mov	r3, r1
 800567c:	4620      	mov	r0, r4
 800567e:	4629      	mov	r1, r5
 8005680:	f7fa fe04 	bl	800028c <__adddf3>
 8005684:	4603      	mov	r3, r0
 8005686:	460c      	mov	r4, r1
 8005688:	4618      	mov	r0, r3
 800568a:	4621      	mov	r1, r4
 800568c:	f7fb faac 	bl	8000be8 <__aeabi_d2f>
 8005690:	4603      	mov	r3, r0
 8005692:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005694:	e026      	b.n	80056e4 <ms5607_convert+0x40c>
 8005696:	bf00      	nop
 8005698:	00000000 	.word	0x00000000
 800569c:	40977000 	.word	0x40977000
 80056a0:	40700000 	.word	0x40700000
 80056a4:	40500000 	.word	0x40500000
 80056a8:	40f00000 	.word	0x40f00000
 80056ac:	40600000 	.word	0x40600000
 80056b0:	41600000 	.word	0x41600000
 80056b4:	409f4000 	.word	0x409f4000
 80056b8:	41400000 	.word	0x41400000
 80056bc:	40e00000 	.word	0x40e00000
 80056c0:	44fa0000 	.word	0x44fa0000
 80056c4:	4f000000 	.word	0x4f000000
 80056c8:	404e8000 	.word	0x404e8000
 80056cc:	40300000 	.word	0x40300000
 80056d0:	c4bb8000 	.word	0xc4bb8000
 80056d4:	44bb8000 	.word	0x44bb8000
 80056d8:	402e0000 	.word	0x402e0000
 80056dc:	40200000 	.word	0x40200000
 80056e0:	42c80000 	.word	0x42c80000
	  }
	}

	TEMP-=T2;
 80056e4:	ed97 7a06 	vldr	s14, [r7, #24]
 80056e8:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80056ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80056f0:	edc7 7a06 	vstr	s15, [r7, #24]
	OFF-=OFF2;
 80056f4:	ed97 7a08 	vldr	s14, [r7, #32]
 80056f8:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 80056fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005700:	edc7 7a08 	vstr	s15, [r7, #32]
	SENS-=SENS2;
 8005704:	ed97 7a07 	vldr	s14, [r7, #28]
 8005708:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800570c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005710:	edc7 7a07 	vstr	s15, [r7, #28]
	TEMP/=100;
 8005714:	ed97 7a06 	vldr	s14, [r7, #24]
 8005718:	ed5f 6a0f 	vldr	s13, [pc, #-60]	; 80056e0 <ms5607_convert+0x408>
 800571c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005720:	edc7 7a06 	vstr	s15, [r7, #24]
	pressure=(((float)(D1*SENS)/pow(2,21)-OFF)/pow(2,15));
 8005724:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005726:	ee07 3a90 	vmov	s15, r3
 800572a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800572e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005732:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005736:	ee17 0a90 	vmov	r0, s15
 800573a:	f7fa ff05 	bl	8000548 <__aeabi_f2d>
 800573e:	f04f 0200 	mov.w	r2, #0
 8005742:	4b16      	ldr	r3, [pc, #88]	; (800579c <ms5607_convert+0x4c4>)
 8005744:	f7fb f882 	bl	800084c <__aeabi_ddiv>
 8005748:	4603      	mov	r3, r0
 800574a:	460c      	mov	r4, r1
 800574c:	4625      	mov	r5, r4
 800574e:	461c      	mov	r4, r3
 8005750:	6a38      	ldr	r0, [r7, #32]
 8005752:	f7fa fef9 	bl	8000548 <__aeabi_f2d>
 8005756:	4602      	mov	r2, r0
 8005758:	460b      	mov	r3, r1
 800575a:	4620      	mov	r0, r4
 800575c:	4629      	mov	r1, r5
 800575e:	f7fa fd93 	bl	8000288 <__aeabi_dsub>
 8005762:	4603      	mov	r3, r0
 8005764:	460c      	mov	r4, r1
 8005766:	4618      	mov	r0, r3
 8005768:	4621      	mov	r1, r4
 800576a:	f04f 0200 	mov.w	r2, #0
 800576e:	4b0c      	ldr	r3, [pc, #48]	; (80057a0 <ms5607_convert+0x4c8>)
 8005770:	f7fb f86c 	bl	800084c <__aeabi_ddiv>
 8005774:	4603      	mov	r3, r0
 8005776:	460c      	mov	r4, r1
 8005778:	4618      	mov	r0, r3
 800577a:	4621      	mov	r1, r4
 800577c:	f7fb fa34 	bl	8000be8 <__aeabi_d2f>
 8005780:	4603      	mov	r3, r0
 8005782:	617b      	str	r3, [r7, #20]

	*t = TEMP;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	69ba      	ldr	r2, [r7, #24]
 8005788:	601a      	str	r2, [r3, #0]
	*p = pressure;
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	697a      	ldr	r2, [r7, #20]
 800578e:	601a      	str	r2, [r3, #0]

	//printf("MS pressure is %4.2f Pa\n", pressure);
	//printf("MS temp is %4.2f deg\n", TEMP);

}
 8005790:	bf00      	nop
 8005792:	3748      	adds	r7, #72	; 0x48
 8005794:	46bd      	mov	sp, r7
 8005796:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800579a:	bf00      	nop
 800579c:	41400000 	.word	0x41400000
 80057a0:	40e00000 	.word	0x40e00000

080057a4 <sht31_init>:
	return 0;
}


int sht31_init(struct sht31_dev * dev)
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b086      	sub	sp, #24
 80057a8:	af02      	add	r7, sp, #8
 80057aa:	6078      	str	r0, [r7, #4]
	if (HAL_I2C_GetState(dev->i2c_bus) != HAL_I2C_STATE_READY)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	685b      	ldr	r3, [r3, #4]
 80057b0:	4618      	mov	r0, r3
 80057b2:	f004 fc2d 	bl	800a010 <HAL_I2C_GetState>
 80057b6:	4603      	mov	r3, r0
 80057b8:	2b20      	cmp	r3, #32
 80057ba:	d003      	beq.n	80057c4 <sht31_init+0x20>
	{
		printf("i2c1 not ready!\n");
 80057bc:	481f      	ldr	r0, [pc, #124]	; (800583c <sht31_init+0x98>)
 80057be:	f00c f9cb 	bl	8011b58 <puts>
 80057c2:	e002      	b.n	80057ca <sht31_init+0x26>
	} else {
		printf("i2c1 is ready!\n");
 80057c4:	481e      	ldr	r0, [pc, #120]	; (8005840 <sht31_init+0x9c>)
 80057c6:	f00c f9c7 	bl	8011b58 <puts>
	}

	HAL_StatusTypeDef _ret;

	_ret = HAL_I2C_IsDeviceReady(dev->i2c_bus, dev->addr, 10, dev->delay);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6858      	ldr	r0, [r3, #4]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	781b      	ldrb	r3, [r3, #0]
 80057d2:	b299      	uxth	r1, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	7a1b      	ldrb	r3, [r3, #8]
 80057d8:	220a      	movs	r2, #10
 80057da:	f004 faeb 	bl	8009db4 <HAL_I2C_IsDeviceReady>
 80057de:	4603      	mov	r3, r0
 80057e0:	73fb      	strb	r3, [r7, #15]
	if ( _ret != HAL_OK )
 80057e2:	7bfb      	ldrb	r3, [r7, #15]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d009      	beq.n	80057fc <sht31_init+0x58>
	{
		printf("SHT31 setup fail\n");
 80057e8:	4816      	ldr	r0, [pc, #88]	; (8005844 <sht31_init+0xa0>)
 80057ea:	f00c f9b5 	bl	8011b58 <puts>
		printf("Errorcode: %d\n", _ret);
 80057ee:	7bfb      	ldrb	r3, [r7, #15]
 80057f0:	4619      	mov	r1, r3
 80057f2:	4815      	ldr	r0, [pc, #84]	; (8005848 <sht31_init+0xa4>)
 80057f4:	f00c f93c 	bl	8011a70 <iprintf>
		return 0;
 80057f8:	2300      	movs	r3, #0
 80057fa:	e01b      	b.n	8005834 <sht31_init+0x90>
	}

	printf("SHT31 setup success\n");
 80057fc:	4813      	ldr	r0, [pc, #76]	; (800584c <sht31_init+0xa8>)
 80057fe:	f00c f9ab 	bl	8011b58 <puts>
	//request first measurement
	uint8_t buf[2];
	uint16_t REG = 0x2416;
 8005802:	f242 4316 	movw	r3, #9238	; 0x2416
 8005806:	81bb      	strh	r3, [r7, #12]
	buf[0] = (uint8_t)(REG >> 8);
 8005808:	89bb      	ldrh	r3, [r7, #12]
 800580a:	0a1b      	lsrs	r3, r3, #8
 800580c:	b29b      	uxth	r3, r3
 800580e:	b2db      	uxtb	r3, r3
 8005810:	723b      	strb	r3, [r7, #8]
	buf[1] = (uint8_t)REG;
 8005812:	89bb      	ldrh	r3, [r7, #12]
 8005814:	b2db      	uxtb	r3, r3
 8005816:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 2, dev->delay);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6858      	ldr	r0, [r3, #4]
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	781b      	ldrb	r3, [r3, #0]
 8005820:	b299      	uxth	r1, r3
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	7a1b      	ldrb	r3, [r3, #8]
 8005826:	f107 0208 	add.w	r2, r7, #8
 800582a:	9300      	str	r3, [sp, #0]
 800582c:	2302      	movs	r3, #2
 800582e:	f003 ff9d 	bl	800976c <HAL_I2C_Master_Transmit>
	return 1;
 8005832:	2301      	movs	r3, #1
}
 8005834:	4618      	mov	r0, r3
 8005836:	3710      	adds	r7, #16
 8005838:	46bd      	mov	sp, r7
 800583a:	bd80      	pop	{r7, pc}
 800583c:	080177ac 	.word	0x080177ac
 8005840:	080177bc 	.word	0x080177bc
 8005844:	080177cc 	.word	0x080177cc
 8005848:	080177e0 	.word	0x080177e0
 800584c:	080177f0 	.word	0x080177f0

08005850 <sht31_read>:

void sht31_read(struct sht31_dev * dev, float * dat, uint16_t * dat_raw)
{
 8005850:	b590      	push	{r4, r7, lr}
 8005852:	b08d      	sub	sp, #52	; 0x34
 8005854:	af02      	add	r7, sp, #8
 8005856:	60f8      	str	r0, [r7, #12]
 8005858:	60b9      	str	r1, [r7, #8]
 800585a:	607a      	str	r2, [r7, #4]
	float temp;
	float humid;
	uint8_t buf[6];

	//T MSB, T LSB, T CRC, H MSB, H LSB, H CRC
	HAL_I2C_Master_Receive(dev->i2c_bus, dev->addr, buf, 6, dev->delay);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	6858      	ldr	r0, [r3, #4]
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	781b      	ldrb	r3, [r3, #0]
 8005864:	b299      	uxth	r1, r3
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	7a1b      	ldrb	r3, [r3, #8]
 800586a:	f107 0214 	add.w	r2, r7, #20
 800586e:	9300      	str	r3, [sp, #0]
 8005870:	2306      	movs	r3, #6
 8005872:	f004 f879 	bl	8009968 <HAL_I2C_Master_Receive>
	/*
	uint16_t rawTemp = (uint16_t)((((uint16_t)_buf[0])<<8) | (uint16_t)_buf[1]);
	uint16_t rawHum = (uint16_t)((((uint16_t)_buf[3])<<8) | (uint16_t)_buf[4]);
	*/
	uint16_t rawTemp = ((uint16_t)buf[0] << 8) | buf[1];
 8005876:	7d3b      	ldrb	r3, [r7, #20]
 8005878:	021b      	lsls	r3, r3, #8
 800587a:	b21a      	sxth	r2, r3
 800587c:	7d7b      	ldrb	r3, [r7, #21]
 800587e:	b21b      	sxth	r3, r3
 8005880:	4313      	orrs	r3, r2
 8005882:	b21b      	sxth	r3, r3
 8005884:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t rawHum = ((uint16_t)buf[3] << 8) | buf[4];
 8005886:	7dfb      	ldrb	r3, [r7, #23]
 8005888:	021b      	lsls	r3, r3, #8
 800588a:	b21a      	sxth	r2, r3
 800588c:	7e3b      	ldrb	r3, [r7, #24]
 800588e:	b21b      	sxth	r3, r3
 8005890:	4313      	orrs	r3, r2
 8005892:	b21b      	sxth	r3, r3
 8005894:	84bb      	strh	r3, [r7, #36]	; 0x24
	humid = 100.0 * (float)rawHum / 65535.0;
 8005896:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005898:	ee07 3a90 	vmov	s15, r3
 800589c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058a0:	ee17 0a90 	vmov	r0, s15
 80058a4:	f7fa fe50 	bl	8000548 <__aeabi_f2d>
 80058a8:	f04f 0200 	mov.w	r2, #0
 80058ac:	4b32      	ldr	r3, [pc, #200]	; (8005978 <sht31_read+0x128>)
 80058ae:	f7fa fea3 	bl	80005f8 <__aeabi_dmul>
 80058b2:	4603      	mov	r3, r0
 80058b4:	460c      	mov	r4, r1
 80058b6:	4618      	mov	r0, r3
 80058b8:	4621      	mov	r1, r4
 80058ba:	a32d      	add	r3, pc, #180	; (adr r3, 8005970 <sht31_read+0x120>)
 80058bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c0:	f7fa ffc4 	bl	800084c <__aeabi_ddiv>
 80058c4:	4603      	mov	r3, r0
 80058c6:	460c      	mov	r4, r1
 80058c8:	4618      	mov	r0, r3
 80058ca:	4621      	mov	r1, r4
 80058cc:	f7fb f98c 	bl	8000be8 <__aeabi_d2f>
 80058d0:	4603      	mov	r3, r0
 80058d2:	623b      	str	r3, [r7, #32]
	temp = -45.0 + 175 * (float)rawTemp / 65535.0;
 80058d4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80058d6:	ee07 3a90 	vmov	s15, r3
 80058da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80058de:	ed9f 7a27 	vldr	s14, [pc, #156]	; 800597c <sht31_read+0x12c>
 80058e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80058e6:	ee17 0a90 	vmov	r0, s15
 80058ea:	f7fa fe2d 	bl	8000548 <__aeabi_f2d>
 80058ee:	a320      	add	r3, pc, #128	; (adr r3, 8005970 <sht31_read+0x120>)
 80058f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f4:	f7fa ffaa 	bl	800084c <__aeabi_ddiv>
 80058f8:	4603      	mov	r3, r0
 80058fa:	460c      	mov	r4, r1
 80058fc:	4618      	mov	r0, r3
 80058fe:	4621      	mov	r1, r4
 8005900:	f04f 0200 	mov.w	r2, #0
 8005904:	4b1e      	ldr	r3, [pc, #120]	; (8005980 <sht31_read+0x130>)
 8005906:	f7fa fcbf 	bl	8000288 <__aeabi_dsub>
 800590a:	4603      	mov	r3, r0
 800590c:	460c      	mov	r4, r1
 800590e:	4618      	mov	r0, r3
 8005910:	4621      	mov	r1, r4
 8005912:	f7fb f969 	bl	8000be8 <__aeabi_d2f>
 8005916:	4603      	mov	r3, r0
 8005918:	61fb      	str	r3, [r7, #28]
	//printf("temperature is %4.2f deg\n",temp);
	//printf("humidity is %4.2f perc\n",humid);
	dat[0] = temp;
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	69fa      	ldr	r2, [r7, #28]
 800591e:	601a      	str	r2, [r3, #0]
	dat[1] = humid;
 8005920:	68bb      	ldr	r3, [r7, #8]
 8005922:	3304      	adds	r3, #4
 8005924:	6a3a      	ldr	r2, [r7, #32]
 8005926:	601a      	str	r2, [r3, #0]
	dat_raw[0] = rawTemp;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800592c:	801a      	strh	r2, [r3, #0]
	dat_raw[1] = rawHum;
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	3302      	adds	r3, #2
 8005932:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005934:	801a      	strh	r2, [r3, #0]

	uint16_t REG = 0x2416;
 8005936:	f242 4316 	movw	r3, #9238	; 0x2416
 800593a:	837b      	strh	r3, [r7, #26]
	buf[0] = (uint8_t)(REG >> 8);
 800593c:	8b7b      	ldrh	r3, [r7, #26]
 800593e:	0a1b      	lsrs	r3, r3, #8
 8005940:	b29b      	uxth	r3, r3
 8005942:	b2db      	uxtb	r3, r3
 8005944:	753b      	strb	r3, [r7, #20]
	buf[1] = (uint8_t)REG;
 8005946:	8b7b      	ldrh	r3, [r7, #26]
 8005948:	b2db      	uxtb	r3, r3
 800594a:	757b      	strb	r3, [r7, #21]
	HAL_I2C_Master_Transmit(dev->i2c_bus, dev->addr, buf, 2, dev->delay);
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	6858      	ldr	r0, [r3, #4]
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	781b      	ldrb	r3, [r3, #0]
 8005954:	b299      	uxth	r1, r3
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	7a1b      	ldrb	r3, [r3, #8]
 800595a:	f107 0214 	add.w	r2, r7, #20
 800595e:	9300      	str	r3, [sp, #0]
 8005960:	2302      	movs	r3, #2
 8005962:	f003 ff03 	bl	800976c <HAL_I2C_Master_Transmit>

};
 8005966:	bf00      	nop
 8005968:	372c      	adds	r7, #44	; 0x2c
 800596a:	46bd      	mov	sp, r7
 800596c:	bd90      	pop	{r4, r7, pc}
 800596e:	bf00      	nop
 8005970:	00000000 	.word	0x00000000
 8005974:	40efffe0 	.word	0x40efffe0
 8005978:	40590000 	.word	0x40590000
 800597c:	432f0000 	.word	0x432f0000
 8005980:	40468000 	.word	0x40468000

08005984 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005984:	f8df d034 	ldr.w	sp, [pc, #52]	; 80059bc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005988:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800598a:	e003      	b.n	8005994 <LoopCopyDataInit>

0800598c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800598c:	4b0c      	ldr	r3, [pc, #48]	; (80059c0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800598e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8005990:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8005992:	3104      	adds	r1, #4

08005994 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005994:	480b      	ldr	r0, [pc, #44]	; (80059c4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005996:	4b0c      	ldr	r3, [pc, #48]	; (80059c8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005998:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800599a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800599c:	d3f6      	bcc.n	800598c <CopyDataInit>
  ldr  r2, =_sbss
 800599e:	4a0b      	ldr	r2, [pc, #44]	; (80059cc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80059a0:	e002      	b.n	80059a8 <LoopFillZerobss>

080059a2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80059a2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80059a4:	f842 3b04 	str.w	r3, [r2], #4

080059a8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80059a8:	4b09      	ldr	r3, [pc, #36]	; (80059d0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80059aa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80059ac:	d3f9      	bcc.n	80059a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80059ae:	f7fe fdcb 	bl	8004548 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80059b2:	f00b fbc9 	bl	8011148 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80059b6:	f7fc fd31 	bl	800241c <main>
  bx  lr    
 80059ba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80059bc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80059c0:	08017cf0 	.word	0x08017cf0
  ldr  r0, =_sdata
 80059c4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80059c8:	2000032c 	.word	0x2000032c
  ldr  r2, =_sbss
 80059cc:	2000032c 	.word	0x2000032c
  ldr  r3, = _ebss
 80059d0:	20016f18 	.word	0x20016f18

080059d4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80059d4:	e7fe      	b.n	80059d4 <ADC_IRQHandler>

080059d6 <eye>:
#include "../../Inc/Util/math_utils.h"


void eye(int dim, float A[dim][dim]) {
 80059d6:	b490      	push	{r4, r7}
 80059d8:	b086      	sub	sp, #24
 80059da:	af00      	add	r7, sp, #0
 80059dc:	6078      	str	r0, [r7, #4]
 80059de:	6039      	str	r1, [r7, #0]
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	1e43      	subs	r3, r0, #1
 80059e4:	60fb      	str	r3, [r7, #12]
 80059e6:	4603      	mov	r3, r0
 80059e8:	4619      	mov	r1, r3
 80059ea:	f04f 0200 	mov.w	r2, #0
 80059ee:	f04f 0300 	mov.w	r3, #0
 80059f2:	f04f 0400 	mov.w	r4, #0
 80059f6:	0154      	lsls	r4, r2, #5
 80059f8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80059fc:	014b      	lsls	r3, r1, #5
	for(int i = 0; i < dim; i++){
 80059fe:	2300      	movs	r3, #0
 8005a00:	613b      	str	r3, [r7, #16]
 8005a02:	e02b      	b.n	8005a5c <eye+0x86>
        for(int j = 0; j < dim; j++){
 8005a04:	2300      	movs	r3, #0
 8005a06:	617b      	str	r3, [r7, #20]
 8005a08:	e021      	b.n	8005a4e <eye+0x78>
            if (i == j){
 8005a0a:	693a      	ldr	r2, [r7, #16]
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d10d      	bne.n	8005a2e <eye+0x58>
				A[i][j] = 1;
 8005a12:	4602      	mov	r2, r0
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	fb03 f302 	mul.w	r3, r3, r2
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	683a      	ldr	r2, [r7, #0]
 8005a1e:	441a      	add	r2, r3
 8005a20:	697b      	ldr	r3, [r7, #20]
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	4413      	add	r3, r2
 8005a26:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8005a2a:	601a      	str	r2, [r3, #0]
 8005a2c:	e00c      	b.n	8005a48 <eye+0x72>
			} else {
				A[i][j] = 0;
 8005a2e:	4602      	mov	r2, r0
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	fb03 f302 	mul.w	r3, r3, r2
 8005a36:	009b      	lsls	r3, r3, #2
 8005a38:	683a      	ldr	r2, [r7, #0]
 8005a3a:	441a      	add	r2, r3
 8005a3c:	697b      	ldr	r3, [r7, #20]
 8005a3e:	009b      	lsls	r3, r3, #2
 8005a40:	4413      	add	r3, r2
 8005a42:	f04f 0200 	mov.w	r2, #0
 8005a46:	601a      	str	r2, [r3, #0]
        for(int j = 0; j < dim; j++){
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	3301      	adds	r3, #1
 8005a4c:	617b      	str	r3, [r7, #20]
 8005a4e:	697a      	ldr	r2, [r7, #20]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	429a      	cmp	r2, r3
 8005a54:	dbd9      	blt.n	8005a0a <eye+0x34>
	for(int i = 0; i < dim; i++){
 8005a56:	693b      	ldr	r3, [r7, #16]
 8005a58:	3301      	adds	r3, #1
 8005a5a:	613b      	str	r3, [r7, #16]
 8005a5c:	693a      	ldr	r2, [r7, #16]
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	429a      	cmp	r2, r3
 8005a62:	dbcf      	blt.n	8005a04 <eye+0x2e>
			}
        }
    }
}
 8005a64:	bf00      	nop
 8005a66:	3718      	adds	r7, #24
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bc90      	pop	{r4, r7}
 8005a6c:	4770      	bx	lr

08005a6e <transpose>:

void transpose(int m, int n, float A[m][n], float A_T[n][m]) {
 8005a6e:	b4b0      	push	{r4, r5, r7}
 8005a70:	b089      	sub	sp, #36	; 0x24
 8005a72:	af00      	add	r7, sp, #0
 8005a74:	60f8      	str	r0, [r7, #12]
 8005a76:	60b9      	str	r1, [r7, #8]
 8005a78:	607a      	str	r2, [r7, #4]
 8005a7a:	603b      	str	r3, [r7, #0]
 8005a7c:	68b8      	ldr	r0, [r7, #8]
 8005a7e:	1e43      	subs	r3, r0, #1
 8005a80:	617b      	str	r3, [r7, #20]
 8005a82:	4603      	mov	r3, r0
 8005a84:	4619      	mov	r1, r3
 8005a86:	f04f 0200 	mov.w	r2, #0
 8005a8a:	f04f 0300 	mov.w	r3, #0
 8005a8e:	f04f 0400 	mov.w	r4, #0
 8005a92:	0154      	lsls	r4, r2, #5
 8005a94:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005a98:	014b      	lsls	r3, r1, #5
 8005a9a:	68fd      	ldr	r5, [r7, #12]
 8005a9c:	1e6b      	subs	r3, r5, #1
 8005a9e:	613b      	str	r3, [r7, #16]
 8005aa0:	462b      	mov	r3, r5
 8005aa2:	4619      	mov	r1, r3
 8005aa4:	f04f 0200 	mov.w	r2, #0
 8005aa8:	f04f 0300 	mov.w	r3, #0
 8005aac:	f04f 0400 	mov.w	r4, #0
 8005ab0:	0154      	lsls	r4, r2, #5
 8005ab2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005ab6:	014b      	lsls	r3, r1, #5
	/* Get Transpose */
	for(int i = 0; i < m; i++){
 8005ab8:	2300      	movs	r3, #0
 8005aba:	61bb      	str	r3, [r7, #24]
 8005abc:	e022      	b.n	8005b04 <transpose+0x96>
		for(int j = 0; j < n; j++){
 8005abe:	2300      	movs	r3, #0
 8005ac0:	61fb      	str	r3, [r7, #28]
 8005ac2:	e018      	b.n	8005af6 <transpose+0x88>
			A_T[j][i] = A[i][j];
 8005ac4:	4602      	mov	r2, r0
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	fb03 f302 	mul.w	r3, r3, r2
 8005acc:	009b      	lsls	r3, r3, #2
 8005ace:	687a      	ldr	r2, [r7, #4]
 8005ad0:	441a      	add	r2, r3
 8005ad2:	4629      	mov	r1, r5
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	fb03 f301 	mul.w	r3, r3, r1
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	6839      	ldr	r1, [r7, #0]
 8005ade:	4419      	add	r1, r3
 8005ae0:	69fb      	ldr	r3, [r7, #28]
 8005ae2:	009b      	lsls	r3, r3, #2
 8005ae4:	4413      	add	r3, r2
 8005ae6:	681a      	ldr	r2, [r3, #0]
 8005ae8:	69bb      	ldr	r3, [r7, #24]
 8005aea:	009b      	lsls	r3, r3, #2
 8005aec:	440b      	add	r3, r1
 8005aee:	601a      	str	r2, [r3, #0]
		for(int j = 0; j < n; j++){
 8005af0:	69fb      	ldr	r3, [r7, #28]
 8005af2:	3301      	adds	r3, #1
 8005af4:	61fb      	str	r3, [r7, #28]
 8005af6:	69fa      	ldr	r2, [r7, #28]
 8005af8:	68bb      	ldr	r3, [r7, #8]
 8005afa:	429a      	cmp	r2, r3
 8005afc:	dbe2      	blt.n	8005ac4 <transpose+0x56>
	for(int i = 0; i < m; i++){
 8005afe:	69bb      	ldr	r3, [r7, #24]
 8005b00:	3301      	adds	r3, #1
 8005b02:	61bb      	str	r3, [r7, #24]
 8005b04:	69ba      	ldr	r2, [r7, #24]
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	429a      	cmp	r2, r3
 8005b0a:	dbd8      	blt.n	8005abe <transpose+0x50>
		}
	}
}
 8005b0c:	bf00      	nop
 8005b0e:	3724      	adds	r7, #36	; 0x24
 8005b10:	46bd      	mov	sp, r7
 8005b12:	bcb0      	pop	{r4, r5, r7}
 8005b14:	4770      	bx	lr

08005b16 <vecadd>:

void vecadd(int n, float a[n], float b[n], float c[n]) {
 8005b16:	b480      	push	{r7}
 8005b18:	b087      	sub	sp, #28
 8005b1a:	af00      	add	r7, sp, #0
 8005b1c:	60f8      	str	r0, [r7, #12]
 8005b1e:	60b9      	str	r1, [r7, #8]
 8005b20:	607a      	str	r2, [r7, #4]
 8005b22:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < n; i++){
 8005b24:	2300      	movs	r3, #0
 8005b26:	617b      	str	r3, [r7, #20]
 8005b28:	e016      	b.n	8005b58 <vecadd+0x42>
		c[i] = a[i] + b[i];
 8005b2a:	697b      	ldr	r3, [r7, #20]
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	68ba      	ldr	r2, [r7, #8]
 8005b30:	4413      	add	r3, r2
 8005b32:	ed93 7a00 	vldr	s14, [r3]
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	009b      	lsls	r3, r3, #2
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	4413      	add	r3, r2
 8005b3e:	edd3 7a00 	vldr	s15, [r3]
 8005b42:	697b      	ldr	r3, [r7, #20]
 8005b44:	009b      	lsls	r3, r3, #2
 8005b46:	683a      	ldr	r2, [r7, #0]
 8005b48:	4413      	add	r3, r2
 8005b4a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b4e:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < n; i++){
 8005b52:	697b      	ldr	r3, [r7, #20]
 8005b54:	3301      	adds	r3, #1
 8005b56:	617b      	str	r3, [r7, #20]
 8005b58:	697a      	ldr	r2, [r7, #20]
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	429a      	cmp	r2, r3
 8005b5e:	dbe4      	blt.n	8005b2a <vecadd+0x14>
	}
}
 8005b60:	bf00      	nop
 8005b62:	371c      	adds	r7, #28
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <vecsub>:

void vecsub(int n, float a[n], float b[n], float c[n]) {
 8005b6c:	b480      	push	{r7}
 8005b6e:	b087      	sub	sp, #28
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	60f8      	str	r0, [r7, #12]
 8005b74:	60b9      	str	r1, [r7, #8]
 8005b76:	607a      	str	r2, [r7, #4]
 8005b78:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < n; i++){
 8005b7a:	2300      	movs	r3, #0
 8005b7c:	617b      	str	r3, [r7, #20]
 8005b7e:	e016      	b.n	8005bae <vecsub+0x42>
		c[i] = a[i] - b[i];
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	009b      	lsls	r3, r3, #2
 8005b84:	68ba      	ldr	r2, [r7, #8]
 8005b86:	4413      	add	r3, r2
 8005b88:	ed93 7a00 	vldr	s14, [r3]
 8005b8c:	697b      	ldr	r3, [r7, #20]
 8005b8e:	009b      	lsls	r3, r3, #2
 8005b90:	687a      	ldr	r2, [r7, #4]
 8005b92:	4413      	add	r3, r2
 8005b94:	edd3 7a00 	vldr	s15, [r3]
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	009b      	lsls	r3, r3, #2
 8005b9c:	683a      	ldr	r2, [r7, #0]
 8005b9e:	4413      	add	r3, r2
 8005ba0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ba4:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < n; i++){
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	3301      	adds	r3, #1
 8005bac:	617b      	str	r3, [r7, #20]
 8005bae:	697a      	ldr	r2, [r7, #20]
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	429a      	cmp	r2, r3
 8005bb4:	dbe4      	blt.n	8005b80 <vecsub+0x14>
	}
}
 8005bb6:	bf00      	nop
 8005bb8:	371c      	adds	r7, #28
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr

08005bc2 <matadd>:
    for(int i = 0; i < n; i++){
        b[i] = scalar * a[i];
    }
}

void matadd(int m, int n, float A[m][n], float B[m][n], float C[m][n]) {
 8005bc2:	b4f0      	push	{r4, r5, r6, r7}
 8005bc4:	b08a      	sub	sp, #40	; 0x28
 8005bc6:	af00      	add	r7, sp, #0
 8005bc8:	60f8      	str	r0, [r7, #12]
 8005bca:	60b9      	str	r1, [r7, #8]
 8005bcc:	607a      	str	r2, [r7, #4]
 8005bce:	603b      	str	r3, [r7, #0]
 8005bd0:	68b8      	ldr	r0, [r7, #8]
 8005bd2:	1e43      	subs	r3, r0, #1
 8005bd4:	627b      	str	r3, [r7, #36]	; 0x24
 8005bd6:	4603      	mov	r3, r0
 8005bd8:	4619      	mov	r1, r3
 8005bda:	f04f 0200 	mov.w	r2, #0
 8005bde:	f04f 0300 	mov.w	r3, #0
 8005be2:	f04f 0400 	mov.w	r4, #0
 8005be6:	0154      	lsls	r4, r2, #5
 8005be8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005bec:	014b      	lsls	r3, r1, #5
 8005bee:	68bd      	ldr	r5, [r7, #8]
 8005bf0:	1e6b      	subs	r3, r5, #1
 8005bf2:	61bb      	str	r3, [r7, #24]
 8005bf4:	462b      	mov	r3, r5
 8005bf6:	4619      	mov	r1, r3
 8005bf8:	f04f 0200 	mov.w	r2, #0
 8005bfc:	f04f 0300 	mov.w	r3, #0
 8005c00:	f04f 0400 	mov.w	r4, #0
 8005c04:	0154      	lsls	r4, r2, #5
 8005c06:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005c0a:	014b      	lsls	r3, r1, #5
 8005c0c:	68be      	ldr	r6, [r7, #8]
 8005c0e:	1e73      	subs	r3, r6, #1
 8005c10:	617b      	str	r3, [r7, #20]
 8005c12:	4633      	mov	r3, r6
 8005c14:	4619      	mov	r1, r3
 8005c16:	f04f 0200 	mov.w	r2, #0
 8005c1a:	f04f 0300 	mov.w	r3, #0
 8005c1e:	f04f 0400 	mov.w	r4, #0
 8005c22:	0154      	lsls	r4, r2, #5
 8005c24:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005c28:	014b      	lsls	r3, r1, #5
	for(int i = 0; i < m; i++){
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	61fb      	str	r3, [r7, #28]
 8005c2e:	e032      	b.n	8005c96 <matadd+0xd4>
        for(int j = 0; j < n; j++){
 8005c30:	2300      	movs	r3, #0
 8005c32:	623b      	str	r3, [r7, #32]
 8005c34:	e028      	b.n	8005c88 <matadd+0xc6>
            C[i][j] =  A[i][j] + B[i][j];
 8005c36:	4602      	mov	r2, r0
 8005c38:	69fb      	ldr	r3, [r7, #28]
 8005c3a:	fb03 f302 	mul.w	r3, r3, r2
 8005c3e:	009b      	lsls	r3, r3, #2
 8005c40:	687a      	ldr	r2, [r7, #4]
 8005c42:	441a      	add	r2, r3
 8005c44:	6a3b      	ldr	r3, [r7, #32]
 8005c46:	009b      	lsls	r3, r3, #2
 8005c48:	4413      	add	r3, r2
 8005c4a:	ed93 7a00 	vldr	s14, [r3]
 8005c4e:	462a      	mov	r2, r5
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	fb03 f302 	mul.w	r3, r3, r2
 8005c56:	009b      	lsls	r3, r3, #2
 8005c58:	683a      	ldr	r2, [r7, #0]
 8005c5a:	441a      	add	r2, r3
 8005c5c:	6a3b      	ldr	r3, [r7, #32]
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	4413      	add	r3, r2
 8005c62:	edd3 7a00 	vldr	s15, [r3]
 8005c66:	4632      	mov	r2, r6
 8005c68:	69fb      	ldr	r3, [r7, #28]
 8005c6a:	fb03 f302 	mul.w	r3, r3, r2
 8005c6e:	009b      	lsls	r3, r3, #2
 8005c70:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005c72:	441a      	add	r2, r3
 8005c74:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005c78:	6a3b      	ldr	r3, [r7, #32]
 8005c7a:	009b      	lsls	r3, r3, #2
 8005c7c:	4413      	add	r3, r2
 8005c7e:	edc3 7a00 	vstr	s15, [r3]
        for(int j = 0; j < n; j++){
 8005c82:	6a3b      	ldr	r3, [r7, #32]
 8005c84:	3301      	adds	r3, #1
 8005c86:	623b      	str	r3, [r7, #32]
 8005c88:	6a3a      	ldr	r2, [r7, #32]
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	dbd2      	blt.n	8005c36 <matadd+0x74>
	for(int i = 0; i < m; i++){
 8005c90:	69fb      	ldr	r3, [r7, #28]
 8005c92:	3301      	adds	r3, #1
 8005c94:	61fb      	str	r3, [r7, #28]
 8005c96:	69fa      	ldr	r2, [r7, #28]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	429a      	cmp	r2, r3
 8005c9c:	dbc8      	blt.n	8005c30 <matadd+0x6e>
        }
    }
}
 8005c9e:	bf00      	nop
 8005ca0:	3728      	adds	r7, #40	; 0x28
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bcf0      	pop	{r4, r5, r6, r7}
 8005ca6:	4770      	bx	lr

08005ca8 <matsub>:

void matsub(int m, int n, float A[m][n], float B[m][n], float C[m][n]) {
 8005ca8:	b4f0      	push	{r4, r5, r6, r7}
 8005caa:	b08a      	sub	sp, #40	; 0x28
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	607a      	str	r2, [r7, #4]
 8005cb4:	603b      	str	r3, [r7, #0]
 8005cb6:	68b8      	ldr	r0, [r7, #8]
 8005cb8:	1e43      	subs	r3, r0, #1
 8005cba:	627b      	str	r3, [r7, #36]	; 0x24
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	f04f 0200 	mov.w	r2, #0
 8005cc4:	f04f 0300 	mov.w	r3, #0
 8005cc8:	f04f 0400 	mov.w	r4, #0
 8005ccc:	0154      	lsls	r4, r2, #5
 8005cce:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005cd2:	014b      	lsls	r3, r1, #5
 8005cd4:	68bd      	ldr	r5, [r7, #8]
 8005cd6:	1e6b      	subs	r3, r5, #1
 8005cd8:	61bb      	str	r3, [r7, #24]
 8005cda:	462b      	mov	r3, r5
 8005cdc:	4619      	mov	r1, r3
 8005cde:	f04f 0200 	mov.w	r2, #0
 8005ce2:	f04f 0300 	mov.w	r3, #0
 8005ce6:	f04f 0400 	mov.w	r4, #0
 8005cea:	0154      	lsls	r4, r2, #5
 8005cec:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005cf0:	014b      	lsls	r3, r1, #5
 8005cf2:	68be      	ldr	r6, [r7, #8]
 8005cf4:	1e73      	subs	r3, r6, #1
 8005cf6:	617b      	str	r3, [r7, #20]
 8005cf8:	4633      	mov	r3, r6
 8005cfa:	4619      	mov	r1, r3
 8005cfc:	f04f 0200 	mov.w	r2, #0
 8005d00:	f04f 0300 	mov.w	r3, #0
 8005d04:	f04f 0400 	mov.w	r4, #0
 8005d08:	0154      	lsls	r4, r2, #5
 8005d0a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005d0e:	014b      	lsls	r3, r1, #5
	for(int i = 0; i < m; i++){
 8005d10:	2300      	movs	r3, #0
 8005d12:	61fb      	str	r3, [r7, #28]
 8005d14:	e032      	b.n	8005d7c <matsub+0xd4>
        for(int j = 0; j < n; j++){
 8005d16:	2300      	movs	r3, #0
 8005d18:	623b      	str	r3, [r7, #32]
 8005d1a:	e028      	b.n	8005d6e <matsub+0xc6>
            C[i][j] =  A[i][j] - B[i][j];
 8005d1c:	4602      	mov	r2, r0
 8005d1e:	69fb      	ldr	r3, [r7, #28]
 8005d20:	fb03 f302 	mul.w	r3, r3, r2
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	687a      	ldr	r2, [r7, #4]
 8005d28:	441a      	add	r2, r3
 8005d2a:	6a3b      	ldr	r3, [r7, #32]
 8005d2c:	009b      	lsls	r3, r3, #2
 8005d2e:	4413      	add	r3, r2
 8005d30:	ed93 7a00 	vldr	s14, [r3]
 8005d34:	462a      	mov	r2, r5
 8005d36:	69fb      	ldr	r3, [r7, #28]
 8005d38:	fb03 f302 	mul.w	r3, r3, r2
 8005d3c:	009b      	lsls	r3, r3, #2
 8005d3e:	683a      	ldr	r2, [r7, #0]
 8005d40:	441a      	add	r2, r3
 8005d42:	6a3b      	ldr	r3, [r7, #32]
 8005d44:	009b      	lsls	r3, r3, #2
 8005d46:	4413      	add	r3, r2
 8005d48:	edd3 7a00 	vldr	s15, [r3]
 8005d4c:	4632      	mov	r2, r6
 8005d4e:	69fb      	ldr	r3, [r7, #28]
 8005d50:	fb03 f302 	mul.w	r3, r3, r2
 8005d54:	009b      	lsls	r3, r3, #2
 8005d56:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005d58:	441a      	add	r2, r3
 8005d5a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005d5e:	6a3b      	ldr	r3, [r7, #32]
 8005d60:	009b      	lsls	r3, r3, #2
 8005d62:	4413      	add	r3, r2
 8005d64:	edc3 7a00 	vstr	s15, [r3]
        for(int j = 0; j < n; j++){
 8005d68:	6a3b      	ldr	r3, [r7, #32]
 8005d6a:	3301      	adds	r3, #1
 8005d6c:	623b      	str	r3, [r7, #32]
 8005d6e:	6a3a      	ldr	r2, [r7, #32]
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	429a      	cmp	r2, r3
 8005d74:	dbd2      	blt.n	8005d1c <matsub+0x74>
	for(int i = 0; i < m; i++){
 8005d76:	69fb      	ldr	r3, [r7, #28]
 8005d78:	3301      	adds	r3, #1
 8005d7a:	61fb      	str	r3, [r7, #28]
 8005d7c:	69fa      	ldr	r2, [r7, #28]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	429a      	cmp	r2, r3
 8005d82:	dbc8      	blt.n	8005d16 <matsub+0x6e>
        }
    }
}
 8005d84:	bf00      	nop
 8005d86:	3728      	adds	r7, #40	; 0x28
 8005d88:	46bd      	mov	sp, r7
 8005d8a:	bcf0      	pop	{r4, r5, r6, r7}
 8005d8c:	4770      	bx	lr

08005d8e <matmul>:

void matmul(int m, int n, int o, float A[m][n], float B[n][o], float C[m][o], bool reset) {
 8005d8e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d90:	b08d      	sub	sp, #52	; 0x34
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	6178      	str	r0, [r7, #20]
 8005d96:	6139      	str	r1, [r7, #16]
 8005d98:	60fa      	str	r2, [r7, #12]
 8005d9a:	60bb      	str	r3, [r7, #8]
 8005d9c:	693e      	ldr	r6, [r7, #16]
 8005d9e:	1e73      	subs	r3, r6, #1
 8005da0:	623b      	str	r3, [r7, #32]
 8005da2:	4633      	mov	r3, r6
 8005da4:	4619      	mov	r1, r3
 8005da6:	f04f 0200 	mov.w	r2, #0
 8005daa:	f04f 0300 	mov.w	r3, #0
 8005dae:	f04f 0400 	mov.w	r4, #0
 8005db2:	0154      	lsls	r4, r2, #5
 8005db4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005db8:	014b      	lsls	r3, r1, #5
 8005dba:	68fa      	ldr	r2, [r7, #12]
 8005dbc:	607a      	str	r2, [r7, #4]
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	3b01      	subs	r3, #1
 8005dc2:	61fb      	str	r3, [r7, #28]
 8005dc4:	4613      	mov	r3, r2
 8005dc6:	4619      	mov	r1, r3
 8005dc8:	f04f 0200 	mov.w	r2, #0
 8005dcc:	f04f 0300 	mov.w	r3, #0
 8005dd0:	f04f 0400 	mov.w	r4, #0
 8005dd4:	0154      	lsls	r4, r2, #5
 8005dd6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005dda:	014b      	lsls	r3, r1, #5
 8005ddc:	68fd      	ldr	r5, [r7, #12]
 8005dde:	1e6b      	subs	r3, r5, #1
 8005de0:	61bb      	str	r3, [r7, #24]
 8005de2:	462b      	mov	r3, r5
 8005de4:	4619      	mov	r1, r3
 8005de6:	f04f 0200 	mov.w	r2, #0
 8005dea:	f04f 0300 	mov.w	r3, #0
 8005dee:	f04f 0400 	mov.w	r4, #0
 8005df2:	0154      	lsls	r4, r2, #5
 8005df4:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005df8:	014b      	lsls	r3, r1, #5
	if (reset) {
 8005dfa:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d009      	beq.n	8005e16 <matmul+0x88>
		memset(C, 0, m * o * sizeof(C[0][0]));
 8005e02:	697b      	ldr	r3, [r7, #20]
 8005e04:	68fa      	ldr	r2, [r7, #12]
 8005e06:	fb02 f303 	mul.w	r3, r2, r3
 8005e0a:	009b      	lsls	r3, r3, #2
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	2100      	movs	r1, #0
 8005e10:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8005e12:	f00b f9c8 	bl	80111a6 <memset>
	}
	for(int i = 0; i < m; i++){
 8005e16:	2300      	movs	r3, #0
 8005e18:	627b      	str	r3, [r7, #36]	; 0x24
 8005e1a:	e04a      	b.n	8005eb2 <matmul+0x124>
        for(int j = 0; j < o; j++){
 8005e1c:	2300      	movs	r3, #0
 8005e1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e20:	e040      	b.n	8005ea4 <matmul+0x116>
            for(int k = 0; k < n; k++){
 8005e22:	2300      	movs	r3, #0
 8005e24:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e26:	e036      	b.n	8005e96 <matmul+0x108>
                C[i][j] +=  A[i][k] * B[k][j];
 8005e28:	4632      	mov	r2, r6
 8005e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e2c:	fb03 f302 	mul.w	r3, r3, r2
 8005e30:	009b      	lsls	r3, r3, #2
 8005e32:	68ba      	ldr	r2, [r7, #8]
 8005e34:	441a      	add	r2, r3
 8005e36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e38:	009b      	lsls	r3, r3, #2
 8005e3a:	4413      	add	r3, r2
 8005e3c:	ed93 7a00 	vldr	s14, [r3]
 8005e40:	687a      	ldr	r2, [r7, #4]
 8005e42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e44:	fb03 f302 	mul.w	r3, r3, r2
 8005e48:	009b      	lsls	r3, r3, #2
 8005e4a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e4c:	441a      	add	r2, r3
 8005e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e50:	009b      	lsls	r3, r3, #2
 8005e52:	4413      	add	r3, r2
 8005e54:	edd3 7a00 	vldr	s15, [r3]
 8005e58:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e5c:	462a      	mov	r2, r5
 8005e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e60:	fb03 f302 	mul.w	r3, r3, r2
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005e68:	441a      	add	r2, r3
 8005e6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e6c:	009b      	lsls	r3, r3, #2
 8005e6e:	4413      	add	r3, r2
 8005e70:	edd3 7a00 	vldr	s15, [r3]
 8005e74:	462a      	mov	r2, r5
 8005e76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005e78:	fb03 f302 	mul.w	r3, r3, r2
 8005e7c:	009b      	lsls	r3, r3, #2
 8005e7e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005e80:	441a      	add	r2, r3
 8005e82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e88:	009b      	lsls	r3, r3, #2
 8005e8a:	4413      	add	r3, r2
 8005e8c:	edc3 7a00 	vstr	s15, [r3]
            for(int k = 0; k < n; k++){
 8005e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e92:	3301      	adds	r3, #1
 8005e94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005e96:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	dbc4      	blt.n	8005e28 <matmul+0x9a>
        for(int j = 0; j < o; j++){
 8005e9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005ea0:	3301      	adds	r3, #1
 8005ea2:	62bb      	str	r3, [r7, #40]	; 0x28
 8005ea4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	429a      	cmp	r2, r3
 8005eaa:	dbba      	blt.n	8005e22 <matmul+0x94>
	for(int i = 0; i < m; i++){
 8005eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005eae:	3301      	adds	r3, #1
 8005eb0:	627b      	str	r3, [r7, #36]	; 0x24
 8005eb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	dbb0      	blt.n	8005e1c <matmul+0x8e>
            }
        }
    }
}
 8005eba:	bf00      	nop
 8005ebc:	3734      	adds	r7, #52	; 0x34
 8005ebe:	46bd      	mov	sp, r7
 8005ec0:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005ec2 <matvecprod>:

void matvecprod(int m, int n, float A[m][n], float b[n], float c[m], bool reset) {
 8005ec2:	b5b0      	push	{r4, r5, r7, lr}
 8005ec4:	b088      	sub	sp, #32
 8005ec6:	af00      	add	r7, sp, #0
 8005ec8:	60f8      	str	r0, [r7, #12]
 8005eca:	60b9      	str	r1, [r7, #8]
 8005ecc:	607a      	str	r2, [r7, #4]
 8005ece:	603b      	str	r3, [r7, #0]
 8005ed0:	68bd      	ldr	r5, [r7, #8]
 8005ed2:	1e6b      	subs	r3, r5, #1
 8005ed4:	617b      	str	r3, [r7, #20]
 8005ed6:	462b      	mov	r3, r5
 8005ed8:	4619      	mov	r1, r3
 8005eda:	f04f 0200 	mov.w	r2, #0
 8005ede:	f04f 0300 	mov.w	r3, #0
 8005ee2:	f04f 0400 	mov.w	r4, #0
 8005ee6:	0154      	lsls	r4, r2, #5
 8005ee8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005eec:	014b      	lsls	r3, r1, #5
	if (reset) {
 8005eee:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d006      	beq.n	8005f04 <matvecprod+0x42>
		memset(c, 0, m * sizeof(c[0]));
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	009b      	lsls	r3, r3, #2
 8005efa:	461a      	mov	r2, r3
 8005efc:	2100      	movs	r1, #0
 8005efe:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005f00:	f00b f951 	bl	80111a6 <memset>
	}
	for(int i = 0; i < m; i++){
 8005f04:	2300      	movs	r3, #0
 8005f06:	61bb      	str	r3, [r7, #24]
 8005f08:	e02e      	b.n	8005f68 <matvecprod+0xa6>
        for(int j = 0; j < n; j++){
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	61fb      	str	r3, [r7, #28]
 8005f0e:	e024      	b.n	8005f5a <matvecprod+0x98>
            c[i] += A[i][j] * b[j];
 8005f10:	462a      	mov	r2, r5
 8005f12:	69bb      	ldr	r3, [r7, #24]
 8005f14:	fb03 f302 	mul.w	r3, r3, r2
 8005f18:	009b      	lsls	r3, r3, #2
 8005f1a:	687a      	ldr	r2, [r7, #4]
 8005f1c:	441a      	add	r2, r3
 8005f1e:	69fb      	ldr	r3, [r7, #28]
 8005f20:	009b      	lsls	r3, r3, #2
 8005f22:	4413      	add	r3, r2
 8005f24:	ed93 7a00 	vldr	s14, [r3]
 8005f28:	69fb      	ldr	r3, [r7, #28]
 8005f2a:	009b      	lsls	r3, r3, #2
 8005f2c:	683a      	ldr	r2, [r7, #0]
 8005f2e:	4413      	add	r3, r2
 8005f30:	edd3 7a00 	vldr	s15, [r3]
 8005f34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005f38:	69bb      	ldr	r3, [r7, #24]
 8005f3a:	009b      	lsls	r3, r3, #2
 8005f3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f3e:	4413      	add	r3, r2
 8005f40:	edd3 7a00 	vldr	s15, [r3]
 8005f44:	69bb      	ldr	r3, [r7, #24]
 8005f46:	009b      	lsls	r3, r3, #2
 8005f48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f4a:	4413      	add	r3, r2
 8005f4c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f50:	edc3 7a00 	vstr	s15, [r3]
        for(int j = 0; j < n; j++){
 8005f54:	69fb      	ldr	r3, [r7, #28]
 8005f56:	3301      	adds	r3, #1
 8005f58:	61fb      	str	r3, [r7, #28]
 8005f5a:	69fa      	ldr	r2, [r7, #28]
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	429a      	cmp	r2, r3
 8005f60:	dbd6      	blt.n	8005f10 <matvecprod+0x4e>
	for(int i = 0; i < m; i++){
 8005f62:	69bb      	ldr	r3, [r7, #24]
 8005f64:	3301      	adds	r3, #1
 8005f66:	61bb      	str	r3, [r7, #24]
 8005f68:	69ba      	ldr	r2, [r7, #24]
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	dbcc      	blt.n	8005f0a <matvecprod+0x48>
        }
    }
}
 8005f70:	bf00      	nop
 8005f72:	3720      	adds	r7, #32
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bdb0      	pop	{r4, r5, r7, pc}

08005f78 <lower_triangular_inverse>:
	}
}

/* computes in-place the inverse of the lower triangular matrix L */
/* http://www.mymathlib.com/matrices/linearsystems/triangular.html */
int lower_triangular_inverse(int n, float *L) {
 8005f78:	b480      	push	{r7}
 8005f7a:	b08b      	sub	sp, #44	; 0x2c
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
 8005f80:	6039      	str	r1, [r7, #0]
   int i, j, k;
   float *p_i, *p_j, *p_k;
   float sum;

    /* Invert the diagonal elements of the lower triangular matrix L. */
    for (k = 0, p_k = L; k < n; p_k += (n + 1), k++) {
 8005f82:	2300      	movs	r3, #0
 8005f84:	61fb      	str	r3, [r7, #28]
 8005f86:	683b      	ldr	r3, [r7, #0]
 8005f88:	613b      	str	r3, [r7, #16]
 8005f8a:	e01d      	b.n	8005fc8 <lower_triangular_inverse+0x50>
        if (*p_k == 0.0) return -1;
 8005f8c:	693b      	ldr	r3, [r7, #16]
 8005f8e:	edd3 7a00 	vldr	s15, [r3]
 8005f92:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005f96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f9a:	d102      	bne.n	8005fa2 <lower_triangular_inverse+0x2a>
 8005f9c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005fa0:	e076      	b.n	8006090 <lower_triangular_inverse+0x118>
        else *p_k = 1.0 / *p_k;
 8005fa2:	693b      	ldr	r3, [r7, #16]
 8005fa4:	ed93 7a00 	vldr	s14, [r3]
 8005fa8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005fac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fb0:	693b      	ldr	r3, [r7, #16]
 8005fb2:	edc3 7a00 	vstr	s15, [r3]
    for (k = 0, p_k = L; k < n; p_k += (n + 1), k++) {
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	3301      	adds	r3, #1
 8005fba:	009b      	lsls	r3, r3, #2
 8005fbc:	693a      	ldr	r2, [r7, #16]
 8005fbe:	4413      	add	r3, r2
 8005fc0:	613b      	str	r3, [r7, #16]
 8005fc2:	69fb      	ldr	r3, [r7, #28]
 8005fc4:	3301      	adds	r3, #1
 8005fc6:	61fb      	str	r3, [r7, #28]
 8005fc8:	69fa      	ldr	r2, [r7, #28]
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	429a      	cmp	r2, r3
 8005fce:	dbdd      	blt.n	8005f8c <lower_triangular_inverse+0x14>
    }
    
    /* Invert the remaining lower triangular matrix L row by row. */
    for (i = 1, p_i = L + n; i < n; i++, p_i += n) {
 8005fd0:	2301      	movs	r3, #1
 8005fd2:	627b      	str	r3, [r7, #36]	; 0x24
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	009b      	lsls	r3, r3, #2
 8005fd8:	683a      	ldr	r2, [r7, #0]
 8005fda:	4413      	add	r3, r2
 8005fdc:	61bb      	str	r3, [r7, #24]
 8005fde:	e052      	b.n	8006086 <lower_triangular_inverse+0x10e>
        for (j = 0, p_j = L; j < i; p_j += n, j++) {
 8005fe0:	2300      	movs	r3, #0
 8005fe2:	623b      	str	r3, [r7, #32]
 8005fe4:	683b      	ldr	r3, [r7, #0]
 8005fe6:	617b      	str	r3, [r7, #20]
 8005fe8:	e041      	b.n	800606e <lower_triangular_inverse+0xf6>
            sum = 0.0;
 8005fea:	f04f 0300 	mov.w	r3, #0
 8005fee:	60fb      	str	r3, [r7, #12]
            for (k = j, p_k = p_j; k < i; k++, p_k += n)
 8005ff0:	6a3b      	ldr	r3, [r7, #32]
 8005ff2:	61fb      	str	r3, [r7, #28]
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	613b      	str	r3, [r7, #16]
 8005ff8:	e01b      	b.n	8006032 <lower_triangular_inverse+0xba>
                sum += *(p_i + k) * *(p_k + j);
 8005ffa:	69fb      	ldr	r3, [r7, #28]
 8005ffc:	009b      	lsls	r3, r3, #2
 8005ffe:	69ba      	ldr	r2, [r7, #24]
 8006000:	4413      	add	r3, r2
 8006002:	ed93 7a00 	vldr	s14, [r3]
 8006006:	6a3b      	ldr	r3, [r7, #32]
 8006008:	009b      	lsls	r3, r3, #2
 800600a:	693a      	ldr	r2, [r7, #16]
 800600c:	4413      	add	r3, r2
 800600e:	edd3 7a00 	vldr	s15, [r3]
 8006012:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006016:	ed97 7a03 	vldr	s14, [r7, #12]
 800601a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800601e:	edc7 7a03 	vstr	s15, [r7, #12]
            for (k = j, p_k = p_j; k < i; k++, p_k += n)
 8006022:	69fb      	ldr	r3, [r7, #28]
 8006024:	3301      	adds	r3, #1
 8006026:	61fb      	str	r3, [r7, #28]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	009b      	lsls	r3, r3, #2
 800602c:	693a      	ldr	r2, [r7, #16]
 800602e:	4413      	add	r3, r2
 8006030:	613b      	str	r3, [r7, #16]
 8006032:	69fa      	ldr	r2, [r7, #28]
 8006034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006036:	429a      	cmp	r2, r3
 8006038:	dbdf      	blt.n	8005ffa <lower_triangular_inverse+0x82>
            *(p_i + j) = - *(p_i + i) * sum;
 800603a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800603c:	009b      	lsls	r3, r3, #2
 800603e:	69ba      	ldr	r2, [r7, #24]
 8006040:	4413      	add	r3, r2
 8006042:	edd3 7a00 	vldr	s15, [r3]
 8006046:	eeb1 7a67 	vneg.f32	s14, s15
 800604a:	6a3b      	ldr	r3, [r7, #32]
 800604c:	009b      	lsls	r3, r3, #2
 800604e:	69ba      	ldr	r2, [r7, #24]
 8006050:	4413      	add	r3, r2
 8006052:	edd7 7a03 	vldr	s15, [r7, #12]
 8006056:	ee67 7a27 	vmul.f32	s15, s14, s15
 800605a:	edc3 7a00 	vstr	s15, [r3]
        for (j = 0, p_j = L; j < i; p_j += n, j++) {
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	009b      	lsls	r3, r3, #2
 8006062:	697a      	ldr	r2, [r7, #20]
 8006064:	4413      	add	r3, r2
 8006066:	617b      	str	r3, [r7, #20]
 8006068:	6a3b      	ldr	r3, [r7, #32]
 800606a:	3301      	adds	r3, #1
 800606c:	623b      	str	r3, [r7, #32]
 800606e:	6a3a      	ldr	r2, [r7, #32]
 8006070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006072:	429a      	cmp	r2, r3
 8006074:	dbb9      	blt.n	8005fea <lower_triangular_inverse+0x72>
    for (i = 1, p_i = L + n; i < n; i++, p_i += n) {
 8006076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006078:	3301      	adds	r3, #1
 800607a:	627b      	str	r3, [r7, #36]	; 0x24
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	009b      	lsls	r3, r3, #2
 8006080:	69ba      	ldr	r2, [r7, #24]
 8006082:	4413      	add	r3, r2
 8006084:	61bb      	str	r3, [r7, #24]
 8006086:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	429a      	cmp	r2, r3
 800608c:	dba8      	blt.n	8005fe0 <lower_triangular_inverse+0x68>
        }
    }
    
    return 0;
 800608e:	2300      	movs	r3, #0
}
 8006090:	4618      	mov	r0, r3
 8006092:	372c      	adds	r7, #44	; 0x2c
 8006094:	46bd      	mov	sp, r7
 8006096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609a:	4770      	bx	lr

0800609c <cholesky>:

/* computes the cholesky decomposition */
/* https://rosettacode.org/wiki/Cholesky_decomposition#C */
void cholesky(int n, float A[n][n], float L[n][n]) {
 800609c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80060a0:	b08b      	sub	sp, #44	; 0x2c
 80060a2:	af00      	add	r7, sp, #0
 80060a4:	60f8      	str	r0, [r7, #12]
 80060a6:	60b9      	str	r1, [r7, #8]
 80060a8:	607a      	str	r2, [r7, #4]
 80060aa:	68fe      	ldr	r6, [r7, #12]
 80060ac:	1e73      	subs	r3, r6, #1
 80060ae:	617b      	str	r3, [r7, #20]
 80060b0:	4633      	mov	r3, r6
 80060b2:	4619      	mov	r1, r3
 80060b4:	f04f 0200 	mov.w	r2, #0
 80060b8:	f04f 0300 	mov.w	r3, #0
 80060bc:	f04f 0400 	mov.w	r4, #0
 80060c0:	0154      	lsls	r4, r2, #5
 80060c2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80060c6:	014b      	lsls	r3, r1, #5
 80060c8:	68fd      	ldr	r5, [r7, #12]
 80060ca:	1e6b      	subs	r3, r5, #1
 80060cc:	613b      	str	r3, [r7, #16]
 80060ce:	462b      	mov	r3, r5
 80060d0:	4619      	mov	r1, r3
 80060d2:	f04f 0200 	mov.w	r2, #0
 80060d6:	f04f 0300 	mov.w	r3, #0
 80060da:	f04f 0400 	mov.w	r4, #0
 80060de:	0154      	lsls	r4, r2, #5
 80060e0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80060e4:	014b      	lsls	r3, r1, #5
    memset(L, 0, n * n * sizeof(L[0][0]));
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	68fa      	ldr	r2, [r7, #12]
 80060ea:	fb02 f303 	mul.w	r3, r2, r3
 80060ee:	009b      	lsls	r3, r3, #2
 80060f0:	461a      	mov	r2, r3
 80060f2:	2100      	movs	r1, #0
 80060f4:	6878      	ldr	r0, [r7, #4]
 80060f6:	f00b f856 	bl	80111a6 <memset>
    for (int i = 0; i < n; i++)
 80060fa:	2300      	movs	r3, #0
 80060fc:	61bb      	str	r3, [r7, #24]
 80060fe:	e09f      	b.n	8006240 <cholesky+0x1a4>
        for (int j = 0; j < (i+1); j++) {
 8006100:	2300      	movs	r3, #0
 8006102:	61fb      	str	r3, [r7, #28]
 8006104:	e093      	b.n	800622e <cholesky+0x192>
            float s = 0;
 8006106:	f04f 0300 	mov.w	r3, #0
 800610a:	623b      	str	r3, [r7, #32]
            for (int k = 0; k < j; k++)
 800610c:	2300      	movs	r3, #0
 800610e:	627b      	str	r3, [r7, #36]	; 0x24
 8006110:	e022      	b.n	8006158 <cholesky+0xbc>
                s += L[i][k] * L[j][k];
 8006112:	462a      	mov	r2, r5
 8006114:	69bb      	ldr	r3, [r7, #24]
 8006116:	fb03 f302 	mul.w	r3, r3, r2
 800611a:	009b      	lsls	r3, r3, #2
 800611c:	687a      	ldr	r2, [r7, #4]
 800611e:	441a      	add	r2, r3
 8006120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006122:	009b      	lsls	r3, r3, #2
 8006124:	4413      	add	r3, r2
 8006126:	ed93 7a00 	vldr	s14, [r3]
 800612a:	462a      	mov	r2, r5
 800612c:	69fb      	ldr	r3, [r7, #28]
 800612e:	fb03 f302 	mul.w	r3, r3, r2
 8006132:	009b      	lsls	r3, r3, #2
 8006134:	687a      	ldr	r2, [r7, #4]
 8006136:	441a      	add	r2, r3
 8006138:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800613a:	009b      	lsls	r3, r3, #2
 800613c:	4413      	add	r3, r2
 800613e:	edd3 7a00 	vldr	s15, [r3]
 8006142:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006146:	ed97 7a08 	vldr	s14, [r7, #32]
 800614a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800614e:	edc7 7a08 	vstr	s15, [r7, #32]
            for (int k = 0; k < j; k++)
 8006152:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006154:	3301      	adds	r3, #1
 8006156:	627b      	str	r3, [r7, #36]	; 0x24
 8006158:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800615a:	69fb      	ldr	r3, [r7, #28]
 800615c:	429a      	cmp	r2, r3
 800615e:	dbd8      	blt.n	8006112 <cholesky+0x76>
            L[i][j] = (i == j) ? sqrtf(A[i][i] - s) : (1.0 / L[j][j] * (A[i][j] - s));
 8006160:	69ba      	ldr	r2, [r7, #24]
 8006162:	69fb      	ldr	r3, [r7, #28]
 8006164:	429a      	cmp	r2, r3
 8006166:	d116      	bne.n	8006196 <cholesky+0xfa>
 8006168:	4632      	mov	r2, r6
 800616a:	69bb      	ldr	r3, [r7, #24]
 800616c:	fb03 f302 	mul.w	r3, r3, r2
 8006170:	009b      	lsls	r3, r3, #2
 8006172:	68ba      	ldr	r2, [r7, #8]
 8006174:	441a      	add	r2, r3
 8006176:	69bb      	ldr	r3, [r7, #24]
 8006178:	009b      	lsls	r3, r3, #2
 800617a:	4413      	add	r3, r2
 800617c:	ed93 7a00 	vldr	s14, [r3]
 8006180:	edd7 7a08 	vldr	s15, [r7, #32]
 8006184:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006188:	eeb0 0a67 	vmov.f32	s0, s15
 800618c:	f00f fb5a 	bl	8015844 <sqrtf>
 8006190:	ee10 1a10 	vmov	r1, s0
 8006194:	e03d      	b.n	8006212 <cholesky+0x176>
 8006196:	462a      	mov	r2, r5
 8006198:	69fb      	ldr	r3, [r7, #28]
 800619a:	fb03 f302 	mul.w	r3, r3, r2
 800619e:	009b      	lsls	r3, r3, #2
 80061a0:	687a      	ldr	r2, [r7, #4]
 80061a2:	441a      	add	r2, r3
 80061a4:	69fb      	ldr	r3, [r7, #28]
 80061a6:	009b      	lsls	r3, r3, #2
 80061a8:	4413      	add	r3, r2
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	4618      	mov	r0, r3
 80061ae:	f7fa f9cb 	bl	8000548 <__aeabi_f2d>
 80061b2:	4603      	mov	r3, r0
 80061b4:	460c      	mov	r4, r1
 80061b6:	461a      	mov	r2, r3
 80061b8:	4623      	mov	r3, r4
 80061ba:	f04f 0000 	mov.w	r0, #0
 80061be:	4925      	ldr	r1, [pc, #148]	; (8006254 <cholesky+0x1b8>)
 80061c0:	f7fa fb44 	bl	800084c <__aeabi_ddiv>
 80061c4:	4603      	mov	r3, r0
 80061c6:	460c      	mov	r4, r1
 80061c8:	4698      	mov	r8, r3
 80061ca:	46a1      	mov	r9, r4
 80061cc:	4632      	mov	r2, r6
 80061ce:	69bb      	ldr	r3, [r7, #24]
 80061d0:	fb03 f302 	mul.w	r3, r3, r2
 80061d4:	009b      	lsls	r3, r3, #2
 80061d6:	68ba      	ldr	r2, [r7, #8]
 80061d8:	441a      	add	r2, r3
 80061da:	69fb      	ldr	r3, [r7, #28]
 80061dc:	009b      	lsls	r3, r3, #2
 80061de:	4413      	add	r3, r2
 80061e0:	ed93 7a00 	vldr	s14, [r3]
 80061e4:	edd7 7a08 	vldr	s15, [r7, #32]
 80061e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061ec:	ee17 0a90 	vmov	r0, s15
 80061f0:	f7fa f9aa 	bl	8000548 <__aeabi_f2d>
 80061f4:	4603      	mov	r3, r0
 80061f6:	460c      	mov	r4, r1
 80061f8:	461a      	mov	r2, r3
 80061fa:	4623      	mov	r3, r4
 80061fc:	4640      	mov	r0, r8
 80061fe:	4649      	mov	r1, r9
 8006200:	f7fa f9fa 	bl	80005f8 <__aeabi_dmul>
 8006204:	4603      	mov	r3, r0
 8006206:	460c      	mov	r4, r1
 8006208:	4618      	mov	r0, r3
 800620a:	4621      	mov	r1, r4
 800620c:	f7fa fcec 	bl	8000be8 <__aeabi_d2f>
 8006210:	4601      	mov	r1, r0
 8006212:	462a      	mov	r2, r5
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	fb03 f302 	mul.w	r3, r3, r2
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	687a      	ldr	r2, [r7, #4]
 800621e:	441a      	add	r2, r3
 8006220:	69fb      	ldr	r3, [r7, #28]
 8006222:	009b      	lsls	r3, r3, #2
 8006224:	4413      	add	r3, r2
 8006226:	6019      	str	r1, [r3, #0]
        for (int j = 0; j < (i+1); j++) {
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	3301      	adds	r3, #1
 800622c:	61fb      	str	r3, [r7, #28]
 800622e:	69bb      	ldr	r3, [r7, #24]
 8006230:	3301      	adds	r3, #1
 8006232:	69fa      	ldr	r2, [r7, #28]
 8006234:	429a      	cmp	r2, r3
 8006236:	f6ff af66 	blt.w	8006106 <cholesky+0x6a>
    for (int i = 0; i < n; i++)
 800623a:	69bb      	ldr	r3, [r7, #24]
 800623c:	3301      	adds	r3, #1
 800623e:	61bb      	str	r3, [r7, #24]
 8006240:	69ba      	ldr	r2, [r7, #24]
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	429a      	cmp	r2, r3
 8006246:	f6ff af5b 	blt.w	8006100 <cholesky+0x64>
        }
}
 800624a:	bf00      	nop
 800624c:	372c      	adds	r7, #44	; 0x2c
 800624e:	46bd      	mov	sp, r7
 8006250:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006254:	3ff00000 	.word	0x3ff00000

08006258 <cholesky_inverse>:

/* computes the inverse of a Hermitian, positive-definite matrix of dimension n x n using cholesky decomposition*/
/* Krishnamoorthy, Aravindh, and Deepak Menon. "Matrix inversion using Cholesky decomposition." */
/* 2013 signal processing: Algorithms, architectures, arrangements, and applications (SPA). IEEE, 2013. */
/* the inverse has a big O complexity of n^3 */
void cholesky_inverse(int n, float A[n][n], float inverse[n][n], float lambda) {
 8006258:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800625c:	b090      	sub	sp, #64	; 0x40
 800625e:	af00      	add	r7, sp, #0
 8006260:	60f8      	str	r0, [r7, #12]
 8006262:	60b9      	str	r1, [r7, #8]
 8006264:	607a      	str	r2, [r7, #4]
 8006266:	ed87 0a00 	vstr	s0, [r7]
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	1e5a      	subs	r2, r3, #1
 800626e:	63ba      	str	r2, [r7, #56]	; 0x38
 8006270:	4619      	mov	r1, r3
 8006272:	f04f 0200 	mov.w	r2, #0
 8006276:	f04f 0300 	mov.w	r3, #0
 800627a:	f04f 0400 	mov.w	r4, #0
 800627e:	0154      	lsls	r4, r2, #5
 8006280:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006284:	014b      	lsls	r3, r1, #5
 8006286:	68fd      	ldr	r5, [r7, #12]
 8006288:	1e6b      	subs	r3, r5, #1
 800628a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800628c:	462b      	mov	r3, r5
 800628e:	4619      	mov	r1, r3
 8006290:	f04f 0200 	mov.w	r2, #0
 8006294:	f04f 0300 	mov.w	r3, #0
 8006298:	f04f 0400 	mov.w	r4, #0
 800629c:	0154      	lsls	r4, r2, #5
 800629e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80062a2:	014b      	lsls	r3, r1, #5
 80062a4:	466b      	mov	r3, sp
 80062a6:	4699      	mov	r9, r3
    /* add damping factor to avoid singularities. */
	/* if no damping is required set lambda to 0.0 */
	float A_dash[n][n];
 80062a8:	68f8      	ldr	r0, [r7, #12]
 80062aa:	68fe      	ldr	r6, [r7, #12]
 80062ac:	1e43      	subs	r3, r0, #1
 80062ae:	627b      	str	r3, [r7, #36]	; 0x24
 80062b0:	4603      	mov	r3, r0
 80062b2:	4619      	mov	r1, r3
 80062b4:	f04f 0200 	mov.w	r2, #0
 80062b8:	f04f 0300 	mov.w	r3, #0
 80062bc:	f04f 0400 	mov.w	r4, #0
 80062c0:	0154      	lsls	r4, r2, #5
 80062c2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80062c6:	014b      	lsls	r3, r1, #5
 80062c8:	4603      	mov	r3, r0
 80062ca:	ea4f 0883 	mov.w	r8, r3, lsl #2
 80062ce:	1e73      	subs	r3, r6, #1
 80062d0:	623b      	str	r3, [r7, #32]
 80062d2:	4603      	mov	r3, r0
 80062d4:	4619      	mov	r1, r3
 80062d6:	f04f 0200 	mov.w	r2, #0
 80062da:	4633      	mov	r3, r6
 80062dc:	f04f 0400 	mov.w	r4, #0
 80062e0:	fb03 fe02 	mul.w	lr, r3, r2
 80062e4:	fb01 fc04 	mul.w	ip, r1, r4
 80062e8:	44f4      	add	ip, lr
 80062ea:	fba1 3403 	umull	r3, r4, r1, r3
 80062ee:	eb0c 0204 	add.w	r2, ip, r4
 80062f2:	4614      	mov	r4, r2
 80062f4:	f04f 0100 	mov.w	r1, #0
 80062f8:	f04f 0200 	mov.w	r2, #0
 80062fc:	0162      	lsls	r2, r4, #5
 80062fe:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 8006302:	0159      	lsls	r1, r3, #5
 8006304:	4603      	mov	r3, r0
 8006306:	4619      	mov	r1, r3
 8006308:	f04f 0200 	mov.w	r2, #0
 800630c:	4633      	mov	r3, r6
 800630e:	f04f 0400 	mov.w	r4, #0
 8006312:	fb03 fe02 	mul.w	lr, r3, r2
 8006316:	fb01 fc04 	mul.w	ip, r1, r4
 800631a:	44f4      	add	ip, lr
 800631c:	fba1 3403 	umull	r3, r4, r1, r3
 8006320:	eb0c 0204 	add.w	r2, ip, r4
 8006324:	4614      	mov	r4, r2
 8006326:	f04f 0100 	mov.w	r1, #0
 800632a:	f04f 0200 	mov.w	r2, #0
 800632e:	0162      	lsls	r2, r4, #5
 8006330:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 8006334:	0159      	lsls	r1, r3, #5
 8006336:	4603      	mov	r3, r0
 8006338:	4632      	mov	r2, r6
 800633a:	fb02 f303 	mul.w	r3, r2, r3
 800633e:	009b      	lsls	r3, r3, #2
 8006340:	3303      	adds	r3, #3
 8006342:	3307      	adds	r3, #7
 8006344:	08db      	lsrs	r3, r3, #3
 8006346:	00db      	lsls	r3, r3, #3
 8006348:	ebad 0d03 	sub.w	sp, sp, r3
 800634c:	466b      	mov	r3, sp
 800634e:	3303      	adds	r3, #3
 8006350:	089b      	lsrs	r3, r3, #2
 8006352:	009b      	lsls	r3, r3, #2
 8006354:	61fb      	str	r3, [r7, #28]
    memcpy(A_dash, A, n * n * sizeof(A[0][0]));
 8006356:	69f8      	ldr	r0, [r7, #28]
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	68fa      	ldr	r2, [r7, #12]
 800635c:	fb02 f303 	mul.w	r3, r2, r3
 8006360:	009b      	lsls	r3, r3, #2
 8006362:	461a      	mov	r2, r3
 8006364:	68b9      	ldr	r1, [r7, #8]
 8006366:	f00a ff13 	bl	8011190 <memcpy>
    for (int i = 0; i < n; i++) {
 800636a:	2300      	movs	r3, #0
 800636c:	62bb      	str	r3, [r7, #40]	; 0x28
 800636e:	e022      	b.n	80063b6 <cholesky_inverse+0x15e>
        A_dash[i][i] = A_dash[i][i] + lambda * lambda; 
 8006370:	ea4f 0398 	mov.w	r3, r8, lsr #2
 8006374:	69fa      	ldr	r2, [r7, #28]
 8006376:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006378:	fb01 f103 	mul.w	r1, r1, r3
 800637c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800637e:	440b      	add	r3, r1
 8006380:	009b      	lsls	r3, r3, #2
 8006382:	4413      	add	r3, r2
 8006384:	ed93 7a00 	vldr	s14, [r3]
 8006388:	edd7 6a00 	vldr	s13, [r7]
 800638c:	edd7 7a00 	vldr	s15, [r7]
 8006390:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006394:	ea4f 0398 	mov.w	r3, r8, lsr #2
 8006398:	ee77 7a27 	vadd.f32	s15, s14, s15
 800639c:	69fa      	ldr	r2, [r7, #28]
 800639e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80063a0:	fb01 f103 	mul.w	r1, r1, r3
 80063a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063a6:	440b      	add	r3, r1
 80063a8:	009b      	lsls	r3, r3, #2
 80063aa:	4413      	add	r3, r2
 80063ac:	edc3 7a00 	vstr	s15, [r3]
    for (int i = 0; i < n; i++) {
 80063b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063b2:	3301      	adds	r3, #1
 80063b4:	62bb      	str	r3, [r7, #40]	; 0x28
 80063b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	429a      	cmp	r2, r3
 80063bc:	dbd8      	blt.n	8006370 <cholesky_inverse+0x118>
	}

    /* call cholesky decomposition to get lower triangular matrix L */
    float L[n][n];
 80063be:	68f8      	ldr	r0, [r7, #12]
 80063c0:	68fe      	ldr	r6, [r7, #12]
 80063c2:	466b      	mov	r3, sp
 80063c4:	469a      	mov	sl, r3
 80063c6:	1e43      	subs	r3, r0, #1
 80063c8:	61bb      	str	r3, [r7, #24]
 80063ca:	4603      	mov	r3, r0
 80063cc:	4619      	mov	r1, r3
 80063ce:	f04f 0200 	mov.w	r2, #0
 80063d2:	f04f 0300 	mov.w	r3, #0
 80063d6:	f04f 0400 	mov.w	r4, #0
 80063da:	0154      	lsls	r4, r2, #5
 80063dc:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80063e0:	014b      	lsls	r3, r1, #5
 80063e2:	4603      	mov	r3, r0
 80063e4:	ea4f 0883 	mov.w	r8, r3, lsl #2
 80063e8:	1e73      	subs	r3, r6, #1
 80063ea:	617b      	str	r3, [r7, #20]
 80063ec:	4603      	mov	r3, r0
 80063ee:	4619      	mov	r1, r3
 80063f0:	f04f 0200 	mov.w	r2, #0
 80063f4:	4633      	mov	r3, r6
 80063f6:	f04f 0400 	mov.w	r4, #0
 80063fa:	fb03 fe02 	mul.w	lr, r3, r2
 80063fe:	fb01 fc04 	mul.w	ip, r1, r4
 8006402:	44f4      	add	ip, lr
 8006404:	fba1 3403 	umull	r3, r4, r1, r3
 8006408:	eb0c 0204 	add.w	r2, ip, r4
 800640c:	4614      	mov	r4, r2
 800640e:	f04f 0100 	mov.w	r1, #0
 8006412:	f04f 0200 	mov.w	r2, #0
 8006416:	0162      	lsls	r2, r4, #5
 8006418:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 800641c:	0159      	lsls	r1, r3, #5
 800641e:	4603      	mov	r3, r0
 8006420:	4619      	mov	r1, r3
 8006422:	f04f 0200 	mov.w	r2, #0
 8006426:	4633      	mov	r3, r6
 8006428:	f04f 0400 	mov.w	r4, #0
 800642c:	fb03 fe02 	mul.w	lr, r3, r2
 8006430:	fb01 fc04 	mul.w	ip, r1, r4
 8006434:	44f4      	add	ip, lr
 8006436:	fba1 3403 	umull	r3, r4, r1, r3
 800643a:	eb0c 0204 	add.w	r2, ip, r4
 800643e:	4614      	mov	r4, r2
 8006440:	f04f 0100 	mov.w	r1, #0
 8006444:	f04f 0200 	mov.w	r2, #0
 8006448:	0162      	lsls	r2, r4, #5
 800644a:	ea42 62d3 	orr.w	r2, r2, r3, lsr #27
 800644e:	0159      	lsls	r1, r3, #5
 8006450:	4603      	mov	r3, r0
 8006452:	4632      	mov	r2, r6
 8006454:	fb02 f303 	mul.w	r3, r2, r3
 8006458:	009b      	lsls	r3, r3, #2
 800645a:	3303      	adds	r3, #3
 800645c:	3307      	adds	r3, #7
 800645e:	08db      	lsrs	r3, r3, #3
 8006460:	00db      	lsls	r3, r3, #3
 8006462:	ebad 0d03 	sub.w	sp, sp, r3
 8006466:	466b      	mov	r3, sp
 8006468:	3303      	adds	r3, #3
 800646a:	089b      	lsrs	r3, r3, #2
 800646c:	009b      	lsls	r3, r3, #2
 800646e:	613b      	str	r3, [r7, #16]
    cholesky(n, A_dash, L);
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	693a      	ldr	r2, [r7, #16]
 8006474:	4619      	mov	r1, r3
 8006476:	68f8      	ldr	r0, [r7, #12]
 8006478:	f7ff fe10 	bl	800609c <cholesky>

    /* compute lower triangular inverse in-place */
    lower_triangular_inverse(n, &L[0][0]);
 800647c:	693b      	ldr	r3, [r7, #16]
 800647e:	4619      	mov	r1, r3
 8006480:	68f8      	ldr	r0, [r7, #12]
 8006482:	f7ff fd79 	bl	8005f78 <lower_triangular_inverse>

    /* compute matrix inverse A_inv = L_T^(-1) * L^(-1) */
    memset(inverse, 0, n * n * sizeof(inverse[0][0]));
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	68fa      	ldr	r2, [r7, #12]
 800648a:	fb02 f303 	mul.w	r3, r2, r3
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	461a      	mov	r2, r3
 8006492:	2100      	movs	r1, #0
 8006494:	6878      	ldr	r0, [r7, #4]
 8006496:	f00a fe86 	bl	80111a6 <memset>
    for(int i = 0; i < n; i++){
 800649a:	2300      	movs	r3, #0
 800649c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800649e:	e04e      	b.n	800653e <cholesky_inverse+0x2e6>
        for(int j = 0; j < n; j++){
 80064a0:	2300      	movs	r3, #0
 80064a2:	633b      	str	r3, [r7, #48]	; 0x30
 80064a4:	e044      	b.n	8006530 <cholesky_inverse+0x2d8>
            for(int k = max(i, j); k < n; k++){
 80064a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80064a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064aa:	4293      	cmp	r3, r2
 80064ac:	bfb8      	it	lt
 80064ae:	4613      	movlt	r3, r2
 80064b0:	637b      	str	r3, [r7, #52]	; 0x34
 80064b2:	e036      	b.n	8006522 <cholesky_inverse+0x2ca>
                inverse[i][j] +=  L[k][i] * L[k][j];
 80064b4:	462a      	mov	r2, r5
 80064b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064b8:	fb03 f302 	mul.w	r3, r3, r2
 80064bc:	009b      	lsls	r3, r3, #2
 80064be:	687a      	ldr	r2, [r7, #4]
 80064c0:	441a      	add	r2, r3
 80064c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064c4:	009b      	lsls	r3, r3, #2
 80064c6:	4413      	add	r3, r2
 80064c8:	ed93 7a00 	vldr	s14, [r3]
 80064cc:	ea4f 0398 	mov.w	r3, r8, lsr #2
 80064d0:	693a      	ldr	r2, [r7, #16]
 80064d2:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80064d4:	fb01 f103 	mul.w	r1, r1, r3
 80064d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80064da:	440b      	add	r3, r1
 80064dc:	009b      	lsls	r3, r3, #2
 80064de:	4413      	add	r3, r2
 80064e0:	edd3 6a00 	vldr	s13, [r3]
 80064e4:	ea4f 0398 	mov.w	r3, r8, lsr #2
 80064e8:	693a      	ldr	r2, [r7, #16]
 80064ea:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80064ec:	fb01 f103 	mul.w	r1, r1, r3
 80064f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80064f2:	440b      	add	r3, r1
 80064f4:	009b      	lsls	r3, r3, #2
 80064f6:	4413      	add	r3, r2
 80064f8:	edd3 7a00 	vldr	s15, [r3]
 80064fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006500:	462a      	mov	r2, r5
 8006502:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006504:	fb03 f302 	mul.w	r3, r3, r2
 8006508:	009b      	lsls	r3, r3, #2
 800650a:	687a      	ldr	r2, [r7, #4]
 800650c:	441a      	add	r2, r3
 800650e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006512:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006514:	009b      	lsls	r3, r3, #2
 8006516:	4413      	add	r3, r2
 8006518:	edc3 7a00 	vstr	s15, [r3]
            for(int k = max(i, j); k < n; k++){
 800651c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800651e:	3301      	adds	r3, #1
 8006520:	637b      	str	r3, [r7, #52]	; 0x34
 8006522:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	429a      	cmp	r2, r3
 8006528:	dbc4      	blt.n	80064b4 <cholesky_inverse+0x25c>
        for(int j = 0; j < n; j++){
 800652a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800652c:	3301      	adds	r3, #1
 800652e:	633b      	str	r3, [r7, #48]	; 0x30
 8006530:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	429a      	cmp	r2, r3
 8006536:	dbb6      	blt.n	80064a6 <cholesky_inverse+0x24e>
    for(int i = 0; i < n; i++){
 8006538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800653a:	3301      	adds	r3, #1
 800653c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800653e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	429a      	cmp	r2, r3
 8006544:	dbac      	blt.n	80064a0 <cholesky_inverse+0x248>
 8006546:	46d5      	mov	sp, sl
 8006548:	46cd      	mov	sp, r9
            }
        }
    }
}
 800654a:	bf00      	nop
 800654c:	3740      	adds	r7, #64	; 0x40
 800654e:	46bd      	mov	sp, r7
 8006550:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006554 <init_env>:
#include "../Inc/env.h"

void init_env(env_t *env) {
 8006554:	b580      	push	{r7, lr}
 8006556:	b082      	sub	sp, #8
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
	/* init constants */
	calibrate_env(env, PRESSURE_REFERENCE, TEMPERATURE_REFERENCE);
 800655c:	eef2 0a0e 	vmov.f32	s1, #46	; 0x41700000  15.0
 8006560:	ed9f 0a06 	vldr	s0, [pc, #24]	; 800657c <init_env+0x28>
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f000 f80b 	bl	8006580 <calibrate_env>
	update_env(env, TEMPERATURE_REFERENCE);
 800656a:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
 800656e:	6878      	ldr	r0, [r7, #4]
 8006570:	f000 f84e 	bl	8006610 <update_env>
}
 8006574:	bf00      	nop
 8006576:	3708      	adds	r7, #8
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}
 800657c:	47c5e680 	.word	0x47c5e680

08006580 <calibrate_env>:

void calibrate_env(env_t *env, float p_g, float T_g) {
 8006580:	b590      	push	{r4, r7, lr}
 8006582:	b085      	sub	sp, #20
 8006584:	af00      	add	r7, sp, #0
 8006586:	60f8      	str	r0, [r7, #12]
 8006588:	ed87 0a02 	vstr	s0, [r7, #8]
 800658c:	edc7 0a01 	vstr	s1, [r7, #4]
	env->T_g = T_g + T_0; // input is temperature in °C
 8006590:	edd7 7a01 	vldr	s15, [r7, #4]
 8006594:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8006600 <calibrate_env+0x80>
 8006598:	ee77 7a87 	vadd.f32	s15, s15, s14
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	edc3 7a01 	vstr	s15, [r3, #4]
	env->p_g = p_g; //
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	68ba      	ldr	r2, [r7, #8]
 80065a6:	601a      	str	r2, [r3, #0]
	env->rho_g = RHO_REFERENCE * ((env->p_g / PRESSURE_REFERENCE) * ((TEMPERATURE_REFERENCE+T_0) / env->T_g));
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	edd3 7a00 	vldr	s15, [r3]
 80065ae:	eddf 6a15 	vldr	s13, [pc, #84]	; 8006604 <calibrate_env+0x84>
 80065b2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	edd3 6a01 	vldr	s13, [r3, #4]
 80065bc:	ed9f 6a12 	vldr	s12, [pc, #72]	; 8006608 <calibrate_env+0x88>
 80065c0:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80065c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80065c8:	ee17 0a90 	vmov	r0, s15
 80065cc:	f7f9 ffbc 	bl	8000548 <__aeabi_f2d>
 80065d0:	a309      	add	r3, pc, #36	; (adr r3, 80065f8 <calibrate_env+0x78>)
 80065d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065d6:	f7fa f80f 	bl	80005f8 <__aeabi_dmul>
 80065da:	4603      	mov	r3, r0
 80065dc:	460c      	mov	r4, r1
 80065de:	4618      	mov	r0, r3
 80065e0:	4621      	mov	r1, r4
 80065e2:	f7fa fb01 	bl	8000be8 <__aeabi_d2f>
 80065e6:	4602      	mov	r2, r0
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	609a      	str	r2, [r3, #8]
}
 80065ec:	bf00      	nop
 80065ee:	3714      	adds	r7, #20
 80065f0:	46bd      	mov	sp, r7
 80065f2:	bd90      	pop	{r4, r7, pc}
 80065f4:	f3af 8000 	nop.w
 80065f8:	9999999a 	.word	0x9999999a
 80065fc:	3ff39999 	.word	0x3ff39999
 8006600:	43889333 	.word	0x43889333
 8006604:	47c5e680 	.word	0x47c5e680
 8006608:	43901333 	.word	0x43901333
 800660c:	00000000 	.word	0x00000000

08006610 <update_env>:

void update_env(env_t *env, float T) {
 8006610:	b590      	push	{r4, r7, lr}
 8006612:	b083      	sub	sp, #12
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
 8006618:	ed87 0a00 	vstr	s0, [r7]
	env->T = T + T_0; // input is temperature in °C and property is temperature in °K
 800661c:	edd7 7a00 	vldr	s15, [r7]
 8006620:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8006678 <update_env+0x68>
 8006624:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	edc3 7a03 	vstr	s15, [r3, #12]
	env->C = powf(GAMMA * R_0 * env->T, 0.5);
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	68db      	ldr	r3, [r3, #12]
 8006632:	4618      	mov	r0, r3
 8006634:	f7f9 ff88 	bl	8000548 <__aeabi_f2d>
 8006638:	a30d      	add	r3, pc, #52	; (adr r3, 8006670 <update_env+0x60>)
 800663a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800663e:	f7f9 ffdb 	bl	80005f8 <__aeabi_dmul>
 8006642:	4603      	mov	r3, r0
 8006644:	460c      	mov	r4, r1
 8006646:	4618      	mov	r0, r3
 8006648:	4621      	mov	r1, r4
 800664a:	f7fa facd 	bl	8000be8 <__aeabi_d2f>
 800664e:	4603      	mov	r3, r0
 8006650:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
 8006654:	ee00 3a10 	vmov	s0, r3
 8006658:	f00e ff90 	bl	801557c <powf>
 800665c:	eef0 7a40 	vmov.f32	s15, s0
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	edc3 7a04 	vstr	s15, [r3, #16]
}
 8006666:	bf00      	nop
 8006668:	370c      	adds	r7, #12
 800666a:	46bd      	mov	sp, r7
 800666c:	bd90      	pop	{r4, r7, pc}
 800666e:	bf00      	nop
 8006670:	d067f4fc 	.word	0xd067f4fc
 8006674:	40791e18 	.word	0x40791e18
 8006678:	43889333 	.word	0x43889333

0800667c <mach_number>:

float mach_number(env_t *env, float V_x) {
 800667c:	b480      	push	{r7}
 800667e:	b085      	sub	sp, #20
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	ed87 0a00 	vstr	s0, [r7]
	float mach_number = fabsf(V_x) / env->C;
 8006688:	edd7 7a00 	vldr	s15, [r7]
 800668c:	eef0 6ae7 	vabs.f32	s13, s15
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	ed93 7a04 	vldr	s14, [r3, #16]
 8006696:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800669a:	edc7 7a03 	vstr	s15, [r7, #12]
	return mach_number;
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	ee07 3a90 	vmov	s15, r3
}
 80066a4:	eeb0 0a67 	vmov.f32	s0, s15
 80066a8:	3714      	adds	r7, #20
 80066aa:	46bd      	mov	sp, r7
 80066ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b0:	4770      	bx	lr
 80066b2:	0000      	movs	r0, r0
 80066b4:	0000      	movs	r0, r0
	...

080066b8 <pressure2altitudeAGL>:

void pressure2altitudeAGL(env_t *env, int n, float p[n], bool p_active[n], float h[n]) {
 80066b8:	b5b0      	push	{r4, r5, r7, lr}
 80066ba:	b086      	sub	sp, #24
 80066bc:	af00      	add	r7, sp, #0
 80066be:	60f8      	str	r0, [r7, #12]
 80066c0:	60b9      	str	r1, [r7, #8]
 80066c2:	607a      	str	r2, [r7, #4]
 80066c4:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < n; i++) {
 80066c6:	2300      	movs	r3, #0
 80066c8:	617b      	str	r3, [r7, #20]
 80066ca:	e043      	b.n	8006754 <pressure2altitudeAGL+0x9c>
		if (p_active[i]) {
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	683a      	ldr	r2, [r7, #0]
 80066d0:	4413      	add	r3, r2
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d03a      	beq.n	800674e <pressure2altitudeAGL+0x96>
			/* original implementation */
			h[i] = env->T_g / T_GRAD * (1 - powf(p[i] / env->p_g, R_0 * T_GRAD / GRAVITATION));
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	4618      	mov	r0, r3
 80066de:	f7f9 ff33 	bl	8000548 <__aeabi_f2d>
 80066e2:	a322      	add	r3, pc, #136	; (adr r3, 800676c <pressure2altitudeAGL+0xb4>)
 80066e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e8:	f7fa f8b0 	bl	800084c <__aeabi_ddiv>
 80066ec:	4603      	mov	r3, r0
 80066ee:	460c      	mov	r4, r1
 80066f0:	4625      	mov	r5, r4
 80066f2:	461c      	mov	r4, r3
 80066f4:	697b      	ldr	r3, [r7, #20]
 80066f6:	009b      	lsls	r3, r3, #2
 80066f8:	687a      	ldr	r2, [r7, #4]
 80066fa:	4413      	add	r3, r2
 80066fc:	ed93 7a00 	vldr	s14, [r3]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	edd3 7a00 	vldr	s15, [r3]
 8006706:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800670a:	eddf 0a17 	vldr	s1, [pc, #92]	; 8006768 <pressure2altitudeAGL+0xb0>
 800670e:	eeb0 0a66 	vmov.f32	s0, s13
 8006712:	f00e ff33 	bl	801557c <powf>
 8006716:	eeb0 7a40 	vmov.f32	s14, s0
 800671a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800671e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006722:	ee17 0a90 	vmov	r0, s15
 8006726:	f7f9 ff0f 	bl	8000548 <__aeabi_f2d>
 800672a:	4602      	mov	r2, r0
 800672c:	460b      	mov	r3, r1
 800672e:	4620      	mov	r0, r4
 8006730:	4629      	mov	r1, r5
 8006732:	f7f9 ff61 	bl	80005f8 <__aeabi_dmul>
 8006736:	4603      	mov	r3, r0
 8006738:	460c      	mov	r4, r1
 800673a:	4618      	mov	r0, r3
 800673c:	4621      	mov	r1, r4
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	009b      	lsls	r3, r3, #2
 8006742:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006744:	18d4      	adds	r4, r2, r3
 8006746:	f7fa fa4f 	bl	8000be8 <__aeabi_d2f>
 800674a:	4603      	mov	r3, r0
 800674c:	6023      	str	r3, [r4, #0]
	for (int i = 0; i < n; i++) {
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	3301      	adds	r3, #1
 8006752:	617b      	str	r3, [r7, #20]
 8006754:	697a      	ldr	r2, [r7, #20]
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	429a      	cmp	r2, r3
 800675a:	dbb7      	blt.n	80066cc <pressure2altitudeAGL+0x14>
			/* adapted implementation which can possibly speed up calculation and should have the same results */
			// h[i] = env->T_g / T_GRAD * (1 - expf(logf(p[i] / env->p_g) * R_0 * env->T_grad / GRAVITATION);
		}
	}
}
 800675c:	bf00      	nop
 800675e:	3718      	adds	r7, #24
 8006760:	46bd      	mov	sp, r7
 8006762:	bdb0      	pop	{r4, r5, r7, pc}
 8006764:	f3af 8000 	nop.w
 8006768:	3e42c42c 	.word	0x3e42c42c
 800676c:	76c8b439 	.word	0x76c8b439
 8006770:	3f7a9fbe 	.word	0x3f7a9fbe
 8006774:	00000000 	.word	0x00000000

08006778 <altitudeAGL2pressure>:

void altitudeAGL2pressure(env_t *env, int n, float h[n], bool h_active[n], float p[n]) {
 8006778:	b5b0      	push	{r4, r5, r7, lr}
 800677a:	ed2d 8b02 	vpush	{d8}
 800677e:	b086      	sub	sp, #24
 8006780:	af00      	add	r7, sp, #0
 8006782:	60f8      	str	r0, [r7, #12]
 8006784:	60b9      	str	r1, [r7, #8]
 8006786:	607a      	str	r2, [r7, #4]
 8006788:	603b      	str	r3, [r7, #0]
	for (int i = 0; i < n; i++) {
 800678a:	2300      	movs	r3, #0
 800678c:	617b      	str	r3, [r7, #20]
 800678e:	e047      	b.n	8006820 <altitudeAGL2pressure+0xa8>
		if (h_active[i]) {
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	683a      	ldr	r2, [r7, #0]
 8006794:	4413      	add	r3, r2
 8006796:	781b      	ldrb	r3, [r3, #0]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d03e      	beq.n	800681a <altitudeAGL2pressure+0xa2>
			/* original implementation */
			p[i] = env->p_g * powf((1 - T_GRAD * h[i] / env->T_g), GRAVITATION / (R_0 * T_GRAD));
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	ed93 8a00 	vldr	s16, [r3]
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	009b      	lsls	r3, r3, #2
 80067a6:	687a      	ldr	r2, [r7, #4]
 80067a8:	4413      	add	r3, r2
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4618      	mov	r0, r3
 80067ae:	f7f9 fecb 	bl	8000548 <__aeabi_f2d>
 80067b2:	a323      	add	r3, pc, #140	; (adr r3, 8006840 <altitudeAGL2pressure+0xc8>)
 80067b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067b8:	f7f9 ff1e 	bl	80005f8 <__aeabi_dmul>
 80067bc:	4603      	mov	r3, r0
 80067be:	460c      	mov	r4, r1
 80067c0:	4625      	mov	r5, r4
 80067c2:	461c      	mov	r4, r3
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	685b      	ldr	r3, [r3, #4]
 80067c8:	4618      	mov	r0, r3
 80067ca:	f7f9 febd 	bl	8000548 <__aeabi_f2d>
 80067ce:	4602      	mov	r2, r0
 80067d0:	460b      	mov	r3, r1
 80067d2:	4620      	mov	r0, r4
 80067d4:	4629      	mov	r1, r5
 80067d6:	f7fa f839 	bl	800084c <__aeabi_ddiv>
 80067da:	4603      	mov	r3, r0
 80067dc:	460c      	mov	r4, r1
 80067de:	461a      	mov	r2, r3
 80067e0:	4623      	mov	r3, r4
 80067e2:	f04f 0000 	mov.w	r0, #0
 80067e6:	4914      	ldr	r1, [pc, #80]	; (8006838 <altitudeAGL2pressure+0xc0>)
 80067e8:	f7f9 fd4e 	bl	8000288 <__aeabi_dsub>
 80067ec:	4603      	mov	r3, r0
 80067ee:	460c      	mov	r4, r1
 80067f0:	4618      	mov	r0, r3
 80067f2:	4621      	mov	r1, r4
 80067f4:	f7fa f9f8 	bl	8000be8 <__aeabi_d2f>
 80067f8:	4603      	mov	r3, r0
 80067fa:	eddf 0a10 	vldr	s1, [pc, #64]	; 800683c <altitudeAGL2pressure+0xc4>
 80067fe:	ee00 3a10 	vmov	s0, r3
 8006802:	f00e febb 	bl	801557c <powf>
 8006806:	eef0 7a40 	vmov.f32	s15, s0
 800680a:	697b      	ldr	r3, [r7, #20]
 800680c:	009b      	lsls	r3, r3, #2
 800680e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006810:	4413      	add	r3, r2
 8006812:	ee68 7a27 	vmul.f32	s15, s16, s15
 8006816:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < n; i++) {
 800681a:	697b      	ldr	r3, [r7, #20]
 800681c:	3301      	adds	r3, #1
 800681e:	617b      	str	r3, [r7, #20]
 8006820:	697a      	ldr	r2, [r7, #20]
 8006822:	68bb      	ldr	r3, [r7, #8]
 8006824:	429a      	cmp	r2, r3
 8006826:	dbb3      	blt.n	8006790 <altitudeAGL2pressure+0x18>
			/* adapted implementation which can possibly speed up calculation and should have the same results */
			// p[i] = env->p_g * expf(logf(1 - env->T_grad * h[i] / env->T_g) * GRAVITATION / (R_0 * env->T_grad));
		}
	}
}
 8006828:	bf00      	nop
 800682a:	3718      	adds	r7, #24
 800682c:	46bd      	mov	sp, r7
 800682e:	ecbd 8b02 	vpop	{d8}
 8006832:	bdb0      	pop	{r4, r5, r7, pc}
 8006834:	f3af 8000 	nop.w
 8006838:	3ff00000 	.word	0x3ff00000
 800683c:	40a83e1f 	.word	0x40a83e1f
 8006840:	76c8b439 	.word	0x76c8b439
 8006844:	3f7a9fbe 	.word	0x3f7a9fbe

08006848 <altitude_gradient>:

float altitude_gradient(env_t *env, float p) {
 8006848:	b5b0      	push	{r4, r5, r7, lr}
 800684a:	b084      	sub	sp, #16
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
 8006850:	ed87 0a00 	vstr	s0, [r7]
	/* computes the altitude gradient per infitesimal change in pressure (dh/dp) at a specified pressure */
	/* original implementation */
	float h_grad = -R_0 * env->T_g / (GRAVITATION * env->p_g) * powf(p / env->p_g, R_0 * T_GRAD / GRAVITATION - 1);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	685b      	ldr	r3, [r3, #4]
 8006858:	4618      	mov	r0, r3
 800685a:	f7f9 fe75 	bl	8000548 <__aeabi_f2d>
 800685e:	a323      	add	r3, pc, #140	; (adr r3, 80068ec <altitude_gradient+0xa4>)
 8006860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006864:	f7f9 fec8 	bl	80005f8 <__aeabi_dmul>
 8006868:	4603      	mov	r3, r0
 800686a:	460c      	mov	r4, r1
 800686c:	4625      	mov	r5, r4
 800686e:	461c      	mov	r4, r3
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	4618      	mov	r0, r3
 8006876:	f7f9 fe67 	bl	8000548 <__aeabi_f2d>
 800687a:	a31e      	add	r3, pc, #120	; (adr r3, 80068f4 <altitude_gradient+0xac>)
 800687c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006880:	f7f9 feba 	bl	80005f8 <__aeabi_dmul>
 8006884:	4602      	mov	r2, r0
 8006886:	460b      	mov	r3, r1
 8006888:	4620      	mov	r0, r4
 800688a:	4629      	mov	r1, r5
 800688c:	f7f9 ffde 	bl	800084c <__aeabi_ddiv>
 8006890:	4603      	mov	r3, r0
 8006892:	460c      	mov	r4, r1
 8006894:	4625      	mov	r5, r4
 8006896:	461c      	mov	r4, r3
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	edd3 7a00 	vldr	s15, [r3]
 800689e:	ed97 7a00 	vldr	s14, [r7]
 80068a2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80068a6:	eddf 0a10 	vldr	s1, [pc, #64]	; 80068e8 <altitude_gradient+0xa0>
 80068aa:	eeb0 0a66 	vmov.f32	s0, s13
 80068ae:	f00e fe65 	bl	801557c <powf>
 80068b2:	ee10 3a10 	vmov	r3, s0
 80068b6:	4618      	mov	r0, r3
 80068b8:	f7f9 fe46 	bl	8000548 <__aeabi_f2d>
 80068bc:	4602      	mov	r2, r0
 80068be:	460b      	mov	r3, r1
 80068c0:	4620      	mov	r0, r4
 80068c2:	4629      	mov	r1, r5
 80068c4:	f7f9 fe98 	bl	80005f8 <__aeabi_dmul>
 80068c8:	4603      	mov	r3, r0
 80068ca:	460c      	mov	r4, r1
 80068cc:	4618      	mov	r0, r3
 80068ce:	4621      	mov	r1, r4
 80068d0:	f7fa f98a 	bl	8000be8 <__aeabi_d2f>
 80068d4:	4603      	mov	r3, r0
 80068d6:	60fb      	str	r3, [r7, #12]
	/* adapted implementation which can possibly speed up calculation and should have the same results */
	// float h_grad = - R_0 * env->T_g / (GRAVITATION * env->p_g) * expf(logf(p / env->p_g) * (R_0 * env->T_grad / GRAVITATION - 1));
	return h_grad;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	ee07 3a90 	vmov	s15, r3
}
 80068de:	eeb0 0a67 	vmov.f32	s0, s15
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bdb0      	pop	{r4, r5, r7, pc}
 80068e8:	bf4f4ef5 	.word	0xbf4f4ef5
 80068ec:	2725aefd 	.word	0x2725aefd
 80068f0:	c071f0ed 	.word	0xc071f0ed
 80068f4:	51eb851f 	.word	0x51eb851f
 80068f8:	40239eb8 	.word	0x40239eb8
 80068fc:	00000000 	.word	0x00000000

08006900 <detect_flight_phase>:
#include "../Inc/flight_phase_detection.h"

void detect_flight_phase(timestamp_t t, flight_phase_detection_t *flight_phase_detection, state_est_data_t *state_est_data)
{   
 8006900:	b580      	push	{r7, lr}
 8006902:	b084      	sub	sp, #16
 8006904:	af00      	add	r7, sp, #0
 8006906:	60f8      	str	r0, [r7, #12]
 8006908:	60b9      	str	r1, [r7, #8]
 800690a:	607a      	str	r2, [r7, #4]
    /* timestamp_t t needs to be the tick time in [ms] */

    /* determine state transition events */
    switch (flight_phase_detection->flight_phase) {
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	3b01      	subs	r3, #1
 8006912:	2b09      	cmp	r3, #9
 8006914:	f200 81cf 	bhi.w	8006cb6 <detect_flight_phase+0x3b6>
 8006918:	a201      	add	r2, pc, #4	; (adr r2, 8006920 <detect_flight_phase+0x20>)
 800691a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800691e:	bf00      	nop
 8006920:	08006949 	.word	0x08006949
 8006924:	08006cb7 	.word	0x08006cb7
 8006928:	080069f3 	.word	0x080069f3
 800692c:	08006a45 	.word	0x08006a45
 8006930:	08006cb7 	.word	0x08006cb7
 8006934:	08006cb7 	.word	0x08006cb7
 8006938:	08006a97 	.word	0x08006a97
 800693c:	08006ae9 	.word	0x08006ae9
 8006940:	08006bcd 	.word	0x08006bcd
 8006944:	08006b4b 	.word	0x08006b4b
        case IDLE:
            if (((float)(state_est_data->acceleration_rocket[0])) / 1000 > FPD_LIFTOFF_ACC_THRESH) {
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	699b      	ldr	r3, [r3, #24]
 800694c:	ee07 3a90 	vmov	s15, r3
 8006950:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006954:	eddf 6abe 	vldr	s13, [pc, #760]	; 8006c50 <detect_flight_phase+0x350>
 8006958:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800695c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8006960:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006968:	dd18      	ble.n	800699c <detect_flight_phase+0x9c>
                flight_phase_detection->safety_counter[0] += 1;
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006970:	b2db      	uxtb	r3, r3
 8006972:	3301      	adds	r3, #1
 8006974:	b2db      	uxtb	r3, r3
 8006976:	b25a      	sxtb	r2, r3
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	721a      	strb	r2, [r3, #8]
                if (flight_phase_detection->safety_counter[0] >= FPD_SAFETY_COUNTER_THRESH) {
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006982:	2b03      	cmp	r3, #3
 8006984:	f340 8199 	ble.w	8006cba <detect_flight_phase+0x3ba>
                    flight_phase_detection->flight_phase = THRUSTING;
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	2203      	movs	r2, #3
 800698c:	701a      	strb	r2, [r3, #0]
                    flight_phase_detection->safety_counter[0] = 0;
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	2200      	movs	r2, #0
 8006992:	721a      	strb	r2, [r3, #8]
                    flight_phase_detection->safety_counter[1] = 0;
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	2200      	movs	r2, #0
 8006998:	725a      	strb	r2, [r3, #9]
                    flight_phase_detection->flight_phase = THRUSTING;
                    flight_phase_detection->safety_counter[0] = 0;
                    flight_phase_detection->safety_counter[1] = 0;
                }
            }
        break;
 800699a:	e18e      	b.n	8006cba <detect_flight_phase+0x3ba>
            else if (((float)(state_est_data->position_world[2])) / 1000 > FPD_LIFTOFF_ALT_THRESH) {
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	689b      	ldr	r3, [r3, #8]
 80069a0:	ee07 3a90 	vmov	s15, r3
 80069a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80069a8:	eddf 6aa9 	vldr	s13, [pc, #676]	; 8006c50 <detect_flight_phase+0x350>
 80069ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80069b0:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8006c48 <detect_flight_phase+0x348>
 80069b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80069b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069bc:	dc00      	bgt.n	80069c0 <detect_flight_phase+0xc0>
        break;
 80069be:	e17c      	b.n	8006cba <detect_flight_phase+0x3ba>
                flight_phase_detection->safety_counter[1] += 1;
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80069c6:	b2db      	uxtb	r3, r3
 80069c8:	3301      	adds	r3, #1
 80069ca:	b2db      	uxtb	r3, r3
 80069cc:	b25a      	sxtb	r2, r3
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	725a      	strb	r2, [r3, #9]
                if (flight_phase_detection->safety_counter[1] >= FPD_SAFETY_COUNTER_THRESH) {
 80069d2:	68bb      	ldr	r3, [r7, #8]
 80069d4:	f993 3009 	ldrsb.w	r3, [r3, #9]
 80069d8:	2b03      	cmp	r3, #3
 80069da:	f340 816e 	ble.w	8006cba <detect_flight_phase+0x3ba>
                    flight_phase_detection->flight_phase = THRUSTING;
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	2203      	movs	r2, #3
 80069e2:	701a      	strb	r2, [r3, #0]
                    flight_phase_detection->safety_counter[0] = 0;
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	2200      	movs	r2, #0
 80069e8:	721a      	strb	r2, [r3, #8]
                    flight_phase_detection->safety_counter[1] = 0;
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	2200      	movs	r2, #0
 80069ee:	725a      	strb	r2, [r3, #9]
        break;
 80069f0:	e163      	b.n	8006cba <detect_flight_phase+0x3ba>

        case THRUSTING:
            if (((float)(state_est_data->acceleration_rocket[0])) / 1000 < 0) {
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	699b      	ldr	r3, [r3, #24]
 80069f6:	ee07 3a90 	vmov	s15, r3
 80069fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80069fe:	eddf 6a94 	vldr	s13, [pc, #592]	; 8006c50 <detect_flight_phase+0x350>
 8006a02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006a06:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a0e:	d400      	bmi.n	8006a12 <detect_flight_phase+0x112>
                    flight_phase_detection->flight_phase = COASTING;
                    flight_phase_detection->safety_counter[0] = 0;
                    flight_phase_detection->safety_counter[1] = 0;
                }
            }
        break;
 8006a10:	e155      	b.n	8006cbe <detect_flight_phase+0x3be>
                flight_phase_detection->safety_counter[0] += 1;
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	3301      	adds	r3, #1
 8006a1c:	b2db      	uxtb	r3, r3
 8006a1e:	b25a      	sxtb	r2, r3
 8006a20:	68bb      	ldr	r3, [r7, #8]
 8006a22:	721a      	strb	r2, [r3, #8]
                if (flight_phase_detection->safety_counter[0] >= FPD_SAFETY_COUNTER_THRESH) {
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006a2a:	2b03      	cmp	r3, #3
 8006a2c:	f340 8147 	ble.w	8006cbe <detect_flight_phase+0x3be>
                    flight_phase_detection->flight_phase = COASTING;
 8006a30:	68bb      	ldr	r3, [r7, #8]
 8006a32:	2204      	movs	r2, #4
 8006a34:	701a      	strb	r2, [r3, #0]
                    flight_phase_detection->safety_counter[0] = 0;
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	2200      	movs	r2, #0
 8006a3a:	721a      	strb	r2, [r3, #8]
                    flight_phase_detection->safety_counter[1] = 0;
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	725a      	strb	r2, [r3, #9]
        break;
 8006a42:	e13c      	b.n	8006cbe <detect_flight_phase+0x3be>
                        flight_phase_detection->safety_counter[0] = 0;
                        flight_phase_detection->safety_counter[1] = 0;
                    }
                }
            #else
                if (((float)(state_est_data->velocity_world[2])) / 1000 < 0) {
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a48:	ee07 3a90 	vmov	s15, r3
 8006a4c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006a50:	eddf 6a7f 	vldr	s13, [pc, #508]	; 8006c50 <detect_flight_phase+0x350>
 8006a54:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006a58:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a60:	d400      	bmi.n	8006a64 <detect_flight_phase+0x164>
                        flight_phase_detection->safety_counter[0] = 0;
                        flight_phase_detection->safety_counter[1] = 0;
                    }
                }
            #endif
        break;
 8006a62:	e12e      	b.n	8006cc2 <detect_flight_phase+0x3c2>
                    flight_phase_detection->safety_counter[0] += 1;
 8006a64:	68bb      	ldr	r3, [r7, #8]
 8006a66:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006a6a:	b2db      	uxtb	r3, r3
 8006a6c:	3301      	adds	r3, #1
 8006a6e:	b2db      	uxtb	r3, r3
 8006a70:	b25a      	sxtb	r2, r3
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	721a      	strb	r2, [r3, #8]
                    if (flight_phase_detection->safety_counter[0] >= FPD_SAFETY_COUNTER_THRESH) {
 8006a76:	68bb      	ldr	r3, [r7, #8]
 8006a78:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006a7c:	2b03      	cmp	r3, #3
 8006a7e:	f340 8120 	ble.w	8006cc2 <detect_flight_phase+0x3c2>
                        flight_phase_detection->flight_phase = DROGUE_DESCENT;
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	2208      	movs	r2, #8
 8006a86:	701a      	strb	r2, [r3, #0]
                        flight_phase_detection->safety_counter[0] = 0;
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	721a      	strb	r2, [r3, #8]
                        flight_phase_detection->safety_counter[1] = 0;
 8006a8e:	68bb      	ldr	r3, [r7, #8]
 8006a90:	2200      	movs	r2, #0
 8006a92:	725a      	strb	r2, [r3, #9]
        break;
 8006a94:	e115      	b.n	8006cc2 <detect_flight_phase+0x3c2>
                }
            #endif
        break;

        case APOGEE_APPROACH:
            if (((float)(state_est_data->velocity_world[2])) / 1000 < 0) {
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a9a:	ee07 3a90 	vmov	s15, r3
 8006a9e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006aa2:	eddf 6a6b 	vldr	s13, [pc, #428]	; 8006c50 <detect_flight_phase+0x350>
 8006aa6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006aaa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006aae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006ab2:	d400      	bmi.n	8006ab6 <detect_flight_phase+0x1b6>
                    flight_phase_detection->flight_phase = DROGUE_DESCENT;
                    flight_phase_detection->safety_counter[0] = 0;
                    flight_phase_detection->safety_counter[1] = 0;
                }
            }
        break;
 8006ab4:	e107      	b.n	8006cc6 <detect_flight_phase+0x3c6>
                flight_phase_detection->safety_counter[0] += 1;
 8006ab6:	68bb      	ldr	r3, [r7, #8]
 8006ab8:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006abc:	b2db      	uxtb	r3, r3
 8006abe:	3301      	adds	r3, #1
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	b25a      	sxtb	r2, r3
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	721a      	strb	r2, [r3, #8]
                if (flight_phase_detection->safety_counter[0] >= FPD_SAFETY_COUNTER_THRESH) {
 8006ac8:	68bb      	ldr	r3, [r7, #8]
 8006aca:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006ace:	2b03      	cmp	r3, #3
 8006ad0:	f340 80f9 	ble.w	8006cc6 <detect_flight_phase+0x3c6>
                    flight_phase_detection->flight_phase = DROGUE_DESCENT;
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	2208      	movs	r2, #8
 8006ad8:	701a      	strb	r2, [r3, #0]
                    flight_phase_detection->safety_counter[0] = 0;
 8006ada:	68bb      	ldr	r3, [r7, #8]
 8006adc:	2200      	movs	r2, #0
 8006ade:	721a      	strb	r2, [r3, #8]
                    flight_phase_detection->safety_counter[1] = 0;
 8006ae0:	68bb      	ldr	r3, [r7, #8]
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	725a      	strb	r2, [r3, #9]
        break;
 8006ae6:	e0ee      	b.n	8006cc6 <detect_flight_phase+0x3c6>

        case DROGUE_DESCENT:
            if (((float)(state_est_data->altitude_raw) / 1000) < FPD_MAIN_DESCENT_ALT_THRESH && state_est_data->altitude_raw_active == true) {
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aec:	ee07 3a90 	vmov	s15, r3
 8006af0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006af4:	eddf 6a56 	vldr	s13, [pc, #344]	; 8006c50 <detect_flight_phase+0x350>
 8006af8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006afc:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8006c4c <detect_flight_phase+0x34c>
 8006b00:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b08:	d400      	bmi.n	8006b0c <detect_flight_phase+0x20c>
                    flight_phase_detection->safety_counter[0] = 0;
                    flight_phase_detection->safety_counter[1] = 0;
                }
            }
            #endif
        break;
 8006b0a:	e0de      	b.n	8006cca <detect_flight_phase+0x3ca>
            if (((float)(state_est_data->altitude_raw) / 1000) < FPD_MAIN_DESCENT_ALT_THRESH && state_est_data->altitude_raw_active == true) {
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	f000 80d9 	beq.w	8006cca <detect_flight_phase+0x3ca>
                flight_phase_detection->safety_counter[0] += 1;
 8006b18:	68bb      	ldr	r3, [r7, #8]
 8006b1a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006b1e:	b2db      	uxtb	r3, r3
 8006b20:	3301      	adds	r3, #1
 8006b22:	b2db      	uxtb	r3, r3
 8006b24:	b25a      	sxtb	r2, r3
 8006b26:	68bb      	ldr	r3, [r7, #8]
 8006b28:	721a      	strb	r2, [r3, #8]
                if (flight_phase_detection->safety_counter[0] >= FPD_SAFETY_COUNTER_THRESH) {
 8006b2a:	68bb      	ldr	r3, [r7, #8]
 8006b2c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006b30:	2b03      	cmp	r3, #3
 8006b32:	f340 80ca 	ble.w	8006cca <detect_flight_phase+0x3ca>
                    flight_phase_detection->flight_phase = MAIN_DESCENT;
 8006b36:	68bb      	ldr	r3, [r7, #8]
 8006b38:	220a      	movs	r2, #10
 8006b3a:	701a      	strb	r2, [r3, #0]
                    flight_phase_detection->safety_counter[0] = 0;
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	721a      	strb	r2, [r3, #8]
                    flight_phase_detection->safety_counter[1] = 0;
 8006b42:	68bb      	ldr	r3, [r7, #8]
 8006b44:	2200      	movs	r2, #0
 8006b46:	725a      	strb	r2, [r3, #9]
        break;
 8006b48:	e0bf      	b.n	8006cca <detect_flight_phase+0x3ca>
        
        case MAIN_DESCENT:
            /* we assume a touchdown event when the absolute value of the altitude is smaller than 400m 
               and the absolute velocity of the rocket is smaller than 2 m/s */
            if (fabs(((float)(state_est_data->velocity_rocket[0])) / 1000) < FPD_TOUCHDOWN_VEL_THRESH 
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	68db      	ldr	r3, [r3, #12]
 8006b4e:	ee07 3a90 	vmov	s15, r3
 8006b52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006b56:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8006c50 <detect_flight_phase+0x350>
 8006b5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b5e:	eef0 7ae7 	vabs.f32	s15, s15
 8006b62:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8006b66:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b6e:	d400      	bmi.n	8006b72 <detect_flight_phase+0x272>
                    flight_phase_detection->safety_counter[0] = 0;
                    flight_phase_detection->safety_counter[1] = 0;
                }
            }
            #endif
        break;
 8006b70:	e0ad      	b.n	8006cce <detect_flight_phase+0x3ce>
                && fabs(((float)(state_est_data->position_world[2])) / 1000) < FPD_TOUCHDOWN_ALT_THRESH) {
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	689b      	ldr	r3, [r3, #8]
 8006b76:	ee07 3a90 	vmov	s15, r3
 8006b7a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006b7e:	eddf 6a34 	vldr	s13, [pc, #208]	; 8006c50 <detect_flight_phase+0x350>
 8006b82:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b86:	eef0 7ae7 	vabs.f32	s15, s15
 8006b8a:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8006c4c <detect_flight_phase+0x34c>
 8006b8e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006b92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b96:	d400      	bmi.n	8006b9a <detect_flight_phase+0x29a>
        break;
 8006b98:	e099      	b.n	8006cce <detect_flight_phase+0x3ce>
                flight_phase_detection->safety_counter[0] += 1;
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006ba0:	b2db      	uxtb	r3, r3
 8006ba2:	3301      	adds	r3, #1
 8006ba4:	b2db      	uxtb	r3, r3
 8006ba6:	b25a      	sxtb	r2, r3
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	721a      	strb	r2, [r3, #8]
                if (flight_phase_detection->safety_counter[0] >= FPD_TOUCHDOWN_SAFETY_COUNTER_THRESH) {
 8006bac:	68bb      	ldr	r3, [r7, #8]
 8006bae:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006bb2:	2b13      	cmp	r3, #19
 8006bb4:	f340 808b 	ble.w	8006cce <detect_flight_phase+0x3ce>
                    flight_phase_detection->flight_phase = TOUCHDOWN;
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	220b      	movs	r2, #11
 8006bbc:	701a      	strb	r2, [r3, #0]
                    flight_phase_detection->safety_counter[0] = 0;
 8006bbe:	68bb      	ldr	r3, [r7, #8]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	721a      	strb	r2, [r3, #8]
                    flight_phase_detection->safety_counter[1] = 0;
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	725a      	strb	r2, [r3, #9]
        break;
 8006bca:	e080      	b.n	8006cce <detect_flight_phase+0x3ce>

        case BALLISTIC_DESCENT:
            /* we assume a touchdown event when the absolute value of the altitude is smaller than 400m 
               and the absolute velocity of the rocket is smaller than 2 m/s */
            if (fabs(((float)(state_est_data->velocity_rocket[0])) / 1000) < FPD_TOUCHDOWN_VEL_THRESH 
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	68db      	ldr	r3, [r3, #12]
 8006bd0:	ee07 3a90 	vmov	s15, r3
 8006bd4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006bd8:	eddf 6a1d 	vldr	s13, [pc, #116]	; 8006c50 <detect_flight_phase+0x350>
 8006bdc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006be0:	eef0 7ae7 	vabs.f32	s15, s15
 8006be4:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8006be8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bf0:	d534      	bpl.n	8006c5c <detect_flight_phase+0x35c>
                && fabs(((float)(state_est_data->position_world[2])) / 1000) < FPD_TOUCHDOWN_ALT_THRESH) {
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	689b      	ldr	r3, [r3, #8]
 8006bf6:	ee07 3a90 	vmov	s15, r3
 8006bfa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006bfe:	eddf 6a14 	vldr	s13, [pc, #80]	; 8006c50 <detect_flight_phase+0x350>
 8006c02:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006c06:	eef0 7ae7 	vabs.f32	s15, s15
 8006c0a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8006c4c <detect_flight_phase+0x34c>
 8006c0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c16:	d521      	bpl.n	8006c5c <detect_flight_phase+0x35c>
                flight_phase_detection->safety_counter[0] += 1;
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006c1e:	b2db      	uxtb	r3, r3
 8006c20:	3301      	adds	r3, #1
 8006c22:	b2db      	uxtb	r3, r3
 8006c24:	b25a      	sxtb	r2, r3
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	721a      	strb	r2, [r3, #8]
                if (flight_phase_detection->safety_counter[0] >= FPD_TOUCHDOWN_SAFETY_COUNTER_THRESH) {
 8006c2a:	68bb      	ldr	r3, [r7, #8]
 8006c2c:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8006c30:	2b13      	cmp	r3, #19
 8006c32:	dd3f      	ble.n	8006cb4 <detect_flight_phase+0x3b4>
                    flight_phase_detection->flight_phase = TOUCHDOWN;
 8006c34:	68bb      	ldr	r3, [r7, #8]
 8006c36:	220b      	movs	r2, #11
 8006c38:	701a      	strb	r2, [r3, #0]
                    flight_phase_detection->safety_counter[0] = 0;
 8006c3a:	68bb      	ldr	r3, [r7, #8]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	721a      	strb	r2, [r3, #8]
                    flight_phase_detection->safety_counter[1] = 0;
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	2200      	movs	r2, #0
 8006c44:	725a      	strb	r2, [r3, #9]
                if (flight_phase_detection->safety_counter[0] >= FPD_TOUCHDOWN_SAFETY_COUNTER_THRESH) {
 8006c46:	e035      	b.n	8006cb4 <detect_flight_phase+0x3b4>
 8006c48:	43160000 	.word	0x43160000
 8006c4c:	43c80000 	.word	0x43c80000
 8006c50:	447a0000 	.word	0x447a0000
 8006c54:	42700000 	.word	0x42700000
 8006c58:	49742400 	.word	0x49742400
                }
            }
            /* we assume a normal descent with parachute when the absolute velocity of the rocket in vertical direction is smaller than 40 m/s */
            else if (fabs(((float)(state_est_data->velocity_world[2])) / 1000) < FPD_BALLISTIC_VEL_THRESH_LOW) {
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c60:	ee07 3a90 	vmov	s15, r3
 8006c64:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006c68:	ed5f 6a07 	vldr	s13, [pc, #-28]	; 8006c50 <detect_flight_phase+0x350>
 8006c6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006c70:	eef0 7ae7 	vabs.f32	s15, s15
 8006c74:	ed1f 7a09 	vldr	s14, [pc, #-36]	; 8006c54 <detect_flight_phase+0x354>
 8006c78:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006c7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c80:	d400      	bmi.n	8006c84 <detect_flight_phase+0x384>
                    flight_phase_detection->flight_phase = DROGUE_DESCENT;
                    flight_phase_detection->safety_counter[0] = 0;
                    flight_phase_detection->safety_counter[1] = 0;
                }
            }
        break;
 8006c82:	e026      	b.n	8006cd2 <detect_flight_phase+0x3d2>
                flight_phase_detection->safety_counter[1] += 1;
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8006c8a:	b2db      	uxtb	r3, r3
 8006c8c:	3301      	adds	r3, #1
 8006c8e:	b2db      	uxtb	r3, r3
 8006c90:	b25a      	sxtb	r2, r3
 8006c92:	68bb      	ldr	r3, [r7, #8]
 8006c94:	725a      	strb	r2, [r3, #9]
                if (flight_phase_detection->safety_counter[1] >= FPD_SAFETY_COUNTER_THRESH) {
 8006c96:	68bb      	ldr	r3, [r7, #8]
 8006c98:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8006c9c:	2b03      	cmp	r3, #3
 8006c9e:	dd18      	ble.n	8006cd2 <detect_flight_phase+0x3d2>
                    flight_phase_detection->flight_phase = DROGUE_DESCENT;
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	2208      	movs	r2, #8
 8006ca4:	701a      	strb	r2, [r3, #0]
                    flight_phase_detection->safety_counter[0] = 0;
 8006ca6:	68bb      	ldr	r3, [r7, #8]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	721a      	strb	r2, [r3, #8]
                    flight_phase_detection->safety_counter[1] = 0;
 8006cac:	68bb      	ldr	r3, [r7, #8]
 8006cae:	2200      	movs	r2, #0
 8006cb0:	725a      	strb	r2, [r3, #9]
        break;
 8006cb2:	e00e      	b.n	8006cd2 <detect_flight_phase+0x3d2>
 8006cb4:	e00d      	b.n	8006cd2 <detect_flight_phase+0x3d2>

        default:
        break;
 8006cb6:	bf00      	nop
 8006cb8:	e00c      	b.n	8006cd4 <detect_flight_phase+0x3d4>
        break;
 8006cba:	bf00      	nop
 8006cbc:	e00a      	b.n	8006cd4 <detect_flight_phase+0x3d4>
        break;
 8006cbe:	bf00      	nop
 8006cc0:	e008      	b.n	8006cd4 <detect_flight_phase+0x3d4>
        break;
 8006cc2:	bf00      	nop
 8006cc4:	e006      	b.n	8006cd4 <detect_flight_phase+0x3d4>
        break;
 8006cc6:	bf00      	nop
 8006cc8:	e004      	b.n	8006cd4 <detect_flight_phase+0x3d4>
        break;
 8006cca:	bf00      	nop
 8006ccc:	e002      	b.n	8006cd4 <detect_flight_phase+0x3d4>
        break;
 8006cce:	bf00      	nop
 8006cd0:	e000      	b.n	8006cd4 <detect_flight_phase+0x3d4>
        break;
 8006cd2:	bf00      	nop
    }

    flight_phase_detection->mach_number = (float)(state_est_data->mach_number) / 1000000;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cd8:	ee07 3a90 	vmov	s15, r3
 8006cdc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006ce0:	ed5f 6a23 	vldr	s13, [pc, #-140]	; 8006c58 <detect_flight_phase+0x358>
 8006ce4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	edc3 7a01 	vstr	s15, [r3, #4]

    /* determine the mach regime */
    if (flight_phase_detection->mach_number >= 1.3) {
 8006cee:	68bb      	ldr	r3, [r7, #8]
 8006cf0:	685b      	ldr	r3, [r3, #4]
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	f7f9 fc28 	bl	8000548 <__aeabi_f2d>
 8006cf8:	a311      	add	r3, pc, #68	; (adr r3, 8006d40 <detect_flight_phase+0x440>)
 8006cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cfe:	f7f9 ff01 	bl	8000b04 <__aeabi_dcmpge>
 8006d02:	4603      	mov	r3, r0
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d003      	beq.n	8006d10 <detect_flight_phase+0x410>
        flight_phase_detection->mach_regime = SUPERSONIC;
 8006d08:	68bb      	ldr	r3, [r7, #8]
 8006d0a:	2203      	movs	r2, #3
 8006d0c:	705a      	strb	r2, [r3, #1]
    {
        flight_phase_detection->mach_regime = SUBSONIC;
    }
    
    
}
 8006d0e:	e013      	b.n	8006d38 <detect_flight_phase+0x438>
    } else if (flight_phase_detection->mach_number >= 0.8)
 8006d10:	68bb      	ldr	r3, [r7, #8]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	4618      	mov	r0, r3
 8006d16:	f7f9 fc17 	bl	8000548 <__aeabi_f2d>
 8006d1a:	a30b      	add	r3, pc, #44	; (adr r3, 8006d48 <detect_flight_phase+0x448>)
 8006d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d20:	f7f9 fef0 	bl	8000b04 <__aeabi_dcmpge>
 8006d24:	4603      	mov	r3, r0
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	d003      	beq.n	8006d32 <detect_flight_phase+0x432>
        flight_phase_detection->mach_regime = TRANSONIC;
 8006d2a:	68bb      	ldr	r3, [r7, #8]
 8006d2c:	2202      	movs	r2, #2
 8006d2e:	705a      	strb	r2, [r3, #1]
}
 8006d30:	e002      	b.n	8006d38 <detect_flight_phase+0x438>
        flight_phase_detection->mach_regime = SUBSONIC;
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	2201      	movs	r2, #1
 8006d36:	705a      	strb	r2, [r3, #1]
}
 8006d38:	bf00      	nop
 8006d3a:	3710      	adds	r7, #16
 8006d3c:	46bd      	mov	sp, r7
 8006d3e:	bd80      	pop	{r7, pc}
 8006d40:	cccccccd 	.word	0xcccccccd
 8006d44:	3ff4cccc 	.word	0x3ff4cccc
 8006d48:	9999999a 	.word	0x9999999a
 8006d4c:	3fe99999 	.word	0x3fe99999

08006d50 <reset_flight_phase_detection>:

void reset_flight_phase_detection(flight_phase_detection_t *flight_phase_detection){
 8006d50:	b480      	push	{r7}
 8006d52:	b083      	sub	sp, #12
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
    flight_phase_detection->flight_phase = IDLE;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	701a      	strb	r2, [r3, #0]
    flight_phase_detection->mach_regime = SUBSONIC;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2201      	movs	r2, #1
 8006d62:	705a      	strb	r2, [r3, #1]
    flight_phase_detection->mach_number = 0.0;
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	f04f 0200 	mov.w	r2, #0
 8006d6a:	605a      	str	r2, [r3, #4]
    flight_phase_detection->safety_counter[0] = 0;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2200      	movs	r2, #0
 8006d70:	721a      	strb	r2, [r3, #8]
    flight_phase_detection->safety_counter[1] = 0;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2200      	movs	r2, #0
 8006d76:	725a      	strb	r2, [r3, #9]
    flight_phase_detection->t_bias_reset_start = -1;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	22ff      	movs	r2, #255	; 0xff
 8006d7c:	729a      	strb	r2, [r3, #10]
 8006d7e:	bf00      	nop
 8006d80:	370c      	adds	r7, #12
 8006d82:	46bd      	mov	sp, r7
 8006d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d88:	4770      	bx	lr
	...

08006d8c <reset_kf_state>:
#include "../Inc/kf.h"

void reset_kf_state(kf_state_t *kf_state){
 8006d8c:	b5b0      	push	{r4, r5, r7, lr}
 8006d8e:	b0c8      	sub	sp, #288	; 0x120
 8006d90:	af00      	add	r7, sp, #0
 8006d92:	1d3b      	adds	r3, r7, #4
 8006d94:	6018      	str	r0, [r3, #0]
        float G_init[NUMBER_STATES][NUMBER_PROCESS_NOISE] = {{2.0E-4}, {2.0E-2}, {0.0}};
        memcpy(kf_state->Ad, A_init, sizeof(kf_state->Ad));
        memcpy(kf_state->Bd, B_init, sizeof(kf_state->Bd));
        memcpy(kf_state->Gd, G_init, sizeof(kf_state->Gd));
    } else if (STATE_ESTIMATION_FREQUENCY == 40) { 
        float A_init[NUMBER_STATES][NUMBER_STATES] = {{1.0E-0, 2.5E-2, 3.125E-4}, {0, 1.0E-0, 2.5E-2}, {0.0, 0.0, 1.0E-0}};
 8006d96:	f107 030c 	add.w	r3, r7, #12
 8006d9a:	4a4b      	ldr	r2, [pc, #300]	; (8006ec8 <reset_kf_state+0x13c>)
 8006d9c:	461c      	mov	r4, r3
 8006d9e:	4615      	mov	r5, r2
 8006da0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006da2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006da4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006da6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006da8:	682b      	ldr	r3, [r5, #0]
 8006daa:	6023      	str	r3, [r4, #0]
        float B_init[NUMBER_STATES][NUMBER_INPUTS] = {{3.125E-4}, {2.5E-2}, {0.0}};
 8006dac:	4a47      	ldr	r2, [pc, #284]	; (8006ecc <reset_kf_state+0x140>)
 8006dae:	f107 0384 	add.w	r3, r7, #132	; 0x84
 8006db2:	ca07      	ldmia	r2, {r0, r1, r2}
 8006db4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        float G_init[NUMBER_STATES][NUMBER_PROCESS_NOISE] = {{3.125E-4}, {2.5E-2}, {0.0}};
 8006db8:	4a44      	ldr	r2, [pc, #272]	; (8006ecc <reset_kf_state+0x140>)
 8006dba:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8006dbe:	ca07      	ldmia	r2, {r0, r1, r2}
 8006dc0:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        memcpy(kf_state->Ad, A_init, sizeof(kf_state->Ad));
 8006dc4:	1d3b      	adds	r3, r7, #4
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f107 010c 	add.w	r1, r7, #12
 8006dcc:	2224      	movs	r2, #36	; 0x24
 8006dce:	4618      	mov	r0, r3
 8006dd0:	f00a f9de 	bl	8011190 <memcpy>
        memcpy(kf_state->Bd, B_init, sizeof(kf_state->Bd));
 8006dd4:	1d3b      	adds	r3, r7, #4
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	3348      	adds	r3, #72	; 0x48
 8006dda:	f107 0184 	add.w	r1, r7, #132	; 0x84
 8006dde:	220c      	movs	r2, #12
 8006de0:	4618      	mov	r0, r3
 8006de2:	f00a f9d5 	bl	8011190 <memcpy>
        memcpy(kf_state->Gd, G_init, sizeof(kf_state->Gd));
 8006de6:	1d3b      	adds	r3, r7, #4
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	3354      	adds	r3, #84	; 0x54
 8006dec:	f107 0178 	add.w	r1, r7, #120	; 0x78
 8006df0:	220c      	movs	r2, #12
 8006df2:	4618      	mov	r0, r3
 8006df4:	f00a f9cc 	bl	8011190 <memcpy>

        discretize(STATE_ESTIMATION_FREQUENCY, NUMBER_STATES, NUMBER_INPUTS, A, B, kf_state->Ad, kf_state->Bd);
        discretize(STATE_ESTIMATION_FREQUENCY, NUMBER_STATES, NUMBER_INPUTS, A, G, kf_state->Ad, kf_state->Gd);
    }

	float x_est_init[NUMBER_STATES] = {0, 0, 0};
 8006df8:	f04f 0300 	mov.w	r3, #0
 8006dfc:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8006e00:	f04f 0300 	mov.w	r3, #0
 8006e04:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8006e08:	f04f 0300 	mov.w	r3, #0
 8006e0c:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
	float P_est_init[NUMBER_STATES][NUMBER_STATES] = {{1.0E-9, 0, 0}, {0, 1.0E-12, 0}, {0, 0, 0}};
 8006e10:	4b2f      	ldr	r3, [pc, #188]	; (8006ed0 <reset_kf_state+0x144>)
 8006e12:	f107 04f0 	add.w	r4, r7, #240	; 0xf0
 8006e16:	461d      	mov	r5, r3
 8006e18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006e1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006e1c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006e1e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006e20:	682b      	ldr	r3, [r5, #0]
 8006e22:	6023      	str	r3, [r4, #0]

    memcpy(kf_state->x_est, x_est_init, sizeof(x_est_init));
 8006e24:	1d3b      	adds	r3, r7, #4
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	33c4      	adds	r3, #196	; 0xc4
 8006e2a:	f507 718a 	add.w	r1, r7, #276	; 0x114
 8006e2e:	220c      	movs	r2, #12
 8006e30:	4618      	mov	r0, r3
 8006e32:	f00a f9ad 	bl	8011190 <memcpy>
    memcpy(kf_state->P_est, P_est_init, sizeof(P_est_init));
 8006e36:	1d3b      	adds	r3, r7, #4
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	33d0      	adds	r3, #208	; 0xd0
 8006e3c:	f107 01f0 	add.w	r1, r7, #240	; 0xf0
 8006e40:	2224      	movs	r2, #36	; 0x24
 8006e42:	4618      	mov	r0, r3
 8006e44:	f00a f9a4 	bl	8011190 <memcpy>

    memset(kf_state->Q, 0, NUMBER_PROCESS_NOISE*NUMBER_PROCESS_NOISE*sizeof(kf_state->Q[0][0]));
 8006e48:	1d3b      	adds	r3, r7, #4
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	339c      	adds	r3, #156	; 0x9c
 8006e4e:	2204      	movs	r2, #4
 8006e50:	2100      	movs	r1, #0
 8006e52:	4618      	mov	r0, r3
 8006e54:	f00a f9a7 	bl	80111a6 <memset>
    memset(kf_state->R, 0, NUMBER_MEASUREMENTS*NUMBER_MEASUREMENTS*sizeof(kf_state->R[0][0]));
 8006e58:	1d3b      	adds	r3, r7, #4
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	33a0      	adds	r3, #160	; 0xa0
 8006e5e:	2210      	movs	r2, #16
 8006e60:	2100      	movs	r1, #0
 8006e62:	4618      	mov	r0, r3
 8006e64:	f00a f99f 	bl	80111a6 <memset>

    memset(kf_state->z, 0, NUMBER_MEASUREMENTS*sizeof(kf_state->z[0]));
 8006e68:	1d3b      	adds	r3, r7, #4
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f503 73a4 	add.w	r3, r3, #328	; 0x148
 8006e70:	2208      	movs	r2, #8
 8006e72:	2100      	movs	r1, #0
 8006e74:	4618      	mov	r0, r3
 8006e76:	f00a f996 	bl	80111a6 <memset>
    memset(kf_state->z_active, false, NUMBER_MEASUREMENTS*sizeof(kf_state->z_active[0]));
 8006e7a:	1d3b      	adds	r3, r7, #4
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8006e82:	2202      	movs	r2, #2
 8006e84:	2100      	movs	r1, #0
 8006e86:	4618      	mov	r0, r3
 8006e88:	f00a f98d 	bl	80111a6 <memset>
    kf_state->num_z_active = 0;
 8006e8c:	1d3b      	adds	r3, r7, #4
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2200      	movs	r2, #0
 8006e92:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194

    transpose(NUMBER_STATES, NUMBER_STATES, kf_state->Ad, kf_state->Ad_T);
 8006e96:	1d3b      	adds	r3, r7, #4
 8006e98:	681a      	ldr	r2, [r3, #0]
 8006e9a:	1d3b      	adds	r3, r7, #4
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	3324      	adds	r3, #36	; 0x24
 8006ea0:	2103      	movs	r1, #3
 8006ea2:	2003      	movs	r0, #3
 8006ea4:	f7fe fde3 	bl	8005a6e <transpose>
    transpose(NUMBER_STATES, NUMBER_PROCESS_NOISE, kf_state->Gd, kf_state->Gd_T);
 8006ea8:	1d3b      	adds	r3, r7, #4
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f103 0254 	add.w	r2, r3, #84	; 0x54
 8006eb0:	1d3b      	adds	r3, r7, #4
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	3360      	adds	r3, #96	; 0x60
 8006eb6:	2101      	movs	r1, #1
 8006eb8:	2003      	movs	r0, #3
 8006eba:	f7fe fdd8 	bl	8005a6e <transpose>
}
 8006ebe:	bf00      	nop
 8006ec0:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bdb0      	pop	{r4, r5, r7, pc}
 8006ec8:	08017804 	.word	0x08017804
 8006ecc:	08017828 	.word	0x08017828
 8006ed0:	08017834 	.word	0x08017834

08006ed4 <kf_prediction>:

void kf_prediction(kf_state_t *kf_state){
 8006ed4:	b580      	push	{r7, lr}
 8006ed6:	b086      	sub	sp, #24
 8006ed8:	af04      	add	r7, sp, #16
 8006eda:	6078      	str	r0, [r7, #4]
    /* Prediction Step */
    /* Calculation of x_priori */
    matvecprod(NUMBER_STATES, NUMBER_STATES, kf_state->Ad, kf_state->x_est, kf_state->x_priori, true);
 8006edc:	6879      	ldr	r1, [r7, #4]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f103 00c4 	add.w	r0, r3, #196	; 0xc4
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	33f4      	adds	r3, #244	; 0xf4
 8006ee8:	2201      	movs	r2, #1
 8006eea:	9201      	str	r2, [sp, #4]
 8006eec:	9300      	str	r3, [sp, #0]
 8006eee:	4603      	mov	r3, r0
 8006ef0:	460a      	mov	r2, r1
 8006ef2:	2103      	movs	r1, #3
 8006ef4:	2003      	movs	r0, #3
 8006ef6:	f7fe ffe4 	bl	8005ec2 <matvecprod>
    matvecprod(NUMBER_STATES, NUMBER_INPUTS, kf_state->Bd, kf_state->u, kf_state->x_priori, false);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f103 0148 	add.w	r1, r3, #72	; 0x48
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f103 00c0 	add.w	r0, r3, #192	; 0xc0
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	33f4      	adds	r3, #244	; 0xf4
 8006f0a:	2200      	movs	r2, #0
 8006f0c:	9201      	str	r2, [sp, #4]
 8006f0e:	9300      	str	r3, [sp, #0]
 8006f10:	4603      	mov	r3, r0
 8006f12:	460a      	mov	r2, r1
 8006f14:	2101      	movs	r1, #1
 8006f16:	2003      	movs	r0, #3
 8006f18:	f7fe ffd3 	bl	8005ec2 <matvecprod>

    /* Calculation of P_priori */
    /* P_priori = Ad * P_est_prior * Ad_T + Gd * Q * Gd_T */
    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_STATES, kf_state->Ad, kf_state->P_est, kf_state->Placeholder_Ad_mult_P_est, true);
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	33d0      	adds	r3, #208	; 0xd0
 8006f22:	687a      	ldr	r2, [r7, #4]
 8006f24:	f502 72cc 	add.w	r2, r2, #408	; 0x198
 8006f28:	2101      	movs	r1, #1
 8006f2a:	9102      	str	r1, [sp, #8]
 8006f2c:	9201      	str	r2, [sp, #4]
 8006f2e:	9300      	str	r3, [sp, #0]
 8006f30:	4603      	mov	r3, r0
 8006f32:	2203      	movs	r2, #3
 8006f34:	2103      	movs	r1, #3
 8006f36:	2003      	movs	r0, #3
 8006f38:	f7fe ff29 	bl	8005d8e <matmul>
    matmul(NUMBER_STATES, NUMBER_PROCESS_NOISE, NUMBER_PROCESS_NOISE, kf_state->Gd, kf_state->Q, kf_state->Placeholder_Gd_mult_Q, true);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f103 0054 	add.w	r0, r3, #84	; 0x54
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	339c      	adds	r3, #156	; 0x9c
 8006f46:	687a      	ldr	r2, [r7, #4]
 8006f48:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8006f4c:	2101      	movs	r1, #1
 8006f4e:	9102      	str	r1, [sp, #8]
 8006f50:	9201      	str	r2, [sp, #4]
 8006f52:	9300      	str	r3, [sp, #0]
 8006f54:	4603      	mov	r3, r0
 8006f56:	2201      	movs	r2, #1
 8006f58:	2101      	movs	r1, #1
 8006f5a:	2003      	movs	r0, #3
 8006f5c:	f7fe ff17 	bl	8005d8e <matmul>

    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_STATES, kf_state->Placeholder_Ad_mult_P_est, kf_state->Ad_T, kf_state->P_priori, true);
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f503 70cc 	add.w	r0, r3, #408	; 0x198
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	3324      	adds	r3, #36	; 0x24
 8006f6a:	687a      	ldr	r2, [r7, #4]
 8006f6c:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006f70:	2101      	movs	r1, #1
 8006f72:	9102      	str	r1, [sp, #8]
 8006f74:	9201      	str	r2, [sp, #4]
 8006f76:	9300      	str	r3, [sp, #0]
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2203      	movs	r2, #3
 8006f7c:	2103      	movs	r1, #3
 8006f7e:	2003      	movs	r0, #3
 8006f80:	f7fe ff05 	bl	8005d8e <matmul>
    matmul(NUMBER_STATES, NUMBER_PROCESS_NOISE, NUMBER_STATES, kf_state->Placeholder_Gd_mult_Q, kf_state->Gd_T, kf_state->P_priori, false);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	f503 70de 	add.w	r0, r3, #444	; 0x1bc
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	3360      	adds	r3, #96	; 0x60
 8006f8e:	687a      	ldr	r2, [r7, #4]
 8006f90:	f502 7280 	add.w	r2, r2, #256	; 0x100
 8006f94:	2100      	movs	r1, #0
 8006f96:	9102      	str	r1, [sp, #8]
 8006f98:	9201      	str	r2, [sp, #4]
 8006f9a:	9300      	str	r3, [sp, #0]
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	2203      	movs	r2, #3
 8006fa0:	2101      	movs	r1, #1
 8006fa2:	2003      	movs	r0, #3
 8006fa4:	f7fe fef3 	bl	8005d8e <matmul>
}
 8006fa8:	bf00      	nop
 8006faa:	3708      	adds	r7, #8
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}

08006fb0 <select_kf_observation_matrices>:

void select_kf_observation_matrices(kf_state_t *kf_state){
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b084      	sub	sp, #16
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
    memset(kf_state->H, 0, NUMBER_MEASUREMENTS*NUMBER_STATES*sizeof(kf_state->H[0][0]));
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	336c      	adds	r3, #108	; 0x6c
 8006fbc:	2218      	movs	r2, #24
 8006fbe:	2100      	movs	r1, #0
 8006fc0:	4618      	mov	r0, r3
 8006fc2:	f00a f8f0 	bl	80111a6 <memset>

    for(int i = 0; i < NUMBER_MEASUREMENTS; i++){
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	60fb      	str	r3, [r7, #12]
 8006fca:	e021      	b.n	8007010 <select_kf_observation_matrices+0x60>
        if (kf_state->z_active[i]) {
 8006fcc:	687a      	ldr	r2, [r7, #4]
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	4413      	add	r3, r2
 8006fd2:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8006fd6:	781b      	ldrb	r3, [r3, #0]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d00b      	beq.n	8006ff4 <select_kf_observation_matrices+0x44>
             /* activate contribution of measurement in measurement matrix */
            kf_state->H[i][0] = 1;
 8006fdc:	6879      	ldr	r1, [r7, #4]
 8006fde:	68fa      	ldr	r2, [r7, #12]
 8006fe0:	4613      	mov	r3, r2
 8006fe2:	005b      	lsls	r3, r3, #1
 8006fe4:	4413      	add	r3, r2
 8006fe6:	009b      	lsls	r3, r3, #2
 8006fe8:	440b      	add	r3, r1
 8006fea:	336c      	adds	r3, #108	; 0x6c
 8006fec:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8006ff0:	601a      	str	r2, [r3, #0]
 8006ff2:	e00a      	b.n	800700a <select_kf_observation_matrices+0x5a>
        } else {
            /* set contributed measurement covariance to zero */
            kf_state->R[i][i] = 0;
 8006ff4:	6879      	ldr	r1, [r7, #4]
 8006ff6:	68fa      	ldr	r2, [r7, #12]
 8006ff8:	4613      	mov	r3, r2
 8006ffa:	005b      	lsls	r3, r3, #1
 8006ffc:	4413      	add	r3, r2
 8006ffe:	009b      	lsls	r3, r3, #2
 8007000:	440b      	add	r3, r1
 8007002:	33a0      	adds	r3, #160	; 0xa0
 8007004:	f04f 0200 	mov.w	r2, #0
 8007008:	601a      	str	r2, [r3, #0]
    for(int i = 0; i < NUMBER_MEASUREMENTS; i++){
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	3301      	adds	r3, #1
 800700e:	60fb      	str	r3, [r7, #12]
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	2b01      	cmp	r3, #1
 8007014:	ddda      	ble.n	8006fcc <select_kf_observation_matrices+0x1c>
        }
    }

    transpose(NUMBER_MEASUREMENTS, NUMBER_STATES, kf_state->H, kf_state->H_T);
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	f103 026c 	add.w	r2, r3, #108	; 0x6c
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	3384      	adds	r3, #132	; 0x84
 8007020:	2103      	movs	r1, #3
 8007022:	2002      	movs	r0, #2
 8007024:	f7fe fd23 	bl	8005a6e <transpose>
}
 8007028:	bf00      	nop
 800702a:	3710      	adds	r7, #16
 800702c:	46bd      	mov	sp, r7
 800702e:	bd80      	pop	{r7, pc}

08007030 <kf_update>:

void kf_update(kf_state_t *kf_state) {
 8007030:	b580      	push	{r7, lr}
 8007032:	b086      	sub	sp, #24
 8007034:	af04      	add	r7, sp, #16
 8007036:	6078      	str	r0, [r7, #4]
    /* Update Step */
    /* y = z - H * x_priori */
    matvecprod(NUMBER_MEASUREMENTS, NUMBER_STATES, kf_state->H, kf_state->x_priori, kf_state->y, true);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	f103 016c 	add.w	r1, r3, #108	; 0x6c
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f103 00f4 	add.w	r0, r3, #244	; 0xf4
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800704a:	2201      	movs	r2, #1
 800704c:	9201      	str	r2, [sp, #4]
 800704e:	9300      	str	r3, [sp, #0]
 8007050:	4603      	mov	r3, r0
 8007052:	460a      	mov	r2, r1
 8007054:	2103      	movs	r1, #3
 8007056:	2002      	movs	r0, #2
 8007058:	f7fe ff33 	bl	8005ec2 <matvecprod>
    vecsub(NUMBER_MEASUREMENTS, kf_state->z, kf_state->y, kf_state->y);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f503 71a4 	add.w	r1, r3, #328	; 0x148
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	f503 72a8 	add.w	r2, r3, #336	; 0x150
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800706e:	2002      	movs	r0, #2
 8007070:	f7fe fd7c 	bl	8005b6c <vecsub>

    /* S = H * P_priori * H_T + R */
    matmul(NUMBER_MEASUREMENTS, NUMBER_STATES, NUMBER_STATES, kf_state->H, kf_state->P_priori, kf_state->Placeholder_H_mult_P_priori, true);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f103 006c 	add.w	r0, r3, #108	; 0x6c
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007080:	687a      	ldr	r2, [r7, #4]
 8007082:	f502 72e4 	add.w	r2, r2, #456	; 0x1c8
 8007086:	2101      	movs	r1, #1
 8007088:	9102      	str	r1, [sp, #8]
 800708a:	9201      	str	r2, [sp, #4]
 800708c:	9300      	str	r3, [sp, #0]
 800708e:	4603      	mov	r3, r0
 8007090:	2203      	movs	r2, #3
 8007092:	2103      	movs	r1, #3
 8007094:	2002      	movs	r0, #2
 8007096:	f7fe fe7a 	bl	8005d8e <matmul>
    matmul(NUMBER_MEASUREMENTS, NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->Placeholder_H_mult_P_priori, kf_state->H_T, kf_state->S, true);
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	f503 70e4 	add.w	r0, r3, #456	; 0x1c8
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	3384      	adds	r3, #132	; 0x84
 80070a4:	687a      	ldr	r2, [r7, #4]
 80070a6:	f502 72ac 	add.w	r2, r2, #344	; 0x158
 80070aa:	2101      	movs	r1, #1
 80070ac:	9102      	str	r1, [sp, #8]
 80070ae:	9201      	str	r2, [sp, #4]
 80070b0:	9300      	str	r3, [sp, #0]
 80070b2:	4603      	mov	r3, r0
 80070b4:	2202      	movs	r2, #2
 80070b6:	2103      	movs	r1, #3
 80070b8:	2002      	movs	r0, #2
 80070ba:	f7fe fe68 	bl	8005d8e <matmul>
    matadd(NUMBER_MEASUREMENTS, NUMBER_MEASUREMENTS, kf_state->S, kf_state->R, kf_state->S);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	f503 72ac 	add.w	r2, r3, #344	; 0x158
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f103 01a0 	add.w	r1, r3, #160	; 0xa0
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80070d0:	9300      	str	r3, [sp, #0]
 80070d2:	460b      	mov	r3, r1
 80070d4:	2102      	movs	r1, #2
 80070d6:	2002      	movs	r0, #2
 80070d8:	f7fe fd73 	bl	8005bc2 <matadd>

    /* Calculate Pseudoinverse of covariance innovation */
    memset(kf_state->S_inv, 0, NUMBER_MEASUREMENTS*NUMBER_MEASUREMENTS*sizeof(kf_state->S_inv[0][0]));
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80070e2:	2210      	movs	r2, #16
 80070e4:	2100      	movs	r1, #0
 80070e6:	4618      	mov	r0, r3
 80070e8:	f00a f85d 	bl	80111a6 <memset>
        matmul(NUMBER_MEASUREMENTS, NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->Placeholder_S_inv_3, kf_state->Placeholder_H_T_mult_R_inv, kf_state->S_inv, true);
        matsub(NUMBER_MEASUREMENTS, NUMBER_MEASUREMENTS, kf_state->R_inv, kf_state->S_inv, kf_state->S_inv);
    } else {
        /* we use the regular inverse when the state dimension is larger than the number of measurements */
        /* the cholvesky inverse has a big O complexity of n^3 */
        cholesky_inverse(NUMBER_MEASUREMENTS, kf_state->S, kf_state->S_inv, LAMBDA);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	f503 71ac 	add.w	r1, r3, #344	; 0x158
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80070f8:	ed9f 0a42 	vldr	s0, [pc, #264]	; 8007204 <kf_update+0x1d4>
 80070fc:	461a      	mov	r2, r3
 80070fe:	2002      	movs	r0, #2
 8007100:	f7ff f8aa 	bl	8006258 <cholesky_inverse>
    }

    /* K  = P_priori * H_T * S_inv */
    matmul(NUMBER_STATES, NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->P_priori, kf_state->H_T, kf_state->Placeholder_P_priori_mult_H_T, true);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f503 7080 	add.w	r0, r3, #256	; 0x100
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	3384      	adds	r3, #132	; 0x84
 800710e:	687a      	ldr	r2, [r7, #4]
 8007110:	f502 72ec 	add.w	r2, r2, #472	; 0x1d8
 8007114:	2101      	movs	r1, #1
 8007116:	9102      	str	r1, [sp, #8]
 8007118:	9201      	str	r2, [sp, #4]
 800711a:	9300      	str	r3, [sp, #0]
 800711c:	4603      	mov	r3, r0
 800711e:	2202      	movs	r2, #2
 8007120:	2103      	movs	r1, #3
 8007122:	2003      	movs	r0, #3
 8007124:	f7fe fe33 	bl	8005d8e <matmul>
    matmul(NUMBER_STATES, NUMBER_MEASUREMENTS, NUMBER_MEASUREMENTS, kf_state->Placeholder_P_priori_mult_H_T, kf_state->S_inv, kf_state->K, true);
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f503 70ec 	add.w	r0, r3, #472	; 0x1d8
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8007134:	687a      	ldr	r2, [r7, #4]
 8007136:	f502 72bc 	add.w	r2, r2, #376	; 0x178
 800713a:	2101      	movs	r1, #1
 800713c:	9102      	str	r1, [sp, #8]
 800713e:	9201      	str	r2, [sp, #4]
 8007140:	9300      	str	r3, [sp, #0]
 8007142:	4603      	mov	r3, r0
 8007144:	2202      	movs	r2, #2
 8007146:	2102      	movs	r1, #2
 8007148:	2003      	movs	r0, #3
 800714a:	f7fe fe20 	bl	8005d8e <matmul>

    /* x_est = x_priori + K*y */
    matvecprod(NUMBER_STATES, NUMBER_MEASUREMENTS, kf_state->K, kf_state->y, kf_state->x_est, true);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	f503 71bc 	add.w	r1, r3, #376	; 0x178
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	f503 70a8 	add.w	r0, r3, #336	; 0x150
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	33c4      	adds	r3, #196	; 0xc4
 800715e:	2201      	movs	r2, #1
 8007160:	9201      	str	r2, [sp, #4]
 8007162:	9300      	str	r3, [sp, #0]
 8007164:	4603      	mov	r3, r0
 8007166:	460a      	mov	r2, r1
 8007168:	2102      	movs	r1, #2
 800716a:	2003      	movs	r0, #3
 800716c:	f7fe fea9 	bl	8005ec2 <matvecprod>
    vecadd(NUMBER_STATES, kf_state->x_priori, kf_state->x_est, kf_state->x_est);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f103 01f4 	add.w	r1, r3, #244	; 0xf4
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f103 02c4 	add.w	r2, r3, #196	; 0xc4
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	33c4      	adds	r3, #196	; 0xc4
 8007180:	2003      	movs	r0, #3
 8007182:	f7fe fcc8 	bl	8005b16 <vecadd>


    /* P_est = (eye(NUMBER_STATES) - K*H)*P_priori */
    eye(NUMBER_STATES, kf_state->Placeholder_eye);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800718c:	4619      	mov	r1, r3
 800718e:	2003      	movs	r0, #3
 8007190:	f7fe fc21 	bl	80059d6 <eye>
    matmul(NUMBER_STATES, NUMBER_MEASUREMENTS, NUMBER_STATES, kf_state->K, kf_state->H, kf_state->Placeholder_K_mult_H, true);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	f503 70bc 	add.w	r0, r3, #376	; 0x178
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	336c      	adds	r3, #108	; 0x6c
 800719e:	687a      	ldr	r2, [r7, #4]
 80071a0:	f502 720e 	add.w	r2, r2, #568	; 0x238
 80071a4:	2101      	movs	r1, #1
 80071a6:	9102      	str	r1, [sp, #8]
 80071a8:	9201      	str	r2, [sp, #4]
 80071aa:	9300      	str	r3, [sp, #0]
 80071ac:	4603      	mov	r3, r0
 80071ae:	2203      	movs	r2, #3
 80071b0:	2102      	movs	r1, #2
 80071b2:	2003      	movs	r0, #3
 80071b4:	f7fe fdeb 	bl	8005d8e <matmul>
    matsub(NUMBER_STATES, NUMBER_STATES, kf_state->Placeholder_eye, kf_state->Placeholder_K_mult_H, kf_state->Placeholder_P_est);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	f503 7205 	add.w	r2, r3, #532	; 0x214
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	f503 710e 	add.w	r1, r3, #568	; 0x238
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	f503 73f8 	add.w	r3, r3, #496	; 0x1f0
 80071ca:	9300      	str	r3, [sp, #0]
 80071cc:	460b      	mov	r3, r1
 80071ce:	2103      	movs	r1, #3
 80071d0:	2003      	movs	r0, #3
 80071d2:	f7fe fd69 	bl	8005ca8 <matsub>
    matmul(NUMBER_STATES, NUMBER_STATES,  NUMBER_STATES, kf_state->Placeholder_P_est, kf_state->P_priori, kf_state->P_est, true);
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	f503 70f8 	add.w	r0, r3, #496	; 0x1f0
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80071e2:	687a      	ldr	r2, [r7, #4]
 80071e4:	32d0      	adds	r2, #208	; 0xd0
 80071e6:	2101      	movs	r1, #1
 80071e8:	9102      	str	r1, [sp, #8]
 80071ea:	9201      	str	r2, [sp, #4]
 80071ec:	9300      	str	r3, [sp, #0]
 80071ee:	4603      	mov	r3, r0
 80071f0:	2203      	movs	r2, #3
 80071f2:	2103      	movs	r1, #3
 80071f4:	2003      	movs	r0, #3
 80071f6:	f7fe fdca 	bl	8005d8e <matmul>
 80071fa:	bf00      	nop
 80071fc:	3708      	adds	r7, #8
 80071fe:	46bd      	mov	sp, r7
 8007200:	bd80      	pop	{r7, pc}
 8007202:	bf00      	nop
 8007204:	38d1b717 	.word	0x38d1b717

08007208 <reset_state_est_state>:
#include "../Inc/state_est.h"

void reset_state_est_state(float p_g, float T_g, state_est_state_t *state_est_state) {
 8007208:	b580      	push	{r7, lr}
 800720a:	b084      	sub	sp, #16
 800720c:	af00      	add	r7, sp, #0
 800720e:	ed87 0a03 	vstr	s0, [r7, #12]
 8007212:	edc7 0a02 	vstr	s1, [r7, #8]
 8007216:	6078      	str	r0, [r7, #4]
    reset_flight_phase_detection(&state_est_state->flight_phase_detection);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	f503 737d 	add.w	r3, r3, #1012	; 0x3f4
 800721e:	4618      	mov	r0, r3
 8007220:	f7ff fd96 	bl	8006d50 <reset_flight_phase_detection>

    memset(&state_est_state->state_est_data, 0, sizeof(state_est_state->state_est_data));
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	224c      	movs	r2, #76	; 0x4c
 8007228:	2100      	movs	r1, #0
 800722a:	4618      	mov	r0, r3
 800722c:	f009 ffbb 	bl	80111a6 <memset>
    memset(&state_est_state->state_est_meas, 0, sizeof(state_est_state->state_est_meas));
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	334c      	adds	r3, #76	; 0x4c
 8007234:	2254      	movs	r2, #84	; 0x54
 8007236:	2100      	movs	r1, #0
 8007238:	4618      	mov	r0, r3
 800723a:	f009 ffb4 	bl	80111a6 <memset>
    memset(&state_est_state->state_est_meas_prior, 0, sizeof(state_est_state->state_est_meas_prior));
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	33a0      	adds	r3, #160	; 0xa0
 8007242:	2254      	movs	r2, #84	; 0x54
 8007244:	2100      	movs	r1, #0
 8007246:	4618      	mov	r0, r3
 8007248:	f009 ffad 	bl	80111a6 <memset>

    init_env(&state_est_state->env);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 8007252:	4618      	mov	r0, r3
 8007254:	f7ff f97e 	bl	8006554 <init_env>
    calibrate_env(&state_est_state->env, p_g, T_g);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 800725e:	edd7 0a02 	vldr	s1, [r7, #8]
 8007262:	ed97 0a03 	vldr	s0, [r7, #12]
 8007266:	4618      	mov	r0, r3
 8007268:	f7ff f98a 	bl	8006580 <calibrate_env>
    update_env(&state_est_state->env, T_g);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 8007272:	ed97 0a02 	vldr	s0, [r7, #8]
 8007276:	4618      	mov	r0, r3
 8007278:	f7ff f9ca 	bl	8006610 <update_env>

	reset_kf_state(&state_est_state->kf_state);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	33f4      	adds	r3, #244	; 0xf4
 8007280:	4618      	mov	r0, r3
 8007282:	f7ff fd83 	bl	8006d8c <reset_kf_state>
    update_state_est_data(state_est_state);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f000 f8dc 	bl	8007444 <update_state_est_data>
    #if defined(USE_SENSOR_ELIMINATION_BY_EXTRAPOLATION) && USE_SENSOR_ELIMINATION_BY_EXTRAPOLATION == true
        memset(&state_est_state->baro_roll_mem, 0, sizeof(state_est_state->baro_roll_mem));
    #endif

    #if USE_STATE_EST_DESCENT == false
        memset(&state_est_state->altitude_mav_mem, 0, sizeof(state_est_state->altitude_mav_mem));
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007292:	227c      	movs	r2, #124	; 0x7c
 8007294:	2100      	movs	r1, #0
 8007296:	4618      	mov	r0, r3
 8007298:	f009 ff85 	bl	80111a6 <memset>
    #endif

	select_noise_models(state_est_state);
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f000 fb37 	bl	8007910 <select_noise_models>
}
 80072a2:	bf00      	nop
 80072a4:	3710      	adds	r7, #16
 80072a6:	46bd      	mov	sp, r7
 80072a8:	bd80      	pop	{r7, pc}
	...

080072ac <state_est_step>:

void state_est_step(timestamp_t t, state_est_state_t *state_est_state, bool bool_detect_flight_phase) {
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b088      	sub	sp, #32
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	60f8      	str	r0, [r7, #12]
 80072b4:	60b9      	str	r1, [r7, #8]
 80072b6:	4613      	mov	r3, r2
 80072b8:	71fb      	strb	r3, [r7, #7]
    /* process measurements */
	process_measurements(t, state_est_state);
 80072ba:	68b9      	ldr	r1, [r7, #8]
 80072bc:	68f8      	ldr	r0, [r7, #12]
 80072be:	f000 f927 	bl	8007510 <process_measurements>

	/* select noise models (dependent on detected flight phase and updated temperature in environment) */
	select_noise_models(state_est_state);
 80072c2:	68b8      	ldr	r0, [r7, #8]
 80072c4:	f000 fb24 	bl	8007910 <select_noise_models>
	
	kf_prediction(&state_est_state->kf_state);
 80072c8:	68bb      	ldr	r3, [r7, #8]
 80072ca:	33f4      	adds	r3, #244	; 0xf4
 80072cc:	4618      	mov	r0, r3
 80072ce:	f7ff fe01 	bl	8006ed4 <kf_prediction>

	if (state_est_state->kf_state.num_z_active > 0) {
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 80072d8:	2b00      	cmp	r3, #0
 80072da:	dd0a      	ble.n	80072f2 <state_est_step+0x46>
		select_kf_observation_matrices(&state_est_state->kf_state);
 80072dc:	68bb      	ldr	r3, [r7, #8]
 80072de:	33f4      	adds	r3, #244	; 0xf4
 80072e0:	4618      	mov	r0, r3
 80072e2:	f7ff fe65 	bl	8006fb0 <select_kf_observation_matrices>
		kf_update(&state_est_state->kf_state);
 80072e6:	68bb      	ldr	r3, [r7, #8]
 80072e8:	33f4      	adds	r3, #244	; 0xf4
 80072ea:	4618      	mov	r0, r3
 80072ec:	f7ff fea0 	bl	8007030 <kf_update>
 80072f0:	e009      	b.n	8007306 <state_est_step+0x5a>
	} else {
		memcpy(&state_est_state->kf_state.x_est, &state_est_state->kf_state.x_priori, sizeof(state_est_state->kf_state.x_priori));
 80072f2:	68bb      	ldr	r3, [r7, #8]
 80072f4:	f503 70dc 	add.w	r0, r3, #440	; 0x1b8
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 80072fe:	220c      	movs	r2, #12
 8007300:	4619      	mov	r1, r3
 8007302:	f009 ff45 	bl	8011190 <memcpy>
	}

	update_state_est_data(state_est_state);
 8007306:	68b8      	ldr	r0, [r7, #8]
 8007308:	f000 f89c 	bl	8007444 <update_state_est_data>

    #if USE_STATE_EST_DESCENT == false
        /* during drogue and main descent, the 1D state estimation might work badly,
           thus we are computing the altitude and vertical velocity solely from the barometric data */
        
    	if ((state_est_state->flight_phase_detection.flight_phase == DROGUE_DESCENT || 
 800730c:	68bb      	ldr	r3, [r7, #8]
 800730e:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8007312:	2b08      	cmp	r3, #8
 8007314:	d004      	beq.n	8007320 <state_est_step+0x74>
            state_est_state->flight_phase_detection.flight_phase == MAIN_DESCENT) && 
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
    	if ((state_est_state->flight_phase_detection.flight_phase == DROGUE_DESCENT || 
 800731c:	2b0a      	cmp	r3, #10
 800731e:	d175      	bne.n	800740c <state_est_step+0x160>
            state_est_state->state_est_data.altitude_raw_active == true){
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
            state_est_state->flight_phase_detection.flight_phase == MAIN_DESCENT) && 
 8007326:	2b00      	cmp	r3, #0
 8007328:	d070      	beq.n	800740c <state_est_step+0x160>
        
            int alt_mav_mem_length = state_est_state->altitude_mav_mem.memory_length;
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	f8d3 3400 	ldr.w	r3, [r3, #1024]	; 0x400
 8007330:	61bb      	str	r3, [r7, #24]
            float alt_mav_delta = state_est_state->altitude_mav_mem.avg_values[0] - state_est_state->altitude_mav_mem.avg_values[alt_mav_mem_length-1];
 8007332:	68bb      	ldr	r3, [r7, #8]
 8007334:	f203 4354 	addw	r3, r3, #1108	; 0x454
 8007338:	ed93 7a00 	vldr	s14, [r3]
 800733c:	69bb      	ldr	r3, [r7, #24]
 800733e:	3b01      	subs	r3, #1
 8007340:	68ba      	ldr	r2, [r7, #8]
 8007342:	f503 738a 	add.w	r3, r3, #276	; 0x114
 8007346:	009b      	lsls	r3, r3, #2
 8007348:	4413      	add	r3, r2
 800734a:	3304      	adds	r3, #4
 800734c:	edd3 7a00 	vldr	s15, [r3]
 8007350:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007354:	edc7 7a05 	vstr	s15, [r7, #20]
            float alt_mav_dt = (float)(state_est_state->altitude_mav_mem.timestamps[0] - state_est_state->altitude_mav_mem.timestamps[alt_mav_mem_length-1]) / 1000;
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800735e:	69bb      	ldr	r3, [r7, #24]
 8007360:	3b01      	subs	r3, #1
 8007362:	68b9      	ldr	r1, [r7, #8]
 8007364:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007368:	009b      	lsls	r3, r3, #2
 800736a:	440b      	add	r3, r1
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	1ad3      	subs	r3, r2, r3
 8007370:	ee07 3a90 	vmov	s15, r3
 8007374:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8007378:	eddf 6a30 	vldr	s13, [pc, #192]	; 800743c <state_est_step+0x190>
 800737c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007380:	edc7 7a04 	vstr	s15, [r7, #16]

            float velocity = 0;
 8007384:	f04f 0300 	mov.w	r3, #0
 8007388:	61fb      	str	r3, [r7, #28]
            if (alt_mav_mem_length > 1){
 800738a:	69bb      	ldr	r3, [r7, #24]
 800738c:	2b01      	cmp	r3, #1
 800738e:	dd07      	ble.n	80073a0 <state_est_step+0xf4>
                velocity = alt_mav_delta / alt_mav_dt;
 8007390:	edd7 6a05 	vldr	s13, [r7, #20]
 8007394:	ed97 7a04 	vldr	s14, [r7, #16]
 8007398:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800739c:	edc7 7a07 	vstr	s15, [r7, #28]
            }

			state_est_state->state_est_data.position_world[2] = state_est_state->state_est_data.altitude_raw;
 80073a0:	68bb      	ldr	r3, [r7, #8]
 80073a2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80073a4:	68bb      	ldr	r3, [r7, #8]
 80073a6:	609a      	str	r2, [r3, #8]
			state_est_state->state_est_data.velocity_rocket[0] = (int32_t)(velocity * 1000);
 80073a8:	edd7 7a07 	vldr	s15, [r7, #28]
 80073ac:	ed9f 7a23 	vldr	s14, [pc, #140]	; 800743c <state_est_step+0x190>
 80073b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80073b4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80073b8:	ee17 2a90 	vmov	r2, s15
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	60da      	str	r2, [r3, #12]
			state_est_state->state_est_data.velocity_world[2] = (int32_t)(velocity * 1000);
 80073c0:	edd7 7a07 	vldr	s15, [r7, #28]
 80073c4:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800743c <state_est_step+0x190>
 80073c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80073cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80073d0:	ee17 2a90 	vmov	r2, s15
 80073d4:	68bb      	ldr	r3, [r7, #8]
 80073d6:	62da      	str	r2, [r3, #44]	; 0x2c
			state_est_state->state_est_data.acceleration_rocket[0] = 0;
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	2200      	movs	r2, #0
 80073dc:	619a      	str	r2, [r3, #24]
			state_est_state->state_est_data.acceleration_world[2] = 0;
 80073de:	68bb      	ldr	r3, [r7, #8]
 80073e0:	2200      	movs	r2, #0
 80073e2:	639a      	str	r2, [r3, #56]	; 0x38
			state_est_state->state_est_data.mach_number = (int32_t)(mach_number(&state_est_state->env, velocity) * 1000000);
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 80073ea:	ed97 0a07 	vldr	s0, [r7, #28]
 80073ee:	4618      	mov	r0, r3
 80073f0:	f7ff f944 	bl	800667c <mach_number>
 80073f4:	eeb0 7a40 	vmov.f32	s14, s0
 80073f8:	eddf 7a11 	vldr	s15, [pc, #68]	; 8007440 <state_est_step+0x194>
 80073fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007400:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007404:	ee17 2a90 	vmov	r2, s15
 8007408:	68bb      	ldr	r3, [r7, #8]
 800740a:	63da      	str	r2, [r3, #60]	; 0x3c
    	}
    #endif

    if (bool_detect_flight_phase){
 800740c:	79fb      	ldrb	r3, [r7, #7]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d007      	beq.n	8007422 <state_est_step+0x176>
        detect_flight_phase(t, &state_est_state->flight_phase_detection, &state_est_state->state_est_data);
 8007412:	68bb      	ldr	r3, [r7, #8]
 8007414:	f503 737d 	add.w	r3, r3, #1012	; 0x3f4
 8007418:	68ba      	ldr	r2, [r7, #8]
 800741a:	4619      	mov	r1, r3
 800741c:	68f8      	ldr	r0, [r7, #12]
 800741e:	f7ff fa6f 	bl	8006900 <detect_flight_phase>
    }

	/* set measurement prior to measurements from completed state estimation step */
	memcpy(&state_est_state->state_est_meas_prior, &state_est_state->state_est_meas, sizeof(state_est_state->state_est_meas));
 8007422:	68bb      	ldr	r3, [r7, #8]
 8007424:	f103 00a0 	add.w	r0, r3, #160	; 0xa0
 8007428:	68bb      	ldr	r3, [r7, #8]
 800742a:	334c      	adds	r3, #76	; 0x4c
 800742c:	2254      	movs	r2, #84	; 0x54
 800742e:	4619      	mov	r1, r3
 8007430:	f009 feae 	bl	8011190 <memcpy>
}
 8007434:	bf00      	nop
 8007436:	3720      	adds	r7, #32
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}
 800743c:	447a0000 	.word	0x447a0000
 8007440:	49742400 	.word	0x49742400

08007444 <update_state_est_data>:

void update_state_est_data(state_est_state_t *state_est_state) {
 8007444:	b580      	push	{r7, lr}
 8007446:	b082      	sub	sp, #8
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
    state_est_state->state_est_data.position_world[2] = (int32_t)(state_est_state->kf_state.x_est[0] * 1000);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	edd3 7a6e 	vldr	s15, [r3, #440]	; 0x1b8
 8007452:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8007504 <update_state_est_data+0xc0>
 8007456:	ee67 7a87 	vmul.f32	s15, s15, s14
 800745a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800745e:	ee17 2a90 	vmov	r2, s15
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	609a      	str	r2, [r3, #8]
    state_est_state->state_est_data.velocity_rocket[0] = (int32_t)(state_est_state->kf_state.x_est[1] * 1000);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	edd3 7a6f 	vldr	s15, [r3, #444]	; 0x1bc
 800746c:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8007504 <update_state_est_data+0xc0>
 8007470:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007474:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007478:	ee17 2a90 	vmov	r2, s15
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	60da      	str	r2, [r3, #12]
    state_est_state->state_est_data.velocity_world[2] = (int32_t)(state_est_state->kf_state.x_est[1] * 1000);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	edd3 7a6f 	vldr	s15, [r3, #444]	; 0x1bc
 8007486:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8007504 <update_state_est_data+0xc0>
 800748a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800748e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007492:	ee17 2a90 	vmov	r2, s15
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	62da      	str	r2, [r3, #44]	; 0x2c
    state_est_state->state_est_data.acceleration_rocket[0] = (int32_t)(state_est_state->kf_state.u[0] * 1000);
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	edd3 7a6d 	vldr	s15, [r3, #436]	; 0x1b4
 80074a0:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8007504 <update_state_est_data+0xc0>
 80074a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80074a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80074ac:	ee17 2a90 	vmov	r2, s15
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	619a      	str	r2, [r3, #24]
    state_est_state->state_est_data.acceleration_world[2] = (int32_t)(state_est_state->kf_state.u[0] * 1000);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	edd3 7a6d 	vldr	s15, [r3, #436]	; 0x1b4
 80074ba:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8007504 <update_state_est_data+0xc0>
 80074be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80074c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80074c6:	ee17 2a90 	vmov	r2, s15
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	639a      	str	r2, [r3, #56]	; 0x38
    state_est_state->state_est_data.mach_number = (int32_t)(mach_number(&state_est_state->env, state_est_state->kf_state.x_est[1]) * 1000000);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f503 7278 	add.w	r2, r3, #992	; 0x3e0
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	edd3 7a6f 	vldr	s15, [r3, #444]	; 0x1bc
 80074da:	eeb0 0a67 	vmov.f32	s0, s15
 80074de:	4610      	mov	r0, r2
 80074e0:	f7ff f8cc 	bl	800667c <mach_number>
 80074e4:	eeb0 7a40 	vmov.f32	s14, s0
 80074e8:	eddf 7a07 	vldr	s15, [pc, #28]	; 8007508 <update_state_est_data+0xc4>
 80074ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80074f0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80074f4:	ee17 2a90 	vmov	r2, s15
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80074fc:	bf00      	nop
 80074fe:	3708      	adds	r7, #8
 8007500:	46bd      	mov	sp, r7
 8007502:	bd80      	pop	{r7, pc}
 8007504:	447a0000 	.word	0x447a0000
 8007508:	49742400 	.word	0x49742400
 800750c:	00000000 	.word	0x00000000

08007510 <process_measurements>:

void process_measurements(timestamp_t t, state_est_state_t *state_est_state) {
 8007510:	b590      	push	{r4, r7, lr}
 8007512:	b099      	sub	sp, #100	; 0x64
 8007514:	af02      	add	r7, sp, #8
 8007516:	6078      	str	r0, [r7, #4]
 8007518:	6039      	str	r1, [r7, #0]
    bool temp_meas_active[NUM_BARO];
    float acc_x_meas[NUM_IMU];
    bool acc_x_meas_active[NUM_IMU];

    /* barometer */
    for (int i = 0; i < NUM_BARO; i++){
 800751a:	2300      	movs	r3, #0
 800751c:	657b      	str	r3, [r7, #84]	; 0x54
 800751e:	e06f      	b.n	8007600 <process_measurements+0xf0>
        if (state_est_state->state_est_meas.baro_data[i].ts > state_est_state->state_est_meas_prior.baro_data[i].ts) {
 8007520:	6839      	ldr	r1, [r7, #0]
 8007522:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007524:	4613      	mov	r3, r2
 8007526:	005b      	lsls	r3, r3, #1
 8007528:	4413      	add	r3, r2
 800752a:	009b      	lsls	r3, r3, #2
 800752c:	440b      	add	r3, r1
 800752e:	3354      	adds	r3, #84	; 0x54
 8007530:	6819      	ldr	r1, [r3, #0]
 8007532:	6838      	ldr	r0, [r7, #0]
 8007534:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8007536:	4613      	mov	r3, r2
 8007538:	005b      	lsls	r3, r3, #1
 800753a:	4413      	add	r3, r2
 800753c:	009b      	lsls	r3, r3, #2
 800753e:	4403      	add	r3, r0
 8007540:	33a8      	adds	r3, #168	; 0xa8
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	4299      	cmp	r1, r3
 8007546:	d939      	bls.n	80075bc <process_measurements+0xac>
            state_est_state->kf_state.z[i] = state_est_state->state_est_meas.baro_data[i].pressure;
 8007548:	6839      	ldr	r1, [r7, #0]
 800754a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800754c:	4613      	mov	r3, r2
 800754e:	005b      	lsls	r3, r3, #1
 8007550:	4413      	add	r3, r2
 8007552:	009b      	lsls	r3, r3, #2
 8007554:	440b      	add	r3, r1
 8007556:	334c      	adds	r3, #76	; 0x4c
 8007558:	681a      	ldr	r2, [r3, #0]
 800755a:	6839      	ldr	r1, [r7, #0]
 800755c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800755e:	338e      	adds	r3, #142	; 0x8e
 8007560:	009b      	lsls	r3, r3, #2
 8007562:	440b      	add	r3, r1
 8007564:	3304      	adds	r3, #4
 8007566:	601a      	str	r2, [r3, #0]
            state_est_state->kf_state.z_active[i] = true;
 8007568:	683a      	ldr	r2, [r7, #0]
 800756a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800756c:	4413      	add	r3, r2
 800756e:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8007572:	2201      	movs	r2, #1
 8007574:	701a      	strb	r2, [r3, #0]

            temp_meas[i] = state_est_state->state_est_meas.baro_data[i].temperature;
 8007576:	6839      	ldr	r1, [r7, #0]
 8007578:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800757a:	4613      	mov	r3, r2
 800757c:	005b      	lsls	r3, r3, #1
 800757e:	4413      	add	r3, r2
 8007580:	009b      	lsls	r3, r3, #2
 8007582:	440b      	add	r3, r1
 8007584:	3350      	adds	r3, #80	; 0x50
 8007586:	681a      	ldr	r2, [r3, #0]
 8007588:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800758a:	009b      	lsls	r3, r3, #2
 800758c:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8007590:	440b      	add	r3, r1
 8007592:	3b3c      	subs	r3, #60	; 0x3c
 8007594:	601a      	str	r2, [r3, #0]
            temp_meas_active[i] = true;
 8007596:	f107 0218 	add.w	r2, r7, #24
 800759a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800759c:	4413      	add	r3, r2
 800759e:	2201      	movs	r2, #1
 80075a0:	701a      	strb	r2, [r3, #0]

            /* deactivate all barometer measurements if we are transsonic or supersonic */
            if (state_est_state->flight_phase_detection.mach_regime != SUBSONIC) {
 80075a2:	683b      	ldr	r3, [r7, #0]
 80075a4:	f893 33f5 	ldrb.w	r3, [r3, #1013]	; 0x3f5
 80075a8:	2b01      	cmp	r3, #1
 80075aa:	d026      	beq.n	80075fa <process_measurements+0xea>
                state_est_state->kf_state.z_active[i] = false;
 80075ac:	683a      	ldr	r2, [r7, #0]
 80075ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80075b0:	4413      	add	r3, r2
 80075b2:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80075b6:	2200      	movs	r2, #0
 80075b8:	701a      	strb	r2, [r3, #0]
 80075ba:	e01e      	b.n	80075fa <process_measurements+0xea>
                        state_est_state->state_est_meas.airbrake_extension > BIAS_RESET_AIRBRAKE_EXTENSION_THRESH)) {
                    state_est_state->kf_state.z_active[i] = false;
                }
            #endif
        } else {
            state_est_state->kf_state.z[i] = 0;
 80075bc:	683a      	ldr	r2, [r7, #0]
 80075be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80075c0:	338e      	adds	r3, #142	; 0x8e
 80075c2:	009b      	lsls	r3, r3, #2
 80075c4:	4413      	add	r3, r2
 80075c6:	3304      	adds	r3, #4
 80075c8:	f04f 0200 	mov.w	r2, #0
 80075cc:	601a      	str	r2, [r3, #0]
            state_est_state->kf_state.z_active[i] = false;
 80075ce:	683a      	ldr	r2, [r7, #0]
 80075d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80075d2:	4413      	add	r3, r2
 80075d4:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80075d8:	2200      	movs	r2, #0
 80075da:	701a      	strb	r2, [r3, #0]

            temp_meas[i] = 0;
 80075dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80075de:	009b      	lsls	r3, r3, #2
 80075e0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80075e4:	4413      	add	r3, r2
 80075e6:	3b3c      	subs	r3, #60	; 0x3c
 80075e8:	f04f 0200 	mov.w	r2, #0
 80075ec:	601a      	str	r2, [r3, #0]
            temp_meas_active[i] = false;
 80075ee:	f107 0218 	add.w	r2, r7, #24
 80075f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80075f4:	4413      	add	r3, r2
 80075f6:	2200      	movs	r2, #0
 80075f8:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_BARO; i++){
 80075fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80075fc:	3301      	adds	r3, #1
 80075fe:	657b      	str	r3, [r7, #84]	; 0x54
 8007600:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007602:	2b01      	cmp	r3, #1
 8007604:	dd8c      	ble.n	8007520 <process_measurements+0x10>
        }
    }

    /* IMU */
    for (int i = 0; i < NUM_IMU; i++){
 8007606:	2300      	movs	r3, #0
 8007608:	653b      	str	r3, [r7, #80]	; 0x50
 800760a:	e03c      	b.n	8007686 <process_measurements+0x176>
        if (state_est_state->state_est_meas.imu_data[i].ts > state_est_state->state_est_meas_prior.imu_data[i].ts) {
 800760c:	6839      	ldr	r1, [r7, #0]
 800760e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007610:	4613      	mov	r3, r2
 8007612:	00db      	lsls	r3, r3, #3
 8007614:	1a9b      	subs	r3, r3, r2
 8007616:	009b      	lsls	r3, r3, #2
 8007618:	440b      	add	r3, r1
 800761a:	337c      	adds	r3, #124	; 0x7c
 800761c:	6819      	ldr	r1, [r3, #0]
 800761e:	6838      	ldr	r0, [r7, #0]
 8007620:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007622:	4613      	mov	r3, r2
 8007624:	00db      	lsls	r3, r3, #3
 8007626:	1a9b      	subs	r3, r3, r2
 8007628:	009b      	lsls	r3, r3, #2
 800762a:	4403      	add	r3, r0
 800762c:	33d0      	adds	r3, #208	; 0xd0
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4299      	cmp	r1, r3
 8007632:	d916      	bls.n	8007662 <process_measurements+0x152>
            acc_x_meas[i] = state_est_state->state_est_meas.imu_data[i].acc_x;
 8007634:	6839      	ldr	r1, [r7, #0]
 8007636:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8007638:	4613      	mov	r3, r2
 800763a:	00db      	lsls	r3, r3, #3
 800763c:	1a9b      	subs	r3, r3, r2
 800763e:	009b      	lsls	r3, r3, #2
 8007640:	440b      	add	r3, r1
 8007642:	3370      	adds	r3, #112	; 0x70
 8007644:	681a      	ldr	r2, [r3, #0]
 8007646:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007648:	009b      	lsls	r3, r3, #2
 800764a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800764e:	440b      	add	r3, r1
 8007650:	3b48      	subs	r3, #72	; 0x48
 8007652:	601a      	str	r2, [r3, #0]
            acc_x_meas_active[i] = true;
 8007654:	f107 020c 	add.w	r2, r7, #12
 8007658:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800765a:	4413      	add	r3, r2
 800765c:	2201      	movs	r2, #1
 800765e:	701a      	strb	r2, [r3, #0]
 8007660:	e00e      	b.n	8007680 <process_measurements+0x170>
        } else {
            acc_x_meas[i] = 0;
 8007662:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007664:	009b      	lsls	r3, r3, #2
 8007666:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800766a:	4413      	add	r3, r2
 800766c:	3b48      	subs	r3, #72	; 0x48
 800766e:	f04f 0200 	mov.w	r2, #0
 8007672:	601a      	str	r2, [r3, #0]
            acc_x_meas_active[i] = false;
 8007674:	f107 020c 	add.w	r2, r7, #12
 8007678:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800767a:	4413      	add	r3, r2
 800767c:	2200      	movs	r2, #0
 800767e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_IMU; i++){
 8007680:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007682:	3301      	adds	r3, #1
 8007684:	653b      	str	r3, [r7, #80]	; 0x50
 8007686:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007688:	2b01      	cmp	r3, #1
 800768a:	ddbf      	ble.n	800760c <process_measurements+0xfc>
        if (state_est_state->baro_roll_mem.memory_length < MAX_LENGTH_ROLLING_MEMORY) {
            sensor_elimination_by_stdev(NUMBER_MEASUREMENTS, state_est_state->kf_state.z, state_est_state->kf_state.z_active);
        }
        sensor_elimination_by_extrapolation(t, NUMBER_MEASUREMENTS, state_est_state->kf_state.z, state_est_state->kf_state.z_active, &state_est_state->baro_roll_mem);
    #else
        sensor_elimination_by_stdev(NUMBER_MEASUREMENTS, state_est_state->kf_state.z, state_est_state->kf_state.z_active);
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	f503 710f 	add.w	r1, r3, #572	; 0x23c
 8007692:	683b      	ldr	r3, [r7, #0]
 8007694:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8007698:	461a      	mov	r2, r3
 800769a:	2002      	movs	r0, #2
 800769c:	f000 fa00 	bl	8007aa0 <sensor_elimination_by_stdev>
    #endif

    /* eliminate temperature measurements */
    sensor_elimination_by_stdev(NUM_BARO, temp_meas, temp_meas_active);
 80076a0:	f107 0218 	add.w	r2, r7, #24
 80076a4:	f107 031c 	add.w	r3, r7, #28
 80076a8:	4619      	mov	r1, r3
 80076aa:	2002      	movs	r0, #2
 80076ac:	f000 f9f8 	bl	8007aa0 <sensor_elimination_by_stdev>

    /* eliminate accelerometer in rocket x-dir measurements */
    sensor_elimination_by_stdev(NUM_IMU, acc_x_meas, acc_x_meas_active);
 80076b0:	f107 020c 	add.w	r2, r7, #12
 80076b4:	f107 0310 	add.w	r3, r7, #16
 80076b8:	4619      	mov	r1, r3
 80076ba:	2002      	movs	r0, #2
 80076bc:	f000 f9f0 	bl	8007aa0 <sensor_elimination_by_stdev>

    /* update num_z_active */
    state_est_state->kf_state.num_z_active = 0;
 80076c0:	683b      	ldr	r3, [r7, #0]
 80076c2:	2200      	movs	r2, #0
 80076c4:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
    /* take the average of the active accelerometers in rocket-x dir as the state estimation input */
    float u = 0;
 80076c8:	f04f 0300 	mov.w	r3, #0
 80076cc:	64fb      	str	r3, [r7, #76]	; 0x4c
    int num_acc_x_meas_active = 0;
 80076ce:	2300      	movs	r3, #0
 80076d0:	64bb      	str	r3, [r7, #72]	; 0x48

    /* take the average of the temperature measurement  */
    float temp_meas_mean = 0;
 80076d2:	f04f 0300 	mov.w	r3, #0
 80076d6:	647b      	str	r3, [r7, #68]	; 0x44
    int num_temp_meas_active = 0;
 80076d8:	2300      	movs	r3, #0
 80076da:	643b      	str	r3, [r7, #64]	; 0x40
    
    for (int i = 0; i < NUMBER_MEASUREMENTS; i++){
 80076dc:	2300      	movs	r3, #0
 80076de:	63fb      	str	r3, [r7, #60]	; 0x3c
 80076e0:	e011      	b.n	8007706 <process_measurements+0x1f6>
        if (state_est_state->kf_state.z_active[i]){
 80076e2:	683a      	ldr	r2, [r7, #0]
 80076e4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80076e6:	4413      	add	r3, r2
 80076e8:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80076ec:	781b      	ldrb	r3, [r3, #0]
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d006      	beq.n	8007700 <process_measurements+0x1f0>
            state_est_state->kf_state.num_z_active += 1;
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 80076f8:	1c5a      	adds	r2, r3, #1
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
    for (int i = 0; i < NUMBER_MEASUREMENTS; i++){
 8007700:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007702:	3301      	adds	r3, #1
 8007704:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007706:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007708:	2b01      	cmp	r3, #1
 800770a:	ddea      	ble.n	80076e2 <process_measurements+0x1d2>
        }
    }
    for (int i = 0; i < NUM_BARO; i++){
 800770c:	2300      	movs	r3, #0
 800770e:	63bb      	str	r3, [r7, #56]	; 0x38
 8007710:	e020      	b.n	8007754 <process_measurements+0x244>
        if (temp_meas[i]) {
 8007712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007714:	009b      	lsls	r3, r3, #2
 8007716:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800771a:	4413      	add	r3, r2
 800771c:	3b3c      	subs	r3, #60	; 0x3c
 800771e:	edd3 7a00 	vldr	s15, [r3]
 8007722:	eef5 7a40 	vcmp.f32	s15, #0.0
 8007726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800772a:	d010      	beq.n	800774e <process_measurements+0x23e>
            temp_meas_mean += temp_meas[i];
 800772c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800772e:	009b      	lsls	r3, r3, #2
 8007730:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007734:	4413      	add	r3, r2
 8007736:	3b3c      	subs	r3, #60	; 0x3c
 8007738:	edd3 7a00 	vldr	s15, [r3]
 800773c:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8007740:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007744:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
            num_temp_meas_active += 1;
 8007748:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800774a:	3301      	adds	r3, #1
 800774c:	643b      	str	r3, [r7, #64]	; 0x40
    for (int i = 0; i < NUM_BARO; i++){
 800774e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007750:	3301      	adds	r3, #1
 8007752:	63bb      	str	r3, [r7, #56]	; 0x38
 8007754:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007756:	2b01      	cmp	r3, #1
 8007758:	dddb      	ble.n	8007712 <process_measurements+0x202>
        }
    }
    for (int i = 0; i < NUM_IMU; i++){
 800775a:	2300      	movs	r3, #0
 800775c:	637b      	str	r3, [r7, #52]	; 0x34
 800775e:	e01a      	b.n	8007796 <process_measurements+0x286>
        if (acc_x_meas_active[i]) {
 8007760:	f107 020c 	add.w	r2, r7, #12
 8007764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007766:	4413      	add	r3, r2
 8007768:	781b      	ldrb	r3, [r3, #0]
 800776a:	2b00      	cmp	r3, #0
 800776c:	d010      	beq.n	8007790 <process_measurements+0x280>
            u += acc_x_meas[i];
 800776e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007770:	009b      	lsls	r3, r3, #2
 8007772:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8007776:	4413      	add	r3, r2
 8007778:	3b48      	subs	r3, #72	; 0x48
 800777a:	edd3 7a00 	vldr	s15, [r3]
 800777e:	ed97 7a13 	vldr	s14, [r7, #76]	; 0x4c
 8007782:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007786:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
            num_acc_x_meas_active += 1;
 800778a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800778c:	3301      	adds	r3, #1
 800778e:	64bb      	str	r3, [r7, #72]	; 0x48
    for (int i = 0; i < NUM_IMU; i++){
 8007790:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007792:	3301      	adds	r3, #1
 8007794:	637b      	str	r3, [r7, #52]	; 0x34
 8007796:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007798:	2b01      	cmp	r3, #1
 800779a:	dde1      	ble.n	8007760 <process_measurements+0x250>
        }
    }

    pressure2altitudeAGL(&state_est_state->env, NUMBER_MEASUREMENTS, state_est_state->kf_state.z, state_est_state->kf_state.z_active, state_est_state->kf_state.z);
 800779c:	683b      	ldr	r3, [r7, #0]
 800779e:	f503 7078 	add.w	r0, r3, #992	; 0x3e0
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	f503 720f 	add.w	r2, r3, #572	; 0x23c
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	f503 7121 	add.w	r1, r3, #644	; 0x284
 80077ae:	683b      	ldr	r3, [r7, #0]
 80077b0:	f503 730f 	add.w	r3, r3, #572	; 0x23c
 80077b4:	9300      	str	r3, [sp, #0]
 80077b6:	460b      	mov	r3, r1
 80077b8:	2102      	movs	r1, #2
 80077ba:	f7fe ff7d 	bl	80066b8 <pressure2altitudeAGL>

    /* compute the mean raw altitude from all barometer measurements */
    int num_alt_meas_active = 0;
 80077be:	2300      	movs	r3, #0
 80077c0:	633b      	str	r3, [r7, #48]	; 0x30
    float alt_mean = 0;
 80077c2:	f04f 0300 	mov.w	r3, #0
 80077c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (int i = 0; i < NUMBER_MEASUREMENTS; i++){
 80077c8:	2300      	movs	r3, #0
 80077ca:	62bb      	str	r3, [r7, #40]	; 0x28
 80077cc:	e01b      	b.n	8007806 <process_measurements+0x2f6>
        if (state_est_state->kf_state.z_active[i]){
 80077ce:	683a      	ldr	r2, [r7, #0]
 80077d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077d2:	4413      	add	r3, r2
 80077d4:	f503 7321 	add.w	r3, r3, #644	; 0x284
 80077d8:	781b      	ldrb	r3, [r3, #0]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d010      	beq.n	8007800 <process_measurements+0x2f0>
            num_alt_meas_active += 1;
 80077de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80077e0:	3301      	adds	r3, #1
 80077e2:	633b      	str	r3, [r7, #48]	; 0x30
            alt_mean += state_est_state->kf_state.z[i];
 80077e4:	683a      	ldr	r2, [r7, #0]
 80077e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077e8:	338e      	adds	r3, #142	; 0x8e
 80077ea:	009b      	lsls	r3, r3, #2
 80077ec:	4413      	add	r3, r2
 80077ee:	3304      	adds	r3, #4
 80077f0:	edd3 7a00 	vldr	s15, [r3]
 80077f4:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80077f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80077fc:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
    for (int i = 0; i < NUMBER_MEASUREMENTS; i++){
 8007800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007802:	3301      	adds	r3, #1
 8007804:	62bb      	str	r3, [r7, #40]	; 0x28
 8007806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007808:	2b01      	cmp	r3, #1
 800780a:	dde0      	ble.n	80077ce <process_measurements+0x2be>
        }
    }
    if (num_alt_meas_active > 0) {
 800780c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800780e:	2b00      	cmp	r3, #0
 8007810:	dd1b      	ble.n	800784a <process_measurements+0x33a>
        alt_mean /= num_alt_meas_active;
 8007812:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007814:	ee07 3a90 	vmov	s15, r3
 8007818:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800781c:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 8007820:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007824:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
        state_est_state->state_est_data.altitude_raw = (int32_t)(alt_mean * 1000);
 8007828:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800782c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8007908 <process_measurements+0x3f8>
 8007830:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007834:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007838:	ee17 2a90 	vmov	r2, s15
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	641a      	str	r2, [r3, #64]	; 0x40
        state_est_state->state_est_data.altitude_raw_active = true;
 8007840:	683b      	ldr	r3, [r7, #0]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007848:	e003      	b.n	8007852 <process_measurements+0x342>
    } else {  
        state_est_state->state_est_data.altitude_raw_active = false;
 800784a:	683b      	ldr	r3, [r7, #0]
 800784c:	2200      	movs	r2, #0
 800784e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }

    #if USE_STATE_EST_DESCENT == false
        /* during drogue and main descent, the 1D state estimation might work badly,
           thus we are computing the altitude and vertical velocity solely from the barometric data */
    	float altitude_avg = update_mav(&state_est_state->altitude_mav_mem, t, 
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	f503 6080 	add.w	r0, r3, #1024	; 0x400
 8007858:	683b      	ldr	r3, [r7, #0]
 800785a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800785e:	461a      	mov	r2, r3
 8007860:	ed97 0a0b 	vldr	s0, [r7, #44]	; 0x2c
 8007864:	6879      	ldr	r1, [r7, #4]
 8007866:	f000 f9ef 	bl	8007c48 <update_mav>
 800786a:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
                                        alt_mean, state_est_state->state_est_data.altitude_raw_active);
    #endif

    /* we take the old acceleration from the previous timestep, if no acceleration measurements are active */
    if (num_acc_x_meas_active > 0){
 800786e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007870:	2b00      	cmp	r3, #0
 8007872:	dd1c      	ble.n	80078ae <process_measurements+0x39e>
        u /= num_acc_x_meas_active;
 8007874:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007876:	ee07 3a90 	vmov	s15, r3
 800787a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800787e:	edd7 6a13 	vldr	s13, [r7, #76]	; 0x4c
 8007882:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007886:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
        /* gravity compensation for accelerometer */
        state_est_state->kf_state.u[0] = u - GRAVITATION;
 800788a:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 800788c:	f7f8 fe5c 	bl	8000548 <__aeabi_f2d>
 8007890:	a31b      	add	r3, pc, #108	; (adr r3, 8007900 <process_measurements+0x3f0>)
 8007892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007896:	f7f8 fcf7 	bl	8000288 <__aeabi_dsub>
 800789a:	4603      	mov	r3, r0
 800789c:	460c      	mov	r4, r1
 800789e:	4618      	mov	r0, r3
 80078a0:	4621      	mov	r1, r4
 80078a2:	f7f9 f9a1 	bl	8000be8 <__aeabi_d2f>
 80078a6:	4602      	mov	r2, r0
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
    }
    
    if (num_temp_meas_active > 0){
 80078ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	dd12      	ble.n	80078da <process_measurements+0x3ca>
        temp_meas_mean /= num_temp_meas_active;
 80078b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80078b6:	ee07 3a90 	vmov	s15, r3
 80078ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80078be:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 80078c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80078c6:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
        update_env(&state_est_state->env, temp_meas_mean);
 80078ca:	683b      	ldr	r3, [r7, #0]
 80078cc:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 80078d0:	ed97 0a11 	vldr	s0, [r7, #68]	; 0x44
 80078d4:	4618      	mov	r0, r3
 80078d6:	f7fe fe9b 	bl	8006610 <update_env>
    }

    /* airbrake extension tracking feedback */
    state_est_state->state_est_data.airbrake_extension = (int32_t)(state_est_state->state_est_meas.airbrake_extension * 1000000);
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 80078e0:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 800790c <process_measurements+0x3fc>
 80078e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80078e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80078ec:	ee17 2a90 	vmov	r2, s15
 80078f0:	683b      	ldr	r3, [r7, #0]
 80078f2:	649a      	str	r2, [r3, #72]	; 0x48
} 
 80078f4:	bf00      	nop
 80078f6:	375c      	adds	r7, #92	; 0x5c
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd90      	pop	{r4, r7, pc}
 80078fc:	f3af 8000 	nop.w
 8007900:	51eb851f 	.word	0x51eb851f
 8007904:	40239eb8 	.word	0x40239eb8
 8007908:	447a0000 	.word	0x447a0000
 800790c:	49742400 	.word	0x49742400

08007910 <select_noise_models>:

void select_noise_models(state_est_state_t *state_est_state) {
 8007910:	b590      	push	{r4, r7, lr}
 8007912:	b08f      	sub	sp, #60	; 0x3c
 8007914:	af02      	add	r7, sp, #8
 8007916:	6078      	str	r0, [r7, #4]
    float accelerometer_x_stdev;
    float barometer_stdev;

    // TODO @maxi: add different noise models for each mach regime
    switch (state_est_state->flight_phase_detection.flight_phase) {
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 800791e:	3b01      	subs	r3, #1
 8007920:	2b0a      	cmp	r3, #10
 8007922:	d832      	bhi.n	800798a <select_noise_models+0x7a>
 8007924:	a201      	add	r2, pc, #4	; (adr r2, 800792c <select_noise_models+0x1c>)
 8007926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800792a:	bf00      	nop
 800792c:	08007959 	.word	0x08007959
 8007930:	08007959 	.word	0x08007959
 8007934:	08007963 	.word	0x08007963
 8007938:	0800796d 	.word	0x0800796d
 800793c:	0800796d 	.word	0x0800796d
 8007940:	0800796d 	.word	0x0800796d
 8007944:	0800796d 	.word	0x0800796d
 8007948:	08007977 	.word	0x08007977
 800794c:	08007981 	.word	0x08007981
 8007950:	08007977 	.word	0x08007977
 8007954:	08007959 	.word	0x08007959
        case AIRBRAKE_TEST:
        case TOUCHDOWN:
        case IDLE:
            accelerometer_x_stdev = 0.0185409;
 8007958:	4b49      	ldr	r3, [pc, #292]	; (8007a80 <select_noise_models+0x170>)
 800795a:	62fb      	str	r3, [r7, #44]	; 0x2c
            barometer_stdev = 1.869;
 800795c:	4b49      	ldr	r3, [pc, #292]	; (8007a84 <select_noise_models+0x174>)
 800795e:	62bb      	str	r3, [r7, #40]	; 0x28
        break;
 8007960:	e013      	b.n	800798a <select_noise_models+0x7a>
        case THRUSTING:
            accelerometer_x_stdev = 1.250775;
 8007962:	4b49      	ldr	r3, [pc, #292]	; (8007a88 <select_noise_models+0x178>)
 8007964:	62fb      	str	r3, [r7, #44]	; 0x2c
            barometer_stdev = 13.000;
 8007966:	4b49      	ldr	r3, [pc, #292]	; (8007a8c <select_noise_models+0x17c>)
 8007968:	62bb      	str	r3, [r7, #40]	; 0x28
        break;
 800796a:	e00e      	b.n	800798a <select_noise_models+0x7a>
        case BIAS_RESET:
        case APOGEE_APPROACH:
        case CONTROL:
        case COASTING:
            accelerometer_x_stdev = 0.61803;
 800796c:	4b48      	ldr	r3, [pc, #288]	; (8007a90 <select_noise_models+0x180>)
 800796e:	62fb      	str	r3, [r7, #44]	; 0x2c
            barometer_stdev = 7.380;
 8007970:	4b48      	ldr	r3, [pc, #288]	; (8007a94 <select_noise_models+0x184>)
 8007972:	62bb      	str	r3, [r7, #40]	; 0x28
        break;
 8007974:	e009      	b.n	800798a <select_noise_models+0x7a>
        case DROGUE_DESCENT:
        case MAIN_DESCENT:
            accelerometer_x_stdev = 1.955133;
 8007976:	4b48      	ldr	r3, [pc, #288]	; (8007a98 <select_noise_models+0x188>)
 8007978:	62fb      	str	r3, [r7, #44]	; 0x2c
            barometer_stdev = 3.896;
 800797a:	4b48      	ldr	r3, [pc, #288]	; (8007a9c <select_noise_models+0x18c>)
 800797c:	62bb      	str	r3, [r7, #40]	; 0x28
        break;
 800797e:	e004      	b.n	800798a <select_noise_models+0x7a>
        case BALLISTIC_DESCENT:
            accelerometer_x_stdev = 0.61803;
 8007980:	4b43      	ldr	r3, [pc, #268]	; (8007a90 <select_noise_models+0x180>)
 8007982:	62fb      	str	r3, [r7, #44]	; 0x2c
            barometer_stdev = 7.380;
 8007984:	4b43      	ldr	r3, [pc, #268]	; (8007a94 <select_noise_models+0x184>)
 8007986:	62bb      	str	r3, [r7, #40]	; 0x28
        break;
 8007988:	bf00      	nop
    }

    for(int i = 0; i < NUMBER_PROCESS_NOISE; i++){
 800798a:	2300      	movs	r3, #0
 800798c:	627b      	str	r3, [r7, #36]	; 0x24
 800798e:	e01b      	b.n	80079c8 <select_noise_models+0xb8>
        state_est_state->kf_state.Q[i][i] = pow(accelerometer_x_stdev, 2);
 8007990:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8007992:	f7f8 fdd9 	bl	8000548 <__aeabi_f2d>
 8007996:	4603      	mov	r3, r0
 8007998:	460c      	mov	r4, r1
 800799a:	ed9f 1b37 	vldr	d1, [pc, #220]	; 8007a78 <select_noise_models+0x168>
 800799e:	ec44 3b10 	vmov	d0, r3, r4
 80079a2:	f00d fc21 	bl	80151e8 <pow>
 80079a6:	ec54 3b10 	vmov	r3, r4, d0
 80079aa:	4618      	mov	r0, r3
 80079ac:	4621      	mov	r1, r4
 80079ae:	f7f9 f91b 	bl	8000be8 <__aeabi_d2f>
 80079b2:	4601      	mov	r1, r0
 80079b4:	687a      	ldr	r2, [r7, #4]
 80079b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079b8:	3331      	adds	r3, #49	; 0x31
 80079ba:	00db      	lsls	r3, r3, #3
 80079bc:	4413      	add	r3, r2
 80079be:	3308      	adds	r3, #8
 80079c0:	6019      	str	r1, [r3, #0]
    for(int i = 0; i < NUMBER_PROCESS_NOISE; i++){
 80079c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c4:	3301      	adds	r3, #1
 80079c6:	627b      	str	r3, [r7, #36]	; 0x24
 80079c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	dde0      	ble.n	8007990 <select_noise_models+0x80>
    }

    float p[1];
    float h[1] = {state_est_state->kf_state.x_est[0]};
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	f8d3 31b8 	ldr.w	r3, [r3, #440]	; 0x1b8
 80079d4:	613b      	str	r3, [r7, #16]
    bool h_active[1] = {true};
 80079d6:	2301      	movs	r3, #1
 80079d8:	733b      	strb	r3, [r7, #12]
    altitudeAGL2pressure(&state_est_state->env, 1, h, h_active, p);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	f503 7078 	add.w	r0, r3, #992	; 0x3e0
 80079e0:	f107 010c 	add.w	r1, r7, #12
 80079e4:	f107 0210 	add.w	r2, r7, #16
 80079e8:	f107 0314 	add.w	r3, r7, #20
 80079ec:	9300      	str	r3, [sp, #0]
 80079ee:	460b      	mov	r3, r1
 80079f0:	2101      	movs	r1, #1
 80079f2:	f7fe fec1 	bl	8006778 <altitudeAGL2pressure>
    float h_grad = altitude_gradient(&state_est_state->env, p[0]);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	f503 7378 	add.w	r3, r3, #992	; 0x3e0
 80079fc:	edd7 7a05 	vldr	s15, [r7, #20]
 8007a00:	eeb0 0a67 	vmov.f32	s0, s15
 8007a04:	4618      	mov	r0, r3
 8007a06:	f7fe ff1f 	bl	8006848 <altitude_gradient>
 8007a0a:	ed87 0a07 	vstr	s0, [r7, #28]
    float altitude_stdev = fabsf(barometer_stdev * h_grad);
 8007a0e:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8007a12:	edd7 7a07 	vldr	s15, [r7, #28]
 8007a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007a1a:	eef0 7ae7 	vabs.f32	s15, s15
 8007a1e:	edc7 7a06 	vstr	s15, [r7, #24]

    for(int i = 0; i < NUMBER_MEASUREMENTS; i++){
 8007a22:	2300      	movs	r3, #0
 8007a24:	623b      	str	r3, [r7, #32]
 8007a26:	e01d      	b.n	8007a64 <select_noise_models+0x154>
        state_est_state->kf_state.R[i][i] = pow(altitude_stdev, 2);
 8007a28:	69b8      	ldr	r0, [r7, #24]
 8007a2a:	f7f8 fd8d 	bl	8000548 <__aeabi_f2d>
 8007a2e:	4603      	mov	r3, r0
 8007a30:	460c      	mov	r4, r1
 8007a32:	ed9f 1b11 	vldr	d1, [pc, #68]	; 8007a78 <select_noise_models+0x168>
 8007a36:	ec44 3b10 	vmov	d0, r3, r4
 8007a3a:	f00d fbd5 	bl	80151e8 <pow>
 8007a3e:	ec54 3b10 	vmov	r3, r4, d0
 8007a42:	4618      	mov	r0, r3
 8007a44:	4621      	mov	r1, r4
 8007a46:	f7f9 f8cf 	bl	8000be8 <__aeabi_d2f>
 8007a4a:	6879      	ldr	r1, [r7, #4]
 8007a4c:	6a3a      	ldr	r2, [r7, #32]
 8007a4e:	4613      	mov	r3, r2
 8007a50:	005b      	lsls	r3, r3, #1
 8007a52:	4413      	add	r3, r2
 8007a54:	009b      	lsls	r3, r3, #2
 8007a56:	440b      	add	r3, r1
 8007a58:	f503 73ca 	add.w	r3, r3, #404	; 0x194
 8007a5c:	6018      	str	r0, [r3, #0]
    for(int i = 0; i < NUMBER_MEASUREMENTS; i++){
 8007a5e:	6a3b      	ldr	r3, [r7, #32]
 8007a60:	3301      	adds	r3, #1
 8007a62:	623b      	str	r3, [r7, #32]
 8007a64:	6a3b      	ldr	r3, [r7, #32]
 8007a66:	2b01      	cmp	r3, #1
 8007a68:	ddde      	ble.n	8007a28 <select_noise_models+0x118>
    }

    #if defined(USE_SENSOR_ELIMINATION_BY_EXTRAPOLATION) && USE_SENSOR_ELIMINATION_BY_EXTRAPOLATION == true
        state_est_state->baro_roll_mem.noise_stdev = barometer_stdev;
    #endif
}
 8007a6a:	bf00      	nop
 8007a6c:	3734      	adds	r7, #52	; 0x34
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	bd90      	pop	{r4, r7, pc}
 8007a72:	bf00      	nop
 8007a74:	f3af 8000 	nop.w
 8007a78:	00000000 	.word	0x00000000
 8007a7c:	40000000 	.word	0x40000000
 8007a80:	3c97e316 	.word	0x3c97e316
 8007a84:	3fef3b64 	.word	0x3fef3b64
 8007a88:	3fa01965 	.word	0x3fa01965
 8007a8c:	41500000 	.word	0x41500000
 8007a90:	3f1e3737 	.word	0x3f1e3737
 8007a94:	40ec28f6 	.word	0x40ec28f6
 8007a98:	3ffa41cc 	.word	0x3ffa41cc
 8007a9c:	40795810 	.word	0x40795810

08007aa0 <sensor_elimination_by_stdev>:

void sensor_elimination_by_stdev(int n, float measurements[n], bool measurement_active[n]) {
 8007aa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007aa2:	b08b      	sub	sp, #44	; 0x2c
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	60f8      	str	r0, [r7, #12]
 8007aa8:	60b9      	str	r1, [r7, #8]
 8007aaa:	607a      	str	r2, [r7, #4]
    /* calculate mean of the sample */
    int num_active = 0;
 8007aac:	2300      	movs	r3, #0
 8007aae:	627b      	str	r3, [r7, #36]	; 0x24
    float mean = 0;
 8007ab0:	f04f 0300 	mov.w	r3, #0
 8007ab4:	623b      	str	r3, [r7, #32]
    for (int i = 0; i < n; i++){
 8007ab6:	2300      	movs	r3, #0
 8007ab8:	61fb      	str	r3, [r7, #28]
 8007aba:	e017      	b.n	8007aec <sensor_elimination_by_stdev+0x4c>
        if (measurement_active[i]) {
 8007abc:	69fb      	ldr	r3, [r7, #28]
 8007abe:	687a      	ldr	r2, [r7, #4]
 8007ac0:	4413      	add	r3, r2
 8007ac2:	781b      	ldrb	r3, [r3, #0]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d00e      	beq.n	8007ae6 <sensor_elimination_by_stdev+0x46>
            num_active += 1;
 8007ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007aca:	3301      	adds	r3, #1
 8007acc:	627b      	str	r3, [r7, #36]	; 0x24
            mean += measurements[i];
 8007ace:	69fb      	ldr	r3, [r7, #28]
 8007ad0:	009b      	lsls	r3, r3, #2
 8007ad2:	68ba      	ldr	r2, [r7, #8]
 8007ad4:	4413      	add	r3, r2
 8007ad6:	edd3 7a00 	vldr	s15, [r3]
 8007ada:	ed97 7a08 	vldr	s14, [r7, #32]
 8007ade:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007ae2:	edc7 7a08 	vstr	s15, [r7, #32]
    for (int i = 0; i < n; i++){
 8007ae6:	69fb      	ldr	r3, [r7, #28]
 8007ae8:	3301      	adds	r3, #1
 8007aea:	61fb      	str	r3, [r7, #28]
 8007aec:	69fa      	ldr	r2, [r7, #28]
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	429a      	cmp	r2, r3
 8007af2:	dbe3      	blt.n	8007abc <sensor_elimination_by_stdev+0x1c>
        }
    }
    if (num_active > 0){
 8007af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	dd0a      	ble.n	8007b10 <sensor_elimination_by_stdev+0x70>
        mean /= num_active;
 8007afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007afc:	ee07 3a90 	vmov	s15, r3
 8007b00:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007b04:	edd7 6a08 	vldr	s13, [r7, #32]
 8007b08:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007b0c:	edc7 7a08 	vstr	s15, [r7, #32]
    }

    /* calculate the standard deviation of the sample */
    float stdev = 0;
 8007b10:	f04f 0300 	mov.w	r3, #0
 8007b14:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < n; ++i) {
 8007b16:	2300      	movs	r3, #0
 8007b18:	617b      	str	r3, [r7, #20]
 8007b1a:	e033      	b.n	8007b84 <sensor_elimination_by_stdev+0xe4>
        if (measurement_active[i]) {
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	687a      	ldr	r2, [r7, #4]
 8007b20:	4413      	add	r3, r2
 8007b22:	781b      	ldrb	r3, [r3, #0]
 8007b24:	2b00      	cmp	r3, #0
 8007b26:	d02a      	beq.n	8007b7e <sensor_elimination_by_stdev+0xde>
            stdev += pow(measurements[i] - mean, 2);
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	009b      	lsls	r3, r3, #2
 8007b2c:	68ba      	ldr	r2, [r7, #8]
 8007b2e:	4413      	add	r3, r2
 8007b30:	ed93 7a00 	vldr	s14, [r3]
 8007b34:	edd7 7a08 	vldr	s15, [r7, #32]
 8007b38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007b3c:	ee17 0a90 	vmov	r0, s15
 8007b40:	f7f8 fd02 	bl	8000548 <__aeabi_f2d>
 8007b44:	4603      	mov	r3, r0
 8007b46:	460c      	mov	r4, r1
 8007b48:	ed9f 1b3d 	vldr	d1, [pc, #244]	; 8007c40 <sensor_elimination_by_stdev+0x1a0>
 8007b4c:	ec44 3b10 	vmov	d0, r3, r4
 8007b50:	f00d fb4a 	bl	80151e8 <pow>
 8007b54:	ec56 5b10 	vmov	r5, r6, d0
 8007b58:	69b8      	ldr	r0, [r7, #24]
 8007b5a:	f7f8 fcf5 	bl	8000548 <__aeabi_f2d>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	460c      	mov	r4, r1
 8007b62:	461a      	mov	r2, r3
 8007b64:	4623      	mov	r3, r4
 8007b66:	4628      	mov	r0, r5
 8007b68:	4631      	mov	r1, r6
 8007b6a:	f7f8 fb8f 	bl	800028c <__adddf3>
 8007b6e:	4603      	mov	r3, r0
 8007b70:	460c      	mov	r4, r1
 8007b72:	4618      	mov	r0, r3
 8007b74:	4621      	mov	r1, r4
 8007b76:	f7f9 f837 	bl	8000be8 <__aeabi_d2f>
 8007b7a:	4603      	mov	r3, r0
 8007b7c:	61bb      	str	r3, [r7, #24]
    for (int i = 0; i < n; ++i) {
 8007b7e:	697b      	ldr	r3, [r7, #20]
 8007b80:	3301      	adds	r3, #1
 8007b82:	617b      	str	r3, [r7, #20]
 8007b84:	697a      	ldr	r2, [r7, #20]
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	429a      	cmp	r2, r3
 8007b8a:	dbc7      	blt.n	8007b1c <sensor_elimination_by_stdev+0x7c>
        }
    }
    if (num_active > 0){
 8007b8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	dd1a      	ble.n	8007bc8 <sensor_elimination_by_stdev+0x128>
        stdev = sqrt(stdev / num_active);
 8007b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b94:	ee07 3a90 	vmov	s15, r3
 8007b98:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007b9c:	ed97 7a06 	vldr	s14, [r7, #24]
 8007ba0:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8007ba4:	ee16 0a90 	vmov	r0, s13
 8007ba8:	f7f8 fcce 	bl	8000548 <__aeabi_f2d>
 8007bac:	4603      	mov	r3, r0
 8007bae:	460c      	mov	r4, r1
 8007bb0:	ec44 3b10 	vmov	d0, r3, r4
 8007bb4:	f00d fc88 	bl	80154c8 <sqrt>
 8007bb8:	ec54 3b10 	vmov	r3, r4, d0
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	4621      	mov	r1, r4
 8007bc0:	f7f9 f812 	bl	8000be8 <__aeabi_d2f>
 8007bc4:	4603      	mov	r3, r0
 8007bc6:	61bb      	str	r3, [r7, #24]
    }

    /* deactivate measurements if they are too far off the mean */
    for (int i = 0; i < n; ++i) {
 8007bc8:	2300      	movs	r3, #0
 8007bca:	613b      	str	r3, [r7, #16]
 8007bcc:	e02f      	b.n	8007c2e <sensor_elimination_by_stdev+0x18e>
        if (measurement_active[i]) {
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	687a      	ldr	r2, [r7, #4]
 8007bd2:	4413      	add	r3, r2
 8007bd4:	781b      	ldrb	r3, [r3, #0]
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d026      	beq.n	8007c28 <sensor_elimination_by_stdev+0x188>
            if (fabsf(measurements[i] - mean) > 2.0 * stdev) {
 8007bda:	693b      	ldr	r3, [r7, #16]
 8007bdc:	009b      	lsls	r3, r3, #2
 8007bde:	68ba      	ldr	r2, [r7, #8]
 8007be0:	4413      	add	r3, r2
 8007be2:	ed93 7a00 	vldr	s14, [r3]
 8007be6:	edd7 7a08 	vldr	s15, [r7, #32]
 8007bea:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007bee:	eef0 7ae7 	vabs.f32	s15, s15
 8007bf2:	ee17 0a90 	vmov	r0, s15
 8007bf6:	f7f8 fca7 	bl	8000548 <__aeabi_f2d>
 8007bfa:	4604      	mov	r4, r0
 8007bfc:	460d      	mov	r5, r1
 8007bfe:	69b8      	ldr	r0, [r7, #24]
 8007c00:	f7f8 fca2 	bl	8000548 <__aeabi_f2d>
 8007c04:	4602      	mov	r2, r0
 8007c06:	460b      	mov	r3, r1
 8007c08:	f7f8 fb40 	bl	800028c <__adddf3>
 8007c0c:	4602      	mov	r2, r0
 8007c0e:	460b      	mov	r3, r1
 8007c10:	4620      	mov	r0, r4
 8007c12:	4629      	mov	r1, r5
 8007c14:	f7f8 ff80 	bl	8000b18 <__aeabi_dcmpgt>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d004      	beq.n	8007c28 <sensor_elimination_by_stdev+0x188>
                measurement_active[i] = false;
 8007c1e:	693b      	ldr	r3, [r7, #16]
 8007c20:	687a      	ldr	r2, [r7, #4]
 8007c22:	4413      	add	r3, r2
 8007c24:	2200      	movs	r2, #0
 8007c26:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < n; ++i) {
 8007c28:	693b      	ldr	r3, [r7, #16]
 8007c2a:	3301      	adds	r3, #1
 8007c2c:	613b      	str	r3, [r7, #16]
 8007c2e:	693a      	ldr	r2, [r7, #16]
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	429a      	cmp	r2, r3
 8007c34:	dbcb      	blt.n	8007bce <sensor_elimination_by_stdev+0x12e>
            }
        }
    }
}
 8007c36:	bf00      	nop
 8007c38:	372c      	adds	r7, #44	; 0x2c
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007c3e:	bf00      	nop
 8007c40:	00000000 	.word	0x00000000
 8007c44:	40000000 	.word	0x40000000

08007c48 <update_mav>:
        extrapolation_rolling_memory->memory_length += num_active;
    }

}

float update_mav(mav_memory_t *mav_memory, timestamp_t t, float measurement, bool measurement_active) {
 8007c48:	b480      	push	{r7}
 8007c4a:	b089      	sub	sp, #36	; 0x24
 8007c4c:	af00      	add	r7, sp, #0
 8007c4e:	60f8      	str	r0, [r7, #12]
 8007c50:	60b9      	str	r1, [r7, #8]
 8007c52:	ed87 0a01 	vstr	s0, [r7, #4]
 8007c56:	4613      	mov	r3, r2
 8007c58:	70fb      	strb	r3, [r7, #3]
    if (measurement_active == true) {
 8007c5a:	78fb      	ldrb	r3, [r7, #3]
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d06b      	beq.n	8007d38 <update_mav+0xf0>
        if (mav_memory->memory_length < MAX_LENGTH_MOVING_AVERAGE) {
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	2b09      	cmp	r3, #9
 8007c66:	dc04      	bgt.n	8007c72 <update_mav+0x2a>
            mav_memory->memory_length += 1;
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	1c5a      	adds	r2, r3, #1
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	601a      	str	r2, [r3, #0]
        }

        for (int i=(mav_memory->memory_length-1); i > 0; i--) {
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	681b      	ldr	r3, [r3, #0]
 8007c76:	3b01      	subs	r3, #1
 8007c78:	61fb      	str	r3, [r7, #28]
 8007c7a:	e02b      	b.n	8007cd4 <update_mav+0x8c>
		    mav_memory->timestamps[i] = mav_memory->timestamps[i-1];
 8007c7c:	69fb      	ldr	r3, [r7, #28]
 8007c7e:	3b01      	subs	r3, #1
 8007c80:	68fa      	ldr	r2, [r7, #12]
 8007c82:	009b      	lsls	r3, r3, #2
 8007c84:	4413      	add	r3, r2
 8007c86:	685a      	ldr	r2, [r3, #4]
 8007c88:	68f9      	ldr	r1, [r7, #12]
 8007c8a:	69fb      	ldr	r3, [r7, #28]
 8007c8c:	009b      	lsls	r3, r3, #2
 8007c8e:	440b      	add	r3, r1
 8007c90:	605a      	str	r2, [r3, #4]
            mav_memory->values[i] = mav_memory->values[i-1];
 8007c92:	69fb      	ldr	r3, [r7, #28]
 8007c94:	3b01      	subs	r3, #1
 8007c96:	68fa      	ldr	r2, [r7, #12]
 8007c98:	330a      	adds	r3, #10
 8007c9a:	009b      	lsls	r3, r3, #2
 8007c9c:	4413      	add	r3, r2
 8007c9e:	3304      	adds	r3, #4
 8007ca0:	681a      	ldr	r2, [r3, #0]
 8007ca2:	68f9      	ldr	r1, [r7, #12]
 8007ca4:	69fb      	ldr	r3, [r7, #28]
 8007ca6:	330a      	adds	r3, #10
 8007ca8:	009b      	lsls	r3, r3, #2
 8007caa:	440b      	add	r3, r1
 8007cac:	3304      	adds	r3, #4
 8007cae:	601a      	str	r2, [r3, #0]
            mav_memory->avg_values[i] = mav_memory->avg_values[i-1];
 8007cb0:	69fb      	ldr	r3, [r7, #28]
 8007cb2:	3b01      	subs	r3, #1
 8007cb4:	68fa      	ldr	r2, [r7, #12]
 8007cb6:	3314      	adds	r3, #20
 8007cb8:	009b      	lsls	r3, r3, #2
 8007cba:	4413      	add	r3, r2
 8007cbc:	3304      	adds	r3, #4
 8007cbe:	681a      	ldr	r2, [r3, #0]
 8007cc0:	68f9      	ldr	r1, [r7, #12]
 8007cc2:	69fb      	ldr	r3, [r7, #28]
 8007cc4:	3314      	adds	r3, #20
 8007cc6:	009b      	lsls	r3, r3, #2
 8007cc8:	440b      	add	r3, r1
 8007cca:	3304      	adds	r3, #4
 8007ccc:	601a      	str	r2, [r3, #0]
        for (int i=(mav_memory->memory_length-1); i > 0; i--) {
 8007cce:	69fb      	ldr	r3, [r7, #28]
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	61fb      	str	r3, [r7, #28]
 8007cd4:	69fb      	ldr	r3, [r7, #28]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	dcd0      	bgt.n	8007c7c <update_mav+0x34>
        }
        
        mav_memory->timestamps[0] = t;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	68ba      	ldr	r2, [r7, #8]
 8007cde:	605a      	str	r2, [r3, #4]
        mav_memory->values[0] = measurement;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	687a      	ldr	r2, [r7, #4]
 8007ce4:	62da      	str	r2, [r3, #44]	; 0x2c

        float values_sum = 0;
 8007ce6:	f04f 0300 	mov.w	r3, #0
 8007cea:	61bb      	str	r3, [r7, #24]
        for (int i=0; i < mav_memory->memory_length; i++) {
 8007cec:	2300      	movs	r3, #0
 8007cee:	617b      	str	r3, [r7, #20]
 8007cf0:	e010      	b.n	8007d14 <update_mav+0xcc>
            values_sum += mav_memory->values[i];
 8007cf2:	68fa      	ldr	r2, [r7, #12]
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	330a      	adds	r3, #10
 8007cf8:	009b      	lsls	r3, r3, #2
 8007cfa:	4413      	add	r3, r2
 8007cfc:	3304      	adds	r3, #4
 8007cfe:	edd3 7a00 	vldr	s15, [r3]
 8007d02:	ed97 7a06 	vldr	s14, [r7, #24]
 8007d06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007d0a:	edc7 7a06 	vstr	s15, [r7, #24]
        for (int i=0; i < mav_memory->memory_length; i++) {
 8007d0e:	697b      	ldr	r3, [r7, #20]
 8007d10:	3301      	adds	r3, #1
 8007d12:	617b      	str	r3, [r7, #20]
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	697a      	ldr	r2, [r7, #20]
 8007d1a:	429a      	cmp	r2, r3
 8007d1c:	dbe9      	blt.n	8007cf2 <update_mav+0xaa>
        }

        mav_memory->avg_values[0] = values_sum / (float)mav_memory->memory_length;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	ee07 3a90 	vmov	s15, r3
 8007d26:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007d2a:	edd7 6a06 	vldr	s13, [r7, #24]
 8007d2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
    } 

    return mav_memory->avg_values[0];
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d3c:	ee07 3a90 	vmov	s15, r3
}
 8007d40:	eeb0 0a67 	vmov.f32	s0, s15
 8007d44:	3724      	adds	r7, #36	; 0x24
 8007d46:	46bd      	mov	sp, r7
 8007d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4c:	4770      	bx	lr
	...

08007d50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007d54:	4b0e      	ldr	r3, [pc, #56]	; (8007d90 <HAL_Init+0x40>)
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	4a0d      	ldr	r2, [pc, #52]	; (8007d90 <HAL_Init+0x40>)
 8007d5a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007d5e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007d60:	4b0b      	ldr	r3, [pc, #44]	; (8007d90 <HAL_Init+0x40>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a0a      	ldr	r2, [pc, #40]	; (8007d90 <HAL_Init+0x40>)
 8007d66:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007d6a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007d6c:	4b08      	ldr	r3, [pc, #32]	; (8007d90 <HAL_Init+0x40>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	4a07      	ldr	r2, [pc, #28]	; (8007d90 <HAL_Init+0x40>)
 8007d72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007d76:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007d78:	2003      	movs	r0, #3
 8007d7a:	f000 fd8b 	bl	8008894 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007d7e:	2000      	movs	r0, #0
 8007d80:	f000 f808 	bl	8007d94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007d84:	f7fc faa2 	bl	80042cc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007d88:	2300      	movs	r3, #0
}
 8007d8a:	4618      	mov	r0, r3
 8007d8c:	bd80      	pop	{r7, pc}
 8007d8e:	bf00      	nop
 8007d90:	40023c00 	.word	0x40023c00

08007d94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007d94:	b580      	push	{r7, lr}
 8007d96:	b082      	sub	sp, #8
 8007d98:	af00      	add	r7, sp, #0
 8007d9a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007d9c:	4b12      	ldr	r3, [pc, #72]	; (8007de8 <HAL_InitTick+0x54>)
 8007d9e:	681a      	ldr	r2, [r3, #0]
 8007da0:	4b12      	ldr	r3, [pc, #72]	; (8007dec <HAL_InitTick+0x58>)
 8007da2:	781b      	ldrb	r3, [r3, #0]
 8007da4:	4619      	mov	r1, r3
 8007da6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007daa:	fbb3 f3f1 	udiv	r3, r3, r1
 8007dae:	fbb2 f3f3 	udiv	r3, r2, r3
 8007db2:	4618      	mov	r0, r3
 8007db4:	f000 fda3 	bl	80088fe <HAL_SYSTICK_Config>
 8007db8:	4603      	mov	r3, r0
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d001      	beq.n	8007dc2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	e00e      	b.n	8007de0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	2b0f      	cmp	r3, #15
 8007dc6:	d80a      	bhi.n	8007dde <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007dc8:	2200      	movs	r2, #0
 8007dca:	6879      	ldr	r1, [r7, #4]
 8007dcc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007dd0:	f000 fd6b 	bl	80088aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007dd4:	4a06      	ldr	r2, [pc, #24]	; (8007df0 <HAL_InitTick+0x5c>)
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007dda:	2300      	movs	r3, #0
 8007ddc:	e000      	b.n	8007de0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007dde:	2301      	movs	r3, #1
}
 8007de0:	4618      	mov	r0, r3
 8007de2:	3708      	adds	r7, #8
 8007de4:	46bd      	mov	sp, r7
 8007de6:	bd80      	pop	{r7, pc}
 8007de8:	20000148 	.word	0x20000148
 8007dec:	20000154 	.word	0x20000154
 8007df0:	20000150 	.word	0x20000150

08007df4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007df4:	b480      	push	{r7}
 8007df6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007df8:	4b06      	ldr	r3, [pc, #24]	; (8007e14 <HAL_IncTick+0x20>)
 8007dfa:	781b      	ldrb	r3, [r3, #0]
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	4b06      	ldr	r3, [pc, #24]	; (8007e18 <HAL_IncTick+0x24>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	4413      	add	r3, r2
 8007e04:	4a04      	ldr	r2, [pc, #16]	; (8007e18 <HAL_IncTick+0x24>)
 8007e06:	6013      	str	r3, [r2, #0]
}
 8007e08:	bf00      	nop
 8007e0a:	46bd      	mov	sp, r7
 8007e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e10:	4770      	bx	lr
 8007e12:	bf00      	nop
 8007e14:	20000154 	.word	0x20000154
 8007e18:	20014ea4 	.word	0x20014ea4

08007e1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	af00      	add	r7, sp, #0
  return uwTick;
 8007e20:	4b03      	ldr	r3, [pc, #12]	; (8007e30 <HAL_GetTick+0x14>)
 8007e22:	681b      	ldr	r3, [r3, #0]
}
 8007e24:	4618      	mov	r0, r3
 8007e26:	46bd      	mov	sp, r7
 8007e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2c:	4770      	bx	lr
 8007e2e:	bf00      	nop
 8007e30:	20014ea4 	.word	0x20014ea4

08007e34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007e34:	b580      	push	{r7, lr}
 8007e36:	b084      	sub	sp, #16
 8007e38:	af00      	add	r7, sp, #0
 8007e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007e3c:	f7ff ffee 	bl	8007e1c <HAL_GetTick>
 8007e40:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007e4c:	d005      	beq.n	8007e5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007e4e:	4b09      	ldr	r3, [pc, #36]	; (8007e74 <HAL_Delay+0x40>)
 8007e50:	781b      	ldrb	r3, [r3, #0]
 8007e52:	461a      	mov	r2, r3
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	4413      	add	r3, r2
 8007e58:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007e5a:	bf00      	nop
 8007e5c:	f7ff ffde 	bl	8007e1c <HAL_GetTick>
 8007e60:	4602      	mov	r2, r0
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	1ad3      	subs	r3, r2, r3
 8007e66:	68fa      	ldr	r2, [r7, #12]
 8007e68:	429a      	cmp	r2, r3
 8007e6a:	d8f7      	bhi.n	8007e5c <HAL_Delay+0x28>
  {
  }
}
 8007e6c:	bf00      	nop
 8007e6e:	3710      	adds	r7, #16
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}
 8007e74:	20000154 	.word	0x20000154

08007e78 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b084      	sub	sp, #16
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8007e80:	2300      	movs	r3, #0
 8007e82:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d101      	bne.n	8007e8e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	e033      	b.n	8007ef6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e92:	2b00      	cmp	r3, #0
 8007e94:	d109      	bne.n	8007eaa <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8007e96:	6878      	ldr	r0, [r7, #4]
 8007e98:	f7f9 ff72 	bl	8001d80 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eae:	f003 0310 	and.w	r3, r3, #16
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d118      	bne.n	8007ee8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eba:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007ebe:	f023 0302 	bic.w	r3, r3, #2
 8007ec2:	f043 0202 	orr.w	r2, r3, #2
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 fa94 	bl	80083f8 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	2200      	movs	r2, #0
 8007ed4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eda:	f023 0303 	bic.w	r3, r3, #3
 8007ede:	f043 0201 	orr.w	r2, r3, #1
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	641a      	str	r2, [r3, #64]	; 0x40
 8007ee6:	e001      	b.n	8007eec <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2200      	movs	r2, #0
 8007ef0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8007ef4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3710      	adds	r7, #16
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}
	...

08007f00 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8007f00:	b580      	push	{r7, lr}
 8007f02:	b086      	sub	sp, #24
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	60f8      	str	r0, [r7, #12]
 8007f08:	60b9      	str	r1, [r7, #8]
 8007f0a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f16:	2b01      	cmp	r3, #1
 8007f18:	d101      	bne.n	8007f1e <HAL_ADC_Start_DMA+0x1e>
 8007f1a:	2302      	movs	r3, #2
 8007f1c:	e0cc      	b.n	80080b8 <HAL_ADC_Start_DMA+0x1b8>
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	2201      	movs	r2, #1
 8007f22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8007f26:	68fb      	ldr	r3, [r7, #12]
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	689b      	ldr	r3, [r3, #8]
 8007f2c:	f003 0301 	and.w	r3, r3, #1
 8007f30:	2b01      	cmp	r3, #1
 8007f32:	d018      	beq.n	8007f66 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	689a      	ldr	r2, [r3, #8]
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f042 0201 	orr.w	r2, r2, #1
 8007f42:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007f44:	4b5e      	ldr	r3, [pc, #376]	; (80080c0 <HAL_ADC_Start_DMA+0x1c0>)
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a5e      	ldr	r2, [pc, #376]	; (80080c4 <HAL_ADC_Start_DMA+0x1c4>)
 8007f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8007f4e:	0c9a      	lsrs	r2, r3, #18
 8007f50:	4613      	mov	r3, r2
 8007f52:	005b      	lsls	r3, r3, #1
 8007f54:	4413      	add	r3, r2
 8007f56:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8007f58:	e002      	b.n	8007f60 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8007f5a:	693b      	ldr	r3, [r7, #16]
 8007f5c:	3b01      	subs	r3, #1
 8007f5e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d1f9      	bne.n	8007f5a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	689b      	ldr	r3, [r3, #8]
 8007f6c:	f003 0301 	and.w	r3, r3, #1
 8007f70:	2b01      	cmp	r3, #1
 8007f72:	f040 80a0 	bne.w	80080b6 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f7a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8007f7e:	f023 0301 	bic.w	r3, r3, #1
 8007f82:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d007      	beq.n	8007fa8 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f9c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007fa0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007fb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007fb4:	d106      	bne.n	8007fc4 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fba:	f023 0206 	bic.w	r2, r3, #6
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	645a      	str	r2, [r3, #68]	; 0x44
 8007fc2:	e002      	b.n	8007fca <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	2200      	movs	r2, #0
 8007fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007fd2:	4b3d      	ldr	r3, [pc, #244]	; (80080c8 <HAL_ADC_Start_DMA+0x1c8>)
 8007fd4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fda:	4a3c      	ldr	r2, [pc, #240]	; (80080cc <HAL_ADC_Start_DMA+0x1cc>)
 8007fdc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fe2:	4a3b      	ldr	r2, [pc, #236]	; (80080d0 <HAL_ADC_Start_DMA+0x1d0>)
 8007fe4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fea:	4a3a      	ldr	r2, [pc, #232]	; (80080d4 <HAL_ADC_Start_DMA+0x1d4>)
 8007fec:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8007ff6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	685a      	ldr	r2, [r3, #4]
 8007ffe:	68fb      	ldr	r3, [r7, #12]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8008006:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	689a      	ldr	r2, [r3, #8]
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008016:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	334c      	adds	r3, #76	; 0x4c
 8008022:	4619      	mov	r1, r3
 8008024:	68ba      	ldr	r2, [r7, #8]
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	f000 fd24 	bl	8008a74 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800802c:	697b      	ldr	r3, [r7, #20]
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	f003 031f 	and.w	r3, r3, #31
 8008034:	2b00      	cmp	r3, #0
 8008036:	d12a      	bne.n	800808e <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	4a26      	ldr	r2, [pc, #152]	; (80080d8 <HAL_ADC_Start_DMA+0x1d8>)
 800803e:	4293      	cmp	r3, r2
 8008040:	d015      	beq.n	800806e <HAL_ADC_Start_DMA+0x16e>
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a25      	ldr	r2, [pc, #148]	; (80080dc <HAL_ADC_Start_DMA+0x1dc>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d105      	bne.n	8008058 <HAL_ADC_Start_DMA+0x158>
 800804c:	4b1e      	ldr	r3, [pc, #120]	; (80080c8 <HAL_ADC_Start_DMA+0x1c8>)
 800804e:	685b      	ldr	r3, [r3, #4]
 8008050:	f003 031f 	and.w	r3, r3, #31
 8008054:	2b00      	cmp	r3, #0
 8008056:	d00a      	beq.n	800806e <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	4a20      	ldr	r2, [pc, #128]	; (80080e0 <HAL_ADC_Start_DMA+0x1e0>)
 800805e:	4293      	cmp	r3, r2
 8008060:	d129      	bne.n	80080b6 <HAL_ADC_Start_DMA+0x1b6>
 8008062:	4b19      	ldr	r3, [pc, #100]	; (80080c8 <HAL_ADC_Start_DMA+0x1c8>)
 8008064:	685b      	ldr	r3, [r3, #4]
 8008066:	f003 031f 	and.w	r3, r3, #31
 800806a:	2b0f      	cmp	r3, #15
 800806c:	d823      	bhi.n	80080b6 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	689b      	ldr	r3, [r3, #8]
 8008074:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008078:	2b00      	cmp	r3, #0
 800807a:	d11c      	bne.n	80080b6 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	689a      	ldr	r2, [r3, #8]
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800808a:	609a      	str	r2, [r3, #8]
 800808c:	e013      	b.n	80080b6 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	4a11      	ldr	r2, [pc, #68]	; (80080d8 <HAL_ADC_Start_DMA+0x1d8>)
 8008094:	4293      	cmp	r3, r2
 8008096:	d10e      	bne.n	80080b6 <HAL_ADC_Start_DMA+0x1b6>
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	689b      	ldr	r3, [r3, #8]
 800809e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80080a2:	2b00      	cmp	r3, #0
 80080a4:	d107      	bne.n	80080b6 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	689a      	ldr	r2, [r3, #8]
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80080b4:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80080b6:	2300      	movs	r3, #0
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3718      	adds	r7, #24
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}
 80080c0:	20000148 	.word	0x20000148
 80080c4:	431bde83 	.word	0x431bde83
 80080c8:	40012300 	.word	0x40012300
 80080cc:	080085f1 	.word	0x080085f1
 80080d0:	080086ab 	.word	0x080086ab
 80080d4:	080086c7 	.word	0x080086c7
 80080d8:	40012000 	.word	0x40012000
 80080dc:	40012100 	.word	0x40012100
 80080e0:	40012200 	.word	0x40012200

080080e4 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b084      	sub	sp, #16
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80080ec:	2300      	movs	r3, #0
 80080ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80080f6:	2b01      	cmp	r3, #1
 80080f8:	d101      	bne.n	80080fe <HAL_ADC_Stop_DMA+0x1a>
 80080fa:	2302      	movs	r3, #2
 80080fc:	e038      	b.n	8008170 <HAL_ADC_Stop_DMA+0x8c>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	2201      	movs	r2, #1
 8008102:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	689a      	ldr	r2, [r3, #8]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f022 0201 	bic.w	r2, r2, #1
 8008114:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	689b      	ldr	r3, [r3, #8]
 800811c:	f003 0301 	and.w	r3, r3, #1
 8008120:	2b00      	cmp	r3, #0
 8008122:	d120      	bne.n	8008166 <HAL_ADC_Stop_DMA+0x82>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	689a      	ldr	r2, [r3, #8]
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008132:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008138:	4618      	mov	r0, r3
 800813a:	f000 fcf3 	bl	8008b24 <HAL_DMA_Abort>
 800813e:	4603      	mov	r3, r0
 8008140:	73fb      	strb	r3, [r7, #15]
    
    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	685a      	ldr	r2, [r3, #4]
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	f022 6280 	bic.w	r2, r2, #67108864	; 0x4000000
 8008150:	605a      	str	r2, [r3, #4]
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008156:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800815a:	f023 0301 	bic.w	r3, r3, #1
 800815e:	f043 0201 	orr.w	r2, r3, #1
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2200      	movs	r2, #0
 800816a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800816e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008170:	4618      	mov	r0, r3
 8008172:	3710      	adds	r7, #16
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8008180:	bf00      	nop
 8008182:	370c      	adds	r7, #12
 8008184:	46bd      	mov	sp, r7
 8008186:	f85d 7b04 	ldr.w	r7, [sp], #4
 800818a:	4770      	bx	lr

0800818c <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800818c:	b480      	push	{r7}
 800818e:	b083      	sub	sp, #12
 8008190:	af00      	add	r7, sp, #0
 8008192:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8008194:	bf00      	nop
 8008196:	370c      	adds	r7, #12
 8008198:	46bd      	mov	sp, r7
 800819a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819e:	4770      	bx	lr

080081a0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80081a0:	b480      	push	{r7}
 80081a2:	b083      	sub	sp, #12
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80081a8:	bf00      	nop
 80081aa:	370c      	adds	r7, #12
 80081ac:	46bd      	mov	sp, r7
 80081ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b2:	4770      	bx	lr

080081b4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80081b4:	b480      	push	{r7}
 80081b6:	b085      	sub	sp, #20
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
 80081bc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80081be:	2300      	movs	r3, #0
 80081c0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80081c8:	2b01      	cmp	r3, #1
 80081ca:	d101      	bne.n	80081d0 <HAL_ADC_ConfigChannel+0x1c>
 80081cc:	2302      	movs	r3, #2
 80081ce:	e105      	b.n	80083dc <HAL_ADC_ConfigChannel+0x228>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2201      	movs	r2, #1
 80081d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80081d8:	683b      	ldr	r3, [r7, #0]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	2b09      	cmp	r3, #9
 80081de:	d925      	bls.n	800822c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	68d9      	ldr	r1, [r3, #12]
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	b29b      	uxth	r3, r3
 80081ec:	461a      	mov	r2, r3
 80081ee:	4613      	mov	r3, r2
 80081f0:	005b      	lsls	r3, r3, #1
 80081f2:	4413      	add	r3, r2
 80081f4:	3b1e      	subs	r3, #30
 80081f6:	2207      	movs	r2, #7
 80081f8:	fa02 f303 	lsl.w	r3, r2, r3
 80081fc:	43da      	mvns	r2, r3
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	400a      	ands	r2, r1
 8008204:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	68d9      	ldr	r1, [r3, #12]
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	689a      	ldr	r2, [r3, #8]
 8008210:	683b      	ldr	r3, [r7, #0]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	b29b      	uxth	r3, r3
 8008216:	4618      	mov	r0, r3
 8008218:	4603      	mov	r3, r0
 800821a:	005b      	lsls	r3, r3, #1
 800821c:	4403      	add	r3, r0
 800821e:	3b1e      	subs	r3, #30
 8008220:	409a      	lsls	r2, r3
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	430a      	orrs	r2, r1
 8008228:	60da      	str	r2, [r3, #12]
 800822a:	e022      	b.n	8008272 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	6919      	ldr	r1, [r3, #16]
 8008232:	683b      	ldr	r3, [r7, #0]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	b29b      	uxth	r3, r3
 8008238:	461a      	mov	r2, r3
 800823a:	4613      	mov	r3, r2
 800823c:	005b      	lsls	r3, r3, #1
 800823e:	4413      	add	r3, r2
 8008240:	2207      	movs	r2, #7
 8008242:	fa02 f303 	lsl.w	r3, r2, r3
 8008246:	43da      	mvns	r2, r3
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	400a      	ands	r2, r1
 800824e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	6919      	ldr	r1, [r3, #16]
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	689a      	ldr	r2, [r3, #8]
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	b29b      	uxth	r3, r3
 8008260:	4618      	mov	r0, r3
 8008262:	4603      	mov	r3, r0
 8008264:	005b      	lsls	r3, r3, #1
 8008266:	4403      	add	r3, r0
 8008268:	409a      	lsls	r2, r3
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	430a      	orrs	r2, r1
 8008270:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	685b      	ldr	r3, [r3, #4]
 8008276:	2b06      	cmp	r3, #6
 8008278:	d824      	bhi.n	80082c4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	685a      	ldr	r2, [r3, #4]
 8008284:	4613      	mov	r3, r2
 8008286:	009b      	lsls	r3, r3, #2
 8008288:	4413      	add	r3, r2
 800828a:	3b05      	subs	r3, #5
 800828c:	221f      	movs	r2, #31
 800828e:	fa02 f303 	lsl.w	r3, r2, r3
 8008292:	43da      	mvns	r2, r3
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	400a      	ands	r2, r1
 800829a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	b29b      	uxth	r3, r3
 80082a8:	4618      	mov	r0, r3
 80082aa:	683b      	ldr	r3, [r7, #0]
 80082ac:	685a      	ldr	r2, [r3, #4]
 80082ae:	4613      	mov	r3, r2
 80082b0:	009b      	lsls	r3, r3, #2
 80082b2:	4413      	add	r3, r2
 80082b4:	3b05      	subs	r3, #5
 80082b6:	fa00 f203 	lsl.w	r2, r0, r3
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	430a      	orrs	r2, r1
 80082c0:	635a      	str	r2, [r3, #52]	; 0x34
 80082c2:	e04c      	b.n	800835e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80082c4:	683b      	ldr	r3, [r7, #0]
 80082c6:	685b      	ldr	r3, [r3, #4]
 80082c8:	2b0c      	cmp	r3, #12
 80082ca:	d824      	bhi.n	8008316 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80082d2:	683b      	ldr	r3, [r7, #0]
 80082d4:	685a      	ldr	r2, [r3, #4]
 80082d6:	4613      	mov	r3, r2
 80082d8:	009b      	lsls	r3, r3, #2
 80082da:	4413      	add	r3, r2
 80082dc:	3b23      	subs	r3, #35	; 0x23
 80082de:	221f      	movs	r2, #31
 80082e0:	fa02 f303 	lsl.w	r3, r2, r3
 80082e4:	43da      	mvns	r2, r3
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	400a      	ands	r2, r1
 80082ec:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80082f4:	683b      	ldr	r3, [r7, #0]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	b29b      	uxth	r3, r3
 80082fa:	4618      	mov	r0, r3
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	685a      	ldr	r2, [r3, #4]
 8008300:	4613      	mov	r3, r2
 8008302:	009b      	lsls	r3, r3, #2
 8008304:	4413      	add	r3, r2
 8008306:	3b23      	subs	r3, #35	; 0x23
 8008308:	fa00 f203 	lsl.w	r2, r0, r3
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	430a      	orrs	r2, r1
 8008312:	631a      	str	r2, [r3, #48]	; 0x30
 8008314:	e023      	b.n	800835e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800831c:	683b      	ldr	r3, [r7, #0]
 800831e:	685a      	ldr	r2, [r3, #4]
 8008320:	4613      	mov	r3, r2
 8008322:	009b      	lsls	r3, r3, #2
 8008324:	4413      	add	r3, r2
 8008326:	3b41      	subs	r3, #65	; 0x41
 8008328:	221f      	movs	r2, #31
 800832a:	fa02 f303 	lsl.w	r3, r2, r3
 800832e:	43da      	mvns	r2, r3
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	400a      	ands	r2, r1
 8008336:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800833e:	683b      	ldr	r3, [r7, #0]
 8008340:	681b      	ldr	r3, [r3, #0]
 8008342:	b29b      	uxth	r3, r3
 8008344:	4618      	mov	r0, r3
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	685a      	ldr	r2, [r3, #4]
 800834a:	4613      	mov	r3, r2
 800834c:	009b      	lsls	r3, r3, #2
 800834e:	4413      	add	r3, r2
 8008350:	3b41      	subs	r3, #65	; 0x41
 8008352:	fa00 f203 	lsl.w	r2, r0, r3
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	430a      	orrs	r2, r1
 800835c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800835e:	4b22      	ldr	r3, [pc, #136]	; (80083e8 <HAL_ADC_ConfigChannel+0x234>)
 8008360:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	4a21      	ldr	r2, [pc, #132]	; (80083ec <HAL_ADC_ConfigChannel+0x238>)
 8008368:	4293      	cmp	r3, r2
 800836a:	d109      	bne.n	8008380 <HAL_ADC_ConfigChannel+0x1cc>
 800836c:	683b      	ldr	r3, [r7, #0]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	2b12      	cmp	r3, #18
 8008372:	d105      	bne.n	8008380 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8008374:	68fb      	ldr	r3, [r7, #12]
 8008376:	685b      	ldr	r3, [r3, #4]
 8008378:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	4a19      	ldr	r2, [pc, #100]	; (80083ec <HAL_ADC_ConfigChannel+0x238>)
 8008386:	4293      	cmp	r3, r2
 8008388:	d123      	bne.n	80083d2 <HAL_ADC_ConfigChannel+0x21e>
 800838a:	683b      	ldr	r3, [r7, #0]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	2b10      	cmp	r3, #16
 8008390:	d003      	beq.n	800839a <HAL_ADC_ConfigChannel+0x1e6>
 8008392:	683b      	ldr	r3, [r7, #0]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	2b11      	cmp	r3, #17
 8008398:	d11b      	bne.n	80083d2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	685b      	ldr	r3, [r3, #4]
 800839e:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	2b10      	cmp	r3, #16
 80083ac:	d111      	bne.n	80083d2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80083ae:	4b10      	ldr	r3, [pc, #64]	; (80083f0 <HAL_ADC_ConfigChannel+0x23c>)
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	4a10      	ldr	r2, [pc, #64]	; (80083f4 <HAL_ADC_ConfigChannel+0x240>)
 80083b4:	fba2 2303 	umull	r2, r3, r2, r3
 80083b8:	0c9a      	lsrs	r2, r3, #18
 80083ba:	4613      	mov	r3, r2
 80083bc:	009b      	lsls	r3, r3, #2
 80083be:	4413      	add	r3, r2
 80083c0:	005b      	lsls	r3, r3, #1
 80083c2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80083c4:	e002      	b.n	80083cc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80083c6:	68bb      	ldr	r3, [r7, #8]
 80083c8:	3b01      	subs	r3, #1
 80083ca:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d1f9      	bne.n	80083c6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	2200      	movs	r2, #0
 80083d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80083da:	2300      	movs	r3, #0
}
 80083dc:	4618      	mov	r0, r3
 80083de:	3714      	adds	r7, #20
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr
 80083e8:	40012300 	.word	0x40012300
 80083ec:	40012000 	.word	0x40012000
 80083f0:	20000148 	.word	0x20000148
 80083f4:	431bde83 	.word	0x431bde83

080083f8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80083f8:	b480      	push	{r7}
 80083fa:	b085      	sub	sp, #20
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008400:	4b79      	ldr	r3, [pc, #484]	; (80085e8 <ADC_Init+0x1f0>)
 8008402:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	685b      	ldr	r3, [r3, #4]
 8008408:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	685a      	ldr	r2, [r3, #4]
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	685b      	ldr	r3, [r3, #4]
 8008418:	431a      	orrs	r2, r3
 800841a:	68fb      	ldr	r3, [r7, #12]
 800841c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	685a      	ldr	r2, [r3, #4]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800842c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	6859      	ldr	r1, [r3, #4]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	691b      	ldr	r3, [r3, #16]
 8008438:	021a      	lsls	r2, r3, #8
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	681b      	ldr	r3, [r3, #0]
 800843e:	430a      	orrs	r2, r1
 8008440:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	685a      	ldr	r2, [r3, #4]
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8008450:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	6859      	ldr	r1, [r3, #4]
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	689a      	ldr	r2, [r3, #8]
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	430a      	orrs	r2, r1
 8008462:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	689a      	ldr	r2, [r3, #8]
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008472:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	6899      	ldr	r1, [r3, #8]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	68da      	ldr	r2, [r3, #12]
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	430a      	orrs	r2, r1
 8008484:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800848a:	4a58      	ldr	r2, [pc, #352]	; (80085ec <ADC_Init+0x1f4>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d022      	beq.n	80084d6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	689a      	ldr	r2, [r3, #8]
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800849e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	6899      	ldr	r1, [r3, #8]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	430a      	orrs	r2, r1
 80084b0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	689a      	ldr	r2, [r3, #8]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80084c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	6899      	ldr	r1, [r3, #8]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	430a      	orrs	r2, r1
 80084d2:	609a      	str	r2, [r3, #8]
 80084d4:	e00f      	b.n	80084f6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	689a      	ldr	r2, [r3, #8]
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	681b      	ldr	r3, [r3, #0]
 80084e0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80084e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	689a      	ldr	r2, [r3, #8]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80084f4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	689a      	ldr	r2, [r3, #8]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f022 0202 	bic.w	r2, r2, #2
 8008504:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	6899      	ldr	r1, [r3, #8]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	7e1b      	ldrb	r3, [r3, #24]
 8008510:	005a      	lsls	r2, r3, #1
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	430a      	orrs	r2, r1
 8008518:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008520:	2b00      	cmp	r3, #0
 8008522:	d01b      	beq.n	800855c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	685a      	ldr	r2, [r3, #4]
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008532:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	685a      	ldr	r2, [r3, #4]
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8008542:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	6859      	ldr	r1, [r3, #4]
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800854e:	3b01      	subs	r3, #1
 8008550:	035a      	lsls	r2, r3, #13
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	430a      	orrs	r2, r1
 8008558:	605a      	str	r2, [r3, #4]
 800855a:	e007      	b.n	800856c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	685a      	ldr	r2, [r3, #4]
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800856a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800857a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	69db      	ldr	r3, [r3, #28]
 8008586:	3b01      	subs	r3, #1
 8008588:	051a      	lsls	r2, r3, #20
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	430a      	orrs	r2, r1
 8008590:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	689a      	ldr	r2, [r3, #8]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80085a0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	6899      	ldr	r1, [r3, #8]
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80085ae:	025a      	lsls	r2, r3, #9
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	430a      	orrs	r2, r1
 80085b6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	689a      	ldr	r2, [r3, #8]
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80085c6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	6899      	ldr	r1, [r3, #8]
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	695b      	ldr	r3, [r3, #20]
 80085d2:	029a      	lsls	r2, r3, #10
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	430a      	orrs	r2, r1
 80085da:	609a      	str	r2, [r3, #8]
}
 80085dc:	bf00      	nop
 80085de:	3714      	adds	r7, #20
 80085e0:	46bd      	mov	sp, r7
 80085e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e6:	4770      	bx	lr
 80085e8:	40012300 	.word	0x40012300
 80085ec:	0f000001 	.word	0x0f000001

080085f0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b084      	sub	sp, #16
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80085fc:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008602:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8008606:	2b00      	cmp	r3, #0
 8008608:	d13c      	bne.n	8008684 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800860a:	68fb      	ldr	r3, [r7, #12]
 800860c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800860e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008616:	68fb      	ldr	r3, [r7, #12]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8008620:	2b00      	cmp	r3, #0
 8008622:	d12b      	bne.n	800867c <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8008628:	2b00      	cmp	r3, #0
 800862a:	d127      	bne.n	800867c <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008632:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8008636:	2b00      	cmp	r3, #0
 8008638:	d006      	beq.n	8008648 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	689b      	ldr	r3, [r3, #8]
 8008640:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8008644:	2b00      	cmp	r3, #0
 8008646:	d119      	bne.n	800867c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	685a      	ldr	r2, [r3, #4]
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f022 0220 	bic.w	r2, r2, #32
 8008656:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800865c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008668:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800866c:	2b00      	cmp	r3, #0
 800866e:	d105      	bne.n	800867c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008674:	f043 0201 	orr.w	r2, r3, #1
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800867c:	68f8      	ldr	r0, [r7, #12]
 800867e:	f7ff fd7b 	bl	8008178 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8008682:	e00e      	b.n	80086a2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008688:	f003 0310 	and.w	r3, r3, #16
 800868c:	2b00      	cmp	r3, #0
 800868e:	d003      	beq.n	8008698 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8008690:	68f8      	ldr	r0, [r7, #12]
 8008692:	f7ff fd85 	bl	80081a0 <HAL_ADC_ErrorCallback>
}
 8008696:	e004      	b.n	80086a2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800869c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	4798      	blx	r3
}
 80086a2:	bf00      	nop
 80086a4:	3710      	adds	r7, #16
 80086a6:	46bd      	mov	sp, r7
 80086a8:	bd80      	pop	{r7, pc}

080086aa <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80086aa:	b580      	push	{r7, lr}
 80086ac:	b084      	sub	sp, #16
 80086ae:	af00      	add	r7, sp, #0
 80086b0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086b6:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80086b8:	68f8      	ldr	r0, [r7, #12]
 80086ba:	f7ff fd67 	bl	800818c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80086be:	bf00      	nop
 80086c0:	3710      	adds	r7, #16
 80086c2:	46bd      	mov	sp, r7
 80086c4:	bd80      	pop	{r7, pc}

080086c6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80086c6:	b580      	push	{r7, lr}
 80086c8:	b084      	sub	sp, #16
 80086ca:	af00      	add	r7, sp, #0
 80086cc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086d2:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	2240      	movs	r2, #64	; 0x40
 80086d8:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80086de:	f043 0204 	orr.w	r2, r3, #4
 80086e2:	68fb      	ldr	r3, [r7, #12]
 80086e4:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80086e6:	68f8      	ldr	r0, [r7, #12]
 80086e8:	f7ff fd5a 	bl	80081a0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80086ec:	bf00      	nop
 80086ee:	3710      	adds	r7, #16
 80086f0:	46bd      	mov	sp, r7
 80086f2:	bd80      	pop	{r7, pc}

080086f4 <__NVIC_SetPriorityGrouping>:
{
 80086f4:	b480      	push	{r7}
 80086f6:	b085      	sub	sp, #20
 80086f8:	af00      	add	r7, sp, #0
 80086fa:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f003 0307 	and.w	r3, r3, #7
 8008702:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008704:	4b0c      	ldr	r3, [pc, #48]	; (8008738 <__NVIC_SetPriorityGrouping+0x44>)
 8008706:	68db      	ldr	r3, [r3, #12]
 8008708:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800870a:	68ba      	ldr	r2, [r7, #8]
 800870c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8008710:	4013      	ands	r3, r2
 8008712:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008718:	68bb      	ldr	r3, [r7, #8]
 800871a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800871c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8008720:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008724:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008726:	4a04      	ldr	r2, [pc, #16]	; (8008738 <__NVIC_SetPriorityGrouping+0x44>)
 8008728:	68bb      	ldr	r3, [r7, #8]
 800872a:	60d3      	str	r3, [r2, #12]
}
 800872c:	bf00      	nop
 800872e:	3714      	adds	r7, #20
 8008730:	46bd      	mov	sp, r7
 8008732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008736:	4770      	bx	lr
 8008738:	e000ed00 	.word	0xe000ed00

0800873c <__NVIC_GetPriorityGrouping>:
{
 800873c:	b480      	push	{r7}
 800873e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8008740:	4b04      	ldr	r3, [pc, #16]	; (8008754 <__NVIC_GetPriorityGrouping+0x18>)
 8008742:	68db      	ldr	r3, [r3, #12]
 8008744:	0a1b      	lsrs	r3, r3, #8
 8008746:	f003 0307 	and.w	r3, r3, #7
}
 800874a:	4618      	mov	r0, r3
 800874c:	46bd      	mov	sp, r7
 800874e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008752:	4770      	bx	lr
 8008754:	e000ed00 	.word	0xe000ed00

08008758 <__NVIC_EnableIRQ>:
{
 8008758:	b480      	push	{r7}
 800875a:	b083      	sub	sp, #12
 800875c:	af00      	add	r7, sp, #0
 800875e:	4603      	mov	r3, r0
 8008760:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008766:	2b00      	cmp	r3, #0
 8008768:	db0b      	blt.n	8008782 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800876a:	79fb      	ldrb	r3, [r7, #7]
 800876c:	f003 021f 	and.w	r2, r3, #31
 8008770:	4907      	ldr	r1, [pc, #28]	; (8008790 <__NVIC_EnableIRQ+0x38>)
 8008772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008776:	095b      	lsrs	r3, r3, #5
 8008778:	2001      	movs	r0, #1
 800877a:	fa00 f202 	lsl.w	r2, r0, r2
 800877e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8008782:	bf00      	nop
 8008784:	370c      	adds	r7, #12
 8008786:	46bd      	mov	sp, r7
 8008788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800878c:	4770      	bx	lr
 800878e:	bf00      	nop
 8008790:	e000e100 	.word	0xe000e100

08008794 <__NVIC_SetPriority>:
{
 8008794:	b480      	push	{r7}
 8008796:	b083      	sub	sp, #12
 8008798:	af00      	add	r7, sp, #0
 800879a:	4603      	mov	r3, r0
 800879c:	6039      	str	r1, [r7, #0]
 800879e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80087a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	db0a      	blt.n	80087be <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	b2da      	uxtb	r2, r3
 80087ac:	490c      	ldr	r1, [pc, #48]	; (80087e0 <__NVIC_SetPriority+0x4c>)
 80087ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80087b2:	0112      	lsls	r2, r2, #4
 80087b4:	b2d2      	uxtb	r2, r2
 80087b6:	440b      	add	r3, r1
 80087b8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80087bc:	e00a      	b.n	80087d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80087be:	683b      	ldr	r3, [r7, #0]
 80087c0:	b2da      	uxtb	r2, r3
 80087c2:	4908      	ldr	r1, [pc, #32]	; (80087e4 <__NVIC_SetPriority+0x50>)
 80087c4:	79fb      	ldrb	r3, [r7, #7]
 80087c6:	f003 030f 	and.w	r3, r3, #15
 80087ca:	3b04      	subs	r3, #4
 80087cc:	0112      	lsls	r2, r2, #4
 80087ce:	b2d2      	uxtb	r2, r2
 80087d0:	440b      	add	r3, r1
 80087d2:	761a      	strb	r2, [r3, #24]
}
 80087d4:	bf00      	nop
 80087d6:	370c      	adds	r7, #12
 80087d8:	46bd      	mov	sp, r7
 80087da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087de:	4770      	bx	lr
 80087e0:	e000e100 	.word	0xe000e100
 80087e4:	e000ed00 	.word	0xe000ed00

080087e8 <NVIC_EncodePriority>:
{
 80087e8:	b480      	push	{r7}
 80087ea:	b089      	sub	sp, #36	; 0x24
 80087ec:	af00      	add	r7, sp, #0
 80087ee:	60f8      	str	r0, [r7, #12]
 80087f0:	60b9      	str	r1, [r7, #8]
 80087f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f003 0307 	and.w	r3, r3, #7
 80087fa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80087fc:	69fb      	ldr	r3, [r7, #28]
 80087fe:	f1c3 0307 	rsb	r3, r3, #7
 8008802:	2b04      	cmp	r3, #4
 8008804:	bf28      	it	cs
 8008806:	2304      	movcs	r3, #4
 8008808:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800880a:	69fb      	ldr	r3, [r7, #28]
 800880c:	3304      	adds	r3, #4
 800880e:	2b06      	cmp	r3, #6
 8008810:	d902      	bls.n	8008818 <NVIC_EncodePriority+0x30>
 8008812:	69fb      	ldr	r3, [r7, #28]
 8008814:	3b03      	subs	r3, #3
 8008816:	e000      	b.n	800881a <NVIC_EncodePriority+0x32>
 8008818:	2300      	movs	r3, #0
 800881a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800881c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008820:	69bb      	ldr	r3, [r7, #24]
 8008822:	fa02 f303 	lsl.w	r3, r2, r3
 8008826:	43da      	mvns	r2, r3
 8008828:	68bb      	ldr	r3, [r7, #8]
 800882a:	401a      	ands	r2, r3
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008830:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8008834:	697b      	ldr	r3, [r7, #20]
 8008836:	fa01 f303 	lsl.w	r3, r1, r3
 800883a:	43d9      	mvns	r1, r3
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008840:	4313      	orrs	r3, r2
}
 8008842:	4618      	mov	r0, r3
 8008844:	3724      	adds	r7, #36	; 0x24
 8008846:	46bd      	mov	sp, r7
 8008848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800884c:	4770      	bx	lr
	...

08008850 <SysTick_Config>:
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b082      	sub	sp, #8
 8008854:	af00      	add	r7, sp, #0
 8008856:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	3b01      	subs	r3, #1
 800885c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008860:	d301      	bcc.n	8008866 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8008862:	2301      	movs	r3, #1
 8008864:	e00f      	b.n	8008886 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008866:	4a0a      	ldr	r2, [pc, #40]	; (8008890 <SysTick_Config+0x40>)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	3b01      	subs	r3, #1
 800886c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800886e:	210f      	movs	r1, #15
 8008870:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008874:	f7ff ff8e 	bl	8008794 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008878:	4b05      	ldr	r3, [pc, #20]	; (8008890 <SysTick_Config+0x40>)
 800887a:	2200      	movs	r2, #0
 800887c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800887e:	4b04      	ldr	r3, [pc, #16]	; (8008890 <SysTick_Config+0x40>)
 8008880:	2207      	movs	r2, #7
 8008882:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8008884:	2300      	movs	r3, #0
}
 8008886:	4618      	mov	r0, r3
 8008888:	3708      	adds	r7, #8
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}
 800888e:	bf00      	nop
 8008890:	e000e010 	.word	0xe000e010

08008894 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b082      	sub	sp, #8
 8008898:	af00      	add	r7, sp, #0
 800889a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800889c:	6878      	ldr	r0, [r7, #4]
 800889e:	f7ff ff29 	bl	80086f4 <__NVIC_SetPriorityGrouping>
}
 80088a2:	bf00      	nop
 80088a4:	3708      	adds	r7, #8
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}

080088aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80088aa:	b580      	push	{r7, lr}
 80088ac:	b086      	sub	sp, #24
 80088ae:	af00      	add	r7, sp, #0
 80088b0:	4603      	mov	r3, r0
 80088b2:	60b9      	str	r1, [r7, #8]
 80088b4:	607a      	str	r2, [r7, #4]
 80088b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80088b8:	2300      	movs	r3, #0
 80088ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80088bc:	f7ff ff3e 	bl	800873c <__NVIC_GetPriorityGrouping>
 80088c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80088c2:	687a      	ldr	r2, [r7, #4]
 80088c4:	68b9      	ldr	r1, [r7, #8]
 80088c6:	6978      	ldr	r0, [r7, #20]
 80088c8:	f7ff ff8e 	bl	80087e8 <NVIC_EncodePriority>
 80088cc:	4602      	mov	r2, r0
 80088ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80088d2:	4611      	mov	r1, r2
 80088d4:	4618      	mov	r0, r3
 80088d6:	f7ff ff5d 	bl	8008794 <__NVIC_SetPriority>
}
 80088da:	bf00      	nop
 80088dc:	3718      	adds	r7, #24
 80088de:	46bd      	mov	sp, r7
 80088e0:	bd80      	pop	{r7, pc}

080088e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80088e2:	b580      	push	{r7, lr}
 80088e4:	b082      	sub	sp, #8
 80088e6:	af00      	add	r7, sp, #0
 80088e8:	4603      	mov	r3, r0
 80088ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80088ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80088f0:	4618      	mov	r0, r3
 80088f2:	f7ff ff31 	bl	8008758 <__NVIC_EnableIRQ>
}
 80088f6:	bf00      	nop
 80088f8:	3708      	adds	r7, #8
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}

080088fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80088fe:	b580      	push	{r7, lr}
 8008900:	b082      	sub	sp, #8
 8008902:	af00      	add	r7, sp, #0
 8008904:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f7ff ffa2 	bl	8008850 <SysTick_Config>
 800890c:	4603      	mov	r3, r0
}
 800890e:	4618      	mov	r0, r3
 8008910:	3708      	adds	r7, #8
 8008912:	46bd      	mov	sp, r7
 8008914:	bd80      	pop	{r7, pc}
	...

08008918 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8008918:	b580      	push	{r7, lr}
 800891a:	b086      	sub	sp, #24
 800891c:	af00      	add	r7, sp, #0
 800891e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8008920:	2300      	movs	r3, #0
 8008922:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8008924:	f7ff fa7a 	bl	8007e1c <HAL_GetTick>
 8008928:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	2b00      	cmp	r3, #0
 800892e:	d101      	bne.n	8008934 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8008930:	2301      	movs	r3, #1
 8008932:	e099      	b.n	8008a68 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2200      	movs	r2, #0
 8008938:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2202      	movs	r2, #2
 8008940:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	681a      	ldr	r2, [r3, #0]
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	f022 0201 	bic.w	r2, r2, #1
 8008952:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008954:	e00f      	b.n	8008976 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008956:	f7ff fa61 	bl	8007e1c <HAL_GetTick>
 800895a:	4602      	mov	r2, r0
 800895c:	693b      	ldr	r3, [r7, #16]
 800895e:	1ad3      	subs	r3, r2, r3
 8008960:	2b05      	cmp	r3, #5
 8008962:	d908      	bls.n	8008976 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2220      	movs	r2, #32
 8008968:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	2203      	movs	r2, #3
 800896e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8008972:	2303      	movs	r3, #3
 8008974:	e078      	b.n	8008a68 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	f003 0301 	and.w	r3, r3, #1
 8008980:	2b00      	cmp	r3, #0
 8008982:	d1e8      	bne.n	8008956 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800898c:	697a      	ldr	r2, [r7, #20]
 800898e:	4b38      	ldr	r3, [pc, #224]	; (8008a70 <HAL_DMA_Init+0x158>)
 8008990:	4013      	ands	r3, r2
 8008992:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	685a      	ldr	r2, [r3, #4]
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80089a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	691b      	ldr	r3, [r3, #16]
 80089a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80089ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	699b      	ldr	r3, [r3, #24]
 80089b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80089ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	6a1b      	ldr	r3, [r3, #32]
 80089c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80089c2:	697a      	ldr	r2, [r7, #20]
 80089c4:	4313      	orrs	r3, r2
 80089c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089cc:	2b04      	cmp	r3, #4
 80089ce:	d107      	bne.n	80089e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80089d8:	4313      	orrs	r3, r2
 80089da:	697a      	ldr	r2, [r7, #20]
 80089dc:	4313      	orrs	r3, r2
 80089de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	697a      	ldr	r2, [r7, #20]
 80089e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	695b      	ldr	r3, [r3, #20]
 80089ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	f023 0307 	bic.w	r3, r3, #7
 80089f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089fc:	697a      	ldr	r2, [r7, #20]
 80089fe:	4313      	orrs	r3, r2
 8008a00:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a06:	2b04      	cmp	r3, #4
 8008a08:	d117      	bne.n	8008a3a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a0e:	697a      	ldr	r2, [r7, #20]
 8008a10:	4313      	orrs	r3, r2
 8008a12:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d00e      	beq.n	8008a3a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8008a1c:	6878      	ldr	r0, [r7, #4]
 8008a1e:	f000 fb0d 	bl	800903c <DMA_CheckFifoParam>
 8008a22:	4603      	mov	r3, r0
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d008      	beq.n	8008a3a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	2240      	movs	r2, #64	; 0x40
 8008a2c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2201      	movs	r2, #1
 8008a32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8008a36:	2301      	movs	r3, #1
 8008a38:	e016      	b.n	8008a68 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	697a      	ldr	r2, [r7, #20]
 8008a40:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f000 fac4 	bl	8008fd0 <DMA_CalcBaseAndBitshift>
 8008a48:	4603      	mov	r3, r0
 8008a4a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008a50:	223f      	movs	r2, #63	; 0x3f
 8008a52:	409a      	lsls	r2, r3
 8008a54:	68fb      	ldr	r3, [r7, #12]
 8008a56:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	2201      	movs	r2, #1
 8008a62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8008a66:	2300      	movs	r3, #0
}
 8008a68:	4618      	mov	r0, r3
 8008a6a:	3718      	adds	r7, #24
 8008a6c:	46bd      	mov	sp, r7
 8008a6e:	bd80      	pop	{r7, pc}
 8008a70:	f010803f 	.word	0xf010803f

08008a74 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008a74:	b580      	push	{r7, lr}
 8008a76:	b086      	sub	sp, #24
 8008a78:	af00      	add	r7, sp, #0
 8008a7a:	60f8      	str	r0, [r7, #12]
 8008a7c:	60b9      	str	r1, [r7, #8]
 8008a7e:	607a      	str	r2, [r7, #4]
 8008a80:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a82:	2300      	movs	r3, #0
 8008a84:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a8a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008a92:	2b01      	cmp	r3, #1
 8008a94:	d101      	bne.n	8008a9a <HAL_DMA_Start_IT+0x26>
 8008a96:	2302      	movs	r3, #2
 8008a98:	e040      	b.n	8008b1c <HAL_DMA_Start_IT+0xa8>
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	2201      	movs	r2, #1
 8008a9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008aa2:	68fb      	ldr	r3, [r7, #12]
 8008aa4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008aa8:	b2db      	uxtb	r3, r3
 8008aaa:	2b01      	cmp	r3, #1
 8008aac:	d12f      	bne.n	8008b0e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	2202      	movs	r2, #2
 8008ab2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	2200      	movs	r2, #0
 8008aba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	687a      	ldr	r2, [r7, #4]
 8008ac0:	68b9      	ldr	r1, [r7, #8]
 8008ac2:	68f8      	ldr	r0, [r7, #12]
 8008ac4:	f000 fa56 	bl	8008f74 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008acc:	223f      	movs	r2, #63	; 0x3f
 8008ace:	409a      	lsls	r2, r3
 8008ad0:	693b      	ldr	r3, [r7, #16]
 8008ad2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	681a      	ldr	r2, [r3, #0]
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	f042 0216 	orr.w	r2, r2, #22
 8008ae2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d007      	beq.n	8008afc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	681a      	ldr	r2, [r3, #0]
 8008af2:	68fb      	ldr	r3, [r7, #12]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	f042 0208 	orr.w	r2, r2, #8
 8008afa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	681a      	ldr	r2, [r3, #0]
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f042 0201 	orr.w	r2, r2, #1
 8008b0a:	601a      	str	r2, [r3, #0]
 8008b0c:	e005      	b.n	8008b1a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8008b0e:	68fb      	ldr	r3, [r7, #12]
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8008b16:	2302      	movs	r3, #2
 8008b18:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8008b1a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	3718      	adds	r7, #24
 8008b20:	46bd      	mov	sp, r7
 8008b22:	bd80      	pop	{r7, pc}

08008b24 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008b24:	b580      	push	{r7, lr}
 8008b26:	b084      	sub	sp, #16
 8008b28:	af00      	add	r7, sp, #0
 8008b2a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008b30:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8008b32:	f7ff f973 	bl	8007e1c <HAL_GetTick>
 8008b36:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008b38:	687b      	ldr	r3, [r7, #4]
 8008b3a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008b3e:	b2db      	uxtb	r3, r3
 8008b40:	2b02      	cmp	r3, #2
 8008b42:	d008      	beq.n	8008b56 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	2280      	movs	r2, #128	; 0x80
 8008b48:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	2200      	movs	r2, #0
 8008b4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8008b52:	2301      	movs	r3, #1
 8008b54:	e052      	b.n	8008bfc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	681a      	ldr	r2, [r3, #0]
 8008b5c:	687b      	ldr	r3, [r7, #4]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f022 0216 	bic.w	r2, r2, #22
 8008b64:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	681b      	ldr	r3, [r3, #0]
 8008b6a:	695a      	ldr	r2, [r3, #20]
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008b74:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d103      	bne.n	8008b86 <HAL_DMA_Abort+0x62>
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d007      	beq.n	8008b96 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	681a      	ldr	r2, [r3, #0]
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	f022 0208 	bic.w	r2, r2, #8
 8008b94:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	681a      	ldr	r2, [r3, #0]
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	f022 0201 	bic.w	r2, r2, #1
 8008ba4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008ba6:	e013      	b.n	8008bd0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008ba8:	f7ff f938 	bl	8007e1c <HAL_GetTick>
 8008bac:	4602      	mov	r2, r0
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	1ad3      	subs	r3, r2, r3
 8008bb2:	2b05      	cmp	r3, #5
 8008bb4:	d90c      	bls.n	8008bd0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	2220      	movs	r2, #32
 8008bba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	2203      	movs	r2, #3
 8008bc8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8008bcc:	2303      	movs	r3, #3
 8008bce:	e015      	b.n	8008bfc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f003 0301 	and.w	r3, r3, #1
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d1e4      	bne.n	8008ba8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008be2:	223f      	movs	r2, #63	; 0x3f
 8008be4:	409a      	lsls	r2, r3
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2200      	movs	r2, #0
 8008bee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	2201      	movs	r2, #1
 8008bf6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8008bfa:	2300      	movs	r3, #0
}
 8008bfc:	4618      	mov	r0, r3
 8008bfe:	3710      	adds	r7, #16
 8008c00:	46bd      	mov	sp, r7
 8008c02:	bd80      	pop	{r7, pc}

08008c04 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008c04:	b480      	push	{r7}
 8008c06:	b083      	sub	sp, #12
 8008c08:	af00      	add	r7, sp, #0
 8008c0a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008c12:	b2db      	uxtb	r3, r3
 8008c14:	2b02      	cmp	r3, #2
 8008c16:	d004      	beq.n	8008c22 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2280      	movs	r2, #128	; 0x80
 8008c1c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008c1e:	2301      	movs	r3, #1
 8008c20:	e00c      	b.n	8008c3c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2205      	movs	r2, #5
 8008c26:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	681a      	ldr	r2, [r3, #0]
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	f022 0201 	bic.w	r2, r2, #1
 8008c38:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008c3a:	2300      	movs	r3, #0
}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	370c      	adds	r7, #12
 8008c40:	46bd      	mov	sp, r7
 8008c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c46:	4770      	bx	lr

08008c48 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008c48:	b580      	push	{r7, lr}
 8008c4a:	b086      	sub	sp, #24
 8008c4c:	af00      	add	r7, sp, #0
 8008c4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008c50:	2300      	movs	r3, #0
 8008c52:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008c54:	4b92      	ldr	r3, [pc, #584]	; (8008ea0 <HAL_DMA_IRQHandler+0x258>)
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	4a92      	ldr	r2, [pc, #584]	; (8008ea4 <HAL_DMA_IRQHandler+0x25c>)
 8008c5a:	fba2 2303 	umull	r2, r3, r2, r3
 8008c5e:	0a9b      	lsrs	r3, r3, #10
 8008c60:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008c66:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008c68:	693b      	ldr	r3, [r7, #16]
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008c72:	2208      	movs	r2, #8
 8008c74:	409a      	lsls	r2, r3
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	4013      	ands	r3, r2
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d01a      	beq.n	8008cb4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f003 0304 	and.w	r3, r3, #4
 8008c88:	2b00      	cmp	r3, #0
 8008c8a:	d013      	beq.n	8008cb4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	681a      	ldr	r2, [r3, #0]
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	f022 0204 	bic.w	r2, r2, #4
 8008c9a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008ca0:	2208      	movs	r2, #8
 8008ca2:	409a      	lsls	r2, r3
 8008ca4:	693b      	ldr	r3, [r7, #16]
 8008ca6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008cac:	f043 0201 	orr.w	r2, r3, #1
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cb8:	2201      	movs	r2, #1
 8008cba:	409a      	lsls	r2, r3
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	4013      	ands	r3, r2
 8008cc0:	2b00      	cmp	r3, #0
 8008cc2:	d012      	beq.n	8008cea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	695b      	ldr	r3, [r3, #20]
 8008cca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d00b      	beq.n	8008cea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cd6:	2201      	movs	r2, #1
 8008cd8:	409a      	lsls	r2, r3
 8008cda:	693b      	ldr	r3, [r7, #16]
 8008cdc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ce2:	f043 0202 	orr.w	r2, r3, #2
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008cee:	2204      	movs	r2, #4
 8008cf0:	409a      	lsls	r2, r3
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	4013      	ands	r3, r2
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d012      	beq.n	8008d20 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f003 0302 	and.w	r3, r3, #2
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d00b      	beq.n	8008d20 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d0c:	2204      	movs	r2, #4
 8008d0e:	409a      	lsls	r2, r3
 8008d10:	693b      	ldr	r3, [r7, #16]
 8008d12:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d18:	f043 0204 	orr.w	r2, r3, #4
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d24:	2210      	movs	r2, #16
 8008d26:	409a      	lsls	r2, r3
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	4013      	ands	r3, r2
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d043      	beq.n	8008db8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	f003 0308 	and.w	r3, r3, #8
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d03c      	beq.n	8008db8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008d42:	2210      	movs	r2, #16
 8008d44:	409a      	lsls	r2, r3
 8008d46:	693b      	ldr	r3, [r7, #16]
 8008d48:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d018      	beq.n	8008d8a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d108      	bne.n	8008d78 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d024      	beq.n	8008db8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d72:	6878      	ldr	r0, [r7, #4]
 8008d74:	4798      	blx	r3
 8008d76:	e01f      	b.n	8008db8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d01b      	beq.n	8008db8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008d84:	6878      	ldr	r0, [r7, #4]
 8008d86:	4798      	blx	r3
 8008d88:	e016      	b.n	8008db8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d107      	bne.n	8008da8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	681a      	ldr	r2, [r3, #0]
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	681b      	ldr	r3, [r3, #0]
 8008da2:	f022 0208 	bic.w	r2, r2, #8
 8008da6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d003      	beq.n	8008db8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008dbc:	2220      	movs	r2, #32
 8008dbe:	409a      	lsls	r2, r3
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	4013      	ands	r3, r2
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	f000 808e 	beq.w	8008ee6 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	f003 0310 	and.w	r3, r3, #16
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	f000 8086 	beq.w	8008ee6 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008dde:	2220      	movs	r2, #32
 8008de0:	409a      	lsls	r2, r3
 8008de2:	693b      	ldr	r3, [r7, #16]
 8008de4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008dec:	b2db      	uxtb	r3, r3
 8008dee:	2b05      	cmp	r3, #5
 8008df0:	d136      	bne.n	8008e60 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	681a      	ldr	r2, [r3, #0]
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f022 0216 	bic.w	r2, r2, #22
 8008e00:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	695a      	ldr	r2, [r3, #20]
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008e10:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	d103      	bne.n	8008e22 <HAL_DMA_IRQHandler+0x1da>
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d007      	beq.n	8008e32 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	681a      	ldr	r2, [r3, #0]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	f022 0208 	bic.w	r2, r2, #8
 8008e30:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008e36:	223f      	movs	r2, #63	; 0x3f
 8008e38:	409a      	lsls	r2, r3
 8008e3a:	693b      	ldr	r3, [r7, #16]
 8008e3c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	2200      	movs	r2, #0
 8008e42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2201      	movs	r2, #1
 8008e4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d07d      	beq.n	8008f52 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	4798      	blx	r3
        }
        return;
 8008e5e:	e078      	b.n	8008f52 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d01c      	beq.n	8008ea8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d108      	bne.n	8008e8e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	d030      	beq.n	8008ee6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008e88:	6878      	ldr	r0, [r7, #4]
 8008e8a:	4798      	blx	r3
 8008e8c:	e02b      	b.n	8008ee6 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d027      	beq.n	8008ee6 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e9a:	6878      	ldr	r0, [r7, #4]
 8008e9c:	4798      	blx	r3
 8008e9e:	e022      	b.n	8008ee6 <HAL_DMA_IRQHandler+0x29e>
 8008ea0:	20000148 	.word	0x20000148
 8008ea4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d10f      	bne.n	8008ed6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	681a      	ldr	r2, [r3, #0]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	f022 0210 	bic.w	r2, r2, #16
 8008ec4:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	2201      	movs	r2, #1
 8008ed2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d003      	beq.n	8008ee6 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d032      	beq.n	8008f54 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008ef2:	f003 0301 	and.w	r3, r3, #1
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d022      	beq.n	8008f40 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	2205      	movs	r2, #5
 8008efe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	681a      	ldr	r2, [r3, #0]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	f022 0201 	bic.w	r2, r2, #1
 8008f10:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008f12:	68bb      	ldr	r3, [r7, #8]
 8008f14:	3301      	adds	r3, #1
 8008f16:	60bb      	str	r3, [r7, #8]
 8008f18:	697a      	ldr	r2, [r7, #20]
 8008f1a:	429a      	cmp	r2, r3
 8008f1c:	d307      	bcc.n	8008f2e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f003 0301 	and.w	r3, r3, #1
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d1f2      	bne.n	8008f12 <HAL_DMA_IRQHandler+0x2ca>
 8008f2c:	e000      	b.n	8008f30 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8008f2e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	2200      	movs	r2, #0
 8008f34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	2201      	movs	r2, #1
 8008f3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d005      	beq.n	8008f54 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008f4c:	6878      	ldr	r0, [r7, #4]
 8008f4e:	4798      	blx	r3
 8008f50:	e000      	b.n	8008f54 <HAL_DMA_IRQHandler+0x30c>
        return;
 8008f52:	bf00      	nop
    }
  }
}
 8008f54:	3718      	adds	r7, #24
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
 8008f5a:	bf00      	nop

08008f5c <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b083      	sub	sp, #12
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8008f68:	4618      	mov	r0, r3
 8008f6a:	370c      	adds	r7, #12
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f72:	4770      	bx	lr

08008f74 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008f74:	b480      	push	{r7}
 8008f76:	b085      	sub	sp, #20
 8008f78:	af00      	add	r7, sp, #0
 8008f7a:	60f8      	str	r0, [r7, #12]
 8008f7c:	60b9      	str	r1, [r7, #8]
 8008f7e:	607a      	str	r2, [r7, #4]
 8008f80:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	681b      	ldr	r3, [r3, #0]
 8008f86:	681a      	ldr	r2, [r3, #0]
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008f90:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	683a      	ldr	r2, [r7, #0]
 8008f98:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	689b      	ldr	r3, [r3, #8]
 8008f9e:	2b40      	cmp	r3, #64	; 0x40
 8008fa0:	d108      	bne.n	8008fb4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	687a      	ldr	r2, [r7, #4]
 8008fa8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	68ba      	ldr	r2, [r7, #8]
 8008fb0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008fb2:	e007      	b.n	8008fc4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	68ba      	ldr	r2, [r7, #8]
 8008fba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	687a      	ldr	r2, [r7, #4]
 8008fc2:	60da      	str	r2, [r3, #12]
}
 8008fc4:	bf00      	nop
 8008fc6:	3714      	adds	r7, #20
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fce:	4770      	bx	lr

08008fd0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	b085      	sub	sp, #20
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	b2db      	uxtb	r3, r3
 8008fde:	3b10      	subs	r3, #16
 8008fe0:	4a14      	ldr	r2, [pc, #80]	; (8009034 <DMA_CalcBaseAndBitshift+0x64>)
 8008fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8008fe6:	091b      	lsrs	r3, r3, #4
 8008fe8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8008fea:	4a13      	ldr	r2, [pc, #76]	; (8009038 <DMA_CalcBaseAndBitshift+0x68>)
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	4413      	add	r3, r2
 8008ff0:	781b      	ldrb	r3, [r3, #0]
 8008ff2:	461a      	mov	r2, r3
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	2b03      	cmp	r3, #3
 8008ffc:	d909      	bls.n	8009012 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8009006:	f023 0303 	bic.w	r3, r3, #3
 800900a:	1d1a      	adds	r2, r3, #4
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	659a      	str	r2, [r3, #88]	; 0x58
 8009010:	e007      	b.n	8009022 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	681b      	ldr	r3, [r3, #0]
 8009016:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800901a:	f023 0303 	bic.w	r3, r3, #3
 800901e:	687a      	ldr	r2, [r7, #4]
 8009020:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8009026:	4618      	mov	r0, r3
 8009028:	3714      	adds	r7, #20
 800902a:	46bd      	mov	sp, r7
 800902c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009030:	4770      	bx	lr
 8009032:	bf00      	nop
 8009034:	aaaaaaab 	.word	0xaaaaaaab
 8009038:	080178b4 	.word	0x080178b4

0800903c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800903c:	b480      	push	{r7}
 800903e:	b085      	sub	sp, #20
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009044:	2300      	movs	r3, #0
 8009046:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800904c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	699b      	ldr	r3, [r3, #24]
 8009052:	2b00      	cmp	r3, #0
 8009054:	d11f      	bne.n	8009096 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8009056:	68bb      	ldr	r3, [r7, #8]
 8009058:	2b03      	cmp	r3, #3
 800905a:	d855      	bhi.n	8009108 <DMA_CheckFifoParam+0xcc>
 800905c:	a201      	add	r2, pc, #4	; (adr r2, 8009064 <DMA_CheckFifoParam+0x28>)
 800905e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009062:	bf00      	nop
 8009064:	08009075 	.word	0x08009075
 8009068:	08009087 	.word	0x08009087
 800906c:	08009075 	.word	0x08009075
 8009070:	08009109 	.word	0x08009109
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009078:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800907c:	2b00      	cmp	r3, #0
 800907e:	d045      	beq.n	800910c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8009080:	2301      	movs	r3, #1
 8009082:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009084:	e042      	b.n	800910c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800908a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800908e:	d13f      	bne.n	8009110 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8009090:	2301      	movs	r3, #1
 8009092:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009094:	e03c      	b.n	8009110 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	699b      	ldr	r3, [r3, #24]
 800909a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800909e:	d121      	bne.n	80090e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80090a0:	68bb      	ldr	r3, [r7, #8]
 80090a2:	2b03      	cmp	r3, #3
 80090a4:	d836      	bhi.n	8009114 <DMA_CheckFifoParam+0xd8>
 80090a6:	a201      	add	r2, pc, #4	; (adr r2, 80090ac <DMA_CheckFifoParam+0x70>)
 80090a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090ac:	080090bd 	.word	0x080090bd
 80090b0:	080090c3 	.word	0x080090c3
 80090b4:	080090bd 	.word	0x080090bd
 80090b8:	080090d5 	.word	0x080090d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80090bc:	2301      	movs	r3, #1
 80090be:	73fb      	strb	r3, [r7, #15]
      break;
 80090c0:	e02f      	b.n	8009122 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d024      	beq.n	8009118 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80090ce:	2301      	movs	r3, #1
 80090d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80090d2:	e021      	b.n	8009118 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090d8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80090dc:	d11e      	bne.n	800911c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80090de:	2301      	movs	r3, #1
 80090e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80090e2:	e01b      	b.n	800911c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80090e4:	68bb      	ldr	r3, [r7, #8]
 80090e6:	2b02      	cmp	r3, #2
 80090e8:	d902      	bls.n	80090f0 <DMA_CheckFifoParam+0xb4>
 80090ea:	2b03      	cmp	r3, #3
 80090ec:	d003      	beq.n	80090f6 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80090ee:	e018      	b.n	8009122 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80090f0:	2301      	movs	r3, #1
 80090f2:	73fb      	strb	r3, [r7, #15]
      break;
 80090f4:	e015      	b.n	8009122 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80090fa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d00e      	beq.n	8009120 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8009102:	2301      	movs	r3, #1
 8009104:	73fb      	strb	r3, [r7, #15]
      break;
 8009106:	e00b      	b.n	8009120 <DMA_CheckFifoParam+0xe4>
      break;
 8009108:	bf00      	nop
 800910a:	e00a      	b.n	8009122 <DMA_CheckFifoParam+0xe6>
      break;
 800910c:	bf00      	nop
 800910e:	e008      	b.n	8009122 <DMA_CheckFifoParam+0xe6>
      break;
 8009110:	bf00      	nop
 8009112:	e006      	b.n	8009122 <DMA_CheckFifoParam+0xe6>
      break;
 8009114:	bf00      	nop
 8009116:	e004      	b.n	8009122 <DMA_CheckFifoParam+0xe6>
      break;
 8009118:	bf00      	nop
 800911a:	e002      	b.n	8009122 <DMA_CheckFifoParam+0xe6>
      break;   
 800911c:	bf00      	nop
 800911e:	e000      	b.n	8009122 <DMA_CheckFifoParam+0xe6>
      break;
 8009120:	bf00      	nop
    }
  } 
  
  return status; 
 8009122:	7bfb      	ldrb	r3, [r7, #15]
}
 8009124:	4618      	mov	r0, r3
 8009126:	3714      	adds	r7, #20
 8009128:	46bd      	mov	sp, r7
 800912a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912e:	4770      	bx	lr

08009130 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009130:	b480      	push	{r7}
 8009132:	b089      	sub	sp, #36	; 0x24
 8009134:	af00      	add	r7, sp, #0
 8009136:	6078      	str	r0, [r7, #4]
 8009138:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800913a:	2300      	movs	r3, #0
 800913c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800913e:	2300      	movs	r3, #0
 8009140:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8009142:	2300      	movs	r3, #0
 8009144:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8009146:	2300      	movs	r3, #0
 8009148:	61fb      	str	r3, [r7, #28]
 800914a:	e16b      	b.n	8009424 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800914c:	2201      	movs	r2, #1
 800914e:	69fb      	ldr	r3, [r7, #28]
 8009150:	fa02 f303 	lsl.w	r3, r2, r3
 8009154:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	697a      	ldr	r2, [r7, #20]
 800915c:	4013      	ands	r3, r2
 800915e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8009160:	693a      	ldr	r2, [r7, #16]
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	429a      	cmp	r2, r3
 8009166:	f040 815a 	bne.w	800941e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	685b      	ldr	r3, [r3, #4]
 800916e:	2b01      	cmp	r3, #1
 8009170:	d00b      	beq.n	800918a <HAL_GPIO_Init+0x5a>
 8009172:	683b      	ldr	r3, [r7, #0]
 8009174:	685b      	ldr	r3, [r3, #4]
 8009176:	2b02      	cmp	r3, #2
 8009178:	d007      	beq.n	800918a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800917e:	2b11      	cmp	r3, #17
 8009180:	d003      	beq.n	800918a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8009182:	683b      	ldr	r3, [r7, #0]
 8009184:	685b      	ldr	r3, [r3, #4]
 8009186:	2b12      	cmp	r3, #18
 8009188:	d130      	bne.n	80091ec <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	689b      	ldr	r3, [r3, #8]
 800918e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8009190:	69fb      	ldr	r3, [r7, #28]
 8009192:	005b      	lsls	r3, r3, #1
 8009194:	2203      	movs	r2, #3
 8009196:	fa02 f303 	lsl.w	r3, r2, r3
 800919a:	43db      	mvns	r3, r3
 800919c:	69ba      	ldr	r2, [r7, #24]
 800919e:	4013      	ands	r3, r2
 80091a0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	68da      	ldr	r2, [r3, #12]
 80091a6:	69fb      	ldr	r3, [r7, #28]
 80091a8:	005b      	lsls	r3, r3, #1
 80091aa:	fa02 f303 	lsl.w	r3, r2, r3
 80091ae:	69ba      	ldr	r2, [r7, #24]
 80091b0:	4313      	orrs	r3, r2
 80091b2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	69ba      	ldr	r2, [r7, #24]
 80091b8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80091c0:	2201      	movs	r2, #1
 80091c2:	69fb      	ldr	r3, [r7, #28]
 80091c4:	fa02 f303 	lsl.w	r3, r2, r3
 80091c8:	43db      	mvns	r3, r3
 80091ca:	69ba      	ldr	r2, [r7, #24]
 80091cc:	4013      	ands	r3, r2
 80091ce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	091b      	lsrs	r3, r3, #4
 80091d6:	f003 0201 	and.w	r2, r3, #1
 80091da:	69fb      	ldr	r3, [r7, #28]
 80091dc:	fa02 f303 	lsl.w	r3, r2, r3
 80091e0:	69ba      	ldr	r2, [r7, #24]
 80091e2:	4313      	orrs	r3, r2
 80091e4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	69ba      	ldr	r2, [r7, #24]
 80091ea:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	68db      	ldr	r3, [r3, #12]
 80091f0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80091f2:	69fb      	ldr	r3, [r7, #28]
 80091f4:	005b      	lsls	r3, r3, #1
 80091f6:	2203      	movs	r2, #3
 80091f8:	fa02 f303 	lsl.w	r3, r2, r3
 80091fc:	43db      	mvns	r3, r3
 80091fe:	69ba      	ldr	r2, [r7, #24]
 8009200:	4013      	ands	r3, r2
 8009202:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009204:	683b      	ldr	r3, [r7, #0]
 8009206:	689a      	ldr	r2, [r3, #8]
 8009208:	69fb      	ldr	r3, [r7, #28]
 800920a:	005b      	lsls	r3, r3, #1
 800920c:	fa02 f303 	lsl.w	r3, r2, r3
 8009210:	69ba      	ldr	r2, [r7, #24]
 8009212:	4313      	orrs	r3, r2
 8009214:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	69ba      	ldr	r2, [r7, #24]
 800921a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	685b      	ldr	r3, [r3, #4]
 8009220:	2b02      	cmp	r3, #2
 8009222:	d003      	beq.n	800922c <HAL_GPIO_Init+0xfc>
 8009224:	683b      	ldr	r3, [r7, #0]
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	2b12      	cmp	r3, #18
 800922a:	d123      	bne.n	8009274 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800922c:	69fb      	ldr	r3, [r7, #28]
 800922e:	08da      	lsrs	r2, r3, #3
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	3208      	adds	r2, #8
 8009234:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009238:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800923a:	69fb      	ldr	r3, [r7, #28]
 800923c:	f003 0307 	and.w	r3, r3, #7
 8009240:	009b      	lsls	r3, r3, #2
 8009242:	220f      	movs	r2, #15
 8009244:	fa02 f303 	lsl.w	r3, r2, r3
 8009248:	43db      	mvns	r3, r3
 800924a:	69ba      	ldr	r2, [r7, #24]
 800924c:	4013      	ands	r3, r2
 800924e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	691a      	ldr	r2, [r3, #16]
 8009254:	69fb      	ldr	r3, [r7, #28]
 8009256:	f003 0307 	and.w	r3, r3, #7
 800925a:	009b      	lsls	r3, r3, #2
 800925c:	fa02 f303 	lsl.w	r3, r2, r3
 8009260:	69ba      	ldr	r2, [r7, #24]
 8009262:	4313      	orrs	r3, r2
 8009264:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8009266:	69fb      	ldr	r3, [r7, #28]
 8009268:	08da      	lsrs	r2, r3, #3
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	3208      	adds	r2, #8
 800926e:	69b9      	ldr	r1, [r7, #24]
 8009270:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800927a:	69fb      	ldr	r3, [r7, #28]
 800927c:	005b      	lsls	r3, r3, #1
 800927e:	2203      	movs	r2, #3
 8009280:	fa02 f303 	lsl.w	r3, r2, r3
 8009284:	43db      	mvns	r3, r3
 8009286:	69ba      	ldr	r2, [r7, #24]
 8009288:	4013      	ands	r3, r2
 800928a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800928c:	683b      	ldr	r3, [r7, #0]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	f003 0203 	and.w	r2, r3, #3
 8009294:	69fb      	ldr	r3, [r7, #28]
 8009296:	005b      	lsls	r3, r3, #1
 8009298:	fa02 f303 	lsl.w	r3, r2, r3
 800929c:	69ba      	ldr	r2, [r7, #24]
 800929e:	4313      	orrs	r3, r2
 80092a0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	69ba      	ldr	r2, [r7, #24]
 80092a6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	685b      	ldr	r3, [r3, #4]
 80092ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	f000 80b4 	beq.w	800941e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80092b6:	2300      	movs	r3, #0
 80092b8:	60fb      	str	r3, [r7, #12]
 80092ba:	4b5f      	ldr	r3, [pc, #380]	; (8009438 <HAL_GPIO_Init+0x308>)
 80092bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092be:	4a5e      	ldr	r2, [pc, #376]	; (8009438 <HAL_GPIO_Init+0x308>)
 80092c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80092c4:	6453      	str	r3, [r2, #68]	; 0x44
 80092c6:	4b5c      	ldr	r3, [pc, #368]	; (8009438 <HAL_GPIO_Init+0x308>)
 80092c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80092ce:	60fb      	str	r3, [r7, #12]
 80092d0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80092d2:	4a5a      	ldr	r2, [pc, #360]	; (800943c <HAL_GPIO_Init+0x30c>)
 80092d4:	69fb      	ldr	r3, [r7, #28]
 80092d6:	089b      	lsrs	r3, r3, #2
 80092d8:	3302      	adds	r3, #2
 80092da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80092de:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80092e0:	69fb      	ldr	r3, [r7, #28]
 80092e2:	f003 0303 	and.w	r3, r3, #3
 80092e6:	009b      	lsls	r3, r3, #2
 80092e8:	220f      	movs	r2, #15
 80092ea:	fa02 f303 	lsl.w	r3, r2, r3
 80092ee:	43db      	mvns	r3, r3
 80092f0:	69ba      	ldr	r2, [r7, #24]
 80092f2:	4013      	ands	r3, r2
 80092f4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	4a51      	ldr	r2, [pc, #324]	; (8009440 <HAL_GPIO_Init+0x310>)
 80092fa:	4293      	cmp	r3, r2
 80092fc:	d02b      	beq.n	8009356 <HAL_GPIO_Init+0x226>
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	4a50      	ldr	r2, [pc, #320]	; (8009444 <HAL_GPIO_Init+0x314>)
 8009302:	4293      	cmp	r3, r2
 8009304:	d025      	beq.n	8009352 <HAL_GPIO_Init+0x222>
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	4a4f      	ldr	r2, [pc, #316]	; (8009448 <HAL_GPIO_Init+0x318>)
 800930a:	4293      	cmp	r3, r2
 800930c:	d01f      	beq.n	800934e <HAL_GPIO_Init+0x21e>
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	4a4e      	ldr	r2, [pc, #312]	; (800944c <HAL_GPIO_Init+0x31c>)
 8009312:	4293      	cmp	r3, r2
 8009314:	d019      	beq.n	800934a <HAL_GPIO_Init+0x21a>
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	4a4d      	ldr	r2, [pc, #308]	; (8009450 <HAL_GPIO_Init+0x320>)
 800931a:	4293      	cmp	r3, r2
 800931c:	d013      	beq.n	8009346 <HAL_GPIO_Init+0x216>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	4a4c      	ldr	r2, [pc, #304]	; (8009454 <HAL_GPIO_Init+0x324>)
 8009322:	4293      	cmp	r3, r2
 8009324:	d00d      	beq.n	8009342 <HAL_GPIO_Init+0x212>
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	4a4b      	ldr	r2, [pc, #300]	; (8009458 <HAL_GPIO_Init+0x328>)
 800932a:	4293      	cmp	r3, r2
 800932c:	d007      	beq.n	800933e <HAL_GPIO_Init+0x20e>
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	4a4a      	ldr	r2, [pc, #296]	; (800945c <HAL_GPIO_Init+0x32c>)
 8009332:	4293      	cmp	r3, r2
 8009334:	d101      	bne.n	800933a <HAL_GPIO_Init+0x20a>
 8009336:	2307      	movs	r3, #7
 8009338:	e00e      	b.n	8009358 <HAL_GPIO_Init+0x228>
 800933a:	2308      	movs	r3, #8
 800933c:	e00c      	b.n	8009358 <HAL_GPIO_Init+0x228>
 800933e:	2306      	movs	r3, #6
 8009340:	e00a      	b.n	8009358 <HAL_GPIO_Init+0x228>
 8009342:	2305      	movs	r3, #5
 8009344:	e008      	b.n	8009358 <HAL_GPIO_Init+0x228>
 8009346:	2304      	movs	r3, #4
 8009348:	e006      	b.n	8009358 <HAL_GPIO_Init+0x228>
 800934a:	2303      	movs	r3, #3
 800934c:	e004      	b.n	8009358 <HAL_GPIO_Init+0x228>
 800934e:	2302      	movs	r3, #2
 8009350:	e002      	b.n	8009358 <HAL_GPIO_Init+0x228>
 8009352:	2301      	movs	r3, #1
 8009354:	e000      	b.n	8009358 <HAL_GPIO_Init+0x228>
 8009356:	2300      	movs	r3, #0
 8009358:	69fa      	ldr	r2, [r7, #28]
 800935a:	f002 0203 	and.w	r2, r2, #3
 800935e:	0092      	lsls	r2, r2, #2
 8009360:	4093      	lsls	r3, r2
 8009362:	69ba      	ldr	r2, [r7, #24]
 8009364:	4313      	orrs	r3, r2
 8009366:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009368:	4934      	ldr	r1, [pc, #208]	; (800943c <HAL_GPIO_Init+0x30c>)
 800936a:	69fb      	ldr	r3, [r7, #28]
 800936c:	089b      	lsrs	r3, r3, #2
 800936e:	3302      	adds	r3, #2
 8009370:	69ba      	ldr	r2, [r7, #24]
 8009372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8009376:	4b3a      	ldr	r3, [pc, #232]	; (8009460 <HAL_GPIO_Init+0x330>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800937c:	693b      	ldr	r3, [r7, #16]
 800937e:	43db      	mvns	r3, r3
 8009380:	69ba      	ldr	r2, [r7, #24]
 8009382:	4013      	ands	r3, r2
 8009384:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	685b      	ldr	r3, [r3, #4]
 800938a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800938e:	2b00      	cmp	r3, #0
 8009390:	d003      	beq.n	800939a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8009392:	69ba      	ldr	r2, [r7, #24]
 8009394:	693b      	ldr	r3, [r7, #16]
 8009396:	4313      	orrs	r3, r2
 8009398:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800939a:	4a31      	ldr	r2, [pc, #196]	; (8009460 <HAL_GPIO_Init+0x330>)
 800939c:	69bb      	ldr	r3, [r7, #24]
 800939e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80093a0:	4b2f      	ldr	r3, [pc, #188]	; (8009460 <HAL_GPIO_Init+0x330>)
 80093a2:	685b      	ldr	r3, [r3, #4]
 80093a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80093a6:	693b      	ldr	r3, [r7, #16]
 80093a8:	43db      	mvns	r3, r3
 80093aa:	69ba      	ldr	r2, [r7, #24]
 80093ac:	4013      	ands	r3, r2
 80093ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80093b0:	683b      	ldr	r3, [r7, #0]
 80093b2:	685b      	ldr	r3, [r3, #4]
 80093b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80093b8:	2b00      	cmp	r3, #0
 80093ba:	d003      	beq.n	80093c4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80093bc:	69ba      	ldr	r2, [r7, #24]
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	4313      	orrs	r3, r2
 80093c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80093c4:	4a26      	ldr	r2, [pc, #152]	; (8009460 <HAL_GPIO_Init+0x330>)
 80093c6:	69bb      	ldr	r3, [r7, #24]
 80093c8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80093ca:	4b25      	ldr	r3, [pc, #148]	; (8009460 <HAL_GPIO_Init+0x330>)
 80093cc:	689b      	ldr	r3, [r3, #8]
 80093ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80093d0:	693b      	ldr	r3, [r7, #16]
 80093d2:	43db      	mvns	r3, r3
 80093d4:	69ba      	ldr	r2, [r7, #24]
 80093d6:	4013      	ands	r3, r2
 80093d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	685b      	ldr	r3, [r3, #4]
 80093de:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d003      	beq.n	80093ee <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80093e6:	69ba      	ldr	r2, [r7, #24]
 80093e8:	693b      	ldr	r3, [r7, #16]
 80093ea:	4313      	orrs	r3, r2
 80093ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80093ee:	4a1c      	ldr	r2, [pc, #112]	; (8009460 <HAL_GPIO_Init+0x330>)
 80093f0:	69bb      	ldr	r3, [r7, #24]
 80093f2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80093f4:	4b1a      	ldr	r3, [pc, #104]	; (8009460 <HAL_GPIO_Init+0x330>)
 80093f6:	68db      	ldr	r3, [r3, #12]
 80093f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80093fa:	693b      	ldr	r3, [r7, #16]
 80093fc:	43db      	mvns	r3, r3
 80093fe:	69ba      	ldr	r2, [r7, #24]
 8009400:	4013      	ands	r3, r2
 8009402:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8009404:	683b      	ldr	r3, [r7, #0]
 8009406:	685b      	ldr	r3, [r3, #4]
 8009408:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800940c:	2b00      	cmp	r3, #0
 800940e:	d003      	beq.n	8009418 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8009410:	69ba      	ldr	r2, [r7, #24]
 8009412:	693b      	ldr	r3, [r7, #16]
 8009414:	4313      	orrs	r3, r2
 8009416:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8009418:	4a11      	ldr	r2, [pc, #68]	; (8009460 <HAL_GPIO_Init+0x330>)
 800941a:	69bb      	ldr	r3, [r7, #24]
 800941c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800941e:	69fb      	ldr	r3, [r7, #28]
 8009420:	3301      	adds	r3, #1
 8009422:	61fb      	str	r3, [r7, #28]
 8009424:	69fb      	ldr	r3, [r7, #28]
 8009426:	2b0f      	cmp	r3, #15
 8009428:	f67f ae90 	bls.w	800914c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800942c:	bf00      	nop
 800942e:	3724      	adds	r7, #36	; 0x24
 8009430:	46bd      	mov	sp, r7
 8009432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009436:	4770      	bx	lr
 8009438:	40023800 	.word	0x40023800
 800943c:	40013800 	.word	0x40013800
 8009440:	40020000 	.word	0x40020000
 8009444:	40020400 	.word	0x40020400
 8009448:	40020800 	.word	0x40020800
 800944c:	40020c00 	.word	0x40020c00
 8009450:	40021000 	.word	0x40021000
 8009454:	40021400 	.word	0x40021400
 8009458:	40021800 	.word	0x40021800
 800945c:	40021c00 	.word	0x40021c00
 8009460:	40013c00 	.word	0x40013c00

08009464 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8009464:	b480      	push	{r7}
 8009466:	b085      	sub	sp, #20
 8009468:	af00      	add	r7, sp, #0
 800946a:	6078      	str	r0, [r7, #4]
 800946c:	460b      	mov	r3, r1
 800946e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	691a      	ldr	r2, [r3, #16]
 8009474:	887b      	ldrh	r3, [r7, #2]
 8009476:	4013      	ands	r3, r2
 8009478:	2b00      	cmp	r3, #0
 800947a:	d002      	beq.n	8009482 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800947c:	2301      	movs	r3, #1
 800947e:	73fb      	strb	r3, [r7, #15]
 8009480:	e001      	b.n	8009486 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8009482:	2300      	movs	r3, #0
 8009484:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8009486:	7bfb      	ldrb	r3, [r7, #15]
}
 8009488:	4618      	mov	r0, r3
 800948a:	3714      	adds	r7, #20
 800948c:	46bd      	mov	sp, r7
 800948e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009492:	4770      	bx	lr

08009494 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009494:	b480      	push	{r7}
 8009496:	b083      	sub	sp, #12
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]
 800949c:	460b      	mov	r3, r1
 800949e:	807b      	strh	r3, [r7, #2]
 80094a0:	4613      	mov	r3, r2
 80094a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80094a4:	787b      	ldrb	r3, [r7, #1]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d003      	beq.n	80094b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80094aa:	887a      	ldrh	r2, [r7, #2]
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80094b0:	e003      	b.n	80094ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80094b2:	887b      	ldrh	r3, [r7, #2]
 80094b4:	041a      	lsls	r2, r3, #16
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	619a      	str	r2, [r3, #24]
}
 80094ba:	bf00      	nop
 80094bc:	370c      	adds	r7, #12
 80094be:	46bd      	mov	sp, r7
 80094c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094c4:	4770      	bx	lr

080094c6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80094c6:	b480      	push	{r7}
 80094c8:	b083      	sub	sp, #12
 80094ca:	af00      	add	r7, sp, #0
 80094cc:	6078      	str	r0, [r7, #4]
 80094ce:	460b      	mov	r3, r1
 80094d0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	695a      	ldr	r2, [r3, #20]
 80094d6:	887b      	ldrh	r3, [r7, #2]
 80094d8:	401a      	ands	r2, r3
 80094da:	887b      	ldrh	r3, [r7, #2]
 80094dc:	429a      	cmp	r2, r3
 80094de:	d104      	bne.n	80094ea <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80094e0:	887b      	ldrh	r3, [r7, #2]
 80094e2:	041a      	lsls	r2, r3, #16
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80094e8:	e002      	b.n	80094f0 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80094ea:	887a      	ldrh	r2, [r7, #2]
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	619a      	str	r2, [r3, #24]
}
 80094f0:	bf00      	nop
 80094f2:	370c      	adds	r7, #12
 80094f4:	46bd      	mov	sp, r7
 80094f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094fa:	4770      	bx	lr

080094fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80094fc:	b580      	push	{r7, lr}
 80094fe:	b084      	sub	sp, #16
 8009500:	af00      	add	r7, sp, #0
 8009502:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	2b00      	cmp	r3, #0
 8009508:	d101      	bne.n	800950e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800950a:	2301      	movs	r3, #1
 800950c:	e11f      	b.n	800974e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009514:	b2db      	uxtb	r3, r3
 8009516:	2b00      	cmp	r3, #0
 8009518:	d106      	bne.n	8009528 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2200      	movs	r2, #0
 800951e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	f7f8 fefe 	bl	8002324 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	2224      	movs	r2, #36	; 0x24
 800952c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	681a      	ldr	r2, [r3, #0]
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f022 0201 	bic.w	r2, r2, #1
 800953e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	681a      	ldr	r2, [r3, #0]
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800954e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	681a      	ldr	r2, [r3, #0]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800955e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8009560:	f001 fca4 	bl	800aeac <HAL_RCC_GetPCLK1Freq>
 8009564:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	685b      	ldr	r3, [r3, #4]
 800956a:	4a7b      	ldr	r2, [pc, #492]	; (8009758 <HAL_I2C_Init+0x25c>)
 800956c:	4293      	cmp	r3, r2
 800956e:	d807      	bhi.n	8009580 <HAL_I2C_Init+0x84>
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	4a7a      	ldr	r2, [pc, #488]	; (800975c <HAL_I2C_Init+0x260>)
 8009574:	4293      	cmp	r3, r2
 8009576:	bf94      	ite	ls
 8009578:	2301      	movls	r3, #1
 800957a:	2300      	movhi	r3, #0
 800957c:	b2db      	uxtb	r3, r3
 800957e:	e006      	b.n	800958e <HAL_I2C_Init+0x92>
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	4a77      	ldr	r2, [pc, #476]	; (8009760 <HAL_I2C_Init+0x264>)
 8009584:	4293      	cmp	r3, r2
 8009586:	bf94      	ite	ls
 8009588:	2301      	movls	r3, #1
 800958a:	2300      	movhi	r3, #0
 800958c:	b2db      	uxtb	r3, r3
 800958e:	2b00      	cmp	r3, #0
 8009590:	d001      	beq.n	8009596 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8009592:	2301      	movs	r3, #1
 8009594:	e0db      	b.n	800974e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8009596:	68fb      	ldr	r3, [r7, #12]
 8009598:	4a72      	ldr	r2, [pc, #456]	; (8009764 <HAL_I2C_Init+0x268>)
 800959a:	fba2 2303 	umull	r2, r3, r2, r3
 800959e:	0c9b      	lsrs	r3, r3, #18
 80095a0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	685b      	ldr	r3, [r3, #4]
 80095a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	68ba      	ldr	r2, [r7, #8]
 80095b2:	430a      	orrs	r2, r1
 80095b4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	6a1b      	ldr	r3, [r3, #32]
 80095bc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	685b      	ldr	r3, [r3, #4]
 80095c4:	4a64      	ldr	r2, [pc, #400]	; (8009758 <HAL_I2C_Init+0x25c>)
 80095c6:	4293      	cmp	r3, r2
 80095c8:	d802      	bhi.n	80095d0 <HAL_I2C_Init+0xd4>
 80095ca:	68bb      	ldr	r3, [r7, #8]
 80095cc:	3301      	adds	r3, #1
 80095ce:	e009      	b.n	80095e4 <HAL_I2C_Init+0xe8>
 80095d0:	68bb      	ldr	r3, [r7, #8]
 80095d2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80095d6:	fb02 f303 	mul.w	r3, r2, r3
 80095da:	4a63      	ldr	r2, [pc, #396]	; (8009768 <HAL_I2C_Init+0x26c>)
 80095dc:	fba2 2303 	umull	r2, r3, r2, r3
 80095e0:	099b      	lsrs	r3, r3, #6
 80095e2:	3301      	adds	r3, #1
 80095e4:	687a      	ldr	r2, [r7, #4]
 80095e6:	6812      	ldr	r2, [r2, #0]
 80095e8:	430b      	orrs	r3, r1
 80095ea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	69db      	ldr	r3, [r3, #28]
 80095f2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80095f6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	685b      	ldr	r3, [r3, #4]
 80095fe:	4956      	ldr	r1, [pc, #344]	; (8009758 <HAL_I2C_Init+0x25c>)
 8009600:	428b      	cmp	r3, r1
 8009602:	d80d      	bhi.n	8009620 <HAL_I2C_Init+0x124>
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	1e59      	subs	r1, r3, #1
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	685b      	ldr	r3, [r3, #4]
 800960c:	005b      	lsls	r3, r3, #1
 800960e:	fbb1 f3f3 	udiv	r3, r1, r3
 8009612:	3301      	adds	r3, #1
 8009614:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009618:	2b04      	cmp	r3, #4
 800961a:	bf38      	it	cc
 800961c:	2304      	movcc	r3, #4
 800961e:	e04f      	b.n	80096c0 <HAL_I2C_Init+0x1c4>
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	689b      	ldr	r3, [r3, #8]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d111      	bne.n	800964c <HAL_I2C_Init+0x150>
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	1e58      	subs	r0, r3, #1
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	6859      	ldr	r1, [r3, #4]
 8009630:	460b      	mov	r3, r1
 8009632:	005b      	lsls	r3, r3, #1
 8009634:	440b      	add	r3, r1
 8009636:	fbb0 f3f3 	udiv	r3, r0, r3
 800963a:	3301      	adds	r3, #1
 800963c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009640:	2b00      	cmp	r3, #0
 8009642:	bf0c      	ite	eq
 8009644:	2301      	moveq	r3, #1
 8009646:	2300      	movne	r3, #0
 8009648:	b2db      	uxtb	r3, r3
 800964a:	e012      	b.n	8009672 <HAL_I2C_Init+0x176>
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	1e58      	subs	r0, r3, #1
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	6859      	ldr	r1, [r3, #4]
 8009654:	460b      	mov	r3, r1
 8009656:	009b      	lsls	r3, r3, #2
 8009658:	440b      	add	r3, r1
 800965a:	0099      	lsls	r1, r3, #2
 800965c:	440b      	add	r3, r1
 800965e:	fbb0 f3f3 	udiv	r3, r0, r3
 8009662:	3301      	adds	r3, #1
 8009664:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009668:	2b00      	cmp	r3, #0
 800966a:	bf0c      	ite	eq
 800966c:	2301      	moveq	r3, #1
 800966e:	2300      	movne	r3, #0
 8009670:	b2db      	uxtb	r3, r3
 8009672:	2b00      	cmp	r3, #0
 8009674:	d001      	beq.n	800967a <HAL_I2C_Init+0x17e>
 8009676:	2301      	movs	r3, #1
 8009678:	e022      	b.n	80096c0 <HAL_I2C_Init+0x1c4>
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	689b      	ldr	r3, [r3, #8]
 800967e:	2b00      	cmp	r3, #0
 8009680:	d10e      	bne.n	80096a0 <HAL_I2C_Init+0x1a4>
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	1e58      	subs	r0, r3, #1
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	6859      	ldr	r1, [r3, #4]
 800968a:	460b      	mov	r3, r1
 800968c:	005b      	lsls	r3, r3, #1
 800968e:	440b      	add	r3, r1
 8009690:	fbb0 f3f3 	udiv	r3, r0, r3
 8009694:	3301      	adds	r3, #1
 8009696:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800969a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800969e:	e00f      	b.n	80096c0 <HAL_I2C_Init+0x1c4>
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	1e58      	subs	r0, r3, #1
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	6859      	ldr	r1, [r3, #4]
 80096a8:	460b      	mov	r3, r1
 80096aa:	009b      	lsls	r3, r3, #2
 80096ac:	440b      	add	r3, r1
 80096ae:	0099      	lsls	r1, r3, #2
 80096b0:	440b      	add	r3, r1
 80096b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80096b6:	3301      	adds	r3, #1
 80096b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80096bc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80096c0:	6879      	ldr	r1, [r7, #4]
 80096c2:	6809      	ldr	r1, [r1, #0]
 80096c4:	4313      	orrs	r3, r2
 80096c6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	69da      	ldr	r2, [r3, #28]
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	6a1b      	ldr	r3, [r3, #32]
 80096da:	431a      	orrs	r2, r3
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	430a      	orrs	r2, r1
 80096e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	689b      	ldr	r3, [r3, #8]
 80096ea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80096ee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80096f2:	687a      	ldr	r2, [r7, #4]
 80096f4:	6911      	ldr	r1, [r2, #16]
 80096f6:	687a      	ldr	r2, [r7, #4]
 80096f8:	68d2      	ldr	r2, [r2, #12]
 80096fa:	4311      	orrs	r1, r2
 80096fc:	687a      	ldr	r2, [r7, #4]
 80096fe:	6812      	ldr	r2, [r2, #0]
 8009700:	430b      	orrs	r3, r1
 8009702:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	681b      	ldr	r3, [r3, #0]
 8009708:	68db      	ldr	r3, [r3, #12]
 800970a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	695a      	ldr	r2, [r3, #20]
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	699b      	ldr	r3, [r3, #24]
 8009716:	431a      	orrs	r2, r3
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	430a      	orrs	r2, r1
 800971e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	681a      	ldr	r2, [r3, #0]
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f042 0201 	orr.w	r2, r2, #1
 800972e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	2200      	movs	r2, #0
 8009734:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	2220      	movs	r2, #32
 800973a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	2200      	movs	r2, #0
 8009742:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	2200      	movs	r2, #0
 8009748:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800974c:	2300      	movs	r3, #0
}
 800974e:	4618      	mov	r0, r3
 8009750:	3710      	adds	r7, #16
 8009752:	46bd      	mov	sp, r7
 8009754:	bd80      	pop	{r7, pc}
 8009756:	bf00      	nop
 8009758:	000186a0 	.word	0x000186a0
 800975c:	001e847f 	.word	0x001e847f
 8009760:	003d08ff 	.word	0x003d08ff
 8009764:	431bde83 	.word	0x431bde83
 8009768:	10624dd3 	.word	0x10624dd3

0800976c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800976c:	b580      	push	{r7, lr}
 800976e:	b088      	sub	sp, #32
 8009770:	af02      	add	r7, sp, #8
 8009772:	60f8      	str	r0, [r7, #12]
 8009774:	607a      	str	r2, [r7, #4]
 8009776:	461a      	mov	r2, r3
 8009778:	460b      	mov	r3, r1
 800977a:	817b      	strh	r3, [r7, #10]
 800977c:	4613      	mov	r3, r2
 800977e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8009780:	f7fe fb4c 	bl	8007e1c <HAL_GetTick>
 8009784:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800978c:	b2db      	uxtb	r3, r3
 800978e:	2b20      	cmp	r3, #32
 8009790:	f040 80e0 	bne.w	8009954 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009794:	697b      	ldr	r3, [r7, #20]
 8009796:	9300      	str	r3, [sp, #0]
 8009798:	2319      	movs	r3, #25
 800979a:	2201      	movs	r2, #1
 800979c:	4970      	ldr	r1, [pc, #448]	; (8009960 <HAL_I2C_Master_Transmit+0x1f4>)
 800979e:	68f8      	ldr	r0, [r7, #12]
 80097a0:	f000 fd92 	bl	800a2c8 <I2C_WaitOnFlagUntilTimeout>
 80097a4:	4603      	mov	r3, r0
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d001      	beq.n	80097ae <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80097aa:	2302      	movs	r3, #2
 80097ac:	e0d3      	b.n	8009956 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80097b4:	2b01      	cmp	r3, #1
 80097b6:	d101      	bne.n	80097bc <HAL_I2C_Master_Transmit+0x50>
 80097b8:	2302      	movs	r3, #2
 80097ba:	e0cc      	b.n	8009956 <HAL_I2C_Master_Transmit+0x1ea>
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	2201      	movs	r2, #1
 80097c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80097c4:	68fb      	ldr	r3, [r7, #12]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f003 0301 	and.w	r3, r3, #1
 80097ce:	2b01      	cmp	r3, #1
 80097d0:	d007      	beq.n	80097e2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	681a      	ldr	r2, [r3, #0]
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f042 0201 	orr.w	r2, r2, #1
 80097e0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	681a      	ldr	r2, [r3, #0]
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80097f0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80097f2:	68fb      	ldr	r3, [r7, #12]
 80097f4:	2221      	movs	r2, #33	; 0x21
 80097f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	2210      	movs	r2, #16
 80097fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009802:	68fb      	ldr	r3, [r7, #12]
 8009804:	2200      	movs	r2, #0
 8009806:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	687a      	ldr	r2, [r7, #4]
 800980c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	893a      	ldrh	r2, [r7, #8]
 8009812:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009818:	b29a      	uxth	r2, r3
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	4a50      	ldr	r2, [pc, #320]	; (8009964 <HAL_I2C_Master_Transmit+0x1f8>)
 8009822:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009824:	8979      	ldrh	r1, [r7, #10]
 8009826:	697b      	ldr	r3, [r7, #20]
 8009828:	6a3a      	ldr	r2, [r7, #32]
 800982a:	68f8      	ldr	r0, [r7, #12]
 800982c:	f000 fbfe 	bl	800a02c <I2C_MasterRequestWrite>
 8009830:	4603      	mov	r3, r0
 8009832:	2b00      	cmp	r3, #0
 8009834:	d001      	beq.n	800983a <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8009836:	2301      	movs	r3, #1
 8009838:	e08d      	b.n	8009956 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800983a:	2300      	movs	r3, #0
 800983c:	613b      	str	r3, [r7, #16]
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	695b      	ldr	r3, [r3, #20]
 8009844:	613b      	str	r3, [r7, #16]
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	699b      	ldr	r3, [r3, #24]
 800984c:	613b      	str	r3, [r7, #16]
 800984e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8009850:	e066      	b.n	8009920 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009852:	697a      	ldr	r2, [r7, #20]
 8009854:	6a39      	ldr	r1, [r7, #32]
 8009856:	68f8      	ldr	r0, [r7, #12]
 8009858:	f000 fe0c 	bl	800a474 <I2C_WaitOnTXEFlagUntilTimeout>
 800985c:	4603      	mov	r3, r0
 800985e:	2b00      	cmp	r3, #0
 8009860:	d00d      	beq.n	800987e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009866:	2b04      	cmp	r3, #4
 8009868:	d107      	bne.n	800987a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	681a      	ldr	r2, [r3, #0]
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009878:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800987a:	2301      	movs	r3, #1
 800987c:	e06b      	b.n	8009956 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009882:	781a      	ldrb	r2, [r3, #0]
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800988e:	1c5a      	adds	r2, r3, #1
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009898:	b29b      	uxth	r3, r3
 800989a:	3b01      	subs	r3, #1
 800989c:	b29a      	uxth	r2, r3
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098a6:	3b01      	subs	r3, #1
 80098a8:	b29a      	uxth	r2, r3
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80098ae:	68fb      	ldr	r3, [r7, #12]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	695b      	ldr	r3, [r3, #20]
 80098b4:	f003 0304 	and.w	r3, r3, #4
 80098b8:	2b04      	cmp	r3, #4
 80098ba:	d11b      	bne.n	80098f4 <HAL_I2C_Master_Transmit+0x188>
 80098bc:	68fb      	ldr	r3, [r7, #12]
 80098be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d017      	beq.n	80098f4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098c8:	781a      	ldrb	r2, [r3, #0]
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098d4:	1c5a      	adds	r2, r3, #1
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098de:	b29b      	uxth	r3, r3
 80098e0:	3b01      	subs	r3, #1
 80098e2:	b29a      	uxth	r2, r3
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098ec:	3b01      	subs	r3, #1
 80098ee:	b29a      	uxth	r2, r3
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80098f4:	697a      	ldr	r2, [r7, #20]
 80098f6:	6a39      	ldr	r1, [r7, #32]
 80098f8:	68f8      	ldr	r0, [r7, #12]
 80098fa:	f000 fdfc 	bl	800a4f6 <I2C_WaitOnBTFFlagUntilTimeout>
 80098fe:	4603      	mov	r3, r0
 8009900:	2b00      	cmp	r3, #0
 8009902:	d00d      	beq.n	8009920 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009904:	68fb      	ldr	r3, [r7, #12]
 8009906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009908:	2b04      	cmp	r3, #4
 800990a:	d107      	bne.n	800991c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	681a      	ldr	r2, [r3, #0]
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800991a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800991c:	2301      	movs	r3, #1
 800991e:	e01a      	b.n	8009956 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009924:	2b00      	cmp	r3, #0
 8009926:	d194      	bne.n	8009852 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	681a      	ldr	r2, [r3, #0]
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009936:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	2220      	movs	r2, #32
 800993c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	2200      	movs	r2, #0
 8009944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	2200      	movs	r2, #0
 800994c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009950:	2300      	movs	r3, #0
 8009952:	e000      	b.n	8009956 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8009954:	2302      	movs	r3, #2
  }
}
 8009956:	4618      	mov	r0, r3
 8009958:	3718      	adds	r7, #24
 800995a:	46bd      	mov	sp, r7
 800995c:	bd80      	pop	{r7, pc}
 800995e:	bf00      	nop
 8009960:	00100002 	.word	0x00100002
 8009964:	ffff0000 	.word	0xffff0000

08009968 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b08c      	sub	sp, #48	; 0x30
 800996c:	af02      	add	r7, sp, #8
 800996e:	60f8      	str	r0, [r7, #12]
 8009970:	607a      	str	r2, [r7, #4]
 8009972:	461a      	mov	r2, r3
 8009974:	460b      	mov	r3, r1
 8009976:	817b      	strh	r3, [r7, #10]
 8009978:	4613      	mov	r3, r2
 800997a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800997c:	f7fe fa4e 	bl	8007e1c <HAL_GetTick>
 8009980:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009988:	b2db      	uxtb	r3, r3
 800998a:	2b20      	cmp	r3, #32
 800998c:	f040 820b 	bne.w	8009da6 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009990:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009992:	9300      	str	r3, [sp, #0]
 8009994:	2319      	movs	r3, #25
 8009996:	2201      	movs	r2, #1
 8009998:	497c      	ldr	r1, [pc, #496]	; (8009b8c <HAL_I2C_Master_Receive+0x224>)
 800999a:	68f8      	ldr	r0, [r7, #12]
 800999c:	f000 fc94 	bl	800a2c8 <I2C_WaitOnFlagUntilTimeout>
 80099a0:	4603      	mov	r3, r0
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d001      	beq.n	80099aa <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80099a6:	2302      	movs	r3, #2
 80099a8:	e1fe      	b.n	8009da8 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80099b0:	2b01      	cmp	r3, #1
 80099b2:	d101      	bne.n	80099b8 <HAL_I2C_Master_Receive+0x50>
 80099b4:	2302      	movs	r3, #2
 80099b6:	e1f7      	b.n	8009da8 <HAL_I2C_Master_Receive+0x440>
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2201      	movs	r2, #1
 80099bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	681b      	ldr	r3, [r3, #0]
 80099c6:	f003 0301 	and.w	r3, r3, #1
 80099ca:	2b01      	cmp	r3, #1
 80099cc:	d007      	beq.n	80099de <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80099ce:	68fb      	ldr	r3, [r7, #12]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	681a      	ldr	r2, [r3, #0]
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	f042 0201 	orr.w	r2, r2, #1
 80099dc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	681a      	ldr	r2, [r3, #0]
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80099ec:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	2222      	movs	r2, #34	; 0x22
 80099f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	2210      	movs	r2, #16
 80099fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	2200      	movs	r2, #0
 8009a02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	687a      	ldr	r2, [r7, #4]
 8009a08:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	893a      	ldrh	r2, [r7, #8]
 8009a0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009a14:	b29a      	uxth	r2, r3
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	4a5c      	ldr	r2, [pc, #368]	; (8009b90 <HAL_I2C_Master_Receive+0x228>)
 8009a1e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009a20:	8979      	ldrh	r1, [r7, #10]
 8009a22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009a26:	68f8      	ldr	r0, [r7, #12]
 8009a28:	f000 fb82 	bl	800a130 <I2C_MasterRequestRead>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d001      	beq.n	8009a36 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8009a32:	2301      	movs	r3, #1
 8009a34:	e1b8      	b.n	8009da8 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d113      	bne.n	8009a66 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009a3e:	2300      	movs	r3, #0
 8009a40:	623b      	str	r3, [r7, #32]
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	695b      	ldr	r3, [r3, #20]
 8009a48:	623b      	str	r3, [r7, #32]
 8009a4a:	68fb      	ldr	r3, [r7, #12]
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	699b      	ldr	r3, [r3, #24]
 8009a50:	623b      	str	r3, [r7, #32]
 8009a52:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a54:	68fb      	ldr	r3, [r7, #12]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	681a      	ldr	r2, [r3, #0]
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	681b      	ldr	r3, [r3, #0]
 8009a5e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009a62:	601a      	str	r2, [r3, #0]
 8009a64:	e18c      	b.n	8009d80 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009a6a:	2b01      	cmp	r3, #1
 8009a6c:	d11b      	bne.n	8009aa6 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	681a      	ldr	r2, [r3, #0]
 8009a74:	68fb      	ldr	r3, [r7, #12]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009a7c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009a7e:	2300      	movs	r3, #0
 8009a80:	61fb      	str	r3, [r7, #28]
 8009a82:	68fb      	ldr	r3, [r7, #12]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	695b      	ldr	r3, [r3, #20]
 8009a88:	61fb      	str	r3, [r7, #28]
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	681b      	ldr	r3, [r3, #0]
 8009a8e:	699b      	ldr	r3, [r3, #24]
 8009a90:	61fb      	str	r3, [r7, #28]
 8009a92:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	681a      	ldr	r2, [r3, #0]
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	681b      	ldr	r3, [r3, #0]
 8009a9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009aa2:	601a      	str	r2, [r3, #0]
 8009aa4:	e16c      	b.n	8009d80 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009aaa:	2b02      	cmp	r3, #2
 8009aac:	d11b      	bne.n	8009ae6 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	681a      	ldr	r2, [r3, #0]
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009abc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	681a      	ldr	r2, [r3, #0]
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	681b      	ldr	r3, [r3, #0]
 8009ac8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009acc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009ace:	2300      	movs	r3, #0
 8009ad0:	61bb      	str	r3, [r7, #24]
 8009ad2:	68fb      	ldr	r3, [r7, #12]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	695b      	ldr	r3, [r3, #20]
 8009ad8:	61bb      	str	r3, [r7, #24]
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	699b      	ldr	r3, [r3, #24]
 8009ae0:	61bb      	str	r3, [r7, #24]
 8009ae2:	69bb      	ldr	r3, [r7, #24]
 8009ae4:	e14c      	b.n	8009d80 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	681a      	ldr	r2, [r3, #0]
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009af4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009af6:	2300      	movs	r3, #0
 8009af8:	617b      	str	r3, [r7, #20]
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	695b      	ldr	r3, [r3, #20]
 8009b00:	617b      	str	r3, [r7, #20]
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	699b      	ldr	r3, [r3, #24]
 8009b08:	617b      	str	r3, [r7, #20]
 8009b0a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009b0c:	e138      	b.n	8009d80 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8009b0e:	68fb      	ldr	r3, [r7, #12]
 8009b10:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b12:	2b03      	cmp	r3, #3
 8009b14:	f200 80f1 	bhi.w	8009cfa <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b1c:	2b01      	cmp	r3, #1
 8009b1e:	d123      	bne.n	8009b68 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009b20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b22:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009b24:	68f8      	ldr	r0, [r7, #12]
 8009b26:	f000 fd27 	bl	800a578 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d001      	beq.n	8009b34 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8009b30:	2301      	movs	r3, #1
 8009b32:	e139      	b.n	8009da8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	691a      	ldr	r2, [r3, #16]
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b3e:	b2d2      	uxtb	r2, r2
 8009b40:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b46:	1c5a      	adds	r2, r3, #1
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b50:	3b01      	subs	r3, #1
 8009b52:	b29a      	uxth	r2, r3
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009b5c:	b29b      	uxth	r3, r3
 8009b5e:	3b01      	subs	r3, #1
 8009b60:	b29a      	uxth	r2, r3
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009b66:	e10b      	b.n	8009d80 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009b6c:	2b02      	cmp	r3, #2
 8009b6e:	d14e      	bne.n	8009c0e <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009b70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b72:	9300      	str	r3, [sp, #0]
 8009b74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009b76:	2200      	movs	r2, #0
 8009b78:	4906      	ldr	r1, [pc, #24]	; (8009b94 <HAL_I2C_Master_Receive+0x22c>)
 8009b7a:	68f8      	ldr	r0, [r7, #12]
 8009b7c:	f000 fba4 	bl	800a2c8 <I2C_WaitOnFlagUntilTimeout>
 8009b80:	4603      	mov	r3, r0
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d008      	beq.n	8009b98 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8009b86:	2301      	movs	r3, #1
 8009b88:	e10e      	b.n	8009da8 <HAL_I2C_Master_Receive+0x440>
 8009b8a:	bf00      	nop
 8009b8c:	00100002 	.word	0x00100002
 8009b90:	ffff0000 	.word	0xffff0000
 8009b94:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	681a      	ldr	r2, [r3, #0]
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009ba6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	691a      	ldr	r2, [r3, #16]
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bb2:	b2d2      	uxtb	r2, r2
 8009bb4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bba:	1c5a      	adds	r2, r3, #1
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009bc0:	68fb      	ldr	r3, [r7, #12]
 8009bc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009bc4:	3b01      	subs	r3, #1
 8009bc6:	b29a      	uxth	r2, r3
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009bd0:	b29b      	uxth	r3, r3
 8009bd2:	3b01      	subs	r3, #1
 8009bd4:	b29a      	uxth	r2, r3
 8009bd6:	68fb      	ldr	r3, [r7, #12]
 8009bd8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	691a      	ldr	r2, [r3, #16]
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009be4:	b2d2      	uxtb	r2, r2
 8009be6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bec:	1c5a      	adds	r2, r3, #1
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009bf6:	3b01      	subs	r3, #1
 8009bf8:	b29a      	uxth	r2, r3
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009bfe:	68fb      	ldr	r3, [r7, #12]
 8009c00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009c02:	b29b      	uxth	r3, r3
 8009c04:	3b01      	subs	r3, #1
 8009c06:	b29a      	uxth	r2, r3
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009c0c:	e0b8      	b.n	8009d80 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c10:	9300      	str	r3, [sp, #0]
 8009c12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c14:	2200      	movs	r2, #0
 8009c16:	4966      	ldr	r1, [pc, #408]	; (8009db0 <HAL_I2C_Master_Receive+0x448>)
 8009c18:	68f8      	ldr	r0, [r7, #12]
 8009c1a:	f000 fb55 	bl	800a2c8 <I2C_WaitOnFlagUntilTimeout>
 8009c1e:	4603      	mov	r3, r0
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d001      	beq.n	8009c28 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8009c24:	2301      	movs	r3, #1
 8009c26:	e0bf      	b.n	8009da8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	681a      	ldr	r2, [r3, #0]
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009c36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009c38:	68fb      	ldr	r3, [r7, #12]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	691a      	ldr	r2, [r3, #16]
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c42:	b2d2      	uxtb	r2, r2
 8009c44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c4a:	1c5a      	adds	r2, r3, #1
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009c54:	3b01      	subs	r3, #1
 8009c56:	b29a      	uxth	r2, r3
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009c60:	b29b      	uxth	r3, r3
 8009c62:	3b01      	subs	r3, #1
 8009c64:	b29a      	uxth	r2, r3
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009c6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c6c:	9300      	str	r3, [sp, #0]
 8009c6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c70:	2200      	movs	r2, #0
 8009c72:	494f      	ldr	r1, [pc, #316]	; (8009db0 <HAL_I2C_Master_Receive+0x448>)
 8009c74:	68f8      	ldr	r0, [r7, #12]
 8009c76:	f000 fb27 	bl	800a2c8 <I2C_WaitOnFlagUntilTimeout>
 8009c7a:	4603      	mov	r3, r0
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d001      	beq.n	8009c84 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8009c80:	2301      	movs	r3, #1
 8009c82:	e091      	b.n	8009da8 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009c84:	68fb      	ldr	r3, [r7, #12]
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	681a      	ldr	r2, [r3, #0]
 8009c8a:	68fb      	ldr	r3, [r7, #12]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009c92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	691a      	ldr	r2, [r3, #16]
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c9e:	b2d2      	uxtb	r2, r2
 8009ca0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009ca2:	68fb      	ldr	r3, [r7, #12]
 8009ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ca6:	1c5a      	adds	r2, r3, #1
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009cb0:	3b01      	subs	r3, #1
 8009cb2:	b29a      	uxth	r2, r3
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009cbc:	b29b      	uxth	r3, r3
 8009cbe:	3b01      	subs	r3, #1
 8009cc0:	b29a      	uxth	r2, r3
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	691a      	ldr	r2, [r3, #16]
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cd0:	b2d2      	uxtb	r2, r2
 8009cd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cd8:	1c5a      	adds	r2, r3, #1
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009ce2:	3b01      	subs	r3, #1
 8009ce4:	b29a      	uxth	r2, r3
 8009ce6:	68fb      	ldr	r3, [r7, #12]
 8009ce8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009cee:	b29b      	uxth	r3, r3
 8009cf0:	3b01      	subs	r3, #1
 8009cf2:	b29a      	uxth	r2, r3
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009cf8:	e042      	b.n	8009d80 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009cfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009cfc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009cfe:	68f8      	ldr	r0, [r7, #12]
 8009d00:	f000 fc3a 	bl	800a578 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009d04:	4603      	mov	r3, r0
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d001      	beq.n	8009d0e <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8009d0a:	2301      	movs	r3, #1
 8009d0c:	e04c      	b.n	8009da8 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	691a      	ldr	r2, [r3, #16]
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d18:	b2d2      	uxtb	r2, r2
 8009d1a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009d1c:	68fb      	ldr	r3, [r7, #12]
 8009d1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d20:	1c5a      	adds	r2, r3, #1
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009d2a:	3b01      	subs	r3, #1
 8009d2c:	b29a      	uxth	r2, r3
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d36:	b29b      	uxth	r3, r3
 8009d38:	3b01      	subs	r3, #1
 8009d3a:	b29a      	uxth	r2, r3
 8009d3c:	68fb      	ldr	r3, [r7, #12]
 8009d3e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	695b      	ldr	r3, [r3, #20]
 8009d46:	f003 0304 	and.w	r3, r3, #4
 8009d4a:	2b04      	cmp	r3, #4
 8009d4c:	d118      	bne.n	8009d80 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	691a      	ldr	r2, [r3, #16]
 8009d54:	68fb      	ldr	r3, [r7, #12]
 8009d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d58:	b2d2      	uxtb	r2, r2
 8009d5a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d60:	1c5a      	adds	r2, r3, #1
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009d6a:	3b01      	subs	r3, #1
 8009d6c:	b29a      	uxth	r2, r3
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d76:	b29b      	uxth	r3, r3
 8009d78:	3b01      	subs	r3, #1
 8009d7a:	b29a      	uxth	r2, r3
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	f47f aec2 	bne.w	8009b0e <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	2220      	movs	r2, #32
 8009d8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	2200      	movs	r2, #0
 8009d96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009da2:	2300      	movs	r3, #0
 8009da4:	e000      	b.n	8009da8 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8009da6:	2302      	movs	r3, #2
  }
}
 8009da8:	4618      	mov	r0, r3
 8009daa:	3728      	adds	r7, #40	; 0x28
 8009dac:	46bd      	mov	sp, r7
 8009dae:	bd80      	pop	{r7, pc}
 8009db0:	00010004 	.word	0x00010004

08009db4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b08a      	sub	sp, #40	; 0x28
 8009db8:	af02      	add	r7, sp, #8
 8009dba:	60f8      	str	r0, [r7, #12]
 8009dbc:	607a      	str	r2, [r7, #4]
 8009dbe:	603b      	str	r3, [r7, #0]
 8009dc0:	460b      	mov	r3, r1
 8009dc2:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8009dc4:	f7fe f82a 	bl	8007e1c <HAL_GetTick>
 8009dc8:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8009dca:	2301      	movs	r3, #1
 8009dcc:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009dd4:	b2db      	uxtb	r3, r3
 8009dd6:	2b20      	cmp	r3, #32
 8009dd8:	f040 8110 	bne.w	8009ffc <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009ddc:	69fb      	ldr	r3, [r7, #28]
 8009dde:	9300      	str	r3, [sp, #0]
 8009de0:	2319      	movs	r3, #25
 8009de2:	2201      	movs	r2, #1
 8009de4:	4988      	ldr	r1, [pc, #544]	; (800a008 <HAL_I2C_IsDeviceReady+0x254>)
 8009de6:	68f8      	ldr	r0, [r7, #12]
 8009de8:	f000 fa6e 	bl	800a2c8 <I2C_WaitOnFlagUntilTimeout>
 8009dec:	4603      	mov	r3, r0
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d001      	beq.n	8009df6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8009df2:	2302      	movs	r3, #2
 8009df4:	e103      	b.n	8009ffe <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009dfc:	2b01      	cmp	r3, #1
 8009dfe:	d101      	bne.n	8009e04 <HAL_I2C_IsDeviceReady+0x50>
 8009e00:	2302      	movs	r3, #2
 8009e02:	e0fc      	b.n	8009ffe <HAL_I2C_IsDeviceReady+0x24a>
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	2201      	movs	r2, #1
 8009e08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	f003 0301 	and.w	r3, r3, #1
 8009e16:	2b01      	cmp	r3, #1
 8009e18:	d007      	beq.n	8009e2a <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	681a      	ldr	r2, [r3, #0]
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	f042 0201 	orr.w	r2, r2, #1
 8009e28:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	681a      	ldr	r2, [r3, #0]
 8009e30:	68fb      	ldr	r3, [r7, #12]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009e38:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	2224      	movs	r2, #36	; 0x24
 8009e3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	2200      	movs	r2, #0
 8009e46:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	4a70      	ldr	r2, [pc, #448]	; (800a00c <HAL_I2C_IsDeviceReady+0x258>)
 8009e4c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009e4e:	68fb      	ldr	r3, [r7, #12]
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	681a      	ldr	r2, [r3, #0]
 8009e54:	68fb      	ldr	r3, [r7, #12]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009e5c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8009e5e:	69fb      	ldr	r3, [r7, #28]
 8009e60:	9300      	str	r3, [sp, #0]
 8009e62:	683b      	ldr	r3, [r7, #0]
 8009e64:	2200      	movs	r2, #0
 8009e66:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009e6a:	68f8      	ldr	r0, [r7, #12]
 8009e6c:	f000 fa2c 	bl	800a2c8 <I2C_WaitOnFlagUntilTimeout>
 8009e70:	4603      	mov	r3, r0
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d00c      	beq.n	8009e90 <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e80:	2b00      	cmp	r3, #0
 8009e82:	d003      	beq.n	8009e8c <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009e8a:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8009e8c:	2303      	movs	r3, #3
 8009e8e:	e0b6      	b.n	8009ffe <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009e90:	897b      	ldrh	r3, [r7, #10]
 8009e92:	b2db      	uxtb	r3, r3
 8009e94:	461a      	mov	r2, r3
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	681b      	ldr	r3, [r3, #0]
 8009e9a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009e9e:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8009ea0:	f7fd ffbc 	bl	8007e1c <HAL_GetTick>
 8009ea4:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	695b      	ldr	r3, [r3, #20]
 8009eac:	f003 0302 	and.w	r3, r3, #2
 8009eb0:	2b02      	cmp	r3, #2
 8009eb2:	bf0c      	ite	eq
 8009eb4:	2301      	moveq	r3, #1
 8009eb6:	2300      	movne	r3, #0
 8009eb8:	b2db      	uxtb	r3, r3
 8009eba:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	681b      	ldr	r3, [r3, #0]
 8009ec0:	695b      	ldr	r3, [r3, #20]
 8009ec2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009ec6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009eca:	bf0c      	ite	eq
 8009ecc:	2301      	moveq	r3, #1
 8009ece:	2300      	movne	r3, #0
 8009ed0:	b2db      	uxtb	r3, r3
 8009ed2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8009ed4:	e025      	b.n	8009f22 <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009ed6:	f7fd ffa1 	bl	8007e1c <HAL_GetTick>
 8009eda:	4602      	mov	r2, r0
 8009edc:	69fb      	ldr	r3, [r7, #28]
 8009ede:	1ad3      	subs	r3, r2, r3
 8009ee0:	683a      	ldr	r2, [r7, #0]
 8009ee2:	429a      	cmp	r2, r3
 8009ee4:	d302      	bcc.n	8009eec <HAL_I2C_IsDeviceReady+0x138>
 8009ee6:	683b      	ldr	r3, [r7, #0]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d103      	bne.n	8009ef4 <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	22a0      	movs	r2, #160	; 0xa0
 8009ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	695b      	ldr	r3, [r3, #20]
 8009efa:	f003 0302 	and.w	r3, r3, #2
 8009efe:	2b02      	cmp	r3, #2
 8009f00:	bf0c      	ite	eq
 8009f02:	2301      	moveq	r3, #1
 8009f04:	2300      	movne	r3, #0
 8009f06:	b2db      	uxtb	r3, r3
 8009f08:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	695b      	ldr	r3, [r3, #20]
 8009f10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009f14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f18:	bf0c      	ite	eq
 8009f1a:	2301      	moveq	r3, #1
 8009f1c:	2300      	movne	r3, #0
 8009f1e:	b2db      	uxtb	r3, r3
 8009f20:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009f28:	b2db      	uxtb	r3, r3
 8009f2a:	2ba0      	cmp	r3, #160	; 0xa0
 8009f2c:	d005      	beq.n	8009f3a <HAL_I2C_IsDeviceReady+0x186>
 8009f2e:	7dfb      	ldrb	r3, [r7, #23]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d102      	bne.n	8009f3a <HAL_I2C_IsDeviceReady+0x186>
 8009f34:	7dbb      	ldrb	r3, [r7, #22]
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d0cd      	beq.n	8009ed6 <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2220      	movs	r2, #32
 8009f3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	681b      	ldr	r3, [r3, #0]
 8009f46:	695b      	ldr	r3, [r3, #20]
 8009f48:	f003 0302 	and.w	r3, r3, #2
 8009f4c:	2b02      	cmp	r3, #2
 8009f4e:	d129      	bne.n	8009fa4 <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	681a      	ldr	r2, [r3, #0]
 8009f56:	68fb      	ldr	r3, [r7, #12]
 8009f58:	681b      	ldr	r3, [r3, #0]
 8009f5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009f5e:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009f60:	2300      	movs	r3, #0
 8009f62:	613b      	str	r3, [r7, #16]
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	695b      	ldr	r3, [r3, #20]
 8009f6a:	613b      	str	r3, [r7, #16]
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	699b      	ldr	r3, [r3, #24]
 8009f72:	613b      	str	r3, [r7, #16]
 8009f74:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009f76:	69fb      	ldr	r3, [r7, #28]
 8009f78:	9300      	str	r3, [sp, #0]
 8009f7a:	2319      	movs	r3, #25
 8009f7c:	2201      	movs	r2, #1
 8009f7e:	4922      	ldr	r1, [pc, #136]	; (800a008 <HAL_I2C_IsDeviceReady+0x254>)
 8009f80:	68f8      	ldr	r0, [r7, #12]
 8009f82:	f000 f9a1 	bl	800a2c8 <I2C_WaitOnFlagUntilTimeout>
 8009f86:	4603      	mov	r3, r0
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d001      	beq.n	8009f90 <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 8009f8c:	2301      	movs	r3, #1
 8009f8e:	e036      	b.n	8009ffe <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	2220      	movs	r2, #32
 8009f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	e02c      	b.n	8009ffe <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	681b      	ldr	r3, [r3, #0]
 8009fa8:	681a      	ldr	r2, [r3, #0]
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009fb2:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009fbc:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009fbe:	69fb      	ldr	r3, [r7, #28]
 8009fc0:	9300      	str	r3, [sp, #0]
 8009fc2:	2319      	movs	r3, #25
 8009fc4:	2201      	movs	r2, #1
 8009fc6:	4910      	ldr	r1, [pc, #64]	; (800a008 <HAL_I2C_IsDeviceReady+0x254>)
 8009fc8:	68f8      	ldr	r0, [r7, #12]
 8009fca:	f000 f97d 	bl	800a2c8 <I2C_WaitOnFlagUntilTimeout>
 8009fce:	4603      	mov	r3, r0
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d001      	beq.n	8009fd8 <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 8009fd4:	2301      	movs	r3, #1
 8009fd6:	e012      	b.n	8009ffe <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8009fd8:	69bb      	ldr	r3, [r7, #24]
 8009fda:	3301      	adds	r3, #1
 8009fdc:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8009fde:	69ba      	ldr	r2, [r7, #24]
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	429a      	cmp	r2, r3
 8009fe4:	f4ff af33 	bcc.w	8009e4e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	2220      	movs	r2, #32
 8009fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009ff0:	68fb      	ldr	r3, [r7, #12]
 8009ff2:	2200      	movs	r2, #0
 8009ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009ff8:	2301      	movs	r3, #1
 8009ffa:	e000      	b.n	8009ffe <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 8009ffc:	2302      	movs	r3, #2
  }
}
 8009ffe:	4618      	mov	r0, r3
 800a000:	3720      	adds	r7, #32
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}
 800a006:	bf00      	nop
 800a008:	00100002 	.word	0x00100002
 800a00c:	ffff0000 	.word	0xffff0000

0800a010 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800a010:	b480      	push	{r7}
 800a012:	b083      	sub	sp, #12
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a01e:	b2db      	uxtb	r3, r3
}
 800a020:	4618      	mov	r0, r3
 800a022:	370c      	adds	r7, #12
 800a024:	46bd      	mov	sp, r7
 800a026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02a:	4770      	bx	lr

0800a02c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b088      	sub	sp, #32
 800a030:	af02      	add	r7, sp, #8
 800a032:	60f8      	str	r0, [r7, #12]
 800a034:	607a      	str	r2, [r7, #4]
 800a036:	603b      	str	r3, [r7, #0]
 800a038:	460b      	mov	r3, r1
 800a03a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a040:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800a042:	697b      	ldr	r3, [r7, #20]
 800a044:	2b08      	cmp	r3, #8
 800a046:	d006      	beq.n	800a056 <I2C_MasterRequestWrite+0x2a>
 800a048:	697b      	ldr	r3, [r7, #20]
 800a04a:	2b01      	cmp	r3, #1
 800a04c:	d003      	beq.n	800a056 <I2C_MasterRequestWrite+0x2a>
 800a04e:	697b      	ldr	r3, [r7, #20]
 800a050:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800a054:	d108      	bne.n	800a068 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	681a      	ldr	r2, [r3, #0]
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a064:	601a      	str	r2, [r3, #0]
 800a066:	e00b      	b.n	800a080 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a06c:	2b12      	cmp	r3, #18
 800a06e:	d107      	bne.n	800a080 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	681a      	ldr	r2, [r3, #0]
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a07e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a080:	683b      	ldr	r3, [r7, #0]
 800a082:	9300      	str	r3, [sp, #0]
 800a084:	687b      	ldr	r3, [r7, #4]
 800a086:	2200      	movs	r2, #0
 800a088:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a08c:	68f8      	ldr	r0, [r7, #12]
 800a08e:	f000 f91b 	bl	800a2c8 <I2C_WaitOnFlagUntilTimeout>
 800a092:	4603      	mov	r3, r0
 800a094:	2b00      	cmp	r3, #0
 800a096:	d00c      	beq.n	800a0b2 <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800a098:	68fb      	ldr	r3, [r7, #12]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	681b      	ldr	r3, [r3, #0]
 800a09e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0a2:	2b00      	cmp	r3, #0
 800a0a4:	d003      	beq.n	800a0ae <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a0ac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800a0ae:	2303      	movs	r3, #3
 800a0b0:	e035      	b.n	800a11e <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	691b      	ldr	r3, [r3, #16]
 800a0b6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a0ba:	d108      	bne.n	800a0ce <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800a0bc:	897b      	ldrh	r3, [r7, #10]
 800a0be:	b2db      	uxtb	r3, r3
 800a0c0:	461a      	mov	r2, r3
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800a0ca:	611a      	str	r2, [r3, #16]
 800a0cc:	e01b      	b.n	800a106 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800a0ce:	897b      	ldrh	r3, [r7, #10]
 800a0d0:	11db      	asrs	r3, r3, #7
 800a0d2:	b2db      	uxtb	r3, r3
 800a0d4:	f003 0306 	and.w	r3, r3, #6
 800a0d8:	b2db      	uxtb	r3, r3
 800a0da:	f063 030f 	orn	r3, r3, #15
 800a0de:	b2da      	uxtb	r2, r3
 800a0e0:	68fb      	ldr	r3, [r7, #12]
 800a0e2:	681b      	ldr	r3, [r3, #0]
 800a0e4:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800a0e6:	683b      	ldr	r3, [r7, #0]
 800a0e8:	687a      	ldr	r2, [r7, #4]
 800a0ea:	490f      	ldr	r1, [pc, #60]	; (800a128 <I2C_MasterRequestWrite+0xfc>)
 800a0ec:	68f8      	ldr	r0, [r7, #12]
 800a0ee:	f000 f942 	bl	800a376 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d001      	beq.n	800a0fc <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 800a0f8:	2301      	movs	r3, #1
 800a0fa:	e010      	b.n	800a11e <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800a0fc:	897b      	ldrh	r3, [r7, #10]
 800a0fe:	b2da      	uxtb	r2, r3
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	687a      	ldr	r2, [r7, #4]
 800a10a:	4908      	ldr	r1, [pc, #32]	; (800a12c <I2C_MasterRequestWrite+0x100>)
 800a10c:	68f8      	ldr	r0, [r7, #12]
 800a10e:	f000 f932 	bl	800a376 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a112:	4603      	mov	r3, r0
 800a114:	2b00      	cmp	r3, #0
 800a116:	d001      	beq.n	800a11c <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 800a118:	2301      	movs	r3, #1
 800a11a:	e000      	b.n	800a11e <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 800a11c:	2300      	movs	r3, #0
}
 800a11e:	4618      	mov	r0, r3
 800a120:	3718      	adds	r7, #24
 800a122:	46bd      	mov	sp, r7
 800a124:	bd80      	pop	{r7, pc}
 800a126:	bf00      	nop
 800a128:	00010008 	.word	0x00010008
 800a12c:	00010002 	.word	0x00010002

0800a130 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800a130:	b580      	push	{r7, lr}
 800a132:	b088      	sub	sp, #32
 800a134:	af02      	add	r7, sp, #8
 800a136:	60f8      	str	r0, [r7, #12]
 800a138:	607a      	str	r2, [r7, #4]
 800a13a:	603b      	str	r3, [r7, #0]
 800a13c:	460b      	mov	r3, r1
 800a13e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a144:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	681a      	ldr	r2, [r3, #0]
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a154:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	2b08      	cmp	r3, #8
 800a15a:	d006      	beq.n	800a16a <I2C_MasterRequestRead+0x3a>
 800a15c:	697b      	ldr	r3, [r7, #20]
 800a15e:	2b01      	cmp	r3, #1
 800a160:	d003      	beq.n	800a16a <I2C_MasterRequestRead+0x3a>
 800a162:	697b      	ldr	r3, [r7, #20]
 800a164:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800a168:	d108      	bne.n	800a17c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	681a      	ldr	r2, [r3, #0]
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a178:	601a      	str	r2, [r3, #0]
 800a17a:	e00b      	b.n	800a194 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a180:	2b11      	cmp	r3, #17
 800a182:	d107      	bne.n	800a194 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	681b      	ldr	r3, [r3, #0]
 800a188:	681a      	ldr	r2, [r3, #0]
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	681b      	ldr	r3, [r3, #0]
 800a18e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a192:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a194:	683b      	ldr	r3, [r7, #0]
 800a196:	9300      	str	r3, [sp, #0]
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	2200      	movs	r2, #0
 800a19c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a1a0:	68f8      	ldr	r0, [r7, #12]
 800a1a2:	f000 f891 	bl	800a2c8 <I2C_WaitOnFlagUntilTimeout>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d00c      	beq.n	800a1c6 <I2C_MasterRequestRead+0x96>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d003      	beq.n	800a1c2 <I2C_MasterRequestRead+0x92>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a1c0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800a1c2:	2303      	movs	r3, #3
 800a1c4:	e078      	b.n	800a2b8 <I2C_MasterRequestRead+0x188>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800a1c6:	68fb      	ldr	r3, [r7, #12]
 800a1c8:	691b      	ldr	r3, [r3, #16]
 800a1ca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800a1ce:	d108      	bne.n	800a1e2 <I2C_MasterRequestRead+0xb2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800a1d0:	897b      	ldrh	r3, [r7, #10]
 800a1d2:	b2db      	uxtb	r3, r3
 800a1d4:	f043 0301 	orr.w	r3, r3, #1
 800a1d8:	b2da      	uxtb	r2, r3
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	611a      	str	r2, [r3, #16]
 800a1e0:	e05e      	b.n	800a2a0 <I2C_MasterRequestRead+0x170>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800a1e2:	897b      	ldrh	r3, [r7, #10]
 800a1e4:	11db      	asrs	r3, r3, #7
 800a1e6:	b2db      	uxtb	r3, r3
 800a1e8:	f003 0306 	and.w	r3, r3, #6
 800a1ec:	b2db      	uxtb	r3, r3
 800a1ee:	f063 030f 	orn	r3, r3, #15
 800a1f2:	b2da      	uxtb	r2, r3
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800a1fa:	683b      	ldr	r3, [r7, #0]
 800a1fc:	687a      	ldr	r2, [r7, #4]
 800a1fe:	4930      	ldr	r1, [pc, #192]	; (800a2c0 <I2C_MasterRequestRead+0x190>)
 800a200:	68f8      	ldr	r0, [r7, #12]
 800a202:	f000 f8b8 	bl	800a376 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a206:	4603      	mov	r3, r0
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d001      	beq.n	800a210 <I2C_MasterRequestRead+0xe0>
    {
      return HAL_ERROR;
 800a20c:	2301      	movs	r3, #1
 800a20e:	e053      	b.n	800a2b8 <I2C_MasterRequestRead+0x188>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800a210:	897b      	ldrh	r3, [r7, #10]
 800a212:	b2da      	uxtb	r2, r3
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	681b      	ldr	r3, [r3, #0]
 800a218:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a21a:	683b      	ldr	r3, [r7, #0]
 800a21c:	687a      	ldr	r2, [r7, #4]
 800a21e:	4929      	ldr	r1, [pc, #164]	; (800a2c4 <I2C_MasterRequestRead+0x194>)
 800a220:	68f8      	ldr	r0, [r7, #12]
 800a222:	f000 f8a8 	bl	800a376 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a226:	4603      	mov	r3, r0
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d001      	beq.n	800a230 <I2C_MasterRequestRead+0x100>
    {
      return HAL_ERROR;
 800a22c:	2301      	movs	r3, #1
 800a22e:	e043      	b.n	800a2b8 <I2C_MasterRequestRead+0x188>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800a230:	2300      	movs	r3, #0
 800a232:	613b      	str	r3, [r7, #16]
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	695b      	ldr	r3, [r3, #20]
 800a23a:	613b      	str	r3, [r7, #16]
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	699b      	ldr	r3, [r3, #24]
 800a242:	613b      	str	r3, [r7, #16]
 800a244:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	681a      	ldr	r2, [r3, #0]
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a254:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800a256:	683b      	ldr	r3, [r7, #0]
 800a258:	9300      	str	r3, [sp, #0]
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2200      	movs	r2, #0
 800a25e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800a262:	68f8      	ldr	r0, [r7, #12]
 800a264:	f000 f830 	bl	800a2c8 <I2C_WaitOnFlagUntilTimeout>
 800a268:	4603      	mov	r3, r0
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d00c      	beq.n	800a288 <I2C_MasterRequestRead+0x158>
    {
      if (hi2c->Instance->CR1 & I2C_CR1_START)
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d003      	beq.n	800a284 <I2C_MasterRequestRead+0x154>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800a27c:	68fb      	ldr	r3, [r7, #12]
 800a27e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800a282:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800a284:	2303      	movs	r3, #3
 800a286:	e017      	b.n	800a2b8 <I2C_MasterRequestRead+0x188>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800a288:	897b      	ldrh	r3, [r7, #10]
 800a28a:	11db      	asrs	r3, r3, #7
 800a28c:	b2db      	uxtb	r3, r3
 800a28e:	f003 0306 	and.w	r3, r3, #6
 800a292:	b2db      	uxtb	r3, r3
 800a294:	f063 030e 	orn	r3, r3, #14
 800a298:	b2da      	uxtb	r2, r3
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	687a      	ldr	r2, [r7, #4]
 800a2a4:	4907      	ldr	r1, [pc, #28]	; (800a2c4 <I2C_MasterRequestRead+0x194>)
 800a2a6:	68f8      	ldr	r0, [r7, #12]
 800a2a8:	f000 f865 	bl	800a376 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800a2ac:	4603      	mov	r3, r0
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d001      	beq.n	800a2b6 <I2C_MasterRequestRead+0x186>
  {
    return HAL_ERROR;
 800a2b2:	2301      	movs	r3, #1
 800a2b4:	e000      	b.n	800a2b8 <I2C_MasterRequestRead+0x188>
  }

  return HAL_OK;
 800a2b6:	2300      	movs	r3, #0
}
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	3718      	adds	r7, #24
 800a2bc:	46bd      	mov	sp, r7
 800a2be:	bd80      	pop	{r7, pc}
 800a2c0:	00010008 	.word	0x00010008
 800a2c4:	00010002 	.word	0x00010002

0800a2c8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800a2c8:	b580      	push	{r7, lr}
 800a2ca:	b084      	sub	sp, #16
 800a2cc:	af00      	add	r7, sp, #0
 800a2ce:	60f8      	str	r0, [r7, #12]
 800a2d0:	60b9      	str	r1, [r7, #8]
 800a2d2:	603b      	str	r3, [r7, #0]
 800a2d4:	4613      	mov	r3, r2
 800a2d6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a2d8:	e025      	b.n	800a326 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2da:	683b      	ldr	r3, [r7, #0]
 800a2dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a2e0:	d021      	beq.n	800a326 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2e2:	f7fd fd9b 	bl	8007e1c <HAL_GetTick>
 800a2e6:	4602      	mov	r2, r0
 800a2e8:	69bb      	ldr	r3, [r7, #24]
 800a2ea:	1ad3      	subs	r3, r2, r3
 800a2ec:	683a      	ldr	r2, [r7, #0]
 800a2ee:	429a      	cmp	r2, r3
 800a2f0:	d302      	bcc.n	800a2f8 <I2C_WaitOnFlagUntilTimeout+0x30>
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	2b00      	cmp	r3, #0
 800a2f6:	d116      	bne.n	800a326 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	2220      	movs	r2, #32
 800a302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	2200      	movs	r2, #0
 800a30a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a312:	f043 0220 	orr.w	r2, r3, #32
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	2200      	movs	r2, #0
 800a31e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a322:	2301      	movs	r3, #1
 800a324:	e023      	b.n	800a36e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a326:	68bb      	ldr	r3, [r7, #8]
 800a328:	0c1b      	lsrs	r3, r3, #16
 800a32a:	b2db      	uxtb	r3, r3
 800a32c:	2b01      	cmp	r3, #1
 800a32e:	d10d      	bne.n	800a34c <I2C_WaitOnFlagUntilTimeout+0x84>
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	695b      	ldr	r3, [r3, #20]
 800a336:	43da      	mvns	r2, r3
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	4013      	ands	r3, r2
 800a33c:	b29b      	uxth	r3, r3
 800a33e:	2b00      	cmp	r3, #0
 800a340:	bf0c      	ite	eq
 800a342:	2301      	moveq	r3, #1
 800a344:	2300      	movne	r3, #0
 800a346:	b2db      	uxtb	r3, r3
 800a348:	461a      	mov	r2, r3
 800a34a:	e00c      	b.n	800a366 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	699b      	ldr	r3, [r3, #24]
 800a352:	43da      	mvns	r2, r3
 800a354:	68bb      	ldr	r3, [r7, #8]
 800a356:	4013      	ands	r3, r2
 800a358:	b29b      	uxth	r3, r3
 800a35a:	2b00      	cmp	r3, #0
 800a35c:	bf0c      	ite	eq
 800a35e:	2301      	moveq	r3, #1
 800a360:	2300      	movne	r3, #0
 800a362:	b2db      	uxtb	r3, r3
 800a364:	461a      	mov	r2, r3
 800a366:	79fb      	ldrb	r3, [r7, #7]
 800a368:	429a      	cmp	r2, r3
 800a36a:	d0b6      	beq.n	800a2da <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a36c:	2300      	movs	r3, #0
}
 800a36e:	4618      	mov	r0, r3
 800a370:	3710      	adds	r7, #16
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}

0800a376 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800a376:	b580      	push	{r7, lr}
 800a378:	b084      	sub	sp, #16
 800a37a:	af00      	add	r7, sp, #0
 800a37c:	60f8      	str	r0, [r7, #12]
 800a37e:	60b9      	str	r1, [r7, #8]
 800a380:	607a      	str	r2, [r7, #4]
 800a382:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a384:	e051      	b.n	800a42a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	695b      	ldr	r3, [r3, #20]
 800a38c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a390:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a394:	d123      	bne.n	800a3de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800a396:	68fb      	ldr	r3, [r7, #12]
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	681a      	ldr	r2, [r3, #0]
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a3a4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a3a6:	68fb      	ldr	r3, [r7, #12]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a3ae:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	2200      	movs	r2, #0
 800a3b4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a3b6:	68fb      	ldr	r3, [r7, #12]
 800a3b8:	2220      	movs	r2, #32
 800a3ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a3c6:	68fb      	ldr	r3, [r7, #12]
 800a3c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a3ca:	f043 0204 	orr.w	r2, r3, #4
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a3da:	2301      	movs	r3, #1
 800a3dc:	e046      	b.n	800a46c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a3e4:	d021      	beq.n	800a42a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a3e6:	f7fd fd19 	bl	8007e1c <HAL_GetTick>
 800a3ea:	4602      	mov	r2, r0
 800a3ec:	683b      	ldr	r3, [r7, #0]
 800a3ee:	1ad3      	subs	r3, r2, r3
 800a3f0:	687a      	ldr	r2, [r7, #4]
 800a3f2:	429a      	cmp	r2, r3
 800a3f4:	d302      	bcc.n	800a3fc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d116      	bne.n	800a42a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	2200      	movs	r2, #0
 800a400:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	2220      	movs	r2, #32
 800a406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	2200      	movs	r2, #0
 800a40e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a416:	f043 0220 	orr.w	r2, r3, #32
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	2200      	movs	r2, #0
 800a422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a426:	2301      	movs	r3, #1
 800a428:	e020      	b.n	800a46c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a42a:	68bb      	ldr	r3, [r7, #8]
 800a42c:	0c1b      	lsrs	r3, r3, #16
 800a42e:	b2db      	uxtb	r3, r3
 800a430:	2b01      	cmp	r3, #1
 800a432:	d10c      	bne.n	800a44e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	681b      	ldr	r3, [r3, #0]
 800a438:	695b      	ldr	r3, [r3, #20]
 800a43a:	43da      	mvns	r2, r3
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	4013      	ands	r3, r2
 800a440:	b29b      	uxth	r3, r3
 800a442:	2b00      	cmp	r3, #0
 800a444:	bf14      	ite	ne
 800a446:	2301      	movne	r3, #1
 800a448:	2300      	moveq	r3, #0
 800a44a:	b2db      	uxtb	r3, r3
 800a44c:	e00b      	b.n	800a466 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	699b      	ldr	r3, [r3, #24]
 800a454:	43da      	mvns	r2, r3
 800a456:	68bb      	ldr	r3, [r7, #8]
 800a458:	4013      	ands	r3, r2
 800a45a:	b29b      	uxth	r3, r3
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	bf14      	ite	ne
 800a460:	2301      	movne	r3, #1
 800a462:	2300      	moveq	r3, #0
 800a464:	b2db      	uxtb	r3, r3
 800a466:	2b00      	cmp	r3, #0
 800a468:	d18d      	bne.n	800a386 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800a46a:	2300      	movs	r3, #0
}
 800a46c:	4618      	mov	r0, r3
 800a46e:	3710      	adds	r7, #16
 800a470:	46bd      	mov	sp, r7
 800a472:	bd80      	pop	{r7, pc}

0800a474 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a474:	b580      	push	{r7, lr}
 800a476:	b084      	sub	sp, #16
 800a478:	af00      	add	r7, sp, #0
 800a47a:	60f8      	str	r0, [r7, #12]
 800a47c:	60b9      	str	r1, [r7, #8]
 800a47e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a480:	e02d      	b.n	800a4de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a482:	68f8      	ldr	r0, [r7, #12]
 800a484:	f000 f8ce 	bl	800a624 <I2C_IsAcknowledgeFailed>
 800a488:	4603      	mov	r3, r0
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d001      	beq.n	800a492 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a48e:	2301      	movs	r3, #1
 800a490:	e02d      	b.n	800a4ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a492:	68bb      	ldr	r3, [r7, #8]
 800a494:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a498:	d021      	beq.n	800a4de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a49a:	f7fd fcbf 	bl	8007e1c <HAL_GetTick>
 800a49e:	4602      	mov	r2, r0
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	1ad3      	subs	r3, r2, r3
 800a4a4:	68ba      	ldr	r2, [r7, #8]
 800a4a6:	429a      	cmp	r2, r3
 800a4a8:	d302      	bcc.n	800a4b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800a4aa:	68bb      	ldr	r3, [r7, #8]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d116      	bne.n	800a4de <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	2220      	movs	r2, #32
 800a4ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4ca:	f043 0220 	orr.w	r2, r3, #32
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a4da:	2301      	movs	r3, #1
 800a4dc:	e007      	b.n	800a4ee <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	695b      	ldr	r3, [r3, #20]
 800a4e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a4e8:	2b80      	cmp	r3, #128	; 0x80
 800a4ea:	d1ca      	bne.n	800a482 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a4ec:	2300      	movs	r3, #0
}
 800a4ee:	4618      	mov	r0, r3
 800a4f0:	3710      	adds	r7, #16
 800a4f2:	46bd      	mov	sp, r7
 800a4f4:	bd80      	pop	{r7, pc}

0800a4f6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a4f6:	b580      	push	{r7, lr}
 800a4f8:	b084      	sub	sp, #16
 800a4fa:	af00      	add	r7, sp, #0
 800a4fc:	60f8      	str	r0, [r7, #12]
 800a4fe:	60b9      	str	r1, [r7, #8]
 800a500:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a502:	e02d      	b.n	800a560 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a504:	68f8      	ldr	r0, [r7, #12]
 800a506:	f000 f88d 	bl	800a624 <I2C_IsAcknowledgeFailed>
 800a50a:	4603      	mov	r3, r0
 800a50c:	2b00      	cmp	r3, #0
 800a50e:	d001      	beq.n	800a514 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a510:	2301      	movs	r3, #1
 800a512:	e02d      	b.n	800a570 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a514:	68bb      	ldr	r3, [r7, #8]
 800a516:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a51a:	d021      	beq.n	800a560 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a51c:	f7fd fc7e 	bl	8007e1c <HAL_GetTick>
 800a520:	4602      	mov	r2, r0
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	1ad3      	subs	r3, r2, r3
 800a526:	68ba      	ldr	r2, [r7, #8]
 800a528:	429a      	cmp	r2, r3
 800a52a:	d302      	bcc.n	800a532 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800a52c:	68bb      	ldr	r3, [r7, #8]
 800a52e:	2b00      	cmp	r3, #0
 800a530:	d116      	bne.n	800a560 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	2200      	movs	r2, #0
 800a536:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	2220      	movs	r2, #32
 800a53c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	2200      	movs	r2, #0
 800a544:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a54c:	f043 0220 	orr.w	r2, r3, #32
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	2200      	movs	r2, #0
 800a558:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a55c:	2301      	movs	r3, #1
 800a55e:	e007      	b.n	800a570 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	681b      	ldr	r3, [r3, #0]
 800a564:	695b      	ldr	r3, [r3, #20]
 800a566:	f003 0304 	and.w	r3, r3, #4
 800a56a:	2b04      	cmp	r3, #4
 800a56c:	d1ca      	bne.n	800a504 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a56e:	2300      	movs	r3, #0
}
 800a570:	4618      	mov	r0, r3
 800a572:	3710      	adds	r7, #16
 800a574:	46bd      	mov	sp, r7
 800a576:	bd80      	pop	{r7, pc}

0800a578 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b084      	sub	sp, #16
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	60f8      	str	r0, [r7, #12]
 800a580:	60b9      	str	r1, [r7, #8]
 800a582:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a584:	e042      	b.n	800a60c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	695b      	ldr	r3, [r3, #20]
 800a58c:	f003 0310 	and.w	r3, r3, #16
 800a590:	2b10      	cmp	r3, #16
 800a592:	d119      	bne.n	800a5c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	681b      	ldr	r3, [r3, #0]
 800a598:	f06f 0210 	mvn.w	r2, #16
 800a59c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	2200      	movs	r2, #0
 800a5a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	2220      	movs	r2, #32
 800a5a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	2200      	movs	r2, #0
 800a5b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	2200      	movs	r2, #0
 800a5c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a5c4:	2301      	movs	r3, #1
 800a5c6:	e029      	b.n	800a61c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a5c8:	f7fd fc28 	bl	8007e1c <HAL_GetTick>
 800a5cc:	4602      	mov	r2, r0
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	1ad3      	subs	r3, r2, r3
 800a5d2:	68ba      	ldr	r2, [r7, #8]
 800a5d4:	429a      	cmp	r2, r3
 800a5d6:	d302      	bcc.n	800a5de <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800a5d8:	68bb      	ldr	r3, [r7, #8]
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d116      	bne.n	800a60c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	2200      	movs	r2, #0
 800a5e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	2220      	movs	r2, #32
 800a5e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a5f8:	f043 0220 	orr.w	r2, r3, #32
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	2200      	movs	r2, #0
 800a604:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a608:	2301      	movs	r3, #1
 800a60a:	e007      	b.n	800a61c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	695b      	ldr	r3, [r3, #20]
 800a612:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a616:	2b40      	cmp	r3, #64	; 0x40
 800a618:	d1b5      	bne.n	800a586 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800a61a:	2300      	movs	r3, #0
}
 800a61c:	4618      	mov	r0, r3
 800a61e:	3710      	adds	r7, #16
 800a620:	46bd      	mov	sp, r7
 800a622:	bd80      	pop	{r7, pc}

0800a624 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a624:	b480      	push	{r7}
 800a626:	b083      	sub	sp, #12
 800a628:	af00      	add	r7, sp, #0
 800a62a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	681b      	ldr	r3, [r3, #0]
 800a630:	695b      	ldr	r3, [r3, #20]
 800a632:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a636:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a63a:	d11b      	bne.n	800a674 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a644:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	2200      	movs	r2, #0
 800a64a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a64c:	687b      	ldr	r3, [r7, #4]
 800a64e:	2220      	movs	r2, #32
 800a650:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2200      	movs	r2, #0
 800a658:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a660:	f043 0204 	orr.w	r2, r3, #4
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	2200      	movs	r2, #0
 800a66c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800a670:	2301      	movs	r3, #1
 800a672:	e000      	b.n	800a676 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a674:	2300      	movs	r3, #0
}
 800a676:	4618      	mov	r0, r3
 800a678:	370c      	adds	r7, #12
 800a67a:	46bd      	mov	sp, r7
 800a67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a680:	4770      	bx	lr
	...

0800a684 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a684:	b580      	push	{r7, lr}
 800a686:	b086      	sub	sp, #24
 800a688:	af00      	add	r7, sp, #0
 800a68a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	2b00      	cmp	r3, #0
 800a690:	d101      	bne.n	800a696 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a692:	2301      	movs	r3, #1
 800a694:	e25b      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	f003 0301 	and.w	r3, r3, #1
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d075      	beq.n	800a78e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a6a2:	4ba3      	ldr	r3, [pc, #652]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a6a4:	689b      	ldr	r3, [r3, #8]
 800a6a6:	f003 030c 	and.w	r3, r3, #12
 800a6aa:	2b04      	cmp	r3, #4
 800a6ac:	d00c      	beq.n	800a6c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a6ae:	4ba0      	ldr	r3, [pc, #640]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a6b0:	689b      	ldr	r3, [r3, #8]
 800a6b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800a6b6:	2b08      	cmp	r3, #8
 800a6b8:	d112      	bne.n	800a6e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800a6ba:	4b9d      	ldr	r3, [pc, #628]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a6bc:	685b      	ldr	r3, [r3, #4]
 800a6be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a6c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a6c6:	d10b      	bne.n	800a6e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a6c8:	4b99      	ldr	r3, [pc, #612]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a6d0:	2b00      	cmp	r3, #0
 800a6d2:	d05b      	beq.n	800a78c <HAL_RCC_OscConfig+0x108>
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	685b      	ldr	r3, [r3, #4]
 800a6d8:	2b00      	cmp	r3, #0
 800a6da:	d157      	bne.n	800a78c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a6dc:	2301      	movs	r3, #1
 800a6de:	e236      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	685b      	ldr	r3, [r3, #4]
 800a6e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a6e8:	d106      	bne.n	800a6f8 <HAL_RCC_OscConfig+0x74>
 800a6ea:	4b91      	ldr	r3, [pc, #580]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	4a90      	ldr	r2, [pc, #576]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a6f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a6f4:	6013      	str	r3, [r2, #0]
 800a6f6:	e01d      	b.n	800a734 <HAL_RCC_OscConfig+0xb0>
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	685b      	ldr	r3, [r3, #4]
 800a6fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a700:	d10c      	bne.n	800a71c <HAL_RCC_OscConfig+0x98>
 800a702:	4b8b      	ldr	r3, [pc, #556]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	4a8a      	ldr	r2, [pc, #552]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a708:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a70c:	6013      	str	r3, [r2, #0]
 800a70e:	4b88      	ldr	r3, [pc, #544]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	4a87      	ldr	r2, [pc, #540]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a714:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a718:	6013      	str	r3, [r2, #0]
 800a71a:	e00b      	b.n	800a734 <HAL_RCC_OscConfig+0xb0>
 800a71c:	4b84      	ldr	r3, [pc, #528]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	4a83      	ldr	r2, [pc, #524]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a722:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a726:	6013      	str	r3, [r2, #0]
 800a728:	4b81      	ldr	r3, [pc, #516]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	4a80      	ldr	r2, [pc, #512]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a72e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a732:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	685b      	ldr	r3, [r3, #4]
 800a738:	2b00      	cmp	r3, #0
 800a73a:	d013      	beq.n	800a764 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a73c:	f7fd fb6e 	bl	8007e1c <HAL_GetTick>
 800a740:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a742:	e008      	b.n	800a756 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a744:	f7fd fb6a 	bl	8007e1c <HAL_GetTick>
 800a748:	4602      	mov	r2, r0
 800a74a:	693b      	ldr	r3, [r7, #16]
 800a74c:	1ad3      	subs	r3, r2, r3
 800a74e:	2b64      	cmp	r3, #100	; 0x64
 800a750:	d901      	bls.n	800a756 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a752:	2303      	movs	r3, #3
 800a754:	e1fb      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a756:	4b76      	ldr	r3, [pc, #472]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d0f0      	beq.n	800a744 <HAL_RCC_OscConfig+0xc0>
 800a762:	e014      	b.n	800a78e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a764:	f7fd fb5a 	bl	8007e1c <HAL_GetTick>
 800a768:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a76a:	e008      	b.n	800a77e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a76c:	f7fd fb56 	bl	8007e1c <HAL_GetTick>
 800a770:	4602      	mov	r2, r0
 800a772:	693b      	ldr	r3, [r7, #16]
 800a774:	1ad3      	subs	r3, r2, r3
 800a776:	2b64      	cmp	r3, #100	; 0x64
 800a778:	d901      	bls.n	800a77e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a77a:	2303      	movs	r3, #3
 800a77c:	e1e7      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a77e:	4b6c      	ldr	r3, [pc, #432]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a786:	2b00      	cmp	r3, #0
 800a788:	d1f0      	bne.n	800a76c <HAL_RCC_OscConfig+0xe8>
 800a78a:	e000      	b.n	800a78e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a78c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a78e:	687b      	ldr	r3, [r7, #4]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	f003 0302 	and.w	r3, r3, #2
 800a796:	2b00      	cmp	r3, #0
 800a798:	d063      	beq.n	800a862 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a79a:	4b65      	ldr	r3, [pc, #404]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a79c:	689b      	ldr	r3, [r3, #8]
 800a79e:	f003 030c 	and.w	r3, r3, #12
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d00b      	beq.n	800a7be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a7a6:	4b62      	ldr	r3, [pc, #392]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a7a8:	689b      	ldr	r3, [r3, #8]
 800a7aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a7ae:	2b08      	cmp	r3, #8
 800a7b0:	d11c      	bne.n	800a7ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a7b2:	4b5f      	ldr	r3, [pc, #380]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a7b4:	685b      	ldr	r3, [r3, #4]
 800a7b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d116      	bne.n	800a7ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a7be:	4b5c      	ldr	r3, [pc, #368]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	f003 0302 	and.w	r3, r3, #2
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d005      	beq.n	800a7d6 <HAL_RCC_OscConfig+0x152>
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	68db      	ldr	r3, [r3, #12]
 800a7ce:	2b01      	cmp	r3, #1
 800a7d0:	d001      	beq.n	800a7d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a7d2:	2301      	movs	r3, #1
 800a7d4:	e1bb      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a7d6:	4b56      	ldr	r3, [pc, #344]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	691b      	ldr	r3, [r3, #16]
 800a7e2:	00db      	lsls	r3, r3, #3
 800a7e4:	4952      	ldr	r1, [pc, #328]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a7e6:	4313      	orrs	r3, r2
 800a7e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a7ea:	e03a      	b.n	800a862 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	68db      	ldr	r3, [r3, #12]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d020      	beq.n	800a836 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a7f4:	4b4f      	ldr	r3, [pc, #316]	; (800a934 <HAL_RCC_OscConfig+0x2b0>)
 800a7f6:	2201      	movs	r2, #1
 800a7f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a7fa:	f7fd fb0f 	bl	8007e1c <HAL_GetTick>
 800a7fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a800:	e008      	b.n	800a814 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a802:	f7fd fb0b 	bl	8007e1c <HAL_GetTick>
 800a806:	4602      	mov	r2, r0
 800a808:	693b      	ldr	r3, [r7, #16]
 800a80a:	1ad3      	subs	r3, r2, r3
 800a80c:	2b02      	cmp	r3, #2
 800a80e:	d901      	bls.n	800a814 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a810:	2303      	movs	r3, #3
 800a812:	e19c      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a814:	4b46      	ldr	r3, [pc, #280]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	f003 0302 	and.w	r3, r3, #2
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d0f0      	beq.n	800a802 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a820:	4b43      	ldr	r3, [pc, #268]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	691b      	ldr	r3, [r3, #16]
 800a82c:	00db      	lsls	r3, r3, #3
 800a82e:	4940      	ldr	r1, [pc, #256]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a830:	4313      	orrs	r3, r2
 800a832:	600b      	str	r3, [r1, #0]
 800a834:	e015      	b.n	800a862 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a836:	4b3f      	ldr	r3, [pc, #252]	; (800a934 <HAL_RCC_OscConfig+0x2b0>)
 800a838:	2200      	movs	r2, #0
 800a83a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a83c:	f7fd faee 	bl	8007e1c <HAL_GetTick>
 800a840:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a842:	e008      	b.n	800a856 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a844:	f7fd faea 	bl	8007e1c <HAL_GetTick>
 800a848:	4602      	mov	r2, r0
 800a84a:	693b      	ldr	r3, [r7, #16]
 800a84c:	1ad3      	subs	r3, r2, r3
 800a84e:	2b02      	cmp	r3, #2
 800a850:	d901      	bls.n	800a856 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a852:	2303      	movs	r3, #3
 800a854:	e17b      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a856:	4b36      	ldr	r3, [pc, #216]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	f003 0302 	and.w	r3, r3, #2
 800a85e:	2b00      	cmp	r3, #0
 800a860:	d1f0      	bne.n	800a844 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	f003 0308 	and.w	r3, r3, #8
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d030      	beq.n	800a8d0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a86e:	687b      	ldr	r3, [r7, #4]
 800a870:	695b      	ldr	r3, [r3, #20]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d016      	beq.n	800a8a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a876:	4b30      	ldr	r3, [pc, #192]	; (800a938 <HAL_RCC_OscConfig+0x2b4>)
 800a878:	2201      	movs	r2, #1
 800a87a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a87c:	f7fd face 	bl	8007e1c <HAL_GetTick>
 800a880:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a882:	e008      	b.n	800a896 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a884:	f7fd faca 	bl	8007e1c <HAL_GetTick>
 800a888:	4602      	mov	r2, r0
 800a88a:	693b      	ldr	r3, [r7, #16]
 800a88c:	1ad3      	subs	r3, r2, r3
 800a88e:	2b02      	cmp	r3, #2
 800a890:	d901      	bls.n	800a896 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a892:	2303      	movs	r3, #3
 800a894:	e15b      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a896:	4b26      	ldr	r3, [pc, #152]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a898:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a89a:	f003 0302 	and.w	r3, r3, #2
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	d0f0      	beq.n	800a884 <HAL_RCC_OscConfig+0x200>
 800a8a2:	e015      	b.n	800a8d0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a8a4:	4b24      	ldr	r3, [pc, #144]	; (800a938 <HAL_RCC_OscConfig+0x2b4>)
 800a8a6:	2200      	movs	r2, #0
 800a8a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a8aa:	f7fd fab7 	bl	8007e1c <HAL_GetTick>
 800a8ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a8b0:	e008      	b.n	800a8c4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a8b2:	f7fd fab3 	bl	8007e1c <HAL_GetTick>
 800a8b6:	4602      	mov	r2, r0
 800a8b8:	693b      	ldr	r3, [r7, #16]
 800a8ba:	1ad3      	subs	r3, r2, r3
 800a8bc:	2b02      	cmp	r3, #2
 800a8be:	d901      	bls.n	800a8c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a8c0:	2303      	movs	r3, #3
 800a8c2:	e144      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a8c4:	4b1a      	ldr	r3, [pc, #104]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a8c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a8c8:	f003 0302 	and.w	r3, r3, #2
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d1f0      	bne.n	800a8b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f003 0304 	and.w	r3, r3, #4
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	f000 80a0 	beq.w	800aa1e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a8de:	2300      	movs	r3, #0
 800a8e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a8e2:	4b13      	ldr	r3, [pc, #76]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a8e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d10f      	bne.n	800a90e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	60bb      	str	r3, [r7, #8]
 800a8f2:	4b0f      	ldr	r3, [pc, #60]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a8f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8f6:	4a0e      	ldr	r2, [pc, #56]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a8f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a8fc:	6413      	str	r3, [r2, #64]	; 0x40
 800a8fe:	4b0c      	ldr	r3, [pc, #48]	; (800a930 <HAL_RCC_OscConfig+0x2ac>)
 800a900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a902:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a906:	60bb      	str	r3, [r7, #8]
 800a908:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a90a:	2301      	movs	r3, #1
 800a90c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a90e:	4b0b      	ldr	r3, [pc, #44]	; (800a93c <HAL_RCC_OscConfig+0x2b8>)
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a916:	2b00      	cmp	r3, #0
 800a918:	d121      	bne.n	800a95e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a91a:	4b08      	ldr	r3, [pc, #32]	; (800a93c <HAL_RCC_OscConfig+0x2b8>)
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	4a07      	ldr	r2, [pc, #28]	; (800a93c <HAL_RCC_OscConfig+0x2b8>)
 800a920:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a924:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a926:	f7fd fa79 	bl	8007e1c <HAL_GetTick>
 800a92a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a92c:	e011      	b.n	800a952 <HAL_RCC_OscConfig+0x2ce>
 800a92e:	bf00      	nop
 800a930:	40023800 	.word	0x40023800
 800a934:	42470000 	.word	0x42470000
 800a938:	42470e80 	.word	0x42470e80
 800a93c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a940:	f7fd fa6c 	bl	8007e1c <HAL_GetTick>
 800a944:	4602      	mov	r2, r0
 800a946:	693b      	ldr	r3, [r7, #16]
 800a948:	1ad3      	subs	r3, r2, r3
 800a94a:	2b02      	cmp	r3, #2
 800a94c:	d901      	bls.n	800a952 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800a94e:	2303      	movs	r3, #3
 800a950:	e0fd      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a952:	4b81      	ldr	r3, [pc, #516]	; (800ab58 <HAL_RCC_OscConfig+0x4d4>)
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d0f0      	beq.n	800a940 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	689b      	ldr	r3, [r3, #8]
 800a962:	2b01      	cmp	r3, #1
 800a964:	d106      	bne.n	800a974 <HAL_RCC_OscConfig+0x2f0>
 800a966:	4b7d      	ldr	r3, [pc, #500]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800a968:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a96a:	4a7c      	ldr	r2, [pc, #496]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800a96c:	f043 0301 	orr.w	r3, r3, #1
 800a970:	6713      	str	r3, [r2, #112]	; 0x70
 800a972:	e01c      	b.n	800a9ae <HAL_RCC_OscConfig+0x32a>
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	689b      	ldr	r3, [r3, #8]
 800a978:	2b05      	cmp	r3, #5
 800a97a:	d10c      	bne.n	800a996 <HAL_RCC_OscConfig+0x312>
 800a97c:	4b77      	ldr	r3, [pc, #476]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800a97e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a980:	4a76      	ldr	r2, [pc, #472]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800a982:	f043 0304 	orr.w	r3, r3, #4
 800a986:	6713      	str	r3, [r2, #112]	; 0x70
 800a988:	4b74      	ldr	r3, [pc, #464]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800a98a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a98c:	4a73      	ldr	r2, [pc, #460]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800a98e:	f043 0301 	orr.w	r3, r3, #1
 800a992:	6713      	str	r3, [r2, #112]	; 0x70
 800a994:	e00b      	b.n	800a9ae <HAL_RCC_OscConfig+0x32a>
 800a996:	4b71      	ldr	r3, [pc, #452]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800a998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a99a:	4a70      	ldr	r2, [pc, #448]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800a99c:	f023 0301 	bic.w	r3, r3, #1
 800a9a0:	6713      	str	r3, [r2, #112]	; 0x70
 800a9a2:	4b6e      	ldr	r3, [pc, #440]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800a9a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9a6:	4a6d      	ldr	r2, [pc, #436]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800a9a8:	f023 0304 	bic.w	r3, r3, #4
 800a9ac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	689b      	ldr	r3, [r3, #8]
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d015      	beq.n	800a9e2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a9b6:	f7fd fa31 	bl	8007e1c <HAL_GetTick>
 800a9ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a9bc:	e00a      	b.n	800a9d4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a9be:	f7fd fa2d 	bl	8007e1c <HAL_GetTick>
 800a9c2:	4602      	mov	r2, r0
 800a9c4:	693b      	ldr	r3, [r7, #16]
 800a9c6:	1ad3      	subs	r3, r2, r3
 800a9c8:	f241 3288 	movw	r2, #5000	; 0x1388
 800a9cc:	4293      	cmp	r3, r2
 800a9ce:	d901      	bls.n	800a9d4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800a9d0:	2303      	movs	r3, #3
 800a9d2:	e0bc      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a9d4:	4b61      	ldr	r3, [pc, #388]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800a9d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9d8:	f003 0302 	and.w	r3, r3, #2
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d0ee      	beq.n	800a9be <HAL_RCC_OscConfig+0x33a>
 800a9e0:	e014      	b.n	800aa0c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a9e2:	f7fd fa1b 	bl	8007e1c <HAL_GetTick>
 800a9e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a9e8:	e00a      	b.n	800aa00 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a9ea:	f7fd fa17 	bl	8007e1c <HAL_GetTick>
 800a9ee:	4602      	mov	r2, r0
 800a9f0:	693b      	ldr	r3, [r7, #16]
 800a9f2:	1ad3      	subs	r3, r2, r3
 800a9f4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a9f8:	4293      	cmp	r3, r2
 800a9fa:	d901      	bls.n	800aa00 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800a9fc:	2303      	movs	r3, #3
 800a9fe:	e0a6      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800aa00:	4b56      	ldr	r3, [pc, #344]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800aa02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa04:	f003 0302 	and.w	r3, r3, #2
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d1ee      	bne.n	800a9ea <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800aa0c:	7dfb      	ldrb	r3, [r7, #23]
 800aa0e:	2b01      	cmp	r3, #1
 800aa10:	d105      	bne.n	800aa1e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800aa12:	4b52      	ldr	r3, [pc, #328]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800aa14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aa16:	4a51      	ldr	r2, [pc, #324]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800aa18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aa1c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	699b      	ldr	r3, [r3, #24]
 800aa22:	2b00      	cmp	r3, #0
 800aa24:	f000 8092 	beq.w	800ab4c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800aa28:	4b4c      	ldr	r3, [pc, #304]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800aa2a:	689b      	ldr	r3, [r3, #8]
 800aa2c:	f003 030c 	and.w	r3, r3, #12
 800aa30:	2b08      	cmp	r3, #8
 800aa32:	d05c      	beq.n	800aaee <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	699b      	ldr	r3, [r3, #24]
 800aa38:	2b02      	cmp	r3, #2
 800aa3a:	d141      	bne.n	800aac0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aa3c:	4b48      	ldr	r3, [pc, #288]	; (800ab60 <HAL_RCC_OscConfig+0x4dc>)
 800aa3e:	2200      	movs	r2, #0
 800aa40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aa42:	f7fd f9eb 	bl	8007e1c <HAL_GetTick>
 800aa46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aa48:	e008      	b.n	800aa5c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aa4a:	f7fd f9e7 	bl	8007e1c <HAL_GetTick>
 800aa4e:	4602      	mov	r2, r0
 800aa50:	693b      	ldr	r3, [r7, #16]
 800aa52:	1ad3      	subs	r3, r2, r3
 800aa54:	2b02      	cmp	r3, #2
 800aa56:	d901      	bls.n	800aa5c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800aa58:	2303      	movs	r3, #3
 800aa5a:	e078      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aa5c:	4b3f      	ldr	r3, [pc, #252]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d1f0      	bne.n	800aa4a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	69da      	ldr	r2, [r3, #28]
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	6a1b      	ldr	r3, [r3, #32]
 800aa70:	431a      	orrs	r2, r3
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa76:	019b      	lsls	r3, r3, #6
 800aa78:	431a      	orrs	r2, r3
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa7e:	085b      	lsrs	r3, r3, #1
 800aa80:	3b01      	subs	r3, #1
 800aa82:	041b      	lsls	r3, r3, #16
 800aa84:	431a      	orrs	r2, r3
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa8a:	061b      	lsls	r3, r3, #24
 800aa8c:	4933      	ldr	r1, [pc, #204]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800aa8e:	4313      	orrs	r3, r2
 800aa90:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800aa92:	4b33      	ldr	r3, [pc, #204]	; (800ab60 <HAL_RCC_OscConfig+0x4dc>)
 800aa94:	2201      	movs	r2, #1
 800aa96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aa98:	f7fd f9c0 	bl	8007e1c <HAL_GetTick>
 800aa9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800aa9e:	e008      	b.n	800aab2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aaa0:	f7fd f9bc 	bl	8007e1c <HAL_GetTick>
 800aaa4:	4602      	mov	r2, r0
 800aaa6:	693b      	ldr	r3, [r7, #16]
 800aaa8:	1ad3      	subs	r3, r2, r3
 800aaaa:	2b02      	cmp	r3, #2
 800aaac:	d901      	bls.n	800aab2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800aaae:	2303      	movs	r3, #3
 800aab0:	e04d      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800aab2:	4b2a      	ldr	r3, [pc, #168]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800aab4:	681b      	ldr	r3, [r3, #0]
 800aab6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d0f0      	beq.n	800aaa0 <HAL_RCC_OscConfig+0x41c>
 800aabe:	e045      	b.n	800ab4c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800aac0:	4b27      	ldr	r3, [pc, #156]	; (800ab60 <HAL_RCC_OscConfig+0x4dc>)
 800aac2:	2200      	movs	r2, #0
 800aac4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800aac6:	f7fd f9a9 	bl	8007e1c <HAL_GetTick>
 800aaca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aacc:	e008      	b.n	800aae0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800aace:	f7fd f9a5 	bl	8007e1c <HAL_GetTick>
 800aad2:	4602      	mov	r2, r0
 800aad4:	693b      	ldr	r3, [r7, #16]
 800aad6:	1ad3      	subs	r3, r2, r3
 800aad8:	2b02      	cmp	r3, #2
 800aada:	d901      	bls.n	800aae0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800aadc:	2303      	movs	r3, #3
 800aade:	e036      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800aae0:	4b1e      	ldr	r3, [pc, #120]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d1f0      	bne.n	800aace <HAL_RCC_OscConfig+0x44a>
 800aaec:	e02e      	b.n	800ab4c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800aaee:	687b      	ldr	r3, [r7, #4]
 800aaf0:	699b      	ldr	r3, [r3, #24]
 800aaf2:	2b01      	cmp	r3, #1
 800aaf4:	d101      	bne.n	800aafa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	e029      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800aafa:	4b18      	ldr	r3, [pc, #96]	; (800ab5c <HAL_RCC_OscConfig+0x4d8>)
 800aafc:	685b      	ldr	r3, [r3, #4]
 800aafe:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	69db      	ldr	r3, [r3, #28]
 800ab0a:	429a      	cmp	r2, r3
 800ab0c:	d11c      	bne.n	800ab48 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800ab18:	429a      	cmp	r2, r3
 800ab1a:	d115      	bne.n	800ab48 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800ab1c:	68fa      	ldr	r2, [r7, #12]
 800ab1e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800ab22:	4013      	ands	r3, r2
 800ab24:	687a      	ldr	r2, [r7, #4]
 800ab26:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800ab28:	4293      	cmp	r3, r2
 800ab2a:	d10d      	bne.n	800ab48 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800ab36:	429a      	cmp	r2, r3
 800ab38:	d106      	bne.n	800ab48 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800ab44:	429a      	cmp	r2, r3
 800ab46:	d001      	beq.n	800ab4c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800ab48:	2301      	movs	r3, #1
 800ab4a:	e000      	b.n	800ab4e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800ab4c:	2300      	movs	r3, #0
}
 800ab4e:	4618      	mov	r0, r3
 800ab50:	3718      	adds	r7, #24
 800ab52:	46bd      	mov	sp, r7
 800ab54:	bd80      	pop	{r7, pc}
 800ab56:	bf00      	nop
 800ab58:	40007000 	.word	0x40007000
 800ab5c:	40023800 	.word	0x40023800
 800ab60:	42470060 	.word	0x42470060

0800ab64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800ab64:	b580      	push	{r7, lr}
 800ab66:	b084      	sub	sp, #16
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	6078      	str	r0, [r7, #4]
 800ab6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	d101      	bne.n	800ab78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800ab74:	2301      	movs	r3, #1
 800ab76:	e0cc      	b.n	800ad12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800ab78:	4b68      	ldr	r3, [pc, #416]	; (800ad1c <HAL_RCC_ClockConfig+0x1b8>)
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	f003 030f 	and.w	r3, r3, #15
 800ab80:	683a      	ldr	r2, [r7, #0]
 800ab82:	429a      	cmp	r2, r3
 800ab84:	d90c      	bls.n	800aba0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ab86:	4b65      	ldr	r3, [pc, #404]	; (800ad1c <HAL_RCC_ClockConfig+0x1b8>)
 800ab88:	683a      	ldr	r2, [r7, #0]
 800ab8a:	b2d2      	uxtb	r2, r2
 800ab8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ab8e:	4b63      	ldr	r3, [pc, #396]	; (800ad1c <HAL_RCC_ClockConfig+0x1b8>)
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	f003 030f 	and.w	r3, r3, #15
 800ab96:	683a      	ldr	r2, [r7, #0]
 800ab98:	429a      	cmp	r2, r3
 800ab9a:	d001      	beq.n	800aba0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800ab9c:	2301      	movs	r3, #1
 800ab9e:	e0b8      	b.n	800ad12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	f003 0302 	and.w	r3, r3, #2
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d020      	beq.n	800abee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	f003 0304 	and.w	r3, r3, #4
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d005      	beq.n	800abc4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800abb8:	4b59      	ldr	r3, [pc, #356]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800abba:	689b      	ldr	r3, [r3, #8]
 800abbc:	4a58      	ldr	r2, [pc, #352]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800abbe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800abc2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f003 0308 	and.w	r3, r3, #8
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d005      	beq.n	800abdc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800abd0:	4b53      	ldr	r3, [pc, #332]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800abd2:	689b      	ldr	r3, [r3, #8]
 800abd4:	4a52      	ldr	r2, [pc, #328]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800abd6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800abda:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800abdc:	4b50      	ldr	r3, [pc, #320]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800abde:	689b      	ldr	r3, [r3, #8]
 800abe0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800abe4:	687b      	ldr	r3, [r7, #4]
 800abe6:	689b      	ldr	r3, [r3, #8]
 800abe8:	494d      	ldr	r1, [pc, #308]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800abea:	4313      	orrs	r3, r2
 800abec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800abee:	687b      	ldr	r3, [r7, #4]
 800abf0:	681b      	ldr	r3, [r3, #0]
 800abf2:	f003 0301 	and.w	r3, r3, #1
 800abf6:	2b00      	cmp	r3, #0
 800abf8:	d044      	beq.n	800ac84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	685b      	ldr	r3, [r3, #4]
 800abfe:	2b01      	cmp	r3, #1
 800ac00:	d107      	bne.n	800ac12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ac02:	4b47      	ldr	r3, [pc, #284]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d119      	bne.n	800ac42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ac0e:	2301      	movs	r3, #1
 800ac10:	e07f      	b.n	800ad12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	685b      	ldr	r3, [r3, #4]
 800ac16:	2b02      	cmp	r3, #2
 800ac18:	d003      	beq.n	800ac22 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800ac1e:	2b03      	cmp	r3, #3
 800ac20:	d107      	bne.n	800ac32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800ac22:	4b3f      	ldr	r3, [pc, #252]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d109      	bne.n	800ac42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ac2e:	2301      	movs	r3, #1
 800ac30:	e06f      	b.n	800ad12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800ac32:	4b3b      	ldr	r3, [pc, #236]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	f003 0302 	and.w	r3, r3, #2
 800ac3a:	2b00      	cmp	r3, #0
 800ac3c:	d101      	bne.n	800ac42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800ac3e:	2301      	movs	r3, #1
 800ac40:	e067      	b.n	800ad12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800ac42:	4b37      	ldr	r3, [pc, #220]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800ac44:	689b      	ldr	r3, [r3, #8]
 800ac46:	f023 0203 	bic.w	r2, r3, #3
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	685b      	ldr	r3, [r3, #4]
 800ac4e:	4934      	ldr	r1, [pc, #208]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800ac50:	4313      	orrs	r3, r2
 800ac52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800ac54:	f7fd f8e2 	bl	8007e1c <HAL_GetTick>
 800ac58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ac5a:	e00a      	b.n	800ac72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800ac5c:	f7fd f8de 	bl	8007e1c <HAL_GetTick>
 800ac60:	4602      	mov	r2, r0
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	1ad3      	subs	r3, r2, r3
 800ac66:	f241 3288 	movw	r2, #5000	; 0x1388
 800ac6a:	4293      	cmp	r3, r2
 800ac6c:	d901      	bls.n	800ac72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800ac6e:	2303      	movs	r3, #3
 800ac70:	e04f      	b.n	800ad12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800ac72:	4b2b      	ldr	r3, [pc, #172]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800ac74:	689b      	ldr	r3, [r3, #8]
 800ac76:	f003 020c 	and.w	r2, r3, #12
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	685b      	ldr	r3, [r3, #4]
 800ac7e:	009b      	lsls	r3, r3, #2
 800ac80:	429a      	cmp	r2, r3
 800ac82:	d1eb      	bne.n	800ac5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800ac84:	4b25      	ldr	r3, [pc, #148]	; (800ad1c <HAL_RCC_ClockConfig+0x1b8>)
 800ac86:	681b      	ldr	r3, [r3, #0]
 800ac88:	f003 030f 	and.w	r3, r3, #15
 800ac8c:	683a      	ldr	r2, [r7, #0]
 800ac8e:	429a      	cmp	r2, r3
 800ac90:	d20c      	bcs.n	800acac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800ac92:	4b22      	ldr	r3, [pc, #136]	; (800ad1c <HAL_RCC_ClockConfig+0x1b8>)
 800ac94:	683a      	ldr	r2, [r7, #0]
 800ac96:	b2d2      	uxtb	r2, r2
 800ac98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800ac9a:	4b20      	ldr	r3, [pc, #128]	; (800ad1c <HAL_RCC_ClockConfig+0x1b8>)
 800ac9c:	681b      	ldr	r3, [r3, #0]
 800ac9e:	f003 030f 	and.w	r3, r3, #15
 800aca2:	683a      	ldr	r2, [r7, #0]
 800aca4:	429a      	cmp	r2, r3
 800aca6:	d001      	beq.n	800acac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800aca8:	2301      	movs	r3, #1
 800acaa:	e032      	b.n	800ad12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800acac:	687b      	ldr	r3, [r7, #4]
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	f003 0304 	and.w	r3, r3, #4
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d008      	beq.n	800acca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800acb8:	4b19      	ldr	r3, [pc, #100]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800acba:	689b      	ldr	r3, [r3, #8]
 800acbc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	68db      	ldr	r3, [r3, #12]
 800acc4:	4916      	ldr	r1, [pc, #88]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800acc6:	4313      	orrs	r3, r2
 800acc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800acca:	687b      	ldr	r3, [r7, #4]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	f003 0308 	and.w	r3, r3, #8
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d009      	beq.n	800acea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800acd6:	4b12      	ldr	r3, [pc, #72]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800acd8:	689b      	ldr	r3, [r3, #8]
 800acda:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800acde:	687b      	ldr	r3, [r7, #4]
 800ace0:	691b      	ldr	r3, [r3, #16]
 800ace2:	00db      	lsls	r3, r3, #3
 800ace4:	490e      	ldr	r1, [pc, #56]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800ace6:	4313      	orrs	r3, r2
 800ace8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800acea:	f000 f821 	bl	800ad30 <HAL_RCC_GetSysClockFreq>
 800acee:	4601      	mov	r1, r0
 800acf0:	4b0b      	ldr	r3, [pc, #44]	; (800ad20 <HAL_RCC_ClockConfig+0x1bc>)
 800acf2:	689b      	ldr	r3, [r3, #8]
 800acf4:	091b      	lsrs	r3, r3, #4
 800acf6:	f003 030f 	and.w	r3, r3, #15
 800acfa:	4a0a      	ldr	r2, [pc, #40]	; (800ad24 <HAL_RCC_ClockConfig+0x1c0>)
 800acfc:	5cd3      	ldrb	r3, [r2, r3]
 800acfe:	fa21 f303 	lsr.w	r3, r1, r3
 800ad02:	4a09      	ldr	r2, [pc, #36]	; (800ad28 <HAL_RCC_ClockConfig+0x1c4>)
 800ad04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800ad06:	4b09      	ldr	r3, [pc, #36]	; (800ad2c <HAL_RCC_ClockConfig+0x1c8>)
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	4618      	mov	r0, r3
 800ad0c:	f7fd f842 	bl	8007d94 <HAL_InitTick>

  return HAL_OK;
 800ad10:	2300      	movs	r3, #0
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3710      	adds	r7, #16
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}
 800ad1a:	bf00      	nop
 800ad1c:	40023c00 	.word	0x40023c00
 800ad20:	40023800 	.word	0x40023800
 800ad24:	0801789c 	.word	0x0801789c
 800ad28:	20000148 	.word	0x20000148
 800ad2c:	20000150 	.word	0x20000150

0800ad30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800ad30:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad32:	b085      	sub	sp, #20
 800ad34:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800ad36:	2300      	movs	r3, #0
 800ad38:	607b      	str	r3, [r7, #4]
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	60fb      	str	r3, [r7, #12]
 800ad3e:	2300      	movs	r3, #0
 800ad40:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800ad42:	2300      	movs	r3, #0
 800ad44:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800ad46:	4b50      	ldr	r3, [pc, #320]	; (800ae88 <HAL_RCC_GetSysClockFreq+0x158>)
 800ad48:	689b      	ldr	r3, [r3, #8]
 800ad4a:	f003 030c 	and.w	r3, r3, #12
 800ad4e:	2b04      	cmp	r3, #4
 800ad50:	d007      	beq.n	800ad62 <HAL_RCC_GetSysClockFreq+0x32>
 800ad52:	2b08      	cmp	r3, #8
 800ad54:	d008      	beq.n	800ad68 <HAL_RCC_GetSysClockFreq+0x38>
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	f040 808d 	bne.w	800ae76 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800ad5c:	4b4b      	ldr	r3, [pc, #300]	; (800ae8c <HAL_RCC_GetSysClockFreq+0x15c>)
 800ad5e:	60bb      	str	r3, [r7, #8]
       break;
 800ad60:	e08c      	b.n	800ae7c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800ad62:	4b4b      	ldr	r3, [pc, #300]	; (800ae90 <HAL_RCC_GetSysClockFreq+0x160>)
 800ad64:	60bb      	str	r3, [r7, #8]
      break;
 800ad66:	e089      	b.n	800ae7c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800ad68:	4b47      	ldr	r3, [pc, #284]	; (800ae88 <HAL_RCC_GetSysClockFreq+0x158>)
 800ad6a:	685b      	ldr	r3, [r3, #4]
 800ad6c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800ad70:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800ad72:	4b45      	ldr	r3, [pc, #276]	; (800ae88 <HAL_RCC_GetSysClockFreq+0x158>)
 800ad74:	685b      	ldr	r3, [r3, #4]
 800ad76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d023      	beq.n	800adc6 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800ad7e:	4b42      	ldr	r3, [pc, #264]	; (800ae88 <HAL_RCC_GetSysClockFreq+0x158>)
 800ad80:	685b      	ldr	r3, [r3, #4]
 800ad82:	099b      	lsrs	r3, r3, #6
 800ad84:	f04f 0400 	mov.w	r4, #0
 800ad88:	f240 11ff 	movw	r1, #511	; 0x1ff
 800ad8c:	f04f 0200 	mov.w	r2, #0
 800ad90:	ea03 0501 	and.w	r5, r3, r1
 800ad94:	ea04 0602 	and.w	r6, r4, r2
 800ad98:	4a3d      	ldr	r2, [pc, #244]	; (800ae90 <HAL_RCC_GetSysClockFreq+0x160>)
 800ad9a:	fb02 f106 	mul.w	r1, r2, r6
 800ad9e:	2200      	movs	r2, #0
 800ada0:	fb02 f205 	mul.w	r2, r2, r5
 800ada4:	440a      	add	r2, r1
 800ada6:	493a      	ldr	r1, [pc, #232]	; (800ae90 <HAL_RCC_GetSysClockFreq+0x160>)
 800ada8:	fba5 0101 	umull	r0, r1, r5, r1
 800adac:	1853      	adds	r3, r2, r1
 800adae:	4619      	mov	r1, r3
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f04f 0400 	mov.w	r4, #0
 800adb6:	461a      	mov	r2, r3
 800adb8:	4623      	mov	r3, r4
 800adba:	f7f5 ff65 	bl	8000c88 <__aeabi_uldivmod>
 800adbe:	4603      	mov	r3, r0
 800adc0:	460c      	mov	r4, r1
 800adc2:	60fb      	str	r3, [r7, #12]
 800adc4:	e049      	b.n	800ae5a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800adc6:	4b30      	ldr	r3, [pc, #192]	; (800ae88 <HAL_RCC_GetSysClockFreq+0x158>)
 800adc8:	685b      	ldr	r3, [r3, #4]
 800adca:	099b      	lsrs	r3, r3, #6
 800adcc:	f04f 0400 	mov.w	r4, #0
 800add0:	f240 11ff 	movw	r1, #511	; 0x1ff
 800add4:	f04f 0200 	mov.w	r2, #0
 800add8:	ea03 0501 	and.w	r5, r3, r1
 800addc:	ea04 0602 	and.w	r6, r4, r2
 800ade0:	4629      	mov	r1, r5
 800ade2:	4632      	mov	r2, r6
 800ade4:	f04f 0300 	mov.w	r3, #0
 800ade8:	f04f 0400 	mov.w	r4, #0
 800adec:	0154      	lsls	r4, r2, #5
 800adee:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800adf2:	014b      	lsls	r3, r1, #5
 800adf4:	4619      	mov	r1, r3
 800adf6:	4622      	mov	r2, r4
 800adf8:	1b49      	subs	r1, r1, r5
 800adfa:	eb62 0206 	sbc.w	r2, r2, r6
 800adfe:	f04f 0300 	mov.w	r3, #0
 800ae02:	f04f 0400 	mov.w	r4, #0
 800ae06:	0194      	lsls	r4, r2, #6
 800ae08:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800ae0c:	018b      	lsls	r3, r1, #6
 800ae0e:	1a5b      	subs	r3, r3, r1
 800ae10:	eb64 0402 	sbc.w	r4, r4, r2
 800ae14:	f04f 0100 	mov.w	r1, #0
 800ae18:	f04f 0200 	mov.w	r2, #0
 800ae1c:	00e2      	lsls	r2, r4, #3
 800ae1e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800ae22:	00d9      	lsls	r1, r3, #3
 800ae24:	460b      	mov	r3, r1
 800ae26:	4614      	mov	r4, r2
 800ae28:	195b      	adds	r3, r3, r5
 800ae2a:	eb44 0406 	adc.w	r4, r4, r6
 800ae2e:	f04f 0100 	mov.w	r1, #0
 800ae32:	f04f 0200 	mov.w	r2, #0
 800ae36:	02a2      	lsls	r2, r4, #10
 800ae38:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800ae3c:	0299      	lsls	r1, r3, #10
 800ae3e:	460b      	mov	r3, r1
 800ae40:	4614      	mov	r4, r2
 800ae42:	4618      	mov	r0, r3
 800ae44:	4621      	mov	r1, r4
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	f04f 0400 	mov.w	r4, #0
 800ae4c:	461a      	mov	r2, r3
 800ae4e:	4623      	mov	r3, r4
 800ae50:	f7f5 ff1a 	bl	8000c88 <__aeabi_uldivmod>
 800ae54:	4603      	mov	r3, r0
 800ae56:	460c      	mov	r4, r1
 800ae58:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800ae5a:	4b0b      	ldr	r3, [pc, #44]	; (800ae88 <HAL_RCC_GetSysClockFreq+0x158>)
 800ae5c:	685b      	ldr	r3, [r3, #4]
 800ae5e:	0c1b      	lsrs	r3, r3, #16
 800ae60:	f003 0303 	and.w	r3, r3, #3
 800ae64:	3301      	adds	r3, #1
 800ae66:	005b      	lsls	r3, r3, #1
 800ae68:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800ae6a:	68fa      	ldr	r2, [r7, #12]
 800ae6c:	683b      	ldr	r3, [r7, #0]
 800ae6e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ae72:	60bb      	str	r3, [r7, #8]
      break;
 800ae74:	e002      	b.n	800ae7c <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800ae76:	4b05      	ldr	r3, [pc, #20]	; (800ae8c <HAL_RCC_GetSysClockFreq+0x15c>)
 800ae78:	60bb      	str	r3, [r7, #8]
      break;
 800ae7a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800ae7c:	68bb      	ldr	r3, [r7, #8]
}
 800ae7e:	4618      	mov	r0, r3
 800ae80:	3714      	adds	r7, #20
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae86:	bf00      	nop
 800ae88:	40023800 	.word	0x40023800
 800ae8c:	00f42400 	.word	0x00f42400
 800ae90:	017d7840 	.word	0x017d7840

0800ae94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ae94:	b480      	push	{r7}
 800ae96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800ae98:	4b03      	ldr	r3, [pc, #12]	; (800aea8 <HAL_RCC_GetHCLKFreq+0x14>)
 800ae9a:	681b      	ldr	r3, [r3, #0]
}
 800ae9c:	4618      	mov	r0, r3
 800ae9e:	46bd      	mov	sp, r7
 800aea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea4:	4770      	bx	lr
 800aea6:	bf00      	nop
 800aea8:	20000148 	.word	0x20000148

0800aeac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800aeac:	b580      	push	{r7, lr}
 800aeae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800aeb0:	f7ff fff0 	bl	800ae94 <HAL_RCC_GetHCLKFreq>
 800aeb4:	4601      	mov	r1, r0
 800aeb6:	4b05      	ldr	r3, [pc, #20]	; (800aecc <HAL_RCC_GetPCLK1Freq+0x20>)
 800aeb8:	689b      	ldr	r3, [r3, #8]
 800aeba:	0a9b      	lsrs	r3, r3, #10
 800aebc:	f003 0307 	and.w	r3, r3, #7
 800aec0:	4a03      	ldr	r2, [pc, #12]	; (800aed0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800aec2:	5cd3      	ldrb	r3, [r2, r3]
 800aec4:	fa21 f303 	lsr.w	r3, r1, r3
}
 800aec8:	4618      	mov	r0, r3
 800aeca:	bd80      	pop	{r7, pc}
 800aecc:	40023800 	.word	0x40023800
 800aed0:	080178ac 	.word	0x080178ac

0800aed4 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800aed4:	b580      	push	{r7, lr}
 800aed6:	b082      	sub	sp, #8
 800aed8:	af00      	add	r7, sp, #0
 800aeda:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	d101      	bne.n	800aee6 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800aee2:	2301      	movs	r3, #1
 800aee4:	e022      	b.n	800af2c <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800aeec:	b2db      	uxtb	r3, r3
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d105      	bne.n	800aefe <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	2200      	movs	r2, #0
 800aef6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800aef8:	6878      	ldr	r0, [r7, #4]
 800aefa:	f7f8 fc23 	bl	8003744 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	2203      	movs	r2, #3
 800af02:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800af06:	6878      	ldr	r0, [r7, #4]
 800af08:	f000 f814 	bl	800af34 <HAL_SD_InitCard>
 800af0c:	4603      	mov	r3, r0
 800af0e:	2b00      	cmp	r3, #0
 800af10:	d001      	beq.n	800af16 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800af12:	2301      	movs	r3, #1
 800af14:	e00a      	b.n	800af2c <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800af16:	687b      	ldr	r3, [r7, #4]
 800af18:	2200      	movs	r2, #0
 800af1a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2200      	movs	r2, #0
 800af20:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	2201      	movs	r2, #1
 800af26:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800af2a:	2300      	movs	r3, #0
}
 800af2c:	4618      	mov	r0, r3
 800af2e:	3708      	adds	r7, #8
 800af30:	46bd      	mov	sp, r7
 800af32:	bd80      	pop	{r7, pc}

0800af34 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800af34:	b5b0      	push	{r4, r5, r7, lr}
 800af36:	b08e      	sub	sp, #56	; 0x38
 800af38:	af04      	add	r7, sp, #16
 800af3a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 800af3c:	2300      	movs	r3, #0
 800af3e:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800af40:	2300      	movs	r3, #0
 800af42:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800af44:	2300      	movs	r3, #0
 800af46:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 800af48:	2300      	movs	r3, #0
 800af4a:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800af4c:	2300      	movs	r3, #0
 800af4e:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800af50:	2376      	movs	r3, #118	; 0x76
 800af52:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681d      	ldr	r5, [r3, #0]
 800af58:	466c      	mov	r4, sp
 800af5a:	f107 0314 	add.w	r3, r7, #20
 800af5e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800af62:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800af66:	f107 0308 	add.w	r3, r7, #8
 800af6a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800af6c:	4628      	mov	r0, r5
 800af6e:	f002 f803 	bl	800cf78 <SDIO_Init>
 800af72:	4603      	mov	r3, r0
 800af74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 800af78:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	d001      	beq.n	800af84 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800af80:	2301      	movs	r3, #1
 800af82:	e031      	b.n	800afe8 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 800af84:	4b1a      	ldr	r3, [pc, #104]	; (800aff0 <HAL_SD_InitCard+0xbc>)
 800af86:	2200      	movs	r2, #0
 800af88:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	4618      	mov	r0, r3
 800af90:	f002 f83b 	bl	800d00a <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 800af94:	4b16      	ldr	r3, [pc, #88]	; (800aff0 <HAL_SD_InitCard+0xbc>)
 800af96:	2201      	movs	r2, #1
 800af98:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800af9a:	6878      	ldr	r0, [r7, #4]
 800af9c:	f000 ffdc 	bl	800bf58 <SD_PowerON>
 800afa0:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800afa2:	6a3b      	ldr	r3, [r7, #32]
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	d00b      	beq.n	800afc0 <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	2201      	movs	r2, #1
 800afac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800afb4:	6a3b      	ldr	r3, [r7, #32]
 800afb6:	431a      	orrs	r2, r3
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800afbc:	2301      	movs	r3, #1
 800afbe:	e013      	b.n	800afe8 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800afc0:	6878      	ldr	r0, [r7, #4]
 800afc2:	f000 fefb 	bl	800bdbc <SD_InitCard>
 800afc6:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800afc8:	6a3b      	ldr	r3, [r7, #32]
 800afca:	2b00      	cmp	r3, #0
 800afcc:	d00b      	beq.n	800afe6 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 800afce:	687b      	ldr	r3, [r7, #4]
 800afd0:	2201      	movs	r2, #1
 800afd2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800afda:	6a3b      	ldr	r3, [r7, #32]
 800afdc:	431a      	orrs	r2, r3
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800afe2:	2301      	movs	r3, #1
 800afe4:	e000      	b.n	800afe8 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 800afe6:	2300      	movs	r3, #0
}
 800afe8:	4618      	mov	r0, r3
 800afea:	3728      	adds	r7, #40	; 0x28
 800afec:	46bd      	mov	sp, r7
 800afee:	bdb0      	pop	{r4, r5, r7, pc}
 800aff0:	422580a0 	.word	0x422580a0

0800aff4 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800aff4:	b580      	push	{r7, lr}
 800aff6:	b08c      	sub	sp, #48	; 0x30
 800aff8:	af00      	add	r7, sp, #0
 800affa:	60f8      	str	r0, [r7, #12]
 800affc:	60b9      	str	r1, [r7, #8]
 800affe:	607a      	str	r2, [r7, #4]
 800b000:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800b006:	68bb      	ldr	r3, [r7, #8]
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d107      	bne.n	800b01c <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b00c:	68fb      	ldr	r3, [r7, #12]
 800b00e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b010:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b014:	68fb      	ldr	r3, [r7, #12]
 800b016:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b018:	2301      	movs	r3, #1
 800b01a:	e0c9      	b.n	800b1b0 <HAL_SD_ReadBlocks_DMA+0x1bc>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800b01c:	68fb      	ldr	r3, [r7, #12]
 800b01e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b022:	b2db      	uxtb	r3, r3
 800b024:	2b01      	cmp	r3, #1
 800b026:	f040 80c2 	bne.w	800b1ae <HAL_SD_ReadBlocks_DMA+0x1ba>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	2200      	movs	r2, #0
 800b02e:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b030:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	441a      	add	r2, r3
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b03a:	429a      	cmp	r2, r3
 800b03c:	d907      	bls.n	800b04e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800b03e:	68fb      	ldr	r3, [r7, #12]
 800b040:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b042:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800b04a:	2301      	movs	r3, #1
 800b04c:	e0b0      	b.n	800b1b0 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	2203      	movs	r2, #3
 800b052:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	2200      	movs	r2, #0
 800b05c:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 800b05e:	68fb      	ldr	r3, [r7, #12]
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b064:	68fa      	ldr	r2, [r7, #12]
 800b066:	6812      	ldr	r2, [r2, #0]
 800b068:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 800b06c:	f043 0302 	orr.w	r3, r3, #2
 800b070:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b076:	4a50      	ldr	r2, [pc, #320]	; (800b1b8 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 800b078:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b07e:	4a4f      	ldr	r2, [pc, #316]	; (800b1bc <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800b080:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b086:	2200      	movs	r2, #0
 800b088:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800b08e:	68fb      	ldr	r3, [r7, #12]
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	3380      	adds	r3, #128	; 0x80
 800b094:	4619      	mov	r1, r3
 800b096:	68ba      	ldr	r2, [r7, #8]
 800b098:	683b      	ldr	r3, [r7, #0]
 800b09a:	025b      	lsls	r3, r3, #9
 800b09c:	089b      	lsrs	r3, r3, #2
 800b09e:	f7fd fce9 	bl	8008a74 <HAL_DMA_Start_IT>
 800b0a2:	4603      	mov	r3, r0
 800b0a4:	2b00      	cmp	r3, #0
 800b0a6:	d017      	beq.n	800b0d8 <HAL_SD_ReadBlocks_DMA+0xe4>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 800b0a8:	68fb      	ldr	r3, [r7, #12]
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 800b0b6:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b0b8:	68fb      	ldr	r3, [r7, #12]
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	4a40      	ldr	r2, [pc, #256]	; (800b1c0 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800b0be:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b0c4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b0cc:	68fb      	ldr	r3, [r7, #12]
 800b0ce:	2201      	movs	r2, #1
 800b0d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800b0d4:	2301      	movs	r3, #1
 800b0d6:	e06b      	b.n	800b1b0 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800b0d8:	4b3a      	ldr	r3, [pc, #232]	; (800b1c4 <HAL_SD_ReadBlocks_DMA+0x1d0>)
 800b0da:	2201      	movs	r2, #1
 800b0dc:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b0e2:	2b01      	cmp	r3, #1
 800b0e4:	d002      	beq.n	800b0ec <HAL_SD_ReadBlocks_DMA+0xf8>
      {
        add *= 512U;
 800b0e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b0e8:	025b      	lsls	r3, r3, #9
 800b0ea:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	f002 f81b 	bl	800d130 <SDMMC_CmdBlockLength>
 800b0fa:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 800b0fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d00f      	beq.n	800b122 <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	4a2e      	ldr	r2, [pc, #184]	; (800b1c0 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800b108:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b10e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b110:	431a      	orrs	r2, r3
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b116:	68fb      	ldr	r3, [r7, #12]
 800b118:	2201      	movs	r2, #1
 800b11a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800b11e:	2301      	movs	r3, #1
 800b120:	e046      	b.n	800b1b0 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b122:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b126:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800b128:	683b      	ldr	r3, [r7, #0]
 800b12a:	025b      	lsls	r3, r3, #9
 800b12c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800b12e:	2390      	movs	r3, #144	; 0x90
 800b130:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800b132:	2302      	movs	r3, #2
 800b134:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800b136:	2300      	movs	r3, #0
 800b138:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800b13a:	2301      	movs	r3, #1
 800b13c:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800b13e:	68fb      	ldr	r3, [r7, #12]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	f107 0210 	add.w	r2, r7, #16
 800b146:	4611      	mov	r1, r2
 800b148:	4618      	mov	r0, r3
 800b14a:	f001 ffc5 	bl	800d0d8 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800b14e:	683b      	ldr	r3, [r7, #0]
 800b150:	2b01      	cmp	r3, #1
 800b152:	d90a      	bls.n	800b16a <HAL_SD_ReadBlocks_DMA+0x176>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	2282      	movs	r2, #130	; 0x82
 800b158:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800b15a:	68fb      	ldr	r3, [r7, #12]
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b160:	4618      	mov	r0, r3
 800b162:	f002 f829 	bl	800d1b8 <SDMMC_CmdReadMultiBlock>
 800b166:	62f8      	str	r0, [r7, #44]	; 0x2c
 800b168:	e009      	b.n	800b17e <HAL_SD_ReadBlocks_DMA+0x18a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	2281      	movs	r2, #129	; 0x81
 800b16e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b176:	4618      	mov	r0, r3
 800b178:	f001 fffc 	bl	800d174 <SDMMC_CmdReadSingleBlock>
 800b17c:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800b17e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b180:	2b00      	cmp	r3, #0
 800b182:	d012      	beq.n	800b1aa <HAL_SD_ReadBlocks_DMA+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	4a0d      	ldr	r2, [pc, #52]	; (800b1c0 <HAL_SD_ReadBlocks_DMA+0x1cc>)
 800b18a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b192:	431a      	orrs	r2, r3
 800b194:	68fb      	ldr	r3, [r7, #12]
 800b196:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	2201      	movs	r2, #1
 800b19c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 800b1a6:	2301      	movs	r3, #1
 800b1a8:	e002      	b.n	800b1b0 <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      return HAL_OK;
 800b1aa:	2300      	movs	r3, #0
 800b1ac:	e000      	b.n	800b1b0 <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
  }
  else
  {
    return HAL_BUSY;
 800b1ae:	2302      	movs	r3, #2
  }
}
 800b1b0:	4618      	mov	r0, r3
 800b1b2:	3730      	adds	r7, #48	; 0x30
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	bd80      	pop	{r7, pc}
 800b1b8:	0800bbcb 	.word	0x0800bbcb
 800b1bc:	0800bc3d 	.word	0x0800bc3d
 800b1c0:	004005ff 	.word	0x004005ff
 800b1c4:	4225858c 	.word	0x4225858c

0800b1c8 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b08c      	sub	sp, #48	; 0x30
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	60f8      	str	r0, [r7, #12]
 800b1d0:	60b9      	str	r1, [r7, #8]
 800b1d2:	607a      	str	r2, [r7, #4]
 800b1d4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 800b1da:	68bb      	ldr	r3, [r7, #8]
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d107      	bne.n	800b1f0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800b1e0:	68fb      	ldr	r3, [r7, #12]
 800b1e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1e4:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 800b1ec:	2301      	movs	r3, #1
 800b1ee:	e0ce      	b.n	800b38e <HAL_SD_WriteBlocks_DMA+0x1c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800b1f6:	b2db      	uxtb	r3, r3
 800b1f8:	2b01      	cmp	r3, #1
 800b1fa:	f040 80c7 	bne.w	800b38c <HAL_SD_WriteBlocks_DMA+0x1c4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b1fe:	68fb      	ldr	r3, [r7, #12]
 800b200:	2200      	movs	r2, #0
 800b202:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800b204:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	441a      	add	r2, r3
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b20e:	429a      	cmp	r2, r3
 800b210:	d907      	bls.n	800b222 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b216:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800b21e:	2301      	movs	r3, #1
 800b220:	e0b5      	b.n	800b38e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	2203      	movs	r2, #3
 800b226:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800b22a:	68fb      	ldr	r3, [r7, #12]
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	2200      	movs	r2, #0
 800b230:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b238:	68fa      	ldr	r2, [r7, #12]
 800b23a:	6812      	ldr	r2, [r2, #0]
 800b23c:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 800b240:	f043 0302 	orr.w	r3, r3, #2
 800b244:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b24a:	4a53      	ldr	r2, [pc, #332]	; (800b398 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 800b24c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b252:	4a52      	ldr	r2, [pc, #328]	; (800b39c <HAL_SD_WriteBlocks_DMA+0x1d4>)
 800b254:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b25a:	2200      	movs	r2, #0
 800b25c:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b262:	2b01      	cmp	r3, #1
 800b264:	d002      	beq.n	800b26c <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 800b266:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b268:	025b      	lsls	r3, r3, #9
 800b26a:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	681b      	ldr	r3, [r3, #0]
 800b270:	f44f 7100 	mov.w	r1, #512	; 0x200
 800b274:	4618      	mov	r0, r3
 800b276:	f001 ff5b 	bl	800d130 <SDMMC_CmdBlockLength>
 800b27a:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 800b27c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b27e:	2b00      	cmp	r3, #0
 800b280:	d00f      	beq.n	800b2a2 <HAL_SD_WriteBlocks_DMA+0xda>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	4a46      	ldr	r2, [pc, #280]	; (800b3a0 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800b288:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800b28a:	68fb      	ldr	r3, [r7, #12]
 800b28c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b28e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b290:	431a      	orrs	r2, r3
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b296:	68fb      	ldr	r3, [r7, #12]
 800b298:	2201      	movs	r2, #1
 800b29a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800b29e:	2301      	movs	r3, #1
 800b2a0:	e075      	b.n	800b38e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800b2a2:	683b      	ldr	r3, [r7, #0]
 800b2a4:	2b01      	cmp	r3, #1
 800b2a6:	d90a      	bls.n	800b2be <HAL_SD_WriteBlocks_DMA+0xf6>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800b2a8:	68fb      	ldr	r3, [r7, #12]
 800b2aa:	22a0      	movs	r2, #160	; 0xa0
 800b2ac:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800b2ae:	68fb      	ldr	r3, [r7, #12]
 800b2b0:	681b      	ldr	r3, [r3, #0]
 800b2b2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	f001 ffc3 	bl	800d240 <SDMMC_CmdWriteMultiBlock>
 800b2ba:	62f8      	str	r0, [r7, #44]	; 0x2c
 800b2bc:	e009      	b.n	800b2d2 <HAL_SD_WriteBlocks_DMA+0x10a>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	2290      	movs	r2, #144	; 0x90
 800b2c2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800b2ca:	4618      	mov	r0, r3
 800b2cc:	f001 ff96 	bl	800d1fc <SDMMC_CmdWriteSingleBlock>
 800b2d0:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800b2d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d012      	beq.n	800b2fe <HAL_SD_WriteBlocks_DMA+0x136>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b2d8:	68fb      	ldr	r3, [r7, #12]
 800b2da:	681b      	ldr	r3, [r3, #0]
 800b2dc:	4a30      	ldr	r2, [pc, #192]	; (800b3a0 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800b2de:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b2e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b2e6:	431a      	orrs	r2, r3
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	2201      	movs	r2, #1
 800b2f0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b2fa:	2301      	movs	r3, #1
 800b2fc:	e047      	b.n	800b38e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800b2fe:	4b29      	ldr	r3, [pc, #164]	; (800b3a4 <HAL_SD_WriteBlocks_DMA+0x1dc>)
 800b300:	2201      	movs	r2, #1
 800b302:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800b308:	68b9      	ldr	r1, [r7, #8]
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	3380      	adds	r3, #128	; 0x80
 800b310:	461a      	mov	r2, r3
 800b312:	683b      	ldr	r3, [r7, #0]
 800b314:	025b      	lsls	r3, r3, #9
 800b316:	089b      	lsrs	r3, r3, #2
 800b318:	f7fd fbac 	bl	8008a74 <HAL_DMA_Start_IT>
 800b31c:	4603      	mov	r3, r0
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d01c      	beq.n	800b35c <HAL_SD_WriteBlocks_DMA+0x194>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800b322:	68fb      	ldr	r3, [r7, #12]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b328:	68fa      	ldr	r2, [r7, #12]
 800b32a:	6812      	ldr	r2, [r2, #0]
 800b32c:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 800b330:	f023 0302 	bic.w	r3, r3, #2
 800b334:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	4a19      	ldr	r2, [pc, #100]	; (800b3a0 <HAL_SD_WriteBlocks_DMA+0x1d8>)
 800b33c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800b33e:	68fb      	ldr	r3, [r7, #12]
 800b340:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b342:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	2201      	movs	r2, #1
 800b34e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	2200      	movs	r2, #0
 800b356:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 800b358:	2301      	movs	r3, #1
 800b35a:	e018      	b.n	800b38e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800b35c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b360:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	025b      	lsls	r3, r3, #9
 800b366:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800b368:	2390      	movs	r3, #144	; 0x90
 800b36a:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800b36c:	2300      	movs	r3, #0
 800b36e:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800b370:	2300      	movs	r3, #0
 800b372:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800b374:	2301      	movs	r3, #1
 800b376:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	f107 0210 	add.w	r2, r7, #16
 800b380:	4611      	mov	r1, r2
 800b382:	4618      	mov	r0, r3
 800b384:	f001 fea8 	bl	800d0d8 <SDIO_ConfigData>

      return HAL_OK;
 800b388:	2300      	movs	r3, #0
 800b38a:	e000      	b.n	800b38e <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
  }
  else
  {
    return HAL_BUSY;
 800b38c:	2302      	movs	r3, #2
  }
}
 800b38e:	4618      	mov	r0, r3
 800b390:	3730      	adds	r7, #48	; 0x30
 800b392:	46bd      	mov	sp, r7
 800b394:	bd80      	pop	{r7, pc}
 800b396:	bf00      	nop
 800b398:	0800bba1 	.word	0x0800bba1
 800b39c:	0800bc3d 	.word	0x0800bc3d
 800b3a0:	004005ff 	.word	0x004005ff
 800b3a4:	4225858c 	.word	0x4225858c

0800b3a8 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 800b3a8:	b580      	push	{r7, lr}
 800b3aa:	b084      	sub	sp, #16
 800b3ac:	af00      	add	r7, sp, #0
 800b3ae:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3b4:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800b3c0:	2b00      	cmp	r3, #0
 800b3c2:	d008      	beq.n	800b3d6 <HAL_SD_IRQHandler+0x2e>
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	f003 0308 	and.w	r3, r3, #8
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d003      	beq.n	800b3d6 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	f000 ffd8 	bl	800c384 <SD_Read_IT>
 800b3d4:	e165      	b.n	800b6a2 <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 800b3d6:	687b      	ldr	r3, [r7, #4]
 800b3d8:	681b      	ldr	r3, [r3, #0]
 800b3da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b3dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	f000 808f 	beq.w	800b504 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800b3e6:	687b      	ldr	r3, [r7, #4]
 800b3e8:	681b      	ldr	r3, [r3, #0]
 800b3ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 800b3ee:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	681b      	ldr	r3, [r3, #0]
 800b3f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b3f6:	687a      	ldr	r2, [r7, #4]
 800b3f8:	6812      	ldr	r2, [r2, #0]
 800b3fa:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 800b3fe:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800b402:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b40a:	687b      	ldr	r3, [r7, #4]
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	f022 0201 	bic.w	r2, r2, #1
 800b412:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	f003 0308 	and.w	r3, r3, #8
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d039      	beq.n	800b492 <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	f003 0302 	and.w	r3, r3, #2
 800b424:	2b00      	cmp	r3, #0
 800b426:	d104      	bne.n	800b432 <HAL_SD_IRQHandler+0x8a>
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	f003 0320 	and.w	r3, r3, #32
 800b42e:	2b00      	cmp	r3, #0
 800b430:	d011      	beq.n	800b456 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	681b      	ldr	r3, [r3, #0]
 800b436:	4618      	mov	r0, r3
 800b438:	f001 ff24 	bl	800d284 <SDMMC_CmdStopTransfer>
 800b43c:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800b43e:	68bb      	ldr	r3, [r7, #8]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d008      	beq.n	800b456 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 800b444:	687b      	ldr	r3, [r7, #4]
 800b446:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	431a      	orrs	r2, r3
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800b450:	6878      	ldr	r0, [r7, #4]
 800b452:	f000 f92f 	bl	800b6b4 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	681b      	ldr	r3, [r3, #0]
 800b45a:	f240 523a 	movw	r2, #1338	; 0x53a
 800b45e:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	2201      	movs	r2, #1
 800b464:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	2200      	movs	r2, #0
 800b46c:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	f003 0301 	and.w	r3, r3, #1
 800b474:	2b00      	cmp	r3, #0
 800b476:	d104      	bne.n	800b482 <HAL_SD_IRQHandler+0xda>
 800b478:	68fb      	ldr	r3, [r7, #12]
 800b47a:	f003 0302 	and.w	r3, r3, #2
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d003      	beq.n	800b48a <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800b482:	6878      	ldr	r0, [r7, #4]
 800b484:	f002 fb82 	bl	800db8c <HAL_SD_RxCpltCallback>
 800b488:	e10b      	b.n	800b6a2 <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f002 fb74 	bl	800db78 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800b490:	e107      	b.n	800b6a2 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b498:	2b00      	cmp	r3, #0
 800b49a:	f000 8102 	beq.w	800b6a2 <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	f003 0320 	and.w	r3, r3, #32
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d011      	beq.n	800b4cc <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800b4a8:	687b      	ldr	r3, [r7, #4]
 800b4aa:	681b      	ldr	r3, [r3, #0]
 800b4ac:	4618      	mov	r0, r3
 800b4ae:	f001 fee9 	bl	800d284 <SDMMC_CmdStopTransfer>
 800b4b2:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800b4b4:	68bb      	ldr	r3, [r7, #8]
 800b4b6:	2b00      	cmp	r3, #0
 800b4b8:	d008      	beq.n	800b4cc <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	431a      	orrs	r2, r3
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 800b4c6:	6878      	ldr	r0, [r7, #4]
 800b4c8:	f000 f8f4 	bl	800b6b4 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	f003 0301 	and.w	r3, r3, #1
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	f040 80e5 	bne.w	800b6a2 <HAL_SD_IRQHandler+0x2fa>
 800b4d8:	68fb      	ldr	r3, [r7, #12]
 800b4da:	f003 0302 	and.w	r3, r3, #2
 800b4de:	2b00      	cmp	r3, #0
 800b4e0:	f040 80df 	bne.w	800b6a2 <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	f022 0208 	bic.w	r2, r2, #8
 800b4f2:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	2201      	movs	r2, #1
 800b4f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800b4fc:	6878      	ldr	r0, [r7, #4]
 800b4fe:	f002 fb3b 	bl	800db78 <HAL_SD_TxCpltCallback>
}
 800b502:	e0ce      	b.n	800b6a2 <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b50a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d008      	beq.n	800b524 <HAL_SD_IRQHandler+0x17c>
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	f003 0308 	and.w	r3, r3, #8
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d003      	beq.n	800b524 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 800b51c:	6878      	ldr	r0, [r7, #4]
 800b51e:	f000 ff82 	bl	800c426 <SD_Write_IT>
 800b522:	e0be      	b.n	800b6a2 <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b52a:	f240 233a 	movw	r3, #570	; 0x23a
 800b52e:	4013      	ands	r3, r2
 800b530:	2b00      	cmp	r3, #0
 800b532:	f000 80b6 	beq.w	800b6a2 <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b53c:	f003 0302 	and.w	r3, r3, #2
 800b540:	2b00      	cmp	r3, #0
 800b542:	d005      	beq.n	800b550 <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 800b544:	687b      	ldr	r3, [r7, #4]
 800b546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b548:	f043 0202 	orr.w	r2, r3, #2
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b556:	f003 0308 	and.w	r3, r3, #8
 800b55a:	2b00      	cmp	r3, #0
 800b55c:	d005      	beq.n	800b56a <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b562:	f043 0208 	orr.w	r2, r3, #8
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b570:	f003 0320 	and.w	r3, r3, #32
 800b574:	2b00      	cmp	r3, #0
 800b576:	d005      	beq.n	800b584 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b57c:	f043 0220 	orr.w	r2, r3, #32
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 800b584:	687b      	ldr	r3, [r7, #4]
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b58a:	f003 0310 	and.w	r3, r3, #16
 800b58e:	2b00      	cmp	r3, #0
 800b590:	d005      	beq.n	800b59e <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b596:	f043 0210 	orr.w	r2, r3, #16
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	681b      	ldr	r3, [r3, #0]
 800b5a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b5a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d005      	beq.n	800b5b8 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5b0:	f043 0208 	orr.w	r2, r3, #8
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	f240 723a 	movw	r2, #1850	; 0x73a
 800b5c0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800b5c2:	687b      	ldr	r3, [r7, #4]
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5c8:	687a      	ldr	r2, [r7, #4]
 800b5ca:	6812      	ldr	r2, [r2, #0]
 800b5cc:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 800b5d0:	f023 0302 	bic.w	r3, r3, #2
 800b5d4:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	4618      	mov	r0, r3
 800b5dc:	f001 fe52 	bl	800d284 <SDMMC_CmdStopTransfer>
 800b5e0:	4602      	mov	r2, r0
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5e6:	431a      	orrs	r2, r3
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800b5ec:	68fb      	ldr	r3, [r7, #12]
 800b5ee:	f003 0308 	and.w	r3, r3, #8
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d00a      	beq.n	800b60c <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	2201      	movs	r2, #1
 800b5fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	2200      	movs	r2, #0
 800b602:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800b604:	6878      	ldr	r0, [r7, #4]
 800b606:	f000 f855 	bl	800b6b4 <HAL_SD_ErrorCallback>
}
 800b60a:	e04a      	b.n	800b6a2 <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b612:	2b00      	cmp	r3, #0
 800b614:	d045      	beq.n	800b6a2 <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	f003 0310 	and.w	r3, r3, #16
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d104      	bne.n	800b62a <HAL_SD_IRQHandler+0x282>
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	f003 0320 	and.w	r3, r3, #32
 800b626:	2b00      	cmp	r3, #0
 800b628:	d011      	beq.n	800b64e <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 800b62a:	687b      	ldr	r3, [r7, #4]
 800b62c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b62e:	4a1f      	ldr	r2, [pc, #124]	; (800b6ac <HAL_SD_IRQHandler+0x304>)
 800b630:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b636:	4618      	mov	r0, r3
 800b638:	f7fd fae4 	bl	8008c04 <HAL_DMA_Abort_IT>
 800b63c:	4603      	mov	r3, r0
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d02f      	beq.n	800b6a2 <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b646:	4618      	mov	r0, r3
 800b648:	f000 fb4a 	bl	800bce0 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800b64c:	e029      	b.n	800b6a2 <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800b64e:	68fb      	ldr	r3, [r7, #12]
 800b650:	f003 0301 	and.w	r3, r3, #1
 800b654:	2b00      	cmp	r3, #0
 800b656:	d104      	bne.n	800b662 <HAL_SD_IRQHandler+0x2ba>
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	f003 0302 	and.w	r3, r3, #2
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d011      	beq.n	800b686 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b666:	4a12      	ldr	r2, [pc, #72]	; (800b6b0 <HAL_SD_IRQHandler+0x308>)
 800b668:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b66e:	4618      	mov	r0, r3
 800b670:	f7fd fac8 	bl	8008c04 <HAL_DMA_Abort_IT>
 800b674:	4603      	mov	r3, r0
 800b676:	2b00      	cmp	r3, #0
 800b678:	d013      	beq.n	800b6a2 <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b67e:	4618      	mov	r0, r3
 800b680:	f000 fb65 	bl	800bd4e <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 800b684:	e00d      	b.n	800b6a2 <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	2200      	movs	r2, #0
 800b68a:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	2201      	movs	r2, #1
 800b690:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	2200      	movs	r2, #0
 800b698:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800b69a:	6878      	ldr	r0, [r7, #4]
 800b69c:	f002 fa62 	bl	800db64 <HAL_SD_AbortCallback>
}
 800b6a0:	e7ff      	b.n	800b6a2 <HAL_SD_IRQHandler+0x2fa>
 800b6a2:	bf00      	nop
 800b6a4:	3710      	adds	r7, #16
 800b6a6:	46bd      	mov	sp, r7
 800b6a8:	bd80      	pop	{r7, pc}
 800b6aa:	bf00      	nop
 800b6ac:	0800bce1 	.word	0x0800bce1
 800b6b0:	0800bd4f 	.word	0x0800bd4f

0800b6b4 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800b6b4:	b480      	push	{r7}
 800b6b6:	b083      	sub	sp, #12
 800b6b8:	af00      	add	r7, sp, #0
 800b6ba:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800b6bc:	bf00      	nop
 800b6be:	370c      	adds	r7, #12
 800b6c0:	46bd      	mov	sp, r7
 800b6c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6c6:	4770      	bx	lr

0800b6c8 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800b6c8:	b480      	push	{r7}
 800b6ca:	b083      	sub	sp, #12
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	6078      	str	r0, [r7, #4]
 800b6d0:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b6d6:	0f9b      	lsrs	r3, r3, #30
 800b6d8:	b2da      	uxtb	r2, r3
 800b6da:	683b      	ldr	r3, [r7, #0]
 800b6dc:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b6e2:	0e9b      	lsrs	r3, r3, #26
 800b6e4:	b2db      	uxtb	r3, r3
 800b6e6:	f003 030f 	and.w	r3, r3, #15
 800b6ea:	b2da      	uxtb	r2, r3
 800b6ec:	683b      	ldr	r3, [r7, #0]
 800b6ee:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b6f4:	0e1b      	lsrs	r3, r3, #24
 800b6f6:	b2db      	uxtb	r3, r3
 800b6f8:	f003 0303 	and.w	r3, r3, #3
 800b6fc:	b2da      	uxtb	r2, r3
 800b6fe:	683b      	ldr	r3, [r7, #0]
 800b700:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b706:	0c1b      	lsrs	r3, r3, #16
 800b708:	b2da      	uxtb	r2, r3
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b712:	0a1b      	lsrs	r3, r3, #8
 800b714:	b2da      	uxtb	r2, r3
 800b716:	683b      	ldr	r3, [r7, #0]
 800b718:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800b71a:	687b      	ldr	r3, [r7, #4]
 800b71c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800b71e:	b2da      	uxtb	r2, r3
 800b720:	683b      	ldr	r3, [r7, #0]
 800b722:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800b724:	687b      	ldr	r3, [r7, #4]
 800b726:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b728:	0d1b      	lsrs	r3, r3, #20
 800b72a:	b29a      	uxth	r2, r3
 800b72c:	683b      	ldr	r3, [r7, #0]
 800b72e:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b734:	0c1b      	lsrs	r3, r3, #16
 800b736:	b2db      	uxtb	r3, r3
 800b738:	f003 030f 	and.w	r3, r3, #15
 800b73c:	b2da      	uxtb	r2, r3
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b746:	0bdb      	lsrs	r3, r3, #15
 800b748:	b2db      	uxtb	r3, r3
 800b74a:	f003 0301 	and.w	r3, r3, #1
 800b74e:	b2da      	uxtb	r2, r3
 800b750:	683b      	ldr	r3, [r7, #0]
 800b752:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b758:	0b9b      	lsrs	r3, r3, #14
 800b75a:	b2db      	uxtb	r3, r3
 800b75c:	f003 0301 	and.w	r3, r3, #1
 800b760:	b2da      	uxtb	r2, r3
 800b762:	683b      	ldr	r3, [r7, #0]
 800b764:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b76a:	0b5b      	lsrs	r3, r3, #13
 800b76c:	b2db      	uxtb	r3, r3
 800b76e:	f003 0301 	and.w	r3, r3, #1
 800b772:	b2da      	uxtb	r2, r3
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b77c:	0b1b      	lsrs	r3, r3, #12
 800b77e:	b2db      	uxtb	r3, r3
 800b780:	f003 0301 	and.w	r3, r3, #1
 800b784:	b2da      	uxtb	r2, r3
 800b786:	683b      	ldr	r3, [r7, #0]
 800b788:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800b78a:	683b      	ldr	r3, [r7, #0]
 800b78c:	2200      	movs	r2, #0
 800b78e:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b794:	2b00      	cmp	r3, #0
 800b796:	d163      	bne.n	800b860 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b79c:	009a      	lsls	r2, r3, #2
 800b79e:	f640 73fc 	movw	r3, #4092	; 0xffc
 800b7a2:	4013      	ands	r3, r2
 800b7a4:	687a      	ldr	r2, [r7, #4]
 800b7a6:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800b7a8:	0f92      	lsrs	r2, r2, #30
 800b7aa:	431a      	orrs	r2, r3
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b7b4:	0edb      	lsrs	r3, r3, #27
 800b7b6:	b2db      	uxtb	r3, r3
 800b7b8:	f003 0307 	and.w	r3, r3, #7
 800b7bc:	b2da      	uxtb	r2, r3
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b7c6:	0e1b      	lsrs	r3, r3, #24
 800b7c8:	b2db      	uxtb	r3, r3
 800b7ca:	f003 0307 	and.w	r3, r3, #7
 800b7ce:	b2da      	uxtb	r2, r3
 800b7d0:	683b      	ldr	r3, [r7, #0]
 800b7d2:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b7d8:	0d5b      	lsrs	r3, r3, #21
 800b7da:	b2db      	uxtb	r3, r3
 800b7dc:	f003 0307 	and.w	r3, r3, #7
 800b7e0:	b2da      	uxtb	r2, r3
 800b7e2:	683b      	ldr	r3, [r7, #0]
 800b7e4:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b7ea:	0c9b      	lsrs	r3, r3, #18
 800b7ec:	b2db      	uxtb	r3, r3
 800b7ee:	f003 0307 	and.w	r3, r3, #7
 800b7f2:	b2da      	uxtb	r2, r3
 800b7f4:	683b      	ldr	r3, [r7, #0]
 800b7f6:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b7fc:	0bdb      	lsrs	r3, r3, #15
 800b7fe:	b2db      	uxtb	r3, r3
 800b800:	f003 0307 	and.w	r3, r3, #7
 800b804:	b2da      	uxtb	r2, r3
 800b806:	683b      	ldr	r3, [r7, #0]
 800b808:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800b80a:	683b      	ldr	r3, [r7, #0]
 800b80c:	691b      	ldr	r3, [r3, #16]
 800b80e:	1c5a      	adds	r2, r3, #1
 800b810:	687b      	ldr	r3, [r7, #4]
 800b812:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800b814:	683b      	ldr	r3, [r7, #0]
 800b816:	7e1b      	ldrb	r3, [r3, #24]
 800b818:	b2db      	uxtb	r3, r3
 800b81a:	f003 0307 	and.w	r3, r3, #7
 800b81e:	3302      	adds	r3, #2
 800b820:	2201      	movs	r2, #1
 800b822:	fa02 f303 	lsl.w	r3, r2, r3
 800b826:	687a      	ldr	r2, [r7, #4]
 800b828:	6d52      	ldr	r2, [r2, #84]	; 0x54
 800b82a:	fb02 f203 	mul.w	r2, r2, r3
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800b832:	683b      	ldr	r3, [r7, #0]
 800b834:	7a1b      	ldrb	r3, [r3, #8]
 800b836:	b2db      	uxtb	r3, r3
 800b838:	f003 030f 	and.w	r3, r3, #15
 800b83c:	2201      	movs	r2, #1
 800b83e:	409a      	lsls	r2, r3
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b848:	687a      	ldr	r2, [r7, #4]
 800b84a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800b84c:	0a52      	lsrs	r2, r2, #9
 800b84e:	fb02 f203 	mul.w	r2, r2, r3
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b85c:	661a      	str	r2, [r3, #96]	; 0x60
 800b85e:	e031      	b.n	800b8c4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b864:	2b01      	cmp	r3, #1
 800b866:	d11d      	bne.n	800b8a4 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800b86c:	041b      	lsls	r3, r3, #16
 800b86e:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b876:	0c1b      	lsrs	r3, r3, #16
 800b878:	431a      	orrs	r2, r3
 800b87a:	683b      	ldr	r3, [r7, #0]
 800b87c:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800b87e:	683b      	ldr	r3, [r7, #0]
 800b880:	691b      	ldr	r3, [r3, #16]
 800b882:	3301      	adds	r3, #1
 800b884:	029a      	lsls	r2, r3, #10
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	f44f 7200 	mov.w	r2, #512	; 0x200
 800b898:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	661a      	str	r2, [r3, #96]	; 0x60
 800b8a2:	e00f      	b.n	800b8c4 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	681b      	ldr	r3, [r3, #0]
 800b8a8:	4a58      	ldr	r2, [pc, #352]	; (800ba0c <HAL_SD_GetCardCSD+0x344>)
 800b8aa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b8b0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	2201      	movs	r2, #1
 800b8bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800b8c0:	2301      	movs	r3, #1
 800b8c2:	e09d      	b.n	800ba00 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b8c8:	0b9b      	lsrs	r3, r3, #14
 800b8ca:	b2db      	uxtb	r3, r3
 800b8cc:	f003 0301 	and.w	r3, r3, #1
 800b8d0:	b2da      	uxtb	r2, r3
 800b8d2:	683b      	ldr	r3, [r7, #0]
 800b8d4:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b8da:	09db      	lsrs	r3, r3, #7
 800b8dc:	b2db      	uxtb	r3, r3
 800b8de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b8e2:	b2da      	uxtb	r2, r3
 800b8e4:	683b      	ldr	r3, [r7, #0]
 800b8e6:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800b8ec:	b2db      	uxtb	r3, r3
 800b8ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b8f2:	b2da      	uxtb	r2, r3
 800b8f4:	683b      	ldr	r3, [r7, #0]
 800b8f6:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800b8f8:	687b      	ldr	r3, [r7, #4]
 800b8fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b8fc:	0fdb      	lsrs	r3, r3, #31
 800b8fe:	b2da      	uxtb	r2, r3
 800b900:	683b      	ldr	r3, [r7, #0]
 800b902:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b908:	0f5b      	lsrs	r3, r3, #29
 800b90a:	b2db      	uxtb	r3, r3
 800b90c:	f003 0303 	and.w	r3, r3, #3
 800b910:	b2da      	uxtb	r2, r3
 800b912:	683b      	ldr	r3, [r7, #0]
 800b914:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800b916:	687b      	ldr	r3, [r7, #4]
 800b918:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b91a:	0e9b      	lsrs	r3, r3, #26
 800b91c:	b2db      	uxtb	r3, r3
 800b91e:	f003 0307 	and.w	r3, r3, #7
 800b922:	b2da      	uxtb	r2, r3
 800b924:	683b      	ldr	r3, [r7, #0]
 800b926:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b92c:	0d9b      	lsrs	r3, r3, #22
 800b92e:	b2db      	uxtb	r3, r3
 800b930:	f003 030f 	and.w	r3, r3, #15
 800b934:	b2da      	uxtb	r2, r3
 800b936:	683b      	ldr	r3, [r7, #0]
 800b938:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b93e:	0d5b      	lsrs	r3, r3, #21
 800b940:	b2db      	uxtb	r3, r3
 800b942:	f003 0301 	and.w	r3, r3, #1
 800b946:	b2da      	uxtb	r2, r3
 800b948:	683b      	ldr	r3, [r7, #0]
 800b94a:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800b94e:	683b      	ldr	r3, [r7, #0]
 800b950:	2200      	movs	r2, #0
 800b952:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800b956:	687b      	ldr	r3, [r7, #4]
 800b958:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b95a:	0c1b      	lsrs	r3, r3, #16
 800b95c:	b2db      	uxtb	r3, r3
 800b95e:	f003 0301 	and.w	r3, r3, #1
 800b962:	b2da      	uxtb	r2, r3
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b96e:	0bdb      	lsrs	r3, r3, #15
 800b970:	b2db      	uxtb	r3, r3
 800b972:	f003 0301 	and.w	r3, r3, #1
 800b976:	b2da      	uxtb	r2, r3
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b982:	0b9b      	lsrs	r3, r3, #14
 800b984:	b2db      	uxtb	r3, r3
 800b986:	f003 0301 	and.w	r3, r3, #1
 800b98a:	b2da      	uxtb	r2, r3
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b996:	0b5b      	lsrs	r3, r3, #13
 800b998:	b2db      	uxtb	r3, r3
 800b99a:	f003 0301 	and.w	r3, r3, #1
 800b99e:	b2da      	uxtb	r2, r3
 800b9a0:	683b      	ldr	r3, [r7, #0]
 800b9a2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b9aa:	0b1b      	lsrs	r3, r3, #12
 800b9ac:	b2db      	uxtb	r3, r3
 800b9ae:	f003 0301 	and.w	r3, r3, #1
 800b9b2:	b2da      	uxtb	r2, r3
 800b9b4:	683b      	ldr	r3, [r7, #0]
 800b9b6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b9be:	0a9b      	lsrs	r3, r3, #10
 800b9c0:	b2db      	uxtb	r3, r3
 800b9c2:	f003 0303 	and.w	r3, r3, #3
 800b9c6:	b2da      	uxtb	r2, r3
 800b9c8:	683b      	ldr	r3, [r7, #0]
 800b9ca:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b9d2:	0a1b      	lsrs	r3, r3, #8
 800b9d4:	b2db      	uxtb	r3, r3
 800b9d6:	f003 0303 	and.w	r3, r3, #3
 800b9da:	b2da      	uxtb	r2, r3
 800b9dc:	683b      	ldr	r3, [r7, #0]
 800b9de:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b9e6:	085b      	lsrs	r3, r3, #1
 800b9e8:	b2db      	uxtb	r3, r3
 800b9ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b9ee:	b2da      	uxtb	r2, r3
 800b9f0:	683b      	ldr	r3, [r7, #0]
 800b9f2:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 800b9f6:	683b      	ldr	r3, [r7, #0]
 800b9f8:	2201      	movs	r2, #1
 800b9fa:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 800b9fe:	2300      	movs	r3, #0
}
 800ba00:	4618      	mov	r0, r3
 800ba02:	370c      	adds	r7, #12
 800ba04:	46bd      	mov	sp, r7
 800ba06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0a:	4770      	bx	lr
 800ba0c:	004005ff 	.word	0x004005ff

0800ba10 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800ba10:	b480      	push	{r7}
 800ba12:	b083      	sub	sp, #12
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
 800ba18:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ba1e:	683b      	ldr	r3, [r7, #0]
 800ba20:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ba26:	683b      	ldr	r3, [r7, #0]
 800ba28:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800ba2e:	683b      	ldr	r3, [r7, #0]
 800ba30:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800ba36:	683b      	ldr	r3, [r7, #0]
 800ba38:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800ba3e:	683b      	ldr	r3, [r7, #0]
 800ba40:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800ba46:	683b      	ldr	r3, [r7, #0]
 800ba48:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 800ba4e:	683b      	ldr	r3, [r7, #0]
 800ba50:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800ba5a:	2300      	movs	r3, #0
}
 800ba5c:	4618      	mov	r0, r3
 800ba5e:	370c      	adds	r7, #12
 800ba60:	46bd      	mov	sp, r7
 800ba62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba66:	4770      	bx	lr

0800ba68 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800ba68:	b5b0      	push	{r4, r5, r7, lr}
 800ba6a:	b08e      	sub	sp, #56	; 0x38
 800ba6c:	af04      	add	r7, sp, #16
 800ba6e:	6078      	str	r0, [r7, #4]
 800ba70:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	2203      	movs	r2, #3
 800ba76:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ba7e:	2b03      	cmp	r3, #3
 800ba80:	d02e      	beq.n	800bae0 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 800ba82:	683b      	ldr	r3, [r7, #0]
 800ba84:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba88:	d106      	bne.n	800ba98 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ba8e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	639a      	str	r2, [r3, #56]	; 0x38
 800ba96:	e029      	b.n	800baec <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800ba98:	683b      	ldr	r3, [r7, #0]
 800ba9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ba9e:	d10a      	bne.n	800bab6 <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800baa0:	6878      	ldr	r0, [r7, #4]
 800baa2:	f000 fb0f 	bl	800c0c4 <SD_WideBus_Enable>
 800baa6:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800baac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baae:	431a      	orrs	r2, r3
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	639a      	str	r2, [r3, #56]	; 0x38
 800bab4:	e01a      	b.n	800baec <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 800bab6:	683b      	ldr	r3, [r7, #0]
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d10a      	bne.n	800bad2 <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800babc:	6878      	ldr	r0, [r7, #4]
 800babe:	f000 fb4c 	bl	800c15a <SD_WideBus_Disable>
 800bac2:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800baca:	431a      	orrs	r2, r3
 800bacc:	687b      	ldr	r3, [r7, #4]
 800bace:	639a      	str	r2, [r3, #56]	; 0x38
 800bad0:	e00c      	b.n	800baec <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bad6:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	639a      	str	r2, [r3, #56]	; 0x38
 800bade:	e005      	b.n	800baec <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bae4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800baec:	687b      	ldr	r3, [r7, #4]
 800baee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800baf0:	2b00      	cmp	r3, #0
 800baf2:	d009      	beq.n	800bb08 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	681b      	ldr	r3, [r3, #0]
 800baf8:	4a18      	ldr	r2, [pc, #96]	; (800bb5c <HAL_SD_ConfigWideBusOperation+0xf4>)
 800bafa:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	2201      	movs	r2, #1
 800bb00:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 800bb04:	2301      	movs	r3, #1
 800bb06:	e024      	b.n	800bb52 <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	685b      	ldr	r3, [r3, #4]
 800bb0c:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	689b      	ldr	r3, [r3, #8]
 800bb12:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	68db      	ldr	r3, [r3, #12]
 800bb18:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 800bb1a:	683b      	ldr	r3, [r7, #0]
 800bb1c:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	695b      	ldr	r3, [r3, #20]
 800bb22:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	699b      	ldr	r3, [r3, #24]
 800bb28:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 800bb2a:	687b      	ldr	r3, [r7, #4]
 800bb2c:	681d      	ldr	r5, [r3, #0]
 800bb2e:	466c      	mov	r4, sp
 800bb30:	f107 0318 	add.w	r3, r7, #24
 800bb34:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800bb38:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800bb3c:	f107 030c 	add.w	r3, r7, #12
 800bb40:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bb42:	4628      	mov	r0, r5
 800bb44:	f001 fa18 	bl	800cf78 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2201      	movs	r2, #1
 800bb4c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800bb50:	2300      	movs	r3, #0
}
 800bb52:	4618      	mov	r0, r3
 800bb54:	3728      	adds	r7, #40	; 0x28
 800bb56:	46bd      	mov	sp, r7
 800bb58:	bdb0      	pop	{r4, r5, r7, pc}
 800bb5a:	bf00      	nop
 800bb5c:	004005ff 	.word	0x004005ff

0800bb60 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b086      	sub	sp, #24
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800bb68:	2300      	movs	r3, #0
 800bb6a:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800bb6c:	f107 030c 	add.w	r3, r7, #12
 800bb70:	4619      	mov	r1, r3
 800bb72:	6878      	ldr	r0, [r7, #4]
 800bb74:	f000 fa7e 	bl	800c074 <SD_SendStatus>
 800bb78:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bb7a:	697b      	ldr	r3, [r7, #20]
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d005      	beq.n	800bb8c <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bb84:	697b      	ldr	r3, [r7, #20]
 800bb86:	431a      	orrs	r2, r3
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	0a5b      	lsrs	r3, r3, #9
 800bb90:	f003 030f 	and.w	r3, r3, #15
 800bb94:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800bb96:	693b      	ldr	r3, [r7, #16]
}
 800bb98:	4618      	mov	r0, r3
 800bb9a:	3718      	adds	r7, #24
 800bb9c:	46bd      	mov	sp, r7
 800bb9e:	bd80      	pop	{r7, pc}

0800bba0 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800bba0:	b480      	push	{r7}
 800bba2:	b085      	sub	sp, #20
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bba8:	687b      	ldr	r3, [r7, #4]
 800bbaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbac:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	681b      	ldr	r3, [r3, #0]
 800bbb8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800bbbc:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800bbbe:	bf00      	nop
 800bbc0:	3714      	adds	r7, #20
 800bbc2:	46bd      	mov	sp, r7
 800bbc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbc8:	4770      	bx	lr

0800bbca <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800bbca:	b580      	push	{r7, lr}
 800bbcc:	b084      	sub	sp, #16
 800bbce:	af00      	add	r7, sp, #0
 800bbd0:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bbd6:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800bbd8:	68fb      	ldr	r3, [r7, #12]
 800bbda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bbdc:	2b82      	cmp	r3, #130	; 0x82
 800bbde:	d111      	bne.n	800bc04 <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	f001 fb4d 	bl	800d284 <SDMMC_CmdStopTransfer>
 800bbea:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bbec:	68bb      	ldr	r3, [r7, #8]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d008      	beq.n	800bc04 <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800bbf2:	68fb      	ldr	r3, [r7, #12]
 800bbf4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bbf6:	68bb      	ldr	r3, [r7, #8]
 800bbf8:	431a      	orrs	r2, r3
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800bbfe:	68f8      	ldr	r0, [r7, #12]
 800bc00:	f7ff fd58 	bl	800b6b4 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	681b      	ldr	r3, [r3, #0]
 800bc08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	f022 0208 	bic.w	r2, r2, #8
 800bc12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	f240 523a 	movw	r2, #1338	; 0x53a
 800bc1c:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	2201      	movs	r2, #1
 800bc22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800bc26:	68fb      	ldr	r3, [r7, #12]
 800bc28:	2200      	movs	r2, #0
 800bc2a:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800bc2c:	68f8      	ldr	r0, [r7, #12]
 800bc2e:	f001 ffad 	bl	800db8c <HAL_SD_RxCpltCallback>
#endif
}
 800bc32:	bf00      	nop
 800bc34:	3710      	adds	r7, #16
 800bc36:	46bd      	mov	sp, r7
 800bc38:	bd80      	pop	{r7, pc}
	...

0800bc3c <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800bc3c:	b580      	push	{r7, lr}
 800bc3e:	b086      	sub	sp, #24
 800bc40:	af00      	add	r7, sp, #0
 800bc42:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc48:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800bc4a:	6878      	ldr	r0, [r7, #4]
 800bc4c:	f7fd f986 	bl	8008f5c <HAL_DMA_GetError>
 800bc50:	4603      	mov	r3, r0
 800bc52:	2b02      	cmp	r3, #2
 800bc54:	d03e      	beq.n	800bcd4 <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800bc56:	697b      	ldr	r3, [r7, #20]
 800bc58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bc5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc5c:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800bc5e:	697b      	ldr	r3, [r7, #20]
 800bc60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bc62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc64:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800bc66:	693b      	ldr	r3, [r7, #16]
 800bc68:	2b01      	cmp	r3, #1
 800bc6a:	d002      	beq.n	800bc72 <SD_DMAError+0x36>
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	2b01      	cmp	r3, #1
 800bc70:	d12d      	bne.n	800bcce <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800bc72:	697b      	ldr	r3, [r7, #20]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	4a19      	ldr	r2, [pc, #100]	; (800bcdc <SD_DMAError+0xa0>)
 800bc78:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 800bc7a:	697b      	ldr	r3, [r7, #20]
 800bc7c:	681b      	ldr	r3, [r3, #0]
 800bc7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bc80:	697b      	ldr	r3, [r7, #20]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 800bc88:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800bc8a:	697b      	ldr	r3, [r7, #20]
 800bc8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc8e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800bc92:	697b      	ldr	r3, [r7, #20]
 800bc94:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800bc96:	6978      	ldr	r0, [r7, #20]
 800bc98:	f7ff ff62 	bl	800bb60 <HAL_SD_GetCardState>
 800bc9c:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800bc9e:	68bb      	ldr	r3, [r7, #8]
 800bca0:	2b06      	cmp	r3, #6
 800bca2:	d002      	beq.n	800bcaa <SD_DMAError+0x6e>
 800bca4:	68bb      	ldr	r3, [r7, #8]
 800bca6:	2b05      	cmp	r3, #5
 800bca8:	d10a      	bne.n	800bcc0 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800bcaa:	697b      	ldr	r3, [r7, #20]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	4618      	mov	r0, r3
 800bcb0:	f001 fae8 	bl	800d284 <SDMMC_CmdStopTransfer>
 800bcb4:	4602      	mov	r2, r0
 800bcb6:	697b      	ldr	r3, [r7, #20]
 800bcb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcba:	431a      	orrs	r2, r3
 800bcbc:	697b      	ldr	r3, [r7, #20]
 800bcbe:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800bcc0:	697b      	ldr	r3, [r7, #20]
 800bcc2:	2201      	movs	r2, #1
 800bcc4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800bcc8:	697b      	ldr	r3, [r7, #20]
 800bcca:	2200      	movs	r2, #0
 800bccc:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800bcce:	6978      	ldr	r0, [r7, #20]
 800bcd0:	f7ff fcf0 	bl	800b6b4 <HAL_SD_ErrorCallback>
#endif
  }
}
 800bcd4:	bf00      	nop
 800bcd6:	3718      	adds	r7, #24
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	bd80      	pop	{r7, pc}
 800bcdc:	004005ff 	.word	0x004005ff

0800bce0 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 800bce0:	b580      	push	{r7, lr}
 800bce2:	b084      	sub	sp, #16
 800bce4:	af00      	add	r7, sp, #0
 800bce6:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcec:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	f240 523a 	movw	r2, #1338	; 0x53a
 800bcf6:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800bcf8:	68f8      	ldr	r0, [r7, #12]
 800bcfa:	f7ff ff31 	bl	800bb60 <HAL_SD_GetCardState>
 800bcfe:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	2201      	movs	r2, #1
 800bd04:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	2200      	movs	r2, #0
 800bd0c:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800bd0e:	68bb      	ldr	r3, [r7, #8]
 800bd10:	2b06      	cmp	r3, #6
 800bd12:	d002      	beq.n	800bd1a <SD_DMATxAbort+0x3a>
 800bd14:	68bb      	ldr	r3, [r7, #8]
 800bd16:	2b05      	cmp	r3, #5
 800bd18:	d10a      	bne.n	800bd30 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	681b      	ldr	r3, [r3, #0]
 800bd1e:	4618      	mov	r0, r3
 800bd20:	f001 fab0 	bl	800d284 <SDMMC_CmdStopTransfer>
 800bd24:	4602      	mov	r2, r0
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd2a:	431a      	orrs	r2, r3
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d103      	bne.n	800bd40 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800bd38:	68f8      	ldr	r0, [r7, #12]
 800bd3a:	f001 ff13 	bl	800db64 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800bd3e:	e002      	b.n	800bd46 <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800bd40:	68f8      	ldr	r0, [r7, #12]
 800bd42:	f7ff fcb7 	bl	800b6b4 <HAL_SD_ErrorCallback>
}
 800bd46:	bf00      	nop
 800bd48:	3710      	adds	r7, #16
 800bd4a:	46bd      	mov	sp, r7
 800bd4c:	bd80      	pop	{r7, pc}

0800bd4e <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 800bd4e:	b580      	push	{r7, lr}
 800bd50:	b084      	sub	sp, #16
 800bd52:	af00      	add	r7, sp, #0
 800bd54:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd5a:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	681b      	ldr	r3, [r3, #0]
 800bd60:	f240 523a 	movw	r2, #1338	; 0x53a
 800bd64:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800bd66:	68f8      	ldr	r0, [r7, #12]
 800bd68:	f7ff fefa 	bl	800bb60 <HAL_SD_GetCardState>
 800bd6c:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	2201      	movs	r2, #1
 800bd72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	2200      	movs	r2, #0
 800bd7a:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800bd7c:	68bb      	ldr	r3, [r7, #8]
 800bd7e:	2b06      	cmp	r3, #6
 800bd80:	d002      	beq.n	800bd88 <SD_DMARxAbort+0x3a>
 800bd82:	68bb      	ldr	r3, [r7, #8]
 800bd84:	2b05      	cmp	r3, #5
 800bd86:	d10a      	bne.n	800bd9e <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800bd88:	68fb      	ldr	r3, [r7, #12]
 800bd8a:	681b      	ldr	r3, [r3, #0]
 800bd8c:	4618      	mov	r0, r3
 800bd8e:	f001 fa79 	bl	800d284 <SDMMC_CmdStopTransfer>
 800bd92:	4602      	mov	r2, r0
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd98:	431a      	orrs	r2, r3
 800bd9a:	68fb      	ldr	r3, [r7, #12]
 800bd9c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800bd9e:	68fb      	ldr	r3, [r7, #12]
 800bda0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d103      	bne.n	800bdae <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800bda6:	68f8      	ldr	r0, [r7, #12]
 800bda8:	f001 fedc 	bl	800db64 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 800bdac:	e002      	b.n	800bdb4 <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 800bdae:	68f8      	ldr	r0, [r7, #12]
 800bdb0:	f7ff fc80 	bl	800b6b4 <HAL_SD_ErrorCallback>
}
 800bdb4:	bf00      	nop
 800bdb6:	3710      	adds	r7, #16
 800bdb8:	46bd      	mov	sp, r7
 800bdba:	bd80      	pop	{r7, pc}

0800bdbc <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800bdbc:	b5b0      	push	{r4, r5, r7, lr}
 800bdbe:	b094      	sub	sp, #80	; 0x50
 800bdc0:	af04      	add	r7, sp, #16
 800bdc2:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800bdc4:	2301      	movs	r3, #1
 800bdc6:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	4618      	mov	r0, r3
 800bdce:	f001 f92b 	bl	800d028 <SDIO_GetPowerState>
 800bdd2:	4603      	mov	r3, r0
 800bdd4:	2b00      	cmp	r3, #0
 800bdd6:	d102      	bne.n	800bdde <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800bdd8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800bddc:	e0b7      	b.n	800bf4e <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bde2:	2b03      	cmp	r3, #3
 800bde4:	d02f      	beq.n	800be46 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	681b      	ldr	r3, [r3, #0]
 800bdea:	4618      	mov	r0, r3
 800bdec:	f001 fb54 	bl	800d498 <SDMMC_CmdSendCID>
 800bdf0:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800bdf2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d001      	beq.n	800bdfc <SD_InitCard+0x40>
    {
      return errorstate;
 800bdf8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bdfa:	e0a8      	b.n	800bf4e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	681b      	ldr	r3, [r3, #0]
 800be00:	2100      	movs	r1, #0
 800be02:	4618      	mov	r0, r3
 800be04:	f001 f955 	bl	800d0b2 <SDIO_GetResponse>
 800be08:	4602      	mov	r2, r0
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	681b      	ldr	r3, [r3, #0]
 800be12:	2104      	movs	r1, #4
 800be14:	4618      	mov	r0, r3
 800be16:	f001 f94c 	bl	800d0b2 <SDIO_GetResponse>
 800be1a:	4602      	mov	r2, r0
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	2108      	movs	r1, #8
 800be26:	4618      	mov	r0, r3
 800be28:	f001 f943 	bl	800d0b2 <SDIO_GetResponse>
 800be2c:	4602      	mov	r2, r0
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	210c      	movs	r1, #12
 800be38:	4618      	mov	r0, r3
 800be3a:	f001 f93a 	bl	800d0b2 <SDIO_GetResponse>
 800be3e:	4602      	mov	r2, r0
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be4a:	2b03      	cmp	r3, #3
 800be4c:	d00d      	beq.n	800be6a <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	681b      	ldr	r3, [r3, #0]
 800be52:	f107 020e 	add.w	r2, r7, #14
 800be56:	4611      	mov	r1, r2
 800be58:	4618      	mov	r0, r3
 800be5a:	f001 fb5a 	bl	800d512 <SDMMC_CmdSetRelAdd>
 800be5e:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800be60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be62:	2b00      	cmp	r3, #0
 800be64:	d001      	beq.n	800be6a <SD_InitCard+0xae>
    {
      return errorstate;
 800be66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be68:	e071      	b.n	800bf4e <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be6e:	2b03      	cmp	r3, #3
 800be70:	d036      	beq.n	800bee0 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800be72:	89fb      	ldrh	r3, [r7, #14]
 800be74:	461a      	mov	r2, r3
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	681a      	ldr	r2, [r3, #0]
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800be82:	041b      	lsls	r3, r3, #16
 800be84:	4619      	mov	r1, r3
 800be86:	4610      	mov	r0, r2
 800be88:	f001 fb24 	bl	800d4d4 <SDMMC_CmdSendCSD>
 800be8c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800be8e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be90:	2b00      	cmp	r3, #0
 800be92:	d001      	beq.n	800be98 <SD_InitCard+0xdc>
    {
      return errorstate;
 800be94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800be96:	e05a      	b.n	800bf4e <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	681b      	ldr	r3, [r3, #0]
 800be9c:	2100      	movs	r1, #0
 800be9e:	4618      	mov	r0, r3
 800bea0:	f001 f907 	bl	800d0b2 <SDIO_GetResponse>
 800bea4:	4602      	mov	r2, r0
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	681b      	ldr	r3, [r3, #0]
 800beae:	2104      	movs	r1, #4
 800beb0:	4618      	mov	r0, r3
 800beb2:	f001 f8fe 	bl	800d0b2 <SDIO_GetResponse>
 800beb6:	4602      	mov	r2, r0
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	681b      	ldr	r3, [r3, #0]
 800bec0:	2108      	movs	r1, #8
 800bec2:	4618      	mov	r0, r3
 800bec4:	f001 f8f5 	bl	800d0b2 <SDIO_GetResponse>
 800bec8:	4602      	mov	r2, r0
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	210c      	movs	r1, #12
 800bed4:	4618      	mov	r0, r3
 800bed6:	f001 f8ec 	bl	800d0b2 <SDIO_GetResponse>
 800beda:	4602      	mov	r2, r0
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	2104      	movs	r1, #4
 800bee6:	4618      	mov	r0, r3
 800bee8:	f001 f8e3 	bl	800d0b2 <SDIO_GetResponse>
 800beec:	4603      	mov	r3, r0
 800beee:	0d1a      	lsrs	r2, r3, #20
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800bef4:	f107 0310 	add.w	r3, r7, #16
 800bef8:	4619      	mov	r1, r3
 800befa:	6878      	ldr	r0, [r7, #4]
 800befc:	f7ff fbe4 	bl	800b6c8 <HAL_SD_GetCardCSD>
 800bf00:	4603      	mov	r3, r0
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	d002      	beq.n	800bf0c <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bf06:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bf0a:	e020      	b.n	800bf4e <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	6819      	ldr	r1, [r3, #0]
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bf14:	041b      	lsls	r3, r3, #16
 800bf16:	f04f 0400 	mov.w	r4, #0
 800bf1a:	461a      	mov	r2, r3
 800bf1c:	4623      	mov	r3, r4
 800bf1e:	4608      	mov	r0, r1
 800bf20:	f001 f9d2 	bl	800d2c8 <SDMMC_CmdSelDesel>
 800bf24:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800bf26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d001      	beq.n	800bf30 <SD_InitCard+0x174>
  {
    return errorstate;
 800bf2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800bf2e:	e00e      	b.n	800bf4e <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	681d      	ldr	r5, [r3, #0]
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	466c      	mov	r4, sp
 800bf38:	f103 0210 	add.w	r2, r3, #16
 800bf3c:	ca07      	ldmia	r2, {r0, r1, r2}
 800bf3e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800bf42:	3304      	adds	r3, #4
 800bf44:	cb0e      	ldmia	r3, {r1, r2, r3}
 800bf46:	4628      	mov	r0, r5
 800bf48:	f001 f816 	bl	800cf78 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800bf4c:	2300      	movs	r3, #0
}
 800bf4e:	4618      	mov	r0, r3
 800bf50:	3740      	adds	r7, #64	; 0x40
 800bf52:	46bd      	mov	sp, r7
 800bf54:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800bf58 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800bf58:	b580      	push	{r7, lr}
 800bf5a:	b086      	sub	sp, #24
 800bf5c:	af00      	add	r7, sp, #0
 800bf5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800bf60:	2300      	movs	r3, #0
 800bf62:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800bf64:	2300      	movs	r3, #0
 800bf66:	617b      	str	r3, [r7, #20]
 800bf68:	2300      	movs	r3, #0
 800bf6a:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	681b      	ldr	r3, [r3, #0]
 800bf70:	4618      	mov	r0, r3
 800bf72:	f001 f9cc 	bl	800d30e <SDMMC_CmdGoIdleState>
 800bf76:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d001      	beq.n	800bf82 <SD_PowerON+0x2a>
  {
    return errorstate;
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	e072      	b.n	800c068 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	681b      	ldr	r3, [r3, #0]
 800bf86:	4618      	mov	r0, r3
 800bf88:	f001 f9df 	bl	800d34a <SDMMC_CmdOperCond>
 800bf8c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	2b00      	cmp	r3, #0
 800bf92:	d00d      	beq.n	800bfb0 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800bf94:	687b      	ldr	r3, [r7, #4]
 800bf96:	2200      	movs	r2, #0
 800bf98:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	4618      	mov	r0, r3
 800bfa0:	f001 f9b5 	bl	800d30e <SDMMC_CmdGoIdleState>
 800bfa4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bfa6:	68fb      	ldr	r3, [r7, #12]
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d004      	beq.n	800bfb6 <SD_PowerON+0x5e>
    {
      return errorstate;
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	e05b      	b.n	800c068 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	2201      	movs	r2, #1
 800bfb4:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bfba:	2b01      	cmp	r3, #1
 800bfbc:	d137      	bne.n	800c02e <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	2100      	movs	r1, #0
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	f001 f9df 	bl	800d388 <SDMMC_CmdAppCommand>
 800bfca:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	2b00      	cmp	r3, #0
 800bfd0:	d02d      	beq.n	800c02e <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800bfd2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800bfd6:	e047      	b.n	800c068 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	681b      	ldr	r3, [r3, #0]
 800bfdc:	2100      	movs	r1, #0
 800bfde:	4618      	mov	r0, r3
 800bfe0:	f001 f9d2 	bl	800d388 <SDMMC_CmdAppCommand>
 800bfe4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bfe6:	68fb      	ldr	r3, [r7, #12]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d001      	beq.n	800bff0 <SD_PowerON+0x98>
    {
      return errorstate;
 800bfec:	68fb      	ldr	r3, [r7, #12]
 800bfee:	e03b      	b.n	800c068 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	681b      	ldr	r3, [r3, #0]
 800bff4:	491e      	ldr	r1, [pc, #120]	; (800c070 <SD_PowerON+0x118>)
 800bff6:	4618      	mov	r0, r3
 800bff8:	f001 f9e8 	bl	800d3cc <SDMMC_CmdAppOperCommand>
 800bffc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	2b00      	cmp	r3, #0
 800c002:	d002      	beq.n	800c00a <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800c004:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800c008:	e02e      	b.n	800c068 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	681b      	ldr	r3, [r3, #0]
 800c00e:	2100      	movs	r1, #0
 800c010:	4618      	mov	r0, r3
 800c012:	f001 f84e 	bl	800d0b2 <SDIO_GetResponse>
 800c016:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800c018:	697b      	ldr	r3, [r7, #20]
 800c01a:	0fdb      	lsrs	r3, r3, #31
 800c01c:	2b01      	cmp	r3, #1
 800c01e:	d101      	bne.n	800c024 <SD_PowerON+0xcc>
 800c020:	2301      	movs	r3, #1
 800c022:	e000      	b.n	800c026 <SD_PowerON+0xce>
 800c024:	2300      	movs	r3, #0
 800c026:	613b      	str	r3, [r7, #16]

    count++;
 800c028:	68bb      	ldr	r3, [r7, #8]
 800c02a:	3301      	adds	r3, #1
 800c02c:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800c02e:	68bb      	ldr	r3, [r7, #8]
 800c030:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800c034:	4293      	cmp	r3, r2
 800c036:	d802      	bhi.n	800c03e <SD_PowerON+0xe6>
 800c038:	693b      	ldr	r3, [r7, #16]
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d0cc      	beq.n	800bfd8 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800c03e:	68bb      	ldr	r3, [r7, #8]
 800c040:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800c044:	4293      	cmp	r3, r2
 800c046:	d902      	bls.n	800c04e <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800c048:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800c04c:	e00c      	b.n	800c068 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800c04e:	697b      	ldr	r3, [r7, #20]
 800c050:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c054:	2b00      	cmp	r3, #0
 800c056:	d003      	beq.n	800c060 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	2201      	movs	r2, #1
 800c05c:	645a      	str	r2, [r3, #68]	; 0x44
 800c05e:	e002      	b.n	800c066 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	2200      	movs	r2, #0
 800c064:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800c066:	2300      	movs	r3, #0
}
 800c068:	4618      	mov	r0, r3
 800c06a:	3718      	adds	r7, #24
 800c06c:	46bd      	mov	sp, r7
 800c06e:	bd80      	pop	{r7, pc}
 800c070:	c1100000 	.word	0xc1100000

0800c074 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800c074:	b580      	push	{r7, lr}
 800c076:	b084      	sub	sp, #16
 800c078:	af00      	add	r7, sp, #0
 800c07a:	6078      	str	r0, [r7, #4]
 800c07c:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800c07e:	683b      	ldr	r3, [r7, #0]
 800c080:	2b00      	cmp	r3, #0
 800c082:	d102      	bne.n	800c08a <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800c084:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800c088:	e018      	b.n	800c0bc <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681a      	ldr	r2, [r3, #0]
 800c08e:	687b      	ldr	r3, [r7, #4]
 800c090:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c092:	041b      	lsls	r3, r3, #16
 800c094:	4619      	mov	r1, r3
 800c096:	4610      	mov	r0, r2
 800c098:	f001 fa5c 	bl	800d554 <SDMMC_CmdSendStatus>
 800c09c:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	2b00      	cmp	r3, #0
 800c0a2:	d001      	beq.n	800c0a8 <SD_SendStatus+0x34>
  {
    return errorstate;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	e009      	b.n	800c0bc <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	681b      	ldr	r3, [r3, #0]
 800c0ac:	2100      	movs	r1, #0
 800c0ae:	4618      	mov	r0, r3
 800c0b0:	f000 ffff 	bl	800d0b2 <SDIO_GetResponse>
 800c0b4:	4602      	mov	r2, r0
 800c0b6:	683b      	ldr	r3, [r7, #0]
 800c0b8:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800c0ba:	2300      	movs	r3, #0
}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	3710      	adds	r7, #16
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	bd80      	pop	{r7, pc}

0800c0c4 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b086      	sub	sp, #24
 800c0c8:	af00      	add	r7, sp, #0
 800c0ca:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	60fb      	str	r3, [r7, #12]
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	2100      	movs	r1, #0
 800c0da:	4618      	mov	r0, r3
 800c0dc:	f000 ffe9 	bl	800d0b2 <SDIO_GetResponse>
 800c0e0:	4603      	mov	r3, r0
 800c0e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c0e6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c0ea:	d102      	bne.n	800c0f2 <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800c0ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c0f0:	e02f      	b.n	800c152 <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800c0f2:	f107 030c 	add.w	r3, r7, #12
 800c0f6:	4619      	mov	r1, r3
 800c0f8:	6878      	ldr	r0, [r7, #4]
 800c0fa:	f000 f879 	bl	800c1f0 <SD_FindSCR>
 800c0fe:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c100:	697b      	ldr	r3, [r7, #20]
 800c102:	2b00      	cmp	r3, #0
 800c104:	d001      	beq.n	800c10a <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800c106:	697b      	ldr	r3, [r7, #20]
 800c108:	e023      	b.n	800c152 <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800c10a:	693b      	ldr	r3, [r7, #16]
 800c10c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c110:	2b00      	cmp	r3, #0
 800c112:	d01c      	beq.n	800c14e <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	681a      	ldr	r2, [r3, #0]
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c11c:	041b      	lsls	r3, r3, #16
 800c11e:	4619      	mov	r1, r3
 800c120:	4610      	mov	r0, r2
 800c122:	f001 f931 	bl	800d388 <SDMMC_CmdAppCommand>
 800c126:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c128:	697b      	ldr	r3, [r7, #20]
 800c12a:	2b00      	cmp	r3, #0
 800c12c:	d001      	beq.n	800c132 <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800c12e:	697b      	ldr	r3, [r7, #20]
 800c130:	e00f      	b.n	800c152 <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	2102      	movs	r1, #2
 800c138:	4618      	mov	r0, r3
 800c13a:	f001 f96a 	bl	800d412 <SDMMC_CmdBusWidth>
 800c13e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c140:	697b      	ldr	r3, [r7, #20]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d001      	beq.n	800c14a <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800c146:	697b      	ldr	r3, [r7, #20]
 800c148:	e003      	b.n	800c152 <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800c14a:	2300      	movs	r3, #0
 800c14c:	e001      	b.n	800c152 <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800c14e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800c152:	4618      	mov	r0, r3
 800c154:	3718      	adds	r7, #24
 800c156:	46bd      	mov	sp, r7
 800c158:	bd80      	pop	{r7, pc}

0800c15a <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800c15a:	b580      	push	{r7, lr}
 800c15c:	b086      	sub	sp, #24
 800c15e:	af00      	add	r7, sp, #0
 800c160:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800c162:	2300      	movs	r3, #0
 800c164:	60fb      	str	r3, [r7, #12]
 800c166:	2300      	movs	r3, #0
 800c168:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	2100      	movs	r1, #0
 800c170:	4618      	mov	r0, r3
 800c172:	f000 ff9e 	bl	800d0b2 <SDIO_GetResponse>
 800c176:	4603      	mov	r3, r0
 800c178:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c17c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800c180:	d102      	bne.n	800c188 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800c182:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c186:	e02f      	b.n	800c1e8 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800c188:	f107 030c 	add.w	r3, r7, #12
 800c18c:	4619      	mov	r1, r3
 800c18e:	6878      	ldr	r0, [r7, #4]
 800c190:	f000 f82e 	bl	800c1f0 <SD_FindSCR>
 800c194:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800c196:	697b      	ldr	r3, [r7, #20]
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d001      	beq.n	800c1a0 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800c19c:	697b      	ldr	r3, [r7, #20]
 800c19e:	e023      	b.n	800c1e8 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800c1a0:	693b      	ldr	r3, [r7, #16]
 800c1a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d01c      	beq.n	800c1e4 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	681a      	ldr	r2, [r3, #0]
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c1b2:	041b      	lsls	r3, r3, #16
 800c1b4:	4619      	mov	r1, r3
 800c1b6:	4610      	mov	r0, r2
 800c1b8:	f001 f8e6 	bl	800d388 <SDMMC_CmdAppCommand>
 800c1bc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c1be:	697b      	ldr	r3, [r7, #20]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d001      	beq.n	800c1c8 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800c1c4:	697b      	ldr	r3, [r7, #20]
 800c1c6:	e00f      	b.n	800c1e8 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800c1c8:	687b      	ldr	r3, [r7, #4]
 800c1ca:	681b      	ldr	r3, [r3, #0]
 800c1cc:	2100      	movs	r1, #0
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	f001 f91f 	bl	800d412 <SDMMC_CmdBusWidth>
 800c1d4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800c1d6:	697b      	ldr	r3, [r7, #20]
 800c1d8:	2b00      	cmp	r3, #0
 800c1da:	d001      	beq.n	800c1e0 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800c1dc:	697b      	ldr	r3, [r7, #20]
 800c1de:	e003      	b.n	800c1e8 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800c1e0:	2300      	movs	r3, #0
 800c1e2:	e001      	b.n	800c1e8 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800c1e4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	3718      	adds	r7, #24
 800c1ec:	46bd      	mov	sp, r7
 800c1ee:	bd80      	pop	{r7, pc}

0800c1f0 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800c1f0:	b590      	push	{r4, r7, lr}
 800c1f2:	b08f      	sub	sp, #60	; 0x3c
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
 800c1f8:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800c1fa:	f7fb fe0f 	bl	8007e1c <HAL_GetTick>
 800c1fe:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 800c200:	2300      	movs	r3, #0
 800c202:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800c204:	2300      	movs	r3, #0
 800c206:	60bb      	str	r3, [r7, #8]
 800c208:	2300      	movs	r3, #0
 800c20a:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800c20c:	683b      	ldr	r3, [r7, #0]
 800c20e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	681b      	ldr	r3, [r3, #0]
 800c214:	2108      	movs	r1, #8
 800c216:	4618      	mov	r0, r3
 800c218:	f000 ff8a 	bl	800d130 <SDMMC_CmdBlockLength>
 800c21c:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800c21e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c220:	2b00      	cmp	r3, #0
 800c222:	d001      	beq.n	800c228 <SD_FindSCR+0x38>
  {
    return errorstate;
 800c224:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c226:	e0a9      	b.n	800c37c <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681a      	ldr	r2, [r3, #0]
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c230:	041b      	lsls	r3, r3, #16
 800c232:	4619      	mov	r1, r3
 800c234:	4610      	mov	r0, r2
 800c236:	f001 f8a7 	bl	800d388 <SDMMC_CmdAppCommand>
 800c23a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800c23c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d001      	beq.n	800c246 <SD_FindSCR+0x56>
  {
    return errorstate;
 800c242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c244:	e09a      	b.n	800c37c <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800c246:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c24a:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800c24c:	2308      	movs	r3, #8
 800c24e:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 800c250:	2330      	movs	r3, #48	; 0x30
 800c252:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800c254:	2302      	movs	r3, #2
 800c256:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800c258:	2300      	movs	r3, #0
 800c25a:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 800c25c:	2301      	movs	r3, #1
 800c25e:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	f107 0210 	add.w	r2, r7, #16
 800c268:	4611      	mov	r1, r2
 800c26a:	4618      	mov	r0, r3
 800c26c:	f000 ff34 	bl	800d0d8 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	4618      	mov	r0, r3
 800c276:	f001 f8ee 	bl	800d456 <SDMMC_CmdSendSCR>
 800c27a:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800c27c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c27e:	2b00      	cmp	r3, #0
 800c280:	d022      	beq.n	800c2c8 <SD_FindSCR+0xd8>
  {
    return errorstate;
 800c282:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c284:	e07a      	b.n	800c37c <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c28c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c290:	2b00      	cmp	r3, #0
 800c292:	d00e      	beq.n	800c2b2 <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	6819      	ldr	r1, [r3, #0]
 800c298:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c29a:	009b      	lsls	r3, r3, #2
 800c29c:	f107 0208 	add.w	r2, r7, #8
 800c2a0:	18d4      	adds	r4, r2, r3
 800c2a2:	4608      	mov	r0, r1
 800c2a4:	f000 fe93 	bl	800cfce <SDIO_ReadFIFO>
 800c2a8:	4603      	mov	r3, r0
 800c2aa:	6023      	str	r3, [r4, #0]
      index++;
 800c2ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2ae:	3301      	adds	r3, #1
 800c2b0:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 800c2b2:	f7fb fdb3 	bl	8007e1c <HAL_GetTick>
 800c2b6:	4602      	mov	r2, r0
 800c2b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c2ba:	1ad3      	subs	r3, r2, r3
 800c2bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c2c0:	d102      	bne.n	800c2c8 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800c2c2:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800c2c6:	e059      	b.n	800c37c <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c2ce:	f240 432a 	movw	r3, #1066	; 0x42a
 800c2d2:	4013      	ands	r3, r2
 800c2d4:	2b00      	cmp	r3, #0
 800c2d6:	d0d6      	beq.n	800c286 <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c2de:	f003 0308 	and.w	r3, r3, #8
 800c2e2:	2b00      	cmp	r3, #0
 800c2e4:	d005      	beq.n	800c2f2 <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	2208      	movs	r2, #8
 800c2ec:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800c2ee:	2308      	movs	r3, #8
 800c2f0:	e044      	b.n	800c37c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c2f8:	f003 0302 	and.w	r3, r3, #2
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d005      	beq.n	800c30c <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 800c300:	687b      	ldr	r3, [r7, #4]
 800c302:	681b      	ldr	r3, [r3, #0]
 800c304:	2202      	movs	r2, #2
 800c306:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800c308:	2302      	movs	r3, #2
 800c30a:	e037      	b.n	800c37c <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c312:	f003 0320 	and.w	r3, r3, #32
 800c316:	2b00      	cmp	r3, #0
 800c318:	d005      	beq.n	800c326 <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	2220      	movs	r2, #32
 800c320:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800c322:	2320      	movs	r3, #32
 800c324:	e02a      	b.n	800c37c <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	f240 523a 	movw	r2, #1338	; 0x53a
 800c32e:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	061a      	lsls	r2, r3, #24
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	021b      	lsls	r3, r3, #8
 800c338:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c33c:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	0a1b      	lsrs	r3, r3, #8
 800c342:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800c346:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	0e1b      	lsrs	r3, r3, #24
 800c34c:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800c34e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c350:	601a      	str	r2, [r3, #0]
    scr++;
 800c352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c354:	3304      	adds	r3, #4
 800c356:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800c358:	68bb      	ldr	r3, [r7, #8]
 800c35a:	061a      	lsls	r2, r3, #24
 800c35c:	68bb      	ldr	r3, [r7, #8]
 800c35e:	021b      	lsls	r3, r3, #8
 800c360:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800c364:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800c366:	68bb      	ldr	r3, [r7, #8]
 800c368:	0a1b      	lsrs	r3, r3, #8
 800c36a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800c36e:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800c370:	68bb      	ldr	r3, [r7, #8]
 800c372:	0e1b      	lsrs	r3, r3, #24
 800c374:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800c376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c378:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800c37a:	2300      	movs	r3, #0
}
 800c37c:	4618      	mov	r0, r3
 800c37e:	373c      	adds	r7, #60	; 0x3c
 800c380:	46bd      	mov	sp, r7
 800c382:	bd90      	pop	{r4, r7, pc}

0800c384 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 800c384:	b580      	push	{r7, lr}
 800c386:	b086      	sub	sp, #24
 800c388:	af00      	add	r7, sp, #0
 800c38a:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c390:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 800c392:	687b      	ldr	r3, [r7, #4]
 800c394:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c396:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800c398:	693b      	ldr	r3, [r7, #16]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d03f      	beq.n	800c41e <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 800c39e:	2300      	movs	r3, #0
 800c3a0:	617b      	str	r3, [r7, #20]
 800c3a2:	e033      	b.n	800c40c <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	4618      	mov	r0, r3
 800c3aa:	f000 fe10 	bl	800cfce <SDIO_ReadFIFO>
 800c3ae:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 800c3b0:	68bb      	ldr	r3, [r7, #8]
 800c3b2:	b2da      	uxtb	r2, r3
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	3301      	adds	r3, #1
 800c3bc:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c3be:	693b      	ldr	r3, [r7, #16]
 800c3c0:	3b01      	subs	r3, #1
 800c3c2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 800c3c4:	68bb      	ldr	r3, [r7, #8]
 800c3c6:	0a1b      	lsrs	r3, r3, #8
 800c3c8:	b2da      	uxtb	r2, r3
 800c3ca:	68fb      	ldr	r3, [r7, #12]
 800c3cc:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	3301      	adds	r3, #1
 800c3d2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c3d4:	693b      	ldr	r3, [r7, #16]
 800c3d6:	3b01      	subs	r3, #1
 800c3d8:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800c3da:	68bb      	ldr	r3, [r7, #8]
 800c3dc:	0c1b      	lsrs	r3, r3, #16
 800c3de:	b2da      	uxtb	r2, r3
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	3301      	adds	r3, #1
 800c3e8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c3ea:	693b      	ldr	r3, [r7, #16]
 800c3ec:	3b01      	subs	r3, #1
 800c3ee:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 800c3f0:	68bb      	ldr	r3, [r7, #8]
 800c3f2:	0e1b      	lsrs	r3, r3, #24
 800c3f4:	b2da      	uxtb	r2, r3
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	701a      	strb	r2, [r3, #0]
      tmp++;
 800c3fa:	68fb      	ldr	r3, [r7, #12]
 800c3fc:	3301      	adds	r3, #1
 800c3fe:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c400:	693b      	ldr	r3, [r7, #16]
 800c402:	3b01      	subs	r3, #1
 800c404:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800c406:	697b      	ldr	r3, [r7, #20]
 800c408:	3301      	adds	r3, #1
 800c40a:	617b      	str	r3, [r7, #20]
 800c40c:	697b      	ldr	r3, [r7, #20]
 800c40e:	2b07      	cmp	r3, #7
 800c410:	d9c8      	bls.n	800c3a4 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	68fa      	ldr	r2, [r7, #12]
 800c416:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	693a      	ldr	r2, [r7, #16]
 800c41c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 800c41e:	bf00      	nop
 800c420:	3718      	adds	r7, #24
 800c422:	46bd      	mov	sp, r7
 800c424:	bd80      	pop	{r7, pc}

0800c426 <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800c426:	b580      	push	{r7, lr}
 800c428:	b086      	sub	sp, #24
 800c42a:	af00      	add	r7, sp, #0
 800c42c:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	6a1b      	ldr	r3, [r3, #32]
 800c432:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c438:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800c43a:	693b      	ldr	r3, [r7, #16]
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d043      	beq.n	800c4c8 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 800c440:	2300      	movs	r3, #0
 800c442:	617b      	str	r3, [r7, #20]
 800c444:	e037      	b.n	800c4b6 <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	781b      	ldrb	r3, [r3, #0]
 800c44a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	3301      	adds	r3, #1
 800c450:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c452:	693b      	ldr	r3, [r7, #16]
 800c454:	3b01      	subs	r3, #1
 800c456:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	781b      	ldrb	r3, [r3, #0]
 800c45c:	021a      	lsls	r2, r3, #8
 800c45e:	68bb      	ldr	r3, [r7, #8]
 800c460:	4313      	orrs	r3, r2
 800c462:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	3301      	adds	r3, #1
 800c468:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c46a:	693b      	ldr	r3, [r7, #16]
 800c46c:	3b01      	subs	r3, #1
 800c46e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	781b      	ldrb	r3, [r3, #0]
 800c474:	041a      	lsls	r2, r3, #16
 800c476:	68bb      	ldr	r3, [r7, #8]
 800c478:	4313      	orrs	r3, r2
 800c47a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	3301      	adds	r3, #1
 800c480:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c482:	693b      	ldr	r3, [r7, #16]
 800c484:	3b01      	subs	r3, #1
 800c486:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	781b      	ldrb	r3, [r3, #0]
 800c48c:	061a      	lsls	r2, r3, #24
 800c48e:	68bb      	ldr	r3, [r7, #8]
 800c490:	4313      	orrs	r3, r2
 800c492:	60bb      	str	r3, [r7, #8]
      tmp++;
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	3301      	adds	r3, #1
 800c498:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800c49a:	693b      	ldr	r3, [r7, #16]
 800c49c:	3b01      	subs	r3, #1
 800c49e:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	f107 0208 	add.w	r2, r7, #8
 800c4a8:	4611      	mov	r1, r2
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	f000 fd9c 	bl	800cfe8 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 800c4b0:	697b      	ldr	r3, [r7, #20]
 800c4b2:	3301      	adds	r3, #1
 800c4b4:	617b      	str	r3, [r7, #20]
 800c4b6:	697b      	ldr	r3, [r7, #20]
 800c4b8:	2b07      	cmp	r3, #7
 800c4ba:	d9c4      	bls.n	800c446 <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	68fa      	ldr	r2, [r7, #12]
 800c4c0:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	693a      	ldr	r2, [r7, #16]
 800c4c6:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 800c4c8:	bf00      	nop
 800c4ca:	3718      	adds	r7, #24
 800c4cc:	46bd      	mov	sp, r7
 800c4ce:	bd80      	pop	{r7, pc}

0800c4d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b082      	sub	sp, #8
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d101      	bne.n	800c4e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800c4de:	2301      	movs	r3, #1
 800c4e0:	e056      	b.n	800c590 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	2200      	movs	r2, #0
 800c4e6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c4ee:	b2db      	uxtb	r3, r3
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d106      	bne.n	800c502 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800c4f4:	687b      	ldr	r3, [r7, #4]
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800c4fc:	6878      	ldr	r0, [r7, #4]
 800c4fe:	f7f7 fe67 	bl	80041d0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	2202      	movs	r2, #2
 800c506:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	681a      	ldr	r2, [r3, #0]
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c518:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	685a      	ldr	r2, [r3, #4]
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	689b      	ldr	r3, [r3, #8]
 800c522:	431a      	orrs	r2, r3
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	68db      	ldr	r3, [r3, #12]
 800c528:	431a      	orrs	r2, r3
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	691b      	ldr	r3, [r3, #16]
 800c52e:	431a      	orrs	r2, r3
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	695b      	ldr	r3, [r3, #20]
 800c534:	431a      	orrs	r2, r3
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	699b      	ldr	r3, [r3, #24]
 800c53a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c53e:	431a      	orrs	r2, r3
 800c540:	687b      	ldr	r3, [r7, #4]
 800c542:	69db      	ldr	r3, [r3, #28]
 800c544:	431a      	orrs	r2, r3
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	6a1b      	ldr	r3, [r3, #32]
 800c54a:	ea42 0103 	orr.w	r1, r2, r3
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	430a      	orrs	r2, r1
 800c558:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	699b      	ldr	r3, [r3, #24]
 800c55e:	0c1b      	lsrs	r3, r3, #16
 800c560:	f003 0104 	and.w	r1, r3, #4
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c568:	687b      	ldr	r3, [r7, #4]
 800c56a:	681b      	ldr	r3, [r3, #0]
 800c56c:	430a      	orrs	r2, r1
 800c56e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	681b      	ldr	r3, [r3, #0]
 800c574:	69da      	ldr	r2, [r3, #28]
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c57e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	2200      	movs	r2, #0
 800c584:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	2201      	movs	r2, #1
 800c58a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800c58e:	2300      	movs	r3, #0
}
 800c590:	4618      	mov	r0, r3
 800c592:	3708      	adds	r7, #8
 800c594:	46bd      	mov	sp, r7
 800c596:	bd80      	pop	{r7, pc}

0800c598 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c598:	b580      	push	{r7, lr}
 800c59a:	b088      	sub	sp, #32
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	60f8      	str	r0, [r7, #12]
 800c5a0:	60b9      	str	r1, [r7, #8]
 800c5a2:	603b      	str	r3, [r7, #0]
 800c5a4:	4613      	mov	r3, r2
 800c5a6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c5a8:	2300      	movs	r3, #0
 800c5aa:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c5b2:	2b01      	cmp	r3, #1
 800c5b4:	d101      	bne.n	800c5ba <HAL_SPI_Transmit+0x22>
 800c5b6:	2302      	movs	r3, #2
 800c5b8:	e11e      	b.n	800c7f8 <HAL_SPI_Transmit+0x260>
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	2201      	movs	r2, #1
 800c5be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c5c2:	f7fb fc2b 	bl	8007e1c <HAL_GetTick>
 800c5c6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800c5c8:	88fb      	ldrh	r3, [r7, #6]
 800c5ca:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c5cc:	68fb      	ldr	r3, [r7, #12]
 800c5ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c5d2:	b2db      	uxtb	r3, r3
 800c5d4:	2b01      	cmp	r3, #1
 800c5d6:	d002      	beq.n	800c5de <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800c5d8:	2302      	movs	r3, #2
 800c5da:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c5dc:	e103      	b.n	800c7e6 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800c5de:	68bb      	ldr	r3, [r7, #8]
 800c5e0:	2b00      	cmp	r3, #0
 800c5e2:	d002      	beq.n	800c5ea <HAL_SPI_Transmit+0x52>
 800c5e4:	88fb      	ldrh	r3, [r7, #6]
 800c5e6:	2b00      	cmp	r3, #0
 800c5e8:	d102      	bne.n	800c5f0 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800c5ea:	2301      	movs	r3, #1
 800c5ec:	77fb      	strb	r3, [r7, #31]
    goto error;
 800c5ee:	e0fa      	b.n	800c7e6 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800c5f0:	68fb      	ldr	r3, [r7, #12]
 800c5f2:	2203      	movs	r2, #3
 800c5f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c5f8:	68fb      	ldr	r3, [r7, #12]
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800c5fe:	68fb      	ldr	r3, [r7, #12]
 800c600:	68ba      	ldr	r2, [r7, #8]
 800c602:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	88fa      	ldrh	r2, [r7, #6]
 800c608:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	88fa      	ldrh	r2, [r7, #6]
 800c60e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	2200      	movs	r2, #0
 800c614:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	2200      	movs	r2, #0
 800c61a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800c61c:	68fb      	ldr	r3, [r7, #12]
 800c61e:	2200      	movs	r2, #0
 800c620:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800c622:	68fb      	ldr	r3, [r7, #12]
 800c624:	2200      	movs	r2, #0
 800c626:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800c628:	68fb      	ldr	r3, [r7, #12]
 800c62a:	2200      	movs	r2, #0
 800c62c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c62e:	68fb      	ldr	r3, [r7, #12]
 800c630:	689b      	ldr	r3, [r3, #8]
 800c632:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c636:	d107      	bne.n	800c648 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	681a      	ldr	r2, [r3, #0]
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	681b      	ldr	r3, [r3, #0]
 800c642:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c646:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c648:	68fb      	ldr	r3, [r7, #12]
 800c64a:	681b      	ldr	r3, [r3, #0]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c652:	2b40      	cmp	r3, #64	; 0x40
 800c654:	d007      	beq.n	800c666 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	681a      	ldr	r2, [r3, #0]
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c664:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800c666:	68fb      	ldr	r3, [r7, #12]
 800c668:	68db      	ldr	r3, [r3, #12]
 800c66a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c66e:	d14b      	bne.n	800c708 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	685b      	ldr	r3, [r3, #4]
 800c674:	2b00      	cmp	r3, #0
 800c676:	d002      	beq.n	800c67e <HAL_SPI_Transmit+0xe6>
 800c678:	8afb      	ldrh	r3, [r7, #22]
 800c67a:	2b01      	cmp	r3, #1
 800c67c:	d13e      	bne.n	800c6fc <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c67e:	68fb      	ldr	r3, [r7, #12]
 800c680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c682:	881a      	ldrh	r2, [r3, #0]
 800c684:	68fb      	ldr	r3, [r7, #12]
 800c686:	681b      	ldr	r3, [r3, #0]
 800c688:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c68e:	1c9a      	adds	r2, r3, #2
 800c690:	68fb      	ldr	r3, [r7, #12]
 800c692:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c698:	b29b      	uxth	r3, r3
 800c69a:	3b01      	subs	r3, #1
 800c69c:	b29a      	uxth	r2, r3
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800c6a2:	e02b      	b.n	800c6fc <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	689b      	ldr	r3, [r3, #8]
 800c6aa:	f003 0302 	and.w	r3, r3, #2
 800c6ae:	2b02      	cmp	r3, #2
 800c6b0:	d112      	bne.n	800c6d8 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6b6:	881a      	ldrh	r2, [r3, #0]
 800c6b8:	68fb      	ldr	r3, [r7, #12]
 800c6ba:	681b      	ldr	r3, [r3, #0]
 800c6bc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c6be:	68fb      	ldr	r3, [r7, #12]
 800c6c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6c2:	1c9a      	adds	r2, r3, #2
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c6cc:	b29b      	uxth	r3, r3
 800c6ce:	3b01      	subs	r3, #1
 800c6d0:	b29a      	uxth	r2, r3
 800c6d2:	68fb      	ldr	r3, [r7, #12]
 800c6d4:	86da      	strh	r2, [r3, #54]	; 0x36
 800c6d6:	e011      	b.n	800c6fc <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c6d8:	f7fb fba0 	bl	8007e1c <HAL_GetTick>
 800c6dc:	4602      	mov	r2, r0
 800c6de:	69bb      	ldr	r3, [r7, #24]
 800c6e0:	1ad3      	subs	r3, r2, r3
 800c6e2:	683a      	ldr	r2, [r7, #0]
 800c6e4:	429a      	cmp	r2, r3
 800c6e6:	d803      	bhi.n	800c6f0 <HAL_SPI_Transmit+0x158>
 800c6e8:	683b      	ldr	r3, [r7, #0]
 800c6ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c6ee:	d102      	bne.n	800c6f6 <HAL_SPI_Transmit+0x15e>
 800c6f0:	683b      	ldr	r3, [r7, #0]
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d102      	bne.n	800c6fc <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800c6f6:	2303      	movs	r3, #3
 800c6f8:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c6fa:	e074      	b.n	800c7e6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c700:	b29b      	uxth	r3, r3
 800c702:	2b00      	cmp	r3, #0
 800c704:	d1ce      	bne.n	800c6a4 <HAL_SPI_Transmit+0x10c>
 800c706:	e04c      	b.n	800c7a2 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c708:	68fb      	ldr	r3, [r7, #12]
 800c70a:	685b      	ldr	r3, [r3, #4]
 800c70c:	2b00      	cmp	r3, #0
 800c70e:	d002      	beq.n	800c716 <HAL_SPI_Transmit+0x17e>
 800c710:	8afb      	ldrh	r3, [r7, #22]
 800c712:	2b01      	cmp	r3, #1
 800c714:	d140      	bne.n	800c798 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	681b      	ldr	r3, [r3, #0]
 800c71e:	330c      	adds	r3, #12
 800c720:	7812      	ldrb	r2, [r2, #0]
 800c722:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c728:	1c5a      	adds	r2, r3, #1
 800c72a:	68fb      	ldr	r3, [r7, #12]
 800c72c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c732:	b29b      	uxth	r3, r3
 800c734:	3b01      	subs	r3, #1
 800c736:	b29a      	uxth	r2, r3
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800c73c:	e02c      	b.n	800c798 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	689b      	ldr	r3, [r3, #8]
 800c744:	f003 0302 	and.w	r3, r3, #2
 800c748:	2b02      	cmp	r3, #2
 800c74a:	d113      	bne.n	800c774 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	330c      	adds	r3, #12
 800c756:	7812      	ldrb	r2, [r2, #0]
 800c758:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800c75a:	68fb      	ldr	r3, [r7, #12]
 800c75c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c75e:	1c5a      	adds	r2, r3, #1
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c764:	68fb      	ldr	r3, [r7, #12]
 800c766:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c768:	b29b      	uxth	r3, r3
 800c76a:	3b01      	subs	r3, #1
 800c76c:	b29a      	uxth	r2, r3
 800c76e:	68fb      	ldr	r3, [r7, #12]
 800c770:	86da      	strh	r2, [r3, #54]	; 0x36
 800c772:	e011      	b.n	800c798 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c774:	f7fb fb52 	bl	8007e1c <HAL_GetTick>
 800c778:	4602      	mov	r2, r0
 800c77a:	69bb      	ldr	r3, [r7, #24]
 800c77c:	1ad3      	subs	r3, r2, r3
 800c77e:	683a      	ldr	r2, [r7, #0]
 800c780:	429a      	cmp	r2, r3
 800c782:	d803      	bhi.n	800c78c <HAL_SPI_Transmit+0x1f4>
 800c784:	683b      	ldr	r3, [r7, #0]
 800c786:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c78a:	d102      	bne.n	800c792 <HAL_SPI_Transmit+0x1fa>
 800c78c:	683b      	ldr	r3, [r7, #0]
 800c78e:	2b00      	cmp	r3, #0
 800c790:	d102      	bne.n	800c798 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800c792:	2303      	movs	r3, #3
 800c794:	77fb      	strb	r3, [r7, #31]
          goto error;
 800c796:	e026      	b.n	800c7e6 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c79c:	b29b      	uxth	r3, r3
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d1cd      	bne.n	800c73e <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c7a2:	69ba      	ldr	r2, [r7, #24]
 800c7a4:	6839      	ldr	r1, [r7, #0]
 800c7a6:	68f8      	ldr	r0, [r7, #12]
 800c7a8:	f000 fba4 	bl	800cef4 <SPI_EndRxTxTransaction>
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d002      	beq.n	800c7b8 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	2220      	movs	r2, #32
 800c7b6:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	689b      	ldr	r3, [r3, #8]
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d10a      	bne.n	800c7d6 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c7c0:	2300      	movs	r3, #0
 800c7c2:	613b      	str	r3, [r7, #16]
 800c7c4:	68fb      	ldr	r3, [r7, #12]
 800c7c6:	681b      	ldr	r3, [r3, #0]
 800c7c8:	68db      	ldr	r3, [r3, #12]
 800c7ca:	613b      	str	r3, [r7, #16]
 800c7cc:	68fb      	ldr	r3, [r7, #12]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	689b      	ldr	r3, [r3, #8]
 800c7d2:	613b      	str	r3, [r7, #16]
 800c7d4:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c7d6:	68fb      	ldr	r3, [r7, #12]
 800c7d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d002      	beq.n	800c7e4 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800c7de:	2301      	movs	r3, #1
 800c7e0:	77fb      	strb	r3, [r7, #31]
 800c7e2:	e000      	b.n	800c7e6 <HAL_SPI_Transmit+0x24e>
  }

error:
 800c7e4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	2201      	movs	r2, #1
 800c7ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c7ee:	68fb      	ldr	r3, [r7, #12]
 800c7f0:	2200      	movs	r2, #0
 800c7f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c7f6:	7ffb      	ldrb	r3, [r7, #31]
}
 800c7f8:	4618      	mov	r0, r3
 800c7fa:	3720      	adds	r7, #32
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	bd80      	pop	{r7, pc}

0800c800 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c800:	b580      	push	{r7, lr}
 800c802:	b088      	sub	sp, #32
 800c804:	af02      	add	r7, sp, #8
 800c806:	60f8      	str	r0, [r7, #12]
 800c808:	60b9      	str	r1, [r7, #8]
 800c80a:	603b      	str	r3, [r7, #0]
 800c80c:	4613      	mov	r3, r2
 800c80e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800c810:	2300      	movs	r3, #0
 800c812:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	685b      	ldr	r3, [r3, #4]
 800c818:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c81c:	d112      	bne.n	800c844 <HAL_SPI_Receive+0x44>
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	689b      	ldr	r3, [r3, #8]
 800c822:	2b00      	cmp	r3, #0
 800c824:	d10e      	bne.n	800c844 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	2204      	movs	r2, #4
 800c82a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800c82e:	88fa      	ldrh	r2, [r7, #6]
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	9300      	str	r3, [sp, #0]
 800c834:	4613      	mov	r3, r2
 800c836:	68ba      	ldr	r2, [r7, #8]
 800c838:	68b9      	ldr	r1, [r7, #8]
 800c83a:	68f8      	ldr	r0, [r7, #12]
 800c83c:	f000 f8e9 	bl	800ca12 <HAL_SPI_TransmitReceive>
 800c840:	4603      	mov	r3, r0
 800c842:	e0e2      	b.n	800ca0a <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c84a:	2b01      	cmp	r3, #1
 800c84c:	d101      	bne.n	800c852 <HAL_SPI_Receive+0x52>
 800c84e:	2302      	movs	r3, #2
 800c850:	e0db      	b.n	800ca0a <HAL_SPI_Receive+0x20a>
 800c852:	68fb      	ldr	r3, [r7, #12]
 800c854:	2201      	movs	r2, #1
 800c856:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c85a:	f7fb fadf 	bl	8007e1c <HAL_GetTick>
 800c85e:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c866:	b2db      	uxtb	r3, r3
 800c868:	2b01      	cmp	r3, #1
 800c86a:	d002      	beq.n	800c872 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800c86c:	2302      	movs	r3, #2
 800c86e:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c870:	e0c2      	b.n	800c9f8 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800c872:	68bb      	ldr	r3, [r7, #8]
 800c874:	2b00      	cmp	r3, #0
 800c876:	d002      	beq.n	800c87e <HAL_SPI_Receive+0x7e>
 800c878:	88fb      	ldrh	r3, [r7, #6]
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d102      	bne.n	800c884 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800c87e:	2301      	movs	r3, #1
 800c880:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c882:	e0b9      	b.n	800c9f8 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c884:	68fb      	ldr	r3, [r7, #12]
 800c886:	2204      	movs	r2, #4
 800c888:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	2200      	movs	r2, #0
 800c890:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	68ba      	ldr	r2, [r7, #8]
 800c896:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800c898:	68fb      	ldr	r3, [r7, #12]
 800c89a:	88fa      	ldrh	r2, [r7, #6]
 800c89c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800c89e:	68fb      	ldr	r3, [r7, #12]
 800c8a0:	88fa      	ldrh	r2, [r7, #6]
 800c8a2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c8a4:	68fb      	ldr	r3, [r7, #12]
 800c8a6:	2200      	movs	r2, #0
 800c8a8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800c8aa:	68fb      	ldr	r3, [r7, #12]
 800c8ac:	2200      	movs	r2, #0
 800c8ae:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800c8b0:	68fb      	ldr	r3, [r7, #12]
 800c8b2:	2200      	movs	r2, #0
 800c8b4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800c8b6:	68fb      	ldr	r3, [r7, #12]
 800c8b8:	2200      	movs	r2, #0
 800c8ba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800c8bc:	68fb      	ldr	r3, [r7, #12]
 800c8be:	2200      	movs	r2, #0
 800c8c0:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	689b      	ldr	r3, [r3, #8]
 800c8c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c8ca:	d107      	bne.n	800c8dc <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	681b      	ldr	r3, [r3, #0]
 800c8d0:	681a      	ldr	r2, [r3, #0]
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800c8da:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c8e6:	2b40      	cmp	r3, #64	; 0x40
 800c8e8:	d007      	beq.n	800c8fa <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	681a      	ldr	r2, [r3, #0]
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c8f8:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800c8fa:	68fb      	ldr	r3, [r7, #12]
 800c8fc:	68db      	ldr	r3, [r3, #12]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d162      	bne.n	800c9c8 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800c902:	e02e      	b.n	800c962 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	681b      	ldr	r3, [r3, #0]
 800c908:	689b      	ldr	r3, [r3, #8]
 800c90a:	f003 0301 	and.w	r3, r3, #1
 800c90e:	2b01      	cmp	r3, #1
 800c910:	d115      	bne.n	800c93e <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c912:	68fb      	ldr	r3, [r7, #12]
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	f103 020c 	add.w	r2, r3, #12
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c91e:	7812      	ldrb	r2, [r2, #0]
 800c920:	b2d2      	uxtb	r2, r2
 800c922:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c928:	1c5a      	adds	r2, r3, #1
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c92e:	68fb      	ldr	r3, [r7, #12]
 800c930:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c932:	b29b      	uxth	r3, r3
 800c934:	3b01      	subs	r3, #1
 800c936:	b29a      	uxth	r2, r3
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c93c:	e011      	b.n	800c962 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c93e:	f7fb fa6d 	bl	8007e1c <HAL_GetTick>
 800c942:	4602      	mov	r2, r0
 800c944:	693b      	ldr	r3, [r7, #16]
 800c946:	1ad3      	subs	r3, r2, r3
 800c948:	683a      	ldr	r2, [r7, #0]
 800c94a:	429a      	cmp	r2, r3
 800c94c:	d803      	bhi.n	800c956 <HAL_SPI_Receive+0x156>
 800c94e:	683b      	ldr	r3, [r7, #0]
 800c950:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c954:	d102      	bne.n	800c95c <HAL_SPI_Receive+0x15c>
 800c956:	683b      	ldr	r3, [r7, #0]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d102      	bne.n	800c962 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800c95c:	2303      	movs	r3, #3
 800c95e:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c960:	e04a      	b.n	800c9f8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800c962:	68fb      	ldr	r3, [r7, #12]
 800c964:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c966:	b29b      	uxth	r3, r3
 800c968:	2b00      	cmp	r3, #0
 800c96a:	d1cb      	bne.n	800c904 <HAL_SPI_Receive+0x104>
 800c96c:	e031      	b.n	800c9d2 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c96e:	68fb      	ldr	r3, [r7, #12]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	689b      	ldr	r3, [r3, #8]
 800c974:	f003 0301 	and.w	r3, r3, #1
 800c978:	2b01      	cmp	r3, #1
 800c97a:	d113      	bne.n	800c9a4 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	681b      	ldr	r3, [r3, #0]
 800c980:	68da      	ldr	r2, [r3, #12]
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c986:	b292      	uxth	r2, r2
 800c988:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c98e:	1c9a      	adds	r2, r3, #2
 800c990:	68fb      	ldr	r3, [r7, #12]
 800c992:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c998:	b29b      	uxth	r3, r3
 800c99a:	3b01      	subs	r3, #1
 800c99c:	b29a      	uxth	r2, r3
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c9a2:	e011      	b.n	800c9c8 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c9a4:	f7fb fa3a 	bl	8007e1c <HAL_GetTick>
 800c9a8:	4602      	mov	r2, r0
 800c9aa:	693b      	ldr	r3, [r7, #16]
 800c9ac:	1ad3      	subs	r3, r2, r3
 800c9ae:	683a      	ldr	r2, [r7, #0]
 800c9b0:	429a      	cmp	r2, r3
 800c9b2:	d803      	bhi.n	800c9bc <HAL_SPI_Receive+0x1bc>
 800c9b4:	683b      	ldr	r3, [r7, #0]
 800c9b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800c9ba:	d102      	bne.n	800c9c2 <HAL_SPI_Receive+0x1c2>
 800c9bc:	683b      	ldr	r3, [r7, #0]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d102      	bne.n	800c9c8 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800c9c2:	2303      	movs	r3, #3
 800c9c4:	75fb      	strb	r3, [r7, #23]
          goto error;
 800c9c6:	e017      	b.n	800c9f8 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c9cc:	b29b      	uxth	r3, r3
 800c9ce:	2b00      	cmp	r3, #0
 800c9d0:	d1cd      	bne.n	800c96e <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c9d2:	693a      	ldr	r2, [r7, #16]
 800c9d4:	6839      	ldr	r1, [r7, #0]
 800c9d6:	68f8      	ldr	r0, [r7, #12]
 800c9d8:	f000 fa27 	bl	800ce2a <SPI_EndRxTransaction>
 800c9dc:	4603      	mov	r3, r0
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d002      	beq.n	800c9e8 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	2220      	movs	r2, #32
 800c9e6:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c9e8:	68fb      	ldr	r3, [r7, #12]
 800c9ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d002      	beq.n	800c9f6 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800c9f0:	2301      	movs	r3, #1
 800c9f2:	75fb      	strb	r3, [r7, #23]
 800c9f4:	e000      	b.n	800c9f8 <HAL_SPI_Receive+0x1f8>
  }

error :
 800c9f6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c9f8:	68fb      	ldr	r3, [r7, #12]
 800c9fa:	2201      	movs	r2, #1
 800c9fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ca00:	68fb      	ldr	r3, [r7, #12]
 800ca02:	2200      	movs	r2, #0
 800ca04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ca08:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca0a:	4618      	mov	r0, r3
 800ca0c:	3718      	adds	r7, #24
 800ca0e:	46bd      	mov	sp, r7
 800ca10:	bd80      	pop	{r7, pc}

0800ca12 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800ca12:	b580      	push	{r7, lr}
 800ca14:	b08c      	sub	sp, #48	; 0x30
 800ca16:	af00      	add	r7, sp, #0
 800ca18:	60f8      	str	r0, [r7, #12]
 800ca1a:	60b9      	str	r1, [r7, #8]
 800ca1c:	607a      	str	r2, [r7, #4]
 800ca1e:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ca20:	2301      	movs	r3, #1
 800ca22:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800ca24:	2300      	movs	r3, #0
 800ca26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ca2a:	68fb      	ldr	r3, [r7, #12]
 800ca2c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ca30:	2b01      	cmp	r3, #1
 800ca32:	d101      	bne.n	800ca38 <HAL_SPI_TransmitReceive+0x26>
 800ca34:	2302      	movs	r3, #2
 800ca36:	e18a      	b.n	800cd4e <HAL_SPI_TransmitReceive+0x33c>
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	2201      	movs	r2, #1
 800ca3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ca40:	f7fb f9ec 	bl	8007e1c <HAL_GetTick>
 800ca44:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ca46:	68fb      	ldr	r3, [r7, #12]
 800ca48:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ca4c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	685b      	ldr	r3, [r3, #4]
 800ca54:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800ca56:	887b      	ldrh	r3, [r7, #2]
 800ca58:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ca5a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ca5e:	2b01      	cmp	r3, #1
 800ca60:	d00f      	beq.n	800ca82 <HAL_SPI_TransmitReceive+0x70>
 800ca62:	69fb      	ldr	r3, [r7, #28]
 800ca64:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ca68:	d107      	bne.n	800ca7a <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ca6a:	68fb      	ldr	r3, [r7, #12]
 800ca6c:	689b      	ldr	r3, [r3, #8]
 800ca6e:	2b00      	cmp	r3, #0
 800ca70:	d103      	bne.n	800ca7a <HAL_SPI_TransmitReceive+0x68>
 800ca72:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ca76:	2b04      	cmp	r3, #4
 800ca78:	d003      	beq.n	800ca82 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800ca7a:	2302      	movs	r3, #2
 800ca7c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800ca80:	e15b      	b.n	800cd3a <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ca82:	68bb      	ldr	r3, [r7, #8]
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d005      	beq.n	800ca94 <HAL_SPI_TransmitReceive+0x82>
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d002      	beq.n	800ca94 <HAL_SPI_TransmitReceive+0x82>
 800ca8e:	887b      	ldrh	r3, [r7, #2]
 800ca90:	2b00      	cmp	r3, #0
 800ca92:	d103      	bne.n	800ca9c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800ca94:	2301      	movs	r3, #1
 800ca96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800ca9a:	e14e      	b.n	800cd3a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ca9c:	68fb      	ldr	r3, [r7, #12]
 800ca9e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800caa2:	b2db      	uxtb	r3, r3
 800caa4:	2b04      	cmp	r3, #4
 800caa6:	d003      	beq.n	800cab0 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	2205      	movs	r2, #5
 800caac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800cab0:	68fb      	ldr	r3, [r7, #12]
 800cab2:	2200      	movs	r2, #0
 800cab4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	687a      	ldr	r2, [r7, #4]
 800caba:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	887a      	ldrh	r2, [r7, #2]
 800cac0:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	887a      	ldrh	r2, [r7, #2]
 800cac6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	68ba      	ldr	r2, [r7, #8]
 800cacc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	887a      	ldrh	r2, [r7, #2]
 800cad2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800cad4:	68fb      	ldr	r3, [r7, #12]
 800cad6:	887a      	ldrh	r2, [r7, #2]
 800cad8:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800cada:	68fb      	ldr	r3, [r7, #12]
 800cadc:	2200      	movs	r2, #0
 800cade:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800cae0:	68fb      	ldr	r3, [r7, #12]
 800cae2:	2200      	movs	r2, #0
 800cae4:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800cae6:	68fb      	ldr	r3, [r7, #12]
 800cae8:	681b      	ldr	r3, [r3, #0]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800caf0:	2b40      	cmp	r3, #64	; 0x40
 800caf2:	d007      	beq.n	800cb04 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800caf4:	68fb      	ldr	r3, [r7, #12]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	681a      	ldr	r2, [r3, #0]
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	681b      	ldr	r3, [r3, #0]
 800cafe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cb02:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800cb04:	68fb      	ldr	r3, [r7, #12]
 800cb06:	68db      	ldr	r3, [r3, #12]
 800cb08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cb0c:	d178      	bne.n	800cc00 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cb0e:	68fb      	ldr	r3, [r7, #12]
 800cb10:	685b      	ldr	r3, [r3, #4]
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d002      	beq.n	800cb1c <HAL_SPI_TransmitReceive+0x10a>
 800cb16:	8b7b      	ldrh	r3, [r7, #26]
 800cb18:	2b01      	cmp	r3, #1
 800cb1a:	d166      	bne.n	800cbea <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb20:	881a      	ldrh	r2, [r3, #0]
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	681b      	ldr	r3, [r3, #0]
 800cb26:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb2c:	1c9a      	adds	r2, r3, #2
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800cb32:	68fb      	ldr	r3, [r7, #12]
 800cb34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cb36:	b29b      	uxth	r3, r3
 800cb38:	3b01      	subs	r3, #1
 800cb3a:	b29a      	uxth	r2, r3
 800cb3c:	68fb      	ldr	r3, [r7, #12]
 800cb3e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cb40:	e053      	b.n	800cbea <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	689b      	ldr	r3, [r3, #8]
 800cb48:	f003 0302 	and.w	r3, r3, #2
 800cb4c:	2b02      	cmp	r3, #2
 800cb4e:	d11b      	bne.n	800cb88 <HAL_SPI_TransmitReceive+0x176>
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cb54:	b29b      	uxth	r3, r3
 800cb56:	2b00      	cmp	r3, #0
 800cb58:	d016      	beq.n	800cb88 <HAL_SPI_TransmitReceive+0x176>
 800cb5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cb5c:	2b01      	cmp	r3, #1
 800cb5e:	d113      	bne.n	800cb88 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800cb60:	68fb      	ldr	r3, [r7, #12]
 800cb62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb64:	881a      	ldrh	r2, [r3, #0]
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	681b      	ldr	r3, [r3, #0]
 800cb6a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800cb6c:	68fb      	ldr	r3, [r7, #12]
 800cb6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb70:	1c9a      	adds	r2, r3, #2
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800cb76:	68fb      	ldr	r3, [r7, #12]
 800cb78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cb7a:	b29b      	uxth	r3, r3
 800cb7c:	3b01      	subs	r3, #1
 800cb7e:	b29a      	uxth	r2, r3
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cb84:	2300      	movs	r3, #0
 800cb86:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	689b      	ldr	r3, [r3, #8]
 800cb8e:	f003 0301 	and.w	r3, r3, #1
 800cb92:	2b01      	cmp	r3, #1
 800cb94:	d119      	bne.n	800cbca <HAL_SPI_TransmitReceive+0x1b8>
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cb9a:	b29b      	uxth	r3, r3
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d014      	beq.n	800cbca <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	681b      	ldr	r3, [r3, #0]
 800cba4:	68da      	ldr	r2, [r3, #12]
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cbaa:	b292      	uxth	r2, r2
 800cbac:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cbb2:	1c9a      	adds	r2, r3, #2
 800cbb4:	68fb      	ldr	r3, [r7, #12]
 800cbb6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cbbc:	b29b      	uxth	r3, r3
 800cbbe:	3b01      	subs	r3, #1
 800cbc0:	b29a      	uxth	r2, r3
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800cbc6:	2301      	movs	r3, #1
 800cbc8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800cbca:	f7fb f927 	bl	8007e1c <HAL_GetTick>
 800cbce:	4602      	mov	r2, r0
 800cbd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbd2:	1ad3      	subs	r3, r2, r3
 800cbd4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cbd6:	429a      	cmp	r2, r3
 800cbd8:	d807      	bhi.n	800cbea <HAL_SPI_TransmitReceive+0x1d8>
 800cbda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbdc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cbe0:	d003      	beq.n	800cbea <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800cbe2:	2303      	movs	r3, #3
 800cbe4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800cbe8:	e0a7      	b.n	800cd3a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cbee:	b29b      	uxth	r3, r3
 800cbf0:	2b00      	cmp	r3, #0
 800cbf2:	d1a6      	bne.n	800cb42 <HAL_SPI_TransmitReceive+0x130>
 800cbf4:	68fb      	ldr	r3, [r7, #12]
 800cbf6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cbf8:	b29b      	uxth	r3, r3
 800cbfa:	2b00      	cmp	r3, #0
 800cbfc:	d1a1      	bne.n	800cb42 <HAL_SPI_TransmitReceive+0x130>
 800cbfe:	e07c      	b.n	800ccfa <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	685b      	ldr	r3, [r3, #4]
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d002      	beq.n	800cc0e <HAL_SPI_TransmitReceive+0x1fc>
 800cc08:	8b7b      	ldrh	r3, [r7, #26]
 800cc0a:	2b01      	cmp	r3, #1
 800cc0c:	d16b      	bne.n	800cce6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	330c      	adds	r3, #12
 800cc18:	7812      	ldrb	r2, [r2, #0]
 800cc1a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800cc1c:	68fb      	ldr	r3, [r7, #12]
 800cc1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc20:	1c5a      	adds	r2, r3, #1
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cc2a:	b29b      	uxth	r3, r3
 800cc2c:	3b01      	subs	r3, #1
 800cc2e:	b29a      	uxth	r2, r3
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cc34:	e057      	b.n	800cce6 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	689b      	ldr	r3, [r3, #8]
 800cc3c:	f003 0302 	and.w	r3, r3, #2
 800cc40:	2b02      	cmp	r3, #2
 800cc42:	d11c      	bne.n	800cc7e <HAL_SPI_TransmitReceive+0x26c>
 800cc44:	68fb      	ldr	r3, [r7, #12]
 800cc46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cc48:	b29b      	uxth	r3, r3
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d017      	beq.n	800cc7e <HAL_SPI_TransmitReceive+0x26c>
 800cc4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc50:	2b01      	cmp	r3, #1
 800cc52:	d114      	bne.n	800cc7e <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800cc54:	68fb      	ldr	r3, [r7, #12]
 800cc56:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cc58:	68fb      	ldr	r3, [r7, #12]
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	330c      	adds	r3, #12
 800cc5e:	7812      	ldrb	r2, [r2, #0]
 800cc60:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc66:	1c5a      	adds	r2, r3, #1
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800cc70:	b29b      	uxth	r3, r3
 800cc72:	3b01      	subs	r3, #1
 800cc74:	b29a      	uxth	r2, r3
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800cc7a:	2300      	movs	r3, #0
 800cc7c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800cc7e:	68fb      	ldr	r3, [r7, #12]
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	689b      	ldr	r3, [r3, #8]
 800cc84:	f003 0301 	and.w	r3, r3, #1
 800cc88:	2b01      	cmp	r3, #1
 800cc8a:	d119      	bne.n	800ccc0 <HAL_SPI_TransmitReceive+0x2ae>
 800cc8c:	68fb      	ldr	r3, [r7, #12]
 800cc8e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800cc90:	b29b      	uxth	r3, r3
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d014      	beq.n	800ccc0 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800cc96:	68fb      	ldr	r3, [r7, #12]
 800cc98:	681b      	ldr	r3, [r3, #0]
 800cc9a:	68da      	ldr	r2, [r3, #12]
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cca0:	b2d2      	uxtb	r2, r2
 800cca2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cca8:	1c5a      	adds	r2, r3, #1
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ccae:	68fb      	ldr	r3, [r7, #12]
 800ccb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ccb2:	b29b      	uxth	r3, r3
 800ccb4:	3b01      	subs	r3, #1
 800ccb6:	b29a      	uxth	r2, r3
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ccbc:	2301      	movs	r3, #1
 800ccbe:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ccc0:	f7fb f8ac 	bl	8007e1c <HAL_GetTick>
 800ccc4:	4602      	mov	r2, r0
 800ccc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccc8:	1ad3      	subs	r3, r2, r3
 800ccca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800cccc:	429a      	cmp	r2, r3
 800ccce:	d803      	bhi.n	800ccd8 <HAL_SPI_TransmitReceive+0x2c6>
 800ccd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccd2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ccd6:	d102      	bne.n	800ccde <HAL_SPI_TransmitReceive+0x2cc>
 800ccd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d103      	bne.n	800cce6 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800ccde:	2303      	movs	r3, #3
 800cce0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800cce4:	e029      	b.n	800cd3a <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ccea:	b29b      	uxth	r3, r3
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d1a2      	bne.n	800cc36 <HAL_SPI_TransmitReceive+0x224>
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ccf4:	b29b      	uxth	r3, r3
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d19d      	bne.n	800cc36 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ccfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ccfc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800ccfe:	68f8      	ldr	r0, [r7, #12]
 800cd00:	f000 f8f8 	bl	800cef4 <SPI_EndRxTxTransaction>
 800cd04:	4603      	mov	r3, r0
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	d006      	beq.n	800cd18 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800cd0a:	2301      	movs	r3, #1
 800cd0c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	2220      	movs	r2, #32
 800cd14:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800cd16:	e010      	b.n	800cd3a <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	689b      	ldr	r3, [r3, #8]
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d10b      	bne.n	800cd38 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800cd20:	2300      	movs	r3, #0
 800cd22:	617b      	str	r3, [r7, #20]
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	68db      	ldr	r3, [r3, #12]
 800cd2a:	617b      	str	r3, [r7, #20]
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	689b      	ldr	r3, [r3, #8]
 800cd32:	617b      	str	r3, [r7, #20]
 800cd34:	697b      	ldr	r3, [r7, #20]
 800cd36:	e000      	b.n	800cd3a <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800cd38:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800cd3a:	68fb      	ldr	r3, [r7, #12]
 800cd3c:	2201      	movs	r2, #1
 800cd3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	2200      	movs	r2, #0
 800cd46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800cd4a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800cd4e:	4618      	mov	r0, r3
 800cd50:	3730      	adds	r7, #48	; 0x30
 800cd52:	46bd      	mov	sp, r7
 800cd54:	bd80      	pop	{r7, pc}

0800cd56 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800cd56:	b580      	push	{r7, lr}
 800cd58:	b084      	sub	sp, #16
 800cd5a:	af00      	add	r7, sp, #0
 800cd5c:	60f8      	str	r0, [r7, #12]
 800cd5e:	60b9      	str	r1, [r7, #8]
 800cd60:	603b      	str	r3, [r7, #0]
 800cd62:	4613      	mov	r3, r2
 800cd64:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800cd66:	e04c      	b.n	800ce02 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800cd68:	683b      	ldr	r3, [r7, #0]
 800cd6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cd6e:	d048      	beq.n	800ce02 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800cd70:	f7fb f854 	bl	8007e1c <HAL_GetTick>
 800cd74:	4602      	mov	r2, r0
 800cd76:	69bb      	ldr	r3, [r7, #24]
 800cd78:	1ad3      	subs	r3, r2, r3
 800cd7a:	683a      	ldr	r2, [r7, #0]
 800cd7c:	429a      	cmp	r2, r3
 800cd7e:	d902      	bls.n	800cd86 <SPI_WaitFlagStateUntilTimeout+0x30>
 800cd80:	683b      	ldr	r3, [r7, #0]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d13d      	bne.n	800ce02 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	681b      	ldr	r3, [r3, #0]
 800cd8a:	685a      	ldr	r2, [r3, #4]
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	681b      	ldr	r3, [r3, #0]
 800cd90:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800cd94:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800cd96:	68fb      	ldr	r3, [r7, #12]
 800cd98:	685b      	ldr	r3, [r3, #4]
 800cd9a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cd9e:	d111      	bne.n	800cdc4 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	689b      	ldr	r3, [r3, #8]
 800cda4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cda8:	d004      	beq.n	800cdb4 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	689b      	ldr	r3, [r3, #8]
 800cdae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cdb2:	d107      	bne.n	800cdc4 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800cdb4:	68fb      	ldr	r3, [r7, #12]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	681a      	ldr	r2, [r3, #0]
 800cdba:	68fb      	ldr	r3, [r7, #12]
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cdc2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cdc8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800cdcc:	d10f      	bne.n	800cdee <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	681b      	ldr	r3, [r3, #0]
 800cdd2:	681a      	ldr	r2, [r3, #0]
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	681b      	ldr	r3, [r3, #0]
 800cdd8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800cddc:	601a      	str	r2, [r3, #0]
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	681a      	ldr	r2, [r3, #0]
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	681b      	ldr	r3, [r3, #0]
 800cde8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800cdec:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800cdee:	68fb      	ldr	r3, [r7, #12]
 800cdf0:	2201      	movs	r2, #1
 800cdf2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800cdf6:	68fb      	ldr	r3, [r7, #12]
 800cdf8:	2200      	movs	r2, #0
 800cdfa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800cdfe:	2303      	movs	r3, #3
 800ce00:	e00f      	b.n	800ce22 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ce02:	68fb      	ldr	r3, [r7, #12]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	689a      	ldr	r2, [r3, #8]
 800ce08:	68bb      	ldr	r3, [r7, #8]
 800ce0a:	4013      	ands	r3, r2
 800ce0c:	68ba      	ldr	r2, [r7, #8]
 800ce0e:	429a      	cmp	r2, r3
 800ce10:	bf0c      	ite	eq
 800ce12:	2301      	moveq	r3, #1
 800ce14:	2300      	movne	r3, #0
 800ce16:	b2db      	uxtb	r3, r3
 800ce18:	461a      	mov	r2, r3
 800ce1a:	79fb      	ldrb	r3, [r7, #7]
 800ce1c:	429a      	cmp	r2, r3
 800ce1e:	d1a3      	bne.n	800cd68 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800ce20:	2300      	movs	r3, #0
}
 800ce22:	4618      	mov	r0, r3
 800ce24:	3710      	adds	r7, #16
 800ce26:	46bd      	mov	sp, r7
 800ce28:	bd80      	pop	{r7, pc}

0800ce2a <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ce2a:	b580      	push	{r7, lr}
 800ce2c:	b086      	sub	sp, #24
 800ce2e:	af02      	add	r7, sp, #8
 800ce30:	60f8      	str	r0, [r7, #12]
 800ce32:	60b9      	str	r1, [r7, #8]
 800ce34:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ce36:	68fb      	ldr	r3, [r7, #12]
 800ce38:	685b      	ldr	r3, [r3, #4]
 800ce3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ce3e:	d111      	bne.n	800ce64 <SPI_EndRxTransaction+0x3a>
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	689b      	ldr	r3, [r3, #8]
 800ce44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ce48:	d004      	beq.n	800ce54 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ce4a:	68fb      	ldr	r3, [r7, #12]
 800ce4c:	689b      	ldr	r3, [r3, #8]
 800ce4e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ce52:	d107      	bne.n	800ce64 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	681a      	ldr	r2, [r3, #0]
 800ce5a:	68fb      	ldr	r3, [r7, #12]
 800ce5c:	681b      	ldr	r3, [r3, #0]
 800ce5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ce62:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	685b      	ldr	r3, [r3, #4]
 800ce68:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ce6c:	d12a      	bne.n	800cec4 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800ce6e:	68fb      	ldr	r3, [r7, #12]
 800ce70:	689b      	ldr	r3, [r3, #8]
 800ce72:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ce76:	d012      	beq.n	800ce9e <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	9300      	str	r3, [sp, #0]
 800ce7c:	68bb      	ldr	r3, [r7, #8]
 800ce7e:	2200      	movs	r2, #0
 800ce80:	2180      	movs	r1, #128	; 0x80
 800ce82:	68f8      	ldr	r0, [r7, #12]
 800ce84:	f7ff ff67 	bl	800cd56 <SPI_WaitFlagStateUntilTimeout>
 800ce88:	4603      	mov	r3, r0
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d02d      	beq.n	800ceea <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ce92:	f043 0220 	orr.w	r2, r3, #32
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800ce9a:	2303      	movs	r3, #3
 800ce9c:	e026      	b.n	800ceec <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	9300      	str	r3, [sp, #0]
 800cea2:	68bb      	ldr	r3, [r7, #8]
 800cea4:	2200      	movs	r2, #0
 800cea6:	2101      	movs	r1, #1
 800cea8:	68f8      	ldr	r0, [r7, #12]
 800ceaa:	f7ff ff54 	bl	800cd56 <SPI_WaitFlagStateUntilTimeout>
 800ceae:	4603      	mov	r3, r0
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	d01a      	beq.n	800ceea <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ceb4:	68fb      	ldr	r3, [r7, #12]
 800ceb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ceb8:	f043 0220 	orr.w	r2, r3, #32
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800cec0:	2303      	movs	r3, #3
 800cec2:	e013      	b.n	800ceec <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800cec4:	687b      	ldr	r3, [r7, #4]
 800cec6:	9300      	str	r3, [sp, #0]
 800cec8:	68bb      	ldr	r3, [r7, #8]
 800ceca:	2200      	movs	r2, #0
 800cecc:	2101      	movs	r1, #1
 800cece:	68f8      	ldr	r0, [r7, #12]
 800ced0:	f7ff ff41 	bl	800cd56 <SPI_WaitFlagStateUntilTimeout>
 800ced4:	4603      	mov	r3, r0
 800ced6:	2b00      	cmp	r3, #0
 800ced8:	d007      	beq.n	800ceea <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ceda:	68fb      	ldr	r3, [r7, #12]
 800cedc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cede:	f043 0220 	orr.w	r2, r3, #32
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800cee6:	2303      	movs	r3, #3
 800cee8:	e000      	b.n	800ceec <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800ceea:	2300      	movs	r3, #0
}
 800ceec:	4618      	mov	r0, r3
 800ceee:	3710      	adds	r7, #16
 800cef0:	46bd      	mov	sp, r7
 800cef2:	bd80      	pop	{r7, pc}

0800cef4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800cef4:	b580      	push	{r7, lr}
 800cef6:	b088      	sub	sp, #32
 800cef8:	af02      	add	r7, sp, #8
 800cefa:	60f8      	str	r0, [r7, #12]
 800cefc:	60b9      	str	r1, [r7, #8]
 800cefe:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800cf00:	4b1b      	ldr	r3, [pc, #108]	; (800cf70 <SPI_EndRxTxTransaction+0x7c>)
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	4a1b      	ldr	r2, [pc, #108]	; (800cf74 <SPI_EndRxTxTransaction+0x80>)
 800cf06:	fba2 2303 	umull	r2, r3, r2, r3
 800cf0a:	0d5b      	lsrs	r3, r3, #21
 800cf0c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800cf10:	fb02 f303 	mul.w	r3, r2, r3
 800cf14:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	685b      	ldr	r3, [r3, #4]
 800cf1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800cf1e:	d112      	bne.n	800cf46 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	9300      	str	r3, [sp, #0]
 800cf24:	68bb      	ldr	r3, [r7, #8]
 800cf26:	2200      	movs	r2, #0
 800cf28:	2180      	movs	r1, #128	; 0x80
 800cf2a:	68f8      	ldr	r0, [r7, #12]
 800cf2c:	f7ff ff13 	bl	800cd56 <SPI_WaitFlagStateUntilTimeout>
 800cf30:	4603      	mov	r3, r0
 800cf32:	2b00      	cmp	r3, #0
 800cf34:	d016      	beq.n	800cf64 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800cf3a:	f043 0220 	orr.w	r2, r3, #32
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800cf42:	2303      	movs	r3, #3
 800cf44:	e00f      	b.n	800cf66 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800cf46:	697b      	ldr	r3, [r7, #20]
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d00a      	beq.n	800cf62 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800cf4c:	697b      	ldr	r3, [r7, #20]
 800cf4e:	3b01      	subs	r3, #1
 800cf50:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800cf52:	68fb      	ldr	r3, [r7, #12]
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	689b      	ldr	r3, [r3, #8]
 800cf58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cf5c:	2b80      	cmp	r3, #128	; 0x80
 800cf5e:	d0f2      	beq.n	800cf46 <SPI_EndRxTxTransaction+0x52>
 800cf60:	e000      	b.n	800cf64 <SPI_EndRxTxTransaction+0x70>
        break;
 800cf62:	bf00      	nop
  }

  return HAL_OK;
 800cf64:	2300      	movs	r3, #0
}
 800cf66:	4618      	mov	r0, r3
 800cf68:	3718      	adds	r7, #24
 800cf6a:	46bd      	mov	sp, r7
 800cf6c:	bd80      	pop	{r7, pc}
 800cf6e:	bf00      	nop
 800cf70:	20000148 	.word	0x20000148
 800cf74:	165e9f81 	.word	0x165e9f81

0800cf78 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800cf78:	b084      	sub	sp, #16
 800cf7a:	b480      	push	{r7}
 800cf7c:	b085      	sub	sp, #20
 800cf7e:	af00      	add	r7, sp, #0
 800cf80:	6078      	str	r0, [r7, #4]
 800cf82:	f107 001c 	add.w	r0, r7, #28
 800cf86:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800cf8a:	2300      	movs	r3, #0
 800cf8c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800cf8e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800cf90:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800cf92:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800cf94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 800cf96:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800cf98:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 800cf9a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800cf9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 800cf9e:	431a      	orrs	r2, r3
             Init.ClockDiv
 800cfa0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 800cfa2:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800cfa4:	68fa      	ldr	r2, [r7, #12]
 800cfa6:	4313      	orrs	r3, r2
 800cfa8:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	685b      	ldr	r3, [r3, #4]
 800cfae:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 800cfb2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800cfb6:	68fa      	ldr	r2, [r7, #12]
 800cfb8:	431a      	orrs	r2, r3
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800cfbe:	2300      	movs	r3, #0
}
 800cfc0:	4618      	mov	r0, r3
 800cfc2:	3714      	adds	r7, #20
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfca:	b004      	add	sp, #16
 800cfcc:	4770      	bx	lr

0800cfce <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800cfce:	b480      	push	{r7}
 800cfd0:	b083      	sub	sp, #12
 800cfd2:	af00      	add	r7, sp, #0
 800cfd4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800cfdc:	4618      	mov	r0, r3
 800cfde:	370c      	adds	r7, #12
 800cfe0:	46bd      	mov	sp, r7
 800cfe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfe6:	4770      	bx	lr

0800cfe8 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 800cfe8:	b480      	push	{r7}
 800cfea:	b083      	sub	sp, #12
 800cfec:	af00      	add	r7, sp, #0
 800cfee:	6078      	str	r0, [r7, #4]
 800cff0:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800cff2:	683b      	ldr	r3, [r7, #0]
 800cff4:	681a      	ldr	r2, [r3, #0]
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800cffc:	2300      	movs	r3, #0
}
 800cffe:	4618      	mov	r0, r3
 800d000:	370c      	adds	r7, #12
 800d002:	46bd      	mov	sp, r7
 800d004:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d008:	4770      	bx	lr

0800d00a <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800d00a:	b580      	push	{r7, lr}
 800d00c:	b082      	sub	sp, #8
 800d00e:	af00      	add	r7, sp, #0
 800d010:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	2203      	movs	r2, #3
 800d016:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 800d018:	2002      	movs	r0, #2
 800d01a:	f7fa ff0b 	bl	8007e34 <HAL_Delay>
  
  return HAL_OK;
 800d01e:	2300      	movs	r3, #0
}
 800d020:	4618      	mov	r0, r3
 800d022:	3708      	adds	r7, #8
 800d024:	46bd      	mov	sp, r7
 800d026:	bd80      	pop	{r7, pc}

0800d028 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800d028:	b480      	push	{r7}
 800d02a:	b083      	sub	sp, #12
 800d02c:	af00      	add	r7, sp, #0
 800d02e:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	f003 0303 	and.w	r3, r3, #3
}
 800d038:	4618      	mov	r0, r3
 800d03a:	370c      	adds	r7, #12
 800d03c:	46bd      	mov	sp, r7
 800d03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d042:	4770      	bx	lr

0800d044 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800d044:	b480      	push	{r7}
 800d046:	b085      	sub	sp, #20
 800d048:	af00      	add	r7, sp, #0
 800d04a:	6078      	str	r0, [r7, #4]
 800d04c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d04e:	2300      	movs	r3, #0
 800d050:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800d052:	683b      	ldr	r3, [r7, #0]
 800d054:	681a      	ldr	r2, [r3, #0]
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d05a:	683b      	ldr	r3, [r7, #0]
 800d05c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800d05e:	683b      	ldr	r3, [r7, #0]
 800d060:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d062:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800d064:	683b      	ldr	r3, [r7, #0]
 800d066:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800d068:	431a      	orrs	r2, r3
                       Command->CPSM);
 800d06a:	683b      	ldr	r3, [r7, #0]
 800d06c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800d06e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800d070:	68fa      	ldr	r2, [r7, #12]
 800d072:	4313      	orrs	r3, r2
 800d074:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	68db      	ldr	r3, [r3, #12]
 800d07a:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d07e:	f023 030f 	bic.w	r3, r3, #15
 800d082:	68fa      	ldr	r2, [r7, #12]
 800d084:	431a      	orrs	r2, r3
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800d08a:	2300      	movs	r3, #0
}
 800d08c:	4618      	mov	r0, r3
 800d08e:	3714      	adds	r7, #20
 800d090:	46bd      	mov	sp, r7
 800d092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d096:	4770      	bx	lr

0800d098 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800d098:	b480      	push	{r7}
 800d09a:	b083      	sub	sp, #12
 800d09c:	af00      	add	r7, sp, #0
 800d09e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	691b      	ldr	r3, [r3, #16]
 800d0a4:	b2db      	uxtb	r3, r3
}
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	370c      	adds	r7, #12
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b0:	4770      	bx	lr

0800d0b2 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800d0b2:	b480      	push	{r7}
 800d0b4:	b085      	sub	sp, #20
 800d0b6:	af00      	add	r7, sp, #0
 800d0b8:	6078      	str	r0, [r7, #4]
 800d0ba:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	3314      	adds	r3, #20
 800d0c0:	461a      	mov	r2, r3
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	4413      	add	r3, r2
 800d0c6:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	681b      	ldr	r3, [r3, #0]
}  
 800d0cc:	4618      	mov	r0, r3
 800d0ce:	3714      	adds	r7, #20
 800d0d0:	46bd      	mov	sp, r7
 800d0d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0d6:	4770      	bx	lr

0800d0d8 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800d0d8:	b480      	push	{r7}
 800d0da:	b085      	sub	sp, #20
 800d0dc:	af00      	add	r7, sp, #0
 800d0de:	6078      	str	r0, [r7, #4]
 800d0e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800d0e2:	2300      	movs	r3, #0
 800d0e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800d0e6:	683b      	ldr	r3, [r7, #0]
 800d0e8:	681a      	ldr	r2, [r3, #0]
 800d0ea:	687b      	ldr	r3, [r7, #4]
 800d0ec:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800d0ee:	683b      	ldr	r3, [r7, #0]
 800d0f0:	685a      	ldr	r2, [r3, #4]
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d0f6:	683b      	ldr	r3, [r7, #0]
 800d0f8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800d0fa:	683b      	ldr	r3, [r7, #0]
 800d0fc:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d0fe:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800d100:	683b      	ldr	r3, [r7, #0]
 800d102:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800d104:	431a      	orrs	r2, r3
                       Data->DPSM);
 800d106:	683b      	ldr	r3, [r7, #0]
 800d108:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800d10a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800d10c:	68fa      	ldr	r2, [r7, #12]
 800d10e:	4313      	orrs	r3, r2
 800d110:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d116:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 800d11a:	68fb      	ldr	r3, [r7, #12]
 800d11c:	431a      	orrs	r2, r3
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800d122:	2300      	movs	r3, #0

}
 800d124:	4618      	mov	r0, r3
 800d126:	3714      	adds	r7, #20
 800d128:	46bd      	mov	sp, r7
 800d12a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12e:	4770      	bx	lr

0800d130 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b088      	sub	sp, #32
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]
 800d138:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800d13a:	683b      	ldr	r3, [r7, #0]
 800d13c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800d13e:	2310      	movs	r3, #16
 800d140:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d142:	2340      	movs	r3, #64	; 0x40
 800d144:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d146:	2300      	movs	r3, #0
 800d148:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d14a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d14e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d150:	f107 0308 	add.w	r3, r7, #8
 800d154:	4619      	mov	r1, r3
 800d156:	6878      	ldr	r0, [r7, #4]
 800d158:	f7ff ff74 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800d15c:	f241 3288 	movw	r2, #5000	; 0x1388
 800d160:	2110      	movs	r1, #16
 800d162:	6878      	ldr	r0, [r7, #4]
 800d164:	f000 fa40 	bl	800d5e8 <SDMMC_GetCmdResp1>
 800d168:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d16a:	69fb      	ldr	r3, [r7, #28]
}
 800d16c:	4618      	mov	r0, r3
 800d16e:	3720      	adds	r7, #32
 800d170:	46bd      	mov	sp, r7
 800d172:	bd80      	pop	{r7, pc}

0800d174 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800d174:	b580      	push	{r7, lr}
 800d176:	b088      	sub	sp, #32
 800d178:	af00      	add	r7, sp, #0
 800d17a:	6078      	str	r0, [r7, #4]
 800d17c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d17e:	683b      	ldr	r3, [r7, #0]
 800d180:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800d182:	2311      	movs	r3, #17
 800d184:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d186:	2340      	movs	r3, #64	; 0x40
 800d188:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d18a:	2300      	movs	r3, #0
 800d18c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d18e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d192:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d194:	f107 0308 	add.w	r3, r7, #8
 800d198:	4619      	mov	r1, r3
 800d19a:	6878      	ldr	r0, [r7, #4]
 800d19c:	f7ff ff52 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800d1a0:	f241 3288 	movw	r2, #5000	; 0x1388
 800d1a4:	2111      	movs	r1, #17
 800d1a6:	6878      	ldr	r0, [r7, #4]
 800d1a8:	f000 fa1e 	bl	800d5e8 <SDMMC_GetCmdResp1>
 800d1ac:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d1ae:	69fb      	ldr	r3, [r7, #28]
}
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	3720      	adds	r7, #32
 800d1b4:	46bd      	mov	sp, r7
 800d1b6:	bd80      	pop	{r7, pc}

0800d1b8 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800d1b8:	b580      	push	{r7, lr}
 800d1ba:	b088      	sub	sp, #32
 800d1bc:	af00      	add	r7, sp, #0
 800d1be:	6078      	str	r0, [r7, #4]
 800d1c0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800d1c2:	683b      	ldr	r3, [r7, #0]
 800d1c4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800d1c6:	2312      	movs	r3, #18
 800d1c8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d1ca:	2340      	movs	r3, #64	; 0x40
 800d1cc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d1ce:	2300      	movs	r3, #0
 800d1d0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d1d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d1d6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d1d8:	f107 0308 	add.w	r3, r7, #8
 800d1dc:	4619      	mov	r1, r3
 800d1de:	6878      	ldr	r0, [r7, #4]
 800d1e0:	f7ff ff30 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800d1e4:	f241 3288 	movw	r2, #5000	; 0x1388
 800d1e8:	2112      	movs	r1, #18
 800d1ea:	6878      	ldr	r0, [r7, #4]
 800d1ec:	f000 f9fc 	bl	800d5e8 <SDMMC_GetCmdResp1>
 800d1f0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d1f2:	69fb      	ldr	r3, [r7, #28]
}
 800d1f4:	4618      	mov	r0, r3
 800d1f6:	3720      	adds	r7, #32
 800d1f8:	46bd      	mov	sp, r7
 800d1fa:	bd80      	pop	{r7, pc}

0800d1fc <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800d1fc:	b580      	push	{r7, lr}
 800d1fe:	b088      	sub	sp, #32
 800d200:	af00      	add	r7, sp, #0
 800d202:	6078      	str	r0, [r7, #4]
 800d204:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d206:	683b      	ldr	r3, [r7, #0]
 800d208:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800d20a:	2318      	movs	r3, #24
 800d20c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d20e:	2340      	movs	r3, #64	; 0x40
 800d210:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d212:	2300      	movs	r3, #0
 800d214:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d216:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d21a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d21c:	f107 0308 	add.w	r3, r7, #8
 800d220:	4619      	mov	r1, r3
 800d222:	6878      	ldr	r0, [r7, #4]
 800d224:	f7ff ff0e 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800d228:	f241 3288 	movw	r2, #5000	; 0x1388
 800d22c:	2118      	movs	r1, #24
 800d22e:	6878      	ldr	r0, [r7, #4]
 800d230:	f000 f9da 	bl	800d5e8 <SDMMC_GetCmdResp1>
 800d234:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d236:	69fb      	ldr	r3, [r7, #28]
}
 800d238:	4618      	mov	r0, r3
 800d23a:	3720      	adds	r7, #32
 800d23c:	46bd      	mov	sp, r7
 800d23e:	bd80      	pop	{r7, pc}

0800d240 <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800d240:	b580      	push	{r7, lr}
 800d242:	b088      	sub	sp, #32
 800d244:	af00      	add	r7, sp, #0
 800d246:	6078      	str	r0, [r7, #4]
 800d248:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800d24a:	683b      	ldr	r3, [r7, #0]
 800d24c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800d24e:	2319      	movs	r3, #25
 800d250:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d252:	2340      	movs	r3, #64	; 0x40
 800d254:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d256:	2300      	movs	r3, #0
 800d258:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d25a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d25e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d260:	f107 0308 	add.w	r3, r7, #8
 800d264:	4619      	mov	r1, r3
 800d266:	6878      	ldr	r0, [r7, #4]
 800d268:	f7ff feec 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800d26c:	f241 3288 	movw	r2, #5000	; 0x1388
 800d270:	2119      	movs	r1, #25
 800d272:	6878      	ldr	r0, [r7, #4]
 800d274:	f000 f9b8 	bl	800d5e8 <SDMMC_GetCmdResp1>
 800d278:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d27a:	69fb      	ldr	r3, [r7, #28]
}
 800d27c:	4618      	mov	r0, r3
 800d27e:	3720      	adds	r7, #32
 800d280:	46bd      	mov	sp, r7
 800d282:	bd80      	pop	{r7, pc}

0800d284 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800d284:	b580      	push	{r7, lr}
 800d286:	b088      	sub	sp, #32
 800d288:	af00      	add	r7, sp, #0
 800d28a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800d28c:	2300      	movs	r3, #0
 800d28e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800d290:	230c      	movs	r3, #12
 800d292:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d294:	2340      	movs	r3, #64	; 0x40
 800d296:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d298:	2300      	movs	r3, #0
 800d29a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d29c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d2a0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d2a2:	f107 0308 	add.w	r3, r7, #8
 800d2a6:	4619      	mov	r1, r3
 800d2a8:	6878      	ldr	r0, [r7, #4]
 800d2aa:	f7ff fecb 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800d2ae:	4a05      	ldr	r2, [pc, #20]	; (800d2c4 <SDMMC_CmdStopTransfer+0x40>)
 800d2b0:	210c      	movs	r1, #12
 800d2b2:	6878      	ldr	r0, [r7, #4]
 800d2b4:	f000 f998 	bl	800d5e8 <SDMMC_GetCmdResp1>
 800d2b8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d2ba:	69fb      	ldr	r3, [r7, #28]
}
 800d2bc:	4618      	mov	r0, r3
 800d2be:	3720      	adds	r7, #32
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	bd80      	pop	{r7, pc}
 800d2c4:	05f5e100 	.word	0x05f5e100

0800d2c8 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800d2c8:	b580      	push	{r7, lr}
 800d2ca:	b08a      	sub	sp, #40	; 0x28
 800d2cc:	af00      	add	r7, sp, #0
 800d2ce:	60f8      	str	r0, [r7, #12]
 800d2d0:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800d2d8:	2307      	movs	r3, #7
 800d2da:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d2dc:	2340      	movs	r3, #64	; 0x40
 800d2de:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d2e0:	2300      	movs	r3, #0
 800d2e2:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d2e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d2e8:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d2ea:	f107 0310 	add.w	r3, r7, #16
 800d2ee:	4619      	mov	r1, r3
 800d2f0:	68f8      	ldr	r0, [r7, #12]
 800d2f2:	f7ff fea7 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800d2f6:	f241 3288 	movw	r2, #5000	; 0x1388
 800d2fa:	2107      	movs	r1, #7
 800d2fc:	68f8      	ldr	r0, [r7, #12]
 800d2fe:	f000 f973 	bl	800d5e8 <SDMMC_GetCmdResp1>
 800d302:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 800d304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800d306:	4618      	mov	r0, r3
 800d308:	3728      	adds	r7, #40	; 0x28
 800d30a:	46bd      	mov	sp, r7
 800d30c:	bd80      	pop	{r7, pc}

0800d30e <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800d30e:	b580      	push	{r7, lr}
 800d310:	b088      	sub	sp, #32
 800d312:	af00      	add	r7, sp, #0
 800d314:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800d316:	2300      	movs	r3, #0
 800d318:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800d31a:	2300      	movs	r3, #0
 800d31c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800d31e:	2300      	movs	r3, #0
 800d320:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d322:	2300      	movs	r3, #0
 800d324:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d326:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d32a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d32c:	f107 0308 	add.w	r3, r7, #8
 800d330:	4619      	mov	r1, r3
 800d332:	6878      	ldr	r0, [r7, #4]
 800d334:	f7ff fe86 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800d338:	6878      	ldr	r0, [r7, #4]
 800d33a:	f000 f92d 	bl	800d598 <SDMMC_GetCmdError>
 800d33e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d340:	69fb      	ldr	r3, [r7, #28]
}
 800d342:	4618      	mov	r0, r3
 800d344:	3720      	adds	r7, #32
 800d346:	46bd      	mov	sp, r7
 800d348:	bd80      	pop	{r7, pc}

0800d34a <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800d34a:	b580      	push	{r7, lr}
 800d34c:	b088      	sub	sp, #32
 800d34e:	af00      	add	r7, sp, #0
 800d350:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800d352:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800d356:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800d358:	2308      	movs	r3, #8
 800d35a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d35c:	2340      	movs	r3, #64	; 0x40
 800d35e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d360:	2300      	movs	r3, #0
 800d362:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d364:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d368:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d36a:	f107 0308 	add.w	r3, r7, #8
 800d36e:	4619      	mov	r1, r3
 800d370:	6878      	ldr	r0, [r7, #4]
 800d372:	f7ff fe67 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800d376:	6878      	ldr	r0, [r7, #4]
 800d378:	f000 fb16 	bl	800d9a8 <SDMMC_GetCmdResp7>
 800d37c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d37e:	69fb      	ldr	r3, [r7, #28]
}
 800d380:	4618      	mov	r0, r3
 800d382:	3720      	adds	r7, #32
 800d384:	46bd      	mov	sp, r7
 800d386:	bd80      	pop	{r7, pc}

0800d388 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800d388:	b580      	push	{r7, lr}
 800d38a:	b088      	sub	sp, #32
 800d38c:	af00      	add	r7, sp, #0
 800d38e:	6078      	str	r0, [r7, #4]
 800d390:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800d392:	683b      	ldr	r3, [r7, #0]
 800d394:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800d396:	2337      	movs	r3, #55	; 0x37
 800d398:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d39a:	2340      	movs	r3, #64	; 0x40
 800d39c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d39e:	2300      	movs	r3, #0
 800d3a0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d3a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d3a6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d3a8:	f107 0308 	add.w	r3, r7, #8
 800d3ac:	4619      	mov	r1, r3
 800d3ae:	6878      	ldr	r0, [r7, #4]
 800d3b0:	f7ff fe48 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800d3b4:	f241 3288 	movw	r2, #5000	; 0x1388
 800d3b8:	2137      	movs	r1, #55	; 0x37
 800d3ba:	6878      	ldr	r0, [r7, #4]
 800d3bc:	f000 f914 	bl	800d5e8 <SDMMC_GetCmdResp1>
 800d3c0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d3c2:	69fb      	ldr	r3, [r7, #28]
}
 800d3c4:	4618      	mov	r0, r3
 800d3c6:	3720      	adds	r7, #32
 800d3c8:	46bd      	mov	sp, r7
 800d3ca:	bd80      	pop	{r7, pc}

0800d3cc <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	b088      	sub	sp, #32
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]
 800d3d4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800d3d6:	683b      	ldr	r3, [r7, #0]
 800d3d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d3dc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d3e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800d3e2:	2329      	movs	r3, #41	; 0x29
 800d3e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d3e6:	2340      	movs	r3, #64	; 0x40
 800d3e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d3ea:	2300      	movs	r3, #0
 800d3ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d3ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d3f2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d3f4:	f107 0308 	add.w	r3, r7, #8
 800d3f8:	4619      	mov	r1, r3
 800d3fa:	6878      	ldr	r0, [r7, #4]
 800d3fc:	f7ff fe22 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800d400:	6878      	ldr	r0, [r7, #4]
 800d402:	f000 fa23 	bl	800d84c <SDMMC_GetCmdResp3>
 800d406:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d408:	69fb      	ldr	r3, [r7, #28]
}
 800d40a:	4618      	mov	r0, r3
 800d40c:	3720      	adds	r7, #32
 800d40e:	46bd      	mov	sp, r7
 800d410:	bd80      	pop	{r7, pc}

0800d412 <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800d412:	b580      	push	{r7, lr}
 800d414:	b088      	sub	sp, #32
 800d416:	af00      	add	r7, sp, #0
 800d418:	6078      	str	r0, [r7, #4]
 800d41a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800d41c:	683b      	ldr	r3, [r7, #0]
 800d41e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800d420:	2306      	movs	r3, #6
 800d422:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d424:	2340      	movs	r3, #64	; 0x40
 800d426:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d428:	2300      	movs	r3, #0
 800d42a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d42c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d430:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d432:	f107 0308 	add.w	r3, r7, #8
 800d436:	4619      	mov	r1, r3
 800d438:	6878      	ldr	r0, [r7, #4]
 800d43a:	f7ff fe03 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800d43e:	f241 3288 	movw	r2, #5000	; 0x1388
 800d442:	2106      	movs	r1, #6
 800d444:	6878      	ldr	r0, [r7, #4]
 800d446:	f000 f8cf 	bl	800d5e8 <SDMMC_GetCmdResp1>
 800d44a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d44c:	69fb      	ldr	r3, [r7, #28]
}
 800d44e:	4618      	mov	r0, r3
 800d450:	3720      	adds	r7, #32
 800d452:	46bd      	mov	sp, r7
 800d454:	bd80      	pop	{r7, pc}

0800d456 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800d456:	b580      	push	{r7, lr}
 800d458:	b088      	sub	sp, #32
 800d45a:	af00      	add	r7, sp, #0
 800d45c:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800d45e:	2300      	movs	r3, #0
 800d460:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800d462:	2333      	movs	r3, #51	; 0x33
 800d464:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d466:	2340      	movs	r3, #64	; 0x40
 800d468:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d46a:	2300      	movs	r3, #0
 800d46c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d46e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d472:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d474:	f107 0308 	add.w	r3, r7, #8
 800d478:	4619      	mov	r1, r3
 800d47a:	6878      	ldr	r0, [r7, #4]
 800d47c:	f7ff fde2 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800d480:	f241 3288 	movw	r2, #5000	; 0x1388
 800d484:	2133      	movs	r1, #51	; 0x33
 800d486:	6878      	ldr	r0, [r7, #4]
 800d488:	f000 f8ae 	bl	800d5e8 <SDMMC_GetCmdResp1>
 800d48c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d48e:	69fb      	ldr	r3, [r7, #28]
}
 800d490:	4618      	mov	r0, r3
 800d492:	3720      	adds	r7, #32
 800d494:	46bd      	mov	sp, r7
 800d496:	bd80      	pop	{r7, pc}

0800d498 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	b088      	sub	sp, #32
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800d4a0:	2300      	movs	r3, #0
 800d4a2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800d4a4:	2302      	movs	r3, #2
 800d4a6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800d4a8:	23c0      	movs	r3, #192	; 0xc0
 800d4aa:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d4ac:	2300      	movs	r3, #0
 800d4ae:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d4b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d4b4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d4b6:	f107 0308 	add.w	r3, r7, #8
 800d4ba:	4619      	mov	r1, r3
 800d4bc:	6878      	ldr	r0, [r7, #4]
 800d4be:	f7ff fdc1 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800d4c2:	6878      	ldr	r0, [r7, #4]
 800d4c4:	f000 f97c 	bl	800d7c0 <SDMMC_GetCmdResp2>
 800d4c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d4ca:	69fb      	ldr	r3, [r7, #28]
}
 800d4cc:	4618      	mov	r0, r3
 800d4ce:	3720      	adds	r7, #32
 800d4d0:	46bd      	mov	sp, r7
 800d4d2:	bd80      	pop	{r7, pc}

0800d4d4 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800d4d4:	b580      	push	{r7, lr}
 800d4d6:	b088      	sub	sp, #32
 800d4d8:	af00      	add	r7, sp, #0
 800d4da:	6078      	str	r0, [r7, #4]
 800d4dc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800d4e2:	2309      	movs	r3, #9
 800d4e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800d4e6:	23c0      	movs	r3, #192	; 0xc0
 800d4e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d4ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d4f2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d4f4:	f107 0308 	add.w	r3, r7, #8
 800d4f8:	4619      	mov	r1, r3
 800d4fa:	6878      	ldr	r0, [r7, #4]
 800d4fc:	f7ff fda2 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800d500:	6878      	ldr	r0, [r7, #4]
 800d502:	f000 f95d 	bl	800d7c0 <SDMMC_GetCmdResp2>
 800d506:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d508:	69fb      	ldr	r3, [r7, #28]
}
 800d50a:	4618      	mov	r0, r3
 800d50c:	3720      	adds	r7, #32
 800d50e:	46bd      	mov	sp, r7
 800d510:	bd80      	pop	{r7, pc}

0800d512 <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800d512:	b580      	push	{r7, lr}
 800d514:	b088      	sub	sp, #32
 800d516:	af00      	add	r7, sp, #0
 800d518:	6078      	str	r0, [r7, #4]
 800d51a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800d51c:	2300      	movs	r3, #0
 800d51e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800d520:	2303      	movs	r3, #3
 800d522:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d524:	2340      	movs	r3, #64	; 0x40
 800d526:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d528:	2300      	movs	r3, #0
 800d52a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d52c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d530:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d532:	f107 0308 	add.w	r3, r7, #8
 800d536:	4619      	mov	r1, r3
 800d538:	6878      	ldr	r0, [r7, #4]
 800d53a:	f7ff fd83 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800d53e:	683a      	ldr	r2, [r7, #0]
 800d540:	2103      	movs	r1, #3
 800d542:	6878      	ldr	r0, [r7, #4]
 800d544:	f000 f9bc 	bl	800d8c0 <SDMMC_GetCmdResp6>
 800d548:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d54a:	69fb      	ldr	r3, [r7, #28]
}
 800d54c:	4618      	mov	r0, r3
 800d54e:	3720      	adds	r7, #32
 800d550:	46bd      	mov	sp, r7
 800d552:	bd80      	pop	{r7, pc}

0800d554 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800d554:	b580      	push	{r7, lr}
 800d556:	b088      	sub	sp, #32
 800d558:	af00      	add	r7, sp, #0
 800d55a:	6078      	str	r0, [r7, #4]
 800d55c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800d55e:	683b      	ldr	r3, [r7, #0]
 800d560:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800d562:	230d      	movs	r3, #13
 800d564:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800d566:	2340      	movs	r3, #64	; 0x40
 800d568:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800d56a:	2300      	movs	r3, #0
 800d56c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800d56e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d572:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800d574:	f107 0308 	add.w	r3, r7, #8
 800d578:	4619      	mov	r1, r3
 800d57a:	6878      	ldr	r0, [r7, #4]
 800d57c:	f7ff fd62 	bl	800d044 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800d580:	f241 3288 	movw	r2, #5000	; 0x1388
 800d584:	210d      	movs	r1, #13
 800d586:	6878      	ldr	r0, [r7, #4]
 800d588:	f000 f82e 	bl	800d5e8 <SDMMC_GetCmdResp1>
 800d58c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800d58e:	69fb      	ldr	r3, [r7, #28]
}
 800d590:	4618      	mov	r0, r3
 800d592:	3720      	adds	r7, #32
 800d594:	46bd      	mov	sp, r7
 800d596:	bd80      	pop	{r7, pc}

0800d598 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800d598:	b490      	push	{r4, r7}
 800d59a:	b082      	sub	sp, #8
 800d59c:	af00      	add	r7, sp, #0
 800d59e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d5a0:	4b0f      	ldr	r3, [pc, #60]	; (800d5e0 <SDMMC_GetCmdError+0x48>)
 800d5a2:	681b      	ldr	r3, [r3, #0]
 800d5a4:	4a0f      	ldr	r2, [pc, #60]	; (800d5e4 <SDMMC_GetCmdError+0x4c>)
 800d5a6:	fba2 2303 	umull	r2, r3, r2, r3
 800d5aa:	0a5b      	lsrs	r3, r3, #9
 800d5ac:	f241 3288 	movw	r2, #5000	; 0x1388
 800d5b0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800d5b4:	4623      	mov	r3, r4
 800d5b6:	1e5c      	subs	r4, r3, #1
 800d5b8:	2b00      	cmp	r3, #0
 800d5ba:	d102      	bne.n	800d5c2 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d5bc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d5c0:	e009      	b.n	800d5d6 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d5c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d5ca:	2b00      	cmp	r3, #0
 800d5cc:	d0f2      	beq.n	800d5b4 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800d5ce:	687b      	ldr	r3, [r7, #4]
 800d5d0:	22c5      	movs	r2, #197	; 0xc5
 800d5d2:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 800d5d4:	2300      	movs	r3, #0
}
 800d5d6:	4618      	mov	r0, r3
 800d5d8:	3708      	adds	r7, #8
 800d5da:	46bd      	mov	sp, r7
 800d5dc:	bc90      	pop	{r4, r7}
 800d5de:	4770      	bx	lr
 800d5e0:	20000148 	.word	0x20000148
 800d5e4:	10624dd3 	.word	0x10624dd3

0800d5e8 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800d5e8:	b590      	push	{r4, r7, lr}
 800d5ea:	b087      	sub	sp, #28
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	60f8      	str	r0, [r7, #12]
 800d5f0:	460b      	mov	r3, r1
 800d5f2:	607a      	str	r2, [r7, #4]
 800d5f4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800d5f6:	4b6f      	ldr	r3, [pc, #444]	; (800d7b4 <SDMMC_GetCmdResp1+0x1cc>)
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	4a6f      	ldr	r2, [pc, #444]	; (800d7b8 <SDMMC_GetCmdResp1+0x1d0>)
 800d5fc:	fba2 2303 	umull	r2, r3, r2, r3
 800d600:	0a5b      	lsrs	r3, r3, #9
 800d602:	687a      	ldr	r2, [r7, #4]
 800d604:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800d608:	4623      	mov	r3, r4
 800d60a:	1e5c      	subs	r4, r3, #1
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d102      	bne.n	800d616 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d610:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d614:	e0c9      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 800d616:	68fb      	ldr	r3, [r7, #12]
 800d618:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d61a:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d61c:	697b      	ldr	r3, [r7, #20]
 800d61e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800d622:	2b00      	cmp	r3, #0
 800d624:	d0f0      	beq.n	800d608 <SDMMC_GetCmdResp1+0x20>
 800d626:	697b      	ldr	r3, [r7, #20]
 800d628:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d62c:	2b00      	cmp	r3, #0
 800d62e:	d1eb      	bne.n	800d608 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d634:	f003 0304 	and.w	r3, r3, #4
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d004      	beq.n	800d646 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800d63c:	68fb      	ldr	r3, [r7, #12]
 800d63e:	2204      	movs	r2, #4
 800d640:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d642:	2304      	movs	r3, #4
 800d644:	e0b1      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800d646:	68fb      	ldr	r3, [r7, #12]
 800d648:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d64a:	f003 0301 	and.w	r3, r3, #1
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d004      	beq.n	800d65c <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800d652:	68fb      	ldr	r3, [r7, #12]
 800d654:	2201      	movs	r2, #1
 800d656:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d658:	2301      	movs	r3, #1
 800d65a:	e0a6      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800d65c:	68fb      	ldr	r3, [r7, #12]
 800d65e:	22c5      	movs	r2, #197	; 0xc5
 800d660:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800d662:	68f8      	ldr	r0, [r7, #12]
 800d664:	f7ff fd18 	bl	800d098 <SDIO_GetCommandResponse>
 800d668:	4603      	mov	r3, r0
 800d66a:	461a      	mov	r2, r3
 800d66c:	7afb      	ldrb	r3, [r7, #11]
 800d66e:	4293      	cmp	r3, r2
 800d670:	d001      	beq.n	800d676 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d672:	2301      	movs	r3, #1
 800d674:	e099      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800d676:	2100      	movs	r1, #0
 800d678:	68f8      	ldr	r0, [r7, #12]
 800d67a:	f7ff fd1a 	bl	800d0b2 <SDIO_GetResponse>
 800d67e:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800d680:	693a      	ldr	r2, [r7, #16]
 800d682:	4b4e      	ldr	r3, [pc, #312]	; (800d7bc <SDMMC_GetCmdResp1+0x1d4>)
 800d684:	4013      	ands	r3, r2
 800d686:	2b00      	cmp	r3, #0
 800d688:	d101      	bne.n	800d68e <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 800d68a:	2300      	movs	r3, #0
 800d68c:	e08d      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800d68e:	693b      	ldr	r3, [r7, #16]
 800d690:	2b00      	cmp	r3, #0
 800d692:	da02      	bge.n	800d69a <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800d694:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800d698:	e087      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800d69a:	693b      	ldr	r3, [r7, #16]
 800d69c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d001      	beq.n	800d6a8 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800d6a4:	2340      	movs	r3, #64	; 0x40
 800d6a6:	e080      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800d6a8:	693b      	ldr	r3, [r7, #16]
 800d6aa:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d001      	beq.n	800d6b6 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800d6b2:	2380      	movs	r3, #128	; 0x80
 800d6b4:	e079      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800d6b6:	693b      	ldr	r3, [r7, #16]
 800d6b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800d6bc:	2b00      	cmp	r3, #0
 800d6be:	d002      	beq.n	800d6c6 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800d6c0:	f44f 7380 	mov.w	r3, #256	; 0x100
 800d6c4:	e071      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800d6c6:	693b      	ldr	r3, [r7, #16]
 800d6c8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800d6cc:	2b00      	cmp	r3, #0
 800d6ce:	d002      	beq.n	800d6d6 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800d6d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d6d4:	e069      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800d6d6:	693b      	ldr	r3, [r7, #16]
 800d6d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d002      	beq.n	800d6e6 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800d6e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d6e4:	e061      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800d6e6:	693b      	ldr	r3, [r7, #16]
 800d6e8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800d6ec:	2b00      	cmp	r3, #0
 800d6ee:	d002      	beq.n	800d6f6 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800d6f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800d6f4:	e059      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800d6f6:	693b      	ldr	r3, [r7, #16]
 800d6f8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d002      	beq.n	800d706 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d700:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d704:	e051      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800d706:	693b      	ldr	r3, [r7, #16]
 800d708:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d002      	beq.n	800d716 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d710:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d714:	e049      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800d716:	693b      	ldr	r3, [r7, #16]
 800d718:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	d002      	beq.n	800d726 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800d720:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800d724:	e041      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800d726:	693b      	ldr	r3, [r7, #16]
 800d728:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d002      	beq.n	800d736 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 800d730:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800d734:	e039      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800d736:	693b      	ldr	r3, [r7, #16]
 800d738:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800d73c:	2b00      	cmp	r3, #0
 800d73e:	d002      	beq.n	800d746 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800d740:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800d744:	e031      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800d746:	693b      	ldr	r3, [r7, #16]
 800d748:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	d002      	beq.n	800d756 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800d750:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800d754:	e029      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800d756:	693b      	ldr	r3, [r7, #16]
 800d758:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800d75c:	2b00      	cmp	r3, #0
 800d75e:	d002      	beq.n	800d766 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800d760:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800d764:	e021      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800d766:	693b      	ldr	r3, [r7, #16]
 800d768:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d002      	beq.n	800d776 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800d770:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800d774:	e019      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800d776:	693b      	ldr	r3, [r7, #16]
 800d778:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d77c:	2b00      	cmp	r3, #0
 800d77e:	d002      	beq.n	800d786 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800d780:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800d784:	e011      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800d786:	693b      	ldr	r3, [r7, #16]
 800d788:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d002      	beq.n	800d796 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800d790:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800d794:	e009      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800d796:	693b      	ldr	r3, [r7, #16]
 800d798:	f003 0308 	and.w	r3, r3, #8
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d002      	beq.n	800d7a6 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800d7a0:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800d7a4:	e001      	b.n	800d7aa <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800d7a6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800d7aa:	4618      	mov	r0, r3
 800d7ac:	371c      	adds	r7, #28
 800d7ae:	46bd      	mov	sp, r7
 800d7b0:	bd90      	pop	{r4, r7, pc}
 800d7b2:	bf00      	nop
 800d7b4:	20000148 	.word	0x20000148
 800d7b8:	10624dd3 	.word	0x10624dd3
 800d7bc:	fdffe008 	.word	0xfdffe008

0800d7c0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800d7c0:	b490      	push	{r4, r7}
 800d7c2:	b084      	sub	sp, #16
 800d7c4:	af00      	add	r7, sp, #0
 800d7c6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d7c8:	4b1e      	ldr	r3, [pc, #120]	; (800d844 <SDMMC_GetCmdResp2+0x84>)
 800d7ca:	681b      	ldr	r3, [r3, #0]
 800d7cc:	4a1e      	ldr	r2, [pc, #120]	; (800d848 <SDMMC_GetCmdResp2+0x88>)
 800d7ce:	fba2 2303 	umull	r2, r3, r2, r3
 800d7d2:	0a5b      	lsrs	r3, r3, #9
 800d7d4:	f241 3288 	movw	r2, #5000	; 0x1388
 800d7d8:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800d7dc:	4623      	mov	r3, r4
 800d7de:	1e5c      	subs	r4, r3, #1
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	d102      	bne.n	800d7ea <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d7e4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d7e8:	e026      	b.n	800d838 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d7ee:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d7f0:	68fb      	ldr	r3, [r7, #12]
 800d7f2:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d0f0      	beq.n	800d7dc <SDMMC_GetCmdResp2+0x1c>
 800d7fa:	68fb      	ldr	r3, [r7, #12]
 800d7fc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d800:	2b00      	cmp	r3, #0
 800d802:	d1eb      	bne.n	800d7dc <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800d804:	687b      	ldr	r3, [r7, #4]
 800d806:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d808:	f003 0304 	and.w	r3, r3, #4
 800d80c:	2b00      	cmp	r3, #0
 800d80e:	d004      	beq.n	800d81a <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800d810:	687b      	ldr	r3, [r7, #4]
 800d812:	2204      	movs	r2, #4
 800d814:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d816:	2304      	movs	r3, #4
 800d818:	e00e      	b.n	800d838 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d81e:	f003 0301 	and.w	r3, r3, #1
 800d822:	2b00      	cmp	r3, #0
 800d824:	d004      	beq.n	800d830 <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	2201      	movs	r2, #1
 800d82a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d82c:	2301      	movs	r3, #1
 800d82e:	e003      	b.n	800d838 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	22c5      	movs	r2, #197	; 0xc5
 800d834:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 800d836:	2300      	movs	r3, #0
}
 800d838:	4618      	mov	r0, r3
 800d83a:	3710      	adds	r7, #16
 800d83c:	46bd      	mov	sp, r7
 800d83e:	bc90      	pop	{r4, r7}
 800d840:	4770      	bx	lr
 800d842:	bf00      	nop
 800d844:	20000148 	.word	0x20000148
 800d848:	10624dd3 	.word	0x10624dd3

0800d84c <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800d84c:	b490      	push	{r4, r7}
 800d84e:	b084      	sub	sp, #16
 800d850:	af00      	add	r7, sp, #0
 800d852:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d854:	4b18      	ldr	r3, [pc, #96]	; (800d8b8 <SDMMC_GetCmdResp3+0x6c>)
 800d856:	681b      	ldr	r3, [r3, #0]
 800d858:	4a18      	ldr	r2, [pc, #96]	; (800d8bc <SDMMC_GetCmdResp3+0x70>)
 800d85a:	fba2 2303 	umull	r2, r3, r2, r3
 800d85e:	0a5b      	lsrs	r3, r3, #9
 800d860:	f241 3288 	movw	r2, #5000	; 0x1388
 800d864:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800d868:	4623      	mov	r3, r4
 800d86a:	1e5c      	subs	r4, r3, #1
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d102      	bne.n	800d876 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d870:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d874:	e01b      	b.n	800d8ae <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 800d876:	687b      	ldr	r3, [r7, #4]
 800d878:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d87a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d87c:	68fb      	ldr	r3, [r7, #12]
 800d87e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800d882:	2b00      	cmp	r3, #0
 800d884:	d0f0      	beq.n	800d868 <SDMMC_GetCmdResp3+0x1c>
 800d886:	68fb      	ldr	r3, [r7, #12]
 800d888:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d1eb      	bne.n	800d868 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800d890:	687b      	ldr	r3, [r7, #4]
 800d892:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d894:	f003 0304 	and.w	r3, r3, #4
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d004      	beq.n	800d8a6 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	2204      	movs	r2, #4
 800d8a0:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d8a2:	2304      	movs	r3, #4
 800d8a4:	e003      	b.n	800d8ae <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	22c5      	movs	r2, #197	; 0xc5
 800d8aa:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800d8ac:	2300      	movs	r3, #0
}
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	3710      	adds	r7, #16
 800d8b2:	46bd      	mov	sp, r7
 800d8b4:	bc90      	pop	{r4, r7}
 800d8b6:	4770      	bx	lr
 800d8b8:	20000148 	.word	0x20000148
 800d8bc:	10624dd3 	.word	0x10624dd3

0800d8c0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800d8c0:	b590      	push	{r4, r7, lr}
 800d8c2:	b087      	sub	sp, #28
 800d8c4:	af00      	add	r7, sp, #0
 800d8c6:	60f8      	str	r0, [r7, #12]
 800d8c8:	460b      	mov	r3, r1
 800d8ca:	607a      	str	r2, [r7, #4]
 800d8cc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d8ce:	4b34      	ldr	r3, [pc, #208]	; (800d9a0 <SDMMC_GetCmdResp6+0xe0>)
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	4a34      	ldr	r2, [pc, #208]	; (800d9a4 <SDMMC_GetCmdResp6+0xe4>)
 800d8d4:	fba2 2303 	umull	r2, r3, r2, r3
 800d8d8:	0a5b      	lsrs	r3, r3, #9
 800d8da:	f241 3288 	movw	r2, #5000	; 0x1388
 800d8de:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800d8e2:	4623      	mov	r3, r4
 800d8e4:	1e5c      	subs	r4, r3, #1
 800d8e6:	2b00      	cmp	r3, #0
 800d8e8:	d102      	bne.n	800d8f0 <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d8ea:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d8ee:	e052      	b.n	800d996 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 800d8f0:	68fb      	ldr	r3, [r7, #12]
 800d8f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d8f4:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d8f6:	697b      	ldr	r3, [r7, #20]
 800d8f8:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800d8fc:	2b00      	cmp	r3, #0
 800d8fe:	d0f0      	beq.n	800d8e2 <SDMMC_GetCmdResp6+0x22>
 800d900:	697b      	ldr	r3, [r7, #20]
 800d902:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d906:	2b00      	cmp	r3, #0
 800d908:	d1eb      	bne.n	800d8e2 <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800d90a:	68fb      	ldr	r3, [r7, #12]
 800d90c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d90e:	f003 0304 	and.w	r3, r3, #4
 800d912:	2b00      	cmp	r3, #0
 800d914:	d004      	beq.n	800d920 <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800d916:	68fb      	ldr	r3, [r7, #12]
 800d918:	2204      	movs	r2, #4
 800d91a:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d91c:	2304      	movs	r3, #4
 800d91e:	e03a      	b.n	800d996 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d924:	f003 0301 	and.w	r3, r3, #1
 800d928:	2b00      	cmp	r3, #0
 800d92a:	d004      	beq.n	800d936 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800d92c:	68fb      	ldr	r3, [r7, #12]
 800d92e:	2201      	movs	r2, #1
 800d930:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d932:	2301      	movs	r3, #1
 800d934:	e02f      	b.n	800d996 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800d936:	68f8      	ldr	r0, [r7, #12]
 800d938:	f7ff fbae 	bl	800d098 <SDIO_GetCommandResponse>
 800d93c:	4603      	mov	r3, r0
 800d93e:	461a      	mov	r2, r3
 800d940:	7afb      	ldrb	r3, [r7, #11]
 800d942:	4293      	cmp	r3, r2
 800d944:	d001      	beq.n	800d94a <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800d946:	2301      	movs	r3, #1
 800d948:	e025      	b.n	800d996 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	22c5      	movs	r2, #197	; 0xc5
 800d94e:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800d950:	2100      	movs	r1, #0
 800d952:	68f8      	ldr	r0, [r7, #12]
 800d954:	f7ff fbad 	bl	800d0b2 <SDIO_GetResponse>
 800d958:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800d95a:	693b      	ldr	r3, [r7, #16]
 800d95c:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800d960:	2b00      	cmp	r3, #0
 800d962:	d106      	bne.n	800d972 <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800d964:	693b      	ldr	r3, [r7, #16]
 800d966:	0c1b      	lsrs	r3, r3, #16
 800d968:	b29a      	uxth	r2, r3
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800d96e:	2300      	movs	r3, #0
 800d970:	e011      	b.n	800d996 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800d972:	693b      	ldr	r3, [r7, #16]
 800d974:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d002      	beq.n	800d982 <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800d97c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800d980:	e009      	b.n	800d996 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800d982:	693b      	ldr	r3, [r7, #16]
 800d984:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d002      	beq.n	800d992 <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800d98c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800d990:	e001      	b.n	800d996 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800d992:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800d996:	4618      	mov	r0, r3
 800d998:	371c      	adds	r7, #28
 800d99a:	46bd      	mov	sp, r7
 800d99c:	bd90      	pop	{r4, r7, pc}
 800d99e:	bf00      	nop
 800d9a0:	20000148 	.word	0x20000148
 800d9a4:	10624dd3 	.word	0x10624dd3

0800d9a8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800d9a8:	b490      	push	{r4, r7}
 800d9aa:	b084      	sub	sp, #16
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800d9b0:	4b21      	ldr	r3, [pc, #132]	; (800da38 <SDMMC_GetCmdResp7+0x90>)
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	4a21      	ldr	r2, [pc, #132]	; (800da3c <SDMMC_GetCmdResp7+0x94>)
 800d9b6:	fba2 2303 	umull	r2, r3, r2, r3
 800d9ba:	0a5b      	lsrs	r3, r3, #9
 800d9bc:	f241 3288 	movw	r2, #5000	; 0x1388
 800d9c0:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 800d9c4:	4623      	mov	r3, r4
 800d9c6:	1e5c      	subs	r4, r3, #1
 800d9c8:	2b00      	cmp	r3, #0
 800d9ca:	d102      	bne.n	800d9d2 <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 800d9cc:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800d9d0:	e02c      	b.n	800da2c <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d9d6:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d9d8:	68fb      	ldr	r3, [r7, #12]
 800d9da:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800d9de:	2b00      	cmp	r3, #0
 800d9e0:	d0f0      	beq.n	800d9c4 <SDMMC_GetCmdResp7+0x1c>
 800d9e2:	68fb      	ldr	r3, [r7, #12]
 800d9e4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d1eb      	bne.n	800d9c4 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d9f0:	f003 0304 	and.w	r3, r3, #4
 800d9f4:	2b00      	cmp	r3, #0
 800d9f6:	d004      	beq.n	800da02 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	2204      	movs	r2, #4
 800d9fc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800d9fe:	2304      	movs	r3, #4
 800da00:	e014      	b.n	800da2c <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800da06:	f003 0301 	and.w	r3, r3, #1
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d004      	beq.n	800da18 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	2201      	movs	r2, #1
 800da12:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800da14:	2301      	movs	r3, #1
 800da16:	e009      	b.n	800da2c <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800da18:	687b      	ldr	r3, [r7, #4]
 800da1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800da1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da20:	2b00      	cmp	r3, #0
 800da22:	d002      	beq.n	800da2a <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	2240      	movs	r2, #64	; 0x40
 800da28:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800da2a:	2300      	movs	r3, #0
  
}
 800da2c:	4618      	mov	r0, r3
 800da2e:	3710      	adds	r7, #16
 800da30:	46bd      	mov	sp, r7
 800da32:	bc90      	pop	{r4, r7}
 800da34:	4770      	bx	lr
 800da36:	bf00      	nop
 800da38:	20000148 	.word	0x20000148
 800da3c:	10624dd3 	.word	0x10624dd3

0800da40 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800da40:	b580      	push	{r7, lr}
 800da42:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800da44:	4904      	ldr	r1, [pc, #16]	; (800da58 <MX_FATFS_Init+0x18>)
 800da46:	4805      	ldr	r0, [pc, #20]	; (800da5c <MX_FATFS_Init+0x1c>)
 800da48:	f003 fb68 	bl	801111c <FATFS_LinkDriver>
 800da4c:	4603      	mov	r3, r0
 800da4e:	461a      	mov	r2, r3
 800da50:	4b03      	ldr	r3, [pc, #12]	; (800da60 <MX_FATFS_Init+0x20>)
 800da52:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800da54:	bf00      	nop
 800da56:	bd80      	pop	{r7, pc}
 800da58:	20014eac 	.word	0x20014eac
 800da5c:	080178bc 	.word	0x080178bc
 800da60:	20014ea8 	.word	0x20014ea8

0800da64 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800da64:	b480      	push	{r7}
 800da66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800da68:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800da6a:	4618      	mov	r0, r3
 800da6c:	46bd      	mov	sp, r7
 800da6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da72:	4770      	bx	lr

0800da74 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800da74:	b580      	push	{r7, lr}
 800da76:	b082      	sub	sp, #8
 800da78:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800da7a:	2300      	movs	r3, #0
 800da7c:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800da7e:	f000 f896 	bl	800dbae <BSP_SD_IsDetected>
 800da82:	4603      	mov	r3, r0
 800da84:	2b01      	cmp	r3, #1
 800da86:	d001      	beq.n	800da8c <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800da88:	2301      	movs	r3, #1
 800da8a:	e012      	b.n	800dab2 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800da8c:	480b      	ldr	r0, [pc, #44]	; (800dabc <BSP_SD_Init+0x48>)
 800da8e:	f7fd fa21 	bl	800aed4 <HAL_SD_Init>
 800da92:	4603      	mov	r3, r0
 800da94:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800da96:	79fb      	ldrb	r3, [r7, #7]
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d109      	bne.n	800dab0 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800da9c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800daa0:	4806      	ldr	r0, [pc, #24]	; (800dabc <BSP_SD_Init+0x48>)
 800daa2:	f7fd ffe1 	bl	800ba68 <HAL_SD_ConfigWideBusOperation>
 800daa6:	4603      	mov	r3, r0
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d001      	beq.n	800dab0 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800daac:	2301      	movs	r3, #1
 800daae:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800dab0:	79fb      	ldrb	r3, [r7, #7]
}
 800dab2:	4618      	mov	r0, r3
 800dab4:	3708      	adds	r7, #8
 800dab6:	46bd      	mov	sp, r7
 800dab8:	bd80      	pop	{r7, pc}
 800daba:	bf00      	nop
 800dabc:	20014d70 	.word	0x20014d70

0800dac0 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800dac0:	b580      	push	{r7, lr}
 800dac2:	b086      	sub	sp, #24
 800dac4:	af00      	add	r7, sp, #0
 800dac6:	60f8      	str	r0, [r7, #12]
 800dac8:	60b9      	str	r1, [r7, #8]
 800daca:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800dacc:	2300      	movs	r3, #0
 800dace:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	68ba      	ldr	r2, [r7, #8]
 800dad4:	68f9      	ldr	r1, [r7, #12]
 800dad6:	4806      	ldr	r0, [pc, #24]	; (800daf0 <BSP_SD_ReadBlocks_DMA+0x30>)
 800dad8:	f7fd fa8c 	bl	800aff4 <HAL_SD_ReadBlocks_DMA>
 800dadc:	4603      	mov	r3, r0
 800dade:	2b00      	cmp	r3, #0
 800dae0:	d001      	beq.n	800dae6 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800dae2:	2301      	movs	r3, #1
 800dae4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800dae6:	7dfb      	ldrb	r3, [r7, #23]
}
 800dae8:	4618      	mov	r0, r3
 800daea:	3718      	adds	r7, #24
 800daec:	46bd      	mov	sp, r7
 800daee:	bd80      	pop	{r7, pc}
 800daf0:	20014d70 	.word	0x20014d70

0800daf4 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800daf4:	b580      	push	{r7, lr}
 800daf6:	b086      	sub	sp, #24
 800daf8:	af00      	add	r7, sp, #0
 800dafa:	60f8      	str	r0, [r7, #12]
 800dafc:	60b9      	str	r1, [r7, #8]
 800dafe:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800db00:	2300      	movs	r3, #0
 800db02:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	68ba      	ldr	r2, [r7, #8]
 800db08:	68f9      	ldr	r1, [r7, #12]
 800db0a:	4806      	ldr	r0, [pc, #24]	; (800db24 <BSP_SD_WriteBlocks_DMA+0x30>)
 800db0c:	f7fd fb5c 	bl	800b1c8 <HAL_SD_WriteBlocks_DMA>
 800db10:	4603      	mov	r3, r0
 800db12:	2b00      	cmp	r3, #0
 800db14:	d001      	beq.n	800db1a <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800db16:	2301      	movs	r3, #1
 800db18:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800db1a:	7dfb      	ldrb	r3, [r7, #23]
}
 800db1c:	4618      	mov	r0, r3
 800db1e:	3718      	adds	r7, #24
 800db20:	46bd      	mov	sp, r7
 800db22:	bd80      	pop	{r7, pc}
 800db24:	20014d70 	.word	0x20014d70

0800db28 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800db28:	b580      	push	{r7, lr}
 800db2a:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800db2c:	4805      	ldr	r0, [pc, #20]	; (800db44 <BSP_SD_GetCardState+0x1c>)
 800db2e:	f7fe f817 	bl	800bb60 <HAL_SD_GetCardState>
 800db32:	4603      	mov	r3, r0
 800db34:	2b04      	cmp	r3, #4
 800db36:	bf14      	ite	ne
 800db38:	2301      	movne	r3, #1
 800db3a:	2300      	moveq	r3, #0
 800db3c:	b2db      	uxtb	r3, r3
}
 800db3e:	4618      	mov	r0, r3
 800db40:	bd80      	pop	{r7, pc}
 800db42:	bf00      	nop
 800db44:	20014d70 	.word	0x20014d70

0800db48 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800db48:	b580      	push	{r7, lr}
 800db4a:	b082      	sub	sp, #8
 800db4c:	af00      	add	r7, sp, #0
 800db4e:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800db50:	6879      	ldr	r1, [r7, #4]
 800db52:	4803      	ldr	r0, [pc, #12]	; (800db60 <BSP_SD_GetCardInfo+0x18>)
 800db54:	f7fd ff5c 	bl	800ba10 <HAL_SD_GetCardInfo>
}
 800db58:	bf00      	nop
 800db5a:	3708      	adds	r7, #8
 800db5c:	46bd      	mov	sp, r7
 800db5e:	bd80      	pop	{r7, pc}
 800db60:	20014d70 	.word	0x20014d70

0800db64 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 800db64:	b580      	push	{r7, lr}
 800db66:	b082      	sub	sp, #8
 800db68:	af00      	add	r7, sp, #0
 800db6a:	6078      	str	r0, [r7, #4]
  BSP_SD_AbortCallback();
 800db6c:	f000 f818 	bl	800dba0 <BSP_SD_AbortCallback>
}
 800db70:	bf00      	nop
 800db72:	3708      	adds	r7, #8
 800db74:	46bd      	mov	sp, r7
 800db76:	bd80      	pop	{r7, pc}

0800db78 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800db78:	b580      	push	{r7, lr}
 800db7a:	b082      	sub	sp, #8
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
  BSP_SD_WriteCpltCallback();
 800db80:	f000 f9aa 	bl	800ded8 <BSP_SD_WriteCpltCallback>
}
 800db84:	bf00      	nop
 800db86:	3708      	adds	r7, #8
 800db88:	46bd      	mov	sp, r7
 800db8a:	bd80      	pop	{r7, pc}

0800db8c <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800db8c:	b580      	push	{r7, lr}
 800db8e:	b082      	sub	sp, #8
 800db90:	af00      	add	r7, sp, #0
 800db92:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800db94:	f000 f9ac 	bl	800def0 <BSP_SD_ReadCpltCallback>
}
 800db98:	bf00      	nop
 800db9a:	3708      	adds	r7, #8
 800db9c:	46bd      	mov	sp, r7
 800db9e:	bd80      	pop	{r7, pc}

0800dba0 <BSP_SD_AbortCallback>:
  * @brief BSP SD Abort callback
  * @retval None
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{
 800dba0:	b480      	push	{r7}
 800dba2:	af00      	add	r7, sp, #0

}
 800dba4:	bf00      	nop
 800dba6:	46bd      	mov	sp, r7
 800dba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbac:	4770      	bx	lr

0800dbae <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800dbae:	b580      	push	{r7, lr}
 800dbb0:	b082      	sub	sp, #8
 800dbb2:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800dbb4:	2301      	movs	r3, #1
 800dbb6:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800dbb8:	f000 f80c 	bl	800dbd4 <BSP_PlatformIsDetected>
 800dbbc:	4603      	mov	r3, r0
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d101      	bne.n	800dbc6 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800dbc2:	2300      	movs	r3, #0
 800dbc4:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800dbc6:	79fb      	ldrb	r3, [r7, #7]
 800dbc8:	b2db      	uxtb	r3, r3
}
 800dbca:	4618      	mov	r0, r3
 800dbcc:	3708      	adds	r7, #8
 800dbce:	46bd      	mov	sp, r7
 800dbd0:	bd80      	pop	{r7, pc}
	...

0800dbd4 <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800dbd4:	b580      	push	{r7, lr}
 800dbd6:	b082      	sub	sp, #8
 800dbd8:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800dbda:	2301      	movs	r3, #1
 800dbdc:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800dbde:	2101      	movs	r1, #1
 800dbe0:	4807      	ldr	r0, [pc, #28]	; (800dc00 <BSP_PlatformIsDetected+0x2c>)
 800dbe2:	f7fb fc3f 	bl	8009464 <HAL_GPIO_ReadPin>
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d001      	beq.n	800dbf0 <BSP_PlatformIsDetected+0x1c>
    {
        status = SD_NOT_PRESENT;
 800dbec:	2300      	movs	r3, #0
 800dbee:	71fb      	strb	r3, [r7, #7]
//    if (status == SD_NOT_PRESENT){
//    	status = SD_PRESENT;
//    } else {
//    	status = SD_NOT_PRESENT;
//    }
   	status = SD_PRESENT;
 800dbf0:	2301      	movs	r3, #1
 800dbf2:	71fb      	strb	r3, [r7, #7]

    /* USER CODE END 1 */
    return status;
 800dbf4:	79fb      	ldrb	r3, [r7, #7]
}
 800dbf6:	4618      	mov	r0, r3
 800dbf8:	3708      	adds	r7, #8
 800dbfa:	46bd      	mov	sp, r7
 800dbfc:	bd80      	pop	{r7, pc}
 800dbfe:	bf00      	nop
 800dc00:	40020c00 	.word	0x40020c00

0800dc04 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800dc04:	b580      	push	{r7, lr}
 800dc06:	b084      	sub	sp, #16
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800dc0c:	f7fa f906 	bl	8007e1c <HAL_GetTick>
 800dc10:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800dc12:	e006      	b.n	800dc22 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800dc14:	f7ff ff88 	bl	800db28 <BSP_SD_GetCardState>
 800dc18:	4603      	mov	r3, r0
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d101      	bne.n	800dc22 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800dc1e:	2300      	movs	r3, #0
 800dc20:	e009      	b.n	800dc36 <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800dc22:	f7fa f8fb 	bl	8007e1c <HAL_GetTick>
 800dc26:	4602      	mov	r2, r0
 800dc28:	68fb      	ldr	r3, [r7, #12]
 800dc2a:	1ad3      	subs	r3, r2, r3
 800dc2c:	687a      	ldr	r2, [r7, #4]
 800dc2e:	429a      	cmp	r2, r3
 800dc30:	d8f0      	bhi.n	800dc14 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800dc32:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800dc36:	4618      	mov	r0, r3
 800dc38:	3710      	adds	r7, #16
 800dc3a:	46bd      	mov	sp, r7
 800dc3c:	bd80      	pop	{r7, pc}
	...

0800dc40 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b082      	sub	sp, #8
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	4603      	mov	r3, r0
 800dc48:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800dc4a:	4b0b      	ldr	r3, [pc, #44]	; (800dc78 <SD_CheckStatus+0x38>)
 800dc4c:	2201      	movs	r2, #1
 800dc4e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800dc50:	f7ff ff6a 	bl	800db28 <BSP_SD_GetCardState>
 800dc54:	4603      	mov	r3, r0
 800dc56:	2b00      	cmp	r3, #0
 800dc58:	d107      	bne.n	800dc6a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800dc5a:	4b07      	ldr	r3, [pc, #28]	; (800dc78 <SD_CheckStatus+0x38>)
 800dc5c:	781b      	ldrb	r3, [r3, #0]
 800dc5e:	b2db      	uxtb	r3, r3
 800dc60:	f023 0301 	bic.w	r3, r3, #1
 800dc64:	b2da      	uxtb	r2, r3
 800dc66:	4b04      	ldr	r3, [pc, #16]	; (800dc78 <SD_CheckStatus+0x38>)
 800dc68:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800dc6a:	4b03      	ldr	r3, [pc, #12]	; (800dc78 <SD_CheckStatus+0x38>)
 800dc6c:	781b      	ldrb	r3, [r3, #0]
 800dc6e:	b2db      	uxtb	r3, r3
}
 800dc70:	4618      	mov	r0, r3
 800dc72:	3708      	adds	r7, #8
 800dc74:	46bd      	mov	sp, r7
 800dc76:	bd80      	pop	{r7, pc}
 800dc78:	20000155 	.word	0x20000155

0800dc7c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800dc7c:	b580      	push	{r7, lr}
 800dc7e:	b082      	sub	sp, #8
 800dc80:	af00      	add	r7, sp, #0
 800dc82:	4603      	mov	r3, r0
 800dc84:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800dc86:	f7ff fef5 	bl	800da74 <BSP_SD_Init>
 800dc8a:	4603      	mov	r3, r0
 800dc8c:	2b00      	cmp	r3, #0
 800dc8e:	d107      	bne.n	800dca0 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800dc90:	79fb      	ldrb	r3, [r7, #7]
 800dc92:	4618      	mov	r0, r3
 800dc94:	f7ff ffd4 	bl	800dc40 <SD_CheckStatus>
 800dc98:	4603      	mov	r3, r0
 800dc9a:	461a      	mov	r2, r3
 800dc9c:	4b04      	ldr	r3, [pc, #16]	; (800dcb0 <SD_initialize+0x34>)
 800dc9e:	701a      	strb	r2, [r3, #0]

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800dca0:	4b03      	ldr	r3, [pc, #12]	; (800dcb0 <SD_initialize+0x34>)
 800dca2:	781b      	ldrb	r3, [r3, #0]
 800dca4:	b2db      	uxtb	r3, r3
}
 800dca6:	4618      	mov	r0, r3
 800dca8:	3708      	adds	r7, #8
 800dcaa:	46bd      	mov	sp, r7
 800dcac:	bd80      	pop	{r7, pc}
 800dcae:	bf00      	nop
 800dcb0:	20000155 	.word	0x20000155

0800dcb4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800dcb4:	b580      	push	{r7, lr}
 800dcb6:	b082      	sub	sp, #8
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	4603      	mov	r3, r0
 800dcbc:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800dcbe:	79fb      	ldrb	r3, [r7, #7]
 800dcc0:	4618      	mov	r0, r3
 800dcc2:	f7ff ffbd 	bl	800dc40 <SD_CheckStatus>
 800dcc6:	4603      	mov	r3, r0
}
 800dcc8:	4618      	mov	r0, r3
 800dcca:	3708      	adds	r7, #8
 800dccc:	46bd      	mov	sp, r7
 800dcce:	bd80      	pop	{r7, pc}

0800dcd0 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800dcd0:	b580      	push	{r7, lr}
 800dcd2:	b086      	sub	sp, #24
 800dcd4:	af00      	add	r7, sp, #0
 800dcd6:	60b9      	str	r1, [r7, #8]
 800dcd8:	607a      	str	r2, [r7, #4]
 800dcda:	603b      	str	r3, [r7, #0]
 800dcdc:	4603      	mov	r3, r0
 800dcde:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800dce0:	2301      	movs	r3, #1
 800dce2:	75fb      	strb	r3, [r7, #23]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800dce4:	f247 5030 	movw	r0, #30000	; 0x7530
 800dce8:	f7ff ff8c 	bl	800dc04 <SD_CheckStatusWithTimeout>
 800dcec:	4603      	mov	r3, r0
 800dcee:	2b00      	cmp	r3, #0
 800dcf0:	da01      	bge.n	800dcf6 <SD_read+0x26>
  {
    return res;
 800dcf2:	7dfb      	ldrb	r3, [r7, #23]
 800dcf4:	e03b      	b.n	800dd6e <SD_read+0x9e>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800dcf6:	683a      	ldr	r2, [r7, #0]
 800dcf8:	6879      	ldr	r1, [r7, #4]
 800dcfa:	68b8      	ldr	r0, [r7, #8]
 800dcfc:	f7ff fee0 	bl	800dac0 <BSP_SD_ReadBlocks_DMA>
 800dd00:	4603      	mov	r3, r0
 800dd02:	2b00      	cmp	r3, #0
 800dd04:	d132      	bne.n	800dd6c <SD_read+0x9c>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800dd06:	4b1c      	ldr	r3, [pc, #112]	; (800dd78 <SD_read+0xa8>)
 800dd08:	2200      	movs	r2, #0
 800dd0a:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800dd0c:	f7fa f886 	bl	8007e1c <HAL_GetTick>
 800dd10:	6138      	str	r0, [r7, #16]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800dd12:	bf00      	nop
 800dd14:	4b18      	ldr	r3, [pc, #96]	; (800dd78 <SD_read+0xa8>)
 800dd16:	681b      	ldr	r3, [r3, #0]
 800dd18:	2b00      	cmp	r3, #0
 800dd1a:	d108      	bne.n	800dd2e <SD_read+0x5e>
 800dd1c:	f7fa f87e 	bl	8007e1c <HAL_GetTick>
 800dd20:	4602      	mov	r2, r0
 800dd22:	693b      	ldr	r3, [r7, #16]
 800dd24:	1ad3      	subs	r3, r2, r3
 800dd26:	f247 522f 	movw	r2, #29999	; 0x752f
 800dd2a:	4293      	cmp	r3, r2
 800dd2c:	d9f2      	bls.n	800dd14 <SD_read+0x44>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800dd2e:	4b12      	ldr	r3, [pc, #72]	; (800dd78 <SD_read+0xa8>)
 800dd30:	681b      	ldr	r3, [r3, #0]
 800dd32:	2b00      	cmp	r3, #0
 800dd34:	d102      	bne.n	800dd3c <SD_read+0x6c>
      {
        res = RES_ERROR;
 800dd36:	2301      	movs	r3, #1
 800dd38:	75fb      	strb	r3, [r7, #23]
 800dd3a:	e017      	b.n	800dd6c <SD_read+0x9c>
      }
      else
      {
        ReadStatus = 0;
 800dd3c:	4b0e      	ldr	r3, [pc, #56]	; (800dd78 <SD_read+0xa8>)
 800dd3e:	2200      	movs	r2, #0
 800dd40:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800dd42:	f7fa f86b 	bl	8007e1c <HAL_GetTick>
 800dd46:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800dd48:	e007      	b.n	800dd5a <SD_read+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800dd4a:	f7ff feed 	bl	800db28 <BSP_SD_GetCardState>
 800dd4e:	4603      	mov	r3, r0
 800dd50:	2b00      	cmp	r3, #0
 800dd52:	d102      	bne.n	800dd5a <SD_read+0x8a>
          {
            res = RES_OK;
 800dd54:	2300      	movs	r3, #0
 800dd56:	75fb      	strb	r3, [r7, #23]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800dd58:	e008      	b.n	800dd6c <SD_read+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800dd5a:	f7fa f85f 	bl	8007e1c <HAL_GetTick>
 800dd5e:	4602      	mov	r2, r0
 800dd60:	693b      	ldr	r3, [r7, #16]
 800dd62:	1ad3      	subs	r3, r2, r3
 800dd64:	f247 522f 	movw	r2, #29999	; 0x752f
 800dd68:	4293      	cmp	r3, r2
 800dd6a:	d9ee      	bls.n	800dd4a <SD_read+0x7a>
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif

  return res;
 800dd6c:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd6e:	4618      	mov	r0, r3
 800dd70:	3718      	adds	r7, #24
 800dd72:	46bd      	mov	sp, r7
 800dd74:	bd80      	pop	{r7, pc}
 800dd76:	bf00      	nop
 800dd78:	20000824 	.word	0x20000824

0800dd7c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800dd7c:	b580      	push	{r7, lr}
 800dd7e:	b086      	sub	sp, #24
 800dd80:	af00      	add	r7, sp, #0
 800dd82:	60b9      	str	r1, [r7, #8]
 800dd84:	607a      	str	r2, [r7, #4]
 800dd86:	603b      	str	r3, [r7, #0]
 800dd88:	4603      	mov	r3, r0
 800dd8a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800dd8c:	2301      	movs	r3, #1
 800dd8e:	75fb      	strb	r3, [r7, #23]
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800dd90:	4b24      	ldr	r3, [pc, #144]	; (800de24 <SD_write+0xa8>)
 800dd92:	2200      	movs	r2, #0
 800dd94:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800dd96:	f247 5030 	movw	r0, #30000	; 0x7530
 800dd9a:	f7ff ff33 	bl	800dc04 <SD_CheckStatusWithTimeout>
 800dd9e:	4603      	mov	r3, r0
 800dda0:	2b00      	cmp	r3, #0
 800dda2:	da01      	bge.n	800dda8 <SD_write+0x2c>
  {
    return res;
 800dda4:	7dfb      	ldrb	r3, [r7, #23]
 800dda6:	e038      	b.n	800de1a <SD_write+0x9e>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800dda8:	683a      	ldr	r2, [r7, #0]
 800ddaa:	6879      	ldr	r1, [r7, #4]
 800ddac:	68b8      	ldr	r0, [r7, #8]
 800ddae:	f7ff fea1 	bl	800daf4 <BSP_SD_WriteBlocks_DMA>
 800ddb2:	4603      	mov	r3, r0
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d12f      	bne.n	800de18 <SD_write+0x9c>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800ddb8:	f7fa f830 	bl	8007e1c <HAL_GetTick>
 800ddbc:	6138      	str	r0, [r7, #16]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800ddbe:	bf00      	nop
 800ddc0:	4b18      	ldr	r3, [pc, #96]	; (800de24 <SD_write+0xa8>)
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d108      	bne.n	800ddda <SD_write+0x5e>
 800ddc8:	f7fa f828 	bl	8007e1c <HAL_GetTick>
 800ddcc:	4602      	mov	r2, r0
 800ddce:	693b      	ldr	r3, [r7, #16]
 800ddd0:	1ad3      	subs	r3, r2, r3
 800ddd2:	f247 522f 	movw	r2, #29999	; 0x752f
 800ddd6:	4293      	cmp	r3, r2
 800ddd8:	d9f2      	bls.n	800ddc0 <SD_write+0x44>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800ddda:	4b12      	ldr	r3, [pc, #72]	; (800de24 <SD_write+0xa8>)
 800dddc:	681b      	ldr	r3, [r3, #0]
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d102      	bne.n	800dde8 <SD_write+0x6c>
      {
        res = RES_ERROR;
 800dde2:	2301      	movs	r3, #1
 800dde4:	75fb      	strb	r3, [r7, #23]
 800dde6:	e017      	b.n	800de18 <SD_write+0x9c>
      }
      else
      {
        WriteStatus = 0;
 800dde8:	4b0e      	ldr	r3, [pc, #56]	; (800de24 <SD_write+0xa8>)
 800ddea:	2200      	movs	r2, #0
 800ddec:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800ddee:	f7fa f815 	bl	8007e1c <HAL_GetTick>
 800ddf2:	6138      	str	r0, [r7, #16]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ddf4:	e007      	b.n	800de06 <SD_write+0x8a>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ddf6:	f7ff fe97 	bl	800db28 <BSP_SD_GetCardState>
 800ddfa:	4603      	mov	r3, r0
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d102      	bne.n	800de06 <SD_write+0x8a>
          {
            res = RES_OK;
 800de00:	2300      	movs	r3, #0
 800de02:	75fb      	strb	r3, [r7, #23]
            break;
 800de04:	e008      	b.n	800de18 <SD_write+0x9c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800de06:	f7fa f809 	bl	8007e1c <HAL_GetTick>
 800de0a:	4602      	mov	r2, r0
 800de0c:	693b      	ldr	r3, [r7, #16]
 800de0e:	1ad3      	subs	r3, r2, r3
 800de10:	f247 522f 	movw	r2, #29999	; 0x752f
 800de14:	4293      	cmp	r3, r2
 800de16:	d9ee      	bls.n	800ddf6 <SD_write+0x7a>
      }
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
 800de18:	7dfb      	ldrb	r3, [r7, #23]
}
 800de1a:	4618      	mov	r0, r3
 800de1c:	3718      	adds	r7, #24
 800de1e:	46bd      	mov	sp, r7
 800de20:	bd80      	pop	{r7, pc}
 800de22:	bf00      	nop
 800de24:	20000820 	.word	0x20000820

0800de28 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800de28:	b580      	push	{r7, lr}
 800de2a:	b08c      	sub	sp, #48	; 0x30
 800de2c:	af00      	add	r7, sp, #0
 800de2e:	4603      	mov	r3, r0
 800de30:	603a      	str	r2, [r7, #0]
 800de32:	71fb      	strb	r3, [r7, #7]
 800de34:	460b      	mov	r3, r1
 800de36:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800de38:	2301      	movs	r3, #1
 800de3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800de3e:	4b25      	ldr	r3, [pc, #148]	; (800ded4 <SD_ioctl+0xac>)
 800de40:	781b      	ldrb	r3, [r3, #0]
 800de42:	b2db      	uxtb	r3, r3
 800de44:	f003 0301 	and.w	r3, r3, #1
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d001      	beq.n	800de50 <SD_ioctl+0x28>
 800de4c:	2303      	movs	r3, #3
 800de4e:	e03c      	b.n	800deca <SD_ioctl+0xa2>

  switch (cmd)
 800de50:	79bb      	ldrb	r3, [r7, #6]
 800de52:	2b03      	cmp	r3, #3
 800de54:	d834      	bhi.n	800dec0 <SD_ioctl+0x98>
 800de56:	a201      	add	r2, pc, #4	; (adr r2, 800de5c <SD_ioctl+0x34>)
 800de58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de5c:	0800de6d 	.word	0x0800de6d
 800de60:	0800de75 	.word	0x0800de75
 800de64:	0800de8d 	.word	0x0800de8d
 800de68:	0800dea7 	.word	0x0800dea7
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800de6c:	2300      	movs	r3, #0
 800de6e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800de72:	e028      	b.n	800dec6 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800de74:	f107 030c 	add.w	r3, r7, #12
 800de78:	4618      	mov	r0, r3
 800de7a:	f7ff fe65 	bl	800db48 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800de7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800de80:	683b      	ldr	r3, [r7, #0]
 800de82:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800de84:	2300      	movs	r3, #0
 800de86:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800de8a:	e01c      	b.n	800dec6 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800de8c:	f107 030c 	add.w	r3, r7, #12
 800de90:	4618      	mov	r0, r3
 800de92:	f7ff fe59 	bl	800db48 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800de96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de98:	b29a      	uxth	r2, r3
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800de9e:	2300      	movs	r3, #0
 800dea0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800dea4:	e00f      	b.n	800dec6 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800dea6:	f107 030c 	add.w	r3, r7, #12
 800deaa:	4618      	mov	r0, r3
 800deac:	f7ff fe4c 	bl	800db48 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800deb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800deb2:	0a5a      	lsrs	r2, r3, #9
 800deb4:	683b      	ldr	r3, [r7, #0]
 800deb6:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800deb8:	2300      	movs	r3, #0
 800deba:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800debe:	e002      	b.n	800dec6 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800dec0:	2304      	movs	r3, #4
 800dec2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800dec6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800deca:	4618      	mov	r0, r3
 800decc:	3730      	adds	r7, #48	; 0x30
 800dece:	46bd      	mov	sp, r7
 800ded0:	bd80      	pop	{r7, pc}
 800ded2:	bf00      	nop
 800ded4:	20000155 	.word	0x20000155

0800ded8 <BSP_SD_WriteCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{
 800ded8:	b480      	push	{r7}
 800deda:	af00      	add	r7, sp, #0

  WriteStatus = 1;
 800dedc:	4b03      	ldr	r3, [pc, #12]	; (800deec <BSP_SD_WriteCpltCallback+0x14>)
 800dede:	2201      	movs	r2, #1
 800dee0:	601a      	str	r2, [r3, #0]
}
 800dee2:	bf00      	nop
 800dee4:	46bd      	mov	sp, r7
 800dee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deea:	4770      	bx	lr
 800deec:	20000820 	.word	0x20000820

0800def0 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800def0:	b480      	push	{r7}
 800def2:	af00      	add	r7, sp, #0
  ReadStatus = 1;
 800def4:	4b03      	ldr	r3, [pc, #12]	; (800df04 <BSP_SD_ReadCpltCallback+0x14>)
 800def6:	2201      	movs	r2, #1
 800def8:	601a      	str	r2, [r3, #0]
}
 800defa:	bf00      	nop
 800defc:	46bd      	mov	sp, r7
 800defe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df02:	4770      	bx	lr
 800df04:	20000824 	.word	0x20000824

0800df08 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800df08:	b580      	push	{r7, lr}
 800df0a:	b084      	sub	sp, #16
 800df0c:	af00      	add	r7, sp, #0
 800df0e:	4603      	mov	r3, r0
 800df10:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800df12:	79fb      	ldrb	r3, [r7, #7]
 800df14:	4a08      	ldr	r2, [pc, #32]	; (800df38 <disk_status+0x30>)
 800df16:	009b      	lsls	r3, r3, #2
 800df18:	4413      	add	r3, r2
 800df1a:	685b      	ldr	r3, [r3, #4]
 800df1c:	685b      	ldr	r3, [r3, #4]
 800df1e:	79fa      	ldrb	r2, [r7, #7]
 800df20:	4905      	ldr	r1, [pc, #20]	; (800df38 <disk_status+0x30>)
 800df22:	440a      	add	r2, r1
 800df24:	7a12      	ldrb	r2, [r2, #8]
 800df26:	4610      	mov	r0, r2
 800df28:	4798      	blx	r3
 800df2a:	4603      	mov	r3, r0
 800df2c:	73fb      	strb	r3, [r7, #15]
  return stat;
 800df2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800df30:	4618      	mov	r0, r3
 800df32:	3710      	adds	r7, #16
 800df34:	46bd      	mov	sp, r7
 800df36:	bd80      	pop	{r7, pc}
 800df38:	20000850 	.word	0x20000850

0800df3c <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800df3c:	b580      	push	{r7, lr}
 800df3e:	b084      	sub	sp, #16
 800df40:	af00      	add	r7, sp, #0
 800df42:	4603      	mov	r3, r0
 800df44:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800df46:	2300      	movs	r3, #0
 800df48:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800df4a:	79fb      	ldrb	r3, [r7, #7]
 800df4c:	4a0d      	ldr	r2, [pc, #52]	; (800df84 <disk_initialize+0x48>)
 800df4e:	5cd3      	ldrb	r3, [r2, r3]
 800df50:	2b00      	cmp	r3, #0
 800df52:	d111      	bne.n	800df78 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800df54:	79fb      	ldrb	r3, [r7, #7]
 800df56:	4a0b      	ldr	r2, [pc, #44]	; (800df84 <disk_initialize+0x48>)
 800df58:	2101      	movs	r1, #1
 800df5a:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800df5c:	79fb      	ldrb	r3, [r7, #7]
 800df5e:	4a09      	ldr	r2, [pc, #36]	; (800df84 <disk_initialize+0x48>)
 800df60:	009b      	lsls	r3, r3, #2
 800df62:	4413      	add	r3, r2
 800df64:	685b      	ldr	r3, [r3, #4]
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	79fa      	ldrb	r2, [r7, #7]
 800df6a:	4906      	ldr	r1, [pc, #24]	; (800df84 <disk_initialize+0x48>)
 800df6c:	440a      	add	r2, r1
 800df6e:	7a12      	ldrb	r2, [r2, #8]
 800df70:	4610      	mov	r0, r2
 800df72:	4798      	blx	r3
 800df74:	4603      	mov	r3, r0
 800df76:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800df78:	7bfb      	ldrb	r3, [r7, #15]
}
 800df7a:	4618      	mov	r0, r3
 800df7c:	3710      	adds	r7, #16
 800df7e:	46bd      	mov	sp, r7
 800df80:	bd80      	pop	{r7, pc}
 800df82:	bf00      	nop
 800df84:	20000850 	.word	0x20000850

0800df88 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800df88:	b590      	push	{r4, r7, lr}
 800df8a:	b087      	sub	sp, #28
 800df8c:	af00      	add	r7, sp, #0
 800df8e:	60b9      	str	r1, [r7, #8]
 800df90:	607a      	str	r2, [r7, #4]
 800df92:	603b      	str	r3, [r7, #0]
 800df94:	4603      	mov	r3, r0
 800df96:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800df98:	7bfb      	ldrb	r3, [r7, #15]
 800df9a:	4a0a      	ldr	r2, [pc, #40]	; (800dfc4 <disk_read+0x3c>)
 800df9c:	009b      	lsls	r3, r3, #2
 800df9e:	4413      	add	r3, r2
 800dfa0:	685b      	ldr	r3, [r3, #4]
 800dfa2:	689c      	ldr	r4, [r3, #8]
 800dfa4:	7bfb      	ldrb	r3, [r7, #15]
 800dfa6:	4a07      	ldr	r2, [pc, #28]	; (800dfc4 <disk_read+0x3c>)
 800dfa8:	4413      	add	r3, r2
 800dfaa:	7a18      	ldrb	r0, [r3, #8]
 800dfac:	683b      	ldr	r3, [r7, #0]
 800dfae:	687a      	ldr	r2, [r7, #4]
 800dfb0:	68b9      	ldr	r1, [r7, #8]
 800dfb2:	47a0      	blx	r4
 800dfb4:	4603      	mov	r3, r0
 800dfb6:	75fb      	strb	r3, [r7, #23]
  return res;
 800dfb8:	7dfb      	ldrb	r3, [r7, #23]
}
 800dfba:	4618      	mov	r0, r3
 800dfbc:	371c      	adds	r7, #28
 800dfbe:	46bd      	mov	sp, r7
 800dfc0:	bd90      	pop	{r4, r7, pc}
 800dfc2:	bf00      	nop
 800dfc4:	20000850 	.word	0x20000850

0800dfc8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800dfc8:	b590      	push	{r4, r7, lr}
 800dfca:	b087      	sub	sp, #28
 800dfcc:	af00      	add	r7, sp, #0
 800dfce:	60b9      	str	r1, [r7, #8]
 800dfd0:	607a      	str	r2, [r7, #4]
 800dfd2:	603b      	str	r3, [r7, #0]
 800dfd4:	4603      	mov	r3, r0
 800dfd6:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800dfd8:	7bfb      	ldrb	r3, [r7, #15]
 800dfda:	4a0a      	ldr	r2, [pc, #40]	; (800e004 <disk_write+0x3c>)
 800dfdc:	009b      	lsls	r3, r3, #2
 800dfde:	4413      	add	r3, r2
 800dfe0:	685b      	ldr	r3, [r3, #4]
 800dfe2:	68dc      	ldr	r4, [r3, #12]
 800dfe4:	7bfb      	ldrb	r3, [r7, #15]
 800dfe6:	4a07      	ldr	r2, [pc, #28]	; (800e004 <disk_write+0x3c>)
 800dfe8:	4413      	add	r3, r2
 800dfea:	7a18      	ldrb	r0, [r3, #8]
 800dfec:	683b      	ldr	r3, [r7, #0]
 800dfee:	687a      	ldr	r2, [r7, #4]
 800dff0:	68b9      	ldr	r1, [r7, #8]
 800dff2:	47a0      	blx	r4
 800dff4:	4603      	mov	r3, r0
 800dff6:	75fb      	strb	r3, [r7, #23]
  return res;
 800dff8:	7dfb      	ldrb	r3, [r7, #23]
}
 800dffa:	4618      	mov	r0, r3
 800dffc:	371c      	adds	r7, #28
 800dffe:	46bd      	mov	sp, r7
 800e000:	bd90      	pop	{r4, r7, pc}
 800e002:	bf00      	nop
 800e004:	20000850 	.word	0x20000850

0800e008 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800e008:	b580      	push	{r7, lr}
 800e00a:	b084      	sub	sp, #16
 800e00c:	af00      	add	r7, sp, #0
 800e00e:	4603      	mov	r3, r0
 800e010:	603a      	str	r2, [r7, #0]
 800e012:	71fb      	strb	r3, [r7, #7]
 800e014:	460b      	mov	r3, r1
 800e016:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e018:	79fb      	ldrb	r3, [r7, #7]
 800e01a:	4a09      	ldr	r2, [pc, #36]	; (800e040 <disk_ioctl+0x38>)
 800e01c:	009b      	lsls	r3, r3, #2
 800e01e:	4413      	add	r3, r2
 800e020:	685b      	ldr	r3, [r3, #4]
 800e022:	691b      	ldr	r3, [r3, #16]
 800e024:	79fa      	ldrb	r2, [r7, #7]
 800e026:	4906      	ldr	r1, [pc, #24]	; (800e040 <disk_ioctl+0x38>)
 800e028:	440a      	add	r2, r1
 800e02a:	7a10      	ldrb	r0, [r2, #8]
 800e02c:	79b9      	ldrb	r1, [r7, #6]
 800e02e:	683a      	ldr	r2, [r7, #0]
 800e030:	4798      	blx	r3
 800e032:	4603      	mov	r3, r0
 800e034:	73fb      	strb	r3, [r7, #15]
  return res;
 800e036:	7bfb      	ldrb	r3, [r7, #15]
}
 800e038:	4618      	mov	r0, r3
 800e03a:	3710      	adds	r7, #16
 800e03c:	46bd      	mov	sp, r7
 800e03e:	bd80      	pop	{r7, pc}
 800e040:	20000850 	.word	0x20000850

0800e044 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800e044:	b480      	push	{r7}
 800e046:	b085      	sub	sp, #20
 800e048:	af00      	add	r7, sp, #0
 800e04a:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	3301      	adds	r3, #1
 800e050:	781b      	ldrb	r3, [r3, #0]
 800e052:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800e054:	89fb      	ldrh	r3, [r7, #14]
 800e056:	021b      	lsls	r3, r3, #8
 800e058:	b21a      	sxth	r2, r3
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	781b      	ldrb	r3, [r3, #0]
 800e05e:	b21b      	sxth	r3, r3
 800e060:	4313      	orrs	r3, r2
 800e062:	b21b      	sxth	r3, r3
 800e064:	81fb      	strh	r3, [r7, #14]
	return rv;
 800e066:	89fb      	ldrh	r3, [r7, #14]
}
 800e068:	4618      	mov	r0, r3
 800e06a:	3714      	adds	r7, #20
 800e06c:	46bd      	mov	sp, r7
 800e06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e072:	4770      	bx	lr

0800e074 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800e074:	b480      	push	{r7}
 800e076:	b085      	sub	sp, #20
 800e078:	af00      	add	r7, sp, #0
 800e07a:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800e07c:	687b      	ldr	r3, [r7, #4]
 800e07e:	3303      	adds	r3, #3
 800e080:	781b      	ldrb	r3, [r3, #0]
 800e082:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	021b      	lsls	r3, r3, #8
 800e088:	687a      	ldr	r2, [r7, #4]
 800e08a:	3202      	adds	r2, #2
 800e08c:	7812      	ldrb	r2, [r2, #0]
 800e08e:	4313      	orrs	r3, r2
 800e090:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	021b      	lsls	r3, r3, #8
 800e096:	687a      	ldr	r2, [r7, #4]
 800e098:	3201      	adds	r2, #1
 800e09a:	7812      	ldrb	r2, [r2, #0]
 800e09c:	4313      	orrs	r3, r2
 800e09e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800e0a0:	68fb      	ldr	r3, [r7, #12]
 800e0a2:	021b      	lsls	r3, r3, #8
 800e0a4:	687a      	ldr	r2, [r7, #4]
 800e0a6:	7812      	ldrb	r2, [r2, #0]
 800e0a8:	4313      	orrs	r3, r2
 800e0aa:	60fb      	str	r3, [r7, #12]
	return rv;
 800e0ac:	68fb      	ldr	r3, [r7, #12]
}
 800e0ae:	4618      	mov	r0, r3
 800e0b0:	3714      	adds	r7, #20
 800e0b2:	46bd      	mov	sp, r7
 800e0b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b8:	4770      	bx	lr

0800e0ba <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800e0ba:	b480      	push	{r7}
 800e0bc:	b083      	sub	sp, #12
 800e0be:	af00      	add	r7, sp, #0
 800e0c0:	6078      	str	r0, [r7, #4]
 800e0c2:	460b      	mov	r3, r1
 800e0c4:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	1c5a      	adds	r2, r3, #1
 800e0ca:	607a      	str	r2, [r7, #4]
 800e0cc:	887a      	ldrh	r2, [r7, #2]
 800e0ce:	b2d2      	uxtb	r2, r2
 800e0d0:	701a      	strb	r2, [r3, #0]
 800e0d2:	887b      	ldrh	r3, [r7, #2]
 800e0d4:	0a1b      	lsrs	r3, r3, #8
 800e0d6:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	1c5a      	adds	r2, r3, #1
 800e0dc:	607a      	str	r2, [r7, #4]
 800e0de:	887a      	ldrh	r2, [r7, #2]
 800e0e0:	b2d2      	uxtb	r2, r2
 800e0e2:	701a      	strb	r2, [r3, #0]
}
 800e0e4:	bf00      	nop
 800e0e6:	370c      	adds	r7, #12
 800e0e8:	46bd      	mov	sp, r7
 800e0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ee:	4770      	bx	lr

0800e0f0 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800e0f0:	b480      	push	{r7}
 800e0f2:	b083      	sub	sp, #12
 800e0f4:	af00      	add	r7, sp, #0
 800e0f6:	6078      	str	r0, [r7, #4]
 800e0f8:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e0fa:	687b      	ldr	r3, [r7, #4]
 800e0fc:	1c5a      	adds	r2, r3, #1
 800e0fe:	607a      	str	r2, [r7, #4]
 800e100:	683a      	ldr	r2, [r7, #0]
 800e102:	b2d2      	uxtb	r2, r2
 800e104:	701a      	strb	r2, [r3, #0]
 800e106:	683b      	ldr	r3, [r7, #0]
 800e108:	0a1b      	lsrs	r3, r3, #8
 800e10a:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	1c5a      	adds	r2, r3, #1
 800e110:	607a      	str	r2, [r7, #4]
 800e112:	683a      	ldr	r2, [r7, #0]
 800e114:	b2d2      	uxtb	r2, r2
 800e116:	701a      	strb	r2, [r3, #0]
 800e118:	683b      	ldr	r3, [r7, #0]
 800e11a:	0a1b      	lsrs	r3, r3, #8
 800e11c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	1c5a      	adds	r2, r3, #1
 800e122:	607a      	str	r2, [r7, #4]
 800e124:	683a      	ldr	r2, [r7, #0]
 800e126:	b2d2      	uxtb	r2, r2
 800e128:	701a      	strb	r2, [r3, #0]
 800e12a:	683b      	ldr	r3, [r7, #0]
 800e12c:	0a1b      	lsrs	r3, r3, #8
 800e12e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800e130:	687b      	ldr	r3, [r7, #4]
 800e132:	1c5a      	adds	r2, r3, #1
 800e134:	607a      	str	r2, [r7, #4]
 800e136:	683a      	ldr	r2, [r7, #0]
 800e138:	b2d2      	uxtb	r2, r2
 800e13a:	701a      	strb	r2, [r3, #0]
}
 800e13c:	bf00      	nop
 800e13e:	370c      	adds	r7, #12
 800e140:	46bd      	mov	sp, r7
 800e142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e146:	4770      	bx	lr

0800e148 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800e148:	b480      	push	{r7}
 800e14a:	b087      	sub	sp, #28
 800e14c:	af00      	add	r7, sp, #0
 800e14e:	60f8      	str	r0, [r7, #12]
 800e150:	60b9      	str	r1, [r7, #8]
 800e152:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800e158:	68bb      	ldr	r3, [r7, #8]
 800e15a:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d00d      	beq.n	800e17e <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800e162:	693a      	ldr	r2, [r7, #16]
 800e164:	1c53      	adds	r3, r2, #1
 800e166:	613b      	str	r3, [r7, #16]
 800e168:	697b      	ldr	r3, [r7, #20]
 800e16a:	1c59      	adds	r1, r3, #1
 800e16c:	6179      	str	r1, [r7, #20]
 800e16e:	7812      	ldrb	r2, [r2, #0]
 800e170:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800e172:	687b      	ldr	r3, [r7, #4]
 800e174:	3b01      	subs	r3, #1
 800e176:	607b      	str	r3, [r7, #4]
 800e178:	687b      	ldr	r3, [r7, #4]
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	d1f1      	bne.n	800e162 <mem_cpy+0x1a>
	}
}
 800e17e:	bf00      	nop
 800e180:	371c      	adds	r7, #28
 800e182:	46bd      	mov	sp, r7
 800e184:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e188:	4770      	bx	lr

0800e18a <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800e18a:	b480      	push	{r7}
 800e18c:	b087      	sub	sp, #28
 800e18e:	af00      	add	r7, sp, #0
 800e190:	60f8      	str	r0, [r7, #12]
 800e192:	60b9      	str	r1, [r7, #8]
 800e194:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800e19a:	697b      	ldr	r3, [r7, #20]
 800e19c:	1c5a      	adds	r2, r3, #1
 800e19e:	617a      	str	r2, [r7, #20]
 800e1a0:	68ba      	ldr	r2, [r7, #8]
 800e1a2:	b2d2      	uxtb	r2, r2
 800e1a4:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	3b01      	subs	r3, #1
 800e1aa:	607b      	str	r3, [r7, #4]
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d1f3      	bne.n	800e19a <mem_set+0x10>
}
 800e1b2:	bf00      	nop
 800e1b4:	371c      	adds	r7, #28
 800e1b6:	46bd      	mov	sp, r7
 800e1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1bc:	4770      	bx	lr

0800e1be <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800e1be:	b480      	push	{r7}
 800e1c0:	b089      	sub	sp, #36	; 0x24
 800e1c2:	af00      	add	r7, sp, #0
 800e1c4:	60f8      	str	r0, [r7, #12]
 800e1c6:	60b9      	str	r1, [r7, #8]
 800e1c8:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	61fb      	str	r3, [r7, #28]
 800e1ce:	68bb      	ldr	r3, [r7, #8]
 800e1d0:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800e1d2:	2300      	movs	r3, #0
 800e1d4:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800e1d6:	69fb      	ldr	r3, [r7, #28]
 800e1d8:	1c5a      	adds	r2, r3, #1
 800e1da:	61fa      	str	r2, [r7, #28]
 800e1dc:	781b      	ldrb	r3, [r3, #0]
 800e1de:	4619      	mov	r1, r3
 800e1e0:	69bb      	ldr	r3, [r7, #24]
 800e1e2:	1c5a      	adds	r2, r3, #1
 800e1e4:	61ba      	str	r2, [r7, #24]
 800e1e6:	781b      	ldrb	r3, [r3, #0]
 800e1e8:	1acb      	subs	r3, r1, r3
 800e1ea:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	3b01      	subs	r3, #1
 800e1f0:	607b      	str	r3, [r7, #4]
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	2b00      	cmp	r3, #0
 800e1f6:	d002      	beq.n	800e1fe <mem_cmp+0x40>
 800e1f8:	697b      	ldr	r3, [r7, #20]
 800e1fa:	2b00      	cmp	r3, #0
 800e1fc:	d0eb      	beq.n	800e1d6 <mem_cmp+0x18>

	return r;
 800e1fe:	697b      	ldr	r3, [r7, #20]
}
 800e200:	4618      	mov	r0, r3
 800e202:	3724      	adds	r7, #36	; 0x24
 800e204:	46bd      	mov	sp, r7
 800e206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e20a:	4770      	bx	lr

0800e20c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800e20c:	b480      	push	{r7}
 800e20e:	b083      	sub	sp, #12
 800e210:	af00      	add	r7, sp, #0
 800e212:	6078      	str	r0, [r7, #4]
 800e214:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800e216:	e002      	b.n	800e21e <chk_chr+0x12>
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	3301      	adds	r3, #1
 800e21c:	607b      	str	r3, [r7, #4]
 800e21e:	687b      	ldr	r3, [r7, #4]
 800e220:	781b      	ldrb	r3, [r3, #0]
 800e222:	2b00      	cmp	r3, #0
 800e224:	d005      	beq.n	800e232 <chk_chr+0x26>
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	781b      	ldrb	r3, [r3, #0]
 800e22a:	461a      	mov	r2, r3
 800e22c:	683b      	ldr	r3, [r7, #0]
 800e22e:	4293      	cmp	r3, r2
 800e230:	d1f2      	bne.n	800e218 <chk_chr+0xc>
	return *str;
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	781b      	ldrb	r3, [r3, #0]
}
 800e236:	4618      	mov	r0, r3
 800e238:	370c      	adds	r7, #12
 800e23a:	46bd      	mov	sp, r7
 800e23c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e240:	4770      	bx	lr
	...

0800e244 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800e244:	b480      	push	{r7}
 800e246:	b085      	sub	sp, #20
 800e248:	af00      	add	r7, sp, #0
 800e24a:	6078      	str	r0, [r7, #4]
 800e24c:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e24e:	2300      	movs	r3, #0
 800e250:	60bb      	str	r3, [r7, #8]
 800e252:	68bb      	ldr	r3, [r7, #8]
 800e254:	60fb      	str	r3, [r7, #12]
 800e256:	e029      	b.n	800e2ac <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800e258:	4a27      	ldr	r2, [pc, #156]	; (800e2f8 <chk_lock+0xb4>)
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	011b      	lsls	r3, r3, #4
 800e25e:	4413      	add	r3, r2
 800e260:	681b      	ldr	r3, [r3, #0]
 800e262:	2b00      	cmp	r3, #0
 800e264:	d01d      	beq.n	800e2a2 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e266:	4a24      	ldr	r2, [pc, #144]	; (800e2f8 <chk_lock+0xb4>)
 800e268:	68fb      	ldr	r3, [r7, #12]
 800e26a:	011b      	lsls	r3, r3, #4
 800e26c:	4413      	add	r3, r2
 800e26e:	681a      	ldr	r2, [r3, #0]
 800e270:	687b      	ldr	r3, [r7, #4]
 800e272:	681b      	ldr	r3, [r3, #0]
 800e274:	429a      	cmp	r2, r3
 800e276:	d116      	bne.n	800e2a6 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800e278:	4a1f      	ldr	r2, [pc, #124]	; (800e2f8 <chk_lock+0xb4>)
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	011b      	lsls	r3, r3, #4
 800e27e:	4413      	add	r3, r2
 800e280:	3304      	adds	r3, #4
 800e282:	681a      	ldr	r2, [r3, #0]
 800e284:	687b      	ldr	r3, [r7, #4]
 800e286:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e288:	429a      	cmp	r2, r3
 800e28a:	d10c      	bne.n	800e2a6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800e28c:	4a1a      	ldr	r2, [pc, #104]	; (800e2f8 <chk_lock+0xb4>)
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	011b      	lsls	r3, r3, #4
 800e292:	4413      	add	r3, r2
 800e294:	3308      	adds	r3, #8
 800e296:	681a      	ldr	r2, [r3, #0]
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800e29c:	429a      	cmp	r2, r3
 800e29e:	d102      	bne.n	800e2a6 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800e2a0:	e007      	b.n	800e2b2 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800e2a2:	2301      	movs	r3, #1
 800e2a4:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e2a6:	68fb      	ldr	r3, [r7, #12]
 800e2a8:	3301      	adds	r3, #1
 800e2aa:	60fb      	str	r3, [r7, #12]
 800e2ac:	68fb      	ldr	r3, [r7, #12]
 800e2ae:	2b01      	cmp	r3, #1
 800e2b0:	d9d2      	bls.n	800e258 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	2b02      	cmp	r3, #2
 800e2b6:	d109      	bne.n	800e2cc <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800e2b8:	68bb      	ldr	r3, [r7, #8]
 800e2ba:	2b00      	cmp	r3, #0
 800e2bc:	d102      	bne.n	800e2c4 <chk_lock+0x80>
 800e2be:	683b      	ldr	r3, [r7, #0]
 800e2c0:	2b02      	cmp	r3, #2
 800e2c2:	d101      	bne.n	800e2c8 <chk_lock+0x84>
 800e2c4:	2300      	movs	r3, #0
 800e2c6:	e010      	b.n	800e2ea <chk_lock+0xa6>
 800e2c8:	2312      	movs	r3, #18
 800e2ca:	e00e      	b.n	800e2ea <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800e2cc:	683b      	ldr	r3, [r7, #0]
 800e2ce:	2b00      	cmp	r3, #0
 800e2d0:	d108      	bne.n	800e2e4 <chk_lock+0xa0>
 800e2d2:	4a09      	ldr	r2, [pc, #36]	; (800e2f8 <chk_lock+0xb4>)
 800e2d4:	68fb      	ldr	r3, [r7, #12]
 800e2d6:	011b      	lsls	r3, r3, #4
 800e2d8:	4413      	add	r3, r2
 800e2da:	330c      	adds	r3, #12
 800e2dc:	881b      	ldrh	r3, [r3, #0]
 800e2de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e2e2:	d101      	bne.n	800e2e8 <chk_lock+0xa4>
 800e2e4:	2310      	movs	r3, #16
 800e2e6:	e000      	b.n	800e2ea <chk_lock+0xa6>
 800e2e8:	2300      	movs	r3, #0
}
 800e2ea:	4618      	mov	r0, r3
 800e2ec:	3714      	adds	r7, #20
 800e2ee:	46bd      	mov	sp, r7
 800e2f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f4:	4770      	bx	lr
 800e2f6:	bf00      	nop
 800e2f8:	20000830 	.word	0x20000830

0800e2fc <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800e2fc:	b480      	push	{r7}
 800e2fe:	b083      	sub	sp, #12
 800e300:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800e302:	2300      	movs	r3, #0
 800e304:	607b      	str	r3, [r7, #4]
 800e306:	e002      	b.n	800e30e <enq_lock+0x12>
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	3301      	adds	r3, #1
 800e30c:	607b      	str	r3, [r7, #4]
 800e30e:	687b      	ldr	r3, [r7, #4]
 800e310:	2b01      	cmp	r3, #1
 800e312:	d806      	bhi.n	800e322 <enq_lock+0x26>
 800e314:	4a09      	ldr	r2, [pc, #36]	; (800e33c <enq_lock+0x40>)
 800e316:	687b      	ldr	r3, [r7, #4]
 800e318:	011b      	lsls	r3, r3, #4
 800e31a:	4413      	add	r3, r2
 800e31c:	681b      	ldr	r3, [r3, #0]
 800e31e:	2b00      	cmp	r3, #0
 800e320:	d1f2      	bne.n	800e308 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	2b02      	cmp	r3, #2
 800e326:	bf14      	ite	ne
 800e328:	2301      	movne	r3, #1
 800e32a:	2300      	moveq	r3, #0
 800e32c:	b2db      	uxtb	r3, r3
}
 800e32e:	4618      	mov	r0, r3
 800e330:	370c      	adds	r7, #12
 800e332:	46bd      	mov	sp, r7
 800e334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e338:	4770      	bx	lr
 800e33a:	bf00      	nop
 800e33c:	20000830 	.word	0x20000830

0800e340 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800e340:	b480      	push	{r7}
 800e342:	b085      	sub	sp, #20
 800e344:	af00      	add	r7, sp, #0
 800e346:	6078      	str	r0, [r7, #4]
 800e348:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800e34a:	2300      	movs	r3, #0
 800e34c:	60fb      	str	r3, [r7, #12]
 800e34e:	e01f      	b.n	800e390 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800e350:	4a41      	ldr	r2, [pc, #260]	; (800e458 <inc_lock+0x118>)
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	011b      	lsls	r3, r3, #4
 800e356:	4413      	add	r3, r2
 800e358:	681a      	ldr	r2, [r3, #0]
 800e35a:	687b      	ldr	r3, [r7, #4]
 800e35c:	681b      	ldr	r3, [r3, #0]
 800e35e:	429a      	cmp	r2, r3
 800e360:	d113      	bne.n	800e38a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800e362:	4a3d      	ldr	r2, [pc, #244]	; (800e458 <inc_lock+0x118>)
 800e364:	68fb      	ldr	r3, [r7, #12]
 800e366:	011b      	lsls	r3, r3, #4
 800e368:	4413      	add	r3, r2
 800e36a:	3304      	adds	r3, #4
 800e36c:	681a      	ldr	r2, [r3, #0]
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800e372:	429a      	cmp	r2, r3
 800e374:	d109      	bne.n	800e38a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800e376:	4a38      	ldr	r2, [pc, #224]	; (800e458 <inc_lock+0x118>)
 800e378:	68fb      	ldr	r3, [r7, #12]
 800e37a:	011b      	lsls	r3, r3, #4
 800e37c:	4413      	add	r3, r2
 800e37e:	3308      	adds	r3, #8
 800e380:	681a      	ldr	r2, [r3, #0]
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800e386:	429a      	cmp	r2, r3
 800e388:	d006      	beq.n	800e398 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800e38a:	68fb      	ldr	r3, [r7, #12]
 800e38c:	3301      	adds	r3, #1
 800e38e:	60fb      	str	r3, [r7, #12]
 800e390:	68fb      	ldr	r3, [r7, #12]
 800e392:	2b01      	cmp	r3, #1
 800e394:	d9dc      	bls.n	800e350 <inc_lock+0x10>
 800e396:	e000      	b.n	800e39a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800e398:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	2b02      	cmp	r3, #2
 800e39e:	d132      	bne.n	800e406 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800e3a0:	2300      	movs	r3, #0
 800e3a2:	60fb      	str	r3, [r7, #12]
 800e3a4:	e002      	b.n	800e3ac <inc_lock+0x6c>
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	3301      	adds	r3, #1
 800e3aa:	60fb      	str	r3, [r7, #12]
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	2b01      	cmp	r3, #1
 800e3b0:	d806      	bhi.n	800e3c0 <inc_lock+0x80>
 800e3b2:	4a29      	ldr	r2, [pc, #164]	; (800e458 <inc_lock+0x118>)
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	011b      	lsls	r3, r3, #4
 800e3b8:	4413      	add	r3, r2
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	2b00      	cmp	r3, #0
 800e3be:	d1f2      	bne.n	800e3a6 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	2b02      	cmp	r3, #2
 800e3c4:	d101      	bne.n	800e3ca <inc_lock+0x8a>
 800e3c6:	2300      	movs	r3, #0
 800e3c8:	e040      	b.n	800e44c <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800e3ca:	687b      	ldr	r3, [r7, #4]
 800e3cc:	681a      	ldr	r2, [r3, #0]
 800e3ce:	4922      	ldr	r1, [pc, #136]	; (800e458 <inc_lock+0x118>)
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	011b      	lsls	r3, r3, #4
 800e3d4:	440b      	add	r3, r1
 800e3d6:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	689a      	ldr	r2, [r3, #8]
 800e3dc:	491e      	ldr	r1, [pc, #120]	; (800e458 <inc_lock+0x118>)
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	011b      	lsls	r3, r3, #4
 800e3e2:	440b      	add	r3, r1
 800e3e4:	3304      	adds	r3, #4
 800e3e6:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800e3e8:	687b      	ldr	r3, [r7, #4]
 800e3ea:	695a      	ldr	r2, [r3, #20]
 800e3ec:	491a      	ldr	r1, [pc, #104]	; (800e458 <inc_lock+0x118>)
 800e3ee:	68fb      	ldr	r3, [r7, #12]
 800e3f0:	011b      	lsls	r3, r3, #4
 800e3f2:	440b      	add	r3, r1
 800e3f4:	3308      	adds	r3, #8
 800e3f6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800e3f8:	4a17      	ldr	r2, [pc, #92]	; (800e458 <inc_lock+0x118>)
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	011b      	lsls	r3, r3, #4
 800e3fe:	4413      	add	r3, r2
 800e400:	330c      	adds	r3, #12
 800e402:	2200      	movs	r2, #0
 800e404:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800e406:	683b      	ldr	r3, [r7, #0]
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d009      	beq.n	800e420 <inc_lock+0xe0>
 800e40c:	4a12      	ldr	r2, [pc, #72]	; (800e458 <inc_lock+0x118>)
 800e40e:	68fb      	ldr	r3, [r7, #12]
 800e410:	011b      	lsls	r3, r3, #4
 800e412:	4413      	add	r3, r2
 800e414:	330c      	adds	r3, #12
 800e416:	881b      	ldrh	r3, [r3, #0]
 800e418:	2b00      	cmp	r3, #0
 800e41a:	d001      	beq.n	800e420 <inc_lock+0xe0>
 800e41c:	2300      	movs	r3, #0
 800e41e:	e015      	b.n	800e44c <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800e420:	683b      	ldr	r3, [r7, #0]
 800e422:	2b00      	cmp	r3, #0
 800e424:	d108      	bne.n	800e438 <inc_lock+0xf8>
 800e426:	4a0c      	ldr	r2, [pc, #48]	; (800e458 <inc_lock+0x118>)
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	011b      	lsls	r3, r3, #4
 800e42c:	4413      	add	r3, r2
 800e42e:	330c      	adds	r3, #12
 800e430:	881b      	ldrh	r3, [r3, #0]
 800e432:	3301      	adds	r3, #1
 800e434:	b29a      	uxth	r2, r3
 800e436:	e001      	b.n	800e43c <inc_lock+0xfc>
 800e438:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e43c:	4906      	ldr	r1, [pc, #24]	; (800e458 <inc_lock+0x118>)
 800e43e:	68fb      	ldr	r3, [r7, #12]
 800e440:	011b      	lsls	r3, r3, #4
 800e442:	440b      	add	r3, r1
 800e444:	330c      	adds	r3, #12
 800e446:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800e448:	68fb      	ldr	r3, [r7, #12]
 800e44a:	3301      	adds	r3, #1
}
 800e44c:	4618      	mov	r0, r3
 800e44e:	3714      	adds	r7, #20
 800e450:	46bd      	mov	sp, r7
 800e452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e456:	4770      	bx	lr
 800e458:	20000830 	.word	0x20000830

0800e45c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800e45c:	b480      	push	{r7}
 800e45e:	b085      	sub	sp, #20
 800e460:	af00      	add	r7, sp, #0
 800e462:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800e464:	687b      	ldr	r3, [r7, #4]
 800e466:	3b01      	subs	r3, #1
 800e468:	607b      	str	r3, [r7, #4]
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	2b01      	cmp	r3, #1
 800e46e:	d825      	bhi.n	800e4bc <dec_lock+0x60>
		n = Files[i].ctr;
 800e470:	4a17      	ldr	r2, [pc, #92]	; (800e4d0 <dec_lock+0x74>)
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	011b      	lsls	r3, r3, #4
 800e476:	4413      	add	r3, r2
 800e478:	330c      	adds	r3, #12
 800e47a:	881b      	ldrh	r3, [r3, #0]
 800e47c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800e47e:	89fb      	ldrh	r3, [r7, #14]
 800e480:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e484:	d101      	bne.n	800e48a <dec_lock+0x2e>
 800e486:	2300      	movs	r3, #0
 800e488:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800e48a:	89fb      	ldrh	r3, [r7, #14]
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d002      	beq.n	800e496 <dec_lock+0x3a>
 800e490:	89fb      	ldrh	r3, [r7, #14]
 800e492:	3b01      	subs	r3, #1
 800e494:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800e496:	4a0e      	ldr	r2, [pc, #56]	; (800e4d0 <dec_lock+0x74>)
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	011b      	lsls	r3, r3, #4
 800e49c:	4413      	add	r3, r2
 800e49e:	330c      	adds	r3, #12
 800e4a0:	89fa      	ldrh	r2, [r7, #14]
 800e4a2:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800e4a4:	89fb      	ldrh	r3, [r7, #14]
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d105      	bne.n	800e4b6 <dec_lock+0x5a>
 800e4aa:	4a09      	ldr	r2, [pc, #36]	; (800e4d0 <dec_lock+0x74>)
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	011b      	lsls	r3, r3, #4
 800e4b0:	4413      	add	r3, r2
 800e4b2:	2200      	movs	r2, #0
 800e4b4:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800e4b6:	2300      	movs	r3, #0
 800e4b8:	737b      	strb	r3, [r7, #13]
 800e4ba:	e001      	b.n	800e4c0 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800e4bc:	2302      	movs	r3, #2
 800e4be:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800e4c0:	7b7b      	ldrb	r3, [r7, #13]
}
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	3714      	adds	r7, #20
 800e4c6:	46bd      	mov	sp, r7
 800e4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4cc:	4770      	bx	lr
 800e4ce:	bf00      	nop
 800e4d0:	20000830 	.word	0x20000830

0800e4d4 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800e4d4:	b480      	push	{r7}
 800e4d6:	b085      	sub	sp, #20
 800e4d8:	af00      	add	r7, sp, #0
 800e4da:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800e4dc:	2300      	movs	r3, #0
 800e4de:	60fb      	str	r3, [r7, #12]
 800e4e0:	e010      	b.n	800e504 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800e4e2:	4a0d      	ldr	r2, [pc, #52]	; (800e518 <clear_lock+0x44>)
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	011b      	lsls	r3, r3, #4
 800e4e8:	4413      	add	r3, r2
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	687a      	ldr	r2, [r7, #4]
 800e4ee:	429a      	cmp	r2, r3
 800e4f0:	d105      	bne.n	800e4fe <clear_lock+0x2a>
 800e4f2:	4a09      	ldr	r2, [pc, #36]	; (800e518 <clear_lock+0x44>)
 800e4f4:	68fb      	ldr	r3, [r7, #12]
 800e4f6:	011b      	lsls	r3, r3, #4
 800e4f8:	4413      	add	r3, r2
 800e4fa:	2200      	movs	r2, #0
 800e4fc:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	3301      	adds	r3, #1
 800e502:	60fb      	str	r3, [r7, #12]
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	2b01      	cmp	r3, #1
 800e508:	d9eb      	bls.n	800e4e2 <clear_lock+0xe>
	}
}
 800e50a:	bf00      	nop
 800e50c:	3714      	adds	r7, #20
 800e50e:	46bd      	mov	sp, r7
 800e510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e514:	4770      	bx	lr
 800e516:	bf00      	nop
 800e518:	20000830 	.word	0x20000830

0800e51c <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800e51c:	b580      	push	{r7, lr}
 800e51e:	b086      	sub	sp, #24
 800e520:	af00      	add	r7, sp, #0
 800e522:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800e524:	2300      	movs	r3, #0
 800e526:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	78db      	ldrb	r3, [r3, #3]
 800e52c:	2b00      	cmp	r3, #0
 800e52e:	d034      	beq.n	800e59a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e534:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e536:	687b      	ldr	r3, [r7, #4]
 800e538:	7858      	ldrb	r0, [r3, #1]
 800e53a:	687b      	ldr	r3, [r7, #4]
 800e53c:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e540:	2301      	movs	r3, #1
 800e542:	697a      	ldr	r2, [r7, #20]
 800e544:	f7ff fd40 	bl	800dfc8 <disk_write>
 800e548:	4603      	mov	r3, r0
 800e54a:	2b00      	cmp	r3, #0
 800e54c:	d002      	beq.n	800e554 <sync_window+0x38>
			res = FR_DISK_ERR;
 800e54e:	2301      	movs	r3, #1
 800e550:	73fb      	strb	r3, [r7, #15]
 800e552:	e022      	b.n	800e59a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	2200      	movs	r2, #0
 800e558:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800e55a:	687b      	ldr	r3, [r7, #4]
 800e55c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e55e:	697a      	ldr	r2, [r7, #20]
 800e560:	1ad2      	subs	r2, r2, r3
 800e562:	687b      	ldr	r3, [r7, #4]
 800e564:	69db      	ldr	r3, [r3, #28]
 800e566:	429a      	cmp	r2, r3
 800e568:	d217      	bcs.n	800e59a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	789b      	ldrb	r3, [r3, #2]
 800e56e:	613b      	str	r3, [r7, #16]
 800e570:	e010      	b.n	800e594 <sync_window+0x78>
					wsect += fs->fsize;
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	69db      	ldr	r3, [r3, #28]
 800e576:	697a      	ldr	r2, [r7, #20]
 800e578:	4413      	add	r3, r2
 800e57a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	7858      	ldrb	r0, [r3, #1]
 800e580:	687b      	ldr	r3, [r7, #4]
 800e582:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e586:	2301      	movs	r3, #1
 800e588:	697a      	ldr	r2, [r7, #20]
 800e58a:	f7ff fd1d 	bl	800dfc8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e58e:	693b      	ldr	r3, [r7, #16]
 800e590:	3b01      	subs	r3, #1
 800e592:	613b      	str	r3, [r7, #16]
 800e594:	693b      	ldr	r3, [r7, #16]
 800e596:	2b01      	cmp	r3, #1
 800e598:	d8eb      	bhi.n	800e572 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800e59a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e59c:	4618      	mov	r0, r3
 800e59e:	3718      	adds	r7, #24
 800e5a0:	46bd      	mov	sp, r7
 800e5a2:	bd80      	pop	{r7, pc}

0800e5a4 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800e5a4:	b580      	push	{r7, lr}
 800e5a6:	b084      	sub	sp, #16
 800e5a8:	af00      	add	r7, sp, #0
 800e5aa:	6078      	str	r0, [r7, #4]
 800e5ac:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800e5ae:	2300      	movs	r3, #0
 800e5b0:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800e5b2:	687b      	ldr	r3, [r7, #4]
 800e5b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e5b6:	683a      	ldr	r2, [r7, #0]
 800e5b8:	429a      	cmp	r2, r3
 800e5ba:	d01b      	beq.n	800e5f4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800e5bc:	6878      	ldr	r0, [r7, #4]
 800e5be:	f7ff ffad 	bl	800e51c <sync_window>
 800e5c2:	4603      	mov	r3, r0
 800e5c4:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800e5c6:	7bfb      	ldrb	r3, [r7, #15]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d113      	bne.n	800e5f4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	7858      	ldrb	r0, [r3, #1]
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e5d6:	2301      	movs	r3, #1
 800e5d8:	683a      	ldr	r2, [r7, #0]
 800e5da:	f7ff fcd5 	bl	800df88 <disk_read>
 800e5de:	4603      	mov	r3, r0
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	d004      	beq.n	800e5ee <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800e5e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e5e8:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800e5ea:	2301      	movs	r3, #1
 800e5ec:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800e5ee:	687b      	ldr	r3, [r7, #4]
 800e5f0:	683a      	ldr	r2, [r7, #0]
 800e5f2:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800e5f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e5f6:	4618      	mov	r0, r3
 800e5f8:	3710      	adds	r7, #16
 800e5fa:	46bd      	mov	sp, r7
 800e5fc:	bd80      	pop	{r7, pc}
	...

0800e600 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800e600:	b580      	push	{r7, lr}
 800e602:	b084      	sub	sp, #16
 800e604:	af00      	add	r7, sp, #0
 800e606:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800e608:	6878      	ldr	r0, [r7, #4]
 800e60a:	f7ff ff87 	bl	800e51c <sync_window>
 800e60e:	4603      	mov	r3, r0
 800e610:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800e612:	7bfb      	ldrb	r3, [r7, #15]
 800e614:	2b00      	cmp	r3, #0
 800e616:	d159      	bne.n	800e6cc <sync_fs+0xcc>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800e618:	687b      	ldr	r3, [r7, #4]
 800e61a:	781b      	ldrb	r3, [r3, #0]
 800e61c:	2b03      	cmp	r3, #3
 800e61e:	d149      	bne.n	800e6b4 <sync_fs+0xb4>
 800e620:	687b      	ldr	r3, [r7, #4]
 800e622:	791b      	ldrb	r3, [r3, #4]
 800e624:	2b01      	cmp	r3, #1
 800e626:	d145      	bne.n	800e6b4 <sync_fs+0xb4>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	899b      	ldrh	r3, [r3, #12]
 800e632:	461a      	mov	r2, r3
 800e634:	2100      	movs	r1, #0
 800e636:	f7ff fda8 	bl	800e18a <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	3334      	adds	r3, #52	; 0x34
 800e63e:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e642:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800e646:	4618      	mov	r0, r3
 800e648:	f7ff fd37 	bl	800e0ba <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	3334      	adds	r3, #52	; 0x34
 800e650:	4921      	ldr	r1, [pc, #132]	; (800e6d8 <sync_fs+0xd8>)
 800e652:	4618      	mov	r0, r3
 800e654:	f7ff fd4c 	bl	800e0f0 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	3334      	adds	r3, #52	; 0x34
 800e65c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800e660:	491e      	ldr	r1, [pc, #120]	; (800e6dc <sync_fs+0xdc>)
 800e662:	4618      	mov	r0, r3
 800e664:	f7ff fd44 	bl	800e0f0 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	3334      	adds	r3, #52	; 0x34
 800e66c:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	695b      	ldr	r3, [r3, #20]
 800e674:	4619      	mov	r1, r3
 800e676:	4610      	mov	r0, r2
 800e678:	f7ff fd3a 	bl	800e0f0 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	3334      	adds	r3, #52	; 0x34
 800e680:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	691b      	ldr	r3, [r3, #16]
 800e688:	4619      	mov	r1, r3
 800e68a:	4610      	mov	r0, r2
 800e68c:	f7ff fd30 	bl	800e0f0 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	6a1b      	ldr	r3, [r3, #32]
 800e694:	1c5a      	adds	r2, r3, #1
 800e696:	687b      	ldr	r3, [r7, #4]
 800e698:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	7858      	ldrb	r0, [r3, #1]
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e6a8:	2301      	movs	r3, #1
 800e6aa:	f7ff fc8d 	bl	800dfc8 <disk_write>
			fs->fsi_flag = 0;
 800e6ae:	687b      	ldr	r3, [r7, #4]
 800e6b0:	2200      	movs	r2, #0
 800e6b2:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	785b      	ldrb	r3, [r3, #1]
 800e6b8:	2200      	movs	r2, #0
 800e6ba:	2100      	movs	r1, #0
 800e6bc:	4618      	mov	r0, r3
 800e6be:	f7ff fca3 	bl	800e008 <disk_ioctl>
 800e6c2:	4603      	mov	r3, r0
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d001      	beq.n	800e6cc <sync_fs+0xcc>
 800e6c8:	2301      	movs	r3, #1
 800e6ca:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800e6cc:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6ce:	4618      	mov	r0, r3
 800e6d0:	3710      	adds	r7, #16
 800e6d2:	46bd      	mov	sp, r7
 800e6d4:	bd80      	pop	{r7, pc}
 800e6d6:	bf00      	nop
 800e6d8:	41615252 	.word	0x41615252
 800e6dc:	61417272 	.word	0x61417272

0800e6e0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800e6e0:	b480      	push	{r7}
 800e6e2:	b083      	sub	sp, #12
 800e6e4:	af00      	add	r7, sp, #0
 800e6e6:	6078      	str	r0, [r7, #4]
 800e6e8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800e6ea:	683b      	ldr	r3, [r7, #0]
 800e6ec:	3b02      	subs	r3, #2
 800e6ee:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e6f0:	687b      	ldr	r3, [r7, #4]
 800e6f2:	699b      	ldr	r3, [r3, #24]
 800e6f4:	3b02      	subs	r3, #2
 800e6f6:	683a      	ldr	r2, [r7, #0]
 800e6f8:	429a      	cmp	r2, r3
 800e6fa:	d301      	bcc.n	800e700 <clust2sect+0x20>
 800e6fc:	2300      	movs	r3, #0
 800e6fe:	e008      	b.n	800e712 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	895b      	ldrh	r3, [r3, #10]
 800e704:	461a      	mov	r2, r3
 800e706:	683b      	ldr	r3, [r7, #0]
 800e708:	fb03 f202 	mul.w	r2, r3, r2
 800e70c:	687b      	ldr	r3, [r7, #4]
 800e70e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e710:	4413      	add	r3, r2
}
 800e712:	4618      	mov	r0, r3
 800e714:	370c      	adds	r7, #12
 800e716:	46bd      	mov	sp, r7
 800e718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e71c:	4770      	bx	lr

0800e71e <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800e71e:	b580      	push	{r7, lr}
 800e720:	b086      	sub	sp, #24
 800e722:	af00      	add	r7, sp, #0
 800e724:	6078      	str	r0, [r7, #4]
 800e726:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800e728:	687b      	ldr	r3, [r7, #4]
 800e72a:	681b      	ldr	r3, [r3, #0]
 800e72c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e72e:	683b      	ldr	r3, [r7, #0]
 800e730:	2b01      	cmp	r3, #1
 800e732:	d904      	bls.n	800e73e <get_fat+0x20>
 800e734:	693b      	ldr	r3, [r7, #16]
 800e736:	699b      	ldr	r3, [r3, #24]
 800e738:	683a      	ldr	r2, [r7, #0]
 800e73a:	429a      	cmp	r2, r3
 800e73c:	d302      	bcc.n	800e744 <get_fat+0x26>
		val = 1;	/* Internal error */
 800e73e:	2301      	movs	r3, #1
 800e740:	617b      	str	r3, [r7, #20]
 800e742:	e0b7      	b.n	800e8b4 <get_fat+0x196>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800e744:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e748:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800e74a:	693b      	ldr	r3, [r7, #16]
 800e74c:	781b      	ldrb	r3, [r3, #0]
 800e74e:	2b02      	cmp	r3, #2
 800e750:	d05a      	beq.n	800e808 <get_fat+0xea>
 800e752:	2b03      	cmp	r3, #3
 800e754:	d07d      	beq.n	800e852 <get_fat+0x134>
 800e756:	2b01      	cmp	r3, #1
 800e758:	f040 80a2 	bne.w	800e8a0 <get_fat+0x182>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800e75c:	683b      	ldr	r3, [r7, #0]
 800e75e:	60fb      	str	r3, [r7, #12]
 800e760:	68fb      	ldr	r3, [r7, #12]
 800e762:	085b      	lsrs	r3, r3, #1
 800e764:	68fa      	ldr	r2, [r7, #12]
 800e766:	4413      	add	r3, r2
 800e768:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e76a:	693b      	ldr	r3, [r7, #16]
 800e76c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e76e:	693b      	ldr	r3, [r7, #16]
 800e770:	899b      	ldrh	r3, [r3, #12]
 800e772:	4619      	mov	r1, r3
 800e774:	68fb      	ldr	r3, [r7, #12]
 800e776:	fbb3 f3f1 	udiv	r3, r3, r1
 800e77a:	4413      	add	r3, r2
 800e77c:	4619      	mov	r1, r3
 800e77e:	6938      	ldr	r0, [r7, #16]
 800e780:	f7ff ff10 	bl	800e5a4 <move_window>
 800e784:	4603      	mov	r3, r0
 800e786:	2b00      	cmp	r3, #0
 800e788:	f040 808d 	bne.w	800e8a6 <get_fat+0x188>
			wc = fs->win[bc++ % SS(fs)];
 800e78c:	68fb      	ldr	r3, [r7, #12]
 800e78e:	1c5a      	adds	r2, r3, #1
 800e790:	60fa      	str	r2, [r7, #12]
 800e792:	693a      	ldr	r2, [r7, #16]
 800e794:	8992      	ldrh	r2, [r2, #12]
 800e796:	fbb3 f1f2 	udiv	r1, r3, r2
 800e79a:	fb02 f201 	mul.w	r2, r2, r1
 800e79e:	1a9b      	subs	r3, r3, r2
 800e7a0:	693a      	ldr	r2, [r7, #16]
 800e7a2:	4413      	add	r3, r2
 800e7a4:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e7a8:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e7aa:	693b      	ldr	r3, [r7, #16]
 800e7ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e7ae:	693b      	ldr	r3, [r7, #16]
 800e7b0:	899b      	ldrh	r3, [r3, #12]
 800e7b2:	4619      	mov	r1, r3
 800e7b4:	68fb      	ldr	r3, [r7, #12]
 800e7b6:	fbb3 f3f1 	udiv	r3, r3, r1
 800e7ba:	4413      	add	r3, r2
 800e7bc:	4619      	mov	r1, r3
 800e7be:	6938      	ldr	r0, [r7, #16]
 800e7c0:	f7ff fef0 	bl	800e5a4 <move_window>
 800e7c4:	4603      	mov	r3, r0
 800e7c6:	2b00      	cmp	r3, #0
 800e7c8:	d16f      	bne.n	800e8aa <get_fat+0x18c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800e7ca:	693b      	ldr	r3, [r7, #16]
 800e7cc:	899b      	ldrh	r3, [r3, #12]
 800e7ce:	461a      	mov	r2, r3
 800e7d0:	68fb      	ldr	r3, [r7, #12]
 800e7d2:	fbb3 f1f2 	udiv	r1, r3, r2
 800e7d6:	fb02 f201 	mul.w	r2, r2, r1
 800e7da:	1a9b      	subs	r3, r3, r2
 800e7dc:	693a      	ldr	r2, [r7, #16]
 800e7de:	4413      	add	r3, r2
 800e7e0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e7e4:	021b      	lsls	r3, r3, #8
 800e7e6:	461a      	mov	r2, r3
 800e7e8:	68bb      	ldr	r3, [r7, #8]
 800e7ea:	4313      	orrs	r3, r2
 800e7ec:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e7ee:	683b      	ldr	r3, [r7, #0]
 800e7f0:	f003 0301 	and.w	r3, r3, #1
 800e7f4:	2b00      	cmp	r3, #0
 800e7f6:	d002      	beq.n	800e7fe <get_fat+0xe0>
 800e7f8:	68bb      	ldr	r3, [r7, #8]
 800e7fa:	091b      	lsrs	r3, r3, #4
 800e7fc:	e002      	b.n	800e804 <get_fat+0xe6>
 800e7fe:	68bb      	ldr	r3, [r7, #8]
 800e800:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e804:	617b      	str	r3, [r7, #20]
			break;
 800e806:	e055      	b.n	800e8b4 <get_fat+0x196>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e808:	693b      	ldr	r3, [r7, #16]
 800e80a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e80c:	693b      	ldr	r3, [r7, #16]
 800e80e:	899b      	ldrh	r3, [r3, #12]
 800e810:	085b      	lsrs	r3, r3, #1
 800e812:	b29b      	uxth	r3, r3
 800e814:	4619      	mov	r1, r3
 800e816:	683b      	ldr	r3, [r7, #0]
 800e818:	fbb3 f3f1 	udiv	r3, r3, r1
 800e81c:	4413      	add	r3, r2
 800e81e:	4619      	mov	r1, r3
 800e820:	6938      	ldr	r0, [r7, #16]
 800e822:	f7ff febf 	bl	800e5a4 <move_window>
 800e826:	4603      	mov	r3, r0
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d140      	bne.n	800e8ae <get_fat+0x190>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800e82c:	693b      	ldr	r3, [r7, #16]
 800e82e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e832:	683b      	ldr	r3, [r7, #0]
 800e834:	005b      	lsls	r3, r3, #1
 800e836:	693a      	ldr	r2, [r7, #16]
 800e838:	8992      	ldrh	r2, [r2, #12]
 800e83a:	fbb3 f0f2 	udiv	r0, r3, r2
 800e83e:	fb02 f200 	mul.w	r2, r2, r0
 800e842:	1a9b      	subs	r3, r3, r2
 800e844:	440b      	add	r3, r1
 800e846:	4618      	mov	r0, r3
 800e848:	f7ff fbfc 	bl	800e044 <ld_word>
 800e84c:	4603      	mov	r3, r0
 800e84e:	617b      	str	r3, [r7, #20]
			break;
 800e850:	e030      	b.n	800e8b4 <get_fat+0x196>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e852:	693b      	ldr	r3, [r7, #16]
 800e854:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e856:	693b      	ldr	r3, [r7, #16]
 800e858:	899b      	ldrh	r3, [r3, #12]
 800e85a:	089b      	lsrs	r3, r3, #2
 800e85c:	b29b      	uxth	r3, r3
 800e85e:	4619      	mov	r1, r3
 800e860:	683b      	ldr	r3, [r7, #0]
 800e862:	fbb3 f3f1 	udiv	r3, r3, r1
 800e866:	4413      	add	r3, r2
 800e868:	4619      	mov	r1, r3
 800e86a:	6938      	ldr	r0, [r7, #16]
 800e86c:	f7ff fe9a 	bl	800e5a4 <move_window>
 800e870:	4603      	mov	r3, r0
 800e872:	2b00      	cmp	r3, #0
 800e874:	d11d      	bne.n	800e8b2 <get_fat+0x194>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e876:	693b      	ldr	r3, [r7, #16]
 800e878:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e87c:	683b      	ldr	r3, [r7, #0]
 800e87e:	009b      	lsls	r3, r3, #2
 800e880:	693a      	ldr	r2, [r7, #16]
 800e882:	8992      	ldrh	r2, [r2, #12]
 800e884:	fbb3 f0f2 	udiv	r0, r3, r2
 800e888:	fb02 f200 	mul.w	r2, r2, r0
 800e88c:	1a9b      	subs	r3, r3, r2
 800e88e:	440b      	add	r3, r1
 800e890:	4618      	mov	r0, r3
 800e892:	f7ff fbef 	bl	800e074 <ld_dword>
 800e896:	4603      	mov	r3, r0
 800e898:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800e89c:	617b      	str	r3, [r7, #20]
			break;
 800e89e:	e009      	b.n	800e8b4 <get_fat+0x196>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800e8a0:	2301      	movs	r3, #1
 800e8a2:	617b      	str	r3, [r7, #20]
 800e8a4:	e006      	b.n	800e8b4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e8a6:	bf00      	nop
 800e8a8:	e004      	b.n	800e8b4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e8aa:	bf00      	nop
 800e8ac:	e002      	b.n	800e8b4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e8ae:	bf00      	nop
 800e8b0:	e000      	b.n	800e8b4 <get_fat+0x196>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e8b2:	bf00      	nop
		}
	}

	return val;
 800e8b4:	697b      	ldr	r3, [r7, #20]
}
 800e8b6:	4618      	mov	r0, r3
 800e8b8:	3718      	adds	r7, #24
 800e8ba:	46bd      	mov	sp, r7
 800e8bc:	bd80      	pop	{r7, pc}

0800e8be <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800e8be:	b590      	push	{r4, r7, lr}
 800e8c0:	b089      	sub	sp, #36	; 0x24
 800e8c2:	af00      	add	r7, sp, #0
 800e8c4:	60f8      	str	r0, [r7, #12]
 800e8c6:	60b9      	str	r1, [r7, #8]
 800e8c8:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800e8ca:	2302      	movs	r3, #2
 800e8cc:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800e8ce:	68bb      	ldr	r3, [r7, #8]
 800e8d0:	2b01      	cmp	r3, #1
 800e8d2:	f240 8106 	bls.w	800eae2 <put_fat+0x224>
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	699b      	ldr	r3, [r3, #24]
 800e8da:	68ba      	ldr	r2, [r7, #8]
 800e8dc:	429a      	cmp	r2, r3
 800e8de:	f080 8100 	bcs.w	800eae2 <put_fat+0x224>
		switch (fs->fs_type) {
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	781b      	ldrb	r3, [r3, #0]
 800e8e6:	2b02      	cmp	r3, #2
 800e8e8:	f000 8088 	beq.w	800e9fc <put_fat+0x13e>
 800e8ec:	2b03      	cmp	r3, #3
 800e8ee:	f000 80b0 	beq.w	800ea52 <put_fat+0x194>
 800e8f2:	2b01      	cmp	r3, #1
 800e8f4:	f040 80f5 	bne.w	800eae2 <put_fat+0x224>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800e8f8:	68bb      	ldr	r3, [r7, #8]
 800e8fa:	61bb      	str	r3, [r7, #24]
 800e8fc:	69bb      	ldr	r3, [r7, #24]
 800e8fe:	085b      	lsrs	r3, r3, #1
 800e900:	69ba      	ldr	r2, [r7, #24]
 800e902:	4413      	add	r3, r2
 800e904:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	899b      	ldrh	r3, [r3, #12]
 800e90e:	4619      	mov	r1, r3
 800e910:	69bb      	ldr	r3, [r7, #24]
 800e912:	fbb3 f3f1 	udiv	r3, r3, r1
 800e916:	4413      	add	r3, r2
 800e918:	4619      	mov	r1, r3
 800e91a:	68f8      	ldr	r0, [r7, #12]
 800e91c:	f7ff fe42 	bl	800e5a4 <move_window>
 800e920:	4603      	mov	r3, r0
 800e922:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e924:	7ffb      	ldrb	r3, [r7, #31]
 800e926:	2b00      	cmp	r3, #0
 800e928:	f040 80d4 	bne.w	800ead4 <put_fat+0x216>
			p = fs->win + bc++ % SS(fs);
 800e92c:	68fb      	ldr	r3, [r7, #12]
 800e92e:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e932:	69bb      	ldr	r3, [r7, #24]
 800e934:	1c5a      	adds	r2, r3, #1
 800e936:	61ba      	str	r2, [r7, #24]
 800e938:	68fa      	ldr	r2, [r7, #12]
 800e93a:	8992      	ldrh	r2, [r2, #12]
 800e93c:	fbb3 f0f2 	udiv	r0, r3, r2
 800e940:	fb02 f200 	mul.w	r2, r2, r0
 800e944:	1a9b      	subs	r3, r3, r2
 800e946:	440b      	add	r3, r1
 800e948:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e94a:	68bb      	ldr	r3, [r7, #8]
 800e94c:	f003 0301 	and.w	r3, r3, #1
 800e950:	2b00      	cmp	r3, #0
 800e952:	d00d      	beq.n	800e970 <put_fat+0xb2>
 800e954:	697b      	ldr	r3, [r7, #20]
 800e956:	781b      	ldrb	r3, [r3, #0]
 800e958:	b25b      	sxtb	r3, r3
 800e95a:	f003 030f 	and.w	r3, r3, #15
 800e95e:	b25a      	sxtb	r2, r3
 800e960:	687b      	ldr	r3, [r7, #4]
 800e962:	b2db      	uxtb	r3, r3
 800e964:	011b      	lsls	r3, r3, #4
 800e966:	b25b      	sxtb	r3, r3
 800e968:	4313      	orrs	r3, r2
 800e96a:	b25b      	sxtb	r3, r3
 800e96c:	b2db      	uxtb	r3, r3
 800e96e:	e001      	b.n	800e974 <put_fat+0xb6>
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	b2db      	uxtb	r3, r3
 800e974:	697a      	ldr	r2, [r7, #20]
 800e976:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800e978:	68fb      	ldr	r3, [r7, #12]
 800e97a:	2201      	movs	r2, #1
 800e97c:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e97e:	68fb      	ldr	r3, [r7, #12]
 800e980:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	899b      	ldrh	r3, [r3, #12]
 800e986:	4619      	mov	r1, r3
 800e988:	69bb      	ldr	r3, [r7, #24]
 800e98a:	fbb3 f3f1 	udiv	r3, r3, r1
 800e98e:	4413      	add	r3, r2
 800e990:	4619      	mov	r1, r3
 800e992:	68f8      	ldr	r0, [r7, #12]
 800e994:	f7ff fe06 	bl	800e5a4 <move_window>
 800e998:	4603      	mov	r3, r0
 800e99a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e99c:	7ffb      	ldrb	r3, [r7, #31]
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	f040 809a 	bne.w	800ead8 <put_fat+0x21a>
			p = fs->win + bc % SS(fs);
 800e9a4:	68fb      	ldr	r3, [r7, #12]
 800e9a6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	899b      	ldrh	r3, [r3, #12]
 800e9ae:	461a      	mov	r2, r3
 800e9b0:	69bb      	ldr	r3, [r7, #24]
 800e9b2:	fbb3 f0f2 	udiv	r0, r3, r2
 800e9b6:	fb02 f200 	mul.w	r2, r2, r0
 800e9ba:	1a9b      	subs	r3, r3, r2
 800e9bc:	440b      	add	r3, r1
 800e9be:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e9c0:	68bb      	ldr	r3, [r7, #8]
 800e9c2:	f003 0301 	and.w	r3, r3, #1
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d003      	beq.n	800e9d2 <put_fat+0x114>
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	091b      	lsrs	r3, r3, #4
 800e9ce:	b2db      	uxtb	r3, r3
 800e9d0:	e00e      	b.n	800e9f0 <put_fat+0x132>
 800e9d2:	697b      	ldr	r3, [r7, #20]
 800e9d4:	781b      	ldrb	r3, [r3, #0]
 800e9d6:	b25b      	sxtb	r3, r3
 800e9d8:	f023 030f 	bic.w	r3, r3, #15
 800e9dc:	b25a      	sxtb	r2, r3
 800e9de:	687b      	ldr	r3, [r7, #4]
 800e9e0:	0a1b      	lsrs	r3, r3, #8
 800e9e2:	b25b      	sxtb	r3, r3
 800e9e4:	f003 030f 	and.w	r3, r3, #15
 800e9e8:	b25b      	sxtb	r3, r3
 800e9ea:	4313      	orrs	r3, r2
 800e9ec:	b25b      	sxtb	r3, r3
 800e9ee:	b2db      	uxtb	r3, r3
 800e9f0:	697a      	ldr	r2, [r7, #20]
 800e9f2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800e9f4:	68fb      	ldr	r3, [r7, #12]
 800e9f6:	2201      	movs	r2, #1
 800e9f8:	70da      	strb	r2, [r3, #3]
			break;
 800e9fa:	e072      	b.n	800eae2 <put_fat+0x224>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800e9fc:	68fb      	ldr	r3, [r7, #12]
 800e9fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ea00:	68fb      	ldr	r3, [r7, #12]
 800ea02:	899b      	ldrh	r3, [r3, #12]
 800ea04:	085b      	lsrs	r3, r3, #1
 800ea06:	b29b      	uxth	r3, r3
 800ea08:	4619      	mov	r1, r3
 800ea0a:	68bb      	ldr	r3, [r7, #8]
 800ea0c:	fbb3 f3f1 	udiv	r3, r3, r1
 800ea10:	4413      	add	r3, r2
 800ea12:	4619      	mov	r1, r3
 800ea14:	68f8      	ldr	r0, [r7, #12]
 800ea16:	f7ff fdc5 	bl	800e5a4 <move_window>
 800ea1a:	4603      	mov	r3, r0
 800ea1c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ea1e:	7ffb      	ldrb	r3, [r7, #31]
 800ea20:	2b00      	cmp	r3, #0
 800ea22:	d15b      	bne.n	800eadc <put_fat+0x21e>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800ea24:	68fb      	ldr	r3, [r7, #12]
 800ea26:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ea2a:	68bb      	ldr	r3, [r7, #8]
 800ea2c:	005b      	lsls	r3, r3, #1
 800ea2e:	68fa      	ldr	r2, [r7, #12]
 800ea30:	8992      	ldrh	r2, [r2, #12]
 800ea32:	fbb3 f0f2 	udiv	r0, r3, r2
 800ea36:	fb02 f200 	mul.w	r2, r2, r0
 800ea3a:	1a9b      	subs	r3, r3, r2
 800ea3c:	440b      	add	r3, r1
 800ea3e:	687a      	ldr	r2, [r7, #4]
 800ea40:	b292      	uxth	r2, r2
 800ea42:	4611      	mov	r1, r2
 800ea44:	4618      	mov	r0, r3
 800ea46:	f7ff fb38 	bl	800e0ba <st_word>
			fs->wflag = 1;
 800ea4a:	68fb      	ldr	r3, [r7, #12]
 800ea4c:	2201      	movs	r2, #1
 800ea4e:	70da      	strb	r2, [r3, #3]
			break;
 800ea50:	e047      	b.n	800eae2 <put_fat+0x224>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800ea52:	68fb      	ldr	r3, [r7, #12]
 800ea54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ea56:	68fb      	ldr	r3, [r7, #12]
 800ea58:	899b      	ldrh	r3, [r3, #12]
 800ea5a:	089b      	lsrs	r3, r3, #2
 800ea5c:	b29b      	uxth	r3, r3
 800ea5e:	4619      	mov	r1, r3
 800ea60:	68bb      	ldr	r3, [r7, #8]
 800ea62:	fbb3 f3f1 	udiv	r3, r3, r1
 800ea66:	4413      	add	r3, r2
 800ea68:	4619      	mov	r1, r3
 800ea6a:	68f8      	ldr	r0, [r7, #12]
 800ea6c:	f7ff fd9a 	bl	800e5a4 <move_window>
 800ea70:	4603      	mov	r3, r0
 800ea72:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ea74:	7ffb      	ldrb	r3, [r7, #31]
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	d132      	bne.n	800eae0 <put_fat+0x222>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800ea80:	68fb      	ldr	r3, [r7, #12]
 800ea82:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ea86:	68bb      	ldr	r3, [r7, #8]
 800ea88:	009b      	lsls	r3, r3, #2
 800ea8a:	68fa      	ldr	r2, [r7, #12]
 800ea8c:	8992      	ldrh	r2, [r2, #12]
 800ea8e:	fbb3 f0f2 	udiv	r0, r3, r2
 800ea92:	fb02 f200 	mul.w	r2, r2, r0
 800ea96:	1a9b      	subs	r3, r3, r2
 800ea98:	440b      	add	r3, r1
 800ea9a:	4618      	mov	r0, r3
 800ea9c:	f7ff faea 	bl	800e074 <ld_dword>
 800eaa0:	4603      	mov	r3, r0
 800eaa2:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800eaa6:	4323      	orrs	r3, r4
 800eaa8:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800eaaa:	68fb      	ldr	r3, [r7, #12]
 800eaac:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800eab0:	68bb      	ldr	r3, [r7, #8]
 800eab2:	009b      	lsls	r3, r3, #2
 800eab4:	68fa      	ldr	r2, [r7, #12]
 800eab6:	8992      	ldrh	r2, [r2, #12]
 800eab8:	fbb3 f0f2 	udiv	r0, r3, r2
 800eabc:	fb02 f200 	mul.w	r2, r2, r0
 800eac0:	1a9b      	subs	r3, r3, r2
 800eac2:	440b      	add	r3, r1
 800eac4:	6879      	ldr	r1, [r7, #4]
 800eac6:	4618      	mov	r0, r3
 800eac8:	f7ff fb12 	bl	800e0f0 <st_dword>
			fs->wflag = 1;
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	2201      	movs	r2, #1
 800ead0:	70da      	strb	r2, [r3, #3]
			break;
 800ead2:	e006      	b.n	800eae2 <put_fat+0x224>
			if (res != FR_OK) break;
 800ead4:	bf00      	nop
 800ead6:	e004      	b.n	800eae2 <put_fat+0x224>
			if (res != FR_OK) break;
 800ead8:	bf00      	nop
 800eada:	e002      	b.n	800eae2 <put_fat+0x224>
			if (res != FR_OK) break;
 800eadc:	bf00      	nop
 800eade:	e000      	b.n	800eae2 <put_fat+0x224>
			if (res != FR_OK) break;
 800eae0:	bf00      	nop
		}
	}
	return res;
 800eae2:	7ffb      	ldrb	r3, [r7, #31]
}
 800eae4:	4618      	mov	r0, r3
 800eae6:	3724      	adds	r7, #36	; 0x24
 800eae8:	46bd      	mov	sp, r7
 800eaea:	bd90      	pop	{r4, r7, pc}

0800eaec <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800eaec:	b580      	push	{r7, lr}
 800eaee:	b088      	sub	sp, #32
 800eaf0:	af00      	add	r7, sp, #0
 800eaf2:	60f8      	str	r0, [r7, #12]
 800eaf4:	60b9      	str	r1, [r7, #8]
 800eaf6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800eaf8:	2300      	movs	r3, #0
 800eafa:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800eb02:	68bb      	ldr	r3, [r7, #8]
 800eb04:	2b01      	cmp	r3, #1
 800eb06:	d904      	bls.n	800eb12 <remove_chain+0x26>
 800eb08:	69bb      	ldr	r3, [r7, #24]
 800eb0a:	699b      	ldr	r3, [r3, #24]
 800eb0c:	68ba      	ldr	r2, [r7, #8]
 800eb0e:	429a      	cmp	r2, r3
 800eb10:	d301      	bcc.n	800eb16 <remove_chain+0x2a>
 800eb12:	2302      	movs	r3, #2
 800eb14:	e04b      	b.n	800ebae <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d00c      	beq.n	800eb36 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800eb1c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800eb20:	6879      	ldr	r1, [r7, #4]
 800eb22:	69b8      	ldr	r0, [r7, #24]
 800eb24:	f7ff fecb 	bl	800e8be <put_fat>
 800eb28:	4603      	mov	r3, r0
 800eb2a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800eb2c:	7ffb      	ldrb	r3, [r7, #31]
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d001      	beq.n	800eb36 <remove_chain+0x4a>
 800eb32:	7ffb      	ldrb	r3, [r7, #31]
 800eb34:	e03b      	b.n	800ebae <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800eb36:	68b9      	ldr	r1, [r7, #8]
 800eb38:	68f8      	ldr	r0, [r7, #12]
 800eb3a:	f7ff fdf0 	bl	800e71e <get_fat>
 800eb3e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800eb40:	697b      	ldr	r3, [r7, #20]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d031      	beq.n	800ebaa <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800eb46:	697b      	ldr	r3, [r7, #20]
 800eb48:	2b01      	cmp	r3, #1
 800eb4a:	d101      	bne.n	800eb50 <remove_chain+0x64>
 800eb4c:	2302      	movs	r3, #2
 800eb4e:	e02e      	b.n	800ebae <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800eb50:	697b      	ldr	r3, [r7, #20]
 800eb52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800eb56:	d101      	bne.n	800eb5c <remove_chain+0x70>
 800eb58:	2301      	movs	r3, #1
 800eb5a:	e028      	b.n	800ebae <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800eb5c:	2200      	movs	r2, #0
 800eb5e:	68b9      	ldr	r1, [r7, #8]
 800eb60:	69b8      	ldr	r0, [r7, #24]
 800eb62:	f7ff feac 	bl	800e8be <put_fat>
 800eb66:	4603      	mov	r3, r0
 800eb68:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800eb6a:	7ffb      	ldrb	r3, [r7, #31]
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d001      	beq.n	800eb74 <remove_chain+0x88>
 800eb70:	7ffb      	ldrb	r3, [r7, #31]
 800eb72:	e01c      	b.n	800ebae <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800eb74:	69bb      	ldr	r3, [r7, #24]
 800eb76:	695a      	ldr	r2, [r3, #20]
 800eb78:	69bb      	ldr	r3, [r7, #24]
 800eb7a:	699b      	ldr	r3, [r3, #24]
 800eb7c:	3b02      	subs	r3, #2
 800eb7e:	429a      	cmp	r2, r3
 800eb80:	d20b      	bcs.n	800eb9a <remove_chain+0xae>
			fs->free_clst++;
 800eb82:	69bb      	ldr	r3, [r7, #24]
 800eb84:	695b      	ldr	r3, [r3, #20]
 800eb86:	1c5a      	adds	r2, r3, #1
 800eb88:	69bb      	ldr	r3, [r7, #24]
 800eb8a:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800eb8c:	69bb      	ldr	r3, [r7, #24]
 800eb8e:	791b      	ldrb	r3, [r3, #4]
 800eb90:	f043 0301 	orr.w	r3, r3, #1
 800eb94:	b2da      	uxtb	r2, r3
 800eb96:	69bb      	ldr	r3, [r7, #24]
 800eb98:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800eb9a:	697b      	ldr	r3, [r7, #20]
 800eb9c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800eb9e:	69bb      	ldr	r3, [r7, #24]
 800eba0:	699b      	ldr	r3, [r3, #24]
 800eba2:	68ba      	ldr	r2, [r7, #8]
 800eba4:	429a      	cmp	r2, r3
 800eba6:	d3c6      	bcc.n	800eb36 <remove_chain+0x4a>
 800eba8:	e000      	b.n	800ebac <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800ebaa:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800ebac:	2300      	movs	r3, #0
}
 800ebae:	4618      	mov	r0, r3
 800ebb0:	3720      	adds	r7, #32
 800ebb2:	46bd      	mov	sp, r7
 800ebb4:	bd80      	pop	{r7, pc}

0800ebb6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800ebb6:	b580      	push	{r7, lr}
 800ebb8:	b088      	sub	sp, #32
 800ebba:	af00      	add	r7, sp, #0
 800ebbc:	6078      	str	r0, [r7, #4]
 800ebbe:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800ebc6:	683b      	ldr	r3, [r7, #0]
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d10d      	bne.n	800ebe8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800ebcc:	693b      	ldr	r3, [r7, #16]
 800ebce:	691b      	ldr	r3, [r3, #16]
 800ebd0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800ebd2:	69bb      	ldr	r3, [r7, #24]
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d004      	beq.n	800ebe2 <create_chain+0x2c>
 800ebd8:	693b      	ldr	r3, [r7, #16]
 800ebda:	699b      	ldr	r3, [r3, #24]
 800ebdc:	69ba      	ldr	r2, [r7, #24]
 800ebde:	429a      	cmp	r2, r3
 800ebe0:	d31b      	bcc.n	800ec1a <create_chain+0x64>
 800ebe2:	2301      	movs	r3, #1
 800ebe4:	61bb      	str	r3, [r7, #24]
 800ebe6:	e018      	b.n	800ec1a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800ebe8:	6839      	ldr	r1, [r7, #0]
 800ebea:	6878      	ldr	r0, [r7, #4]
 800ebec:	f7ff fd97 	bl	800e71e <get_fat>
 800ebf0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	2b01      	cmp	r3, #1
 800ebf6:	d801      	bhi.n	800ebfc <create_chain+0x46>
 800ebf8:	2301      	movs	r3, #1
 800ebfa:	e070      	b.n	800ecde <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ec02:	d101      	bne.n	800ec08 <create_chain+0x52>
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	e06a      	b.n	800ecde <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ec08:	693b      	ldr	r3, [r7, #16]
 800ec0a:	699b      	ldr	r3, [r3, #24]
 800ec0c:	68fa      	ldr	r2, [r7, #12]
 800ec0e:	429a      	cmp	r2, r3
 800ec10:	d201      	bcs.n	800ec16 <create_chain+0x60>
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	e063      	b.n	800ecde <create_chain+0x128>
		scl = clst;
 800ec16:	683b      	ldr	r3, [r7, #0]
 800ec18:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800ec1a:	69bb      	ldr	r3, [r7, #24]
 800ec1c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800ec1e:	69fb      	ldr	r3, [r7, #28]
 800ec20:	3301      	adds	r3, #1
 800ec22:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ec24:	693b      	ldr	r3, [r7, #16]
 800ec26:	699b      	ldr	r3, [r3, #24]
 800ec28:	69fa      	ldr	r2, [r7, #28]
 800ec2a:	429a      	cmp	r2, r3
 800ec2c:	d307      	bcc.n	800ec3e <create_chain+0x88>
				ncl = 2;
 800ec2e:	2302      	movs	r3, #2
 800ec30:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800ec32:	69fa      	ldr	r2, [r7, #28]
 800ec34:	69bb      	ldr	r3, [r7, #24]
 800ec36:	429a      	cmp	r2, r3
 800ec38:	d901      	bls.n	800ec3e <create_chain+0x88>
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	e04f      	b.n	800ecde <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800ec3e:	69f9      	ldr	r1, [r7, #28]
 800ec40:	6878      	ldr	r0, [r7, #4]
 800ec42:	f7ff fd6c 	bl	800e71e <get_fat>
 800ec46:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d00e      	beq.n	800ec6c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	2b01      	cmp	r3, #1
 800ec52:	d003      	beq.n	800ec5c <create_chain+0xa6>
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ec5a:	d101      	bne.n	800ec60 <create_chain+0xaa>
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	e03e      	b.n	800ecde <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800ec60:	69fa      	ldr	r2, [r7, #28]
 800ec62:	69bb      	ldr	r3, [r7, #24]
 800ec64:	429a      	cmp	r2, r3
 800ec66:	d1da      	bne.n	800ec1e <create_chain+0x68>
 800ec68:	2300      	movs	r3, #0
 800ec6a:	e038      	b.n	800ecde <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800ec6c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800ec6e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ec72:	69f9      	ldr	r1, [r7, #28]
 800ec74:	6938      	ldr	r0, [r7, #16]
 800ec76:	f7ff fe22 	bl	800e8be <put_fat>
 800ec7a:	4603      	mov	r3, r0
 800ec7c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800ec7e:	7dfb      	ldrb	r3, [r7, #23]
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d109      	bne.n	800ec98 <create_chain+0xe2>
 800ec84:	683b      	ldr	r3, [r7, #0]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d006      	beq.n	800ec98 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800ec8a:	69fa      	ldr	r2, [r7, #28]
 800ec8c:	6839      	ldr	r1, [r7, #0]
 800ec8e:	6938      	ldr	r0, [r7, #16]
 800ec90:	f7ff fe15 	bl	800e8be <put_fat>
 800ec94:	4603      	mov	r3, r0
 800ec96:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800ec98:	7dfb      	ldrb	r3, [r7, #23]
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d116      	bne.n	800eccc <create_chain+0x116>
		fs->last_clst = ncl;
 800ec9e:	693b      	ldr	r3, [r7, #16]
 800eca0:	69fa      	ldr	r2, [r7, #28]
 800eca2:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800eca4:	693b      	ldr	r3, [r7, #16]
 800eca6:	695a      	ldr	r2, [r3, #20]
 800eca8:	693b      	ldr	r3, [r7, #16]
 800ecaa:	699b      	ldr	r3, [r3, #24]
 800ecac:	3b02      	subs	r3, #2
 800ecae:	429a      	cmp	r2, r3
 800ecb0:	d804      	bhi.n	800ecbc <create_chain+0x106>
 800ecb2:	693b      	ldr	r3, [r7, #16]
 800ecb4:	695b      	ldr	r3, [r3, #20]
 800ecb6:	1e5a      	subs	r2, r3, #1
 800ecb8:	693b      	ldr	r3, [r7, #16]
 800ecba:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800ecbc:	693b      	ldr	r3, [r7, #16]
 800ecbe:	791b      	ldrb	r3, [r3, #4]
 800ecc0:	f043 0301 	orr.w	r3, r3, #1
 800ecc4:	b2da      	uxtb	r2, r3
 800ecc6:	693b      	ldr	r3, [r7, #16]
 800ecc8:	711a      	strb	r2, [r3, #4]
 800ecca:	e007      	b.n	800ecdc <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800eccc:	7dfb      	ldrb	r3, [r7, #23]
 800ecce:	2b01      	cmp	r3, #1
 800ecd0:	d102      	bne.n	800ecd8 <create_chain+0x122>
 800ecd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ecd6:	e000      	b.n	800ecda <create_chain+0x124>
 800ecd8:	2301      	movs	r3, #1
 800ecda:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800ecdc:	69fb      	ldr	r3, [r7, #28]
}
 800ecde:	4618      	mov	r0, r3
 800ece0:	3720      	adds	r7, #32
 800ece2:	46bd      	mov	sp, r7
 800ece4:	bd80      	pop	{r7, pc}

0800ece6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800ece6:	b480      	push	{r7}
 800ece8:	b087      	sub	sp, #28
 800ecea:	af00      	add	r7, sp, #0
 800ecec:	6078      	str	r0, [r7, #4]
 800ecee:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecfa:	3304      	adds	r3, #4
 800ecfc:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800ecfe:	68fb      	ldr	r3, [r7, #12]
 800ed00:	899b      	ldrh	r3, [r3, #12]
 800ed02:	461a      	mov	r2, r3
 800ed04:	683b      	ldr	r3, [r7, #0]
 800ed06:	fbb3 f3f2 	udiv	r3, r3, r2
 800ed0a:	68fa      	ldr	r2, [r7, #12]
 800ed0c:	8952      	ldrh	r2, [r2, #10]
 800ed0e:	fbb3 f3f2 	udiv	r3, r3, r2
 800ed12:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ed14:	693b      	ldr	r3, [r7, #16]
 800ed16:	1d1a      	adds	r2, r3, #4
 800ed18:	613a      	str	r2, [r7, #16]
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800ed1e:	68bb      	ldr	r3, [r7, #8]
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d101      	bne.n	800ed28 <clmt_clust+0x42>
 800ed24:	2300      	movs	r3, #0
 800ed26:	e010      	b.n	800ed4a <clmt_clust+0x64>
		if (cl < ncl) break;	/* In this fragment? */
 800ed28:	697a      	ldr	r2, [r7, #20]
 800ed2a:	68bb      	ldr	r3, [r7, #8]
 800ed2c:	429a      	cmp	r2, r3
 800ed2e:	d307      	bcc.n	800ed40 <clmt_clust+0x5a>
		cl -= ncl; tbl++;		/* Next fragment */
 800ed30:	697a      	ldr	r2, [r7, #20]
 800ed32:	68bb      	ldr	r3, [r7, #8]
 800ed34:	1ad3      	subs	r3, r2, r3
 800ed36:	617b      	str	r3, [r7, #20]
 800ed38:	693b      	ldr	r3, [r7, #16]
 800ed3a:	3304      	adds	r3, #4
 800ed3c:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ed3e:	e7e9      	b.n	800ed14 <clmt_clust+0x2e>
		if (cl < ncl) break;	/* In this fragment? */
 800ed40:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800ed42:	693b      	ldr	r3, [r7, #16]
 800ed44:	681a      	ldr	r2, [r3, #0]
 800ed46:	697b      	ldr	r3, [r7, #20]
 800ed48:	4413      	add	r3, r2
}
 800ed4a:	4618      	mov	r0, r3
 800ed4c:	371c      	adds	r7, #28
 800ed4e:	46bd      	mov	sp, r7
 800ed50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed54:	4770      	bx	lr

0800ed56 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800ed56:	b580      	push	{r7, lr}
 800ed58:	b086      	sub	sp, #24
 800ed5a:	af00      	add	r7, sp, #0
 800ed5c:	6078      	str	r0, [r7, #4]
 800ed5e:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	681b      	ldr	r3, [r3, #0]
 800ed64:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800ed66:	683b      	ldr	r3, [r7, #0]
 800ed68:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ed6c:	d204      	bcs.n	800ed78 <dir_sdi+0x22>
 800ed6e:	683b      	ldr	r3, [r7, #0]
 800ed70:	f003 031f 	and.w	r3, r3, #31
 800ed74:	2b00      	cmp	r3, #0
 800ed76:	d001      	beq.n	800ed7c <dir_sdi+0x26>
		return FR_INT_ERR;
 800ed78:	2302      	movs	r3, #2
 800ed7a:	e071      	b.n	800ee60 <dir_sdi+0x10a>
	}
	dp->dptr = ofs;				/* Set current offset */
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	683a      	ldr	r2, [r7, #0]
 800ed80:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	689b      	ldr	r3, [r3, #8]
 800ed86:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ed88:	697b      	ldr	r3, [r7, #20]
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d106      	bne.n	800ed9c <dir_sdi+0x46>
 800ed8e:	693b      	ldr	r3, [r7, #16]
 800ed90:	781b      	ldrb	r3, [r3, #0]
 800ed92:	2b02      	cmp	r3, #2
 800ed94:	d902      	bls.n	800ed9c <dir_sdi+0x46>
		clst = fs->dirbase;
 800ed96:	693b      	ldr	r3, [r7, #16]
 800ed98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ed9a:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ed9c:	697b      	ldr	r3, [r7, #20]
 800ed9e:	2b00      	cmp	r3, #0
 800eda0:	d10c      	bne.n	800edbc <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800eda2:	683b      	ldr	r3, [r7, #0]
 800eda4:	095b      	lsrs	r3, r3, #5
 800eda6:	693a      	ldr	r2, [r7, #16]
 800eda8:	8912      	ldrh	r2, [r2, #8]
 800edaa:	4293      	cmp	r3, r2
 800edac:	d301      	bcc.n	800edb2 <dir_sdi+0x5c>
 800edae:	2302      	movs	r3, #2
 800edb0:	e056      	b.n	800ee60 <dir_sdi+0x10a>
		dp->sect = fs->dirbase;
 800edb2:	693b      	ldr	r3, [r7, #16]
 800edb4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	61da      	str	r2, [r3, #28]
 800edba:	e02d      	b.n	800ee18 <dir_sdi+0xc2>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800edbc:	693b      	ldr	r3, [r7, #16]
 800edbe:	895b      	ldrh	r3, [r3, #10]
 800edc0:	461a      	mov	r2, r3
 800edc2:	693b      	ldr	r3, [r7, #16]
 800edc4:	899b      	ldrh	r3, [r3, #12]
 800edc6:	fb03 f302 	mul.w	r3, r3, r2
 800edca:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800edcc:	e019      	b.n	800ee02 <dir_sdi+0xac>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	6979      	ldr	r1, [r7, #20]
 800edd2:	4618      	mov	r0, r3
 800edd4:	f7ff fca3 	bl	800e71e <get_fat>
 800edd8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800edda:	697b      	ldr	r3, [r7, #20]
 800eddc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ede0:	d101      	bne.n	800ede6 <dir_sdi+0x90>
 800ede2:	2301      	movs	r3, #1
 800ede4:	e03c      	b.n	800ee60 <dir_sdi+0x10a>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ede6:	697b      	ldr	r3, [r7, #20]
 800ede8:	2b01      	cmp	r3, #1
 800edea:	d904      	bls.n	800edf6 <dir_sdi+0xa0>
 800edec:	693b      	ldr	r3, [r7, #16]
 800edee:	699b      	ldr	r3, [r3, #24]
 800edf0:	697a      	ldr	r2, [r7, #20]
 800edf2:	429a      	cmp	r2, r3
 800edf4:	d301      	bcc.n	800edfa <dir_sdi+0xa4>
 800edf6:	2302      	movs	r3, #2
 800edf8:	e032      	b.n	800ee60 <dir_sdi+0x10a>
			ofs -= csz;
 800edfa:	683a      	ldr	r2, [r7, #0]
 800edfc:	68fb      	ldr	r3, [r7, #12]
 800edfe:	1ad3      	subs	r3, r2, r3
 800ee00:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ee02:	683a      	ldr	r2, [r7, #0]
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	429a      	cmp	r2, r3
 800ee08:	d2e1      	bcs.n	800edce <dir_sdi+0x78>
		}
		dp->sect = clust2sect(fs, clst);
 800ee0a:	6979      	ldr	r1, [r7, #20]
 800ee0c:	6938      	ldr	r0, [r7, #16]
 800ee0e:	f7ff fc67 	bl	800e6e0 <clust2sect>
 800ee12:	4602      	mov	r2, r0
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	697a      	ldr	r2, [r7, #20]
 800ee1c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	69db      	ldr	r3, [r3, #28]
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d101      	bne.n	800ee2a <dir_sdi+0xd4>
 800ee26:	2302      	movs	r3, #2
 800ee28:	e01a      	b.n	800ee60 <dir_sdi+0x10a>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	69da      	ldr	r2, [r3, #28]
 800ee2e:	693b      	ldr	r3, [r7, #16]
 800ee30:	899b      	ldrh	r3, [r3, #12]
 800ee32:	4619      	mov	r1, r3
 800ee34:	683b      	ldr	r3, [r7, #0]
 800ee36:	fbb3 f3f1 	udiv	r3, r3, r1
 800ee3a:	441a      	add	r2, r3
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800ee40:	693b      	ldr	r3, [r7, #16]
 800ee42:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800ee46:	693b      	ldr	r3, [r7, #16]
 800ee48:	899b      	ldrh	r3, [r3, #12]
 800ee4a:	461a      	mov	r2, r3
 800ee4c:	683b      	ldr	r3, [r7, #0]
 800ee4e:	fbb3 f0f2 	udiv	r0, r3, r2
 800ee52:	fb02 f200 	mul.w	r2, r2, r0
 800ee56:	1a9b      	subs	r3, r3, r2
 800ee58:	18ca      	adds	r2, r1, r3
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ee5e:	2300      	movs	r3, #0
}
 800ee60:	4618      	mov	r0, r3
 800ee62:	3718      	adds	r7, #24
 800ee64:	46bd      	mov	sp, r7
 800ee66:	bd80      	pop	{r7, pc}

0800ee68 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800ee68:	b580      	push	{r7, lr}
 800ee6a:	b086      	sub	sp, #24
 800ee6c:	af00      	add	r7, sp, #0
 800ee6e:	6078      	str	r0, [r7, #4]
 800ee70:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800ee72:	687b      	ldr	r3, [r7, #4]
 800ee74:	681b      	ldr	r3, [r3, #0]
 800ee76:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	695b      	ldr	r3, [r3, #20]
 800ee7c:	3320      	adds	r3, #32
 800ee7e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	69db      	ldr	r3, [r3, #28]
 800ee84:	2b00      	cmp	r3, #0
 800ee86:	d003      	beq.n	800ee90 <dir_next+0x28>
 800ee88:	68bb      	ldr	r3, [r7, #8]
 800ee8a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800ee8e:	d301      	bcc.n	800ee94 <dir_next+0x2c>
 800ee90:	2304      	movs	r3, #4
 800ee92:	e0bb      	b.n	800f00c <dir_next+0x1a4>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	899b      	ldrh	r3, [r3, #12]
 800ee98:	461a      	mov	r2, r3
 800ee9a:	68bb      	ldr	r3, [r7, #8]
 800ee9c:	fbb3 f1f2 	udiv	r1, r3, r2
 800eea0:	fb02 f201 	mul.w	r2, r2, r1
 800eea4:	1a9b      	subs	r3, r3, r2
 800eea6:	2b00      	cmp	r3, #0
 800eea8:	f040 809d 	bne.w	800efe6 <dir_next+0x17e>
		dp->sect++;				/* Next sector */
 800eeac:	687b      	ldr	r3, [r7, #4]
 800eeae:	69db      	ldr	r3, [r3, #28]
 800eeb0:	1c5a      	adds	r2, r3, #1
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	699b      	ldr	r3, [r3, #24]
 800eeba:	2b00      	cmp	r3, #0
 800eebc:	d10b      	bne.n	800eed6 <dir_next+0x6e>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800eebe:	68bb      	ldr	r3, [r7, #8]
 800eec0:	095b      	lsrs	r3, r3, #5
 800eec2:	68fa      	ldr	r2, [r7, #12]
 800eec4:	8912      	ldrh	r2, [r2, #8]
 800eec6:	4293      	cmp	r3, r2
 800eec8:	f0c0 808d 	bcc.w	800efe6 <dir_next+0x17e>
				dp->sect = 0; return FR_NO_FILE;
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	2200      	movs	r2, #0
 800eed0:	61da      	str	r2, [r3, #28]
 800eed2:	2304      	movs	r3, #4
 800eed4:	e09a      	b.n	800f00c <dir_next+0x1a4>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800eed6:	68fb      	ldr	r3, [r7, #12]
 800eed8:	899b      	ldrh	r3, [r3, #12]
 800eeda:	461a      	mov	r2, r3
 800eedc:	68bb      	ldr	r3, [r7, #8]
 800eede:	fbb3 f3f2 	udiv	r3, r3, r2
 800eee2:	68fa      	ldr	r2, [r7, #12]
 800eee4:	8952      	ldrh	r2, [r2, #10]
 800eee6:	3a01      	subs	r2, #1
 800eee8:	4013      	ands	r3, r2
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d17b      	bne.n	800efe6 <dir_next+0x17e>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800eeee:	687a      	ldr	r2, [r7, #4]
 800eef0:	687b      	ldr	r3, [r7, #4]
 800eef2:	699b      	ldr	r3, [r3, #24]
 800eef4:	4619      	mov	r1, r3
 800eef6:	4610      	mov	r0, r2
 800eef8:	f7ff fc11 	bl	800e71e <get_fat>
 800eefc:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800eefe:	697b      	ldr	r3, [r7, #20]
 800ef00:	2b01      	cmp	r3, #1
 800ef02:	d801      	bhi.n	800ef08 <dir_next+0xa0>
 800ef04:	2302      	movs	r3, #2
 800ef06:	e081      	b.n	800f00c <dir_next+0x1a4>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800ef08:	697b      	ldr	r3, [r7, #20]
 800ef0a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ef0e:	d101      	bne.n	800ef14 <dir_next+0xac>
 800ef10:	2301      	movs	r3, #1
 800ef12:	e07b      	b.n	800f00c <dir_next+0x1a4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800ef14:	68fb      	ldr	r3, [r7, #12]
 800ef16:	699b      	ldr	r3, [r3, #24]
 800ef18:	697a      	ldr	r2, [r7, #20]
 800ef1a:	429a      	cmp	r2, r3
 800ef1c:	d359      	bcc.n	800efd2 <dir_next+0x16a>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800ef1e:	683b      	ldr	r3, [r7, #0]
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d104      	bne.n	800ef2e <dir_next+0xc6>
						dp->sect = 0; return FR_NO_FILE;
 800ef24:	687b      	ldr	r3, [r7, #4]
 800ef26:	2200      	movs	r2, #0
 800ef28:	61da      	str	r2, [r3, #28]
 800ef2a:	2304      	movs	r3, #4
 800ef2c:	e06e      	b.n	800f00c <dir_next+0x1a4>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ef2e:	687a      	ldr	r2, [r7, #4]
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	699b      	ldr	r3, [r3, #24]
 800ef34:	4619      	mov	r1, r3
 800ef36:	4610      	mov	r0, r2
 800ef38:	f7ff fe3d 	bl	800ebb6 <create_chain>
 800ef3c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ef3e:	697b      	ldr	r3, [r7, #20]
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d101      	bne.n	800ef48 <dir_next+0xe0>
 800ef44:	2307      	movs	r3, #7
 800ef46:	e061      	b.n	800f00c <dir_next+0x1a4>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ef48:	697b      	ldr	r3, [r7, #20]
 800ef4a:	2b01      	cmp	r3, #1
 800ef4c:	d101      	bne.n	800ef52 <dir_next+0xea>
 800ef4e:	2302      	movs	r3, #2
 800ef50:	e05c      	b.n	800f00c <dir_next+0x1a4>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ef52:	697b      	ldr	r3, [r7, #20]
 800ef54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ef58:	d101      	bne.n	800ef5e <dir_next+0xf6>
 800ef5a:	2301      	movs	r3, #1
 800ef5c:	e056      	b.n	800f00c <dir_next+0x1a4>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ef5e:	68f8      	ldr	r0, [r7, #12]
 800ef60:	f7ff fadc 	bl	800e51c <sync_window>
 800ef64:	4603      	mov	r3, r0
 800ef66:	2b00      	cmp	r3, #0
 800ef68:	d001      	beq.n	800ef6e <dir_next+0x106>
 800ef6a:	2301      	movs	r3, #1
 800ef6c:	e04e      	b.n	800f00c <dir_next+0x1a4>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ef6e:	68fb      	ldr	r3, [r7, #12]
 800ef70:	f103 0034 	add.w	r0, r3, #52	; 0x34
 800ef74:	68fb      	ldr	r3, [r7, #12]
 800ef76:	899b      	ldrh	r3, [r3, #12]
 800ef78:	461a      	mov	r2, r3
 800ef7a:	2100      	movs	r1, #0
 800ef7c:	f7ff f905 	bl	800e18a <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ef80:	2300      	movs	r3, #0
 800ef82:	613b      	str	r3, [r7, #16]
 800ef84:	6979      	ldr	r1, [r7, #20]
 800ef86:	68f8      	ldr	r0, [r7, #12]
 800ef88:	f7ff fbaa 	bl	800e6e0 <clust2sect>
 800ef8c:	4602      	mov	r2, r0
 800ef8e:	68fb      	ldr	r3, [r7, #12]
 800ef90:	631a      	str	r2, [r3, #48]	; 0x30
 800ef92:	e012      	b.n	800efba <dir_next+0x152>
						fs->wflag = 1;
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	2201      	movs	r2, #1
 800ef98:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ef9a:	68f8      	ldr	r0, [r7, #12]
 800ef9c:	f7ff fabe 	bl	800e51c <sync_window>
 800efa0:	4603      	mov	r3, r0
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d001      	beq.n	800efaa <dir_next+0x142>
 800efa6:	2301      	movs	r3, #1
 800efa8:	e030      	b.n	800f00c <dir_next+0x1a4>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800efaa:	693b      	ldr	r3, [r7, #16]
 800efac:	3301      	adds	r3, #1
 800efae:	613b      	str	r3, [r7, #16]
 800efb0:	68fb      	ldr	r3, [r7, #12]
 800efb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800efb4:	1c5a      	adds	r2, r3, #1
 800efb6:	68fb      	ldr	r3, [r7, #12]
 800efb8:	631a      	str	r2, [r3, #48]	; 0x30
 800efba:	68fb      	ldr	r3, [r7, #12]
 800efbc:	895b      	ldrh	r3, [r3, #10]
 800efbe:	461a      	mov	r2, r3
 800efc0:	693b      	ldr	r3, [r7, #16]
 800efc2:	4293      	cmp	r3, r2
 800efc4:	d3e6      	bcc.n	800ef94 <dir_next+0x12c>
					}
					fs->winsect -= n;							/* Restore window offset */
 800efc6:	68fb      	ldr	r3, [r7, #12]
 800efc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800efca:	693b      	ldr	r3, [r7, #16]
 800efcc:	1ad2      	subs	r2, r2, r3
 800efce:	68fb      	ldr	r3, [r7, #12]
 800efd0:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800efd2:	687b      	ldr	r3, [r7, #4]
 800efd4:	697a      	ldr	r2, [r7, #20]
 800efd6:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800efd8:	6979      	ldr	r1, [r7, #20]
 800efda:	68f8      	ldr	r0, [r7, #12]
 800efdc:	f7ff fb80 	bl	800e6e0 <clust2sect>
 800efe0:	4602      	mov	r2, r0
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	68ba      	ldr	r2, [r7, #8]
 800efea:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	899b      	ldrh	r3, [r3, #12]
 800eff6:	461a      	mov	r2, r3
 800eff8:	68bb      	ldr	r3, [r7, #8]
 800effa:	fbb3 f0f2 	udiv	r0, r3, r2
 800effe:	fb02 f200 	mul.w	r2, r2, r0
 800f002:	1a9b      	subs	r3, r3, r2
 800f004:	18ca      	adds	r2, r1, r3
 800f006:	687b      	ldr	r3, [r7, #4]
 800f008:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f00a:	2300      	movs	r3, #0
}
 800f00c:	4618      	mov	r0, r3
 800f00e:	3718      	adds	r7, #24
 800f010:	46bd      	mov	sp, r7
 800f012:	bd80      	pop	{r7, pc}

0800f014 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800f014:	b580      	push	{r7, lr}
 800f016:	b086      	sub	sp, #24
 800f018:	af00      	add	r7, sp, #0
 800f01a:	6078      	str	r0, [r7, #4]
 800f01c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800f01e:	687b      	ldr	r3, [r7, #4]
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800f024:	2100      	movs	r1, #0
 800f026:	6878      	ldr	r0, [r7, #4]
 800f028:	f7ff fe95 	bl	800ed56 <dir_sdi>
 800f02c:	4603      	mov	r3, r0
 800f02e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f030:	7dfb      	ldrb	r3, [r7, #23]
 800f032:	2b00      	cmp	r3, #0
 800f034:	d12b      	bne.n	800f08e <dir_alloc+0x7a>
		n = 0;
 800f036:	2300      	movs	r3, #0
 800f038:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	69db      	ldr	r3, [r3, #28]
 800f03e:	4619      	mov	r1, r3
 800f040:	68f8      	ldr	r0, [r7, #12]
 800f042:	f7ff faaf 	bl	800e5a4 <move_window>
 800f046:	4603      	mov	r3, r0
 800f048:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f04a:	7dfb      	ldrb	r3, [r7, #23]
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d11d      	bne.n	800f08c <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800f050:	687b      	ldr	r3, [r7, #4]
 800f052:	6a1b      	ldr	r3, [r3, #32]
 800f054:	781b      	ldrb	r3, [r3, #0]
 800f056:	2be5      	cmp	r3, #229	; 0xe5
 800f058:	d004      	beq.n	800f064 <dir_alloc+0x50>
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	6a1b      	ldr	r3, [r3, #32]
 800f05e:	781b      	ldrb	r3, [r3, #0]
 800f060:	2b00      	cmp	r3, #0
 800f062:	d107      	bne.n	800f074 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800f064:	693b      	ldr	r3, [r7, #16]
 800f066:	3301      	adds	r3, #1
 800f068:	613b      	str	r3, [r7, #16]
 800f06a:	693a      	ldr	r2, [r7, #16]
 800f06c:	683b      	ldr	r3, [r7, #0]
 800f06e:	429a      	cmp	r2, r3
 800f070:	d102      	bne.n	800f078 <dir_alloc+0x64>
 800f072:	e00c      	b.n	800f08e <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800f074:	2300      	movs	r3, #0
 800f076:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800f078:	2101      	movs	r1, #1
 800f07a:	6878      	ldr	r0, [r7, #4]
 800f07c:	f7ff fef4 	bl	800ee68 <dir_next>
 800f080:	4603      	mov	r3, r0
 800f082:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800f084:	7dfb      	ldrb	r3, [r7, #23]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d0d7      	beq.n	800f03a <dir_alloc+0x26>
 800f08a:	e000      	b.n	800f08e <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800f08c:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800f08e:	7dfb      	ldrb	r3, [r7, #23]
 800f090:	2b04      	cmp	r3, #4
 800f092:	d101      	bne.n	800f098 <dir_alloc+0x84>
 800f094:	2307      	movs	r3, #7
 800f096:	75fb      	strb	r3, [r7, #23]
	return res;
 800f098:	7dfb      	ldrb	r3, [r7, #23]
}
 800f09a:	4618      	mov	r0, r3
 800f09c:	3718      	adds	r7, #24
 800f09e:	46bd      	mov	sp, r7
 800f0a0:	bd80      	pop	{r7, pc}

0800f0a2 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800f0a2:	b580      	push	{r7, lr}
 800f0a4:	b084      	sub	sp, #16
 800f0a6:	af00      	add	r7, sp, #0
 800f0a8:	6078      	str	r0, [r7, #4]
 800f0aa:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800f0ac:	683b      	ldr	r3, [r7, #0]
 800f0ae:	331a      	adds	r3, #26
 800f0b0:	4618      	mov	r0, r3
 800f0b2:	f7fe ffc7 	bl	800e044 <ld_word>
 800f0b6:	4603      	mov	r3, r0
 800f0b8:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	781b      	ldrb	r3, [r3, #0]
 800f0be:	2b03      	cmp	r3, #3
 800f0c0:	d109      	bne.n	800f0d6 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800f0c2:	683b      	ldr	r3, [r7, #0]
 800f0c4:	3314      	adds	r3, #20
 800f0c6:	4618      	mov	r0, r3
 800f0c8:	f7fe ffbc 	bl	800e044 <ld_word>
 800f0cc:	4603      	mov	r3, r0
 800f0ce:	041b      	lsls	r3, r3, #16
 800f0d0:	68fa      	ldr	r2, [r7, #12]
 800f0d2:	4313      	orrs	r3, r2
 800f0d4:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800f0d6:	68fb      	ldr	r3, [r7, #12]
}
 800f0d8:	4618      	mov	r0, r3
 800f0da:	3710      	adds	r7, #16
 800f0dc:	46bd      	mov	sp, r7
 800f0de:	bd80      	pop	{r7, pc}

0800f0e0 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800f0e0:	b580      	push	{r7, lr}
 800f0e2:	b084      	sub	sp, #16
 800f0e4:	af00      	add	r7, sp, #0
 800f0e6:	60f8      	str	r0, [r7, #12]
 800f0e8:	60b9      	str	r1, [r7, #8]
 800f0ea:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800f0ec:	68bb      	ldr	r3, [r7, #8]
 800f0ee:	331a      	adds	r3, #26
 800f0f0:	687a      	ldr	r2, [r7, #4]
 800f0f2:	b292      	uxth	r2, r2
 800f0f4:	4611      	mov	r1, r2
 800f0f6:	4618      	mov	r0, r3
 800f0f8:	f7fe ffdf 	bl	800e0ba <st_word>
	if (fs->fs_type == FS_FAT32) {
 800f0fc:	68fb      	ldr	r3, [r7, #12]
 800f0fe:	781b      	ldrb	r3, [r3, #0]
 800f100:	2b03      	cmp	r3, #3
 800f102:	d109      	bne.n	800f118 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800f104:	68bb      	ldr	r3, [r7, #8]
 800f106:	f103 0214 	add.w	r2, r3, #20
 800f10a:	687b      	ldr	r3, [r7, #4]
 800f10c:	0c1b      	lsrs	r3, r3, #16
 800f10e:	b29b      	uxth	r3, r3
 800f110:	4619      	mov	r1, r3
 800f112:	4610      	mov	r0, r2
 800f114:	f7fe ffd1 	bl	800e0ba <st_word>
	}
}
 800f118:	bf00      	nop
 800f11a:	3710      	adds	r7, #16
 800f11c:	46bd      	mov	sp, r7
 800f11e:	bd80      	pop	{r7, pc}

0800f120 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800f120:	b580      	push	{r7, lr}
 800f122:	b086      	sub	sp, #24
 800f124:	af00      	add	r7, sp, #0
 800f126:	6078      	str	r0, [r7, #4]
 800f128:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800f12a:	2304      	movs	r3, #4
 800f12c:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	681b      	ldr	r3, [r3, #0]
 800f132:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800f134:	e03c      	b.n	800f1b0 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	69db      	ldr	r3, [r3, #28]
 800f13a:	4619      	mov	r1, r3
 800f13c:	6938      	ldr	r0, [r7, #16]
 800f13e:	f7ff fa31 	bl	800e5a4 <move_window>
 800f142:	4603      	mov	r3, r0
 800f144:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f146:	7dfb      	ldrb	r3, [r7, #23]
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d136      	bne.n	800f1ba <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800f14c:	687b      	ldr	r3, [r7, #4]
 800f14e:	6a1b      	ldr	r3, [r3, #32]
 800f150:	781b      	ldrb	r3, [r3, #0]
 800f152:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800f154:	7bfb      	ldrb	r3, [r7, #15]
 800f156:	2b00      	cmp	r3, #0
 800f158:	d102      	bne.n	800f160 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800f15a:	2304      	movs	r3, #4
 800f15c:	75fb      	strb	r3, [r7, #23]
 800f15e:	e031      	b.n	800f1c4 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800f160:	687b      	ldr	r3, [r7, #4]
 800f162:	6a1b      	ldr	r3, [r3, #32]
 800f164:	330b      	adds	r3, #11
 800f166:	781b      	ldrb	r3, [r3, #0]
 800f168:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f16c:	73bb      	strb	r3, [r7, #14]
 800f16e:	687b      	ldr	r3, [r7, #4]
 800f170:	7bba      	ldrb	r2, [r7, #14]
 800f172:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800f174:	7bfb      	ldrb	r3, [r7, #15]
 800f176:	2be5      	cmp	r3, #229	; 0xe5
 800f178:	d011      	beq.n	800f19e <dir_read+0x7e>
 800f17a:	7bfb      	ldrb	r3, [r7, #15]
 800f17c:	2b2e      	cmp	r3, #46	; 0x2e
 800f17e:	d00e      	beq.n	800f19e <dir_read+0x7e>
 800f180:	7bbb      	ldrb	r3, [r7, #14]
 800f182:	2b0f      	cmp	r3, #15
 800f184:	d00b      	beq.n	800f19e <dir_read+0x7e>
 800f186:	7bbb      	ldrb	r3, [r7, #14]
 800f188:	f023 0320 	bic.w	r3, r3, #32
 800f18c:	2b08      	cmp	r3, #8
 800f18e:	bf0c      	ite	eq
 800f190:	2301      	moveq	r3, #1
 800f192:	2300      	movne	r3, #0
 800f194:	b2db      	uxtb	r3, r3
 800f196:	461a      	mov	r2, r3
 800f198:	683b      	ldr	r3, [r7, #0]
 800f19a:	4293      	cmp	r3, r2
 800f19c:	d00f      	beq.n	800f1be <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800f19e:	2100      	movs	r1, #0
 800f1a0:	6878      	ldr	r0, [r7, #4]
 800f1a2:	f7ff fe61 	bl	800ee68 <dir_next>
 800f1a6:	4603      	mov	r3, r0
 800f1a8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f1aa:	7dfb      	ldrb	r3, [r7, #23]
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d108      	bne.n	800f1c2 <dir_read+0xa2>
	while (dp->sect) {
 800f1b0:	687b      	ldr	r3, [r7, #4]
 800f1b2:	69db      	ldr	r3, [r3, #28]
 800f1b4:	2b00      	cmp	r3, #0
 800f1b6:	d1be      	bne.n	800f136 <dir_read+0x16>
 800f1b8:	e004      	b.n	800f1c4 <dir_read+0xa4>
		if (res != FR_OK) break;
 800f1ba:	bf00      	nop
 800f1bc:	e002      	b.n	800f1c4 <dir_read+0xa4>
				break;
 800f1be:	bf00      	nop
 800f1c0:	e000      	b.n	800f1c4 <dir_read+0xa4>
		if (res != FR_OK) break;
 800f1c2:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800f1c4:	7dfb      	ldrb	r3, [r7, #23]
 800f1c6:	2b00      	cmp	r3, #0
 800f1c8:	d002      	beq.n	800f1d0 <dir_read+0xb0>
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	2200      	movs	r2, #0
 800f1ce:	61da      	str	r2, [r3, #28]
	return res;
 800f1d0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f1d2:	4618      	mov	r0, r3
 800f1d4:	3718      	adds	r7, #24
 800f1d6:	46bd      	mov	sp, r7
 800f1d8:	bd80      	pop	{r7, pc}

0800f1da <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800f1da:	b580      	push	{r7, lr}
 800f1dc:	b086      	sub	sp, #24
 800f1de:	af00      	add	r7, sp, #0
 800f1e0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	681b      	ldr	r3, [r3, #0]
 800f1e6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800f1e8:	2100      	movs	r1, #0
 800f1ea:	6878      	ldr	r0, [r7, #4]
 800f1ec:	f7ff fdb3 	bl	800ed56 <dir_sdi>
 800f1f0:	4603      	mov	r3, r0
 800f1f2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800f1f4:	7dfb      	ldrb	r3, [r7, #23]
 800f1f6:	2b00      	cmp	r3, #0
 800f1f8:	d001      	beq.n	800f1fe <dir_find+0x24>
 800f1fa:	7dfb      	ldrb	r3, [r7, #23]
 800f1fc:	e03e      	b.n	800f27c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800f1fe:	687b      	ldr	r3, [r7, #4]
 800f200:	69db      	ldr	r3, [r3, #28]
 800f202:	4619      	mov	r1, r3
 800f204:	6938      	ldr	r0, [r7, #16]
 800f206:	f7ff f9cd 	bl	800e5a4 <move_window>
 800f20a:	4603      	mov	r3, r0
 800f20c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f20e:	7dfb      	ldrb	r3, [r7, #23]
 800f210:	2b00      	cmp	r3, #0
 800f212:	d12f      	bne.n	800f274 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	6a1b      	ldr	r3, [r3, #32]
 800f218:	781b      	ldrb	r3, [r3, #0]
 800f21a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800f21c:	7bfb      	ldrb	r3, [r7, #15]
 800f21e:	2b00      	cmp	r3, #0
 800f220:	d102      	bne.n	800f228 <dir_find+0x4e>
 800f222:	2304      	movs	r3, #4
 800f224:	75fb      	strb	r3, [r7, #23]
 800f226:	e028      	b.n	800f27a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	6a1b      	ldr	r3, [r3, #32]
 800f22c:	330b      	adds	r3, #11
 800f22e:	781b      	ldrb	r3, [r3, #0]
 800f230:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f234:	b2da      	uxtb	r2, r3
 800f236:	687b      	ldr	r3, [r7, #4]
 800f238:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	6a1b      	ldr	r3, [r3, #32]
 800f23e:	330b      	adds	r3, #11
 800f240:	781b      	ldrb	r3, [r3, #0]
 800f242:	f003 0308 	and.w	r3, r3, #8
 800f246:	2b00      	cmp	r3, #0
 800f248:	d10a      	bne.n	800f260 <dir_find+0x86>
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	6a18      	ldr	r0, [r3, #32]
 800f24e:	687b      	ldr	r3, [r7, #4]
 800f250:	3324      	adds	r3, #36	; 0x24
 800f252:	220b      	movs	r2, #11
 800f254:	4619      	mov	r1, r3
 800f256:	f7fe ffb2 	bl	800e1be <mem_cmp>
 800f25a:	4603      	mov	r3, r0
 800f25c:	2b00      	cmp	r3, #0
 800f25e:	d00b      	beq.n	800f278 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800f260:	2100      	movs	r1, #0
 800f262:	6878      	ldr	r0, [r7, #4]
 800f264:	f7ff fe00 	bl	800ee68 <dir_next>
 800f268:	4603      	mov	r3, r0
 800f26a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800f26c:	7dfb      	ldrb	r3, [r7, #23]
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d0c5      	beq.n	800f1fe <dir_find+0x24>
 800f272:	e002      	b.n	800f27a <dir_find+0xa0>
		if (res != FR_OK) break;
 800f274:	bf00      	nop
 800f276:	e000      	b.n	800f27a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800f278:	bf00      	nop

	return res;
 800f27a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f27c:	4618      	mov	r0, r3
 800f27e:	3718      	adds	r7, #24
 800f280:	46bd      	mov	sp, r7
 800f282:	bd80      	pop	{r7, pc}

0800f284 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800f284:	b580      	push	{r7, lr}
 800f286:	b084      	sub	sp, #16
 800f288:	af00      	add	r7, sp, #0
 800f28a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	681b      	ldr	r3, [r3, #0]
 800f290:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800f292:	2101      	movs	r1, #1
 800f294:	6878      	ldr	r0, [r7, #4]
 800f296:	f7ff febd 	bl	800f014 <dir_alloc>
 800f29a:	4603      	mov	r3, r0
 800f29c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800f29e:	7bfb      	ldrb	r3, [r7, #15]
 800f2a0:	2b00      	cmp	r3, #0
 800f2a2:	d11c      	bne.n	800f2de <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800f2a4:	687b      	ldr	r3, [r7, #4]
 800f2a6:	69db      	ldr	r3, [r3, #28]
 800f2a8:	4619      	mov	r1, r3
 800f2aa:	68b8      	ldr	r0, [r7, #8]
 800f2ac:	f7ff f97a 	bl	800e5a4 <move_window>
 800f2b0:	4603      	mov	r3, r0
 800f2b2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f2b4:	7bfb      	ldrb	r3, [r7, #15]
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d111      	bne.n	800f2de <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800f2ba:	687b      	ldr	r3, [r7, #4]
 800f2bc:	6a1b      	ldr	r3, [r3, #32]
 800f2be:	2220      	movs	r2, #32
 800f2c0:	2100      	movs	r1, #0
 800f2c2:	4618      	mov	r0, r3
 800f2c4:	f7fe ff61 	bl	800e18a <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	6a18      	ldr	r0, [r3, #32]
 800f2cc:	687b      	ldr	r3, [r7, #4]
 800f2ce:	3324      	adds	r3, #36	; 0x24
 800f2d0:	220b      	movs	r2, #11
 800f2d2:	4619      	mov	r1, r3
 800f2d4:	f7fe ff38 	bl	800e148 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800f2d8:	68bb      	ldr	r3, [r7, #8]
 800f2da:	2201      	movs	r2, #1
 800f2dc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800f2de:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2e0:	4618      	mov	r0, r3
 800f2e2:	3710      	adds	r7, #16
 800f2e4:	46bd      	mov	sp, r7
 800f2e6:	bd80      	pop	{r7, pc}

0800f2e8 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800f2e8:	b580      	push	{r7, lr}
 800f2ea:	b086      	sub	sp, #24
 800f2ec:	af00      	add	r7, sp, #0
 800f2ee:	6078      	str	r0, [r7, #4]
 800f2f0:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800f2f2:	683b      	ldr	r3, [r7, #0]
 800f2f4:	2200      	movs	r2, #0
 800f2f6:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	69db      	ldr	r3, [r3, #28]
 800f2fc:	2b00      	cmp	r3, #0
 800f2fe:	d04e      	beq.n	800f39e <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800f300:	2300      	movs	r3, #0
 800f302:	613b      	str	r3, [r7, #16]
 800f304:	693b      	ldr	r3, [r7, #16]
 800f306:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 800f308:	e021      	b.n	800f34e <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 800f30a:	687b      	ldr	r3, [r7, #4]
 800f30c:	6a1a      	ldr	r2, [r3, #32]
 800f30e:	697b      	ldr	r3, [r7, #20]
 800f310:	1c59      	adds	r1, r3, #1
 800f312:	6179      	str	r1, [r7, #20]
 800f314:	4413      	add	r3, r2
 800f316:	781b      	ldrb	r3, [r3, #0]
 800f318:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 800f31a:	7bfb      	ldrb	r3, [r7, #15]
 800f31c:	2b20      	cmp	r3, #32
 800f31e:	d100      	bne.n	800f322 <get_fileinfo+0x3a>
 800f320:	e015      	b.n	800f34e <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800f322:	7bfb      	ldrb	r3, [r7, #15]
 800f324:	2b05      	cmp	r3, #5
 800f326:	d101      	bne.n	800f32c <get_fileinfo+0x44>
 800f328:	23e5      	movs	r3, #229	; 0xe5
 800f32a:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800f32c:	697b      	ldr	r3, [r7, #20]
 800f32e:	2b09      	cmp	r3, #9
 800f330:	d106      	bne.n	800f340 <get_fileinfo+0x58>
 800f332:	693b      	ldr	r3, [r7, #16]
 800f334:	1c5a      	adds	r2, r3, #1
 800f336:	613a      	str	r2, [r7, #16]
 800f338:	683a      	ldr	r2, [r7, #0]
 800f33a:	4413      	add	r3, r2
 800f33c:	222e      	movs	r2, #46	; 0x2e
 800f33e:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 800f340:	693b      	ldr	r3, [r7, #16]
 800f342:	1c5a      	adds	r2, r3, #1
 800f344:	613a      	str	r2, [r7, #16]
 800f346:	683a      	ldr	r2, [r7, #0]
 800f348:	4413      	add	r3, r2
 800f34a:	7bfa      	ldrb	r2, [r7, #15]
 800f34c:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 800f34e:	697b      	ldr	r3, [r7, #20]
 800f350:	2b0a      	cmp	r3, #10
 800f352:	d9da      	bls.n	800f30a <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 800f354:	683a      	ldr	r2, [r7, #0]
 800f356:	693b      	ldr	r3, [r7, #16]
 800f358:	4413      	add	r3, r2
 800f35a:	3309      	adds	r3, #9
 800f35c:	2200      	movs	r2, #0
 800f35e:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	6a1b      	ldr	r3, [r3, #32]
 800f364:	7ada      	ldrb	r2, [r3, #11]
 800f366:	683b      	ldr	r3, [r7, #0]
 800f368:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800f36a:	687b      	ldr	r3, [r7, #4]
 800f36c:	6a1b      	ldr	r3, [r3, #32]
 800f36e:	331c      	adds	r3, #28
 800f370:	4618      	mov	r0, r3
 800f372:	f7fe fe7f 	bl	800e074 <ld_dword>
 800f376:	4602      	mov	r2, r0
 800f378:	683b      	ldr	r3, [r7, #0]
 800f37a:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	6a1b      	ldr	r3, [r3, #32]
 800f380:	3316      	adds	r3, #22
 800f382:	4618      	mov	r0, r3
 800f384:	f7fe fe76 	bl	800e074 <ld_dword>
 800f388:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800f38a:	68bb      	ldr	r3, [r7, #8]
 800f38c:	b29a      	uxth	r2, r3
 800f38e:	683b      	ldr	r3, [r7, #0]
 800f390:	80da      	strh	r2, [r3, #6]
 800f392:	68bb      	ldr	r3, [r7, #8]
 800f394:	0c1b      	lsrs	r3, r3, #16
 800f396:	b29a      	uxth	r2, r3
 800f398:	683b      	ldr	r3, [r7, #0]
 800f39a:	809a      	strh	r2, [r3, #4]
 800f39c:	e000      	b.n	800f3a0 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800f39e:	bf00      	nop
}
 800f3a0:	3718      	adds	r7, #24
 800f3a2:	46bd      	mov	sp, r7
 800f3a4:	bd80      	pop	{r7, pc}
	...

0800f3a8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800f3a8:	b580      	push	{r7, lr}
 800f3aa:	b088      	sub	sp, #32
 800f3ac:	af00      	add	r7, sp, #0
 800f3ae:	6078      	str	r0, [r7, #4]
 800f3b0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800f3b2:	683b      	ldr	r3, [r7, #0]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	60fb      	str	r3, [r7, #12]
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	3324      	adds	r3, #36	; 0x24
 800f3bc:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800f3be:	220b      	movs	r2, #11
 800f3c0:	2120      	movs	r1, #32
 800f3c2:	68b8      	ldr	r0, [r7, #8]
 800f3c4:	f7fe fee1 	bl	800e18a <mem_set>
	si = i = 0; ni = 8;
 800f3c8:	2300      	movs	r3, #0
 800f3ca:	613b      	str	r3, [r7, #16]
 800f3cc:	693b      	ldr	r3, [r7, #16]
 800f3ce:	617b      	str	r3, [r7, #20]
 800f3d0:	2308      	movs	r3, #8
 800f3d2:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800f3d4:	697b      	ldr	r3, [r7, #20]
 800f3d6:	1c5a      	adds	r2, r3, #1
 800f3d8:	617a      	str	r2, [r7, #20]
 800f3da:	68fa      	ldr	r2, [r7, #12]
 800f3dc:	4413      	add	r3, r2
 800f3de:	781b      	ldrb	r3, [r3, #0]
 800f3e0:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800f3e2:	7ffb      	ldrb	r3, [r7, #31]
 800f3e4:	2b20      	cmp	r3, #32
 800f3e6:	d94e      	bls.n	800f486 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800f3e8:	7ffb      	ldrb	r3, [r7, #31]
 800f3ea:	2b2f      	cmp	r3, #47	; 0x2f
 800f3ec:	d006      	beq.n	800f3fc <create_name+0x54>
 800f3ee:	7ffb      	ldrb	r3, [r7, #31]
 800f3f0:	2b5c      	cmp	r3, #92	; 0x5c
 800f3f2:	d110      	bne.n	800f416 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800f3f4:	e002      	b.n	800f3fc <create_name+0x54>
 800f3f6:	697b      	ldr	r3, [r7, #20]
 800f3f8:	3301      	adds	r3, #1
 800f3fa:	617b      	str	r3, [r7, #20]
 800f3fc:	68fa      	ldr	r2, [r7, #12]
 800f3fe:	697b      	ldr	r3, [r7, #20]
 800f400:	4413      	add	r3, r2
 800f402:	781b      	ldrb	r3, [r3, #0]
 800f404:	2b2f      	cmp	r3, #47	; 0x2f
 800f406:	d0f6      	beq.n	800f3f6 <create_name+0x4e>
 800f408:	68fa      	ldr	r2, [r7, #12]
 800f40a:	697b      	ldr	r3, [r7, #20]
 800f40c:	4413      	add	r3, r2
 800f40e:	781b      	ldrb	r3, [r3, #0]
 800f410:	2b5c      	cmp	r3, #92	; 0x5c
 800f412:	d0f0      	beq.n	800f3f6 <create_name+0x4e>
			break;
 800f414:	e038      	b.n	800f488 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800f416:	7ffb      	ldrb	r3, [r7, #31]
 800f418:	2b2e      	cmp	r3, #46	; 0x2e
 800f41a:	d003      	beq.n	800f424 <create_name+0x7c>
 800f41c:	693a      	ldr	r2, [r7, #16]
 800f41e:	69bb      	ldr	r3, [r7, #24]
 800f420:	429a      	cmp	r2, r3
 800f422:	d30c      	bcc.n	800f43e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800f424:	69bb      	ldr	r3, [r7, #24]
 800f426:	2b0b      	cmp	r3, #11
 800f428:	d002      	beq.n	800f430 <create_name+0x88>
 800f42a:	7ffb      	ldrb	r3, [r7, #31]
 800f42c:	2b2e      	cmp	r3, #46	; 0x2e
 800f42e:	d001      	beq.n	800f434 <create_name+0x8c>
 800f430:	2306      	movs	r3, #6
 800f432:	e044      	b.n	800f4be <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800f434:	2308      	movs	r3, #8
 800f436:	613b      	str	r3, [r7, #16]
 800f438:	230b      	movs	r3, #11
 800f43a:	61bb      	str	r3, [r7, #24]
			continue;
 800f43c:	e022      	b.n	800f484 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800f43e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800f442:	2b00      	cmp	r3, #0
 800f444:	da04      	bge.n	800f450 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800f446:	7ffb      	ldrb	r3, [r7, #31]
 800f448:	3b80      	subs	r3, #128	; 0x80
 800f44a:	4a1f      	ldr	r2, [pc, #124]	; (800f4c8 <create_name+0x120>)
 800f44c:	5cd3      	ldrb	r3, [r2, r3]
 800f44e:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800f450:	7ffb      	ldrb	r3, [r7, #31]
 800f452:	4619      	mov	r1, r3
 800f454:	481d      	ldr	r0, [pc, #116]	; (800f4cc <create_name+0x124>)
 800f456:	f7fe fed9 	bl	800e20c <chk_chr>
 800f45a:	4603      	mov	r3, r0
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	d001      	beq.n	800f464 <create_name+0xbc>
 800f460:	2306      	movs	r3, #6
 800f462:	e02c      	b.n	800f4be <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800f464:	7ffb      	ldrb	r3, [r7, #31]
 800f466:	2b60      	cmp	r3, #96	; 0x60
 800f468:	d905      	bls.n	800f476 <create_name+0xce>
 800f46a:	7ffb      	ldrb	r3, [r7, #31]
 800f46c:	2b7a      	cmp	r3, #122	; 0x7a
 800f46e:	d802      	bhi.n	800f476 <create_name+0xce>
 800f470:	7ffb      	ldrb	r3, [r7, #31]
 800f472:	3b20      	subs	r3, #32
 800f474:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 800f476:	693b      	ldr	r3, [r7, #16]
 800f478:	1c5a      	adds	r2, r3, #1
 800f47a:	613a      	str	r2, [r7, #16]
 800f47c:	68ba      	ldr	r2, [r7, #8]
 800f47e:	4413      	add	r3, r2
 800f480:	7ffa      	ldrb	r2, [r7, #31]
 800f482:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800f484:	e7a6      	b.n	800f3d4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800f486:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800f488:	68fa      	ldr	r2, [r7, #12]
 800f48a:	697b      	ldr	r3, [r7, #20]
 800f48c:	441a      	add	r2, r3
 800f48e:	683b      	ldr	r3, [r7, #0]
 800f490:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800f492:	693b      	ldr	r3, [r7, #16]
 800f494:	2b00      	cmp	r3, #0
 800f496:	d101      	bne.n	800f49c <create_name+0xf4>
 800f498:	2306      	movs	r3, #6
 800f49a:	e010      	b.n	800f4be <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800f49c:	68bb      	ldr	r3, [r7, #8]
 800f49e:	781b      	ldrb	r3, [r3, #0]
 800f4a0:	2be5      	cmp	r3, #229	; 0xe5
 800f4a2:	d102      	bne.n	800f4aa <create_name+0x102>
 800f4a4:	68bb      	ldr	r3, [r7, #8]
 800f4a6:	2205      	movs	r2, #5
 800f4a8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800f4aa:	7ffb      	ldrb	r3, [r7, #31]
 800f4ac:	2b20      	cmp	r3, #32
 800f4ae:	d801      	bhi.n	800f4b4 <create_name+0x10c>
 800f4b0:	2204      	movs	r2, #4
 800f4b2:	e000      	b.n	800f4b6 <create_name+0x10e>
 800f4b4:	2200      	movs	r2, #0
 800f4b6:	68bb      	ldr	r3, [r7, #8]
 800f4b8:	330b      	adds	r3, #11
 800f4ba:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800f4bc:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800f4be:	4618      	mov	r0, r3
 800f4c0:	3720      	adds	r7, #32
 800f4c2:	46bd      	mov	sp, r7
 800f4c4:	bd80      	pop	{r7, pc}
 800f4c6:	bf00      	nop
 800f4c8:	080178d0 	.word	0x080178d0
 800f4cc:	08017858 	.word	0x08017858

0800f4d0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800f4d0:	b580      	push	{r7, lr}
 800f4d2:	b086      	sub	sp, #24
 800f4d4:	af00      	add	r7, sp, #0
 800f4d6:	6078      	str	r0, [r7, #4]
 800f4d8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800f4de:	693b      	ldr	r3, [r7, #16]
 800f4e0:	681b      	ldr	r3, [r3, #0]
 800f4e2:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800f4e4:	e002      	b.n	800f4ec <follow_path+0x1c>
 800f4e6:	683b      	ldr	r3, [r7, #0]
 800f4e8:	3301      	adds	r3, #1
 800f4ea:	603b      	str	r3, [r7, #0]
 800f4ec:	683b      	ldr	r3, [r7, #0]
 800f4ee:	781b      	ldrb	r3, [r3, #0]
 800f4f0:	2b2f      	cmp	r3, #47	; 0x2f
 800f4f2:	d0f8      	beq.n	800f4e6 <follow_path+0x16>
 800f4f4:	683b      	ldr	r3, [r7, #0]
 800f4f6:	781b      	ldrb	r3, [r3, #0]
 800f4f8:	2b5c      	cmp	r3, #92	; 0x5c
 800f4fa:	d0f4      	beq.n	800f4e6 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800f4fc:	693b      	ldr	r3, [r7, #16]
 800f4fe:	2200      	movs	r2, #0
 800f500:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800f502:	683b      	ldr	r3, [r7, #0]
 800f504:	781b      	ldrb	r3, [r3, #0]
 800f506:	2b1f      	cmp	r3, #31
 800f508:	d80a      	bhi.n	800f520 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	2280      	movs	r2, #128	; 0x80
 800f50e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800f512:	2100      	movs	r1, #0
 800f514:	6878      	ldr	r0, [r7, #4]
 800f516:	f7ff fc1e 	bl	800ed56 <dir_sdi>
 800f51a:	4603      	mov	r3, r0
 800f51c:	75fb      	strb	r3, [r7, #23]
 800f51e:	e048      	b.n	800f5b2 <follow_path+0xe2>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f520:	463b      	mov	r3, r7
 800f522:	4619      	mov	r1, r3
 800f524:	6878      	ldr	r0, [r7, #4]
 800f526:	f7ff ff3f 	bl	800f3a8 <create_name>
 800f52a:	4603      	mov	r3, r0
 800f52c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f52e:	7dfb      	ldrb	r3, [r7, #23]
 800f530:	2b00      	cmp	r3, #0
 800f532:	d139      	bne.n	800f5a8 <follow_path+0xd8>
			res = dir_find(dp);				/* Find an object with the segment name */
 800f534:	6878      	ldr	r0, [r7, #4]
 800f536:	f7ff fe50 	bl	800f1da <dir_find>
 800f53a:	4603      	mov	r3, r0
 800f53c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800f53e:	687b      	ldr	r3, [r7, #4]
 800f540:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f544:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800f546:	7dfb      	ldrb	r3, [r7, #23]
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d00a      	beq.n	800f562 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800f54c:	7dfb      	ldrb	r3, [r7, #23]
 800f54e:	2b04      	cmp	r3, #4
 800f550:	d12c      	bne.n	800f5ac <follow_path+0xdc>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800f552:	7afb      	ldrb	r3, [r7, #11]
 800f554:	f003 0304 	and.w	r3, r3, #4
 800f558:	2b00      	cmp	r3, #0
 800f55a:	d127      	bne.n	800f5ac <follow_path+0xdc>
 800f55c:	2305      	movs	r3, #5
 800f55e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800f560:	e024      	b.n	800f5ac <follow_path+0xdc>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f562:	7afb      	ldrb	r3, [r7, #11]
 800f564:	f003 0304 	and.w	r3, r3, #4
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d121      	bne.n	800f5b0 <follow_path+0xe0>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800f56c:	693b      	ldr	r3, [r7, #16]
 800f56e:	799b      	ldrb	r3, [r3, #6]
 800f570:	f003 0310 	and.w	r3, r3, #16
 800f574:	2b00      	cmp	r3, #0
 800f576:	d102      	bne.n	800f57e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800f578:	2305      	movs	r3, #5
 800f57a:	75fb      	strb	r3, [r7, #23]
 800f57c:	e019      	b.n	800f5b2 <follow_path+0xe2>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800f57e:	68fb      	ldr	r3, [r7, #12]
 800f580:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800f584:	687b      	ldr	r3, [r7, #4]
 800f586:	695b      	ldr	r3, [r3, #20]
 800f588:	68fa      	ldr	r2, [r7, #12]
 800f58a:	8992      	ldrh	r2, [r2, #12]
 800f58c:	fbb3 f0f2 	udiv	r0, r3, r2
 800f590:	fb02 f200 	mul.w	r2, r2, r0
 800f594:	1a9b      	subs	r3, r3, r2
 800f596:	440b      	add	r3, r1
 800f598:	4619      	mov	r1, r3
 800f59a:	68f8      	ldr	r0, [r7, #12]
 800f59c:	f7ff fd81 	bl	800f0a2 <ld_clust>
 800f5a0:	4602      	mov	r2, r0
 800f5a2:	693b      	ldr	r3, [r7, #16]
 800f5a4:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f5a6:	e7bb      	b.n	800f520 <follow_path+0x50>
			if (res != FR_OK) break;
 800f5a8:	bf00      	nop
 800f5aa:	e002      	b.n	800f5b2 <follow_path+0xe2>
				break;
 800f5ac:	bf00      	nop
 800f5ae:	e000      	b.n	800f5b2 <follow_path+0xe2>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f5b0:	bf00      	nop
			}
		}
	}

	return res;
 800f5b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800f5b4:	4618      	mov	r0, r3
 800f5b6:	3718      	adds	r7, #24
 800f5b8:	46bd      	mov	sp, r7
 800f5ba:	bd80      	pop	{r7, pc}

0800f5bc <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800f5bc:	b480      	push	{r7}
 800f5be:	b087      	sub	sp, #28
 800f5c0:	af00      	add	r7, sp, #0
 800f5c2:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800f5c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f5c8:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	681b      	ldr	r3, [r3, #0]
 800f5ce:	2b00      	cmp	r3, #0
 800f5d0:	d031      	beq.n	800f636 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	681b      	ldr	r3, [r3, #0]
 800f5d6:	617b      	str	r3, [r7, #20]
 800f5d8:	e002      	b.n	800f5e0 <get_ldnumber+0x24>
 800f5da:	697b      	ldr	r3, [r7, #20]
 800f5dc:	3301      	adds	r3, #1
 800f5de:	617b      	str	r3, [r7, #20]
 800f5e0:	697b      	ldr	r3, [r7, #20]
 800f5e2:	781b      	ldrb	r3, [r3, #0]
 800f5e4:	2b20      	cmp	r3, #32
 800f5e6:	d903      	bls.n	800f5f0 <get_ldnumber+0x34>
 800f5e8:	697b      	ldr	r3, [r7, #20]
 800f5ea:	781b      	ldrb	r3, [r3, #0]
 800f5ec:	2b3a      	cmp	r3, #58	; 0x3a
 800f5ee:	d1f4      	bne.n	800f5da <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800f5f0:	697b      	ldr	r3, [r7, #20]
 800f5f2:	781b      	ldrb	r3, [r3, #0]
 800f5f4:	2b3a      	cmp	r3, #58	; 0x3a
 800f5f6:	d11c      	bne.n	800f632 <get_ldnumber+0x76>
			tp = *path;
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800f5fe:	68fb      	ldr	r3, [r7, #12]
 800f600:	1c5a      	adds	r2, r3, #1
 800f602:	60fa      	str	r2, [r7, #12]
 800f604:	781b      	ldrb	r3, [r3, #0]
 800f606:	3b30      	subs	r3, #48	; 0x30
 800f608:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800f60a:	68bb      	ldr	r3, [r7, #8]
 800f60c:	2b09      	cmp	r3, #9
 800f60e:	d80e      	bhi.n	800f62e <get_ldnumber+0x72>
 800f610:	68fa      	ldr	r2, [r7, #12]
 800f612:	697b      	ldr	r3, [r7, #20]
 800f614:	429a      	cmp	r2, r3
 800f616:	d10a      	bne.n	800f62e <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800f618:	68bb      	ldr	r3, [r7, #8]
 800f61a:	2b00      	cmp	r3, #0
 800f61c:	d107      	bne.n	800f62e <get_ldnumber+0x72>
					vol = (int)i;
 800f61e:	68bb      	ldr	r3, [r7, #8]
 800f620:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800f622:	697b      	ldr	r3, [r7, #20]
 800f624:	3301      	adds	r3, #1
 800f626:	617b      	str	r3, [r7, #20]
 800f628:	687b      	ldr	r3, [r7, #4]
 800f62a:	697a      	ldr	r2, [r7, #20]
 800f62c:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800f62e:	693b      	ldr	r3, [r7, #16]
 800f630:	e002      	b.n	800f638 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800f632:	2300      	movs	r3, #0
 800f634:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800f636:	693b      	ldr	r3, [r7, #16]
}
 800f638:	4618      	mov	r0, r3
 800f63a:	371c      	adds	r7, #28
 800f63c:	46bd      	mov	sp, r7
 800f63e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f642:	4770      	bx	lr

0800f644 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800f644:	b580      	push	{r7, lr}
 800f646:	b082      	sub	sp, #8
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]
 800f64c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	2200      	movs	r2, #0
 800f652:	70da      	strb	r2, [r3, #3]
 800f654:	687b      	ldr	r3, [r7, #4]
 800f656:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f65a:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800f65c:	6839      	ldr	r1, [r7, #0]
 800f65e:	6878      	ldr	r0, [r7, #4]
 800f660:	f7fe ffa0 	bl	800e5a4 <move_window>
 800f664:	4603      	mov	r3, r0
 800f666:	2b00      	cmp	r3, #0
 800f668:	d001      	beq.n	800f66e <check_fs+0x2a>
 800f66a:	2304      	movs	r3, #4
 800f66c:	e038      	b.n	800f6e0 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	3334      	adds	r3, #52	; 0x34
 800f672:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f676:	4618      	mov	r0, r3
 800f678:	f7fe fce4 	bl	800e044 <ld_word>
 800f67c:	4603      	mov	r3, r0
 800f67e:	461a      	mov	r2, r3
 800f680:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800f684:	429a      	cmp	r2, r3
 800f686:	d001      	beq.n	800f68c <check_fs+0x48>
 800f688:	2303      	movs	r3, #3
 800f68a:	e029      	b.n	800f6e0 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f692:	2be9      	cmp	r3, #233	; 0xe9
 800f694:	d009      	beq.n	800f6aa <check_fs+0x66>
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f69c:	2beb      	cmp	r3, #235	; 0xeb
 800f69e:	d11e      	bne.n	800f6de <check_fs+0x9a>
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800f6a6:	2b90      	cmp	r3, #144	; 0x90
 800f6a8:	d119      	bne.n	800f6de <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800f6aa:	687b      	ldr	r3, [r7, #4]
 800f6ac:	3334      	adds	r3, #52	; 0x34
 800f6ae:	3336      	adds	r3, #54	; 0x36
 800f6b0:	4618      	mov	r0, r3
 800f6b2:	f7fe fcdf 	bl	800e074 <ld_dword>
 800f6b6:	4603      	mov	r3, r0
 800f6b8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800f6bc:	4a0a      	ldr	r2, [pc, #40]	; (800f6e8 <check_fs+0xa4>)
 800f6be:	4293      	cmp	r3, r2
 800f6c0:	d101      	bne.n	800f6c6 <check_fs+0x82>
 800f6c2:	2300      	movs	r3, #0
 800f6c4:	e00c      	b.n	800f6e0 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800f6c6:	687b      	ldr	r3, [r7, #4]
 800f6c8:	3334      	adds	r3, #52	; 0x34
 800f6ca:	3352      	adds	r3, #82	; 0x52
 800f6cc:	4618      	mov	r0, r3
 800f6ce:	f7fe fcd1 	bl	800e074 <ld_dword>
 800f6d2:	4602      	mov	r2, r0
 800f6d4:	4b05      	ldr	r3, [pc, #20]	; (800f6ec <check_fs+0xa8>)
 800f6d6:	429a      	cmp	r2, r3
 800f6d8:	d101      	bne.n	800f6de <check_fs+0x9a>
 800f6da:	2300      	movs	r3, #0
 800f6dc:	e000      	b.n	800f6e0 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800f6de:	2302      	movs	r3, #2
}
 800f6e0:	4618      	mov	r0, r3
 800f6e2:	3708      	adds	r7, #8
 800f6e4:	46bd      	mov	sp, r7
 800f6e6:	bd80      	pop	{r7, pc}
 800f6e8:	00544146 	.word	0x00544146
 800f6ec:	33544146 	.word	0x33544146

0800f6f0 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800f6f0:	b580      	push	{r7, lr}
 800f6f2:	b096      	sub	sp, #88	; 0x58
 800f6f4:	af00      	add	r7, sp, #0
 800f6f6:	60f8      	str	r0, [r7, #12]
 800f6f8:	60b9      	str	r1, [r7, #8]
 800f6fa:	4613      	mov	r3, r2
 800f6fc:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800f6fe:	68bb      	ldr	r3, [r7, #8]
 800f700:	2200      	movs	r2, #0
 800f702:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800f704:	68f8      	ldr	r0, [r7, #12]
 800f706:	f7ff ff59 	bl	800f5bc <get_ldnumber>
 800f70a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800f70c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f70e:	2b00      	cmp	r3, #0
 800f710:	da01      	bge.n	800f716 <find_volume+0x26>
 800f712:	230b      	movs	r3, #11
 800f714:	e265      	b.n	800fbe2 <find_volume+0x4f2>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800f716:	4ab0      	ldr	r2, [pc, #704]	; (800f9d8 <find_volume+0x2e8>)
 800f718:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f71a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f71e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800f720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f722:	2b00      	cmp	r3, #0
 800f724:	d101      	bne.n	800f72a <find_volume+0x3a>
 800f726:	230c      	movs	r3, #12
 800f728:	e25b      	b.n	800fbe2 <find_volume+0x4f2>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800f72a:	68bb      	ldr	r3, [r7, #8]
 800f72c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f72e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800f730:	79fb      	ldrb	r3, [r7, #7]
 800f732:	f023 0301 	bic.w	r3, r3, #1
 800f736:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800f738:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f73a:	781b      	ldrb	r3, [r3, #0]
 800f73c:	2b00      	cmp	r3, #0
 800f73e:	d01a      	beq.n	800f776 <find_volume+0x86>
		stat = disk_status(fs->drv);
 800f740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f742:	785b      	ldrb	r3, [r3, #1]
 800f744:	4618      	mov	r0, r3
 800f746:	f7fe fbdf 	bl	800df08 <disk_status>
 800f74a:	4603      	mov	r3, r0
 800f74c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800f750:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f754:	f003 0301 	and.w	r3, r3, #1
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d10c      	bne.n	800f776 <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800f75c:	79fb      	ldrb	r3, [r7, #7]
 800f75e:	2b00      	cmp	r3, #0
 800f760:	d007      	beq.n	800f772 <find_volume+0x82>
 800f762:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f766:	f003 0304 	and.w	r3, r3, #4
 800f76a:	2b00      	cmp	r3, #0
 800f76c:	d001      	beq.n	800f772 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800f76e:	230a      	movs	r3, #10
 800f770:	e237      	b.n	800fbe2 <find_volume+0x4f2>
			}
			return FR_OK;				/* The file system object is valid */
 800f772:	2300      	movs	r3, #0
 800f774:	e235      	b.n	800fbe2 <find_volume+0x4f2>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800f776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f778:	2200      	movs	r2, #0
 800f77a:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800f77c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f77e:	b2da      	uxtb	r2, r3
 800f780:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f782:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800f784:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f786:	785b      	ldrb	r3, [r3, #1]
 800f788:	4618      	mov	r0, r3
 800f78a:	f7fe fbd7 	bl	800df3c <disk_initialize>
 800f78e:	4603      	mov	r3, r0
 800f790:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800f794:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f798:	f003 0301 	and.w	r3, r3, #1
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d001      	beq.n	800f7a4 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800f7a0:	2303      	movs	r3, #3
 800f7a2:	e21e      	b.n	800fbe2 <find_volume+0x4f2>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800f7a4:	79fb      	ldrb	r3, [r7, #7]
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d007      	beq.n	800f7ba <find_volume+0xca>
 800f7aa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f7ae:	f003 0304 	and.w	r3, r3, #4
 800f7b2:	2b00      	cmp	r3, #0
 800f7b4:	d001      	beq.n	800f7ba <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800f7b6:	230a      	movs	r3, #10
 800f7b8:	e213      	b.n	800fbe2 <find_volume+0x4f2>
	}
#if _MAX_SS != _MIN_SS					/* Get sector size (multiple sector size cfg only) */
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 800f7ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7bc:	7858      	ldrb	r0, [r3, #1]
 800f7be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7c0:	330c      	adds	r3, #12
 800f7c2:	461a      	mov	r2, r3
 800f7c4:	2102      	movs	r1, #2
 800f7c6:	f7fe fc1f 	bl	800e008 <disk_ioctl>
 800f7ca:	4603      	mov	r3, r0
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	d001      	beq.n	800f7d4 <find_volume+0xe4>
 800f7d0:	2301      	movs	r3, #1
 800f7d2:	e206      	b.n	800fbe2 <find_volume+0x4f2>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 800f7d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7d6:	899b      	ldrh	r3, [r3, #12]
 800f7d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f7dc:	d80d      	bhi.n	800f7fa <find_volume+0x10a>
 800f7de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7e0:	899b      	ldrh	r3, [r3, #12]
 800f7e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f7e6:	d308      	bcc.n	800f7fa <find_volume+0x10a>
 800f7e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7ea:	899b      	ldrh	r3, [r3, #12]
 800f7ec:	461a      	mov	r2, r3
 800f7ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7f0:	899b      	ldrh	r3, [r3, #12]
 800f7f2:	3b01      	subs	r3, #1
 800f7f4:	4013      	ands	r3, r2
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d001      	beq.n	800f7fe <find_volume+0x10e>
 800f7fa:	2301      	movs	r3, #1
 800f7fc:	e1f1      	b.n	800fbe2 <find_volume+0x4f2>
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800f7fe:	2300      	movs	r3, #0
 800f800:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800f802:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f804:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f806:	f7ff ff1d 	bl	800f644 <check_fs>
 800f80a:	4603      	mov	r3, r0
 800f80c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800f810:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f814:	2b02      	cmp	r3, #2
 800f816:	d14b      	bne.n	800f8b0 <find_volume+0x1c0>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f818:	2300      	movs	r3, #0
 800f81a:	643b      	str	r3, [r7, #64]	; 0x40
 800f81c:	e01f      	b.n	800f85e <find_volume+0x16e>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800f81e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f820:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f824:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f826:	011b      	lsls	r3, r3, #4
 800f828:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800f82c:	4413      	add	r3, r2
 800f82e:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800f830:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f832:	3304      	adds	r3, #4
 800f834:	781b      	ldrb	r3, [r3, #0]
 800f836:	2b00      	cmp	r3, #0
 800f838:	d006      	beq.n	800f848 <find_volume+0x158>
 800f83a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f83c:	3308      	adds	r3, #8
 800f83e:	4618      	mov	r0, r3
 800f840:	f7fe fc18 	bl	800e074 <ld_dword>
 800f844:	4602      	mov	r2, r0
 800f846:	e000      	b.n	800f84a <find_volume+0x15a>
 800f848:	2200      	movs	r2, #0
 800f84a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f84c:	009b      	lsls	r3, r3, #2
 800f84e:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800f852:	440b      	add	r3, r1
 800f854:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f858:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f85a:	3301      	adds	r3, #1
 800f85c:	643b      	str	r3, [r7, #64]	; 0x40
 800f85e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f860:	2b03      	cmp	r3, #3
 800f862:	d9dc      	bls.n	800f81e <find_volume+0x12e>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800f864:	2300      	movs	r3, #0
 800f866:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800f868:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f86a:	2b00      	cmp	r3, #0
 800f86c:	d002      	beq.n	800f874 <find_volume+0x184>
 800f86e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f870:	3b01      	subs	r3, #1
 800f872:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800f874:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f876:	009b      	lsls	r3, r3, #2
 800f878:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800f87c:	4413      	add	r3, r2
 800f87e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800f882:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800f884:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f886:	2b00      	cmp	r3, #0
 800f888:	d005      	beq.n	800f896 <find_volume+0x1a6>
 800f88a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f88c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f88e:	f7ff fed9 	bl	800f644 <check_fs>
 800f892:	4603      	mov	r3, r0
 800f894:	e000      	b.n	800f898 <find_volume+0x1a8>
 800f896:	2303      	movs	r3, #3
 800f898:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800f89c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f8a0:	2b01      	cmp	r3, #1
 800f8a2:	d905      	bls.n	800f8b0 <find_volume+0x1c0>
 800f8a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f8a6:	3301      	adds	r3, #1
 800f8a8:	643b      	str	r3, [r7, #64]	; 0x40
 800f8aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f8ac:	2b03      	cmp	r3, #3
 800f8ae:	d9e1      	bls.n	800f874 <find_volume+0x184>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800f8b0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f8b4:	2b04      	cmp	r3, #4
 800f8b6:	d101      	bne.n	800f8bc <find_volume+0x1cc>
 800f8b8:	2301      	movs	r3, #1
 800f8ba:	e192      	b.n	800fbe2 <find_volume+0x4f2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800f8bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f8c0:	2b01      	cmp	r3, #1
 800f8c2:	d901      	bls.n	800f8c8 <find_volume+0x1d8>
 800f8c4:	230d      	movs	r3, #13
 800f8c6:	e18c      	b.n	800fbe2 <find_volume+0x4f2>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800f8c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8ca:	3334      	adds	r3, #52	; 0x34
 800f8cc:	330b      	adds	r3, #11
 800f8ce:	4618      	mov	r0, r3
 800f8d0:	f7fe fbb8 	bl	800e044 <ld_word>
 800f8d4:	4603      	mov	r3, r0
 800f8d6:	461a      	mov	r2, r3
 800f8d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8da:	899b      	ldrh	r3, [r3, #12]
 800f8dc:	429a      	cmp	r2, r3
 800f8de:	d001      	beq.n	800f8e4 <find_volume+0x1f4>
 800f8e0:	230d      	movs	r3, #13
 800f8e2:	e17e      	b.n	800fbe2 <find_volume+0x4f2>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800f8e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8e6:	3334      	adds	r3, #52	; 0x34
 800f8e8:	3316      	adds	r3, #22
 800f8ea:	4618      	mov	r0, r3
 800f8ec:	f7fe fbaa 	bl	800e044 <ld_word>
 800f8f0:	4603      	mov	r3, r0
 800f8f2:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800f8f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f8f6:	2b00      	cmp	r3, #0
 800f8f8:	d106      	bne.n	800f908 <find_volume+0x218>
 800f8fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8fc:	3334      	adds	r3, #52	; 0x34
 800f8fe:	3324      	adds	r3, #36	; 0x24
 800f900:	4618      	mov	r0, r3
 800f902:	f7fe fbb7 	bl	800e074 <ld_dword>
 800f906:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800f908:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f90a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f90c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800f90e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f910:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800f914:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f916:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800f918:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f91a:	789b      	ldrb	r3, [r3, #2]
 800f91c:	2b01      	cmp	r3, #1
 800f91e:	d005      	beq.n	800f92c <find_volume+0x23c>
 800f920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f922:	789b      	ldrb	r3, [r3, #2]
 800f924:	2b02      	cmp	r3, #2
 800f926:	d001      	beq.n	800f92c <find_volume+0x23c>
 800f928:	230d      	movs	r3, #13
 800f92a:	e15a      	b.n	800fbe2 <find_volume+0x4f2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800f92c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f92e:	789b      	ldrb	r3, [r3, #2]
 800f930:	461a      	mov	r2, r3
 800f932:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f934:	fb02 f303 	mul.w	r3, r2, r3
 800f938:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800f93a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f93c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f940:	b29a      	uxth	r2, r3
 800f942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f944:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800f946:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f948:	895b      	ldrh	r3, [r3, #10]
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d008      	beq.n	800f960 <find_volume+0x270>
 800f94e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f950:	895b      	ldrh	r3, [r3, #10]
 800f952:	461a      	mov	r2, r3
 800f954:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f956:	895b      	ldrh	r3, [r3, #10]
 800f958:	3b01      	subs	r3, #1
 800f95a:	4013      	ands	r3, r2
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d001      	beq.n	800f964 <find_volume+0x274>
 800f960:	230d      	movs	r3, #13
 800f962:	e13e      	b.n	800fbe2 <find_volume+0x4f2>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800f964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f966:	3334      	adds	r3, #52	; 0x34
 800f968:	3311      	adds	r3, #17
 800f96a:	4618      	mov	r0, r3
 800f96c:	f7fe fb6a 	bl	800e044 <ld_word>
 800f970:	4603      	mov	r3, r0
 800f972:	461a      	mov	r2, r3
 800f974:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f976:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800f978:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f97a:	891b      	ldrh	r3, [r3, #8]
 800f97c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f97e:	8992      	ldrh	r2, [r2, #12]
 800f980:	0952      	lsrs	r2, r2, #5
 800f982:	b292      	uxth	r2, r2
 800f984:	fbb3 f1f2 	udiv	r1, r3, r2
 800f988:	fb02 f201 	mul.w	r2, r2, r1
 800f98c:	1a9b      	subs	r3, r3, r2
 800f98e:	b29b      	uxth	r3, r3
 800f990:	2b00      	cmp	r3, #0
 800f992:	d001      	beq.n	800f998 <find_volume+0x2a8>
 800f994:	230d      	movs	r3, #13
 800f996:	e124      	b.n	800fbe2 <find_volume+0x4f2>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800f998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f99a:	3334      	adds	r3, #52	; 0x34
 800f99c:	3313      	adds	r3, #19
 800f99e:	4618      	mov	r0, r3
 800f9a0:	f7fe fb50 	bl	800e044 <ld_word>
 800f9a4:	4603      	mov	r3, r0
 800f9a6:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800f9a8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f9aa:	2b00      	cmp	r3, #0
 800f9ac:	d106      	bne.n	800f9bc <find_volume+0x2cc>
 800f9ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9b0:	3334      	adds	r3, #52	; 0x34
 800f9b2:	3320      	adds	r3, #32
 800f9b4:	4618      	mov	r0, r3
 800f9b6:	f7fe fb5d 	bl	800e074 <ld_dword>
 800f9ba:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800f9bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9be:	3334      	adds	r3, #52	; 0x34
 800f9c0:	330e      	adds	r3, #14
 800f9c2:	4618      	mov	r0, r3
 800f9c4:	f7fe fb3e 	bl	800e044 <ld_word>
 800f9c8:	4603      	mov	r3, r0
 800f9ca:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800f9cc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d104      	bne.n	800f9dc <find_volume+0x2ec>
 800f9d2:	230d      	movs	r3, #13
 800f9d4:	e105      	b.n	800fbe2 <find_volume+0x4f2>
 800f9d6:	bf00      	nop
 800f9d8:	20000828 	.word	0x20000828

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800f9dc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800f9de:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f9e0:	4413      	add	r3, r2
 800f9e2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f9e4:	8911      	ldrh	r1, [r2, #8]
 800f9e6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f9e8:	8992      	ldrh	r2, [r2, #12]
 800f9ea:	0952      	lsrs	r2, r2, #5
 800f9ec:	b292      	uxth	r2, r2
 800f9ee:	fbb1 f2f2 	udiv	r2, r1, r2
 800f9f2:	b292      	uxth	r2, r2
 800f9f4:	4413      	add	r3, r2
 800f9f6:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800f9f8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f9fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9fc:	429a      	cmp	r2, r3
 800f9fe:	d201      	bcs.n	800fa04 <find_volume+0x314>
 800fa00:	230d      	movs	r3, #13
 800fa02:	e0ee      	b.n	800fbe2 <find_volume+0x4f2>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800fa04:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800fa06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa08:	1ad3      	subs	r3, r2, r3
 800fa0a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800fa0c:	8952      	ldrh	r2, [r2, #10]
 800fa0e:	fbb3 f3f2 	udiv	r3, r3, r2
 800fa12:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800fa14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa16:	2b00      	cmp	r3, #0
 800fa18:	d101      	bne.n	800fa1e <find_volume+0x32e>
 800fa1a:	230d      	movs	r3, #13
 800fa1c:	e0e1      	b.n	800fbe2 <find_volume+0x4f2>
		fmt = FS_FAT32;
 800fa1e:	2303      	movs	r3, #3
 800fa20:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800fa24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa26:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800fa2a:	4293      	cmp	r3, r2
 800fa2c:	d802      	bhi.n	800fa34 <find_volume+0x344>
 800fa2e:	2302      	movs	r3, #2
 800fa30:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800fa34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa36:	f640 72f5 	movw	r2, #4085	; 0xff5
 800fa3a:	4293      	cmp	r3, r2
 800fa3c:	d802      	bhi.n	800fa44 <find_volume+0x354>
 800fa3e:	2301      	movs	r3, #1
 800fa40:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800fa44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa46:	1c9a      	adds	r2, r3, #2
 800fa48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa4a:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800fa4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa4e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fa50:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800fa52:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800fa54:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fa56:	441a      	add	r2, r3
 800fa58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa5a:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800fa5c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fa5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa60:	441a      	add	r2, r3
 800fa62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa64:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800fa66:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fa6a:	2b03      	cmp	r3, #3
 800fa6c:	d11e      	bne.n	800faac <find_volume+0x3bc>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800fa6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa70:	3334      	adds	r3, #52	; 0x34
 800fa72:	332a      	adds	r3, #42	; 0x2a
 800fa74:	4618      	mov	r0, r3
 800fa76:	f7fe fae5 	bl	800e044 <ld_word>
 800fa7a:	4603      	mov	r3, r0
 800fa7c:	2b00      	cmp	r3, #0
 800fa7e:	d001      	beq.n	800fa84 <find_volume+0x394>
 800fa80:	230d      	movs	r3, #13
 800fa82:	e0ae      	b.n	800fbe2 <find_volume+0x4f2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800fa84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa86:	891b      	ldrh	r3, [r3, #8]
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d001      	beq.n	800fa90 <find_volume+0x3a0>
 800fa8c:	230d      	movs	r3, #13
 800fa8e:	e0a8      	b.n	800fbe2 <find_volume+0x4f2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800fa90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa92:	3334      	adds	r3, #52	; 0x34
 800fa94:	332c      	adds	r3, #44	; 0x2c
 800fa96:	4618      	mov	r0, r3
 800fa98:	f7fe faec 	bl	800e074 <ld_dword>
 800fa9c:	4602      	mov	r2, r0
 800fa9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800faa0:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800faa2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800faa4:	699b      	ldr	r3, [r3, #24]
 800faa6:	009b      	lsls	r3, r3, #2
 800faa8:	647b      	str	r3, [r7, #68]	; 0x44
 800faaa:	e01f      	b.n	800faec <find_volume+0x3fc>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800faac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800faae:	891b      	ldrh	r3, [r3, #8]
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d101      	bne.n	800fab8 <find_volume+0x3c8>
 800fab4:	230d      	movs	r3, #13
 800fab6:	e094      	b.n	800fbe2 <find_volume+0x4f2>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800fab8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800faba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800fabc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fabe:	441a      	add	r2, r3
 800fac0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fac2:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800fac4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fac8:	2b02      	cmp	r3, #2
 800faca:	d103      	bne.n	800fad4 <find_volume+0x3e4>
 800facc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800face:	699b      	ldr	r3, [r3, #24]
 800fad0:	005b      	lsls	r3, r3, #1
 800fad2:	e00a      	b.n	800faea <find_volume+0x3fa>
 800fad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fad6:	699a      	ldr	r2, [r3, #24]
 800fad8:	4613      	mov	r3, r2
 800fada:	005b      	lsls	r3, r3, #1
 800fadc:	4413      	add	r3, r2
 800fade:	085a      	lsrs	r2, r3, #1
 800fae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fae2:	699b      	ldr	r3, [r3, #24]
 800fae4:	f003 0301 	and.w	r3, r3, #1
 800fae8:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800faea:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800faec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800faee:	69da      	ldr	r2, [r3, #28]
 800faf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800faf2:	899b      	ldrh	r3, [r3, #12]
 800faf4:	4619      	mov	r1, r3
 800faf6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800faf8:	440b      	add	r3, r1
 800fafa:	3b01      	subs	r3, #1
 800fafc:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800fafe:	8989      	ldrh	r1, [r1, #12]
 800fb00:	fbb3 f3f1 	udiv	r3, r3, r1
 800fb04:	429a      	cmp	r2, r3
 800fb06:	d201      	bcs.n	800fb0c <find_volume+0x41c>
 800fb08:	230d      	movs	r3, #13
 800fb0a:	e06a      	b.n	800fbe2 <find_volume+0x4f2>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800fb0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb0e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fb12:	615a      	str	r2, [r3, #20]
 800fb14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb16:	695a      	ldr	r2, [r3, #20]
 800fb18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb1a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800fb1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb1e:	2280      	movs	r2, #128	; 0x80
 800fb20:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800fb22:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fb26:	2b03      	cmp	r3, #3
 800fb28:	d149      	bne.n	800fbbe <find_volume+0x4ce>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800fb2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb2c:	3334      	adds	r3, #52	; 0x34
 800fb2e:	3330      	adds	r3, #48	; 0x30
 800fb30:	4618      	mov	r0, r3
 800fb32:	f7fe fa87 	bl	800e044 <ld_word>
 800fb36:	4603      	mov	r3, r0
 800fb38:	2b01      	cmp	r3, #1
 800fb3a:	d140      	bne.n	800fbbe <find_volume+0x4ce>
			&& move_window(fs, bsect + 1) == FR_OK)
 800fb3c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fb3e:	3301      	adds	r3, #1
 800fb40:	4619      	mov	r1, r3
 800fb42:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fb44:	f7fe fd2e 	bl	800e5a4 <move_window>
 800fb48:	4603      	mov	r3, r0
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d137      	bne.n	800fbbe <find_volume+0x4ce>
		{
			fs->fsi_flag = 0;
 800fb4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb50:	2200      	movs	r2, #0
 800fb52:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800fb54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb56:	3334      	adds	r3, #52	; 0x34
 800fb58:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	f7fe fa71 	bl	800e044 <ld_word>
 800fb62:	4603      	mov	r3, r0
 800fb64:	461a      	mov	r2, r3
 800fb66:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800fb6a:	429a      	cmp	r2, r3
 800fb6c:	d127      	bne.n	800fbbe <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800fb6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb70:	3334      	adds	r3, #52	; 0x34
 800fb72:	4618      	mov	r0, r3
 800fb74:	f7fe fa7e 	bl	800e074 <ld_dword>
 800fb78:	4602      	mov	r2, r0
 800fb7a:	4b1c      	ldr	r3, [pc, #112]	; (800fbec <find_volume+0x4fc>)
 800fb7c:	429a      	cmp	r2, r3
 800fb7e:	d11e      	bne.n	800fbbe <find_volume+0x4ce>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800fb80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb82:	3334      	adds	r3, #52	; 0x34
 800fb84:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800fb88:	4618      	mov	r0, r3
 800fb8a:	f7fe fa73 	bl	800e074 <ld_dword>
 800fb8e:	4602      	mov	r2, r0
 800fb90:	4b17      	ldr	r3, [pc, #92]	; (800fbf0 <find_volume+0x500>)
 800fb92:	429a      	cmp	r2, r3
 800fb94:	d113      	bne.n	800fbbe <find_volume+0x4ce>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800fb96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb98:	3334      	adds	r3, #52	; 0x34
 800fb9a:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800fb9e:	4618      	mov	r0, r3
 800fba0:	f7fe fa68 	bl	800e074 <ld_dword>
 800fba4:	4602      	mov	r2, r0
 800fba6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fba8:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800fbaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbac:	3334      	adds	r3, #52	; 0x34
 800fbae:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800fbb2:	4618      	mov	r0, r3
 800fbb4:	f7fe fa5e 	bl	800e074 <ld_dword>
 800fbb8:	4602      	mov	r2, r0
 800fbba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbbc:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800fbbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbc0:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800fbc4:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800fbc6:	4b0b      	ldr	r3, [pc, #44]	; (800fbf4 <find_volume+0x504>)
 800fbc8:	881b      	ldrh	r3, [r3, #0]
 800fbca:	3301      	adds	r3, #1
 800fbcc:	b29a      	uxth	r2, r3
 800fbce:	4b09      	ldr	r3, [pc, #36]	; (800fbf4 <find_volume+0x504>)
 800fbd0:	801a      	strh	r2, [r3, #0]
 800fbd2:	4b08      	ldr	r3, [pc, #32]	; (800fbf4 <find_volume+0x504>)
 800fbd4:	881a      	ldrh	r2, [r3, #0]
 800fbd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbd8:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800fbda:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fbdc:	f7fe fc7a 	bl	800e4d4 <clear_lock>
#endif
	return FR_OK;
 800fbe0:	2300      	movs	r3, #0
}
 800fbe2:	4618      	mov	r0, r3
 800fbe4:	3758      	adds	r7, #88	; 0x58
 800fbe6:	46bd      	mov	sp, r7
 800fbe8:	bd80      	pop	{r7, pc}
 800fbea:	bf00      	nop
 800fbec:	41615252 	.word	0x41615252
 800fbf0:	61417272 	.word	0x61417272
 800fbf4:	2000082c 	.word	0x2000082c

0800fbf8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800fbf8:	b580      	push	{r7, lr}
 800fbfa:	b084      	sub	sp, #16
 800fbfc:	af00      	add	r7, sp, #0
 800fbfe:	6078      	str	r0, [r7, #4]
 800fc00:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800fc02:	2309      	movs	r3, #9
 800fc04:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800fc06:	687b      	ldr	r3, [r7, #4]
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d01c      	beq.n	800fc46 <validate+0x4e>
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	681b      	ldr	r3, [r3, #0]
 800fc10:	2b00      	cmp	r3, #0
 800fc12:	d018      	beq.n	800fc46 <validate+0x4e>
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	781b      	ldrb	r3, [r3, #0]
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d013      	beq.n	800fc46 <validate+0x4e>
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	889a      	ldrh	r2, [r3, #4]
 800fc22:	687b      	ldr	r3, [r7, #4]
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	88db      	ldrh	r3, [r3, #6]
 800fc28:	429a      	cmp	r2, r3
 800fc2a:	d10c      	bne.n	800fc46 <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	681b      	ldr	r3, [r3, #0]
 800fc30:	785b      	ldrb	r3, [r3, #1]
 800fc32:	4618      	mov	r0, r3
 800fc34:	f7fe f968 	bl	800df08 <disk_status>
 800fc38:	4603      	mov	r3, r0
 800fc3a:	f003 0301 	and.w	r3, r3, #1
 800fc3e:	2b00      	cmp	r3, #0
 800fc40:	d101      	bne.n	800fc46 <validate+0x4e>
			res = FR_OK;
 800fc42:	2300      	movs	r3, #0
 800fc44:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800fc46:	7bfb      	ldrb	r3, [r7, #15]
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d102      	bne.n	800fc52 <validate+0x5a>
 800fc4c:	687b      	ldr	r3, [r7, #4]
 800fc4e:	681b      	ldr	r3, [r3, #0]
 800fc50:	e000      	b.n	800fc54 <validate+0x5c>
 800fc52:	2300      	movs	r3, #0
 800fc54:	683a      	ldr	r2, [r7, #0]
 800fc56:	6013      	str	r3, [r2, #0]
	return res;
 800fc58:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc5a:	4618      	mov	r0, r3
 800fc5c:	3710      	adds	r7, #16
 800fc5e:	46bd      	mov	sp, r7
 800fc60:	bd80      	pop	{r7, pc}
	...

0800fc64 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800fc64:	b580      	push	{r7, lr}
 800fc66:	b088      	sub	sp, #32
 800fc68:	af00      	add	r7, sp, #0
 800fc6a:	60f8      	str	r0, [r7, #12]
 800fc6c:	60b9      	str	r1, [r7, #8]
 800fc6e:	4613      	mov	r3, r2
 800fc70:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800fc72:	68bb      	ldr	r3, [r7, #8]
 800fc74:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800fc76:	f107 0310 	add.w	r3, r7, #16
 800fc7a:	4618      	mov	r0, r3
 800fc7c:	f7ff fc9e 	bl	800f5bc <get_ldnumber>
 800fc80:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800fc82:	69fb      	ldr	r3, [r7, #28]
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	da01      	bge.n	800fc8c <f_mount+0x28>
 800fc88:	230b      	movs	r3, #11
 800fc8a:	e02b      	b.n	800fce4 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800fc8c:	4a17      	ldr	r2, [pc, #92]	; (800fcec <f_mount+0x88>)
 800fc8e:	69fb      	ldr	r3, [r7, #28]
 800fc90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fc94:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800fc96:	69bb      	ldr	r3, [r7, #24]
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d005      	beq.n	800fca8 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800fc9c:	69b8      	ldr	r0, [r7, #24]
 800fc9e:	f7fe fc19 	bl	800e4d4 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800fca2:	69bb      	ldr	r3, [r7, #24]
 800fca4:	2200      	movs	r2, #0
 800fca6:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800fca8:	68fb      	ldr	r3, [r7, #12]
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d002      	beq.n	800fcb4 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800fcae:	68fb      	ldr	r3, [r7, #12]
 800fcb0:	2200      	movs	r2, #0
 800fcb2:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800fcb4:	68fa      	ldr	r2, [r7, #12]
 800fcb6:	490d      	ldr	r1, [pc, #52]	; (800fcec <f_mount+0x88>)
 800fcb8:	69fb      	ldr	r3, [r7, #28]
 800fcba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800fcbe:	68fb      	ldr	r3, [r7, #12]
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d002      	beq.n	800fcca <f_mount+0x66>
 800fcc4:	79fb      	ldrb	r3, [r7, #7]
 800fcc6:	2b01      	cmp	r3, #1
 800fcc8:	d001      	beq.n	800fcce <f_mount+0x6a>
 800fcca:	2300      	movs	r3, #0
 800fccc:	e00a      	b.n	800fce4 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800fcce:	f107 010c 	add.w	r1, r7, #12
 800fcd2:	f107 0308 	add.w	r3, r7, #8
 800fcd6:	2200      	movs	r2, #0
 800fcd8:	4618      	mov	r0, r3
 800fcda:	f7ff fd09 	bl	800f6f0 <find_volume>
 800fcde:	4603      	mov	r3, r0
 800fce0:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800fce2:	7dfb      	ldrb	r3, [r7, #23]
}
 800fce4:	4618      	mov	r0, r3
 800fce6:	3720      	adds	r7, #32
 800fce8:	46bd      	mov	sp, r7
 800fcea:	bd80      	pop	{r7, pc}
 800fcec:	20000828 	.word	0x20000828

0800fcf0 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800fcf0:	b580      	push	{r7, lr}
 800fcf2:	b098      	sub	sp, #96	; 0x60
 800fcf4:	af00      	add	r7, sp, #0
 800fcf6:	60f8      	str	r0, [r7, #12]
 800fcf8:	60b9      	str	r1, [r7, #8]
 800fcfa:	4613      	mov	r3, r2
 800fcfc:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	2b00      	cmp	r3, #0
 800fd02:	d101      	bne.n	800fd08 <f_open+0x18>
 800fd04:	2309      	movs	r3, #9
 800fd06:	e1bb      	b.n	8010080 <f_open+0x390>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800fd08:	79fb      	ldrb	r3, [r7, #7]
 800fd0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fd0e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800fd10:	79fa      	ldrb	r2, [r7, #7]
 800fd12:	f107 0110 	add.w	r1, r7, #16
 800fd16:	f107 0308 	add.w	r3, r7, #8
 800fd1a:	4618      	mov	r0, r3
 800fd1c:	f7ff fce8 	bl	800f6f0 <find_volume>
 800fd20:	4603      	mov	r3, r0
 800fd22:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800fd26:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	f040 819f 	bne.w	801006e <f_open+0x37e>
		dj.obj.fs = fs;
 800fd30:	693b      	ldr	r3, [r7, #16]
 800fd32:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800fd34:	68ba      	ldr	r2, [r7, #8]
 800fd36:	f107 0314 	add.w	r3, r7, #20
 800fd3a:	4611      	mov	r1, r2
 800fd3c:	4618      	mov	r0, r3
 800fd3e:	f7ff fbc7 	bl	800f4d0 <follow_path>
 800fd42:	4603      	mov	r3, r0
 800fd44:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800fd48:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d11a      	bne.n	800fd86 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800fd50:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800fd54:	b25b      	sxtb	r3, r3
 800fd56:	2b00      	cmp	r3, #0
 800fd58:	da03      	bge.n	800fd62 <f_open+0x72>
				res = FR_INVALID_NAME;
 800fd5a:	2306      	movs	r3, #6
 800fd5c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800fd60:	e011      	b.n	800fd86 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800fd62:	79fb      	ldrb	r3, [r7, #7]
 800fd64:	f023 0301 	bic.w	r3, r3, #1
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	bf14      	ite	ne
 800fd6c:	2301      	movne	r3, #1
 800fd6e:	2300      	moveq	r3, #0
 800fd70:	b2db      	uxtb	r3, r3
 800fd72:	461a      	mov	r2, r3
 800fd74:	f107 0314 	add.w	r3, r7, #20
 800fd78:	4611      	mov	r1, r2
 800fd7a:	4618      	mov	r0, r3
 800fd7c:	f7fe fa62 	bl	800e244 <chk_lock>
 800fd80:	4603      	mov	r3, r0
 800fd82:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800fd86:	79fb      	ldrb	r3, [r7, #7]
 800fd88:	f003 031c 	and.w	r3, r3, #28
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d07f      	beq.n	800fe90 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800fd90:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fd94:	2b00      	cmp	r3, #0
 800fd96:	d017      	beq.n	800fdc8 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800fd98:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fd9c:	2b04      	cmp	r3, #4
 800fd9e:	d10e      	bne.n	800fdbe <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800fda0:	f7fe faac 	bl	800e2fc <enq_lock>
 800fda4:	4603      	mov	r3, r0
 800fda6:	2b00      	cmp	r3, #0
 800fda8:	d006      	beq.n	800fdb8 <f_open+0xc8>
 800fdaa:	f107 0314 	add.w	r3, r7, #20
 800fdae:	4618      	mov	r0, r3
 800fdb0:	f7ff fa68 	bl	800f284 <dir_register>
 800fdb4:	4603      	mov	r3, r0
 800fdb6:	e000      	b.n	800fdba <f_open+0xca>
 800fdb8:	2312      	movs	r3, #18
 800fdba:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800fdbe:	79fb      	ldrb	r3, [r7, #7]
 800fdc0:	f043 0308 	orr.w	r3, r3, #8
 800fdc4:	71fb      	strb	r3, [r7, #7]
 800fdc6:	e010      	b.n	800fdea <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800fdc8:	7ebb      	ldrb	r3, [r7, #26]
 800fdca:	f003 0311 	and.w	r3, r3, #17
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d003      	beq.n	800fdda <f_open+0xea>
					res = FR_DENIED;
 800fdd2:	2307      	movs	r3, #7
 800fdd4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800fdd8:	e007      	b.n	800fdea <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800fdda:	79fb      	ldrb	r3, [r7, #7]
 800fddc:	f003 0304 	and.w	r3, r3, #4
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d002      	beq.n	800fdea <f_open+0xfa>
 800fde4:	2308      	movs	r3, #8
 800fde6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800fdea:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fdee:	2b00      	cmp	r3, #0
 800fdf0:	d168      	bne.n	800fec4 <f_open+0x1d4>
 800fdf2:	79fb      	ldrb	r3, [r7, #7]
 800fdf4:	f003 0308 	and.w	r3, r3, #8
 800fdf8:	2b00      	cmp	r3, #0
 800fdfa:	d063      	beq.n	800fec4 <f_open+0x1d4>
				dw = GET_FATTIME();
 800fdfc:	f7fd fe32 	bl	800da64 <get_fattime>
 800fe00:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800fe02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe04:	330e      	adds	r3, #14
 800fe06:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fe08:	4618      	mov	r0, r3
 800fe0a:	f7fe f971 	bl	800e0f0 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800fe0e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe10:	3316      	adds	r3, #22
 800fe12:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fe14:	4618      	mov	r0, r3
 800fe16:	f7fe f96b 	bl	800e0f0 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800fe1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe1c:	330b      	adds	r3, #11
 800fe1e:	2220      	movs	r2, #32
 800fe20:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800fe22:	693b      	ldr	r3, [r7, #16]
 800fe24:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fe26:	4611      	mov	r1, r2
 800fe28:	4618      	mov	r0, r3
 800fe2a:	f7ff f93a 	bl	800f0a2 <ld_clust>
 800fe2e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800fe30:	693b      	ldr	r3, [r7, #16]
 800fe32:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800fe34:	2200      	movs	r2, #0
 800fe36:	4618      	mov	r0, r3
 800fe38:	f7ff f952 	bl	800f0e0 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800fe3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe3e:	331c      	adds	r3, #28
 800fe40:	2100      	movs	r1, #0
 800fe42:	4618      	mov	r0, r3
 800fe44:	f7fe f954 	bl	800e0f0 <st_dword>
					fs->wflag = 1;
 800fe48:	693b      	ldr	r3, [r7, #16]
 800fe4a:	2201      	movs	r2, #1
 800fe4c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800fe4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fe50:	2b00      	cmp	r3, #0
 800fe52:	d037      	beq.n	800fec4 <f_open+0x1d4>
						dw = fs->winsect;
 800fe54:	693b      	ldr	r3, [r7, #16]
 800fe56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fe58:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800fe5a:	f107 0314 	add.w	r3, r7, #20
 800fe5e:	2200      	movs	r2, #0
 800fe60:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800fe62:	4618      	mov	r0, r3
 800fe64:	f7fe fe42 	bl	800eaec <remove_chain>
 800fe68:	4603      	mov	r3, r0
 800fe6a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800fe6e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fe72:	2b00      	cmp	r3, #0
 800fe74:	d126      	bne.n	800fec4 <f_open+0x1d4>
							res = move_window(fs, dw);
 800fe76:	693b      	ldr	r3, [r7, #16]
 800fe78:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fe7a:	4618      	mov	r0, r3
 800fe7c:	f7fe fb92 	bl	800e5a4 <move_window>
 800fe80:	4603      	mov	r3, r0
 800fe82:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800fe86:	693b      	ldr	r3, [r7, #16]
 800fe88:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fe8a:	3a01      	subs	r2, #1
 800fe8c:	611a      	str	r2, [r3, #16]
 800fe8e:	e019      	b.n	800fec4 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800fe90:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fe94:	2b00      	cmp	r3, #0
 800fe96:	d115      	bne.n	800fec4 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800fe98:	7ebb      	ldrb	r3, [r7, #26]
 800fe9a:	f003 0310 	and.w	r3, r3, #16
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d003      	beq.n	800feaa <f_open+0x1ba>
					res = FR_NO_FILE;
 800fea2:	2304      	movs	r3, #4
 800fea4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800fea8:	e00c      	b.n	800fec4 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800feaa:	79fb      	ldrb	r3, [r7, #7]
 800feac:	f003 0302 	and.w	r3, r3, #2
 800feb0:	2b00      	cmp	r3, #0
 800feb2:	d007      	beq.n	800fec4 <f_open+0x1d4>
 800feb4:	7ebb      	ldrb	r3, [r7, #26]
 800feb6:	f003 0301 	and.w	r3, r3, #1
 800feba:	2b00      	cmp	r3, #0
 800febc:	d002      	beq.n	800fec4 <f_open+0x1d4>
						res = FR_DENIED;
 800febe:	2307      	movs	r3, #7
 800fec0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800fec4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d128      	bne.n	800ff1e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800fecc:	79fb      	ldrb	r3, [r7, #7]
 800fece:	f003 0308 	and.w	r3, r3, #8
 800fed2:	2b00      	cmp	r3, #0
 800fed4:	d003      	beq.n	800fede <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800fed6:	79fb      	ldrb	r3, [r7, #7]
 800fed8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fedc:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800fede:	693b      	ldr	r3, [r7, #16]
 800fee0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800fee6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fee8:	68fb      	ldr	r3, [r7, #12]
 800feea:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800feec:	79fb      	ldrb	r3, [r7, #7]
 800feee:	f023 0301 	bic.w	r3, r3, #1
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	bf14      	ite	ne
 800fef6:	2301      	movne	r3, #1
 800fef8:	2300      	moveq	r3, #0
 800fefa:	b2db      	uxtb	r3, r3
 800fefc:	461a      	mov	r2, r3
 800fefe:	f107 0314 	add.w	r3, r7, #20
 800ff02:	4611      	mov	r1, r2
 800ff04:	4618      	mov	r0, r3
 800ff06:	f7fe fa1b 	bl	800e340 <inc_lock>
 800ff0a:	4602      	mov	r2, r0
 800ff0c:	68fb      	ldr	r3, [r7, #12]
 800ff0e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ff10:	68fb      	ldr	r3, [r7, #12]
 800ff12:	691b      	ldr	r3, [r3, #16]
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d102      	bne.n	800ff1e <f_open+0x22e>
 800ff18:	2302      	movs	r3, #2
 800ff1a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ff1e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ff22:	2b00      	cmp	r3, #0
 800ff24:	f040 80a3 	bne.w	801006e <f_open+0x37e>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ff28:	693b      	ldr	r3, [r7, #16]
 800ff2a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ff2c:	4611      	mov	r1, r2
 800ff2e:	4618      	mov	r0, r3
 800ff30:	f7ff f8b7 	bl	800f0a2 <ld_clust>
 800ff34:	4602      	mov	r2, r0
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ff3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff3c:	331c      	adds	r3, #28
 800ff3e:	4618      	mov	r0, r3
 800ff40:	f7fe f898 	bl	800e074 <ld_dword>
 800ff44:	4602      	mov	r2, r0
 800ff46:	68fb      	ldr	r3, [r7, #12]
 800ff48:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ff4a:	68fb      	ldr	r3, [r7, #12]
 800ff4c:	2200      	movs	r2, #0
 800ff4e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800ff50:	693a      	ldr	r2, [r7, #16]
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800ff56:	693b      	ldr	r3, [r7, #16]
 800ff58:	88da      	ldrh	r2, [r3, #6]
 800ff5a:	68fb      	ldr	r3, [r7, #12]
 800ff5c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800ff5e:	68fb      	ldr	r3, [r7, #12]
 800ff60:	79fa      	ldrb	r2, [r7, #7]
 800ff62:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ff64:	68fb      	ldr	r3, [r7, #12]
 800ff66:	2200      	movs	r2, #0
 800ff68:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ff6a:	68fb      	ldr	r3, [r7, #12]
 800ff6c:	2200      	movs	r2, #0
 800ff6e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ff70:	68fb      	ldr	r3, [r7, #12]
 800ff72:	2200      	movs	r2, #0
 800ff74:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ff76:	68fb      	ldr	r3, [r7, #12]
 800ff78:	3330      	adds	r3, #48	; 0x30
 800ff7a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800ff7e:	2100      	movs	r1, #0
 800ff80:	4618      	mov	r0, r3
 800ff82:	f7fe f902 	bl	800e18a <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ff86:	79fb      	ldrb	r3, [r7, #7]
 800ff88:	f003 0320 	and.w	r3, r3, #32
 800ff8c:	2b00      	cmp	r3, #0
 800ff8e:	d06e      	beq.n	801006e <f_open+0x37e>
 800ff90:	68fb      	ldr	r3, [r7, #12]
 800ff92:	68db      	ldr	r3, [r3, #12]
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d06a      	beq.n	801006e <f_open+0x37e>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ff98:	68fb      	ldr	r3, [r7, #12]
 800ff9a:	68da      	ldr	r2, [r3, #12]
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ffa0:	693b      	ldr	r3, [r7, #16]
 800ffa2:	895b      	ldrh	r3, [r3, #10]
 800ffa4:	461a      	mov	r2, r3
 800ffa6:	693b      	ldr	r3, [r7, #16]
 800ffa8:	899b      	ldrh	r3, [r3, #12]
 800ffaa:	fb03 f302 	mul.w	r3, r3, r2
 800ffae:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	689b      	ldr	r3, [r3, #8]
 800ffb4:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	68db      	ldr	r3, [r3, #12]
 800ffba:	657b      	str	r3, [r7, #84]	; 0x54
 800ffbc:	e016      	b.n	800ffec <f_open+0x2fc>
					clst = get_fat(&fp->obj, clst);
 800ffbe:	68fb      	ldr	r3, [r7, #12]
 800ffc0:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ffc2:	4618      	mov	r0, r3
 800ffc4:	f7fe fbab 	bl	800e71e <get_fat>
 800ffc8:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800ffca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ffcc:	2b01      	cmp	r3, #1
 800ffce:	d802      	bhi.n	800ffd6 <f_open+0x2e6>
 800ffd0:	2302      	movs	r3, #2
 800ffd2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ffd6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800ffd8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ffdc:	d102      	bne.n	800ffe4 <f_open+0x2f4>
 800ffde:	2301      	movs	r3, #1
 800ffe0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ffe4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800ffe6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ffe8:	1ad3      	subs	r3, r2, r3
 800ffea:	657b      	str	r3, [r7, #84]	; 0x54
 800ffec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fff0:	2b00      	cmp	r3, #0
 800fff2:	d103      	bne.n	800fffc <f_open+0x30c>
 800fff4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800fff6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800fff8:	429a      	cmp	r2, r3
 800fffa:	d8e0      	bhi.n	800ffbe <f_open+0x2ce>
				}
				fp->clust = clst;
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010000:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8010002:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010006:	2b00      	cmp	r3, #0
 8010008:	d131      	bne.n	801006e <f_open+0x37e>
 801000a:	693b      	ldr	r3, [r7, #16]
 801000c:	899b      	ldrh	r3, [r3, #12]
 801000e:	461a      	mov	r2, r3
 8010010:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010012:	fbb3 f1f2 	udiv	r1, r3, r2
 8010016:	fb02 f201 	mul.w	r2, r2, r1
 801001a:	1a9b      	subs	r3, r3, r2
 801001c:	2b00      	cmp	r3, #0
 801001e:	d026      	beq.n	801006e <f_open+0x37e>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8010020:	693b      	ldr	r3, [r7, #16]
 8010022:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010024:	4618      	mov	r0, r3
 8010026:	f7fe fb5b 	bl	800e6e0 <clust2sect>
 801002a:	6478      	str	r0, [r7, #68]	; 0x44
 801002c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801002e:	2b00      	cmp	r3, #0
 8010030:	d103      	bne.n	801003a <f_open+0x34a>
						res = FR_INT_ERR;
 8010032:	2302      	movs	r3, #2
 8010034:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010038:	e019      	b.n	801006e <f_open+0x37e>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 801003a:	693b      	ldr	r3, [r7, #16]
 801003c:	899b      	ldrh	r3, [r3, #12]
 801003e:	461a      	mov	r2, r3
 8010040:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010042:	fbb3 f2f2 	udiv	r2, r3, r2
 8010046:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010048:	441a      	add	r2, r3
 801004a:	68fb      	ldr	r3, [r7, #12]
 801004c:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 801004e:	693b      	ldr	r3, [r7, #16]
 8010050:	7858      	ldrb	r0, [r3, #1]
 8010052:	68fb      	ldr	r3, [r7, #12]
 8010054:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	6a1a      	ldr	r2, [r3, #32]
 801005c:	2301      	movs	r3, #1
 801005e:	f7fd ff93 	bl	800df88 <disk_read>
 8010062:	4603      	mov	r3, r0
 8010064:	2b00      	cmp	r3, #0
 8010066:	d002      	beq.n	801006e <f_open+0x37e>
 8010068:	2301      	movs	r3, #1
 801006a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 801006e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010072:	2b00      	cmp	r3, #0
 8010074:	d002      	beq.n	801007c <f_open+0x38c>
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	2200      	movs	r2, #0
 801007a:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 801007c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8010080:	4618      	mov	r0, r3
 8010082:	3760      	adds	r7, #96	; 0x60
 8010084:	46bd      	mov	sp, r7
 8010086:	bd80      	pop	{r7, pc}

08010088 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 8010088:	b580      	push	{r7, lr}
 801008a:	b08e      	sub	sp, #56	; 0x38
 801008c:	af00      	add	r7, sp, #0
 801008e:	60f8      	str	r0, [r7, #12]
 8010090:	60b9      	str	r1, [r7, #8]
 8010092:	607a      	str	r2, [r7, #4]
 8010094:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 8010096:	68bb      	ldr	r3, [r7, #8]
 8010098:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 801009a:	683b      	ldr	r3, [r7, #0]
 801009c:	2200      	movs	r2, #0
 801009e:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	f107 0214 	add.w	r2, r7, #20
 80100a6:	4611      	mov	r1, r2
 80100a8:	4618      	mov	r0, r3
 80100aa:	f7ff fda5 	bl	800fbf8 <validate>
 80100ae:	4603      	mov	r3, r0
 80100b0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80100b4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d107      	bne.n	80100cc <f_read+0x44>
 80100bc:	68fb      	ldr	r3, [r7, #12]
 80100be:	7d5b      	ldrb	r3, [r3, #21]
 80100c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80100c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d002      	beq.n	80100d2 <f_read+0x4a>
 80100cc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80100d0:	e135      	b.n	801033e <f_read+0x2b6>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	7d1b      	ldrb	r3, [r3, #20]
 80100d6:	f003 0301 	and.w	r3, r3, #1
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d101      	bne.n	80100e2 <f_read+0x5a>
 80100de:	2307      	movs	r3, #7
 80100e0:	e12d      	b.n	801033e <f_read+0x2b6>
	remain = fp->obj.objsize - fp->fptr;
 80100e2:	68fb      	ldr	r3, [r7, #12]
 80100e4:	68da      	ldr	r2, [r3, #12]
 80100e6:	68fb      	ldr	r3, [r7, #12]
 80100e8:	699b      	ldr	r3, [r3, #24]
 80100ea:	1ad3      	subs	r3, r2, r3
 80100ec:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 80100ee:	687a      	ldr	r2, [r7, #4]
 80100f0:	6a3b      	ldr	r3, [r7, #32]
 80100f2:	429a      	cmp	r2, r3
 80100f4:	f240 811e 	bls.w	8010334 <f_read+0x2ac>
 80100f8:	6a3b      	ldr	r3, [r7, #32]
 80100fa:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 80100fc:	e11a      	b.n	8010334 <f_read+0x2ac>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 80100fe:	68fb      	ldr	r3, [r7, #12]
 8010100:	699b      	ldr	r3, [r3, #24]
 8010102:	697a      	ldr	r2, [r7, #20]
 8010104:	8992      	ldrh	r2, [r2, #12]
 8010106:	fbb3 f1f2 	udiv	r1, r3, r2
 801010a:	fb02 f201 	mul.w	r2, r2, r1
 801010e:	1a9b      	subs	r3, r3, r2
 8010110:	2b00      	cmp	r3, #0
 8010112:	f040 80d5 	bne.w	80102c0 <f_read+0x238>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	699b      	ldr	r3, [r3, #24]
 801011a:	697a      	ldr	r2, [r7, #20]
 801011c:	8992      	ldrh	r2, [r2, #12]
 801011e:	fbb3 f3f2 	udiv	r3, r3, r2
 8010122:	697a      	ldr	r2, [r7, #20]
 8010124:	8952      	ldrh	r2, [r2, #10]
 8010126:	3a01      	subs	r2, #1
 8010128:	4013      	ands	r3, r2
 801012a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 801012c:	69fb      	ldr	r3, [r7, #28]
 801012e:	2b00      	cmp	r3, #0
 8010130:	d12f      	bne.n	8010192 <f_read+0x10a>
				if (fp->fptr == 0) {			/* On the top of the file? */
 8010132:	68fb      	ldr	r3, [r7, #12]
 8010134:	699b      	ldr	r3, [r3, #24]
 8010136:	2b00      	cmp	r3, #0
 8010138:	d103      	bne.n	8010142 <f_read+0xba>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 801013a:	68fb      	ldr	r3, [r7, #12]
 801013c:	689b      	ldr	r3, [r3, #8]
 801013e:	633b      	str	r3, [r7, #48]	; 0x30
 8010140:	e013      	b.n	801016a <f_read+0xe2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010146:	2b00      	cmp	r3, #0
 8010148:	d007      	beq.n	801015a <f_read+0xd2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801014a:	68fb      	ldr	r3, [r7, #12]
 801014c:	699b      	ldr	r3, [r3, #24]
 801014e:	4619      	mov	r1, r3
 8010150:	68f8      	ldr	r0, [r7, #12]
 8010152:	f7fe fdc8 	bl	800ece6 <clmt_clust>
 8010156:	6338      	str	r0, [r7, #48]	; 0x30
 8010158:	e007      	b.n	801016a <f_read+0xe2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 801015a:	68fa      	ldr	r2, [r7, #12]
 801015c:	68fb      	ldr	r3, [r7, #12]
 801015e:	69db      	ldr	r3, [r3, #28]
 8010160:	4619      	mov	r1, r3
 8010162:	4610      	mov	r0, r2
 8010164:	f7fe fadb 	bl	800e71e <get_fat>
 8010168:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 801016a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801016c:	2b01      	cmp	r3, #1
 801016e:	d804      	bhi.n	801017a <f_read+0xf2>
 8010170:	68fb      	ldr	r3, [r7, #12]
 8010172:	2202      	movs	r2, #2
 8010174:	755a      	strb	r2, [r3, #21]
 8010176:	2302      	movs	r3, #2
 8010178:	e0e1      	b.n	801033e <f_read+0x2b6>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801017a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801017c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010180:	d104      	bne.n	801018c <f_read+0x104>
 8010182:	68fb      	ldr	r3, [r7, #12]
 8010184:	2201      	movs	r2, #1
 8010186:	755a      	strb	r2, [r3, #21]
 8010188:	2301      	movs	r3, #1
 801018a:	e0d8      	b.n	801033e <f_read+0x2b6>
				fp->clust = clst;				/* Update current cluster */
 801018c:	68fb      	ldr	r3, [r7, #12]
 801018e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010190:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010192:	697a      	ldr	r2, [r7, #20]
 8010194:	68fb      	ldr	r3, [r7, #12]
 8010196:	69db      	ldr	r3, [r3, #28]
 8010198:	4619      	mov	r1, r3
 801019a:	4610      	mov	r0, r2
 801019c:	f7fe faa0 	bl	800e6e0 <clust2sect>
 80101a0:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80101a2:	69bb      	ldr	r3, [r7, #24]
 80101a4:	2b00      	cmp	r3, #0
 80101a6:	d104      	bne.n	80101b2 <f_read+0x12a>
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	2202      	movs	r2, #2
 80101ac:	755a      	strb	r2, [r3, #21]
 80101ae:	2302      	movs	r3, #2
 80101b0:	e0c5      	b.n	801033e <f_read+0x2b6>
			sect += csect;
 80101b2:	69ba      	ldr	r2, [r7, #24]
 80101b4:	69fb      	ldr	r3, [r7, #28]
 80101b6:	4413      	add	r3, r2
 80101b8:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80101ba:	697b      	ldr	r3, [r7, #20]
 80101bc:	899b      	ldrh	r3, [r3, #12]
 80101be:	461a      	mov	r2, r3
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80101c6:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80101c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d041      	beq.n	8010252 <f_read+0x1ca>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80101ce:	69fa      	ldr	r2, [r7, #28]
 80101d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101d2:	4413      	add	r3, r2
 80101d4:	697a      	ldr	r2, [r7, #20]
 80101d6:	8952      	ldrh	r2, [r2, #10]
 80101d8:	4293      	cmp	r3, r2
 80101da:	d905      	bls.n	80101e8 <f_read+0x160>
					cc = fs->csize - csect;
 80101dc:	697b      	ldr	r3, [r7, #20]
 80101de:	895b      	ldrh	r3, [r3, #10]
 80101e0:	461a      	mov	r2, r3
 80101e2:	69fb      	ldr	r3, [r7, #28]
 80101e4:	1ad3      	subs	r3, r2, r3
 80101e6:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80101e8:	697b      	ldr	r3, [r7, #20]
 80101ea:	7858      	ldrb	r0, [r3, #1]
 80101ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101ee:	69ba      	ldr	r2, [r7, #24]
 80101f0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80101f2:	f7fd fec9 	bl	800df88 <disk_read>
 80101f6:	4603      	mov	r3, r0
 80101f8:	2b00      	cmp	r3, #0
 80101fa:	d004      	beq.n	8010206 <f_read+0x17e>
 80101fc:	68fb      	ldr	r3, [r7, #12]
 80101fe:	2201      	movs	r2, #1
 8010200:	755a      	strb	r2, [r3, #21]
 8010202:	2301      	movs	r3, #1
 8010204:	e09b      	b.n	801033e <f_read+0x2b6>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 8010206:	68fb      	ldr	r3, [r7, #12]
 8010208:	7d1b      	ldrb	r3, [r3, #20]
 801020a:	b25b      	sxtb	r3, r3
 801020c:	2b00      	cmp	r3, #0
 801020e:	da18      	bge.n	8010242 <f_read+0x1ba>
 8010210:	68fb      	ldr	r3, [r7, #12]
 8010212:	6a1a      	ldr	r2, [r3, #32]
 8010214:	69bb      	ldr	r3, [r7, #24]
 8010216:	1ad3      	subs	r3, r2, r3
 8010218:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801021a:	429a      	cmp	r2, r3
 801021c:	d911      	bls.n	8010242 <f_read+0x1ba>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	6a1a      	ldr	r2, [r3, #32]
 8010222:	69bb      	ldr	r3, [r7, #24]
 8010224:	1ad3      	subs	r3, r2, r3
 8010226:	697a      	ldr	r2, [r7, #20]
 8010228:	8992      	ldrh	r2, [r2, #12]
 801022a:	fb02 f303 	mul.w	r3, r2, r3
 801022e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010230:	18d0      	adds	r0, r2, r3
 8010232:	68fb      	ldr	r3, [r7, #12]
 8010234:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010238:	697b      	ldr	r3, [r7, #20]
 801023a:	899b      	ldrh	r3, [r3, #12]
 801023c:	461a      	mov	r2, r3
 801023e:	f7fd ff83 	bl	800e148 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 8010242:	697b      	ldr	r3, [r7, #20]
 8010244:	899b      	ldrh	r3, [r3, #12]
 8010246:	461a      	mov	r2, r3
 8010248:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801024a:	fb02 f303 	mul.w	r3, r2, r3
 801024e:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8010250:	e05c      	b.n	801030c <f_read+0x284>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8010252:	68fb      	ldr	r3, [r7, #12]
 8010254:	6a1b      	ldr	r3, [r3, #32]
 8010256:	69ba      	ldr	r2, [r7, #24]
 8010258:	429a      	cmp	r2, r3
 801025a:	d02e      	beq.n	80102ba <f_read+0x232>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 801025c:	68fb      	ldr	r3, [r7, #12]
 801025e:	7d1b      	ldrb	r3, [r3, #20]
 8010260:	b25b      	sxtb	r3, r3
 8010262:	2b00      	cmp	r3, #0
 8010264:	da18      	bge.n	8010298 <f_read+0x210>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010266:	697b      	ldr	r3, [r7, #20]
 8010268:	7858      	ldrb	r0, [r3, #1]
 801026a:	68fb      	ldr	r3, [r7, #12]
 801026c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010270:	68fb      	ldr	r3, [r7, #12]
 8010272:	6a1a      	ldr	r2, [r3, #32]
 8010274:	2301      	movs	r3, #1
 8010276:	f7fd fea7 	bl	800dfc8 <disk_write>
 801027a:	4603      	mov	r3, r0
 801027c:	2b00      	cmp	r3, #0
 801027e:	d004      	beq.n	801028a <f_read+0x202>
 8010280:	68fb      	ldr	r3, [r7, #12]
 8010282:	2201      	movs	r2, #1
 8010284:	755a      	strb	r2, [r3, #21]
 8010286:	2301      	movs	r3, #1
 8010288:	e059      	b.n	801033e <f_read+0x2b6>
					fp->flag &= (BYTE)~FA_DIRTY;
 801028a:	68fb      	ldr	r3, [r7, #12]
 801028c:	7d1b      	ldrb	r3, [r3, #20]
 801028e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010292:	b2da      	uxtb	r2, r3
 8010294:	68fb      	ldr	r3, [r7, #12]
 8010296:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8010298:	697b      	ldr	r3, [r7, #20]
 801029a:	7858      	ldrb	r0, [r3, #1]
 801029c:	68fb      	ldr	r3, [r7, #12]
 801029e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80102a2:	2301      	movs	r3, #1
 80102a4:	69ba      	ldr	r2, [r7, #24]
 80102a6:	f7fd fe6f 	bl	800df88 <disk_read>
 80102aa:	4603      	mov	r3, r0
 80102ac:	2b00      	cmp	r3, #0
 80102ae:	d004      	beq.n	80102ba <f_read+0x232>
 80102b0:	68fb      	ldr	r3, [r7, #12]
 80102b2:	2201      	movs	r2, #1
 80102b4:	755a      	strb	r2, [r3, #21]
 80102b6:	2301      	movs	r3, #1
 80102b8:	e041      	b.n	801033e <f_read+0x2b6>
			}
#endif
			fp->sect = sect;
 80102ba:	68fb      	ldr	r3, [r7, #12]
 80102bc:	69ba      	ldr	r2, [r7, #24]
 80102be:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80102c0:	697b      	ldr	r3, [r7, #20]
 80102c2:	899b      	ldrh	r3, [r3, #12]
 80102c4:	4618      	mov	r0, r3
 80102c6:	68fb      	ldr	r3, [r7, #12]
 80102c8:	699b      	ldr	r3, [r3, #24]
 80102ca:	697a      	ldr	r2, [r7, #20]
 80102cc:	8992      	ldrh	r2, [r2, #12]
 80102ce:	fbb3 f1f2 	udiv	r1, r3, r2
 80102d2:	fb02 f201 	mul.w	r2, r2, r1
 80102d6:	1a9b      	subs	r3, r3, r2
 80102d8:	1ac3      	subs	r3, r0, r3
 80102da:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80102dc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	429a      	cmp	r2, r3
 80102e2:	d901      	bls.n	80102e8 <f_read+0x260>
 80102e4:	687b      	ldr	r3, [r7, #4]
 80102e6:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80102e8:	68fb      	ldr	r3, [r7, #12]
 80102ea:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80102ee:	68fb      	ldr	r3, [r7, #12]
 80102f0:	699b      	ldr	r3, [r3, #24]
 80102f2:	697a      	ldr	r2, [r7, #20]
 80102f4:	8992      	ldrh	r2, [r2, #12]
 80102f6:	fbb3 f0f2 	udiv	r0, r3, r2
 80102fa:	fb02 f200 	mul.w	r2, r2, r0
 80102fe:	1a9b      	subs	r3, r3, r2
 8010300:	440b      	add	r3, r1
 8010302:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010304:	4619      	mov	r1, r3
 8010306:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010308:	f7fd ff1e 	bl	800e148 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 801030c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801030e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010310:	4413      	add	r3, r2
 8010312:	627b      	str	r3, [r7, #36]	; 0x24
 8010314:	68fb      	ldr	r3, [r7, #12]
 8010316:	699a      	ldr	r2, [r3, #24]
 8010318:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801031a:	441a      	add	r2, r3
 801031c:	68fb      	ldr	r3, [r7, #12]
 801031e:	619a      	str	r2, [r3, #24]
 8010320:	683b      	ldr	r3, [r7, #0]
 8010322:	681a      	ldr	r2, [r3, #0]
 8010324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010326:	441a      	add	r2, r3
 8010328:	683b      	ldr	r3, [r7, #0]
 801032a:	601a      	str	r2, [r3, #0]
 801032c:	687a      	ldr	r2, [r7, #4]
 801032e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010330:	1ad3      	subs	r3, r2, r3
 8010332:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8010334:	687b      	ldr	r3, [r7, #4]
 8010336:	2b00      	cmp	r3, #0
 8010338:	f47f aee1 	bne.w	80100fe <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 801033c:	2300      	movs	r3, #0
}
 801033e:	4618      	mov	r0, r3
 8010340:	3738      	adds	r7, #56	; 0x38
 8010342:	46bd      	mov	sp, r7
 8010344:	bd80      	pop	{r7, pc}

08010346 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8010346:	b580      	push	{r7, lr}
 8010348:	b08c      	sub	sp, #48	; 0x30
 801034a:	af00      	add	r7, sp, #0
 801034c:	60f8      	str	r0, [r7, #12]
 801034e:	60b9      	str	r1, [r7, #8]
 8010350:	607a      	str	r2, [r7, #4]
 8010352:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8010354:	68bb      	ldr	r3, [r7, #8]
 8010356:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8010358:	683b      	ldr	r3, [r7, #0]
 801035a:	2200      	movs	r2, #0
 801035c:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 801035e:	68fb      	ldr	r3, [r7, #12]
 8010360:	f107 0210 	add.w	r2, r7, #16
 8010364:	4611      	mov	r1, r2
 8010366:	4618      	mov	r0, r3
 8010368:	f7ff fc46 	bl	800fbf8 <validate>
 801036c:	4603      	mov	r3, r0
 801036e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8010372:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010376:	2b00      	cmp	r3, #0
 8010378:	d107      	bne.n	801038a <f_write+0x44>
 801037a:	68fb      	ldr	r3, [r7, #12]
 801037c:	7d5b      	ldrb	r3, [r3, #21]
 801037e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8010382:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010386:	2b00      	cmp	r3, #0
 8010388:	d002      	beq.n	8010390 <f_write+0x4a>
 801038a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801038e:	e16a      	b.n	8010666 <f_write+0x320>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8010390:	68fb      	ldr	r3, [r7, #12]
 8010392:	7d1b      	ldrb	r3, [r3, #20]
 8010394:	f003 0302 	and.w	r3, r3, #2
 8010398:	2b00      	cmp	r3, #0
 801039a:	d101      	bne.n	80103a0 <f_write+0x5a>
 801039c:	2307      	movs	r3, #7
 801039e:	e162      	b.n	8010666 <f_write+0x320>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	699a      	ldr	r2, [r3, #24]
 80103a4:	687b      	ldr	r3, [r7, #4]
 80103a6:	441a      	add	r2, r3
 80103a8:	68fb      	ldr	r3, [r7, #12]
 80103aa:	699b      	ldr	r3, [r3, #24]
 80103ac:	429a      	cmp	r2, r3
 80103ae:	f080 814c 	bcs.w	801064a <f_write+0x304>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80103b2:	68fb      	ldr	r3, [r7, #12]
 80103b4:	699b      	ldr	r3, [r3, #24]
 80103b6:	43db      	mvns	r3, r3
 80103b8:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 80103ba:	e146      	b.n	801064a <f_write+0x304>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 80103bc:	68fb      	ldr	r3, [r7, #12]
 80103be:	699b      	ldr	r3, [r3, #24]
 80103c0:	693a      	ldr	r2, [r7, #16]
 80103c2:	8992      	ldrh	r2, [r2, #12]
 80103c4:	fbb3 f1f2 	udiv	r1, r3, r2
 80103c8:	fb02 f201 	mul.w	r2, r2, r1
 80103cc:	1a9b      	subs	r3, r3, r2
 80103ce:	2b00      	cmp	r3, #0
 80103d0:	f040 80f1 	bne.w	80105b6 <f_write+0x270>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 80103d4:	68fb      	ldr	r3, [r7, #12]
 80103d6:	699b      	ldr	r3, [r3, #24]
 80103d8:	693a      	ldr	r2, [r7, #16]
 80103da:	8992      	ldrh	r2, [r2, #12]
 80103dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80103e0:	693a      	ldr	r2, [r7, #16]
 80103e2:	8952      	ldrh	r2, [r2, #10]
 80103e4:	3a01      	subs	r2, #1
 80103e6:	4013      	ands	r3, r2
 80103e8:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 80103ea:	69bb      	ldr	r3, [r7, #24]
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d143      	bne.n	8010478 <f_write+0x132>
				if (fp->fptr == 0) {		/* On the top of the file? */
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	699b      	ldr	r3, [r3, #24]
 80103f4:	2b00      	cmp	r3, #0
 80103f6:	d10c      	bne.n	8010412 <f_write+0xcc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 80103f8:	68fb      	ldr	r3, [r7, #12]
 80103fa:	689b      	ldr	r3, [r3, #8]
 80103fc:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 80103fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010400:	2b00      	cmp	r3, #0
 8010402:	d11a      	bne.n	801043a <f_write+0xf4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8010404:	68fb      	ldr	r3, [r7, #12]
 8010406:	2100      	movs	r1, #0
 8010408:	4618      	mov	r0, r3
 801040a:	f7fe fbd4 	bl	800ebb6 <create_chain>
 801040e:	62b8      	str	r0, [r7, #40]	; 0x28
 8010410:	e013      	b.n	801043a <f_write+0xf4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010412:	68fb      	ldr	r3, [r7, #12]
 8010414:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010416:	2b00      	cmp	r3, #0
 8010418:	d007      	beq.n	801042a <f_write+0xe4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	699b      	ldr	r3, [r3, #24]
 801041e:	4619      	mov	r1, r3
 8010420:	68f8      	ldr	r0, [r7, #12]
 8010422:	f7fe fc60 	bl	800ece6 <clmt_clust>
 8010426:	62b8      	str	r0, [r7, #40]	; 0x28
 8010428:	e007      	b.n	801043a <f_write+0xf4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 801042a:	68fa      	ldr	r2, [r7, #12]
 801042c:	68fb      	ldr	r3, [r7, #12]
 801042e:	69db      	ldr	r3, [r3, #28]
 8010430:	4619      	mov	r1, r3
 8010432:	4610      	mov	r0, r2
 8010434:	f7fe fbbf 	bl	800ebb6 <create_chain>
 8010438:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801043a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801043c:	2b00      	cmp	r3, #0
 801043e:	f000 8109 	beq.w	8010654 <f_write+0x30e>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8010442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010444:	2b01      	cmp	r3, #1
 8010446:	d104      	bne.n	8010452 <f_write+0x10c>
 8010448:	68fb      	ldr	r3, [r7, #12]
 801044a:	2202      	movs	r2, #2
 801044c:	755a      	strb	r2, [r3, #21]
 801044e:	2302      	movs	r3, #2
 8010450:	e109      	b.n	8010666 <f_write+0x320>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010454:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010458:	d104      	bne.n	8010464 <f_write+0x11e>
 801045a:	68fb      	ldr	r3, [r7, #12]
 801045c:	2201      	movs	r2, #1
 801045e:	755a      	strb	r2, [r3, #21]
 8010460:	2301      	movs	r3, #1
 8010462:	e100      	b.n	8010666 <f_write+0x320>
				fp->clust = clst;			/* Update current cluster */
 8010464:	68fb      	ldr	r3, [r7, #12]
 8010466:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010468:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 801046a:	68fb      	ldr	r3, [r7, #12]
 801046c:	689b      	ldr	r3, [r3, #8]
 801046e:	2b00      	cmp	r3, #0
 8010470:	d102      	bne.n	8010478 <f_write+0x132>
 8010472:	68fb      	ldr	r3, [r7, #12]
 8010474:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010476:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8010478:	68fb      	ldr	r3, [r7, #12]
 801047a:	7d1b      	ldrb	r3, [r3, #20]
 801047c:	b25b      	sxtb	r3, r3
 801047e:	2b00      	cmp	r3, #0
 8010480:	da18      	bge.n	80104b4 <f_write+0x16e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010482:	693b      	ldr	r3, [r7, #16]
 8010484:	7858      	ldrb	r0, [r3, #1]
 8010486:	68fb      	ldr	r3, [r7, #12]
 8010488:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801048c:	68fb      	ldr	r3, [r7, #12]
 801048e:	6a1a      	ldr	r2, [r3, #32]
 8010490:	2301      	movs	r3, #1
 8010492:	f7fd fd99 	bl	800dfc8 <disk_write>
 8010496:	4603      	mov	r3, r0
 8010498:	2b00      	cmp	r3, #0
 801049a:	d004      	beq.n	80104a6 <f_write+0x160>
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	2201      	movs	r2, #1
 80104a0:	755a      	strb	r2, [r3, #21]
 80104a2:	2301      	movs	r3, #1
 80104a4:	e0df      	b.n	8010666 <f_write+0x320>
				fp->flag &= (BYTE)~FA_DIRTY;
 80104a6:	68fb      	ldr	r3, [r7, #12]
 80104a8:	7d1b      	ldrb	r3, [r3, #20]
 80104aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80104ae:	b2da      	uxtb	r2, r3
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80104b4:	693a      	ldr	r2, [r7, #16]
 80104b6:	68fb      	ldr	r3, [r7, #12]
 80104b8:	69db      	ldr	r3, [r3, #28]
 80104ba:	4619      	mov	r1, r3
 80104bc:	4610      	mov	r0, r2
 80104be:	f7fe f90f 	bl	800e6e0 <clust2sect>
 80104c2:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80104c4:	697b      	ldr	r3, [r7, #20]
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	d104      	bne.n	80104d4 <f_write+0x18e>
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	2202      	movs	r2, #2
 80104ce:	755a      	strb	r2, [r3, #21]
 80104d0:	2302      	movs	r3, #2
 80104d2:	e0c8      	b.n	8010666 <f_write+0x320>
			sect += csect;
 80104d4:	697a      	ldr	r2, [r7, #20]
 80104d6:	69bb      	ldr	r3, [r7, #24]
 80104d8:	4413      	add	r3, r2
 80104da:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 80104dc:	693b      	ldr	r3, [r7, #16]
 80104de:	899b      	ldrh	r3, [r3, #12]
 80104e0:	461a      	mov	r2, r3
 80104e2:	687b      	ldr	r3, [r7, #4]
 80104e4:	fbb3 f3f2 	udiv	r3, r3, r2
 80104e8:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 80104ea:	6a3b      	ldr	r3, [r7, #32]
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d043      	beq.n	8010578 <f_write+0x232>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80104f0:	69ba      	ldr	r2, [r7, #24]
 80104f2:	6a3b      	ldr	r3, [r7, #32]
 80104f4:	4413      	add	r3, r2
 80104f6:	693a      	ldr	r2, [r7, #16]
 80104f8:	8952      	ldrh	r2, [r2, #10]
 80104fa:	4293      	cmp	r3, r2
 80104fc:	d905      	bls.n	801050a <f_write+0x1c4>
					cc = fs->csize - csect;
 80104fe:	693b      	ldr	r3, [r7, #16]
 8010500:	895b      	ldrh	r3, [r3, #10]
 8010502:	461a      	mov	r2, r3
 8010504:	69bb      	ldr	r3, [r7, #24]
 8010506:	1ad3      	subs	r3, r2, r3
 8010508:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801050a:	693b      	ldr	r3, [r7, #16]
 801050c:	7858      	ldrb	r0, [r3, #1]
 801050e:	6a3b      	ldr	r3, [r7, #32]
 8010510:	697a      	ldr	r2, [r7, #20]
 8010512:	69f9      	ldr	r1, [r7, #28]
 8010514:	f7fd fd58 	bl	800dfc8 <disk_write>
 8010518:	4603      	mov	r3, r0
 801051a:	2b00      	cmp	r3, #0
 801051c:	d004      	beq.n	8010528 <f_write+0x1e2>
 801051e:	68fb      	ldr	r3, [r7, #12]
 8010520:	2201      	movs	r2, #1
 8010522:	755a      	strb	r2, [r3, #21]
 8010524:	2301      	movs	r3, #1
 8010526:	e09e      	b.n	8010666 <f_write+0x320>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8010528:	68fb      	ldr	r3, [r7, #12]
 801052a:	6a1a      	ldr	r2, [r3, #32]
 801052c:	697b      	ldr	r3, [r7, #20]
 801052e:	1ad3      	subs	r3, r2, r3
 8010530:	6a3a      	ldr	r2, [r7, #32]
 8010532:	429a      	cmp	r2, r3
 8010534:	d918      	bls.n	8010568 <f_write+0x222>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8010536:	68fb      	ldr	r3, [r7, #12]
 8010538:	f103 0030 	add.w	r0, r3, #48	; 0x30
 801053c:	68fb      	ldr	r3, [r7, #12]
 801053e:	6a1a      	ldr	r2, [r3, #32]
 8010540:	697b      	ldr	r3, [r7, #20]
 8010542:	1ad3      	subs	r3, r2, r3
 8010544:	693a      	ldr	r2, [r7, #16]
 8010546:	8992      	ldrh	r2, [r2, #12]
 8010548:	fb02 f303 	mul.w	r3, r2, r3
 801054c:	69fa      	ldr	r2, [r7, #28]
 801054e:	18d1      	adds	r1, r2, r3
 8010550:	693b      	ldr	r3, [r7, #16]
 8010552:	899b      	ldrh	r3, [r3, #12]
 8010554:	461a      	mov	r2, r3
 8010556:	f7fd fdf7 	bl	800e148 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 801055a:	68fb      	ldr	r3, [r7, #12]
 801055c:	7d1b      	ldrb	r3, [r3, #20]
 801055e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010562:	b2da      	uxtb	r2, r3
 8010564:	68fb      	ldr	r3, [r7, #12]
 8010566:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8010568:	693b      	ldr	r3, [r7, #16]
 801056a:	899b      	ldrh	r3, [r3, #12]
 801056c:	461a      	mov	r2, r3
 801056e:	6a3b      	ldr	r3, [r7, #32]
 8010570:	fb02 f303 	mul.w	r3, r2, r3
 8010574:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 8010576:	e04b      	b.n	8010610 <f_write+0x2ca>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010578:	68fb      	ldr	r3, [r7, #12]
 801057a:	6a1b      	ldr	r3, [r3, #32]
 801057c:	697a      	ldr	r2, [r7, #20]
 801057e:	429a      	cmp	r2, r3
 8010580:	d016      	beq.n	80105b0 <f_write+0x26a>
				fp->fptr < fp->obj.objsize &&
 8010582:	68fb      	ldr	r3, [r7, #12]
 8010584:	699a      	ldr	r2, [r3, #24]
 8010586:	68fb      	ldr	r3, [r7, #12]
 8010588:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 801058a:	429a      	cmp	r2, r3
 801058c:	d210      	bcs.n	80105b0 <f_write+0x26a>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 801058e:	693b      	ldr	r3, [r7, #16]
 8010590:	7858      	ldrb	r0, [r3, #1]
 8010592:	68fb      	ldr	r3, [r7, #12]
 8010594:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010598:	2301      	movs	r3, #1
 801059a:	697a      	ldr	r2, [r7, #20]
 801059c:	f7fd fcf4 	bl	800df88 <disk_read>
 80105a0:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80105a2:	2b00      	cmp	r3, #0
 80105a4:	d004      	beq.n	80105b0 <f_write+0x26a>
					ABORT(fs, FR_DISK_ERR);
 80105a6:	68fb      	ldr	r3, [r7, #12]
 80105a8:	2201      	movs	r2, #1
 80105aa:	755a      	strb	r2, [r3, #21]
 80105ac:	2301      	movs	r3, #1
 80105ae:	e05a      	b.n	8010666 <f_write+0x320>
			}
#endif
			fp->sect = sect;
 80105b0:	68fb      	ldr	r3, [r7, #12]
 80105b2:	697a      	ldr	r2, [r7, #20]
 80105b4:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80105b6:	693b      	ldr	r3, [r7, #16]
 80105b8:	899b      	ldrh	r3, [r3, #12]
 80105ba:	4618      	mov	r0, r3
 80105bc:	68fb      	ldr	r3, [r7, #12]
 80105be:	699b      	ldr	r3, [r3, #24]
 80105c0:	693a      	ldr	r2, [r7, #16]
 80105c2:	8992      	ldrh	r2, [r2, #12]
 80105c4:	fbb3 f1f2 	udiv	r1, r3, r2
 80105c8:	fb02 f201 	mul.w	r2, r2, r1
 80105cc:	1a9b      	subs	r3, r3, r2
 80105ce:	1ac3      	subs	r3, r0, r3
 80105d0:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 80105d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80105d4:	687b      	ldr	r3, [r7, #4]
 80105d6:	429a      	cmp	r2, r3
 80105d8:	d901      	bls.n	80105de <f_write+0x298>
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 80105de:	68fb      	ldr	r3, [r7, #12]
 80105e0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	699b      	ldr	r3, [r3, #24]
 80105e8:	693a      	ldr	r2, [r7, #16]
 80105ea:	8992      	ldrh	r2, [r2, #12]
 80105ec:	fbb3 f0f2 	udiv	r0, r3, r2
 80105f0:	fb02 f200 	mul.w	r2, r2, r0
 80105f4:	1a9b      	subs	r3, r3, r2
 80105f6:	440b      	add	r3, r1
 80105f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80105fa:	69f9      	ldr	r1, [r7, #28]
 80105fc:	4618      	mov	r0, r3
 80105fe:	f7fd fda3 	bl	800e148 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8010602:	68fb      	ldr	r3, [r7, #12]
 8010604:	7d1b      	ldrb	r3, [r3, #20]
 8010606:	f063 037f 	orn	r3, r3, #127	; 0x7f
 801060a:	b2da      	uxtb	r2, r3
 801060c:	68fb      	ldr	r3, [r7, #12]
 801060e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8010610:	69fa      	ldr	r2, [r7, #28]
 8010612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010614:	4413      	add	r3, r2
 8010616:	61fb      	str	r3, [r7, #28]
 8010618:	68fb      	ldr	r3, [r7, #12]
 801061a:	699a      	ldr	r2, [r3, #24]
 801061c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801061e:	441a      	add	r2, r3
 8010620:	68fb      	ldr	r3, [r7, #12]
 8010622:	619a      	str	r2, [r3, #24]
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	68da      	ldr	r2, [r3, #12]
 8010628:	68fb      	ldr	r3, [r7, #12]
 801062a:	699b      	ldr	r3, [r3, #24]
 801062c:	429a      	cmp	r2, r3
 801062e:	bf38      	it	cc
 8010630:	461a      	movcc	r2, r3
 8010632:	68fb      	ldr	r3, [r7, #12]
 8010634:	60da      	str	r2, [r3, #12]
 8010636:	683b      	ldr	r3, [r7, #0]
 8010638:	681a      	ldr	r2, [r3, #0]
 801063a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801063c:	441a      	add	r2, r3
 801063e:	683b      	ldr	r3, [r7, #0]
 8010640:	601a      	str	r2, [r3, #0]
 8010642:	687a      	ldr	r2, [r7, #4]
 8010644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010646:	1ad3      	subs	r3, r2, r3
 8010648:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	2b00      	cmp	r3, #0
 801064e:	f47f aeb5 	bne.w	80103bc <f_write+0x76>
 8010652:	e000      	b.n	8010656 <f_write+0x310>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8010654:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8010656:	68fb      	ldr	r3, [r7, #12]
 8010658:	7d1b      	ldrb	r3, [r3, #20]
 801065a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801065e:	b2da      	uxtb	r2, r3
 8010660:	68fb      	ldr	r3, [r7, #12]
 8010662:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 8010664:	2300      	movs	r3, #0
}
 8010666:	4618      	mov	r0, r3
 8010668:	3730      	adds	r7, #48	; 0x30
 801066a:	46bd      	mov	sp, r7
 801066c:	bd80      	pop	{r7, pc}

0801066e <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 801066e:	b580      	push	{r7, lr}
 8010670:	b086      	sub	sp, #24
 8010672:	af00      	add	r7, sp, #0
 8010674:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	f107 0208 	add.w	r2, r7, #8
 801067c:	4611      	mov	r1, r2
 801067e:	4618      	mov	r0, r3
 8010680:	f7ff faba 	bl	800fbf8 <validate>
 8010684:	4603      	mov	r3, r0
 8010686:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010688:	7dfb      	ldrb	r3, [r7, #23]
 801068a:	2b00      	cmp	r3, #0
 801068c:	d168      	bne.n	8010760 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	7d1b      	ldrb	r3, [r3, #20]
 8010692:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010696:	2b00      	cmp	r3, #0
 8010698:	d062      	beq.n	8010760 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	7d1b      	ldrb	r3, [r3, #20]
 801069e:	b25b      	sxtb	r3, r3
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	da15      	bge.n	80106d0 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80106a4:	68bb      	ldr	r3, [r7, #8]
 80106a6:	7858      	ldrb	r0, [r3, #1]
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80106ae:	687b      	ldr	r3, [r7, #4]
 80106b0:	6a1a      	ldr	r2, [r3, #32]
 80106b2:	2301      	movs	r3, #1
 80106b4:	f7fd fc88 	bl	800dfc8 <disk_write>
 80106b8:	4603      	mov	r3, r0
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	d001      	beq.n	80106c2 <f_sync+0x54>
 80106be:	2301      	movs	r3, #1
 80106c0:	e04f      	b.n	8010762 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	7d1b      	ldrb	r3, [r3, #20]
 80106c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80106ca:	b2da      	uxtb	r2, r3
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80106d0:	f7fd f9c8 	bl	800da64 <get_fattime>
 80106d4:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80106d6:	68ba      	ldr	r2, [r7, #8]
 80106d8:	687b      	ldr	r3, [r7, #4]
 80106da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80106dc:	4619      	mov	r1, r3
 80106de:	4610      	mov	r0, r2
 80106e0:	f7fd ff60 	bl	800e5a4 <move_window>
 80106e4:	4603      	mov	r3, r0
 80106e6:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80106e8:	7dfb      	ldrb	r3, [r7, #23]
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	d138      	bne.n	8010760 <f_sync+0xf2>
					dir = fp->dir_ptr;
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80106f2:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80106f4:	68fb      	ldr	r3, [r7, #12]
 80106f6:	330b      	adds	r3, #11
 80106f8:	781a      	ldrb	r2, [r3, #0]
 80106fa:	68fb      	ldr	r3, [r7, #12]
 80106fc:	330b      	adds	r3, #11
 80106fe:	f042 0220 	orr.w	r2, r2, #32
 8010702:	b2d2      	uxtb	r2, r2
 8010704:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	6818      	ldr	r0, [r3, #0]
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	689b      	ldr	r3, [r3, #8]
 801070e:	461a      	mov	r2, r3
 8010710:	68f9      	ldr	r1, [r7, #12]
 8010712:	f7fe fce5 	bl	800f0e0 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8010716:	68fb      	ldr	r3, [r7, #12]
 8010718:	f103 021c 	add.w	r2, r3, #28
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	68db      	ldr	r3, [r3, #12]
 8010720:	4619      	mov	r1, r3
 8010722:	4610      	mov	r0, r2
 8010724:	f7fd fce4 	bl	800e0f0 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8010728:	68fb      	ldr	r3, [r7, #12]
 801072a:	3316      	adds	r3, #22
 801072c:	6939      	ldr	r1, [r7, #16]
 801072e:	4618      	mov	r0, r3
 8010730:	f7fd fcde 	bl	800e0f0 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8010734:	68fb      	ldr	r3, [r7, #12]
 8010736:	3312      	adds	r3, #18
 8010738:	2100      	movs	r1, #0
 801073a:	4618      	mov	r0, r3
 801073c:	f7fd fcbd 	bl	800e0ba <st_word>
					fs->wflag = 1;
 8010740:	68bb      	ldr	r3, [r7, #8]
 8010742:	2201      	movs	r2, #1
 8010744:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8010746:	68bb      	ldr	r3, [r7, #8]
 8010748:	4618      	mov	r0, r3
 801074a:	f7fd ff59 	bl	800e600 <sync_fs>
 801074e:	4603      	mov	r3, r0
 8010750:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	7d1b      	ldrb	r3, [r3, #20]
 8010756:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801075a:	b2da      	uxtb	r2, r3
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8010760:	7dfb      	ldrb	r3, [r7, #23]
}
 8010762:	4618      	mov	r0, r3
 8010764:	3718      	adds	r7, #24
 8010766:	46bd      	mov	sp, r7
 8010768:	bd80      	pop	{r7, pc}

0801076a <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 801076a:	b580      	push	{r7, lr}
 801076c:	b084      	sub	sp, #16
 801076e:	af00      	add	r7, sp, #0
 8010770:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8010772:	6878      	ldr	r0, [r7, #4]
 8010774:	f7ff ff7b 	bl	801066e <f_sync>
 8010778:	4603      	mov	r3, r0
 801077a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 801077c:	7bfb      	ldrb	r3, [r7, #15]
 801077e:	2b00      	cmp	r3, #0
 8010780:	d118      	bne.n	80107b4 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8010782:	687b      	ldr	r3, [r7, #4]
 8010784:	f107 0208 	add.w	r2, r7, #8
 8010788:	4611      	mov	r1, r2
 801078a:	4618      	mov	r0, r3
 801078c:	f7ff fa34 	bl	800fbf8 <validate>
 8010790:	4603      	mov	r3, r0
 8010792:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8010794:	7bfb      	ldrb	r3, [r7, #15]
 8010796:	2b00      	cmp	r3, #0
 8010798:	d10c      	bne.n	80107b4 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	691b      	ldr	r3, [r3, #16]
 801079e:	4618      	mov	r0, r3
 80107a0:	f7fd fe5c 	bl	800e45c <dec_lock>
 80107a4:	4603      	mov	r3, r0
 80107a6:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80107a8:	7bfb      	ldrb	r3, [r7, #15]
 80107aa:	2b00      	cmp	r3, #0
 80107ac:	d102      	bne.n	80107b4 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	2200      	movs	r2, #0
 80107b2:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80107b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80107b6:	4618      	mov	r0, r3
 80107b8:	3710      	adds	r7, #16
 80107ba:	46bd      	mov	sp, r7
 80107bc:	bd80      	pop	{r7, pc}

080107be <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 80107be:	b580      	push	{r7, lr}
 80107c0:	b090      	sub	sp, #64	; 0x40
 80107c2:	af00      	add	r7, sp, #0
 80107c4:	6078      	str	r0, [r7, #4]
 80107c6:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	f107 0208 	add.w	r2, r7, #8
 80107ce:	4611      	mov	r1, r2
 80107d0:	4618      	mov	r0, r3
 80107d2:	f7ff fa11 	bl	800fbf8 <validate>
 80107d6:	4603      	mov	r3, r0
 80107d8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80107dc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80107e0:	2b00      	cmp	r3, #0
 80107e2:	d103      	bne.n	80107ec <f_lseek+0x2e>
 80107e4:	687b      	ldr	r3, [r7, #4]
 80107e6:	7d5b      	ldrb	r3, [r3, #21]
 80107e8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80107ec:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	d002      	beq.n	80107fa <f_lseek+0x3c>
 80107f4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80107f8:	e201      	b.n	8010bfe <f_lseek+0x440>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80107fa:	687b      	ldr	r3, [r7, #4]
 80107fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80107fe:	2b00      	cmp	r3, #0
 8010800:	f000 80d9 	beq.w	80109b6 <f_lseek+0x1f8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8010804:	683b      	ldr	r3, [r7, #0]
 8010806:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801080a:	d15a      	bne.n	80108c2 <f_lseek+0x104>
			tbl = fp->cltbl;
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010810:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 8010812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010814:	1d1a      	adds	r2, r3, #4
 8010816:	627a      	str	r2, [r7, #36]	; 0x24
 8010818:	681b      	ldr	r3, [r3, #0]
 801081a:	617b      	str	r3, [r7, #20]
 801081c:	2302      	movs	r3, #2
 801081e:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	689b      	ldr	r3, [r3, #8]
 8010824:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8010826:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010828:	2b00      	cmp	r3, #0
 801082a:	d03a      	beq.n	80108a2 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 801082c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801082e:	613b      	str	r3, [r7, #16]
 8010830:	2300      	movs	r3, #0
 8010832:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010834:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010836:	3302      	adds	r3, #2
 8010838:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 801083a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801083c:	60fb      	str	r3, [r7, #12]
 801083e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010840:	3301      	adds	r3, #1
 8010842:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8010844:	687b      	ldr	r3, [r7, #4]
 8010846:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8010848:	4618      	mov	r0, r3
 801084a:	f7fd ff68 	bl	800e71e <get_fat>
 801084e:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8010850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010852:	2b01      	cmp	r3, #1
 8010854:	d804      	bhi.n	8010860 <f_lseek+0xa2>
 8010856:	687b      	ldr	r3, [r7, #4]
 8010858:	2202      	movs	r2, #2
 801085a:	755a      	strb	r2, [r3, #21]
 801085c:	2302      	movs	r3, #2
 801085e:	e1ce      	b.n	8010bfe <f_lseek+0x440>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010862:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010866:	d104      	bne.n	8010872 <f_lseek+0xb4>
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	2201      	movs	r2, #1
 801086c:	755a      	strb	r2, [r3, #21]
 801086e:	2301      	movs	r3, #1
 8010870:	e1c5      	b.n	8010bfe <f_lseek+0x440>
					} while (cl == pcl + 1);
 8010872:	68fb      	ldr	r3, [r7, #12]
 8010874:	3301      	adds	r3, #1
 8010876:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010878:	429a      	cmp	r2, r3
 801087a:	d0de      	beq.n	801083a <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 801087c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801087e:	697b      	ldr	r3, [r7, #20]
 8010880:	429a      	cmp	r2, r3
 8010882:	d809      	bhi.n	8010898 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8010884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010886:	1d1a      	adds	r2, r3, #4
 8010888:	627a      	str	r2, [r7, #36]	; 0x24
 801088a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801088c:	601a      	str	r2, [r3, #0]
 801088e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010890:	1d1a      	adds	r2, r3, #4
 8010892:	627a      	str	r2, [r7, #36]	; 0x24
 8010894:	693a      	ldr	r2, [r7, #16]
 8010896:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8010898:	68bb      	ldr	r3, [r7, #8]
 801089a:	699b      	ldr	r3, [r3, #24]
 801089c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801089e:	429a      	cmp	r2, r3
 80108a0:	d3c4      	bcc.n	801082c <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 80108a2:	687b      	ldr	r3, [r7, #4]
 80108a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80108a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80108a8:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 80108aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80108ac:	697b      	ldr	r3, [r7, #20]
 80108ae:	429a      	cmp	r2, r3
 80108b0:	d803      	bhi.n	80108ba <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 80108b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80108b4:	2200      	movs	r2, #0
 80108b6:	601a      	str	r2, [r3, #0]
 80108b8:	e19f      	b.n	8010bfa <f_lseek+0x43c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 80108ba:	2311      	movs	r3, #17
 80108bc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80108c0:	e19b      	b.n	8010bfa <f_lseek+0x43c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	68db      	ldr	r3, [r3, #12]
 80108c6:	683a      	ldr	r2, [r7, #0]
 80108c8:	429a      	cmp	r2, r3
 80108ca:	d902      	bls.n	80108d2 <f_lseek+0x114>
 80108cc:	687b      	ldr	r3, [r7, #4]
 80108ce:	68db      	ldr	r3, [r3, #12]
 80108d0:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	683a      	ldr	r2, [r7, #0]
 80108d6:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80108d8:	683b      	ldr	r3, [r7, #0]
 80108da:	2b00      	cmp	r3, #0
 80108dc:	f000 818d 	beq.w	8010bfa <f_lseek+0x43c>
				fp->clust = clmt_clust(fp, ofs - 1);
 80108e0:	683b      	ldr	r3, [r7, #0]
 80108e2:	3b01      	subs	r3, #1
 80108e4:	4619      	mov	r1, r3
 80108e6:	6878      	ldr	r0, [r7, #4]
 80108e8:	f7fe f9fd 	bl	800ece6 <clmt_clust>
 80108ec:	4602      	mov	r2, r0
 80108ee:	687b      	ldr	r3, [r7, #4]
 80108f0:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80108f2:	68ba      	ldr	r2, [r7, #8]
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	69db      	ldr	r3, [r3, #28]
 80108f8:	4619      	mov	r1, r3
 80108fa:	4610      	mov	r0, r2
 80108fc:	f7fd fef0 	bl	800e6e0 <clust2sect>
 8010900:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8010902:	69bb      	ldr	r3, [r7, #24]
 8010904:	2b00      	cmp	r3, #0
 8010906:	d104      	bne.n	8010912 <f_lseek+0x154>
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	2202      	movs	r2, #2
 801090c:	755a      	strb	r2, [r3, #21]
 801090e:	2302      	movs	r3, #2
 8010910:	e175      	b.n	8010bfe <f_lseek+0x440>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 8010912:	683b      	ldr	r3, [r7, #0]
 8010914:	3b01      	subs	r3, #1
 8010916:	68ba      	ldr	r2, [r7, #8]
 8010918:	8992      	ldrh	r2, [r2, #12]
 801091a:	fbb3 f3f2 	udiv	r3, r3, r2
 801091e:	68ba      	ldr	r2, [r7, #8]
 8010920:	8952      	ldrh	r2, [r2, #10]
 8010922:	3a01      	subs	r2, #1
 8010924:	4013      	ands	r3, r2
 8010926:	69ba      	ldr	r2, [r7, #24]
 8010928:	4413      	add	r3, r2
 801092a:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	699b      	ldr	r3, [r3, #24]
 8010930:	68ba      	ldr	r2, [r7, #8]
 8010932:	8992      	ldrh	r2, [r2, #12]
 8010934:	fbb3 f1f2 	udiv	r1, r3, r2
 8010938:	fb02 f201 	mul.w	r2, r2, r1
 801093c:	1a9b      	subs	r3, r3, r2
 801093e:	2b00      	cmp	r3, #0
 8010940:	f000 815b 	beq.w	8010bfa <f_lseek+0x43c>
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	6a1b      	ldr	r3, [r3, #32]
 8010948:	69ba      	ldr	r2, [r7, #24]
 801094a:	429a      	cmp	r2, r3
 801094c:	f000 8155 	beq.w	8010bfa <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	7d1b      	ldrb	r3, [r3, #20]
 8010954:	b25b      	sxtb	r3, r3
 8010956:	2b00      	cmp	r3, #0
 8010958:	da18      	bge.n	801098c <f_lseek+0x1ce>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801095a:	68bb      	ldr	r3, [r7, #8]
 801095c:	7858      	ldrb	r0, [r3, #1]
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010964:	687b      	ldr	r3, [r7, #4]
 8010966:	6a1a      	ldr	r2, [r3, #32]
 8010968:	2301      	movs	r3, #1
 801096a:	f7fd fb2d 	bl	800dfc8 <disk_write>
 801096e:	4603      	mov	r3, r0
 8010970:	2b00      	cmp	r3, #0
 8010972:	d004      	beq.n	801097e <f_lseek+0x1c0>
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	2201      	movs	r2, #1
 8010978:	755a      	strb	r2, [r3, #21]
 801097a:	2301      	movs	r3, #1
 801097c:	e13f      	b.n	8010bfe <f_lseek+0x440>
						fp->flag &= (BYTE)~FA_DIRTY;
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	7d1b      	ldrb	r3, [r3, #20]
 8010982:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010986:	b2da      	uxtb	r2, r3
 8010988:	687b      	ldr	r3, [r7, #4]
 801098a:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 801098c:	68bb      	ldr	r3, [r7, #8]
 801098e:	7858      	ldrb	r0, [r3, #1]
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010996:	2301      	movs	r3, #1
 8010998:	69ba      	ldr	r2, [r7, #24]
 801099a:	f7fd faf5 	bl	800df88 <disk_read>
 801099e:	4603      	mov	r3, r0
 80109a0:	2b00      	cmp	r3, #0
 80109a2:	d004      	beq.n	80109ae <f_lseek+0x1f0>
 80109a4:	687b      	ldr	r3, [r7, #4]
 80109a6:	2201      	movs	r2, #1
 80109a8:	755a      	strb	r2, [r3, #21]
 80109aa:	2301      	movs	r3, #1
 80109ac:	e127      	b.n	8010bfe <f_lseek+0x440>
#endif
					fp->sect = dsc;
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	69ba      	ldr	r2, [r7, #24]
 80109b2:	621a      	str	r2, [r3, #32]
 80109b4:	e121      	b.n	8010bfa <f_lseek+0x43c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	68db      	ldr	r3, [r3, #12]
 80109ba:	683a      	ldr	r2, [r7, #0]
 80109bc:	429a      	cmp	r2, r3
 80109be:	d908      	bls.n	80109d2 <f_lseek+0x214>
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	7d1b      	ldrb	r3, [r3, #20]
 80109c4:	f003 0302 	and.w	r3, r3, #2
 80109c8:	2b00      	cmp	r3, #0
 80109ca:	d102      	bne.n	80109d2 <f_lseek+0x214>
			ofs = fp->obj.objsize;
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	68db      	ldr	r3, [r3, #12]
 80109d0:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80109d2:	687b      	ldr	r3, [r7, #4]
 80109d4:	699b      	ldr	r3, [r3, #24]
 80109d6:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80109d8:	2300      	movs	r3, #0
 80109da:	637b      	str	r3, [r7, #52]	; 0x34
 80109dc:	687b      	ldr	r3, [r7, #4]
 80109de:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80109e0:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80109e2:	683b      	ldr	r3, [r7, #0]
 80109e4:	2b00      	cmp	r3, #0
 80109e6:	f000 80b5 	beq.w	8010b54 <f_lseek+0x396>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80109ea:	68bb      	ldr	r3, [r7, #8]
 80109ec:	895b      	ldrh	r3, [r3, #10]
 80109ee:	461a      	mov	r2, r3
 80109f0:	68bb      	ldr	r3, [r7, #8]
 80109f2:	899b      	ldrh	r3, [r3, #12]
 80109f4:	fb03 f302 	mul.w	r3, r3, r2
 80109f8:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80109fa:	6a3b      	ldr	r3, [r7, #32]
 80109fc:	2b00      	cmp	r3, #0
 80109fe:	d01b      	beq.n	8010a38 <f_lseek+0x27a>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8010a00:	683b      	ldr	r3, [r7, #0]
 8010a02:	1e5a      	subs	r2, r3, #1
 8010a04:	69fb      	ldr	r3, [r7, #28]
 8010a06:	fbb2 f2f3 	udiv	r2, r2, r3
 8010a0a:	6a3b      	ldr	r3, [r7, #32]
 8010a0c:	1e59      	subs	r1, r3, #1
 8010a0e:	69fb      	ldr	r3, [r7, #28]
 8010a10:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8010a14:	429a      	cmp	r2, r3
 8010a16:	d30f      	bcc.n	8010a38 <f_lseek+0x27a>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8010a18:	6a3b      	ldr	r3, [r7, #32]
 8010a1a:	1e5a      	subs	r2, r3, #1
 8010a1c:	69fb      	ldr	r3, [r7, #28]
 8010a1e:	425b      	negs	r3, r3
 8010a20:	401a      	ands	r2, r3
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	699b      	ldr	r3, [r3, #24]
 8010a2a:	683a      	ldr	r2, [r7, #0]
 8010a2c:	1ad3      	subs	r3, r2, r3
 8010a2e:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	69db      	ldr	r3, [r3, #28]
 8010a34:	63bb      	str	r3, [r7, #56]	; 0x38
 8010a36:	e022      	b.n	8010a7e <f_lseek+0x2c0>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	689b      	ldr	r3, [r3, #8]
 8010a3c:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8010a3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d119      	bne.n	8010a78 <f_lseek+0x2ba>
					clst = create_chain(&fp->obj, 0);
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	2100      	movs	r1, #0
 8010a48:	4618      	mov	r0, r3
 8010a4a:	f7fe f8b4 	bl	800ebb6 <create_chain>
 8010a4e:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8010a50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a52:	2b01      	cmp	r3, #1
 8010a54:	d104      	bne.n	8010a60 <f_lseek+0x2a2>
 8010a56:	687b      	ldr	r3, [r7, #4]
 8010a58:	2202      	movs	r2, #2
 8010a5a:	755a      	strb	r2, [r3, #21]
 8010a5c:	2302      	movs	r3, #2
 8010a5e:	e0ce      	b.n	8010bfe <f_lseek+0x440>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010a60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a62:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010a66:	d104      	bne.n	8010a72 <f_lseek+0x2b4>
 8010a68:	687b      	ldr	r3, [r7, #4]
 8010a6a:	2201      	movs	r2, #1
 8010a6c:	755a      	strb	r2, [r3, #21]
 8010a6e:	2301      	movs	r3, #1
 8010a70:	e0c5      	b.n	8010bfe <f_lseek+0x440>
					fp->obj.sclust = clst;
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010a76:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8010a78:	687b      	ldr	r3, [r7, #4]
 8010a7a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010a7c:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8010a7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d067      	beq.n	8010b54 <f_lseek+0x396>
				while (ofs > bcs) {						/* Cluster following loop */
 8010a84:	e03a      	b.n	8010afc <f_lseek+0x33e>
					ofs -= bcs; fp->fptr += bcs;
 8010a86:	683a      	ldr	r2, [r7, #0]
 8010a88:	69fb      	ldr	r3, [r7, #28]
 8010a8a:	1ad3      	subs	r3, r2, r3
 8010a8c:	603b      	str	r3, [r7, #0]
 8010a8e:	687b      	ldr	r3, [r7, #4]
 8010a90:	699a      	ldr	r2, [r3, #24]
 8010a92:	69fb      	ldr	r3, [r7, #28]
 8010a94:	441a      	add	r2, r3
 8010a96:	687b      	ldr	r3, [r7, #4]
 8010a98:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	7d1b      	ldrb	r3, [r3, #20]
 8010a9e:	f003 0302 	and.w	r3, r3, #2
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	d00b      	beq.n	8010abe <f_lseek+0x300>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8010aa6:	687b      	ldr	r3, [r7, #4]
 8010aa8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010aaa:	4618      	mov	r0, r3
 8010aac:	f7fe f883 	bl	800ebb6 <create_chain>
 8010ab0:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8010ab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ab4:	2b00      	cmp	r3, #0
 8010ab6:	d108      	bne.n	8010aca <f_lseek+0x30c>
							ofs = 0; break;
 8010ab8:	2300      	movs	r3, #0
 8010aba:	603b      	str	r3, [r7, #0]
 8010abc:	e022      	b.n	8010b04 <f_lseek+0x346>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8010abe:	687b      	ldr	r3, [r7, #4]
 8010ac0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010ac2:	4618      	mov	r0, r3
 8010ac4:	f7fd fe2b 	bl	800e71e <get_fat>
 8010ac8:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010aca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010acc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010ad0:	d104      	bne.n	8010adc <f_lseek+0x31e>
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	2201      	movs	r2, #1
 8010ad6:	755a      	strb	r2, [r3, #21]
 8010ad8:	2301      	movs	r3, #1
 8010ada:	e090      	b.n	8010bfe <f_lseek+0x440>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8010adc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010ade:	2b01      	cmp	r3, #1
 8010ae0:	d904      	bls.n	8010aec <f_lseek+0x32e>
 8010ae2:	68bb      	ldr	r3, [r7, #8]
 8010ae4:	699b      	ldr	r3, [r3, #24]
 8010ae6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010ae8:	429a      	cmp	r2, r3
 8010aea:	d304      	bcc.n	8010af6 <f_lseek+0x338>
 8010aec:	687b      	ldr	r3, [r7, #4]
 8010aee:	2202      	movs	r2, #2
 8010af0:	755a      	strb	r2, [r3, #21]
 8010af2:	2302      	movs	r3, #2
 8010af4:	e083      	b.n	8010bfe <f_lseek+0x440>
					fp->clust = clst;
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010afa:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8010afc:	683a      	ldr	r2, [r7, #0]
 8010afe:	69fb      	ldr	r3, [r7, #28]
 8010b00:	429a      	cmp	r2, r3
 8010b02:	d8c0      	bhi.n	8010a86 <f_lseek+0x2c8>
				}
				fp->fptr += ofs;
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	699a      	ldr	r2, [r3, #24]
 8010b08:	683b      	ldr	r3, [r7, #0]
 8010b0a:	441a      	add	r2, r3
 8010b0c:	687b      	ldr	r3, [r7, #4]
 8010b0e:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8010b10:	68bb      	ldr	r3, [r7, #8]
 8010b12:	899b      	ldrh	r3, [r3, #12]
 8010b14:	461a      	mov	r2, r3
 8010b16:	683b      	ldr	r3, [r7, #0]
 8010b18:	fbb3 f1f2 	udiv	r1, r3, r2
 8010b1c:	fb02 f201 	mul.w	r2, r2, r1
 8010b20:	1a9b      	subs	r3, r3, r2
 8010b22:	2b00      	cmp	r3, #0
 8010b24:	d016      	beq.n	8010b54 <f_lseek+0x396>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8010b26:	68bb      	ldr	r3, [r7, #8]
 8010b28:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010b2a:	4618      	mov	r0, r3
 8010b2c:	f7fd fdd8 	bl	800e6e0 <clust2sect>
 8010b30:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8010b32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010b34:	2b00      	cmp	r3, #0
 8010b36:	d104      	bne.n	8010b42 <f_lseek+0x384>
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	2202      	movs	r2, #2
 8010b3c:	755a      	strb	r2, [r3, #21]
 8010b3e:	2302      	movs	r3, #2
 8010b40:	e05d      	b.n	8010bfe <f_lseek+0x440>
					nsect += (DWORD)(ofs / SS(fs));
 8010b42:	68bb      	ldr	r3, [r7, #8]
 8010b44:	899b      	ldrh	r3, [r3, #12]
 8010b46:	461a      	mov	r2, r3
 8010b48:	683b      	ldr	r3, [r7, #0]
 8010b4a:	fbb3 f3f2 	udiv	r3, r3, r2
 8010b4e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010b50:	4413      	add	r3, r2
 8010b52:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	699a      	ldr	r2, [r3, #24]
 8010b58:	687b      	ldr	r3, [r7, #4]
 8010b5a:	68db      	ldr	r3, [r3, #12]
 8010b5c:	429a      	cmp	r2, r3
 8010b5e:	d90a      	bls.n	8010b76 <f_lseek+0x3b8>
			fp->obj.objsize = fp->fptr;
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	699a      	ldr	r2, [r3, #24]
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8010b68:	687b      	ldr	r3, [r7, #4]
 8010b6a:	7d1b      	ldrb	r3, [r3, #20]
 8010b6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010b70:	b2da      	uxtb	r2, r3
 8010b72:	687b      	ldr	r3, [r7, #4]
 8010b74:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8010b76:	687b      	ldr	r3, [r7, #4]
 8010b78:	699b      	ldr	r3, [r3, #24]
 8010b7a:	68ba      	ldr	r2, [r7, #8]
 8010b7c:	8992      	ldrh	r2, [r2, #12]
 8010b7e:	fbb3 f1f2 	udiv	r1, r3, r2
 8010b82:	fb02 f201 	mul.w	r2, r2, r1
 8010b86:	1a9b      	subs	r3, r3, r2
 8010b88:	2b00      	cmp	r3, #0
 8010b8a:	d036      	beq.n	8010bfa <f_lseek+0x43c>
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	6a1b      	ldr	r3, [r3, #32]
 8010b90:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010b92:	429a      	cmp	r2, r3
 8010b94:	d031      	beq.n	8010bfa <f_lseek+0x43c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	7d1b      	ldrb	r3, [r3, #20]
 8010b9a:	b25b      	sxtb	r3, r3
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	da18      	bge.n	8010bd2 <f_lseek+0x414>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010ba0:	68bb      	ldr	r3, [r7, #8]
 8010ba2:	7858      	ldrb	r0, [r3, #1]
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	6a1a      	ldr	r2, [r3, #32]
 8010bae:	2301      	movs	r3, #1
 8010bb0:	f7fd fa0a 	bl	800dfc8 <disk_write>
 8010bb4:	4603      	mov	r3, r0
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d004      	beq.n	8010bc4 <f_lseek+0x406>
 8010bba:	687b      	ldr	r3, [r7, #4]
 8010bbc:	2201      	movs	r2, #1
 8010bbe:	755a      	strb	r2, [r3, #21]
 8010bc0:	2301      	movs	r3, #1
 8010bc2:	e01c      	b.n	8010bfe <f_lseek+0x440>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	7d1b      	ldrb	r3, [r3, #20]
 8010bc8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010bcc:	b2da      	uxtb	r2, r3
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8010bd2:	68bb      	ldr	r3, [r7, #8]
 8010bd4:	7858      	ldrb	r0, [r3, #1]
 8010bd6:	687b      	ldr	r3, [r7, #4]
 8010bd8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010bdc:	2301      	movs	r3, #1
 8010bde:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010be0:	f7fd f9d2 	bl	800df88 <disk_read>
 8010be4:	4603      	mov	r3, r0
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	d004      	beq.n	8010bf4 <f_lseek+0x436>
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	2201      	movs	r2, #1
 8010bee:	755a      	strb	r2, [r3, #21]
 8010bf0:	2301      	movs	r3, #1
 8010bf2:	e004      	b.n	8010bfe <f_lseek+0x440>
#endif
			fp->sect = nsect;
 8010bf4:	687b      	ldr	r3, [r7, #4]
 8010bf6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010bf8:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8010bfa:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8010bfe:	4618      	mov	r0, r3
 8010c00:	3740      	adds	r7, #64	; 0x40
 8010c02:	46bd      	mov	sp, r7
 8010c04:	bd80      	pop	{r7, pc}

08010c06 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8010c06:	b580      	push	{r7, lr}
 8010c08:	b086      	sub	sp, #24
 8010c0a:	af00      	add	r7, sp, #0
 8010c0c:	6078      	str	r0, [r7, #4]
 8010c0e:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	2b00      	cmp	r3, #0
 8010c14:	d101      	bne.n	8010c1a <f_opendir+0x14>
 8010c16:	2309      	movs	r3, #9
 8010c18:	e064      	b.n	8010ce4 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 8010c1a:	687b      	ldr	r3, [r7, #4]
 8010c1c:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8010c1e:	f107 010c 	add.w	r1, r7, #12
 8010c22:	463b      	mov	r3, r7
 8010c24:	2200      	movs	r2, #0
 8010c26:	4618      	mov	r0, r3
 8010c28:	f7fe fd62 	bl	800f6f0 <find_volume>
 8010c2c:	4603      	mov	r3, r0
 8010c2e:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010c30:	7dfb      	ldrb	r3, [r7, #23]
 8010c32:	2b00      	cmp	r3, #0
 8010c34:	d14f      	bne.n	8010cd6 <f_opendir+0xd0>
		obj->fs = fs;
 8010c36:	68fa      	ldr	r2, [r7, #12]
 8010c38:	693b      	ldr	r3, [r7, #16]
 8010c3a:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8010c3c:	683b      	ldr	r3, [r7, #0]
 8010c3e:	4619      	mov	r1, r3
 8010c40:	6878      	ldr	r0, [r7, #4]
 8010c42:	f7fe fc45 	bl	800f4d0 <follow_path>
 8010c46:	4603      	mov	r3, r0
 8010c48:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8010c4a:	7dfb      	ldrb	r3, [r7, #23]
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	d13d      	bne.n	8010ccc <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8010c50:	687b      	ldr	r3, [r7, #4]
 8010c52:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010c56:	b25b      	sxtb	r3, r3
 8010c58:	2b00      	cmp	r3, #0
 8010c5a:	db12      	blt.n	8010c82 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8010c5c:	693b      	ldr	r3, [r7, #16]
 8010c5e:	799b      	ldrb	r3, [r3, #6]
 8010c60:	f003 0310 	and.w	r3, r3, #16
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d00a      	beq.n	8010c7e <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8010c68:	68fa      	ldr	r2, [r7, #12]
 8010c6a:	687b      	ldr	r3, [r7, #4]
 8010c6c:	6a1b      	ldr	r3, [r3, #32]
 8010c6e:	4619      	mov	r1, r3
 8010c70:	4610      	mov	r0, r2
 8010c72:	f7fe fa16 	bl	800f0a2 <ld_clust>
 8010c76:	4602      	mov	r2, r0
 8010c78:	693b      	ldr	r3, [r7, #16]
 8010c7a:	609a      	str	r2, [r3, #8]
 8010c7c:	e001      	b.n	8010c82 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8010c7e:	2305      	movs	r3, #5
 8010c80:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8010c82:	7dfb      	ldrb	r3, [r7, #23]
 8010c84:	2b00      	cmp	r3, #0
 8010c86:	d121      	bne.n	8010ccc <f_opendir+0xc6>
				obj->id = fs->id;
 8010c88:	68fb      	ldr	r3, [r7, #12]
 8010c8a:	88da      	ldrh	r2, [r3, #6]
 8010c8c:	693b      	ldr	r3, [r7, #16]
 8010c8e:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8010c90:	2100      	movs	r1, #0
 8010c92:	6878      	ldr	r0, [r7, #4]
 8010c94:	f7fe f85f 	bl	800ed56 <dir_sdi>
 8010c98:	4603      	mov	r3, r0
 8010c9a:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8010c9c:	7dfb      	ldrb	r3, [r7, #23]
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d114      	bne.n	8010ccc <f_opendir+0xc6>
					if (obj->sclust) {
 8010ca2:	693b      	ldr	r3, [r7, #16]
 8010ca4:	689b      	ldr	r3, [r3, #8]
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	d00d      	beq.n	8010cc6 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8010caa:	2100      	movs	r1, #0
 8010cac:	6878      	ldr	r0, [r7, #4]
 8010cae:	f7fd fb47 	bl	800e340 <inc_lock>
 8010cb2:	4602      	mov	r2, r0
 8010cb4:	693b      	ldr	r3, [r7, #16]
 8010cb6:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8010cb8:	693b      	ldr	r3, [r7, #16]
 8010cba:	691b      	ldr	r3, [r3, #16]
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d105      	bne.n	8010ccc <f_opendir+0xc6>
 8010cc0:	2312      	movs	r3, #18
 8010cc2:	75fb      	strb	r3, [r7, #23]
 8010cc4:	e002      	b.n	8010ccc <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8010cc6:	693b      	ldr	r3, [r7, #16]
 8010cc8:	2200      	movs	r2, #0
 8010cca:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8010ccc:	7dfb      	ldrb	r3, [r7, #23]
 8010cce:	2b04      	cmp	r3, #4
 8010cd0:	d101      	bne.n	8010cd6 <f_opendir+0xd0>
 8010cd2:	2305      	movs	r3, #5
 8010cd4:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8010cd6:	7dfb      	ldrb	r3, [r7, #23]
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d002      	beq.n	8010ce2 <f_opendir+0xdc>
 8010cdc:	693b      	ldr	r3, [r7, #16]
 8010cde:	2200      	movs	r2, #0
 8010ce0:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8010ce2:	7dfb      	ldrb	r3, [r7, #23]
}
 8010ce4:	4618      	mov	r0, r3
 8010ce6:	3718      	adds	r7, #24
 8010ce8:	46bd      	mov	sp, r7
 8010cea:	bd80      	pop	{r7, pc}

08010cec <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8010cec:	b580      	push	{r7, lr}
 8010cee:	b084      	sub	sp, #16
 8010cf0:	af00      	add	r7, sp, #0
 8010cf2:	6078      	str	r0, [r7, #4]
 8010cf4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8010cf6:	687b      	ldr	r3, [r7, #4]
 8010cf8:	f107 0208 	add.w	r2, r7, #8
 8010cfc:	4611      	mov	r1, r2
 8010cfe:	4618      	mov	r0, r3
 8010d00:	f7fe ff7a 	bl	800fbf8 <validate>
 8010d04:	4603      	mov	r3, r0
 8010d06:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010d08:	7bfb      	ldrb	r3, [r7, #15]
 8010d0a:	2b00      	cmp	r3, #0
 8010d0c:	d126      	bne.n	8010d5c <f_readdir+0x70>
		if (!fno) {
 8010d0e:	683b      	ldr	r3, [r7, #0]
 8010d10:	2b00      	cmp	r3, #0
 8010d12:	d106      	bne.n	8010d22 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8010d14:	2100      	movs	r1, #0
 8010d16:	6878      	ldr	r0, [r7, #4]
 8010d18:	f7fe f81d 	bl	800ed56 <dir_sdi>
 8010d1c:	4603      	mov	r3, r0
 8010d1e:	73fb      	strb	r3, [r7, #15]
 8010d20:	e01c      	b.n	8010d5c <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8010d22:	2100      	movs	r1, #0
 8010d24:	6878      	ldr	r0, [r7, #4]
 8010d26:	f7fe f9fb 	bl	800f120 <dir_read>
 8010d2a:	4603      	mov	r3, r0
 8010d2c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8010d2e:	7bfb      	ldrb	r3, [r7, #15]
 8010d30:	2b04      	cmp	r3, #4
 8010d32:	d101      	bne.n	8010d38 <f_readdir+0x4c>
 8010d34:	2300      	movs	r3, #0
 8010d36:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 8010d38:	7bfb      	ldrb	r3, [r7, #15]
 8010d3a:	2b00      	cmp	r3, #0
 8010d3c:	d10e      	bne.n	8010d5c <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8010d3e:	6839      	ldr	r1, [r7, #0]
 8010d40:	6878      	ldr	r0, [r7, #4]
 8010d42:	f7fe fad1 	bl	800f2e8 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8010d46:	2100      	movs	r1, #0
 8010d48:	6878      	ldr	r0, [r7, #4]
 8010d4a:	f7fe f88d 	bl	800ee68 <dir_next>
 8010d4e:	4603      	mov	r3, r0
 8010d50:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8010d52:	7bfb      	ldrb	r3, [r7, #15]
 8010d54:	2b04      	cmp	r3, #4
 8010d56:	d101      	bne.n	8010d5c <f_readdir+0x70>
 8010d58:	2300      	movs	r3, #0
 8010d5a:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8010d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8010d5e:	4618      	mov	r0, r3
 8010d60:	3710      	adds	r7, #16
 8010d62:	46bd      	mov	sp, r7
 8010d64:	bd80      	pop	{r7, pc}

08010d66 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8010d66:	b580      	push	{r7, lr}
 8010d68:	b092      	sub	sp, #72	; 0x48
 8010d6a:	af00      	add	r7, sp, #0
 8010d6c:	60f8      	str	r0, [r7, #12]
 8010d6e:	60b9      	str	r1, [r7, #8]
 8010d70:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8010d72:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8010d76:	f107 030c 	add.w	r3, r7, #12
 8010d7a:	2200      	movs	r2, #0
 8010d7c:	4618      	mov	r0, r3
 8010d7e:	f7fe fcb7 	bl	800f6f0 <find_volume>
 8010d82:	4603      	mov	r3, r0
 8010d84:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 8010d88:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8010d8c:	2b00      	cmp	r3, #0
 8010d8e:	f040 8099 	bne.w	8010ec4 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8010d92:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010d94:	687b      	ldr	r3, [r7, #4]
 8010d96:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8010d98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d9a:	695a      	ldr	r2, [r3, #20]
 8010d9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010d9e:	699b      	ldr	r3, [r3, #24]
 8010da0:	3b02      	subs	r3, #2
 8010da2:	429a      	cmp	r2, r3
 8010da4:	d804      	bhi.n	8010db0 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8010da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010da8:	695a      	ldr	r2, [r3, #20]
 8010daa:	68bb      	ldr	r3, [r7, #8]
 8010dac:	601a      	str	r2, [r3, #0]
 8010dae:	e089      	b.n	8010ec4 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8010db0:	2300      	movs	r3, #0
 8010db2:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8010db4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010db6:	781b      	ldrb	r3, [r3, #0]
 8010db8:	2b01      	cmp	r3, #1
 8010dba:	d128      	bne.n	8010e0e <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8010dbc:	2302      	movs	r3, #2
 8010dbe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010dc2:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8010dc4:	f107 0314 	add.w	r3, r7, #20
 8010dc8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8010dca:	4618      	mov	r0, r3
 8010dcc:	f7fd fca7 	bl	800e71e <get_fat>
 8010dd0:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8010dd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010dd4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010dd8:	d103      	bne.n	8010de2 <f_getfree+0x7c>
 8010dda:	2301      	movs	r3, #1
 8010ddc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8010de0:	e063      	b.n	8010eaa <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8010de2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010de4:	2b01      	cmp	r3, #1
 8010de6:	d103      	bne.n	8010df0 <f_getfree+0x8a>
 8010de8:	2302      	movs	r3, #2
 8010dea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8010dee:	e05c      	b.n	8010eaa <f_getfree+0x144>
					if (stat == 0) nfree++;
 8010df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d102      	bne.n	8010dfc <f_getfree+0x96>
 8010df6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010df8:	3301      	adds	r3, #1
 8010dfa:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 8010dfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010dfe:	3301      	adds	r3, #1
 8010e00:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e04:	699b      	ldr	r3, [r3, #24]
 8010e06:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8010e08:	429a      	cmp	r2, r3
 8010e0a:	d3db      	bcc.n	8010dc4 <f_getfree+0x5e>
 8010e0c:	e04d      	b.n	8010eaa <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8010e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e10:	699b      	ldr	r3, [r3, #24]
 8010e12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010e14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010e18:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 8010e1a:	2300      	movs	r3, #0
 8010e1c:	637b      	str	r3, [r7, #52]	; 0x34
 8010e1e:	2300      	movs	r3, #0
 8010e20:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 8010e22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d113      	bne.n	8010e50 <f_getfree+0xea>
							res = move_window(fs, sect++);
 8010e28:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010e2c:	1c5a      	adds	r2, r3, #1
 8010e2e:	63ba      	str	r2, [r7, #56]	; 0x38
 8010e30:	4619      	mov	r1, r3
 8010e32:	f7fd fbb7 	bl	800e5a4 <move_window>
 8010e36:	4603      	mov	r3, r0
 8010e38:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 8010e3c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8010e40:	2b00      	cmp	r3, #0
 8010e42:	d131      	bne.n	8010ea8 <f_getfree+0x142>
							p = fs->win;
 8010e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e46:	3334      	adds	r3, #52	; 0x34
 8010e48:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 8010e4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e4c:	899b      	ldrh	r3, [r3, #12]
 8010e4e:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8010e50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010e52:	781b      	ldrb	r3, [r3, #0]
 8010e54:	2b02      	cmp	r3, #2
 8010e56:	d10f      	bne.n	8010e78 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8010e58:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010e5a:	f7fd f8f3 	bl	800e044 <ld_word>
 8010e5e:	4603      	mov	r3, r0
 8010e60:	2b00      	cmp	r3, #0
 8010e62:	d102      	bne.n	8010e6a <f_getfree+0x104>
 8010e64:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010e66:	3301      	adds	r3, #1
 8010e68:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 8010e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e6c:	3302      	adds	r3, #2
 8010e6e:	633b      	str	r3, [r7, #48]	; 0x30
 8010e70:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010e72:	3b02      	subs	r3, #2
 8010e74:	637b      	str	r3, [r7, #52]	; 0x34
 8010e76:	e010      	b.n	8010e9a <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8010e78:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010e7a:	f7fd f8fb 	bl	800e074 <ld_dword>
 8010e7e:	4603      	mov	r3, r0
 8010e80:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8010e84:	2b00      	cmp	r3, #0
 8010e86:	d102      	bne.n	8010e8e <f_getfree+0x128>
 8010e88:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8010e8a:	3301      	adds	r3, #1
 8010e8c:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 8010e8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e90:	3304      	adds	r3, #4
 8010e92:	633b      	str	r3, [r7, #48]	; 0x30
 8010e94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010e96:	3b04      	subs	r3, #4
 8010e98:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 8010e9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010e9c:	3b01      	subs	r3, #1
 8010e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8010ea0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d1bd      	bne.n	8010e22 <f_getfree+0xbc>
 8010ea6:	e000      	b.n	8010eaa <f_getfree+0x144>
							if (res != FR_OK) break;
 8010ea8:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8010eaa:	68bb      	ldr	r3, [r7, #8]
 8010eac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8010eae:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8010eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010eb2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8010eb4:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8010eb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010eb8:	791a      	ldrb	r2, [r3, #4]
 8010eba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ebc:	f042 0201 	orr.w	r2, r2, #1
 8010ec0:	b2d2      	uxtb	r2, r2
 8010ec2:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8010ec4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8010ec8:	4618      	mov	r0, r3
 8010eca:	3748      	adds	r7, #72	; 0x48
 8010ecc:	46bd      	mov	sp, r7
 8010ece:	bd80      	pop	{r7, pc}

08010ed0 <f_gets>:
TCHAR* f_gets (
	TCHAR* buff,	/* Pointer to the string buffer to read */
	int len,		/* Size of string buffer (characters) */
	FIL* fp			/* Pointer to the file object */
)
{
 8010ed0:	b580      	push	{r7, lr}
 8010ed2:	b088      	sub	sp, #32
 8010ed4:	af00      	add	r7, sp, #0
 8010ed6:	60f8      	str	r0, [r7, #12]
 8010ed8:	60b9      	str	r1, [r7, #8]
 8010eda:	607a      	str	r2, [r7, #4]
	int n = 0;
 8010edc:	2300      	movs	r3, #0
 8010ede:	61fb      	str	r3, [r7, #28]
	TCHAR c, *p = buff;
 8010ee0:	68fb      	ldr	r3, [r7, #12]
 8010ee2:	61bb      	str	r3, [r7, #24]
	BYTE s[2];
	UINT rc;


	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8010ee4:	e01b      	b.n	8010f1e <f_gets+0x4e>
		}
		c = ff_convert(c, 1);	/* OEM -> Unicode */
		if (!c) c = '?';
#endif
#else						/* Read a character without conversion */
		f_read(fp, s, 1, &rc);
 8010ee6:	f107 0310 	add.w	r3, r7, #16
 8010eea:	f107 0114 	add.w	r1, r7, #20
 8010eee:	2201      	movs	r2, #1
 8010ef0:	6878      	ldr	r0, [r7, #4]
 8010ef2:	f7ff f8c9 	bl	8010088 <f_read>
		if (rc != 1) break;
 8010ef6:	693b      	ldr	r3, [r7, #16]
 8010ef8:	2b01      	cmp	r3, #1
 8010efa:	d116      	bne.n	8010f2a <f_gets+0x5a>
		c = s[0];
 8010efc:	7d3b      	ldrb	r3, [r7, #20]
 8010efe:	75fb      	strb	r3, [r7, #23]
#endif
		if (_USE_STRFUNC == 2 && c == '\r') continue;	/* Strip '\r' */
 8010f00:	7dfb      	ldrb	r3, [r7, #23]
 8010f02:	2b0d      	cmp	r3, #13
 8010f04:	d100      	bne.n	8010f08 <f_gets+0x38>
 8010f06:	e00a      	b.n	8010f1e <f_gets+0x4e>
		*p++ = c;
 8010f08:	69bb      	ldr	r3, [r7, #24]
 8010f0a:	1c5a      	adds	r2, r3, #1
 8010f0c:	61ba      	str	r2, [r7, #24]
 8010f0e:	7dfa      	ldrb	r2, [r7, #23]
 8010f10:	701a      	strb	r2, [r3, #0]
		n++;
 8010f12:	69fb      	ldr	r3, [r7, #28]
 8010f14:	3301      	adds	r3, #1
 8010f16:	61fb      	str	r3, [r7, #28]
		if (c == '\n') break;		/* Break on EOL */
 8010f18:	7dfb      	ldrb	r3, [r7, #23]
 8010f1a:	2b0a      	cmp	r3, #10
 8010f1c:	d007      	beq.n	8010f2e <f_gets+0x5e>
	while (n < len - 1) {	/* Read characters until buffer gets filled */
 8010f1e:	68bb      	ldr	r3, [r7, #8]
 8010f20:	3b01      	subs	r3, #1
 8010f22:	69fa      	ldr	r2, [r7, #28]
 8010f24:	429a      	cmp	r2, r3
 8010f26:	dbde      	blt.n	8010ee6 <f_gets+0x16>
 8010f28:	e002      	b.n	8010f30 <f_gets+0x60>
		if (rc != 1) break;
 8010f2a:	bf00      	nop
 8010f2c:	e000      	b.n	8010f30 <f_gets+0x60>
		if (c == '\n') break;		/* Break on EOL */
 8010f2e:	bf00      	nop
	}
	*p = 0;
 8010f30:	69bb      	ldr	r3, [r7, #24]
 8010f32:	2200      	movs	r2, #0
 8010f34:	701a      	strb	r2, [r3, #0]
	return n ? buff : 0;			/* When no data read (eof or error), return with error. */
 8010f36:	69fb      	ldr	r3, [r7, #28]
 8010f38:	2b00      	cmp	r3, #0
 8010f3a:	d001      	beq.n	8010f40 <f_gets+0x70>
 8010f3c:	68fb      	ldr	r3, [r7, #12]
 8010f3e:	e000      	b.n	8010f42 <f_gets+0x72>
 8010f40:	2300      	movs	r3, #0
}
 8010f42:	4618      	mov	r0, r3
 8010f44:	3720      	adds	r7, #32
 8010f46:	46bd      	mov	sp, r7
 8010f48:	bd80      	pop	{r7, pc}

08010f4a <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 8010f4a:	b580      	push	{r7, lr}
 8010f4c:	b084      	sub	sp, #16
 8010f4e:	af00      	add	r7, sp, #0
 8010f50:	6078      	str	r0, [r7, #4]
 8010f52:	460b      	mov	r3, r1
 8010f54:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 8010f56:	78fb      	ldrb	r3, [r7, #3]
 8010f58:	2b0a      	cmp	r3, #10
 8010f5a:	d103      	bne.n	8010f64 <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 8010f5c:	210d      	movs	r1, #13
 8010f5e:	6878      	ldr	r0, [r7, #4]
 8010f60:	f7ff fff3 	bl	8010f4a <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	685b      	ldr	r3, [r3, #4]
 8010f68:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8010f6a:	68fb      	ldr	r3, [r7, #12]
 8010f6c:	2b00      	cmp	r3, #0
 8010f6e:	db25      	blt.n	8010fbc <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 8010f70:	68fb      	ldr	r3, [r7, #12]
 8010f72:	1c5a      	adds	r2, r3, #1
 8010f74:	60fa      	str	r2, [r7, #12]
 8010f76:	687a      	ldr	r2, [r7, #4]
 8010f78:	4413      	add	r3, r2
 8010f7a:	78fa      	ldrb	r2, [r7, #3]
 8010f7c:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8010f7e:	68fb      	ldr	r3, [r7, #12]
 8010f80:	2b3c      	cmp	r3, #60	; 0x3c
 8010f82:	dd12      	ble.n	8010faa <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	6818      	ldr	r0, [r3, #0]
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	f103 010c 	add.w	r1, r3, #12
 8010f8e:	68fa      	ldr	r2, [r7, #12]
 8010f90:	f107 0308 	add.w	r3, r7, #8
 8010f94:	f7ff f9d7 	bl	8010346 <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8010f98:	68ba      	ldr	r2, [r7, #8]
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	429a      	cmp	r2, r3
 8010f9e:	d101      	bne.n	8010fa4 <putc_bfd+0x5a>
 8010fa0:	2300      	movs	r3, #0
 8010fa2:	e001      	b.n	8010fa8 <putc_bfd+0x5e>
 8010fa4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010fa8:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	68fa      	ldr	r2, [r7, #12]
 8010fae:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	689b      	ldr	r3, [r3, #8]
 8010fb4:	1c5a      	adds	r2, r3, #1
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	609a      	str	r2, [r3, #8]
 8010fba:	e000      	b.n	8010fbe <putc_bfd+0x74>
	if (i < 0) return;
 8010fbc:	bf00      	nop
}
 8010fbe:	3710      	adds	r7, #16
 8010fc0:	46bd      	mov	sp, r7
 8010fc2:	bd80      	pop	{r7, pc}

08010fc4 <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 8010fc4:	b580      	push	{r7, lr}
 8010fc6:	b084      	sub	sp, #16
 8010fc8:	af00      	add	r7, sp, #0
 8010fca:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	685b      	ldr	r3, [r3, #4]
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	db17      	blt.n	8011004 <putc_flush+0x40>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	6818      	ldr	r0, [r3, #0]
 8010fd8:	687b      	ldr	r3, [r7, #4]
 8010fda:	f103 010c 	add.w	r1, r3, #12
 8010fde:	687b      	ldr	r3, [r7, #4]
 8010fe0:	685b      	ldr	r3, [r3, #4]
 8010fe2:	461a      	mov	r2, r3
 8010fe4:	f107 030c 	add.w	r3, r7, #12
 8010fe8:	f7ff f9ad 	bl	8010346 <f_write>
 8010fec:	4603      	mov	r3, r0
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d108      	bne.n	8011004 <putc_flush+0x40>
		&& (UINT)pb->idx == nw) return pb->nchr;
 8010ff2:	687b      	ldr	r3, [r7, #4]
 8010ff4:	685b      	ldr	r3, [r3, #4]
 8010ff6:	461a      	mov	r2, r3
 8010ff8:	68fb      	ldr	r3, [r7, #12]
 8010ffa:	429a      	cmp	r2, r3
 8010ffc:	d102      	bne.n	8011004 <putc_flush+0x40>
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	689b      	ldr	r3, [r3, #8]
 8011002:	e001      	b.n	8011008 <putc_flush+0x44>
	return EOF;
 8011004:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8011008:	4618      	mov	r0, r3
 801100a:	3710      	adds	r7, #16
 801100c:	46bd      	mov	sp, r7
 801100e:	bd80      	pop	{r7, pc}

08011010 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 8011010:	b480      	push	{r7}
 8011012:	b083      	sub	sp, #12
 8011014:	af00      	add	r7, sp, #0
 8011016:	6078      	str	r0, [r7, #4]
 8011018:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	683a      	ldr	r2, [r7, #0]
 801101e:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 8011020:	687b      	ldr	r3, [r7, #4]
 8011022:	2200      	movs	r2, #0
 8011024:	605a      	str	r2, [r3, #4]
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	685a      	ldr	r2, [r3, #4]
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	609a      	str	r2, [r3, #8]
}
 801102e:	bf00      	nop
 8011030:	370c      	adds	r7, #12
 8011032:	46bd      	mov	sp, r7
 8011034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011038:	4770      	bx	lr

0801103a <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 801103a:	b580      	push	{r7, lr}
 801103c:	b096      	sub	sp, #88	; 0x58
 801103e:	af00      	add	r7, sp, #0
 8011040:	6078      	str	r0, [r7, #4]
 8011042:	6039      	str	r1, [r7, #0]
	putbuff pb;


	putc_init(&pb, fp);
 8011044:	f107 030c 	add.w	r3, r7, #12
 8011048:	6839      	ldr	r1, [r7, #0]
 801104a:	4618      	mov	r0, r3
 801104c:	f7ff ffe0 	bl	8011010 <putc_init>
	while (*str) putc_bfd(&pb, *str++);		/* Put the string */
 8011050:	e009      	b.n	8011066 <f_puts+0x2c>
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	1c5a      	adds	r2, r3, #1
 8011056:	607a      	str	r2, [r7, #4]
 8011058:	781a      	ldrb	r2, [r3, #0]
 801105a:	f107 030c 	add.w	r3, r7, #12
 801105e:	4611      	mov	r1, r2
 8011060:	4618      	mov	r0, r3
 8011062:	f7ff ff72 	bl	8010f4a <putc_bfd>
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	781b      	ldrb	r3, [r3, #0]
 801106a:	2b00      	cmp	r3, #0
 801106c:	d1f1      	bne.n	8011052 <f_puts+0x18>
	return putc_flush(&pb);
 801106e:	f107 030c 	add.w	r3, r7, #12
 8011072:	4618      	mov	r0, r3
 8011074:	f7ff ffa6 	bl	8010fc4 <putc_flush>
 8011078:	4603      	mov	r3, r0
}
 801107a:	4618      	mov	r0, r3
 801107c:	3758      	adds	r7, #88	; 0x58
 801107e:	46bd      	mov	sp, r7
 8011080:	bd80      	pop	{r7, pc}
	...

08011084 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8011084:	b480      	push	{r7}
 8011086:	b087      	sub	sp, #28
 8011088:	af00      	add	r7, sp, #0
 801108a:	60f8      	str	r0, [r7, #12]
 801108c:	60b9      	str	r1, [r7, #8]
 801108e:	4613      	mov	r3, r2
 8011090:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8011092:	2301      	movs	r3, #1
 8011094:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8011096:	2300      	movs	r3, #0
 8011098:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 801109a:	4b1f      	ldr	r3, [pc, #124]	; (8011118 <FATFS_LinkDriverEx+0x94>)
 801109c:	7a5b      	ldrb	r3, [r3, #9]
 801109e:	b2db      	uxtb	r3, r3
 80110a0:	2b00      	cmp	r3, #0
 80110a2:	d131      	bne.n	8011108 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80110a4:	4b1c      	ldr	r3, [pc, #112]	; (8011118 <FATFS_LinkDriverEx+0x94>)
 80110a6:	7a5b      	ldrb	r3, [r3, #9]
 80110a8:	b2db      	uxtb	r3, r3
 80110aa:	461a      	mov	r2, r3
 80110ac:	4b1a      	ldr	r3, [pc, #104]	; (8011118 <FATFS_LinkDriverEx+0x94>)
 80110ae:	2100      	movs	r1, #0
 80110b0:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80110b2:	4b19      	ldr	r3, [pc, #100]	; (8011118 <FATFS_LinkDriverEx+0x94>)
 80110b4:	7a5b      	ldrb	r3, [r3, #9]
 80110b6:	b2db      	uxtb	r3, r3
 80110b8:	4a17      	ldr	r2, [pc, #92]	; (8011118 <FATFS_LinkDriverEx+0x94>)
 80110ba:	009b      	lsls	r3, r3, #2
 80110bc:	4413      	add	r3, r2
 80110be:	68fa      	ldr	r2, [r7, #12]
 80110c0:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80110c2:	4b15      	ldr	r3, [pc, #84]	; (8011118 <FATFS_LinkDriverEx+0x94>)
 80110c4:	7a5b      	ldrb	r3, [r3, #9]
 80110c6:	b2db      	uxtb	r3, r3
 80110c8:	461a      	mov	r2, r3
 80110ca:	4b13      	ldr	r3, [pc, #76]	; (8011118 <FATFS_LinkDriverEx+0x94>)
 80110cc:	4413      	add	r3, r2
 80110ce:	79fa      	ldrb	r2, [r7, #7]
 80110d0:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80110d2:	4b11      	ldr	r3, [pc, #68]	; (8011118 <FATFS_LinkDriverEx+0x94>)
 80110d4:	7a5b      	ldrb	r3, [r3, #9]
 80110d6:	b2db      	uxtb	r3, r3
 80110d8:	1c5a      	adds	r2, r3, #1
 80110da:	b2d1      	uxtb	r1, r2
 80110dc:	4a0e      	ldr	r2, [pc, #56]	; (8011118 <FATFS_LinkDriverEx+0x94>)
 80110de:	7251      	strb	r1, [r2, #9]
 80110e0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80110e2:	7dbb      	ldrb	r3, [r7, #22]
 80110e4:	3330      	adds	r3, #48	; 0x30
 80110e6:	b2da      	uxtb	r2, r3
 80110e8:	68bb      	ldr	r3, [r7, #8]
 80110ea:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80110ec:	68bb      	ldr	r3, [r7, #8]
 80110ee:	3301      	adds	r3, #1
 80110f0:	223a      	movs	r2, #58	; 0x3a
 80110f2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80110f4:	68bb      	ldr	r3, [r7, #8]
 80110f6:	3302      	adds	r3, #2
 80110f8:	222f      	movs	r2, #47	; 0x2f
 80110fa:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80110fc:	68bb      	ldr	r3, [r7, #8]
 80110fe:	3303      	adds	r3, #3
 8011100:	2200      	movs	r2, #0
 8011102:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8011104:	2300      	movs	r3, #0
 8011106:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8011108:	7dfb      	ldrb	r3, [r7, #23]
}
 801110a:	4618      	mov	r0, r3
 801110c:	371c      	adds	r7, #28
 801110e:	46bd      	mov	sp, r7
 8011110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011114:	4770      	bx	lr
 8011116:	bf00      	nop
 8011118:	20000850 	.word	0x20000850

0801111c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 801111c:	b580      	push	{r7, lr}
 801111e:	b082      	sub	sp, #8
 8011120:	af00      	add	r7, sp, #0
 8011122:	6078      	str	r0, [r7, #4]
 8011124:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8011126:	2200      	movs	r2, #0
 8011128:	6839      	ldr	r1, [r7, #0]
 801112a:	6878      	ldr	r0, [r7, #4]
 801112c:	f7ff ffaa 	bl	8011084 <FATFS_LinkDriverEx>
 8011130:	4603      	mov	r3, r0
}
 8011132:	4618      	mov	r0, r3
 8011134:	3708      	adds	r7, #8
 8011136:	46bd      	mov	sp, r7
 8011138:	bd80      	pop	{r7, pc}
	...

0801113c <__errno>:
 801113c:	4b01      	ldr	r3, [pc, #4]	; (8011144 <__errno+0x8>)
 801113e:	6818      	ldr	r0, [r3, #0]
 8011140:	4770      	bx	lr
 8011142:	bf00      	nop
 8011144:	20000158 	.word	0x20000158

08011148 <__libc_init_array>:
 8011148:	b570      	push	{r4, r5, r6, lr}
 801114a:	4e0d      	ldr	r6, [pc, #52]	; (8011180 <__libc_init_array+0x38>)
 801114c:	4c0d      	ldr	r4, [pc, #52]	; (8011184 <__libc_init_array+0x3c>)
 801114e:	1ba4      	subs	r4, r4, r6
 8011150:	10a4      	asrs	r4, r4, #2
 8011152:	2500      	movs	r5, #0
 8011154:	42a5      	cmp	r5, r4
 8011156:	d109      	bne.n	801116c <__libc_init_array+0x24>
 8011158:	4e0b      	ldr	r6, [pc, #44]	; (8011188 <__libc_init_array+0x40>)
 801115a:	4c0c      	ldr	r4, [pc, #48]	; (801118c <__libc_init_array+0x44>)
 801115c:	f005 fe42 	bl	8016de4 <_init>
 8011160:	1ba4      	subs	r4, r4, r6
 8011162:	10a4      	asrs	r4, r4, #2
 8011164:	2500      	movs	r5, #0
 8011166:	42a5      	cmp	r5, r4
 8011168:	d105      	bne.n	8011176 <__libc_init_array+0x2e>
 801116a:	bd70      	pop	{r4, r5, r6, pc}
 801116c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011170:	4798      	blx	r3
 8011172:	3501      	adds	r5, #1
 8011174:	e7ee      	b.n	8011154 <__libc_init_array+0xc>
 8011176:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801117a:	4798      	blx	r3
 801117c:	3501      	adds	r5, #1
 801117e:	e7f2      	b.n	8011166 <__libc_init_array+0x1e>
 8011180:	08017ce8 	.word	0x08017ce8
 8011184:	08017ce8 	.word	0x08017ce8
 8011188:	08017ce8 	.word	0x08017ce8
 801118c:	08017cec 	.word	0x08017cec

08011190 <memcpy>:
 8011190:	b510      	push	{r4, lr}
 8011192:	1e43      	subs	r3, r0, #1
 8011194:	440a      	add	r2, r1
 8011196:	4291      	cmp	r1, r2
 8011198:	d100      	bne.n	801119c <memcpy+0xc>
 801119a:	bd10      	pop	{r4, pc}
 801119c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80111a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80111a4:	e7f7      	b.n	8011196 <memcpy+0x6>

080111a6 <memset>:
 80111a6:	4402      	add	r2, r0
 80111a8:	4603      	mov	r3, r0
 80111aa:	4293      	cmp	r3, r2
 80111ac:	d100      	bne.n	80111b0 <memset+0xa>
 80111ae:	4770      	bx	lr
 80111b0:	f803 1b01 	strb.w	r1, [r3], #1
 80111b4:	e7f9      	b.n	80111aa <memset+0x4>

080111b6 <__cvt>:
 80111b6:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80111ba:	ec55 4b10 	vmov	r4, r5, d0
 80111be:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80111c0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80111c4:	2d00      	cmp	r5, #0
 80111c6:	460e      	mov	r6, r1
 80111c8:	4691      	mov	r9, r2
 80111ca:	4619      	mov	r1, r3
 80111cc:	bfb8      	it	lt
 80111ce:	4622      	movlt	r2, r4
 80111d0:	462b      	mov	r3, r5
 80111d2:	f027 0720 	bic.w	r7, r7, #32
 80111d6:	bfbb      	ittet	lt
 80111d8:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80111dc:	461d      	movlt	r5, r3
 80111de:	2300      	movge	r3, #0
 80111e0:	232d      	movlt	r3, #45	; 0x2d
 80111e2:	bfb8      	it	lt
 80111e4:	4614      	movlt	r4, r2
 80111e6:	2f46      	cmp	r7, #70	; 0x46
 80111e8:	700b      	strb	r3, [r1, #0]
 80111ea:	d004      	beq.n	80111f6 <__cvt+0x40>
 80111ec:	2f45      	cmp	r7, #69	; 0x45
 80111ee:	d100      	bne.n	80111f2 <__cvt+0x3c>
 80111f0:	3601      	adds	r6, #1
 80111f2:	2102      	movs	r1, #2
 80111f4:	e000      	b.n	80111f8 <__cvt+0x42>
 80111f6:	2103      	movs	r1, #3
 80111f8:	ab03      	add	r3, sp, #12
 80111fa:	9301      	str	r3, [sp, #4]
 80111fc:	ab02      	add	r3, sp, #8
 80111fe:	9300      	str	r3, [sp, #0]
 8011200:	4632      	mov	r2, r6
 8011202:	4653      	mov	r3, sl
 8011204:	ec45 4b10 	vmov	d0, r4, r5
 8011208:	f001 fc96 	bl	8012b38 <_dtoa_r>
 801120c:	2f47      	cmp	r7, #71	; 0x47
 801120e:	4680      	mov	r8, r0
 8011210:	d102      	bne.n	8011218 <__cvt+0x62>
 8011212:	f019 0f01 	tst.w	r9, #1
 8011216:	d026      	beq.n	8011266 <__cvt+0xb0>
 8011218:	2f46      	cmp	r7, #70	; 0x46
 801121a:	eb08 0906 	add.w	r9, r8, r6
 801121e:	d111      	bne.n	8011244 <__cvt+0x8e>
 8011220:	f898 3000 	ldrb.w	r3, [r8]
 8011224:	2b30      	cmp	r3, #48	; 0x30
 8011226:	d10a      	bne.n	801123e <__cvt+0x88>
 8011228:	2200      	movs	r2, #0
 801122a:	2300      	movs	r3, #0
 801122c:	4620      	mov	r0, r4
 801122e:	4629      	mov	r1, r5
 8011230:	f7ef fc4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8011234:	b918      	cbnz	r0, 801123e <__cvt+0x88>
 8011236:	f1c6 0601 	rsb	r6, r6, #1
 801123a:	f8ca 6000 	str.w	r6, [sl]
 801123e:	f8da 3000 	ldr.w	r3, [sl]
 8011242:	4499      	add	r9, r3
 8011244:	2200      	movs	r2, #0
 8011246:	2300      	movs	r3, #0
 8011248:	4620      	mov	r0, r4
 801124a:	4629      	mov	r1, r5
 801124c:	f7ef fc3c 	bl	8000ac8 <__aeabi_dcmpeq>
 8011250:	b938      	cbnz	r0, 8011262 <__cvt+0xac>
 8011252:	2230      	movs	r2, #48	; 0x30
 8011254:	9b03      	ldr	r3, [sp, #12]
 8011256:	454b      	cmp	r3, r9
 8011258:	d205      	bcs.n	8011266 <__cvt+0xb0>
 801125a:	1c59      	adds	r1, r3, #1
 801125c:	9103      	str	r1, [sp, #12]
 801125e:	701a      	strb	r2, [r3, #0]
 8011260:	e7f8      	b.n	8011254 <__cvt+0x9e>
 8011262:	f8cd 900c 	str.w	r9, [sp, #12]
 8011266:	9b03      	ldr	r3, [sp, #12]
 8011268:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801126a:	eba3 0308 	sub.w	r3, r3, r8
 801126e:	4640      	mov	r0, r8
 8011270:	6013      	str	r3, [r2, #0]
 8011272:	b004      	add	sp, #16
 8011274:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08011278 <__exponent>:
 8011278:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801127a:	2900      	cmp	r1, #0
 801127c:	4604      	mov	r4, r0
 801127e:	bfba      	itte	lt
 8011280:	4249      	neglt	r1, r1
 8011282:	232d      	movlt	r3, #45	; 0x2d
 8011284:	232b      	movge	r3, #43	; 0x2b
 8011286:	2909      	cmp	r1, #9
 8011288:	f804 2b02 	strb.w	r2, [r4], #2
 801128c:	7043      	strb	r3, [r0, #1]
 801128e:	dd20      	ble.n	80112d2 <__exponent+0x5a>
 8011290:	f10d 0307 	add.w	r3, sp, #7
 8011294:	461f      	mov	r7, r3
 8011296:	260a      	movs	r6, #10
 8011298:	fb91 f5f6 	sdiv	r5, r1, r6
 801129c:	fb06 1115 	mls	r1, r6, r5, r1
 80112a0:	3130      	adds	r1, #48	; 0x30
 80112a2:	2d09      	cmp	r5, #9
 80112a4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80112a8:	f103 32ff 	add.w	r2, r3, #4294967295	; 0xffffffff
 80112ac:	4629      	mov	r1, r5
 80112ae:	dc09      	bgt.n	80112c4 <__exponent+0x4c>
 80112b0:	3130      	adds	r1, #48	; 0x30
 80112b2:	3b02      	subs	r3, #2
 80112b4:	f802 1c01 	strb.w	r1, [r2, #-1]
 80112b8:	42bb      	cmp	r3, r7
 80112ba:	4622      	mov	r2, r4
 80112bc:	d304      	bcc.n	80112c8 <__exponent+0x50>
 80112be:	1a10      	subs	r0, r2, r0
 80112c0:	b003      	add	sp, #12
 80112c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80112c4:	4613      	mov	r3, r2
 80112c6:	e7e7      	b.n	8011298 <__exponent+0x20>
 80112c8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80112cc:	f804 2b01 	strb.w	r2, [r4], #1
 80112d0:	e7f2      	b.n	80112b8 <__exponent+0x40>
 80112d2:	2330      	movs	r3, #48	; 0x30
 80112d4:	4419      	add	r1, r3
 80112d6:	7083      	strb	r3, [r0, #2]
 80112d8:	1d02      	adds	r2, r0, #4
 80112da:	70c1      	strb	r1, [r0, #3]
 80112dc:	e7ef      	b.n	80112be <__exponent+0x46>
	...

080112e0 <_printf_float>:
 80112e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80112e4:	b08d      	sub	sp, #52	; 0x34
 80112e6:	460c      	mov	r4, r1
 80112e8:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 80112ec:	4616      	mov	r6, r2
 80112ee:	461f      	mov	r7, r3
 80112f0:	4605      	mov	r5, r0
 80112f2:	f002 fe7b 	bl	8013fec <_localeconv_r>
 80112f6:	6803      	ldr	r3, [r0, #0]
 80112f8:	9304      	str	r3, [sp, #16]
 80112fa:	4618      	mov	r0, r3
 80112fc:	f7ee ff68 	bl	80001d0 <strlen>
 8011300:	2300      	movs	r3, #0
 8011302:	930a      	str	r3, [sp, #40]	; 0x28
 8011304:	f8d8 3000 	ldr.w	r3, [r8]
 8011308:	9005      	str	r0, [sp, #20]
 801130a:	3307      	adds	r3, #7
 801130c:	f023 0307 	bic.w	r3, r3, #7
 8011310:	f103 0208 	add.w	r2, r3, #8
 8011314:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011318:	f8d4 b000 	ldr.w	fp, [r4]
 801131c:	f8c8 2000 	str.w	r2, [r8]
 8011320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011324:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8011328:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 801132c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011330:	9307      	str	r3, [sp, #28]
 8011332:	f8cd 8018 	str.w	r8, [sp, #24]
 8011336:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801133a:	4ba7      	ldr	r3, [pc, #668]	; (80115d8 <_printf_float+0x2f8>)
 801133c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011340:	f7ef fbf4 	bl	8000b2c <__aeabi_dcmpun>
 8011344:	bb70      	cbnz	r0, 80113a4 <_printf_float+0xc4>
 8011346:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801134a:	4ba3      	ldr	r3, [pc, #652]	; (80115d8 <_printf_float+0x2f8>)
 801134c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011350:	f7ef fbce 	bl	8000af0 <__aeabi_dcmple>
 8011354:	bb30      	cbnz	r0, 80113a4 <_printf_float+0xc4>
 8011356:	2200      	movs	r2, #0
 8011358:	2300      	movs	r3, #0
 801135a:	4640      	mov	r0, r8
 801135c:	4649      	mov	r1, r9
 801135e:	f7ef fbbd 	bl	8000adc <__aeabi_dcmplt>
 8011362:	b110      	cbz	r0, 801136a <_printf_float+0x8a>
 8011364:	232d      	movs	r3, #45	; 0x2d
 8011366:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801136a:	4a9c      	ldr	r2, [pc, #624]	; (80115dc <_printf_float+0x2fc>)
 801136c:	4b9c      	ldr	r3, [pc, #624]	; (80115e0 <_printf_float+0x300>)
 801136e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8011372:	bf8c      	ite	hi
 8011374:	4690      	movhi	r8, r2
 8011376:	4698      	movls	r8, r3
 8011378:	2303      	movs	r3, #3
 801137a:	f02b 0204 	bic.w	r2, fp, #4
 801137e:	6123      	str	r3, [r4, #16]
 8011380:	6022      	str	r2, [r4, #0]
 8011382:	f04f 0900 	mov.w	r9, #0
 8011386:	9700      	str	r7, [sp, #0]
 8011388:	4633      	mov	r3, r6
 801138a:	aa0b      	add	r2, sp, #44	; 0x2c
 801138c:	4621      	mov	r1, r4
 801138e:	4628      	mov	r0, r5
 8011390:	f000 f9e6 	bl	8011760 <_printf_common>
 8011394:	3001      	adds	r0, #1
 8011396:	f040 808d 	bne.w	80114b4 <_printf_float+0x1d4>
 801139a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801139e:	b00d      	add	sp, #52	; 0x34
 80113a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80113a4:	4642      	mov	r2, r8
 80113a6:	464b      	mov	r3, r9
 80113a8:	4640      	mov	r0, r8
 80113aa:	4649      	mov	r1, r9
 80113ac:	f7ef fbbe 	bl	8000b2c <__aeabi_dcmpun>
 80113b0:	b110      	cbz	r0, 80113b8 <_printf_float+0xd8>
 80113b2:	4a8c      	ldr	r2, [pc, #560]	; (80115e4 <_printf_float+0x304>)
 80113b4:	4b8c      	ldr	r3, [pc, #560]	; (80115e8 <_printf_float+0x308>)
 80113b6:	e7da      	b.n	801136e <_printf_float+0x8e>
 80113b8:	6861      	ldr	r1, [r4, #4]
 80113ba:	1c4b      	adds	r3, r1, #1
 80113bc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80113c0:	a80a      	add	r0, sp, #40	; 0x28
 80113c2:	d13e      	bne.n	8011442 <_printf_float+0x162>
 80113c4:	2306      	movs	r3, #6
 80113c6:	6063      	str	r3, [r4, #4]
 80113c8:	2300      	movs	r3, #0
 80113ca:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80113ce:	ab09      	add	r3, sp, #36	; 0x24
 80113d0:	9300      	str	r3, [sp, #0]
 80113d2:	ec49 8b10 	vmov	d0, r8, r9
 80113d6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80113da:	6022      	str	r2, [r4, #0]
 80113dc:	f8cd a004 	str.w	sl, [sp, #4]
 80113e0:	6861      	ldr	r1, [r4, #4]
 80113e2:	4628      	mov	r0, r5
 80113e4:	f7ff fee7 	bl	80111b6 <__cvt>
 80113e8:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 80113ec:	2b47      	cmp	r3, #71	; 0x47
 80113ee:	4680      	mov	r8, r0
 80113f0:	d109      	bne.n	8011406 <_printf_float+0x126>
 80113f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80113f4:	1cd8      	adds	r0, r3, #3
 80113f6:	db02      	blt.n	80113fe <_printf_float+0x11e>
 80113f8:	6862      	ldr	r2, [r4, #4]
 80113fa:	4293      	cmp	r3, r2
 80113fc:	dd47      	ble.n	801148e <_printf_float+0x1ae>
 80113fe:	f1aa 0a02 	sub.w	sl, sl, #2
 8011402:	fa5f fa8a 	uxtb.w	sl, sl
 8011406:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 801140a:	9909      	ldr	r1, [sp, #36]	; 0x24
 801140c:	d824      	bhi.n	8011458 <_printf_float+0x178>
 801140e:	3901      	subs	r1, #1
 8011410:	4652      	mov	r2, sl
 8011412:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011416:	9109      	str	r1, [sp, #36]	; 0x24
 8011418:	f7ff ff2e 	bl	8011278 <__exponent>
 801141c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801141e:	1813      	adds	r3, r2, r0
 8011420:	2a01      	cmp	r2, #1
 8011422:	4681      	mov	r9, r0
 8011424:	6123      	str	r3, [r4, #16]
 8011426:	dc02      	bgt.n	801142e <_printf_float+0x14e>
 8011428:	6822      	ldr	r2, [r4, #0]
 801142a:	07d1      	lsls	r1, r2, #31
 801142c:	d501      	bpl.n	8011432 <_printf_float+0x152>
 801142e:	3301      	adds	r3, #1
 8011430:	6123      	str	r3, [r4, #16]
 8011432:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011436:	2b00      	cmp	r3, #0
 8011438:	d0a5      	beq.n	8011386 <_printf_float+0xa6>
 801143a:	232d      	movs	r3, #45	; 0x2d
 801143c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011440:	e7a1      	b.n	8011386 <_printf_float+0xa6>
 8011442:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8011446:	f000 8177 	beq.w	8011738 <_printf_float+0x458>
 801144a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 801144e:	d1bb      	bne.n	80113c8 <_printf_float+0xe8>
 8011450:	2900      	cmp	r1, #0
 8011452:	d1b9      	bne.n	80113c8 <_printf_float+0xe8>
 8011454:	2301      	movs	r3, #1
 8011456:	e7b6      	b.n	80113c6 <_printf_float+0xe6>
 8011458:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 801145c:	d119      	bne.n	8011492 <_printf_float+0x1b2>
 801145e:	2900      	cmp	r1, #0
 8011460:	6863      	ldr	r3, [r4, #4]
 8011462:	dd0c      	ble.n	801147e <_printf_float+0x19e>
 8011464:	6121      	str	r1, [r4, #16]
 8011466:	b913      	cbnz	r3, 801146e <_printf_float+0x18e>
 8011468:	6822      	ldr	r2, [r4, #0]
 801146a:	07d2      	lsls	r2, r2, #31
 801146c:	d502      	bpl.n	8011474 <_printf_float+0x194>
 801146e:	3301      	adds	r3, #1
 8011470:	440b      	add	r3, r1
 8011472:	6123      	str	r3, [r4, #16]
 8011474:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011476:	65a3      	str	r3, [r4, #88]	; 0x58
 8011478:	f04f 0900 	mov.w	r9, #0
 801147c:	e7d9      	b.n	8011432 <_printf_float+0x152>
 801147e:	b913      	cbnz	r3, 8011486 <_printf_float+0x1a6>
 8011480:	6822      	ldr	r2, [r4, #0]
 8011482:	07d0      	lsls	r0, r2, #31
 8011484:	d501      	bpl.n	801148a <_printf_float+0x1aa>
 8011486:	3302      	adds	r3, #2
 8011488:	e7f3      	b.n	8011472 <_printf_float+0x192>
 801148a:	2301      	movs	r3, #1
 801148c:	e7f1      	b.n	8011472 <_printf_float+0x192>
 801148e:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8011492:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8011496:	4293      	cmp	r3, r2
 8011498:	db05      	blt.n	80114a6 <_printf_float+0x1c6>
 801149a:	6822      	ldr	r2, [r4, #0]
 801149c:	6123      	str	r3, [r4, #16]
 801149e:	07d1      	lsls	r1, r2, #31
 80114a0:	d5e8      	bpl.n	8011474 <_printf_float+0x194>
 80114a2:	3301      	adds	r3, #1
 80114a4:	e7e5      	b.n	8011472 <_printf_float+0x192>
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	bfd4      	ite	le
 80114aa:	f1c3 0302 	rsble	r3, r3, #2
 80114ae:	2301      	movgt	r3, #1
 80114b0:	4413      	add	r3, r2
 80114b2:	e7de      	b.n	8011472 <_printf_float+0x192>
 80114b4:	6823      	ldr	r3, [r4, #0]
 80114b6:	055a      	lsls	r2, r3, #21
 80114b8:	d407      	bmi.n	80114ca <_printf_float+0x1ea>
 80114ba:	6923      	ldr	r3, [r4, #16]
 80114bc:	4642      	mov	r2, r8
 80114be:	4631      	mov	r1, r6
 80114c0:	4628      	mov	r0, r5
 80114c2:	47b8      	blx	r7
 80114c4:	3001      	adds	r0, #1
 80114c6:	d12b      	bne.n	8011520 <_printf_float+0x240>
 80114c8:	e767      	b.n	801139a <_printf_float+0xba>
 80114ca:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80114ce:	f240 80dc 	bls.w	801168a <_printf_float+0x3aa>
 80114d2:	2200      	movs	r2, #0
 80114d4:	2300      	movs	r3, #0
 80114d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80114da:	f7ef faf5 	bl	8000ac8 <__aeabi_dcmpeq>
 80114de:	2800      	cmp	r0, #0
 80114e0:	d033      	beq.n	801154a <_printf_float+0x26a>
 80114e2:	2301      	movs	r3, #1
 80114e4:	4a41      	ldr	r2, [pc, #260]	; (80115ec <_printf_float+0x30c>)
 80114e6:	4631      	mov	r1, r6
 80114e8:	4628      	mov	r0, r5
 80114ea:	47b8      	blx	r7
 80114ec:	3001      	adds	r0, #1
 80114ee:	f43f af54 	beq.w	801139a <_printf_float+0xba>
 80114f2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80114f6:	429a      	cmp	r2, r3
 80114f8:	db02      	blt.n	8011500 <_printf_float+0x220>
 80114fa:	6823      	ldr	r3, [r4, #0]
 80114fc:	07d8      	lsls	r0, r3, #31
 80114fe:	d50f      	bpl.n	8011520 <_printf_float+0x240>
 8011500:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011504:	4631      	mov	r1, r6
 8011506:	4628      	mov	r0, r5
 8011508:	47b8      	blx	r7
 801150a:	3001      	adds	r0, #1
 801150c:	f43f af45 	beq.w	801139a <_printf_float+0xba>
 8011510:	f04f 0800 	mov.w	r8, #0
 8011514:	f104 091a 	add.w	r9, r4, #26
 8011518:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801151a:	3b01      	subs	r3, #1
 801151c:	4543      	cmp	r3, r8
 801151e:	dc09      	bgt.n	8011534 <_printf_float+0x254>
 8011520:	6823      	ldr	r3, [r4, #0]
 8011522:	079b      	lsls	r3, r3, #30
 8011524:	f100 8103 	bmi.w	801172e <_printf_float+0x44e>
 8011528:	68e0      	ldr	r0, [r4, #12]
 801152a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801152c:	4298      	cmp	r0, r3
 801152e:	bfb8      	it	lt
 8011530:	4618      	movlt	r0, r3
 8011532:	e734      	b.n	801139e <_printf_float+0xbe>
 8011534:	2301      	movs	r3, #1
 8011536:	464a      	mov	r2, r9
 8011538:	4631      	mov	r1, r6
 801153a:	4628      	mov	r0, r5
 801153c:	47b8      	blx	r7
 801153e:	3001      	adds	r0, #1
 8011540:	f43f af2b 	beq.w	801139a <_printf_float+0xba>
 8011544:	f108 0801 	add.w	r8, r8, #1
 8011548:	e7e6      	b.n	8011518 <_printf_float+0x238>
 801154a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801154c:	2b00      	cmp	r3, #0
 801154e:	dc2b      	bgt.n	80115a8 <_printf_float+0x2c8>
 8011550:	2301      	movs	r3, #1
 8011552:	4a26      	ldr	r2, [pc, #152]	; (80115ec <_printf_float+0x30c>)
 8011554:	4631      	mov	r1, r6
 8011556:	4628      	mov	r0, r5
 8011558:	47b8      	blx	r7
 801155a:	3001      	adds	r0, #1
 801155c:	f43f af1d 	beq.w	801139a <_printf_float+0xba>
 8011560:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011562:	b923      	cbnz	r3, 801156e <_printf_float+0x28e>
 8011564:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011566:	b913      	cbnz	r3, 801156e <_printf_float+0x28e>
 8011568:	6823      	ldr	r3, [r4, #0]
 801156a:	07d9      	lsls	r1, r3, #31
 801156c:	d5d8      	bpl.n	8011520 <_printf_float+0x240>
 801156e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011572:	4631      	mov	r1, r6
 8011574:	4628      	mov	r0, r5
 8011576:	47b8      	blx	r7
 8011578:	3001      	adds	r0, #1
 801157a:	f43f af0e 	beq.w	801139a <_printf_float+0xba>
 801157e:	f04f 0900 	mov.w	r9, #0
 8011582:	f104 0a1a 	add.w	sl, r4, #26
 8011586:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011588:	425b      	negs	r3, r3
 801158a:	454b      	cmp	r3, r9
 801158c:	dc01      	bgt.n	8011592 <_printf_float+0x2b2>
 801158e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011590:	e794      	b.n	80114bc <_printf_float+0x1dc>
 8011592:	2301      	movs	r3, #1
 8011594:	4652      	mov	r2, sl
 8011596:	4631      	mov	r1, r6
 8011598:	4628      	mov	r0, r5
 801159a:	47b8      	blx	r7
 801159c:	3001      	adds	r0, #1
 801159e:	f43f aefc 	beq.w	801139a <_printf_float+0xba>
 80115a2:	f109 0901 	add.w	r9, r9, #1
 80115a6:	e7ee      	b.n	8011586 <_printf_float+0x2a6>
 80115a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80115aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80115ac:	429a      	cmp	r2, r3
 80115ae:	bfa8      	it	ge
 80115b0:	461a      	movge	r2, r3
 80115b2:	2a00      	cmp	r2, #0
 80115b4:	4691      	mov	r9, r2
 80115b6:	dd07      	ble.n	80115c8 <_printf_float+0x2e8>
 80115b8:	4613      	mov	r3, r2
 80115ba:	4631      	mov	r1, r6
 80115bc:	4642      	mov	r2, r8
 80115be:	4628      	mov	r0, r5
 80115c0:	47b8      	blx	r7
 80115c2:	3001      	adds	r0, #1
 80115c4:	f43f aee9 	beq.w	801139a <_printf_float+0xba>
 80115c8:	f104 031a 	add.w	r3, r4, #26
 80115cc:	f04f 0b00 	mov.w	fp, #0
 80115d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80115d4:	9306      	str	r3, [sp, #24]
 80115d6:	e015      	b.n	8011604 <_printf_float+0x324>
 80115d8:	7fefffff 	.word	0x7fefffff
 80115dc:	08017958 	.word	0x08017958
 80115e0:	08017954 	.word	0x08017954
 80115e4:	08017960 	.word	0x08017960
 80115e8:	0801795c 	.word	0x0801795c
 80115ec:	08017964 	.word	0x08017964
 80115f0:	2301      	movs	r3, #1
 80115f2:	9a06      	ldr	r2, [sp, #24]
 80115f4:	4631      	mov	r1, r6
 80115f6:	4628      	mov	r0, r5
 80115f8:	47b8      	blx	r7
 80115fa:	3001      	adds	r0, #1
 80115fc:	f43f aecd 	beq.w	801139a <_printf_float+0xba>
 8011600:	f10b 0b01 	add.w	fp, fp, #1
 8011604:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8011608:	ebaa 0309 	sub.w	r3, sl, r9
 801160c:	455b      	cmp	r3, fp
 801160e:	dcef      	bgt.n	80115f0 <_printf_float+0x310>
 8011610:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011614:	429a      	cmp	r2, r3
 8011616:	44d0      	add	r8, sl
 8011618:	db15      	blt.n	8011646 <_printf_float+0x366>
 801161a:	6823      	ldr	r3, [r4, #0]
 801161c:	07da      	lsls	r2, r3, #31
 801161e:	d412      	bmi.n	8011646 <_printf_float+0x366>
 8011620:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011622:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011624:	eba3 020a 	sub.w	r2, r3, sl
 8011628:	eba3 0a01 	sub.w	sl, r3, r1
 801162c:	4592      	cmp	sl, r2
 801162e:	bfa8      	it	ge
 8011630:	4692      	movge	sl, r2
 8011632:	f1ba 0f00 	cmp.w	sl, #0
 8011636:	dc0e      	bgt.n	8011656 <_printf_float+0x376>
 8011638:	f04f 0800 	mov.w	r8, #0
 801163c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011640:	f104 091a 	add.w	r9, r4, #26
 8011644:	e019      	b.n	801167a <_printf_float+0x39a>
 8011646:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801164a:	4631      	mov	r1, r6
 801164c:	4628      	mov	r0, r5
 801164e:	47b8      	blx	r7
 8011650:	3001      	adds	r0, #1
 8011652:	d1e5      	bne.n	8011620 <_printf_float+0x340>
 8011654:	e6a1      	b.n	801139a <_printf_float+0xba>
 8011656:	4653      	mov	r3, sl
 8011658:	4642      	mov	r2, r8
 801165a:	4631      	mov	r1, r6
 801165c:	4628      	mov	r0, r5
 801165e:	47b8      	blx	r7
 8011660:	3001      	adds	r0, #1
 8011662:	d1e9      	bne.n	8011638 <_printf_float+0x358>
 8011664:	e699      	b.n	801139a <_printf_float+0xba>
 8011666:	2301      	movs	r3, #1
 8011668:	464a      	mov	r2, r9
 801166a:	4631      	mov	r1, r6
 801166c:	4628      	mov	r0, r5
 801166e:	47b8      	blx	r7
 8011670:	3001      	adds	r0, #1
 8011672:	f43f ae92 	beq.w	801139a <_printf_float+0xba>
 8011676:	f108 0801 	add.w	r8, r8, #1
 801167a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801167e:	1a9b      	subs	r3, r3, r2
 8011680:	eba3 030a 	sub.w	r3, r3, sl
 8011684:	4543      	cmp	r3, r8
 8011686:	dcee      	bgt.n	8011666 <_printf_float+0x386>
 8011688:	e74a      	b.n	8011520 <_printf_float+0x240>
 801168a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801168c:	2a01      	cmp	r2, #1
 801168e:	dc01      	bgt.n	8011694 <_printf_float+0x3b4>
 8011690:	07db      	lsls	r3, r3, #31
 8011692:	d53a      	bpl.n	801170a <_printf_float+0x42a>
 8011694:	2301      	movs	r3, #1
 8011696:	4642      	mov	r2, r8
 8011698:	4631      	mov	r1, r6
 801169a:	4628      	mov	r0, r5
 801169c:	47b8      	blx	r7
 801169e:	3001      	adds	r0, #1
 80116a0:	f43f ae7b 	beq.w	801139a <_printf_float+0xba>
 80116a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80116a8:	4631      	mov	r1, r6
 80116aa:	4628      	mov	r0, r5
 80116ac:	47b8      	blx	r7
 80116ae:	3001      	adds	r0, #1
 80116b0:	f108 0801 	add.w	r8, r8, #1
 80116b4:	f43f ae71 	beq.w	801139a <_printf_float+0xba>
 80116b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80116ba:	2200      	movs	r2, #0
 80116bc:	f103 3aff 	add.w	sl, r3, #4294967295	; 0xffffffff
 80116c0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80116c4:	2300      	movs	r3, #0
 80116c6:	f7ef f9ff 	bl	8000ac8 <__aeabi_dcmpeq>
 80116ca:	b9c8      	cbnz	r0, 8011700 <_printf_float+0x420>
 80116cc:	4653      	mov	r3, sl
 80116ce:	4642      	mov	r2, r8
 80116d0:	4631      	mov	r1, r6
 80116d2:	4628      	mov	r0, r5
 80116d4:	47b8      	blx	r7
 80116d6:	3001      	adds	r0, #1
 80116d8:	d10e      	bne.n	80116f8 <_printf_float+0x418>
 80116da:	e65e      	b.n	801139a <_printf_float+0xba>
 80116dc:	2301      	movs	r3, #1
 80116de:	4652      	mov	r2, sl
 80116e0:	4631      	mov	r1, r6
 80116e2:	4628      	mov	r0, r5
 80116e4:	47b8      	blx	r7
 80116e6:	3001      	adds	r0, #1
 80116e8:	f43f ae57 	beq.w	801139a <_printf_float+0xba>
 80116ec:	f108 0801 	add.w	r8, r8, #1
 80116f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80116f2:	3b01      	subs	r3, #1
 80116f4:	4543      	cmp	r3, r8
 80116f6:	dcf1      	bgt.n	80116dc <_printf_float+0x3fc>
 80116f8:	464b      	mov	r3, r9
 80116fa:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80116fe:	e6de      	b.n	80114be <_printf_float+0x1de>
 8011700:	f04f 0800 	mov.w	r8, #0
 8011704:	f104 0a1a 	add.w	sl, r4, #26
 8011708:	e7f2      	b.n	80116f0 <_printf_float+0x410>
 801170a:	2301      	movs	r3, #1
 801170c:	e7df      	b.n	80116ce <_printf_float+0x3ee>
 801170e:	2301      	movs	r3, #1
 8011710:	464a      	mov	r2, r9
 8011712:	4631      	mov	r1, r6
 8011714:	4628      	mov	r0, r5
 8011716:	47b8      	blx	r7
 8011718:	3001      	adds	r0, #1
 801171a:	f43f ae3e 	beq.w	801139a <_printf_float+0xba>
 801171e:	f108 0801 	add.w	r8, r8, #1
 8011722:	68e3      	ldr	r3, [r4, #12]
 8011724:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8011726:	1a9b      	subs	r3, r3, r2
 8011728:	4543      	cmp	r3, r8
 801172a:	dcf0      	bgt.n	801170e <_printf_float+0x42e>
 801172c:	e6fc      	b.n	8011528 <_printf_float+0x248>
 801172e:	f04f 0800 	mov.w	r8, #0
 8011732:	f104 0919 	add.w	r9, r4, #25
 8011736:	e7f4      	b.n	8011722 <_printf_float+0x442>
 8011738:	2900      	cmp	r1, #0
 801173a:	f43f ae8b 	beq.w	8011454 <_printf_float+0x174>
 801173e:	2300      	movs	r3, #0
 8011740:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8011744:	ab09      	add	r3, sp, #36	; 0x24
 8011746:	9300      	str	r3, [sp, #0]
 8011748:	ec49 8b10 	vmov	d0, r8, r9
 801174c:	6022      	str	r2, [r4, #0]
 801174e:	f8cd a004 	str.w	sl, [sp, #4]
 8011752:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011756:	4628      	mov	r0, r5
 8011758:	f7ff fd2d 	bl	80111b6 <__cvt>
 801175c:	4680      	mov	r8, r0
 801175e:	e648      	b.n	80113f2 <_printf_float+0x112>

08011760 <_printf_common>:
 8011760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011764:	4691      	mov	r9, r2
 8011766:	461f      	mov	r7, r3
 8011768:	688a      	ldr	r2, [r1, #8]
 801176a:	690b      	ldr	r3, [r1, #16]
 801176c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011770:	4293      	cmp	r3, r2
 8011772:	bfb8      	it	lt
 8011774:	4613      	movlt	r3, r2
 8011776:	f8c9 3000 	str.w	r3, [r9]
 801177a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801177e:	4606      	mov	r6, r0
 8011780:	460c      	mov	r4, r1
 8011782:	b112      	cbz	r2, 801178a <_printf_common+0x2a>
 8011784:	3301      	adds	r3, #1
 8011786:	f8c9 3000 	str.w	r3, [r9]
 801178a:	6823      	ldr	r3, [r4, #0]
 801178c:	0699      	lsls	r1, r3, #26
 801178e:	bf42      	ittt	mi
 8011790:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011794:	3302      	addmi	r3, #2
 8011796:	f8c9 3000 	strmi.w	r3, [r9]
 801179a:	6825      	ldr	r5, [r4, #0]
 801179c:	f015 0506 	ands.w	r5, r5, #6
 80117a0:	d107      	bne.n	80117b2 <_printf_common+0x52>
 80117a2:	f104 0a19 	add.w	sl, r4, #25
 80117a6:	68e3      	ldr	r3, [r4, #12]
 80117a8:	f8d9 2000 	ldr.w	r2, [r9]
 80117ac:	1a9b      	subs	r3, r3, r2
 80117ae:	42ab      	cmp	r3, r5
 80117b0:	dc28      	bgt.n	8011804 <_printf_common+0xa4>
 80117b2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80117b6:	6822      	ldr	r2, [r4, #0]
 80117b8:	3300      	adds	r3, #0
 80117ba:	bf18      	it	ne
 80117bc:	2301      	movne	r3, #1
 80117be:	0692      	lsls	r2, r2, #26
 80117c0:	d42d      	bmi.n	801181e <_printf_common+0xbe>
 80117c2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80117c6:	4639      	mov	r1, r7
 80117c8:	4630      	mov	r0, r6
 80117ca:	47c0      	blx	r8
 80117cc:	3001      	adds	r0, #1
 80117ce:	d020      	beq.n	8011812 <_printf_common+0xb2>
 80117d0:	6823      	ldr	r3, [r4, #0]
 80117d2:	68e5      	ldr	r5, [r4, #12]
 80117d4:	f8d9 2000 	ldr.w	r2, [r9]
 80117d8:	f003 0306 	and.w	r3, r3, #6
 80117dc:	2b04      	cmp	r3, #4
 80117de:	bf08      	it	eq
 80117e0:	1aad      	subeq	r5, r5, r2
 80117e2:	68a3      	ldr	r3, [r4, #8]
 80117e4:	6922      	ldr	r2, [r4, #16]
 80117e6:	bf0c      	ite	eq
 80117e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80117ec:	2500      	movne	r5, #0
 80117ee:	4293      	cmp	r3, r2
 80117f0:	bfc4      	itt	gt
 80117f2:	1a9b      	subgt	r3, r3, r2
 80117f4:	18ed      	addgt	r5, r5, r3
 80117f6:	f04f 0900 	mov.w	r9, #0
 80117fa:	341a      	adds	r4, #26
 80117fc:	454d      	cmp	r5, r9
 80117fe:	d11a      	bne.n	8011836 <_printf_common+0xd6>
 8011800:	2000      	movs	r0, #0
 8011802:	e008      	b.n	8011816 <_printf_common+0xb6>
 8011804:	2301      	movs	r3, #1
 8011806:	4652      	mov	r2, sl
 8011808:	4639      	mov	r1, r7
 801180a:	4630      	mov	r0, r6
 801180c:	47c0      	blx	r8
 801180e:	3001      	adds	r0, #1
 8011810:	d103      	bne.n	801181a <_printf_common+0xba>
 8011812:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801181a:	3501      	adds	r5, #1
 801181c:	e7c3      	b.n	80117a6 <_printf_common+0x46>
 801181e:	18e1      	adds	r1, r4, r3
 8011820:	1c5a      	adds	r2, r3, #1
 8011822:	2030      	movs	r0, #48	; 0x30
 8011824:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011828:	4422      	add	r2, r4
 801182a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801182e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011832:	3302      	adds	r3, #2
 8011834:	e7c5      	b.n	80117c2 <_printf_common+0x62>
 8011836:	2301      	movs	r3, #1
 8011838:	4622      	mov	r2, r4
 801183a:	4639      	mov	r1, r7
 801183c:	4630      	mov	r0, r6
 801183e:	47c0      	blx	r8
 8011840:	3001      	adds	r0, #1
 8011842:	d0e6      	beq.n	8011812 <_printf_common+0xb2>
 8011844:	f109 0901 	add.w	r9, r9, #1
 8011848:	e7d8      	b.n	80117fc <_printf_common+0x9c>
	...

0801184c <_printf_i>:
 801184c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011850:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8011854:	460c      	mov	r4, r1
 8011856:	7e09      	ldrb	r1, [r1, #24]
 8011858:	b085      	sub	sp, #20
 801185a:	296e      	cmp	r1, #110	; 0x6e
 801185c:	4617      	mov	r7, r2
 801185e:	4606      	mov	r6, r0
 8011860:	4698      	mov	r8, r3
 8011862:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011864:	f000 80b3 	beq.w	80119ce <_printf_i+0x182>
 8011868:	d822      	bhi.n	80118b0 <_printf_i+0x64>
 801186a:	2963      	cmp	r1, #99	; 0x63
 801186c:	d036      	beq.n	80118dc <_printf_i+0x90>
 801186e:	d80a      	bhi.n	8011886 <_printf_i+0x3a>
 8011870:	2900      	cmp	r1, #0
 8011872:	f000 80b9 	beq.w	80119e8 <_printf_i+0x19c>
 8011876:	2958      	cmp	r1, #88	; 0x58
 8011878:	f000 8083 	beq.w	8011982 <_printf_i+0x136>
 801187c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011880:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8011884:	e032      	b.n	80118ec <_printf_i+0xa0>
 8011886:	2964      	cmp	r1, #100	; 0x64
 8011888:	d001      	beq.n	801188e <_printf_i+0x42>
 801188a:	2969      	cmp	r1, #105	; 0x69
 801188c:	d1f6      	bne.n	801187c <_printf_i+0x30>
 801188e:	6820      	ldr	r0, [r4, #0]
 8011890:	6813      	ldr	r3, [r2, #0]
 8011892:	0605      	lsls	r5, r0, #24
 8011894:	f103 0104 	add.w	r1, r3, #4
 8011898:	d52a      	bpl.n	80118f0 <_printf_i+0xa4>
 801189a:	681b      	ldr	r3, [r3, #0]
 801189c:	6011      	str	r1, [r2, #0]
 801189e:	2b00      	cmp	r3, #0
 80118a0:	da03      	bge.n	80118aa <_printf_i+0x5e>
 80118a2:	222d      	movs	r2, #45	; 0x2d
 80118a4:	425b      	negs	r3, r3
 80118a6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80118aa:	486f      	ldr	r0, [pc, #444]	; (8011a68 <_printf_i+0x21c>)
 80118ac:	220a      	movs	r2, #10
 80118ae:	e039      	b.n	8011924 <_printf_i+0xd8>
 80118b0:	2973      	cmp	r1, #115	; 0x73
 80118b2:	f000 809d 	beq.w	80119f0 <_printf_i+0x1a4>
 80118b6:	d808      	bhi.n	80118ca <_printf_i+0x7e>
 80118b8:	296f      	cmp	r1, #111	; 0x6f
 80118ba:	d020      	beq.n	80118fe <_printf_i+0xb2>
 80118bc:	2970      	cmp	r1, #112	; 0x70
 80118be:	d1dd      	bne.n	801187c <_printf_i+0x30>
 80118c0:	6823      	ldr	r3, [r4, #0]
 80118c2:	f043 0320 	orr.w	r3, r3, #32
 80118c6:	6023      	str	r3, [r4, #0]
 80118c8:	e003      	b.n	80118d2 <_printf_i+0x86>
 80118ca:	2975      	cmp	r1, #117	; 0x75
 80118cc:	d017      	beq.n	80118fe <_printf_i+0xb2>
 80118ce:	2978      	cmp	r1, #120	; 0x78
 80118d0:	d1d4      	bne.n	801187c <_printf_i+0x30>
 80118d2:	2378      	movs	r3, #120	; 0x78
 80118d4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80118d8:	4864      	ldr	r0, [pc, #400]	; (8011a6c <_printf_i+0x220>)
 80118da:	e055      	b.n	8011988 <_printf_i+0x13c>
 80118dc:	6813      	ldr	r3, [r2, #0]
 80118de:	1d19      	adds	r1, r3, #4
 80118e0:	681b      	ldr	r3, [r3, #0]
 80118e2:	6011      	str	r1, [r2, #0]
 80118e4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80118e8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80118ec:	2301      	movs	r3, #1
 80118ee:	e08c      	b.n	8011a0a <_printf_i+0x1be>
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	6011      	str	r1, [r2, #0]
 80118f4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80118f8:	bf18      	it	ne
 80118fa:	b21b      	sxthne	r3, r3
 80118fc:	e7cf      	b.n	801189e <_printf_i+0x52>
 80118fe:	6813      	ldr	r3, [r2, #0]
 8011900:	6825      	ldr	r5, [r4, #0]
 8011902:	1d18      	adds	r0, r3, #4
 8011904:	6010      	str	r0, [r2, #0]
 8011906:	0628      	lsls	r0, r5, #24
 8011908:	d501      	bpl.n	801190e <_printf_i+0xc2>
 801190a:	681b      	ldr	r3, [r3, #0]
 801190c:	e002      	b.n	8011914 <_printf_i+0xc8>
 801190e:	0668      	lsls	r0, r5, #25
 8011910:	d5fb      	bpl.n	801190a <_printf_i+0xbe>
 8011912:	881b      	ldrh	r3, [r3, #0]
 8011914:	4854      	ldr	r0, [pc, #336]	; (8011a68 <_printf_i+0x21c>)
 8011916:	296f      	cmp	r1, #111	; 0x6f
 8011918:	bf14      	ite	ne
 801191a:	220a      	movne	r2, #10
 801191c:	2208      	moveq	r2, #8
 801191e:	2100      	movs	r1, #0
 8011920:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011924:	6865      	ldr	r5, [r4, #4]
 8011926:	60a5      	str	r5, [r4, #8]
 8011928:	2d00      	cmp	r5, #0
 801192a:	f2c0 8095 	blt.w	8011a58 <_printf_i+0x20c>
 801192e:	6821      	ldr	r1, [r4, #0]
 8011930:	f021 0104 	bic.w	r1, r1, #4
 8011934:	6021      	str	r1, [r4, #0]
 8011936:	2b00      	cmp	r3, #0
 8011938:	d13d      	bne.n	80119b6 <_printf_i+0x16a>
 801193a:	2d00      	cmp	r5, #0
 801193c:	f040 808e 	bne.w	8011a5c <_printf_i+0x210>
 8011940:	4665      	mov	r5, ip
 8011942:	2a08      	cmp	r2, #8
 8011944:	d10b      	bne.n	801195e <_printf_i+0x112>
 8011946:	6823      	ldr	r3, [r4, #0]
 8011948:	07db      	lsls	r3, r3, #31
 801194a:	d508      	bpl.n	801195e <_printf_i+0x112>
 801194c:	6923      	ldr	r3, [r4, #16]
 801194e:	6862      	ldr	r2, [r4, #4]
 8011950:	429a      	cmp	r2, r3
 8011952:	bfde      	ittt	le
 8011954:	2330      	movle	r3, #48	; 0x30
 8011956:	f805 3c01 	strble.w	r3, [r5, #-1]
 801195a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801195e:	ebac 0305 	sub.w	r3, ip, r5
 8011962:	6123      	str	r3, [r4, #16]
 8011964:	f8cd 8000 	str.w	r8, [sp]
 8011968:	463b      	mov	r3, r7
 801196a:	aa03      	add	r2, sp, #12
 801196c:	4621      	mov	r1, r4
 801196e:	4630      	mov	r0, r6
 8011970:	f7ff fef6 	bl	8011760 <_printf_common>
 8011974:	3001      	adds	r0, #1
 8011976:	d14d      	bne.n	8011a14 <_printf_i+0x1c8>
 8011978:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801197c:	b005      	add	sp, #20
 801197e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011982:	4839      	ldr	r0, [pc, #228]	; (8011a68 <_printf_i+0x21c>)
 8011984:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8011988:	6813      	ldr	r3, [r2, #0]
 801198a:	6821      	ldr	r1, [r4, #0]
 801198c:	1d1d      	adds	r5, r3, #4
 801198e:	681b      	ldr	r3, [r3, #0]
 8011990:	6015      	str	r5, [r2, #0]
 8011992:	060a      	lsls	r2, r1, #24
 8011994:	d50b      	bpl.n	80119ae <_printf_i+0x162>
 8011996:	07ca      	lsls	r2, r1, #31
 8011998:	bf44      	itt	mi
 801199a:	f041 0120 	orrmi.w	r1, r1, #32
 801199e:	6021      	strmi	r1, [r4, #0]
 80119a0:	b91b      	cbnz	r3, 80119aa <_printf_i+0x15e>
 80119a2:	6822      	ldr	r2, [r4, #0]
 80119a4:	f022 0220 	bic.w	r2, r2, #32
 80119a8:	6022      	str	r2, [r4, #0]
 80119aa:	2210      	movs	r2, #16
 80119ac:	e7b7      	b.n	801191e <_printf_i+0xd2>
 80119ae:	064d      	lsls	r5, r1, #25
 80119b0:	bf48      	it	mi
 80119b2:	b29b      	uxthmi	r3, r3
 80119b4:	e7ef      	b.n	8011996 <_printf_i+0x14a>
 80119b6:	4665      	mov	r5, ip
 80119b8:	fbb3 f1f2 	udiv	r1, r3, r2
 80119bc:	fb02 3311 	mls	r3, r2, r1, r3
 80119c0:	5cc3      	ldrb	r3, [r0, r3]
 80119c2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80119c6:	460b      	mov	r3, r1
 80119c8:	2900      	cmp	r1, #0
 80119ca:	d1f5      	bne.n	80119b8 <_printf_i+0x16c>
 80119cc:	e7b9      	b.n	8011942 <_printf_i+0xf6>
 80119ce:	6813      	ldr	r3, [r2, #0]
 80119d0:	6825      	ldr	r5, [r4, #0]
 80119d2:	6961      	ldr	r1, [r4, #20]
 80119d4:	1d18      	adds	r0, r3, #4
 80119d6:	6010      	str	r0, [r2, #0]
 80119d8:	0628      	lsls	r0, r5, #24
 80119da:	681b      	ldr	r3, [r3, #0]
 80119dc:	d501      	bpl.n	80119e2 <_printf_i+0x196>
 80119de:	6019      	str	r1, [r3, #0]
 80119e0:	e002      	b.n	80119e8 <_printf_i+0x19c>
 80119e2:	066a      	lsls	r2, r5, #25
 80119e4:	d5fb      	bpl.n	80119de <_printf_i+0x192>
 80119e6:	8019      	strh	r1, [r3, #0]
 80119e8:	2300      	movs	r3, #0
 80119ea:	6123      	str	r3, [r4, #16]
 80119ec:	4665      	mov	r5, ip
 80119ee:	e7b9      	b.n	8011964 <_printf_i+0x118>
 80119f0:	6813      	ldr	r3, [r2, #0]
 80119f2:	1d19      	adds	r1, r3, #4
 80119f4:	6011      	str	r1, [r2, #0]
 80119f6:	681d      	ldr	r5, [r3, #0]
 80119f8:	6862      	ldr	r2, [r4, #4]
 80119fa:	2100      	movs	r1, #0
 80119fc:	4628      	mov	r0, r5
 80119fe:	f7ee fbef 	bl	80001e0 <memchr>
 8011a02:	b108      	cbz	r0, 8011a08 <_printf_i+0x1bc>
 8011a04:	1b40      	subs	r0, r0, r5
 8011a06:	6060      	str	r0, [r4, #4]
 8011a08:	6863      	ldr	r3, [r4, #4]
 8011a0a:	6123      	str	r3, [r4, #16]
 8011a0c:	2300      	movs	r3, #0
 8011a0e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011a12:	e7a7      	b.n	8011964 <_printf_i+0x118>
 8011a14:	6923      	ldr	r3, [r4, #16]
 8011a16:	462a      	mov	r2, r5
 8011a18:	4639      	mov	r1, r7
 8011a1a:	4630      	mov	r0, r6
 8011a1c:	47c0      	blx	r8
 8011a1e:	3001      	adds	r0, #1
 8011a20:	d0aa      	beq.n	8011978 <_printf_i+0x12c>
 8011a22:	6823      	ldr	r3, [r4, #0]
 8011a24:	079b      	lsls	r3, r3, #30
 8011a26:	d413      	bmi.n	8011a50 <_printf_i+0x204>
 8011a28:	68e0      	ldr	r0, [r4, #12]
 8011a2a:	9b03      	ldr	r3, [sp, #12]
 8011a2c:	4298      	cmp	r0, r3
 8011a2e:	bfb8      	it	lt
 8011a30:	4618      	movlt	r0, r3
 8011a32:	e7a3      	b.n	801197c <_printf_i+0x130>
 8011a34:	2301      	movs	r3, #1
 8011a36:	464a      	mov	r2, r9
 8011a38:	4639      	mov	r1, r7
 8011a3a:	4630      	mov	r0, r6
 8011a3c:	47c0      	blx	r8
 8011a3e:	3001      	adds	r0, #1
 8011a40:	d09a      	beq.n	8011978 <_printf_i+0x12c>
 8011a42:	3501      	adds	r5, #1
 8011a44:	68e3      	ldr	r3, [r4, #12]
 8011a46:	9a03      	ldr	r2, [sp, #12]
 8011a48:	1a9b      	subs	r3, r3, r2
 8011a4a:	42ab      	cmp	r3, r5
 8011a4c:	dcf2      	bgt.n	8011a34 <_printf_i+0x1e8>
 8011a4e:	e7eb      	b.n	8011a28 <_printf_i+0x1dc>
 8011a50:	2500      	movs	r5, #0
 8011a52:	f104 0919 	add.w	r9, r4, #25
 8011a56:	e7f5      	b.n	8011a44 <_printf_i+0x1f8>
 8011a58:	2b00      	cmp	r3, #0
 8011a5a:	d1ac      	bne.n	80119b6 <_printf_i+0x16a>
 8011a5c:	7803      	ldrb	r3, [r0, #0]
 8011a5e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011a62:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011a66:	e76c      	b.n	8011942 <_printf_i+0xf6>
 8011a68:	08017966 	.word	0x08017966
 8011a6c:	08017977 	.word	0x08017977

08011a70 <iprintf>:
 8011a70:	b40f      	push	{r0, r1, r2, r3}
 8011a72:	4b0a      	ldr	r3, [pc, #40]	; (8011a9c <iprintf+0x2c>)
 8011a74:	b513      	push	{r0, r1, r4, lr}
 8011a76:	681c      	ldr	r4, [r3, #0]
 8011a78:	b124      	cbz	r4, 8011a84 <iprintf+0x14>
 8011a7a:	69a3      	ldr	r3, [r4, #24]
 8011a7c:	b913      	cbnz	r3, 8011a84 <iprintf+0x14>
 8011a7e:	4620      	mov	r0, r4
 8011a80:	f001 ff02 	bl	8013888 <__sinit>
 8011a84:	ab05      	add	r3, sp, #20
 8011a86:	9a04      	ldr	r2, [sp, #16]
 8011a88:	68a1      	ldr	r1, [r4, #8]
 8011a8a:	9301      	str	r3, [sp, #4]
 8011a8c:	4620      	mov	r0, r4
 8011a8e:	f003 f96b 	bl	8014d68 <_vfiprintf_r>
 8011a92:	b002      	add	sp, #8
 8011a94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011a98:	b004      	add	sp, #16
 8011a9a:	4770      	bx	lr
 8011a9c:	20000158 	.word	0x20000158

08011aa0 <_puts_r>:
 8011aa0:	b570      	push	{r4, r5, r6, lr}
 8011aa2:	460e      	mov	r6, r1
 8011aa4:	4605      	mov	r5, r0
 8011aa6:	b118      	cbz	r0, 8011ab0 <_puts_r+0x10>
 8011aa8:	6983      	ldr	r3, [r0, #24]
 8011aaa:	b90b      	cbnz	r3, 8011ab0 <_puts_r+0x10>
 8011aac:	f001 feec 	bl	8013888 <__sinit>
 8011ab0:	69ab      	ldr	r3, [r5, #24]
 8011ab2:	68ac      	ldr	r4, [r5, #8]
 8011ab4:	b913      	cbnz	r3, 8011abc <_puts_r+0x1c>
 8011ab6:	4628      	mov	r0, r5
 8011ab8:	f001 fee6 	bl	8013888 <__sinit>
 8011abc:	4b23      	ldr	r3, [pc, #140]	; (8011b4c <_puts_r+0xac>)
 8011abe:	429c      	cmp	r4, r3
 8011ac0:	d117      	bne.n	8011af2 <_puts_r+0x52>
 8011ac2:	686c      	ldr	r4, [r5, #4]
 8011ac4:	89a3      	ldrh	r3, [r4, #12]
 8011ac6:	071b      	lsls	r3, r3, #28
 8011ac8:	d51d      	bpl.n	8011b06 <_puts_r+0x66>
 8011aca:	6923      	ldr	r3, [r4, #16]
 8011acc:	b1db      	cbz	r3, 8011b06 <_puts_r+0x66>
 8011ace:	3e01      	subs	r6, #1
 8011ad0:	68a3      	ldr	r3, [r4, #8]
 8011ad2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011ad6:	3b01      	subs	r3, #1
 8011ad8:	60a3      	str	r3, [r4, #8]
 8011ada:	b9e9      	cbnz	r1, 8011b18 <_puts_r+0x78>
 8011adc:	2b00      	cmp	r3, #0
 8011ade:	da2e      	bge.n	8011b3e <_puts_r+0x9e>
 8011ae0:	4622      	mov	r2, r4
 8011ae2:	210a      	movs	r1, #10
 8011ae4:	4628      	mov	r0, r5
 8011ae6:	f000 fedb 	bl	80128a0 <__swbuf_r>
 8011aea:	3001      	adds	r0, #1
 8011aec:	d011      	beq.n	8011b12 <_puts_r+0x72>
 8011aee:	200a      	movs	r0, #10
 8011af0:	e011      	b.n	8011b16 <_puts_r+0x76>
 8011af2:	4b17      	ldr	r3, [pc, #92]	; (8011b50 <_puts_r+0xb0>)
 8011af4:	429c      	cmp	r4, r3
 8011af6:	d101      	bne.n	8011afc <_puts_r+0x5c>
 8011af8:	68ac      	ldr	r4, [r5, #8]
 8011afa:	e7e3      	b.n	8011ac4 <_puts_r+0x24>
 8011afc:	4b15      	ldr	r3, [pc, #84]	; (8011b54 <_puts_r+0xb4>)
 8011afe:	429c      	cmp	r4, r3
 8011b00:	bf08      	it	eq
 8011b02:	68ec      	ldreq	r4, [r5, #12]
 8011b04:	e7de      	b.n	8011ac4 <_puts_r+0x24>
 8011b06:	4621      	mov	r1, r4
 8011b08:	4628      	mov	r0, r5
 8011b0a:	f000 ff1b 	bl	8012944 <__swsetup_r>
 8011b0e:	2800      	cmp	r0, #0
 8011b10:	d0dd      	beq.n	8011ace <_puts_r+0x2e>
 8011b12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011b16:	bd70      	pop	{r4, r5, r6, pc}
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	da04      	bge.n	8011b26 <_puts_r+0x86>
 8011b1c:	69a2      	ldr	r2, [r4, #24]
 8011b1e:	429a      	cmp	r2, r3
 8011b20:	dc06      	bgt.n	8011b30 <_puts_r+0x90>
 8011b22:	290a      	cmp	r1, #10
 8011b24:	d004      	beq.n	8011b30 <_puts_r+0x90>
 8011b26:	6823      	ldr	r3, [r4, #0]
 8011b28:	1c5a      	adds	r2, r3, #1
 8011b2a:	6022      	str	r2, [r4, #0]
 8011b2c:	7019      	strb	r1, [r3, #0]
 8011b2e:	e7cf      	b.n	8011ad0 <_puts_r+0x30>
 8011b30:	4622      	mov	r2, r4
 8011b32:	4628      	mov	r0, r5
 8011b34:	f000 feb4 	bl	80128a0 <__swbuf_r>
 8011b38:	3001      	adds	r0, #1
 8011b3a:	d1c9      	bne.n	8011ad0 <_puts_r+0x30>
 8011b3c:	e7e9      	b.n	8011b12 <_puts_r+0x72>
 8011b3e:	6823      	ldr	r3, [r4, #0]
 8011b40:	200a      	movs	r0, #10
 8011b42:	1c5a      	adds	r2, r3, #1
 8011b44:	6022      	str	r2, [r4, #0]
 8011b46:	7018      	strb	r0, [r3, #0]
 8011b48:	e7e5      	b.n	8011b16 <_puts_r+0x76>
 8011b4a:	bf00      	nop
 8011b4c:	08017a08 	.word	0x08017a08
 8011b50:	08017a28 	.word	0x08017a28
 8011b54:	080179e8 	.word	0x080179e8

08011b58 <puts>:
 8011b58:	4b02      	ldr	r3, [pc, #8]	; (8011b64 <puts+0xc>)
 8011b5a:	4601      	mov	r1, r0
 8011b5c:	6818      	ldr	r0, [r3, #0]
 8011b5e:	f7ff bf9f 	b.w	8011aa0 <_puts_r>
 8011b62:	bf00      	nop
 8011b64:	20000158 	.word	0x20000158

08011b68 <siprintf>:
 8011b68:	b40e      	push	{r1, r2, r3}
 8011b6a:	b500      	push	{lr}
 8011b6c:	b09c      	sub	sp, #112	; 0x70
 8011b6e:	ab1d      	add	r3, sp, #116	; 0x74
 8011b70:	9002      	str	r0, [sp, #8]
 8011b72:	9006      	str	r0, [sp, #24]
 8011b74:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011b78:	4809      	ldr	r0, [pc, #36]	; (8011ba0 <siprintf+0x38>)
 8011b7a:	9107      	str	r1, [sp, #28]
 8011b7c:	9104      	str	r1, [sp, #16]
 8011b7e:	4909      	ldr	r1, [pc, #36]	; (8011ba4 <siprintf+0x3c>)
 8011b80:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b84:	9105      	str	r1, [sp, #20]
 8011b86:	6800      	ldr	r0, [r0, #0]
 8011b88:	9301      	str	r3, [sp, #4]
 8011b8a:	a902      	add	r1, sp, #8
 8011b8c:	f002 ffca 	bl	8014b24 <_svfiprintf_r>
 8011b90:	9b02      	ldr	r3, [sp, #8]
 8011b92:	2200      	movs	r2, #0
 8011b94:	701a      	strb	r2, [r3, #0]
 8011b96:	b01c      	add	sp, #112	; 0x70
 8011b98:	f85d eb04 	ldr.w	lr, [sp], #4
 8011b9c:	b003      	add	sp, #12
 8011b9e:	4770      	bx	lr
 8011ba0:	20000158 	.word	0x20000158
 8011ba4:	ffff0208 	.word	0xffff0208

08011ba8 <strncpy>:
 8011ba8:	b570      	push	{r4, r5, r6, lr}
 8011baa:	3901      	subs	r1, #1
 8011bac:	4604      	mov	r4, r0
 8011bae:	b902      	cbnz	r2, 8011bb2 <strncpy+0xa>
 8011bb0:	bd70      	pop	{r4, r5, r6, pc}
 8011bb2:	4623      	mov	r3, r4
 8011bb4:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 8011bb8:	f803 5b01 	strb.w	r5, [r3], #1
 8011bbc:	1e56      	subs	r6, r2, #1
 8011bbe:	b92d      	cbnz	r5, 8011bcc <strncpy+0x24>
 8011bc0:	4414      	add	r4, r2
 8011bc2:	42a3      	cmp	r3, r4
 8011bc4:	d0f4      	beq.n	8011bb0 <strncpy+0x8>
 8011bc6:	f803 5b01 	strb.w	r5, [r3], #1
 8011bca:	e7fa      	b.n	8011bc2 <strncpy+0x1a>
 8011bcc:	461c      	mov	r4, r3
 8011bce:	4632      	mov	r2, r6
 8011bd0:	e7ed      	b.n	8011bae <strncpy+0x6>

08011bd2 <sulp>:
 8011bd2:	b570      	push	{r4, r5, r6, lr}
 8011bd4:	4604      	mov	r4, r0
 8011bd6:	460d      	mov	r5, r1
 8011bd8:	ec45 4b10 	vmov	d0, r4, r5
 8011bdc:	4616      	mov	r6, r2
 8011bde:	f002 fd5d 	bl	801469c <__ulp>
 8011be2:	ec51 0b10 	vmov	r0, r1, d0
 8011be6:	b17e      	cbz	r6, 8011c08 <sulp+0x36>
 8011be8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8011bec:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8011bf0:	2b00      	cmp	r3, #0
 8011bf2:	dd09      	ble.n	8011c08 <sulp+0x36>
 8011bf4:	051b      	lsls	r3, r3, #20
 8011bf6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8011bfa:	2400      	movs	r4, #0
 8011bfc:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8011c00:	4622      	mov	r2, r4
 8011c02:	462b      	mov	r3, r5
 8011c04:	f7ee fcf8 	bl	80005f8 <__aeabi_dmul>
 8011c08:	bd70      	pop	{r4, r5, r6, pc}
 8011c0a:	0000      	movs	r0, r0
 8011c0c:	0000      	movs	r0, r0
	...

08011c10 <_strtod_l>:
 8011c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011c14:	461f      	mov	r7, r3
 8011c16:	b0a1      	sub	sp, #132	; 0x84
 8011c18:	2300      	movs	r3, #0
 8011c1a:	4681      	mov	r9, r0
 8011c1c:	4638      	mov	r0, r7
 8011c1e:	460e      	mov	r6, r1
 8011c20:	9217      	str	r2, [sp, #92]	; 0x5c
 8011c22:	931c      	str	r3, [sp, #112]	; 0x70
 8011c24:	f002 f9e0 	bl	8013fe8 <__localeconv_l>
 8011c28:	4680      	mov	r8, r0
 8011c2a:	6800      	ldr	r0, [r0, #0]
 8011c2c:	f7ee fad0 	bl	80001d0 <strlen>
 8011c30:	f04f 0a00 	mov.w	sl, #0
 8011c34:	4604      	mov	r4, r0
 8011c36:	f04f 0b00 	mov.w	fp, #0
 8011c3a:	961b      	str	r6, [sp, #108]	; 0x6c
 8011c3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011c3e:	781a      	ldrb	r2, [r3, #0]
 8011c40:	2a0d      	cmp	r2, #13
 8011c42:	d832      	bhi.n	8011caa <_strtod_l+0x9a>
 8011c44:	2a09      	cmp	r2, #9
 8011c46:	d236      	bcs.n	8011cb6 <_strtod_l+0xa6>
 8011c48:	2a00      	cmp	r2, #0
 8011c4a:	d03e      	beq.n	8011cca <_strtod_l+0xba>
 8011c4c:	2300      	movs	r3, #0
 8011c4e:	930d      	str	r3, [sp, #52]	; 0x34
 8011c50:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8011c52:	782b      	ldrb	r3, [r5, #0]
 8011c54:	2b30      	cmp	r3, #48	; 0x30
 8011c56:	f040 80ac 	bne.w	8011db2 <_strtod_l+0x1a2>
 8011c5a:	786b      	ldrb	r3, [r5, #1]
 8011c5c:	2b58      	cmp	r3, #88	; 0x58
 8011c5e:	d001      	beq.n	8011c64 <_strtod_l+0x54>
 8011c60:	2b78      	cmp	r3, #120	; 0x78
 8011c62:	d167      	bne.n	8011d34 <_strtod_l+0x124>
 8011c64:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011c66:	9301      	str	r3, [sp, #4]
 8011c68:	ab1c      	add	r3, sp, #112	; 0x70
 8011c6a:	9300      	str	r3, [sp, #0]
 8011c6c:	9702      	str	r7, [sp, #8]
 8011c6e:	ab1d      	add	r3, sp, #116	; 0x74
 8011c70:	4a88      	ldr	r2, [pc, #544]	; (8011e94 <_strtod_l+0x284>)
 8011c72:	a91b      	add	r1, sp, #108	; 0x6c
 8011c74:	4648      	mov	r0, r9
 8011c76:	f001 fee0 	bl	8013a3a <__gethex>
 8011c7a:	f010 0407 	ands.w	r4, r0, #7
 8011c7e:	4606      	mov	r6, r0
 8011c80:	d005      	beq.n	8011c8e <_strtod_l+0x7e>
 8011c82:	2c06      	cmp	r4, #6
 8011c84:	d12b      	bne.n	8011cde <_strtod_l+0xce>
 8011c86:	3501      	adds	r5, #1
 8011c88:	2300      	movs	r3, #0
 8011c8a:	951b      	str	r5, [sp, #108]	; 0x6c
 8011c8c:	930d      	str	r3, [sp, #52]	; 0x34
 8011c8e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8011c90:	2b00      	cmp	r3, #0
 8011c92:	f040 859a 	bne.w	80127ca <_strtod_l+0xbba>
 8011c96:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011c98:	b1e3      	cbz	r3, 8011cd4 <_strtod_l+0xc4>
 8011c9a:	4652      	mov	r2, sl
 8011c9c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8011ca0:	ec43 2b10 	vmov	d0, r2, r3
 8011ca4:	b021      	add	sp, #132	; 0x84
 8011ca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011caa:	2a2b      	cmp	r2, #43	; 0x2b
 8011cac:	d015      	beq.n	8011cda <_strtod_l+0xca>
 8011cae:	2a2d      	cmp	r2, #45	; 0x2d
 8011cb0:	d004      	beq.n	8011cbc <_strtod_l+0xac>
 8011cb2:	2a20      	cmp	r2, #32
 8011cb4:	d1ca      	bne.n	8011c4c <_strtod_l+0x3c>
 8011cb6:	3301      	adds	r3, #1
 8011cb8:	931b      	str	r3, [sp, #108]	; 0x6c
 8011cba:	e7bf      	b.n	8011c3c <_strtod_l+0x2c>
 8011cbc:	2201      	movs	r2, #1
 8011cbe:	920d      	str	r2, [sp, #52]	; 0x34
 8011cc0:	1c5a      	adds	r2, r3, #1
 8011cc2:	921b      	str	r2, [sp, #108]	; 0x6c
 8011cc4:	785b      	ldrb	r3, [r3, #1]
 8011cc6:	2b00      	cmp	r3, #0
 8011cc8:	d1c2      	bne.n	8011c50 <_strtod_l+0x40>
 8011cca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8011ccc:	961b      	str	r6, [sp, #108]	; 0x6c
 8011cce:	2b00      	cmp	r3, #0
 8011cd0:	f040 8579 	bne.w	80127c6 <_strtod_l+0xbb6>
 8011cd4:	4652      	mov	r2, sl
 8011cd6:	465b      	mov	r3, fp
 8011cd8:	e7e2      	b.n	8011ca0 <_strtod_l+0x90>
 8011cda:	2200      	movs	r2, #0
 8011cdc:	e7ef      	b.n	8011cbe <_strtod_l+0xae>
 8011cde:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8011ce0:	b13a      	cbz	r2, 8011cf2 <_strtod_l+0xe2>
 8011ce2:	2135      	movs	r1, #53	; 0x35
 8011ce4:	a81e      	add	r0, sp, #120	; 0x78
 8011ce6:	f002 fdd1 	bl	801488c <__copybits>
 8011cea:	991c      	ldr	r1, [sp, #112]	; 0x70
 8011cec:	4648      	mov	r0, r9
 8011cee:	f002 fa3d 	bl	801416c <_Bfree>
 8011cf2:	3c01      	subs	r4, #1
 8011cf4:	2c04      	cmp	r4, #4
 8011cf6:	d806      	bhi.n	8011d06 <_strtod_l+0xf6>
 8011cf8:	e8df f004 	tbb	[pc, r4]
 8011cfc:	1714030a 	.word	0x1714030a
 8011d00:	0a          	.byte	0x0a
 8011d01:	00          	.byte	0x00
 8011d02:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8011d06:	0730      	lsls	r0, r6, #28
 8011d08:	d5c1      	bpl.n	8011c8e <_strtod_l+0x7e>
 8011d0a:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8011d0e:	e7be      	b.n	8011c8e <_strtod_l+0x7e>
 8011d10:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8011d14:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8011d16:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8011d1a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8011d1e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8011d22:	e7f0      	b.n	8011d06 <_strtod_l+0xf6>
 8011d24:	f8df b170 	ldr.w	fp, [pc, #368]	; 8011e98 <_strtod_l+0x288>
 8011d28:	e7ed      	b.n	8011d06 <_strtod_l+0xf6>
 8011d2a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8011d2e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8011d32:	e7e8      	b.n	8011d06 <_strtod_l+0xf6>
 8011d34:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011d36:	1c5a      	adds	r2, r3, #1
 8011d38:	921b      	str	r2, [sp, #108]	; 0x6c
 8011d3a:	785b      	ldrb	r3, [r3, #1]
 8011d3c:	2b30      	cmp	r3, #48	; 0x30
 8011d3e:	d0f9      	beq.n	8011d34 <_strtod_l+0x124>
 8011d40:	2b00      	cmp	r3, #0
 8011d42:	d0a4      	beq.n	8011c8e <_strtod_l+0x7e>
 8011d44:	2301      	movs	r3, #1
 8011d46:	2500      	movs	r5, #0
 8011d48:	9306      	str	r3, [sp, #24]
 8011d4a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011d4c:	9308      	str	r3, [sp, #32]
 8011d4e:	9507      	str	r5, [sp, #28]
 8011d50:	9505      	str	r5, [sp, #20]
 8011d52:	220a      	movs	r2, #10
 8011d54:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8011d56:	7807      	ldrb	r7, [r0, #0]
 8011d58:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8011d5c:	b2d9      	uxtb	r1, r3
 8011d5e:	2909      	cmp	r1, #9
 8011d60:	d929      	bls.n	8011db6 <_strtod_l+0x1a6>
 8011d62:	4622      	mov	r2, r4
 8011d64:	f8d8 1000 	ldr.w	r1, [r8]
 8011d68:	f003 f96d 	bl	8015046 <strncmp>
 8011d6c:	2800      	cmp	r0, #0
 8011d6e:	d031      	beq.n	8011dd4 <_strtod_l+0x1c4>
 8011d70:	2000      	movs	r0, #0
 8011d72:	9c05      	ldr	r4, [sp, #20]
 8011d74:	9004      	str	r0, [sp, #16]
 8011d76:	463b      	mov	r3, r7
 8011d78:	4602      	mov	r2, r0
 8011d7a:	2b65      	cmp	r3, #101	; 0x65
 8011d7c:	d001      	beq.n	8011d82 <_strtod_l+0x172>
 8011d7e:	2b45      	cmp	r3, #69	; 0x45
 8011d80:	d114      	bne.n	8011dac <_strtod_l+0x19c>
 8011d82:	b924      	cbnz	r4, 8011d8e <_strtod_l+0x17e>
 8011d84:	b910      	cbnz	r0, 8011d8c <_strtod_l+0x17c>
 8011d86:	9b06      	ldr	r3, [sp, #24]
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	d09e      	beq.n	8011cca <_strtod_l+0xba>
 8011d8c:	2400      	movs	r4, #0
 8011d8e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8011d90:	1c73      	adds	r3, r6, #1
 8011d92:	931b      	str	r3, [sp, #108]	; 0x6c
 8011d94:	7873      	ldrb	r3, [r6, #1]
 8011d96:	2b2b      	cmp	r3, #43	; 0x2b
 8011d98:	d078      	beq.n	8011e8c <_strtod_l+0x27c>
 8011d9a:	2b2d      	cmp	r3, #45	; 0x2d
 8011d9c:	d070      	beq.n	8011e80 <_strtod_l+0x270>
 8011d9e:	f04f 0c00 	mov.w	ip, #0
 8011da2:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 8011da6:	2f09      	cmp	r7, #9
 8011da8:	d97c      	bls.n	8011ea4 <_strtod_l+0x294>
 8011daa:	961b      	str	r6, [sp, #108]	; 0x6c
 8011dac:	f04f 0e00 	mov.w	lr, #0
 8011db0:	e09a      	b.n	8011ee8 <_strtod_l+0x2d8>
 8011db2:	2300      	movs	r3, #0
 8011db4:	e7c7      	b.n	8011d46 <_strtod_l+0x136>
 8011db6:	9905      	ldr	r1, [sp, #20]
 8011db8:	2908      	cmp	r1, #8
 8011dba:	bfdd      	ittte	le
 8011dbc:	9907      	ldrle	r1, [sp, #28]
 8011dbe:	fb02 3301 	mlale	r3, r2, r1, r3
 8011dc2:	9307      	strle	r3, [sp, #28]
 8011dc4:	fb02 3505 	mlagt	r5, r2, r5, r3
 8011dc8:	9b05      	ldr	r3, [sp, #20]
 8011dca:	3001      	adds	r0, #1
 8011dcc:	3301      	adds	r3, #1
 8011dce:	9305      	str	r3, [sp, #20]
 8011dd0:	901b      	str	r0, [sp, #108]	; 0x6c
 8011dd2:	e7bf      	b.n	8011d54 <_strtod_l+0x144>
 8011dd4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011dd6:	191a      	adds	r2, r3, r4
 8011dd8:	921b      	str	r2, [sp, #108]	; 0x6c
 8011dda:	9a05      	ldr	r2, [sp, #20]
 8011ddc:	5d1b      	ldrb	r3, [r3, r4]
 8011dde:	2a00      	cmp	r2, #0
 8011de0:	d037      	beq.n	8011e52 <_strtod_l+0x242>
 8011de2:	9c05      	ldr	r4, [sp, #20]
 8011de4:	4602      	mov	r2, r0
 8011de6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8011dea:	2909      	cmp	r1, #9
 8011dec:	d913      	bls.n	8011e16 <_strtod_l+0x206>
 8011dee:	2101      	movs	r1, #1
 8011df0:	9104      	str	r1, [sp, #16]
 8011df2:	e7c2      	b.n	8011d7a <_strtod_l+0x16a>
 8011df4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011df6:	1c5a      	adds	r2, r3, #1
 8011df8:	921b      	str	r2, [sp, #108]	; 0x6c
 8011dfa:	785b      	ldrb	r3, [r3, #1]
 8011dfc:	3001      	adds	r0, #1
 8011dfe:	2b30      	cmp	r3, #48	; 0x30
 8011e00:	d0f8      	beq.n	8011df4 <_strtod_l+0x1e4>
 8011e02:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8011e06:	2a08      	cmp	r2, #8
 8011e08:	f200 84e4 	bhi.w	80127d4 <_strtod_l+0xbc4>
 8011e0c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8011e0e:	9208      	str	r2, [sp, #32]
 8011e10:	4602      	mov	r2, r0
 8011e12:	2000      	movs	r0, #0
 8011e14:	4604      	mov	r4, r0
 8011e16:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 8011e1a:	f100 0101 	add.w	r1, r0, #1
 8011e1e:	d012      	beq.n	8011e46 <_strtod_l+0x236>
 8011e20:	440a      	add	r2, r1
 8011e22:	eb00 0c04 	add.w	ip, r0, r4
 8011e26:	4621      	mov	r1, r4
 8011e28:	270a      	movs	r7, #10
 8011e2a:	458c      	cmp	ip, r1
 8011e2c:	d113      	bne.n	8011e56 <_strtod_l+0x246>
 8011e2e:	1821      	adds	r1, r4, r0
 8011e30:	2908      	cmp	r1, #8
 8011e32:	f104 0401 	add.w	r4, r4, #1
 8011e36:	4404      	add	r4, r0
 8011e38:	dc19      	bgt.n	8011e6e <_strtod_l+0x25e>
 8011e3a:	9b07      	ldr	r3, [sp, #28]
 8011e3c:	210a      	movs	r1, #10
 8011e3e:	fb01 e303 	mla	r3, r1, r3, lr
 8011e42:	9307      	str	r3, [sp, #28]
 8011e44:	2100      	movs	r1, #0
 8011e46:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011e48:	1c58      	adds	r0, r3, #1
 8011e4a:	901b      	str	r0, [sp, #108]	; 0x6c
 8011e4c:	785b      	ldrb	r3, [r3, #1]
 8011e4e:	4608      	mov	r0, r1
 8011e50:	e7c9      	b.n	8011de6 <_strtod_l+0x1d6>
 8011e52:	9805      	ldr	r0, [sp, #20]
 8011e54:	e7d3      	b.n	8011dfe <_strtod_l+0x1ee>
 8011e56:	2908      	cmp	r1, #8
 8011e58:	f101 0101 	add.w	r1, r1, #1
 8011e5c:	dc03      	bgt.n	8011e66 <_strtod_l+0x256>
 8011e5e:	9b07      	ldr	r3, [sp, #28]
 8011e60:	437b      	muls	r3, r7
 8011e62:	9307      	str	r3, [sp, #28]
 8011e64:	e7e1      	b.n	8011e2a <_strtod_l+0x21a>
 8011e66:	2910      	cmp	r1, #16
 8011e68:	bfd8      	it	le
 8011e6a:	437d      	mulle	r5, r7
 8011e6c:	e7dd      	b.n	8011e2a <_strtod_l+0x21a>
 8011e6e:	2c10      	cmp	r4, #16
 8011e70:	bfdc      	itt	le
 8011e72:	210a      	movle	r1, #10
 8011e74:	fb01 e505 	mlale	r5, r1, r5, lr
 8011e78:	e7e4      	b.n	8011e44 <_strtod_l+0x234>
 8011e7a:	2301      	movs	r3, #1
 8011e7c:	9304      	str	r3, [sp, #16]
 8011e7e:	e781      	b.n	8011d84 <_strtod_l+0x174>
 8011e80:	f04f 0c01 	mov.w	ip, #1
 8011e84:	1cb3      	adds	r3, r6, #2
 8011e86:	931b      	str	r3, [sp, #108]	; 0x6c
 8011e88:	78b3      	ldrb	r3, [r6, #2]
 8011e8a:	e78a      	b.n	8011da2 <_strtod_l+0x192>
 8011e8c:	f04f 0c00 	mov.w	ip, #0
 8011e90:	e7f8      	b.n	8011e84 <_strtod_l+0x274>
 8011e92:	bf00      	nop
 8011e94:	08017988 	.word	0x08017988
 8011e98:	7ff00000 	.word	0x7ff00000
 8011e9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011e9e:	1c5f      	adds	r7, r3, #1
 8011ea0:	971b      	str	r7, [sp, #108]	; 0x6c
 8011ea2:	785b      	ldrb	r3, [r3, #1]
 8011ea4:	2b30      	cmp	r3, #48	; 0x30
 8011ea6:	d0f9      	beq.n	8011e9c <_strtod_l+0x28c>
 8011ea8:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8011eac:	2f08      	cmp	r7, #8
 8011eae:	f63f af7d 	bhi.w	8011dac <_strtod_l+0x19c>
 8011eb2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8011eb6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011eb8:	930a      	str	r3, [sp, #40]	; 0x28
 8011eba:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011ebc:	1c5f      	adds	r7, r3, #1
 8011ebe:	971b      	str	r7, [sp, #108]	; 0x6c
 8011ec0:	785b      	ldrb	r3, [r3, #1]
 8011ec2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 8011ec6:	f1b8 0f09 	cmp.w	r8, #9
 8011eca:	d937      	bls.n	8011f3c <_strtod_l+0x32c>
 8011ecc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8011ece:	1a7f      	subs	r7, r7, r1
 8011ed0:	2f08      	cmp	r7, #8
 8011ed2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 8011ed6:	dc37      	bgt.n	8011f48 <_strtod_l+0x338>
 8011ed8:	45be      	cmp	lr, r7
 8011eda:	bfa8      	it	ge
 8011edc:	46be      	movge	lr, r7
 8011ede:	f1bc 0f00 	cmp.w	ip, #0
 8011ee2:	d001      	beq.n	8011ee8 <_strtod_l+0x2d8>
 8011ee4:	f1ce 0e00 	rsb	lr, lr, #0
 8011ee8:	2c00      	cmp	r4, #0
 8011eea:	d151      	bne.n	8011f90 <_strtod_l+0x380>
 8011eec:	2800      	cmp	r0, #0
 8011eee:	f47f aece 	bne.w	8011c8e <_strtod_l+0x7e>
 8011ef2:	9a06      	ldr	r2, [sp, #24]
 8011ef4:	2a00      	cmp	r2, #0
 8011ef6:	f47f aeca 	bne.w	8011c8e <_strtod_l+0x7e>
 8011efa:	9a04      	ldr	r2, [sp, #16]
 8011efc:	2a00      	cmp	r2, #0
 8011efe:	f47f aee4 	bne.w	8011cca <_strtod_l+0xba>
 8011f02:	2b4e      	cmp	r3, #78	; 0x4e
 8011f04:	d027      	beq.n	8011f56 <_strtod_l+0x346>
 8011f06:	dc21      	bgt.n	8011f4c <_strtod_l+0x33c>
 8011f08:	2b49      	cmp	r3, #73	; 0x49
 8011f0a:	f47f aede 	bne.w	8011cca <_strtod_l+0xba>
 8011f0e:	49a0      	ldr	r1, [pc, #640]	; (8012190 <_strtod_l+0x580>)
 8011f10:	a81b      	add	r0, sp, #108	; 0x6c
 8011f12:	f001 ffc5 	bl	8013ea0 <__match>
 8011f16:	2800      	cmp	r0, #0
 8011f18:	f43f aed7 	beq.w	8011cca <_strtod_l+0xba>
 8011f1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011f1e:	499d      	ldr	r1, [pc, #628]	; (8012194 <_strtod_l+0x584>)
 8011f20:	3b01      	subs	r3, #1
 8011f22:	a81b      	add	r0, sp, #108	; 0x6c
 8011f24:	931b      	str	r3, [sp, #108]	; 0x6c
 8011f26:	f001 ffbb 	bl	8013ea0 <__match>
 8011f2a:	b910      	cbnz	r0, 8011f32 <_strtod_l+0x322>
 8011f2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011f2e:	3301      	adds	r3, #1
 8011f30:	931b      	str	r3, [sp, #108]	; 0x6c
 8011f32:	f8df b274 	ldr.w	fp, [pc, #628]	; 80121a8 <_strtod_l+0x598>
 8011f36:	f04f 0a00 	mov.w	sl, #0
 8011f3a:	e6a8      	b.n	8011c8e <_strtod_l+0x7e>
 8011f3c:	210a      	movs	r1, #10
 8011f3e:	fb01 3e0e 	mla	lr, r1, lr, r3
 8011f42:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8011f46:	e7b8      	b.n	8011eba <_strtod_l+0x2aa>
 8011f48:	46be      	mov	lr, r7
 8011f4a:	e7c8      	b.n	8011ede <_strtod_l+0x2ce>
 8011f4c:	2b69      	cmp	r3, #105	; 0x69
 8011f4e:	d0de      	beq.n	8011f0e <_strtod_l+0x2fe>
 8011f50:	2b6e      	cmp	r3, #110	; 0x6e
 8011f52:	f47f aeba 	bne.w	8011cca <_strtod_l+0xba>
 8011f56:	4990      	ldr	r1, [pc, #576]	; (8012198 <_strtod_l+0x588>)
 8011f58:	a81b      	add	r0, sp, #108	; 0x6c
 8011f5a:	f001 ffa1 	bl	8013ea0 <__match>
 8011f5e:	2800      	cmp	r0, #0
 8011f60:	f43f aeb3 	beq.w	8011cca <_strtod_l+0xba>
 8011f64:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8011f66:	781b      	ldrb	r3, [r3, #0]
 8011f68:	2b28      	cmp	r3, #40	; 0x28
 8011f6a:	d10e      	bne.n	8011f8a <_strtod_l+0x37a>
 8011f6c:	aa1e      	add	r2, sp, #120	; 0x78
 8011f6e:	498b      	ldr	r1, [pc, #556]	; (801219c <_strtod_l+0x58c>)
 8011f70:	a81b      	add	r0, sp, #108	; 0x6c
 8011f72:	f001 ffa9 	bl	8013ec8 <__hexnan>
 8011f76:	2805      	cmp	r0, #5
 8011f78:	d107      	bne.n	8011f8a <_strtod_l+0x37a>
 8011f7a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8011f7c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8011f80:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8011f84:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8011f88:	e681      	b.n	8011c8e <_strtod_l+0x7e>
 8011f8a:	f8df b224 	ldr.w	fp, [pc, #548]	; 80121b0 <_strtod_l+0x5a0>
 8011f8e:	e7d2      	b.n	8011f36 <_strtod_l+0x326>
 8011f90:	ebae 0302 	sub.w	r3, lr, r2
 8011f94:	9306      	str	r3, [sp, #24]
 8011f96:	9b05      	ldr	r3, [sp, #20]
 8011f98:	9807      	ldr	r0, [sp, #28]
 8011f9a:	2b00      	cmp	r3, #0
 8011f9c:	bf08      	it	eq
 8011f9e:	4623      	moveq	r3, r4
 8011fa0:	2c10      	cmp	r4, #16
 8011fa2:	9305      	str	r3, [sp, #20]
 8011fa4:	46a0      	mov	r8, r4
 8011fa6:	bfa8      	it	ge
 8011fa8:	f04f 0810 	movge.w	r8, #16
 8011fac:	f7ee faaa 	bl	8000504 <__aeabi_ui2d>
 8011fb0:	2c09      	cmp	r4, #9
 8011fb2:	4682      	mov	sl, r0
 8011fb4:	468b      	mov	fp, r1
 8011fb6:	dc13      	bgt.n	8011fe0 <_strtod_l+0x3d0>
 8011fb8:	9b06      	ldr	r3, [sp, #24]
 8011fba:	2b00      	cmp	r3, #0
 8011fbc:	f43f ae67 	beq.w	8011c8e <_strtod_l+0x7e>
 8011fc0:	9b06      	ldr	r3, [sp, #24]
 8011fc2:	dd7a      	ble.n	80120ba <_strtod_l+0x4aa>
 8011fc4:	2b16      	cmp	r3, #22
 8011fc6:	dc61      	bgt.n	801208c <_strtod_l+0x47c>
 8011fc8:	4a75      	ldr	r2, [pc, #468]	; (80121a0 <_strtod_l+0x590>)
 8011fca:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8011fce:	e9de 0100 	ldrd	r0, r1, [lr]
 8011fd2:	4652      	mov	r2, sl
 8011fd4:	465b      	mov	r3, fp
 8011fd6:	f7ee fb0f 	bl	80005f8 <__aeabi_dmul>
 8011fda:	4682      	mov	sl, r0
 8011fdc:	468b      	mov	fp, r1
 8011fde:	e656      	b.n	8011c8e <_strtod_l+0x7e>
 8011fe0:	4b6f      	ldr	r3, [pc, #444]	; (80121a0 <_strtod_l+0x590>)
 8011fe2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8011fe6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8011fea:	f7ee fb05 	bl	80005f8 <__aeabi_dmul>
 8011fee:	4606      	mov	r6, r0
 8011ff0:	4628      	mov	r0, r5
 8011ff2:	460f      	mov	r7, r1
 8011ff4:	f7ee fa86 	bl	8000504 <__aeabi_ui2d>
 8011ff8:	4602      	mov	r2, r0
 8011ffa:	460b      	mov	r3, r1
 8011ffc:	4630      	mov	r0, r6
 8011ffe:	4639      	mov	r1, r7
 8012000:	f7ee f944 	bl	800028c <__adddf3>
 8012004:	2c0f      	cmp	r4, #15
 8012006:	4682      	mov	sl, r0
 8012008:	468b      	mov	fp, r1
 801200a:	ddd5      	ble.n	8011fb8 <_strtod_l+0x3a8>
 801200c:	9b06      	ldr	r3, [sp, #24]
 801200e:	eba4 0808 	sub.w	r8, r4, r8
 8012012:	4498      	add	r8, r3
 8012014:	f1b8 0f00 	cmp.w	r8, #0
 8012018:	f340 8096 	ble.w	8012148 <_strtod_l+0x538>
 801201c:	f018 030f 	ands.w	r3, r8, #15
 8012020:	d00a      	beq.n	8012038 <_strtod_l+0x428>
 8012022:	495f      	ldr	r1, [pc, #380]	; (80121a0 <_strtod_l+0x590>)
 8012024:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8012028:	4652      	mov	r2, sl
 801202a:	465b      	mov	r3, fp
 801202c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012030:	f7ee fae2 	bl	80005f8 <__aeabi_dmul>
 8012034:	4682      	mov	sl, r0
 8012036:	468b      	mov	fp, r1
 8012038:	f038 080f 	bics.w	r8, r8, #15
 801203c:	d073      	beq.n	8012126 <_strtod_l+0x516>
 801203e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8012042:	dd47      	ble.n	80120d4 <_strtod_l+0x4c4>
 8012044:	2400      	movs	r4, #0
 8012046:	46a0      	mov	r8, r4
 8012048:	9407      	str	r4, [sp, #28]
 801204a:	9405      	str	r4, [sp, #20]
 801204c:	2322      	movs	r3, #34	; 0x22
 801204e:	f8df b158 	ldr.w	fp, [pc, #344]	; 80121a8 <_strtod_l+0x598>
 8012052:	f8c9 3000 	str.w	r3, [r9]
 8012056:	f04f 0a00 	mov.w	sl, #0
 801205a:	9b07      	ldr	r3, [sp, #28]
 801205c:	2b00      	cmp	r3, #0
 801205e:	f43f ae16 	beq.w	8011c8e <_strtod_l+0x7e>
 8012062:	991c      	ldr	r1, [sp, #112]	; 0x70
 8012064:	4648      	mov	r0, r9
 8012066:	f002 f881 	bl	801416c <_Bfree>
 801206a:	9905      	ldr	r1, [sp, #20]
 801206c:	4648      	mov	r0, r9
 801206e:	f002 f87d 	bl	801416c <_Bfree>
 8012072:	4641      	mov	r1, r8
 8012074:	4648      	mov	r0, r9
 8012076:	f002 f879 	bl	801416c <_Bfree>
 801207a:	9907      	ldr	r1, [sp, #28]
 801207c:	4648      	mov	r0, r9
 801207e:	f002 f875 	bl	801416c <_Bfree>
 8012082:	4621      	mov	r1, r4
 8012084:	4648      	mov	r0, r9
 8012086:	f002 f871 	bl	801416c <_Bfree>
 801208a:	e600      	b.n	8011c8e <_strtod_l+0x7e>
 801208c:	9a06      	ldr	r2, [sp, #24]
 801208e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8012092:	4293      	cmp	r3, r2
 8012094:	dbba      	blt.n	801200c <_strtod_l+0x3fc>
 8012096:	4d42      	ldr	r5, [pc, #264]	; (80121a0 <_strtod_l+0x590>)
 8012098:	f1c4 040f 	rsb	r4, r4, #15
 801209c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80120a0:	4652      	mov	r2, sl
 80120a2:	465b      	mov	r3, fp
 80120a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80120a8:	f7ee faa6 	bl	80005f8 <__aeabi_dmul>
 80120ac:	9b06      	ldr	r3, [sp, #24]
 80120ae:	1b1c      	subs	r4, r3, r4
 80120b0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80120b4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80120b8:	e78d      	b.n	8011fd6 <_strtod_l+0x3c6>
 80120ba:	f113 0f16 	cmn.w	r3, #22
 80120be:	dba5      	blt.n	801200c <_strtod_l+0x3fc>
 80120c0:	4a37      	ldr	r2, [pc, #220]	; (80121a0 <_strtod_l+0x590>)
 80120c2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 80120c6:	e9d2 2300 	ldrd	r2, r3, [r2]
 80120ca:	4650      	mov	r0, sl
 80120cc:	4659      	mov	r1, fp
 80120ce:	f7ee fbbd 	bl	800084c <__aeabi_ddiv>
 80120d2:	e782      	b.n	8011fda <_strtod_l+0x3ca>
 80120d4:	2300      	movs	r3, #0
 80120d6:	4e33      	ldr	r6, [pc, #204]	; (80121a4 <_strtod_l+0x594>)
 80120d8:	ea4f 1828 	mov.w	r8, r8, asr #4
 80120dc:	4650      	mov	r0, sl
 80120de:	4659      	mov	r1, fp
 80120e0:	461d      	mov	r5, r3
 80120e2:	f1b8 0f01 	cmp.w	r8, #1
 80120e6:	dc21      	bgt.n	801212c <_strtod_l+0x51c>
 80120e8:	b10b      	cbz	r3, 80120ee <_strtod_l+0x4de>
 80120ea:	4682      	mov	sl, r0
 80120ec:	468b      	mov	fp, r1
 80120ee:	4b2d      	ldr	r3, [pc, #180]	; (80121a4 <_strtod_l+0x594>)
 80120f0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80120f4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80120f8:	4652      	mov	r2, sl
 80120fa:	465b      	mov	r3, fp
 80120fc:	e9d5 0100 	ldrd	r0, r1, [r5]
 8012100:	f7ee fa7a 	bl	80005f8 <__aeabi_dmul>
 8012104:	4b28      	ldr	r3, [pc, #160]	; (80121a8 <_strtod_l+0x598>)
 8012106:	460a      	mov	r2, r1
 8012108:	400b      	ands	r3, r1
 801210a:	4928      	ldr	r1, [pc, #160]	; (80121ac <_strtod_l+0x59c>)
 801210c:	428b      	cmp	r3, r1
 801210e:	4682      	mov	sl, r0
 8012110:	d898      	bhi.n	8012044 <_strtod_l+0x434>
 8012112:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8012116:	428b      	cmp	r3, r1
 8012118:	bf86      	itte	hi
 801211a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80121b4 <_strtod_l+0x5a4>
 801211e:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8012122:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8012126:	2300      	movs	r3, #0
 8012128:	9304      	str	r3, [sp, #16]
 801212a:	e077      	b.n	801221c <_strtod_l+0x60c>
 801212c:	f018 0f01 	tst.w	r8, #1
 8012130:	d006      	beq.n	8012140 <_strtod_l+0x530>
 8012132:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 8012136:	e9d3 2300 	ldrd	r2, r3, [r3]
 801213a:	f7ee fa5d 	bl	80005f8 <__aeabi_dmul>
 801213e:	2301      	movs	r3, #1
 8012140:	3501      	adds	r5, #1
 8012142:	ea4f 0868 	mov.w	r8, r8, asr #1
 8012146:	e7cc      	b.n	80120e2 <_strtod_l+0x4d2>
 8012148:	d0ed      	beq.n	8012126 <_strtod_l+0x516>
 801214a:	f1c8 0800 	rsb	r8, r8, #0
 801214e:	f018 020f 	ands.w	r2, r8, #15
 8012152:	d00a      	beq.n	801216a <_strtod_l+0x55a>
 8012154:	4b12      	ldr	r3, [pc, #72]	; (80121a0 <_strtod_l+0x590>)
 8012156:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801215a:	4650      	mov	r0, sl
 801215c:	4659      	mov	r1, fp
 801215e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012162:	f7ee fb73 	bl	800084c <__aeabi_ddiv>
 8012166:	4682      	mov	sl, r0
 8012168:	468b      	mov	fp, r1
 801216a:	ea5f 1828 	movs.w	r8, r8, asr #4
 801216e:	d0da      	beq.n	8012126 <_strtod_l+0x516>
 8012170:	f1b8 0f1f 	cmp.w	r8, #31
 8012174:	dd20      	ble.n	80121b8 <_strtod_l+0x5a8>
 8012176:	2400      	movs	r4, #0
 8012178:	46a0      	mov	r8, r4
 801217a:	9407      	str	r4, [sp, #28]
 801217c:	9405      	str	r4, [sp, #20]
 801217e:	2322      	movs	r3, #34	; 0x22
 8012180:	f04f 0a00 	mov.w	sl, #0
 8012184:	f04f 0b00 	mov.w	fp, #0
 8012188:	f8c9 3000 	str.w	r3, [r9]
 801218c:	e765      	b.n	801205a <_strtod_l+0x44a>
 801218e:	bf00      	nop
 8012190:	08017959 	.word	0x08017959
 8012194:	080179db 	.word	0x080179db
 8012198:	08017961 	.word	0x08017961
 801219c:	0801799c 	.word	0x0801799c
 80121a0:	08017a80 	.word	0x08017a80
 80121a4:	08017a58 	.word	0x08017a58
 80121a8:	7ff00000 	.word	0x7ff00000
 80121ac:	7ca00000 	.word	0x7ca00000
 80121b0:	fff80000 	.word	0xfff80000
 80121b4:	7fefffff 	.word	0x7fefffff
 80121b8:	f018 0310 	ands.w	r3, r8, #16
 80121bc:	bf18      	it	ne
 80121be:	236a      	movne	r3, #106	; 0x6a
 80121c0:	4da0      	ldr	r5, [pc, #640]	; (8012444 <_strtod_l+0x834>)
 80121c2:	9304      	str	r3, [sp, #16]
 80121c4:	4650      	mov	r0, sl
 80121c6:	4659      	mov	r1, fp
 80121c8:	2300      	movs	r3, #0
 80121ca:	f1b8 0f00 	cmp.w	r8, #0
 80121ce:	f300 810a 	bgt.w	80123e6 <_strtod_l+0x7d6>
 80121d2:	b10b      	cbz	r3, 80121d8 <_strtod_l+0x5c8>
 80121d4:	4682      	mov	sl, r0
 80121d6:	468b      	mov	fp, r1
 80121d8:	9b04      	ldr	r3, [sp, #16]
 80121da:	b1bb      	cbz	r3, 801220c <_strtod_l+0x5fc>
 80121dc:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80121e0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	4659      	mov	r1, fp
 80121e8:	dd10      	ble.n	801220c <_strtod_l+0x5fc>
 80121ea:	2b1f      	cmp	r3, #31
 80121ec:	f340 8107 	ble.w	80123fe <_strtod_l+0x7ee>
 80121f0:	2b34      	cmp	r3, #52	; 0x34
 80121f2:	bfde      	ittt	le
 80121f4:	3b20      	suble	r3, #32
 80121f6:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 80121fa:	fa02 f303 	lslle.w	r3, r2, r3
 80121fe:	f04f 0a00 	mov.w	sl, #0
 8012202:	bfcc      	ite	gt
 8012204:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8012208:	ea03 0b01 	andle.w	fp, r3, r1
 801220c:	2200      	movs	r2, #0
 801220e:	2300      	movs	r3, #0
 8012210:	4650      	mov	r0, sl
 8012212:	4659      	mov	r1, fp
 8012214:	f7ee fc58 	bl	8000ac8 <__aeabi_dcmpeq>
 8012218:	2800      	cmp	r0, #0
 801221a:	d1ac      	bne.n	8012176 <_strtod_l+0x566>
 801221c:	9b07      	ldr	r3, [sp, #28]
 801221e:	9300      	str	r3, [sp, #0]
 8012220:	9a05      	ldr	r2, [sp, #20]
 8012222:	9908      	ldr	r1, [sp, #32]
 8012224:	4623      	mov	r3, r4
 8012226:	4648      	mov	r0, r9
 8012228:	f001 fff2 	bl	8014210 <__s2b>
 801222c:	9007      	str	r0, [sp, #28]
 801222e:	2800      	cmp	r0, #0
 8012230:	f43f af08 	beq.w	8012044 <_strtod_l+0x434>
 8012234:	9a06      	ldr	r2, [sp, #24]
 8012236:	9b06      	ldr	r3, [sp, #24]
 8012238:	2a00      	cmp	r2, #0
 801223a:	f1c3 0300 	rsb	r3, r3, #0
 801223e:	bfa8      	it	ge
 8012240:	2300      	movge	r3, #0
 8012242:	930e      	str	r3, [sp, #56]	; 0x38
 8012244:	2400      	movs	r4, #0
 8012246:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801224a:	9316      	str	r3, [sp, #88]	; 0x58
 801224c:	46a0      	mov	r8, r4
 801224e:	9b07      	ldr	r3, [sp, #28]
 8012250:	4648      	mov	r0, r9
 8012252:	6859      	ldr	r1, [r3, #4]
 8012254:	f001 ff56 	bl	8014104 <_Balloc>
 8012258:	9005      	str	r0, [sp, #20]
 801225a:	2800      	cmp	r0, #0
 801225c:	f43f aef6 	beq.w	801204c <_strtod_l+0x43c>
 8012260:	9b07      	ldr	r3, [sp, #28]
 8012262:	691a      	ldr	r2, [r3, #16]
 8012264:	3202      	adds	r2, #2
 8012266:	f103 010c 	add.w	r1, r3, #12
 801226a:	0092      	lsls	r2, r2, #2
 801226c:	300c      	adds	r0, #12
 801226e:	f7fe ff8f 	bl	8011190 <memcpy>
 8012272:	aa1e      	add	r2, sp, #120	; 0x78
 8012274:	a91d      	add	r1, sp, #116	; 0x74
 8012276:	ec4b ab10 	vmov	d0, sl, fp
 801227a:	4648      	mov	r0, r9
 801227c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8012280:	f002 fa82 	bl	8014788 <__d2b>
 8012284:	901c      	str	r0, [sp, #112]	; 0x70
 8012286:	2800      	cmp	r0, #0
 8012288:	f43f aee0 	beq.w	801204c <_strtod_l+0x43c>
 801228c:	2101      	movs	r1, #1
 801228e:	4648      	mov	r0, r9
 8012290:	f002 f84a 	bl	8014328 <__i2b>
 8012294:	4680      	mov	r8, r0
 8012296:	2800      	cmp	r0, #0
 8012298:	f43f aed8 	beq.w	801204c <_strtod_l+0x43c>
 801229c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 801229e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80122a0:	2e00      	cmp	r6, #0
 80122a2:	bfab      	itete	ge
 80122a4:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 80122a6:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80122a8:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80122aa:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 80122ac:	bfac      	ite	ge
 80122ae:	18f7      	addge	r7, r6, r3
 80122b0:	1b9d      	sublt	r5, r3, r6
 80122b2:	9b04      	ldr	r3, [sp, #16]
 80122b4:	1af6      	subs	r6, r6, r3
 80122b6:	4416      	add	r6, r2
 80122b8:	4b63      	ldr	r3, [pc, #396]	; (8012448 <_strtod_l+0x838>)
 80122ba:	3e01      	subs	r6, #1
 80122bc:	429e      	cmp	r6, r3
 80122be:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80122c2:	f280 80af 	bge.w	8012424 <_strtod_l+0x814>
 80122c6:	1b9b      	subs	r3, r3, r6
 80122c8:	2b1f      	cmp	r3, #31
 80122ca:	eba2 0203 	sub.w	r2, r2, r3
 80122ce:	f04f 0101 	mov.w	r1, #1
 80122d2:	f300 809b 	bgt.w	801240c <_strtod_l+0x7fc>
 80122d6:	fa01 f303 	lsl.w	r3, r1, r3
 80122da:	930f      	str	r3, [sp, #60]	; 0x3c
 80122dc:	2300      	movs	r3, #0
 80122de:	930a      	str	r3, [sp, #40]	; 0x28
 80122e0:	18be      	adds	r6, r7, r2
 80122e2:	9b04      	ldr	r3, [sp, #16]
 80122e4:	42b7      	cmp	r7, r6
 80122e6:	4415      	add	r5, r2
 80122e8:	441d      	add	r5, r3
 80122ea:	463b      	mov	r3, r7
 80122ec:	bfa8      	it	ge
 80122ee:	4633      	movge	r3, r6
 80122f0:	42ab      	cmp	r3, r5
 80122f2:	bfa8      	it	ge
 80122f4:	462b      	movge	r3, r5
 80122f6:	2b00      	cmp	r3, #0
 80122f8:	bfc2      	ittt	gt
 80122fa:	1af6      	subgt	r6, r6, r3
 80122fc:	1aed      	subgt	r5, r5, r3
 80122fe:	1aff      	subgt	r7, r7, r3
 8012300:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012302:	b1bb      	cbz	r3, 8012334 <_strtod_l+0x724>
 8012304:	4641      	mov	r1, r8
 8012306:	461a      	mov	r2, r3
 8012308:	4648      	mov	r0, r9
 801230a:	f002 f8ad 	bl	8014468 <__pow5mult>
 801230e:	4680      	mov	r8, r0
 8012310:	2800      	cmp	r0, #0
 8012312:	f43f ae9b 	beq.w	801204c <_strtod_l+0x43c>
 8012316:	4601      	mov	r1, r0
 8012318:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 801231a:	4648      	mov	r0, r9
 801231c:	f002 f80d 	bl	801433a <__multiply>
 8012320:	900c      	str	r0, [sp, #48]	; 0x30
 8012322:	2800      	cmp	r0, #0
 8012324:	f43f ae92 	beq.w	801204c <_strtod_l+0x43c>
 8012328:	991c      	ldr	r1, [sp, #112]	; 0x70
 801232a:	4648      	mov	r0, r9
 801232c:	f001 ff1e 	bl	801416c <_Bfree>
 8012330:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012332:	931c      	str	r3, [sp, #112]	; 0x70
 8012334:	2e00      	cmp	r6, #0
 8012336:	dc7a      	bgt.n	801242e <_strtod_l+0x81e>
 8012338:	9b06      	ldr	r3, [sp, #24]
 801233a:	2b00      	cmp	r3, #0
 801233c:	dd08      	ble.n	8012350 <_strtod_l+0x740>
 801233e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8012340:	9905      	ldr	r1, [sp, #20]
 8012342:	4648      	mov	r0, r9
 8012344:	f002 f890 	bl	8014468 <__pow5mult>
 8012348:	9005      	str	r0, [sp, #20]
 801234a:	2800      	cmp	r0, #0
 801234c:	f43f ae7e 	beq.w	801204c <_strtod_l+0x43c>
 8012350:	2d00      	cmp	r5, #0
 8012352:	dd08      	ble.n	8012366 <_strtod_l+0x756>
 8012354:	462a      	mov	r2, r5
 8012356:	9905      	ldr	r1, [sp, #20]
 8012358:	4648      	mov	r0, r9
 801235a:	f002 f8d3 	bl	8014504 <__lshift>
 801235e:	9005      	str	r0, [sp, #20]
 8012360:	2800      	cmp	r0, #0
 8012362:	f43f ae73 	beq.w	801204c <_strtod_l+0x43c>
 8012366:	2f00      	cmp	r7, #0
 8012368:	dd08      	ble.n	801237c <_strtod_l+0x76c>
 801236a:	4641      	mov	r1, r8
 801236c:	463a      	mov	r2, r7
 801236e:	4648      	mov	r0, r9
 8012370:	f002 f8c8 	bl	8014504 <__lshift>
 8012374:	4680      	mov	r8, r0
 8012376:	2800      	cmp	r0, #0
 8012378:	f43f ae68 	beq.w	801204c <_strtod_l+0x43c>
 801237c:	9a05      	ldr	r2, [sp, #20]
 801237e:	991c      	ldr	r1, [sp, #112]	; 0x70
 8012380:	4648      	mov	r0, r9
 8012382:	f002 f92d 	bl	80145e0 <__mdiff>
 8012386:	4604      	mov	r4, r0
 8012388:	2800      	cmp	r0, #0
 801238a:	f43f ae5f 	beq.w	801204c <_strtod_l+0x43c>
 801238e:	68c3      	ldr	r3, [r0, #12]
 8012390:	930c      	str	r3, [sp, #48]	; 0x30
 8012392:	2300      	movs	r3, #0
 8012394:	60c3      	str	r3, [r0, #12]
 8012396:	4641      	mov	r1, r8
 8012398:	f002 f908 	bl	80145ac <__mcmp>
 801239c:	2800      	cmp	r0, #0
 801239e:	da55      	bge.n	801244c <_strtod_l+0x83c>
 80123a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80123a2:	b9e3      	cbnz	r3, 80123de <_strtod_l+0x7ce>
 80123a4:	f1ba 0f00 	cmp.w	sl, #0
 80123a8:	d119      	bne.n	80123de <_strtod_l+0x7ce>
 80123aa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80123ae:	b9b3      	cbnz	r3, 80123de <_strtod_l+0x7ce>
 80123b0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80123b4:	0d1b      	lsrs	r3, r3, #20
 80123b6:	051b      	lsls	r3, r3, #20
 80123b8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80123bc:	d90f      	bls.n	80123de <_strtod_l+0x7ce>
 80123be:	6963      	ldr	r3, [r4, #20]
 80123c0:	b913      	cbnz	r3, 80123c8 <_strtod_l+0x7b8>
 80123c2:	6923      	ldr	r3, [r4, #16]
 80123c4:	2b01      	cmp	r3, #1
 80123c6:	dd0a      	ble.n	80123de <_strtod_l+0x7ce>
 80123c8:	4621      	mov	r1, r4
 80123ca:	2201      	movs	r2, #1
 80123cc:	4648      	mov	r0, r9
 80123ce:	f002 f899 	bl	8014504 <__lshift>
 80123d2:	4641      	mov	r1, r8
 80123d4:	4604      	mov	r4, r0
 80123d6:	f002 f8e9 	bl	80145ac <__mcmp>
 80123da:	2800      	cmp	r0, #0
 80123dc:	dc67      	bgt.n	80124ae <_strtod_l+0x89e>
 80123de:	9b04      	ldr	r3, [sp, #16]
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d171      	bne.n	80124c8 <_strtod_l+0x8b8>
 80123e4:	e63d      	b.n	8012062 <_strtod_l+0x452>
 80123e6:	f018 0f01 	tst.w	r8, #1
 80123ea:	d004      	beq.n	80123f6 <_strtod_l+0x7e6>
 80123ec:	e9d5 2300 	ldrd	r2, r3, [r5]
 80123f0:	f7ee f902 	bl	80005f8 <__aeabi_dmul>
 80123f4:	2301      	movs	r3, #1
 80123f6:	ea4f 0868 	mov.w	r8, r8, asr #1
 80123fa:	3508      	adds	r5, #8
 80123fc:	e6e5      	b.n	80121ca <_strtod_l+0x5ba>
 80123fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012402:	fa02 f303 	lsl.w	r3, r2, r3
 8012406:	ea03 0a0a 	and.w	sl, r3, sl
 801240a:	e6ff      	b.n	801220c <_strtod_l+0x5fc>
 801240c:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 8012410:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 8012414:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 8012418:	36e2      	adds	r6, #226	; 0xe2
 801241a:	fa01 f306 	lsl.w	r3, r1, r6
 801241e:	930a      	str	r3, [sp, #40]	; 0x28
 8012420:	910f      	str	r1, [sp, #60]	; 0x3c
 8012422:	e75d      	b.n	80122e0 <_strtod_l+0x6d0>
 8012424:	2300      	movs	r3, #0
 8012426:	930a      	str	r3, [sp, #40]	; 0x28
 8012428:	2301      	movs	r3, #1
 801242a:	930f      	str	r3, [sp, #60]	; 0x3c
 801242c:	e758      	b.n	80122e0 <_strtod_l+0x6d0>
 801242e:	4632      	mov	r2, r6
 8012430:	991c      	ldr	r1, [sp, #112]	; 0x70
 8012432:	4648      	mov	r0, r9
 8012434:	f002 f866 	bl	8014504 <__lshift>
 8012438:	901c      	str	r0, [sp, #112]	; 0x70
 801243a:	2800      	cmp	r0, #0
 801243c:	f47f af7c 	bne.w	8012338 <_strtod_l+0x728>
 8012440:	e604      	b.n	801204c <_strtod_l+0x43c>
 8012442:	bf00      	nop
 8012444:	080179b0 	.word	0x080179b0
 8012448:	fffffc02 	.word	0xfffffc02
 801244c:	465d      	mov	r5, fp
 801244e:	f040 8086 	bne.w	801255e <_strtod_l+0x94e>
 8012452:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8012454:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012458:	b32a      	cbz	r2, 80124a6 <_strtod_l+0x896>
 801245a:	4aaf      	ldr	r2, [pc, #700]	; (8012718 <_strtod_l+0xb08>)
 801245c:	4293      	cmp	r3, r2
 801245e:	d153      	bne.n	8012508 <_strtod_l+0x8f8>
 8012460:	9b04      	ldr	r3, [sp, #16]
 8012462:	4650      	mov	r0, sl
 8012464:	b1d3      	cbz	r3, 801249c <_strtod_l+0x88c>
 8012466:	4aad      	ldr	r2, [pc, #692]	; (801271c <_strtod_l+0xb0c>)
 8012468:	402a      	ands	r2, r5
 801246a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801246e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8012472:	d816      	bhi.n	80124a2 <_strtod_l+0x892>
 8012474:	0d12      	lsrs	r2, r2, #20
 8012476:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 801247a:	fa01 f303 	lsl.w	r3, r1, r3
 801247e:	4298      	cmp	r0, r3
 8012480:	d142      	bne.n	8012508 <_strtod_l+0x8f8>
 8012482:	4ba7      	ldr	r3, [pc, #668]	; (8012720 <_strtod_l+0xb10>)
 8012484:	429d      	cmp	r5, r3
 8012486:	d102      	bne.n	801248e <_strtod_l+0x87e>
 8012488:	3001      	adds	r0, #1
 801248a:	f43f addf 	beq.w	801204c <_strtod_l+0x43c>
 801248e:	4ba3      	ldr	r3, [pc, #652]	; (801271c <_strtod_l+0xb0c>)
 8012490:	402b      	ands	r3, r5
 8012492:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8012496:	f04f 0a00 	mov.w	sl, #0
 801249a:	e7a0      	b.n	80123de <_strtod_l+0x7ce>
 801249c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80124a0:	e7ed      	b.n	801247e <_strtod_l+0x86e>
 80124a2:	460b      	mov	r3, r1
 80124a4:	e7eb      	b.n	801247e <_strtod_l+0x86e>
 80124a6:	bb7b      	cbnz	r3, 8012508 <_strtod_l+0x8f8>
 80124a8:	f1ba 0f00 	cmp.w	sl, #0
 80124ac:	d12c      	bne.n	8012508 <_strtod_l+0x8f8>
 80124ae:	9904      	ldr	r1, [sp, #16]
 80124b0:	4a9a      	ldr	r2, [pc, #616]	; (801271c <_strtod_l+0xb0c>)
 80124b2:	465b      	mov	r3, fp
 80124b4:	b1f1      	cbz	r1, 80124f4 <_strtod_l+0x8e4>
 80124b6:	ea02 010b 	and.w	r1, r2, fp
 80124ba:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80124be:	dc19      	bgt.n	80124f4 <_strtod_l+0x8e4>
 80124c0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80124c4:	f77f ae5b 	ble.w	801217e <_strtod_l+0x56e>
 80124c8:	4a96      	ldr	r2, [pc, #600]	; (8012724 <_strtod_l+0xb14>)
 80124ca:	2300      	movs	r3, #0
 80124cc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 80124d0:	4650      	mov	r0, sl
 80124d2:	4659      	mov	r1, fp
 80124d4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80124d8:	f7ee f88e 	bl	80005f8 <__aeabi_dmul>
 80124dc:	4682      	mov	sl, r0
 80124de:	468b      	mov	fp, r1
 80124e0:	2900      	cmp	r1, #0
 80124e2:	f47f adbe 	bne.w	8012062 <_strtod_l+0x452>
 80124e6:	2800      	cmp	r0, #0
 80124e8:	f47f adbb 	bne.w	8012062 <_strtod_l+0x452>
 80124ec:	2322      	movs	r3, #34	; 0x22
 80124ee:	f8c9 3000 	str.w	r3, [r9]
 80124f2:	e5b6      	b.n	8012062 <_strtod_l+0x452>
 80124f4:	4013      	ands	r3, r2
 80124f6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80124fa:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80124fe:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8012502:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8012506:	e76a      	b.n	80123de <_strtod_l+0x7ce>
 8012508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801250a:	b193      	cbz	r3, 8012532 <_strtod_l+0x922>
 801250c:	422b      	tst	r3, r5
 801250e:	f43f af66 	beq.w	80123de <_strtod_l+0x7ce>
 8012512:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012514:	9a04      	ldr	r2, [sp, #16]
 8012516:	4650      	mov	r0, sl
 8012518:	4659      	mov	r1, fp
 801251a:	b173      	cbz	r3, 801253a <_strtod_l+0x92a>
 801251c:	f7ff fb59 	bl	8011bd2 <sulp>
 8012520:	4602      	mov	r2, r0
 8012522:	460b      	mov	r3, r1
 8012524:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8012528:	f7ed feb0 	bl	800028c <__adddf3>
 801252c:	4682      	mov	sl, r0
 801252e:	468b      	mov	fp, r1
 8012530:	e755      	b.n	80123de <_strtod_l+0x7ce>
 8012532:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012534:	ea13 0f0a 	tst.w	r3, sl
 8012538:	e7e9      	b.n	801250e <_strtod_l+0x8fe>
 801253a:	f7ff fb4a 	bl	8011bd2 <sulp>
 801253e:	4602      	mov	r2, r0
 8012540:	460b      	mov	r3, r1
 8012542:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8012546:	f7ed fe9f 	bl	8000288 <__aeabi_dsub>
 801254a:	2200      	movs	r2, #0
 801254c:	2300      	movs	r3, #0
 801254e:	4682      	mov	sl, r0
 8012550:	468b      	mov	fp, r1
 8012552:	f7ee fab9 	bl	8000ac8 <__aeabi_dcmpeq>
 8012556:	2800      	cmp	r0, #0
 8012558:	f47f ae11 	bne.w	801217e <_strtod_l+0x56e>
 801255c:	e73f      	b.n	80123de <_strtod_l+0x7ce>
 801255e:	4641      	mov	r1, r8
 8012560:	4620      	mov	r0, r4
 8012562:	f002 f960 	bl	8014826 <__ratio>
 8012566:	ec57 6b10 	vmov	r6, r7, d0
 801256a:	2200      	movs	r2, #0
 801256c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8012570:	ee10 0a10 	vmov	r0, s0
 8012574:	4639      	mov	r1, r7
 8012576:	f7ee fabb 	bl	8000af0 <__aeabi_dcmple>
 801257a:	2800      	cmp	r0, #0
 801257c:	d077      	beq.n	801266e <_strtod_l+0xa5e>
 801257e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8012580:	2b00      	cmp	r3, #0
 8012582:	d04a      	beq.n	801261a <_strtod_l+0xa0a>
 8012584:	4b68      	ldr	r3, [pc, #416]	; (8012728 <_strtod_l+0xb18>)
 8012586:	2200      	movs	r2, #0
 8012588:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801258c:	4f66      	ldr	r7, [pc, #408]	; (8012728 <_strtod_l+0xb18>)
 801258e:	2600      	movs	r6, #0
 8012590:	4b62      	ldr	r3, [pc, #392]	; (801271c <_strtod_l+0xb0c>)
 8012592:	402b      	ands	r3, r5
 8012594:	930f      	str	r3, [sp, #60]	; 0x3c
 8012596:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012598:	4b64      	ldr	r3, [pc, #400]	; (801272c <_strtod_l+0xb1c>)
 801259a:	429a      	cmp	r2, r3
 801259c:	f040 80ce 	bne.w	801273c <_strtod_l+0xb2c>
 80125a0:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80125a4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80125a8:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 80125ac:	ec4b ab10 	vmov	d0, sl, fp
 80125b0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 80125b4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80125b8:	f002 f870 	bl	801469c <__ulp>
 80125bc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80125c0:	ec53 2b10 	vmov	r2, r3, d0
 80125c4:	f7ee f818 	bl	80005f8 <__aeabi_dmul>
 80125c8:	4652      	mov	r2, sl
 80125ca:	465b      	mov	r3, fp
 80125cc:	f7ed fe5e 	bl	800028c <__adddf3>
 80125d0:	460b      	mov	r3, r1
 80125d2:	4952      	ldr	r1, [pc, #328]	; (801271c <_strtod_l+0xb0c>)
 80125d4:	4a56      	ldr	r2, [pc, #344]	; (8012730 <_strtod_l+0xb20>)
 80125d6:	4019      	ands	r1, r3
 80125d8:	4291      	cmp	r1, r2
 80125da:	4682      	mov	sl, r0
 80125dc:	d95b      	bls.n	8012696 <_strtod_l+0xa86>
 80125de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80125e0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80125e4:	4293      	cmp	r3, r2
 80125e6:	d103      	bne.n	80125f0 <_strtod_l+0x9e0>
 80125e8:	9b08      	ldr	r3, [sp, #32]
 80125ea:	3301      	adds	r3, #1
 80125ec:	f43f ad2e 	beq.w	801204c <_strtod_l+0x43c>
 80125f0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 8012720 <_strtod_l+0xb10>
 80125f4:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80125f8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80125fa:	4648      	mov	r0, r9
 80125fc:	f001 fdb6 	bl	801416c <_Bfree>
 8012600:	9905      	ldr	r1, [sp, #20]
 8012602:	4648      	mov	r0, r9
 8012604:	f001 fdb2 	bl	801416c <_Bfree>
 8012608:	4641      	mov	r1, r8
 801260a:	4648      	mov	r0, r9
 801260c:	f001 fdae 	bl	801416c <_Bfree>
 8012610:	4621      	mov	r1, r4
 8012612:	4648      	mov	r0, r9
 8012614:	f001 fdaa 	bl	801416c <_Bfree>
 8012618:	e619      	b.n	801224e <_strtod_l+0x63e>
 801261a:	f1ba 0f00 	cmp.w	sl, #0
 801261e:	d11a      	bne.n	8012656 <_strtod_l+0xa46>
 8012620:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012624:	b9eb      	cbnz	r3, 8012662 <_strtod_l+0xa52>
 8012626:	2200      	movs	r2, #0
 8012628:	4b3f      	ldr	r3, [pc, #252]	; (8012728 <_strtod_l+0xb18>)
 801262a:	4630      	mov	r0, r6
 801262c:	4639      	mov	r1, r7
 801262e:	f7ee fa55 	bl	8000adc <__aeabi_dcmplt>
 8012632:	b9c8      	cbnz	r0, 8012668 <_strtod_l+0xa58>
 8012634:	4630      	mov	r0, r6
 8012636:	4639      	mov	r1, r7
 8012638:	2200      	movs	r2, #0
 801263a:	4b3e      	ldr	r3, [pc, #248]	; (8012734 <_strtod_l+0xb24>)
 801263c:	f7ed ffdc 	bl	80005f8 <__aeabi_dmul>
 8012640:	4606      	mov	r6, r0
 8012642:	460f      	mov	r7, r1
 8012644:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8012648:	9618      	str	r6, [sp, #96]	; 0x60
 801264a:	9319      	str	r3, [sp, #100]	; 0x64
 801264c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8012650:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8012654:	e79c      	b.n	8012590 <_strtod_l+0x980>
 8012656:	f1ba 0f01 	cmp.w	sl, #1
 801265a:	d102      	bne.n	8012662 <_strtod_l+0xa52>
 801265c:	2d00      	cmp	r5, #0
 801265e:	f43f ad8e 	beq.w	801217e <_strtod_l+0x56e>
 8012662:	2200      	movs	r2, #0
 8012664:	4b34      	ldr	r3, [pc, #208]	; (8012738 <_strtod_l+0xb28>)
 8012666:	e78f      	b.n	8012588 <_strtod_l+0x978>
 8012668:	2600      	movs	r6, #0
 801266a:	4f32      	ldr	r7, [pc, #200]	; (8012734 <_strtod_l+0xb24>)
 801266c:	e7ea      	b.n	8012644 <_strtod_l+0xa34>
 801266e:	4b31      	ldr	r3, [pc, #196]	; (8012734 <_strtod_l+0xb24>)
 8012670:	4630      	mov	r0, r6
 8012672:	4639      	mov	r1, r7
 8012674:	2200      	movs	r2, #0
 8012676:	f7ed ffbf 	bl	80005f8 <__aeabi_dmul>
 801267a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801267c:	4606      	mov	r6, r0
 801267e:	460f      	mov	r7, r1
 8012680:	b933      	cbnz	r3, 8012690 <_strtod_l+0xa80>
 8012682:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012686:	9010      	str	r0, [sp, #64]	; 0x40
 8012688:	9311      	str	r3, [sp, #68]	; 0x44
 801268a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 801268e:	e7df      	b.n	8012650 <_strtod_l+0xa40>
 8012690:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 8012694:	e7f9      	b.n	801268a <_strtod_l+0xa7a>
 8012696:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 801269a:	9b04      	ldr	r3, [sp, #16]
 801269c:	2b00      	cmp	r3, #0
 801269e:	d1ab      	bne.n	80125f8 <_strtod_l+0x9e8>
 80126a0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80126a4:	0d1b      	lsrs	r3, r3, #20
 80126a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80126a8:	051b      	lsls	r3, r3, #20
 80126aa:	429a      	cmp	r2, r3
 80126ac:	465d      	mov	r5, fp
 80126ae:	d1a3      	bne.n	80125f8 <_strtod_l+0x9e8>
 80126b0:	4639      	mov	r1, r7
 80126b2:	4630      	mov	r0, r6
 80126b4:	f7ee fa50 	bl	8000b58 <__aeabi_d2iz>
 80126b8:	f7ed ff34 	bl	8000524 <__aeabi_i2d>
 80126bc:	460b      	mov	r3, r1
 80126be:	4602      	mov	r2, r0
 80126c0:	4639      	mov	r1, r7
 80126c2:	4630      	mov	r0, r6
 80126c4:	f7ed fde0 	bl	8000288 <__aeabi_dsub>
 80126c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80126ca:	4606      	mov	r6, r0
 80126cc:	460f      	mov	r7, r1
 80126ce:	b933      	cbnz	r3, 80126de <_strtod_l+0xace>
 80126d0:	f1ba 0f00 	cmp.w	sl, #0
 80126d4:	d103      	bne.n	80126de <_strtod_l+0xace>
 80126d6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 80126da:	2d00      	cmp	r5, #0
 80126dc:	d06d      	beq.n	80127ba <_strtod_l+0xbaa>
 80126de:	a30a      	add	r3, pc, #40	; (adr r3, 8012708 <_strtod_l+0xaf8>)
 80126e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126e4:	4630      	mov	r0, r6
 80126e6:	4639      	mov	r1, r7
 80126e8:	f7ee f9f8 	bl	8000adc <__aeabi_dcmplt>
 80126ec:	2800      	cmp	r0, #0
 80126ee:	f47f acb8 	bne.w	8012062 <_strtod_l+0x452>
 80126f2:	a307      	add	r3, pc, #28	; (adr r3, 8012710 <_strtod_l+0xb00>)
 80126f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126f8:	4630      	mov	r0, r6
 80126fa:	4639      	mov	r1, r7
 80126fc:	f7ee fa0c 	bl	8000b18 <__aeabi_dcmpgt>
 8012700:	2800      	cmp	r0, #0
 8012702:	f43f af79 	beq.w	80125f8 <_strtod_l+0x9e8>
 8012706:	e4ac      	b.n	8012062 <_strtod_l+0x452>
 8012708:	94a03595 	.word	0x94a03595
 801270c:	3fdfffff 	.word	0x3fdfffff
 8012710:	35afe535 	.word	0x35afe535
 8012714:	3fe00000 	.word	0x3fe00000
 8012718:	000fffff 	.word	0x000fffff
 801271c:	7ff00000 	.word	0x7ff00000
 8012720:	7fefffff 	.word	0x7fefffff
 8012724:	39500000 	.word	0x39500000
 8012728:	3ff00000 	.word	0x3ff00000
 801272c:	7fe00000 	.word	0x7fe00000
 8012730:	7c9fffff 	.word	0x7c9fffff
 8012734:	3fe00000 	.word	0x3fe00000
 8012738:	bff00000 	.word	0xbff00000
 801273c:	9b04      	ldr	r3, [sp, #16]
 801273e:	b333      	cbz	r3, 801278e <_strtod_l+0xb7e>
 8012740:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012742:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8012746:	d822      	bhi.n	801278e <_strtod_l+0xb7e>
 8012748:	a327      	add	r3, pc, #156	; (adr r3, 80127e8 <_strtod_l+0xbd8>)
 801274a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801274e:	4630      	mov	r0, r6
 8012750:	4639      	mov	r1, r7
 8012752:	f7ee f9cd 	bl	8000af0 <__aeabi_dcmple>
 8012756:	b1a0      	cbz	r0, 8012782 <_strtod_l+0xb72>
 8012758:	4639      	mov	r1, r7
 801275a:	4630      	mov	r0, r6
 801275c:	f7ee fa24 	bl	8000ba8 <__aeabi_d2uiz>
 8012760:	2800      	cmp	r0, #0
 8012762:	bf08      	it	eq
 8012764:	2001      	moveq	r0, #1
 8012766:	f7ed fecd 	bl	8000504 <__aeabi_ui2d>
 801276a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801276c:	4606      	mov	r6, r0
 801276e:	460f      	mov	r7, r1
 8012770:	bb03      	cbnz	r3, 80127b4 <_strtod_l+0xba4>
 8012772:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8012776:	9012      	str	r0, [sp, #72]	; 0x48
 8012778:	9313      	str	r3, [sp, #76]	; 0x4c
 801277a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 801277e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8012782:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012784:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8012786:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801278a:	1a9b      	subs	r3, r3, r2
 801278c:	930b      	str	r3, [sp, #44]	; 0x2c
 801278e:	ed9d 0b08 	vldr	d0, [sp, #32]
 8012792:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8012796:	f001 ff81 	bl	801469c <__ulp>
 801279a:	4650      	mov	r0, sl
 801279c:	ec53 2b10 	vmov	r2, r3, d0
 80127a0:	4659      	mov	r1, fp
 80127a2:	f7ed ff29 	bl	80005f8 <__aeabi_dmul>
 80127a6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80127aa:	f7ed fd6f 	bl	800028c <__adddf3>
 80127ae:	4682      	mov	sl, r0
 80127b0:	468b      	mov	fp, r1
 80127b2:	e772      	b.n	801269a <_strtod_l+0xa8a>
 80127b4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 80127b8:	e7df      	b.n	801277a <_strtod_l+0xb6a>
 80127ba:	a30d      	add	r3, pc, #52	; (adr r3, 80127f0 <_strtod_l+0xbe0>)
 80127bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127c0:	f7ee f98c 	bl	8000adc <__aeabi_dcmplt>
 80127c4:	e79c      	b.n	8012700 <_strtod_l+0xaf0>
 80127c6:	2300      	movs	r3, #0
 80127c8:	930d      	str	r3, [sp, #52]	; 0x34
 80127ca:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80127cc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80127ce:	6013      	str	r3, [r2, #0]
 80127d0:	f7ff ba61 	b.w	8011c96 <_strtod_l+0x86>
 80127d4:	2b65      	cmp	r3, #101	; 0x65
 80127d6:	f04f 0200 	mov.w	r2, #0
 80127da:	f43f ab4e 	beq.w	8011e7a <_strtod_l+0x26a>
 80127de:	2101      	movs	r1, #1
 80127e0:	4614      	mov	r4, r2
 80127e2:	9104      	str	r1, [sp, #16]
 80127e4:	f7ff bacb 	b.w	8011d7e <_strtod_l+0x16e>
 80127e8:	ffc00000 	.word	0xffc00000
 80127ec:	41dfffff 	.word	0x41dfffff
 80127f0:	94a03595 	.word	0x94a03595
 80127f4:	3fcfffff 	.word	0x3fcfffff

080127f8 <strtof>:
 80127f8:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 80127fc:	4e24      	ldr	r6, [pc, #144]	; (8012890 <strtof+0x98>)
 80127fe:	4a25      	ldr	r2, [pc, #148]	; (8012894 <strtof+0x9c>)
 8012800:	6834      	ldr	r4, [r6, #0]
 8012802:	6a23      	ldr	r3, [r4, #32]
 8012804:	ed2d 8b02 	vpush	{d8}
 8012808:	2b00      	cmp	r3, #0
 801280a:	bf08      	it	eq
 801280c:	4613      	moveq	r3, r2
 801280e:	460a      	mov	r2, r1
 8012810:	4601      	mov	r1, r0
 8012812:	4620      	mov	r0, r4
 8012814:	f7ff f9fc 	bl	8011c10 <_strtod_l>
 8012818:	ec55 4b10 	vmov	r4, r5, d0
 801281c:	ee10 2a10 	vmov	r2, s0
 8012820:	462b      	mov	r3, r5
 8012822:	ee10 0a10 	vmov	r0, s0
 8012826:	4629      	mov	r1, r5
 8012828:	f7ee f980 	bl	8000b2c <__aeabi_dcmpun>
 801282c:	b130      	cbz	r0, 801283c <strtof+0x44>
 801282e:	ecbd 8b02 	vpop	{d8}
 8012832:	2000      	movs	r0, #0
 8012834:	e8bd 4370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, lr}
 8012838:	f002 bbbc 	b.w	8014fb4 <nanf>
 801283c:	4620      	mov	r0, r4
 801283e:	4629      	mov	r1, r5
 8012840:	f7ee f9d2 	bl	8000be8 <__aeabi_d2f>
 8012844:	ee08 0a10 	vmov	s16, r0
 8012848:	eddf 7a13 	vldr	s15, [pc, #76]	; 8012898 <strtof+0xa0>
 801284c:	eeb0 7ac8 	vabs.f32	s14, s16
 8012850:	eeb4 7a67 	vcmp.f32	s14, s15
 8012854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012858:	dd14      	ble.n	8012884 <strtof+0x8c>
 801285a:	f025 4900 	bic.w	r9, r5, #2147483648	; 0x80000000
 801285e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012862:	4b0e      	ldr	r3, [pc, #56]	; (801289c <strtof+0xa4>)
 8012864:	4620      	mov	r0, r4
 8012866:	4649      	mov	r1, r9
 8012868:	f7ee f960 	bl	8000b2c <__aeabi_dcmpun>
 801286c:	b938      	cbnz	r0, 801287e <strtof+0x86>
 801286e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8012872:	4b0a      	ldr	r3, [pc, #40]	; (801289c <strtof+0xa4>)
 8012874:	4620      	mov	r0, r4
 8012876:	4649      	mov	r1, r9
 8012878:	f7ee f93a 	bl	8000af0 <__aeabi_dcmple>
 801287c:	b110      	cbz	r0, 8012884 <strtof+0x8c>
 801287e:	6833      	ldr	r3, [r6, #0]
 8012880:	2222      	movs	r2, #34	; 0x22
 8012882:	601a      	str	r2, [r3, #0]
 8012884:	eeb0 0a48 	vmov.f32	s0, s16
 8012888:	ecbd 8b02 	vpop	{d8}
 801288c:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8012890:	20000158 	.word	0x20000158
 8012894:	200001bc 	.word	0x200001bc
 8012898:	7f7fffff 	.word	0x7f7fffff
 801289c:	7fefffff 	.word	0x7fefffff

080128a0 <__swbuf_r>:
 80128a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128a2:	460e      	mov	r6, r1
 80128a4:	4614      	mov	r4, r2
 80128a6:	4605      	mov	r5, r0
 80128a8:	b118      	cbz	r0, 80128b2 <__swbuf_r+0x12>
 80128aa:	6983      	ldr	r3, [r0, #24]
 80128ac:	b90b      	cbnz	r3, 80128b2 <__swbuf_r+0x12>
 80128ae:	f000 ffeb 	bl	8013888 <__sinit>
 80128b2:	4b21      	ldr	r3, [pc, #132]	; (8012938 <__swbuf_r+0x98>)
 80128b4:	429c      	cmp	r4, r3
 80128b6:	d12a      	bne.n	801290e <__swbuf_r+0x6e>
 80128b8:	686c      	ldr	r4, [r5, #4]
 80128ba:	69a3      	ldr	r3, [r4, #24]
 80128bc:	60a3      	str	r3, [r4, #8]
 80128be:	89a3      	ldrh	r3, [r4, #12]
 80128c0:	071a      	lsls	r2, r3, #28
 80128c2:	d52e      	bpl.n	8012922 <__swbuf_r+0x82>
 80128c4:	6923      	ldr	r3, [r4, #16]
 80128c6:	b363      	cbz	r3, 8012922 <__swbuf_r+0x82>
 80128c8:	6923      	ldr	r3, [r4, #16]
 80128ca:	6820      	ldr	r0, [r4, #0]
 80128cc:	1ac0      	subs	r0, r0, r3
 80128ce:	6963      	ldr	r3, [r4, #20]
 80128d0:	b2f6      	uxtb	r6, r6
 80128d2:	4283      	cmp	r3, r0
 80128d4:	4637      	mov	r7, r6
 80128d6:	dc04      	bgt.n	80128e2 <__swbuf_r+0x42>
 80128d8:	4621      	mov	r1, r4
 80128da:	4628      	mov	r0, r5
 80128dc:	f000 ff6a 	bl	80137b4 <_fflush_r>
 80128e0:	bb28      	cbnz	r0, 801292e <__swbuf_r+0x8e>
 80128e2:	68a3      	ldr	r3, [r4, #8]
 80128e4:	3b01      	subs	r3, #1
 80128e6:	60a3      	str	r3, [r4, #8]
 80128e8:	6823      	ldr	r3, [r4, #0]
 80128ea:	1c5a      	adds	r2, r3, #1
 80128ec:	6022      	str	r2, [r4, #0]
 80128ee:	701e      	strb	r6, [r3, #0]
 80128f0:	6963      	ldr	r3, [r4, #20]
 80128f2:	3001      	adds	r0, #1
 80128f4:	4283      	cmp	r3, r0
 80128f6:	d004      	beq.n	8012902 <__swbuf_r+0x62>
 80128f8:	89a3      	ldrh	r3, [r4, #12]
 80128fa:	07db      	lsls	r3, r3, #31
 80128fc:	d519      	bpl.n	8012932 <__swbuf_r+0x92>
 80128fe:	2e0a      	cmp	r6, #10
 8012900:	d117      	bne.n	8012932 <__swbuf_r+0x92>
 8012902:	4621      	mov	r1, r4
 8012904:	4628      	mov	r0, r5
 8012906:	f000 ff55 	bl	80137b4 <_fflush_r>
 801290a:	b190      	cbz	r0, 8012932 <__swbuf_r+0x92>
 801290c:	e00f      	b.n	801292e <__swbuf_r+0x8e>
 801290e:	4b0b      	ldr	r3, [pc, #44]	; (801293c <__swbuf_r+0x9c>)
 8012910:	429c      	cmp	r4, r3
 8012912:	d101      	bne.n	8012918 <__swbuf_r+0x78>
 8012914:	68ac      	ldr	r4, [r5, #8]
 8012916:	e7d0      	b.n	80128ba <__swbuf_r+0x1a>
 8012918:	4b09      	ldr	r3, [pc, #36]	; (8012940 <__swbuf_r+0xa0>)
 801291a:	429c      	cmp	r4, r3
 801291c:	bf08      	it	eq
 801291e:	68ec      	ldreq	r4, [r5, #12]
 8012920:	e7cb      	b.n	80128ba <__swbuf_r+0x1a>
 8012922:	4621      	mov	r1, r4
 8012924:	4628      	mov	r0, r5
 8012926:	f000 f80d 	bl	8012944 <__swsetup_r>
 801292a:	2800      	cmp	r0, #0
 801292c:	d0cc      	beq.n	80128c8 <__swbuf_r+0x28>
 801292e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8012932:	4638      	mov	r0, r7
 8012934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012936:	bf00      	nop
 8012938:	08017a08 	.word	0x08017a08
 801293c:	08017a28 	.word	0x08017a28
 8012940:	080179e8 	.word	0x080179e8

08012944 <__swsetup_r>:
 8012944:	4b32      	ldr	r3, [pc, #200]	; (8012a10 <__swsetup_r+0xcc>)
 8012946:	b570      	push	{r4, r5, r6, lr}
 8012948:	681d      	ldr	r5, [r3, #0]
 801294a:	4606      	mov	r6, r0
 801294c:	460c      	mov	r4, r1
 801294e:	b125      	cbz	r5, 801295a <__swsetup_r+0x16>
 8012950:	69ab      	ldr	r3, [r5, #24]
 8012952:	b913      	cbnz	r3, 801295a <__swsetup_r+0x16>
 8012954:	4628      	mov	r0, r5
 8012956:	f000 ff97 	bl	8013888 <__sinit>
 801295a:	4b2e      	ldr	r3, [pc, #184]	; (8012a14 <__swsetup_r+0xd0>)
 801295c:	429c      	cmp	r4, r3
 801295e:	d10f      	bne.n	8012980 <__swsetup_r+0x3c>
 8012960:	686c      	ldr	r4, [r5, #4]
 8012962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012966:	b29a      	uxth	r2, r3
 8012968:	0715      	lsls	r5, r2, #28
 801296a:	d42c      	bmi.n	80129c6 <__swsetup_r+0x82>
 801296c:	06d0      	lsls	r0, r2, #27
 801296e:	d411      	bmi.n	8012994 <__swsetup_r+0x50>
 8012970:	2209      	movs	r2, #9
 8012972:	6032      	str	r2, [r6, #0]
 8012974:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012978:	81a3      	strh	r3, [r4, #12]
 801297a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801297e:	e03e      	b.n	80129fe <__swsetup_r+0xba>
 8012980:	4b25      	ldr	r3, [pc, #148]	; (8012a18 <__swsetup_r+0xd4>)
 8012982:	429c      	cmp	r4, r3
 8012984:	d101      	bne.n	801298a <__swsetup_r+0x46>
 8012986:	68ac      	ldr	r4, [r5, #8]
 8012988:	e7eb      	b.n	8012962 <__swsetup_r+0x1e>
 801298a:	4b24      	ldr	r3, [pc, #144]	; (8012a1c <__swsetup_r+0xd8>)
 801298c:	429c      	cmp	r4, r3
 801298e:	bf08      	it	eq
 8012990:	68ec      	ldreq	r4, [r5, #12]
 8012992:	e7e6      	b.n	8012962 <__swsetup_r+0x1e>
 8012994:	0751      	lsls	r1, r2, #29
 8012996:	d512      	bpl.n	80129be <__swsetup_r+0x7a>
 8012998:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801299a:	b141      	cbz	r1, 80129ae <__swsetup_r+0x6a>
 801299c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80129a0:	4299      	cmp	r1, r3
 80129a2:	d002      	beq.n	80129aa <__swsetup_r+0x66>
 80129a4:	4630      	mov	r0, r6
 80129a6:	f001 ffbb 	bl	8014920 <_free_r>
 80129aa:	2300      	movs	r3, #0
 80129ac:	6363      	str	r3, [r4, #52]	; 0x34
 80129ae:	89a3      	ldrh	r3, [r4, #12]
 80129b0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80129b4:	81a3      	strh	r3, [r4, #12]
 80129b6:	2300      	movs	r3, #0
 80129b8:	6063      	str	r3, [r4, #4]
 80129ba:	6923      	ldr	r3, [r4, #16]
 80129bc:	6023      	str	r3, [r4, #0]
 80129be:	89a3      	ldrh	r3, [r4, #12]
 80129c0:	f043 0308 	orr.w	r3, r3, #8
 80129c4:	81a3      	strh	r3, [r4, #12]
 80129c6:	6923      	ldr	r3, [r4, #16]
 80129c8:	b94b      	cbnz	r3, 80129de <__swsetup_r+0x9a>
 80129ca:	89a3      	ldrh	r3, [r4, #12]
 80129cc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80129d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80129d4:	d003      	beq.n	80129de <__swsetup_r+0x9a>
 80129d6:	4621      	mov	r1, r4
 80129d8:	4630      	mov	r0, r6
 80129da:	f001 fb39 	bl	8014050 <__smakebuf_r>
 80129de:	89a2      	ldrh	r2, [r4, #12]
 80129e0:	f012 0301 	ands.w	r3, r2, #1
 80129e4:	d00c      	beq.n	8012a00 <__swsetup_r+0xbc>
 80129e6:	2300      	movs	r3, #0
 80129e8:	60a3      	str	r3, [r4, #8]
 80129ea:	6963      	ldr	r3, [r4, #20]
 80129ec:	425b      	negs	r3, r3
 80129ee:	61a3      	str	r3, [r4, #24]
 80129f0:	6923      	ldr	r3, [r4, #16]
 80129f2:	b953      	cbnz	r3, 8012a0a <__swsetup_r+0xc6>
 80129f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80129f8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80129fc:	d1ba      	bne.n	8012974 <__swsetup_r+0x30>
 80129fe:	bd70      	pop	{r4, r5, r6, pc}
 8012a00:	0792      	lsls	r2, r2, #30
 8012a02:	bf58      	it	pl
 8012a04:	6963      	ldrpl	r3, [r4, #20]
 8012a06:	60a3      	str	r3, [r4, #8]
 8012a08:	e7f2      	b.n	80129f0 <__swsetup_r+0xac>
 8012a0a:	2000      	movs	r0, #0
 8012a0c:	e7f7      	b.n	80129fe <__swsetup_r+0xba>
 8012a0e:	bf00      	nop
 8012a10:	20000158 	.word	0x20000158
 8012a14:	08017a08 	.word	0x08017a08
 8012a18:	08017a28 	.word	0x08017a28
 8012a1c:	080179e8 	.word	0x080179e8

08012a20 <quorem>:
 8012a20:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012a24:	6903      	ldr	r3, [r0, #16]
 8012a26:	690c      	ldr	r4, [r1, #16]
 8012a28:	42a3      	cmp	r3, r4
 8012a2a:	4680      	mov	r8, r0
 8012a2c:	f2c0 8082 	blt.w	8012b34 <quorem+0x114>
 8012a30:	3c01      	subs	r4, #1
 8012a32:	f101 0714 	add.w	r7, r1, #20
 8012a36:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8012a3a:	f100 0614 	add.w	r6, r0, #20
 8012a3e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8012a42:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8012a46:	eb06 030c 	add.w	r3, r6, ip
 8012a4a:	3501      	adds	r5, #1
 8012a4c:	eb07 090c 	add.w	r9, r7, ip
 8012a50:	9301      	str	r3, [sp, #4]
 8012a52:	fbb0 f5f5 	udiv	r5, r0, r5
 8012a56:	b395      	cbz	r5, 8012abe <quorem+0x9e>
 8012a58:	f04f 0a00 	mov.w	sl, #0
 8012a5c:	4638      	mov	r0, r7
 8012a5e:	46b6      	mov	lr, r6
 8012a60:	46d3      	mov	fp, sl
 8012a62:	f850 2b04 	ldr.w	r2, [r0], #4
 8012a66:	b293      	uxth	r3, r2
 8012a68:	fb05 a303 	mla	r3, r5, r3, sl
 8012a6c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012a70:	b29b      	uxth	r3, r3
 8012a72:	ebab 0303 	sub.w	r3, fp, r3
 8012a76:	0c12      	lsrs	r2, r2, #16
 8012a78:	f8de b000 	ldr.w	fp, [lr]
 8012a7c:	fb05 a202 	mla	r2, r5, r2, sl
 8012a80:	fa13 f38b 	uxtah	r3, r3, fp
 8012a84:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8012a88:	fa1f fb82 	uxth.w	fp, r2
 8012a8c:	f8de 2000 	ldr.w	r2, [lr]
 8012a90:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8012a94:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012a98:	b29b      	uxth	r3, r3
 8012a9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012a9e:	4581      	cmp	r9, r0
 8012aa0:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8012aa4:	f84e 3b04 	str.w	r3, [lr], #4
 8012aa8:	d2db      	bcs.n	8012a62 <quorem+0x42>
 8012aaa:	f856 300c 	ldr.w	r3, [r6, ip]
 8012aae:	b933      	cbnz	r3, 8012abe <quorem+0x9e>
 8012ab0:	9b01      	ldr	r3, [sp, #4]
 8012ab2:	3b04      	subs	r3, #4
 8012ab4:	429e      	cmp	r6, r3
 8012ab6:	461a      	mov	r2, r3
 8012ab8:	d330      	bcc.n	8012b1c <quorem+0xfc>
 8012aba:	f8c8 4010 	str.w	r4, [r8, #16]
 8012abe:	4640      	mov	r0, r8
 8012ac0:	f001 fd74 	bl	80145ac <__mcmp>
 8012ac4:	2800      	cmp	r0, #0
 8012ac6:	db25      	blt.n	8012b14 <quorem+0xf4>
 8012ac8:	3501      	adds	r5, #1
 8012aca:	4630      	mov	r0, r6
 8012acc:	f04f 0c00 	mov.w	ip, #0
 8012ad0:	f857 2b04 	ldr.w	r2, [r7], #4
 8012ad4:	f8d0 e000 	ldr.w	lr, [r0]
 8012ad8:	b293      	uxth	r3, r2
 8012ada:	ebac 0303 	sub.w	r3, ip, r3
 8012ade:	0c12      	lsrs	r2, r2, #16
 8012ae0:	fa13 f38e 	uxtah	r3, r3, lr
 8012ae4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012ae8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012aec:	b29b      	uxth	r3, r3
 8012aee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012af2:	45b9      	cmp	r9, r7
 8012af4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012af8:	f840 3b04 	str.w	r3, [r0], #4
 8012afc:	d2e8      	bcs.n	8012ad0 <quorem+0xb0>
 8012afe:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8012b02:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8012b06:	b92a      	cbnz	r2, 8012b14 <quorem+0xf4>
 8012b08:	3b04      	subs	r3, #4
 8012b0a:	429e      	cmp	r6, r3
 8012b0c:	461a      	mov	r2, r3
 8012b0e:	d30b      	bcc.n	8012b28 <quorem+0x108>
 8012b10:	f8c8 4010 	str.w	r4, [r8, #16]
 8012b14:	4628      	mov	r0, r5
 8012b16:	b003      	add	sp, #12
 8012b18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012b1c:	6812      	ldr	r2, [r2, #0]
 8012b1e:	3b04      	subs	r3, #4
 8012b20:	2a00      	cmp	r2, #0
 8012b22:	d1ca      	bne.n	8012aba <quorem+0x9a>
 8012b24:	3c01      	subs	r4, #1
 8012b26:	e7c5      	b.n	8012ab4 <quorem+0x94>
 8012b28:	6812      	ldr	r2, [r2, #0]
 8012b2a:	3b04      	subs	r3, #4
 8012b2c:	2a00      	cmp	r2, #0
 8012b2e:	d1ef      	bne.n	8012b10 <quorem+0xf0>
 8012b30:	3c01      	subs	r4, #1
 8012b32:	e7ea      	b.n	8012b0a <quorem+0xea>
 8012b34:	2000      	movs	r0, #0
 8012b36:	e7ee      	b.n	8012b16 <quorem+0xf6>

08012b38 <_dtoa_r>:
 8012b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b3c:	ec57 6b10 	vmov	r6, r7, d0
 8012b40:	b097      	sub	sp, #92	; 0x5c
 8012b42:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8012b44:	9106      	str	r1, [sp, #24]
 8012b46:	4604      	mov	r4, r0
 8012b48:	920b      	str	r2, [sp, #44]	; 0x2c
 8012b4a:	9312      	str	r3, [sp, #72]	; 0x48
 8012b4c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8012b50:	e9cd 6700 	strd	r6, r7, [sp]
 8012b54:	b93d      	cbnz	r5, 8012b66 <_dtoa_r+0x2e>
 8012b56:	2010      	movs	r0, #16
 8012b58:	f001 faba 	bl	80140d0 <malloc>
 8012b5c:	6260      	str	r0, [r4, #36]	; 0x24
 8012b5e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8012b62:	6005      	str	r5, [r0, #0]
 8012b64:	60c5      	str	r5, [r0, #12]
 8012b66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012b68:	6819      	ldr	r1, [r3, #0]
 8012b6a:	b151      	cbz	r1, 8012b82 <_dtoa_r+0x4a>
 8012b6c:	685a      	ldr	r2, [r3, #4]
 8012b6e:	604a      	str	r2, [r1, #4]
 8012b70:	2301      	movs	r3, #1
 8012b72:	4093      	lsls	r3, r2
 8012b74:	608b      	str	r3, [r1, #8]
 8012b76:	4620      	mov	r0, r4
 8012b78:	f001 faf8 	bl	801416c <_Bfree>
 8012b7c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012b7e:	2200      	movs	r2, #0
 8012b80:	601a      	str	r2, [r3, #0]
 8012b82:	1e3b      	subs	r3, r7, #0
 8012b84:	bfbb      	ittet	lt
 8012b86:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8012b8a:	9301      	strlt	r3, [sp, #4]
 8012b8c:	2300      	movge	r3, #0
 8012b8e:	2201      	movlt	r2, #1
 8012b90:	bfac      	ite	ge
 8012b92:	f8c8 3000 	strge.w	r3, [r8]
 8012b96:	f8c8 2000 	strlt.w	r2, [r8]
 8012b9a:	4baf      	ldr	r3, [pc, #700]	; (8012e58 <_dtoa_r+0x320>)
 8012b9c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8012ba0:	ea33 0308 	bics.w	r3, r3, r8
 8012ba4:	d114      	bne.n	8012bd0 <_dtoa_r+0x98>
 8012ba6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012ba8:	f242 730f 	movw	r3, #9999	; 0x270f
 8012bac:	6013      	str	r3, [r2, #0]
 8012bae:	9b00      	ldr	r3, [sp, #0]
 8012bb0:	b923      	cbnz	r3, 8012bbc <_dtoa_r+0x84>
 8012bb2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8012bb6:	2800      	cmp	r0, #0
 8012bb8:	f000 8542 	beq.w	8013640 <_dtoa_r+0xb08>
 8012bbc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012bbe:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8012e6c <_dtoa_r+0x334>
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	f000 8544 	beq.w	8013650 <_dtoa_r+0xb18>
 8012bc8:	f10b 0303 	add.w	r3, fp, #3
 8012bcc:	f000 bd3e 	b.w	801364c <_dtoa_r+0xb14>
 8012bd0:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012bd4:	2200      	movs	r2, #0
 8012bd6:	2300      	movs	r3, #0
 8012bd8:	4630      	mov	r0, r6
 8012bda:	4639      	mov	r1, r7
 8012bdc:	f7ed ff74 	bl	8000ac8 <__aeabi_dcmpeq>
 8012be0:	4681      	mov	r9, r0
 8012be2:	b168      	cbz	r0, 8012c00 <_dtoa_r+0xc8>
 8012be4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8012be6:	2301      	movs	r3, #1
 8012be8:	6013      	str	r3, [r2, #0]
 8012bea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012bec:	2b00      	cmp	r3, #0
 8012bee:	f000 8524 	beq.w	801363a <_dtoa_r+0xb02>
 8012bf2:	4b9a      	ldr	r3, [pc, #616]	; (8012e5c <_dtoa_r+0x324>)
 8012bf4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8012bf6:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8012bfa:	6013      	str	r3, [r2, #0]
 8012bfc:	f000 bd28 	b.w	8013650 <_dtoa_r+0xb18>
 8012c00:	aa14      	add	r2, sp, #80	; 0x50
 8012c02:	a915      	add	r1, sp, #84	; 0x54
 8012c04:	ec47 6b10 	vmov	d0, r6, r7
 8012c08:	4620      	mov	r0, r4
 8012c0a:	f001 fdbd 	bl	8014788 <__d2b>
 8012c0e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8012c12:	9004      	str	r0, [sp, #16]
 8012c14:	2d00      	cmp	r5, #0
 8012c16:	d07c      	beq.n	8012d12 <_dtoa_r+0x1da>
 8012c18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012c1c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8012c20:	46b2      	mov	sl, r6
 8012c22:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8012c26:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8012c2a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8012c2e:	2200      	movs	r2, #0
 8012c30:	4b8b      	ldr	r3, [pc, #556]	; (8012e60 <_dtoa_r+0x328>)
 8012c32:	4650      	mov	r0, sl
 8012c34:	4659      	mov	r1, fp
 8012c36:	f7ed fb27 	bl	8000288 <__aeabi_dsub>
 8012c3a:	a381      	add	r3, pc, #516	; (adr r3, 8012e40 <_dtoa_r+0x308>)
 8012c3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c40:	f7ed fcda 	bl	80005f8 <__aeabi_dmul>
 8012c44:	a380      	add	r3, pc, #512	; (adr r3, 8012e48 <_dtoa_r+0x310>)
 8012c46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c4a:	f7ed fb1f 	bl	800028c <__adddf3>
 8012c4e:	4606      	mov	r6, r0
 8012c50:	4628      	mov	r0, r5
 8012c52:	460f      	mov	r7, r1
 8012c54:	f7ed fc66 	bl	8000524 <__aeabi_i2d>
 8012c58:	a37d      	add	r3, pc, #500	; (adr r3, 8012e50 <_dtoa_r+0x318>)
 8012c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012c5e:	f7ed fccb 	bl	80005f8 <__aeabi_dmul>
 8012c62:	4602      	mov	r2, r0
 8012c64:	460b      	mov	r3, r1
 8012c66:	4630      	mov	r0, r6
 8012c68:	4639      	mov	r1, r7
 8012c6a:	f7ed fb0f 	bl	800028c <__adddf3>
 8012c6e:	4606      	mov	r6, r0
 8012c70:	460f      	mov	r7, r1
 8012c72:	f7ed ff71 	bl	8000b58 <__aeabi_d2iz>
 8012c76:	2200      	movs	r2, #0
 8012c78:	4682      	mov	sl, r0
 8012c7a:	2300      	movs	r3, #0
 8012c7c:	4630      	mov	r0, r6
 8012c7e:	4639      	mov	r1, r7
 8012c80:	f7ed ff2c 	bl	8000adc <__aeabi_dcmplt>
 8012c84:	b148      	cbz	r0, 8012c9a <_dtoa_r+0x162>
 8012c86:	4650      	mov	r0, sl
 8012c88:	f7ed fc4c 	bl	8000524 <__aeabi_i2d>
 8012c8c:	4632      	mov	r2, r6
 8012c8e:	463b      	mov	r3, r7
 8012c90:	f7ed ff1a 	bl	8000ac8 <__aeabi_dcmpeq>
 8012c94:	b908      	cbnz	r0, 8012c9a <_dtoa_r+0x162>
 8012c96:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8012c9a:	f1ba 0f16 	cmp.w	sl, #22
 8012c9e:	d859      	bhi.n	8012d54 <_dtoa_r+0x21c>
 8012ca0:	4970      	ldr	r1, [pc, #448]	; (8012e64 <_dtoa_r+0x32c>)
 8012ca2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8012ca6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012caa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012cae:	f7ed ff33 	bl	8000b18 <__aeabi_dcmpgt>
 8012cb2:	2800      	cmp	r0, #0
 8012cb4:	d050      	beq.n	8012d58 <_dtoa_r+0x220>
 8012cb6:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8012cba:	2300      	movs	r3, #0
 8012cbc:	930f      	str	r3, [sp, #60]	; 0x3c
 8012cbe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8012cc0:	1b5d      	subs	r5, r3, r5
 8012cc2:	f1b5 0801 	subs.w	r8, r5, #1
 8012cc6:	bf49      	itett	mi
 8012cc8:	f1c5 0301 	rsbmi	r3, r5, #1
 8012ccc:	2300      	movpl	r3, #0
 8012cce:	9305      	strmi	r3, [sp, #20]
 8012cd0:	f04f 0800 	movmi.w	r8, #0
 8012cd4:	bf58      	it	pl
 8012cd6:	9305      	strpl	r3, [sp, #20]
 8012cd8:	f1ba 0f00 	cmp.w	sl, #0
 8012cdc:	db3e      	blt.n	8012d5c <_dtoa_r+0x224>
 8012cde:	2300      	movs	r3, #0
 8012ce0:	44d0      	add	r8, sl
 8012ce2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8012ce6:	9307      	str	r3, [sp, #28]
 8012ce8:	9b06      	ldr	r3, [sp, #24]
 8012cea:	2b09      	cmp	r3, #9
 8012cec:	f200 8090 	bhi.w	8012e10 <_dtoa_r+0x2d8>
 8012cf0:	2b05      	cmp	r3, #5
 8012cf2:	bfc4      	itt	gt
 8012cf4:	3b04      	subgt	r3, #4
 8012cf6:	9306      	strgt	r3, [sp, #24]
 8012cf8:	9b06      	ldr	r3, [sp, #24]
 8012cfa:	f1a3 0302 	sub.w	r3, r3, #2
 8012cfe:	bfcc      	ite	gt
 8012d00:	2500      	movgt	r5, #0
 8012d02:	2501      	movle	r5, #1
 8012d04:	2b03      	cmp	r3, #3
 8012d06:	f200 808f 	bhi.w	8012e28 <_dtoa_r+0x2f0>
 8012d0a:	e8df f003 	tbb	[pc, r3]
 8012d0e:	7f7d      	.short	0x7f7d
 8012d10:	7131      	.short	0x7131
 8012d12:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8012d16:	441d      	add	r5, r3
 8012d18:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8012d1c:	2820      	cmp	r0, #32
 8012d1e:	dd13      	ble.n	8012d48 <_dtoa_r+0x210>
 8012d20:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8012d24:	9b00      	ldr	r3, [sp, #0]
 8012d26:	fa08 f800 	lsl.w	r8, r8, r0
 8012d2a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8012d2e:	fa23 f000 	lsr.w	r0, r3, r0
 8012d32:	ea48 0000 	orr.w	r0, r8, r0
 8012d36:	f7ed fbe5 	bl	8000504 <__aeabi_ui2d>
 8012d3a:	2301      	movs	r3, #1
 8012d3c:	4682      	mov	sl, r0
 8012d3e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8012d42:	3d01      	subs	r5, #1
 8012d44:	9313      	str	r3, [sp, #76]	; 0x4c
 8012d46:	e772      	b.n	8012c2e <_dtoa_r+0xf6>
 8012d48:	9b00      	ldr	r3, [sp, #0]
 8012d4a:	f1c0 0020 	rsb	r0, r0, #32
 8012d4e:	fa03 f000 	lsl.w	r0, r3, r0
 8012d52:	e7f0      	b.n	8012d36 <_dtoa_r+0x1fe>
 8012d54:	2301      	movs	r3, #1
 8012d56:	e7b1      	b.n	8012cbc <_dtoa_r+0x184>
 8012d58:	900f      	str	r0, [sp, #60]	; 0x3c
 8012d5a:	e7b0      	b.n	8012cbe <_dtoa_r+0x186>
 8012d5c:	9b05      	ldr	r3, [sp, #20]
 8012d5e:	eba3 030a 	sub.w	r3, r3, sl
 8012d62:	9305      	str	r3, [sp, #20]
 8012d64:	f1ca 0300 	rsb	r3, sl, #0
 8012d68:	9307      	str	r3, [sp, #28]
 8012d6a:	2300      	movs	r3, #0
 8012d6c:	930e      	str	r3, [sp, #56]	; 0x38
 8012d6e:	e7bb      	b.n	8012ce8 <_dtoa_r+0x1b0>
 8012d70:	2301      	movs	r3, #1
 8012d72:	930a      	str	r3, [sp, #40]	; 0x28
 8012d74:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	dd59      	ble.n	8012e2e <_dtoa_r+0x2f6>
 8012d7a:	9302      	str	r3, [sp, #8]
 8012d7c:	4699      	mov	r9, r3
 8012d7e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012d80:	2200      	movs	r2, #0
 8012d82:	6072      	str	r2, [r6, #4]
 8012d84:	2204      	movs	r2, #4
 8012d86:	f102 0014 	add.w	r0, r2, #20
 8012d8a:	4298      	cmp	r0, r3
 8012d8c:	6871      	ldr	r1, [r6, #4]
 8012d8e:	d953      	bls.n	8012e38 <_dtoa_r+0x300>
 8012d90:	4620      	mov	r0, r4
 8012d92:	f001 f9b7 	bl	8014104 <_Balloc>
 8012d96:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012d98:	6030      	str	r0, [r6, #0]
 8012d9a:	f1b9 0f0e 	cmp.w	r9, #14
 8012d9e:	f8d3 b000 	ldr.w	fp, [r3]
 8012da2:	f200 80e6 	bhi.w	8012f72 <_dtoa_r+0x43a>
 8012da6:	2d00      	cmp	r5, #0
 8012da8:	f000 80e3 	beq.w	8012f72 <_dtoa_r+0x43a>
 8012dac:	ed9d 7b00 	vldr	d7, [sp]
 8012db0:	f1ba 0f00 	cmp.w	sl, #0
 8012db4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8012db8:	dd74      	ble.n	8012ea4 <_dtoa_r+0x36c>
 8012dba:	4a2a      	ldr	r2, [pc, #168]	; (8012e64 <_dtoa_r+0x32c>)
 8012dbc:	f00a 030f 	and.w	r3, sl, #15
 8012dc0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8012dc4:	ed93 7b00 	vldr	d7, [r3]
 8012dc8:	ea4f 162a 	mov.w	r6, sl, asr #4
 8012dcc:	06f0      	lsls	r0, r6, #27
 8012dce:	ed8d 7b08 	vstr	d7, [sp, #32]
 8012dd2:	d565      	bpl.n	8012ea0 <_dtoa_r+0x368>
 8012dd4:	4b24      	ldr	r3, [pc, #144]	; (8012e68 <_dtoa_r+0x330>)
 8012dd6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012dda:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012dde:	f7ed fd35 	bl	800084c <__aeabi_ddiv>
 8012de2:	e9cd 0100 	strd	r0, r1, [sp]
 8012de6:	f006 060f 	and.w	r6, r6, #15
 8012dea:	2503      	movs	r5, #3
 8012dec:	4f1e      	ldr	r7, [pc, #120]	; (8012e68 <_dtoa_r+0x330>)
 8012dee:	e04c      	b.n	8012e8a <_dtoa_r+0x352>
 8012df0:	2301      	movs	r3, #1
 8012df2:	930a      	str	r3, [sp, #40]	; 0x28
 8012df4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012df6:	4453      	add	r3, sl
 8012df8:	f103 0901 	add.w	r9, r3, #1
 8012dfc:	9302      	str	r3, [sp, #8]
 8012dfe:	464b      	mov	r3, r9
 8012e00:	2b01      	cmp	r3, #1
 8012e02:	bfb8      	it	lt
 8012e04:	2301      	movlt	r3, #1
 8012e06:	e7ba      	b.n	8012d7e <_dtoa_r+0x246>
 8012e08:	2300      	movs	r3, #0
 8012e0a:	e7b2      	b.n	8012d72 <_dtoa_r+0x23a>
 8012e0c:	2300      	movs	r3, #0
 8012e0e:	e7f0      	b.n	8012df2 <_dtoa_r+0x2ba>
 8012e10:	2501      	movs	r5, #1
 8012e12:	2300      	movs	r3, #0
 8012e14:	9306      	str	r3, [sp, #24]
 8012e16:	950a      	str	r5, [sp, #40]	; 0x28
 8012e18:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012e1c:	9302      	str	r3, [sp, #8]
 8012e1e:	4699      	mov	r9, r3
 8012e20:	2200      	movs	r2, #0
 8012e22:	2312      	movs	r3, #18
 8012e24:	920b      	str	r2, [sp, #44]	; 0x2c
 8012e26:	e7aa      	b.n	8012d7e <_dtoa_r+0x246>
 8012e28:	2301      	movs	r3, #1
 8012e2a:	930a      	str	r3, [sp, #40]	; 0x28
 8012e2c:	e7f4      	b.n	8012e18 <_dtoa_r+0x2e0>
 8012e2e:	2301      	movs	r3, #1
 8012e30:	9302      	str	r3, [sp, #8]
 8012e32:	4699      	mov	r9, r3
 8012e34:	461a      	mov	r2, r3
 8012e36:	e7f5      	b.n	8012e24 <_dtoa_r+0x2ec>
 8012e38:	3101      	adds	r1, #1
 8012e3a:	6071      	str	r1, [r6, #4]
 8012e3c:	0052      	lsls	r2, r2, #1
 8012e3e:	e7a2      	b.n	8012d86 <_dtoa_r+0x24e>
 8012e40:	636f4361 	.word	0x636f4361
 8012e44:	3fd287a7 	.word	0x3fd287a7
 8012e48:	8b60c8b3 	.word	0x8b60c8b3
 8012e4c:	3fc68a28 	.word	0x3fc68a28
 8012e50:	509f79fb 	.word	0x509f79fb
 8012e54:	3fd34413 	.word	0x3fd34413
 8012e58:	7ff00000 	.word	0x7ff00000
 8012e5c:	08017965 	.word	0x08017965
 8012e60:	3ff80000 	.word	0x3ff80000
 8012e64:	08017a80 	.word	0x08017a80
 8012e68:	08017a58 	.word	0x08017a58
 8012e6c:	080179e1 	.word	0x080179e1
 8012e70:	07f1      	lsls	r1, r6, #31
 8012e72:	d508      	bpl.n	8012e86 <_dtoa_r+0x34e>
 8012e74:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8012e78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012e7c:	f7ed fbbc 	bl	80005f8 <__aeabi_dmul>
 8012e80:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8012e84:	3501      	adds	r5, #1
 8012e86:	1076      	asrs	r6, r6, #1
 8012e88:	3708      	adds	r7, #8
 8012e8a:	2e00      	cmp	r6, #0
 8012e8c:	d1f0      	bne.n	8012e70 <_dtoa_r+0x338>
 8012e8e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8012e92:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012e96:	f7ed fcd9 	bl	800084c <__aeabi_ddiv>
 8012e9a:	e9cd 0100 	strd	r0, r1, [sp]
 8012e9e:	e01a      	b.n	8012ed6 <_dtoa_r+0x39e>
 8012ea0:	2502      	movs	r5, #2
 8012ea2:	e7a3      	b.n	8012dec <_dtoa_r+0x2b4>
 8012ea4:	f000 80a0 	beq.w	8012fe8 <_dtoa_r+0x4b0>
 8012ea8:	f1ca 0600 	rsb	r6, sl, #0
 8012eac:	4b9f      	ldr	r3, [pc, #636]	; (801312c <_dtoa_r+0x5f4>)
 8012eae:	4fa0      	ldr	r7, [pc, #640]	; (8013130 <_dtoa_r+0x5f8>)
 8012eb0:	f006 020f 	and.w	r2, r6, #15
 8012eb4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012ebc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8012ec0:	f7ed fb9a 	bl	80005f8 <__aeabi_dmul>
 8012ec4:	e9cd 0100 	strd	r0, r1, [sp]
 8012ec8:	1136      	asrs	r6, r6, #4
 8012eca:	2300      	movs	r3, #0
 8012ecc:	2502      	movs	r5, #2
 8012ece:	2e00      	cmp	r6, #0
 8012ed0:	d17f      	bne.n	8012fd2 <_dtoa_r+0x49a>
 8012ed2:	2b00      	cmp	r3, #0
 8012ed4:	d1e1      	bne.n	8012e9a <_dtoa_r+0x362>
 8012ed6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8012ed8:	2b00      	cmp	r3, #0
 8012eda:	f000 8087 	beq.w	8012fec <_dtoa_r+0x4b4>
 8012ede:	e9dd 6700 	ldrd	r6, r7, [sp]
 8012ee2:	2200      	movs	r2, #0
 8012ee4:	4b93      	ldr	r3, [pc, #588]	; (8013134 <_dtoa_r+0x5fc>)
 8012ee6:	4630      	mov	r0, r6
 8012ee8:	4639      	mov	r1, r7
 8012eea:	f7ed fdf7 	bl	8000adc <__aeabi_dcmplt>
 8012eee:	2800      	cmp	r0, #0
 8012ef0:	d07c      	beq.n	8012fec <_dtoa_r+0x4b4>
 8012ef2:	f1b9 0f00 	cmp.w	r9, #0
 8012ef6:	d079      	beq.n	8012fec <_dtoa_r+0x4b4>
 8012ef8:	9b02      	ldr	r3, [sp, #8]
 8012efa:	2b00      	cmp	r3, #0
 8012efc:	dd35      	ble.n	8012f6a <_dtoa_r+0x432>
 8012efe:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8012f02:	9308      	str	r3, [sp, #32]
 8012f04:	4639      	mov	r1, r7
 8012f06:	2200      	movs	r2, #0
 8012f08:	4b8b      	ldr	r3, [pc, #556]	; (8013138 <_dtoa_r+0x600>)
 8012f0a:	4630      	mov	r0, r6
 8012f0c:	f7ed fb74 	bl	80005f8 <__aeabi_dmul>
 8012f10:	e9cd 0100 	strd	r0, r1, [sp]
 8012f14:	9f02      	ldr	r7, [sp, #8]
 8012f16:	3501      	adds	r5, #1
 8012f18:	4628      	mov	r0, r5
 8012f1a:	f7ed fb03 	bl	8000524 <__aeabi_i2d>
 8012f1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012f22:	f7ed fb69 	bl	80005f8 <__aeabi_dmul>
 8012f26:	2200      	movs	r2, #0
 8012f28:	4b84      	ldr	r3, [pc, #528]	; (801313c <_dtoa_r+0x604>)
 8012f2a:	f7ed f9af 	bl	800028c <__adddf3>
 8012f2e:	4605      	mov	r5, r0
 8012f30:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8012f34:	2f00      	cmp	r7, #0
 8012f36:	d15d      	bne.n	8012ff4 <_dtoa_r+0x4bc>
 8012f38:	2200      	movs	r2, #0
 8012f3a:	4b81      	ldr	r3, [pc, #516]	; (8013140 <_dtoa_r+0x608>)
 8012f3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012f40:	f7ed f9a2 	bl	8000288 <__aeabi_dsub>
 8012f44:	462a      	mov	r2, r5
 8012f46:	4633      	mov	r3, r6
 8012f48:	e9cd 0100 	strd	r0, r1, [sp]
 8012f4c:	f7ed fde4 	bl	8000b18 <__aeabi_dcmpgt>
 8012f50:	2800      	cmp	r0, #0
 8012f52:	f040 8288 	bne.w	8013466 <_dtoa_r+0x92e>
 8012f56:	462a      	mov	r2, r5
 8012f58:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8012f5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012f60:	f7ed fdbc 	bl	8000adc <__aeabi_dcmplt>
 8012f64:	2800      	cmp	r0, #0
 8012f66:	f040 827c 	bne.w	8013462 <_dtoa_r+0x92a>
 8012f6a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8012f6e:	e9cd 2300 	strd	r2, r3, [sp]
 8012f72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	f2c0 8150 	blt.w	801321a <_dtoa_r+0x6e2>
 8012f7a:	f1ba 0f0e 	cmp.w	sl, #14
 8012f7e:	f300 814c 	bgt.w	801321a <_dtoa_r+0x6e2>
 8012f82:	4b6a      	ldr	r3, [pc, #424]	; (801312c <_dtoa_r+0x5f4>)
 8012f84:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012f88:	ed93 7b00 	vldr	d7, [r3]
 8012f8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	ed8d 7b02 	vstr	d7, [sp, #8]
 8012f94:	f280 80d8 	bge.w	8013148 <_dtoa_r+0x610>
 8012f98:	f1b9 0f00 	cmp.w	r9, #0
 8012f9c:	f300 80d4 	bgt.w	8013148 <_dtoa_r+0x610>
 8012fa0:	f040 825e 	bne.w	8013460 <_dtoa_r+0x928>
 8012fa4:	2200      	movs	r2, #0
 8012fa6:	4b66      	ldr	r3, [pc, #408]	; (8013140 <_dtoa_r+0x608>)
 8012fa8:	ec51 0b17 	vmov	r0, r1, d7
 8012fac:	f7ed fb24 	bl	80005f8 <__aeabi_dmul>
 8012fb0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012fb4:	f7ed fda6 	bl	8000b04 <__aeabi_dcmpge>
 8012fb8:	464f      	mov	r7, r9
 8012fba:	464e      	mov	r6, r9
 8012fbc:	2800      	cmp	r0, #0
 8012fbe:	f040 8234 	bne.w	801342a <_dtoa_r+0x8f2>
 8012fc2:	2331      	movs	r3, #49	; 0x31
 8012fc4:	f10b 0501 	add.w	r5, fp, #1
 8012fc8:	f88b 3000 	strb.w	r3, [fp]
 8012fcc:	f10a 0a01 	add.w	sl, sl, #1
 8012fd0:	e22f      	b.n	8013432 <_dtoa_r+0x8fa>
 8012fd2:	07f2      	lsls	r2, r6, #31
 8012fd4:	d505      	bpl.n	8012fe2 <_dtoa_r+0x4aa>
 8012fd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8012fda:	f7ed fb0d 	bl	80005f8 <__aeabi_dmul>
 8012fde:	3501      	adds	r5, #1
 8012fe0:	2301      	movs	r3, #1
 8012fe2:	1076      	asrs	r6, r6, #1
 8012fe4:	3708      	adds	r7, #8
 8012fe6:	e772      	b.n	8012ece <_dtoa_r+0x396>
 8012fe8:	2502      	movs	r5, #2
 8012fea:	e774      	b.n	8012ed6 <_dtoa_r+0x39e>
 8012fec:	f8cd a020 	str.w	sl, [sp, #32]
 8012ff0:	464f      	mov	r7, r9
 8012ff2:	e791      	b.n	8012f18 <_dtoa_r+0x3e0>
 8012ff4:	4b4d      	ldr	r3, [pc, #308]	; (801312c <_dtoa_r+0x5f4>)
 8012ff6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012ffa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8012ffe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013000:	2b00      	cmp	r3, #0
 8013002:	d047      	beq.n	8013094 <_dtoa_r+0x55c>
 8013004:	4602      	mov	r2, r0
 8013006:	460b      	mov	r3, r1
 8013008:	2000      	movs	r0, #0
 801300a:	494e      	ldr	r1, [pc, #312]	; (8013144 <_dtoa_r+0x60c>)
 801300c:	f7ed fc1e 	bl	800084c <__aeabi_ddiv>
 8013010:	462a      	mov	r2, r5
 8013012:	4633      	mov	r3, r6
 8013014:	f7ed f938 	bl	8000288 <__aeabi_dsub>
 8013018:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801301c:	465d      	mov	r5, fp
 801301e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013022:	f7ed fd99 	bl	8000b58 <__aeabi_d2iz>
 8013026:	4606      	mov	r6, r0
 8013028:	f7ed fa7c 	bl	8000524 <__aeabi_i2d>
 801302c:	4602      	mov	r2, r0
 801302e:	460b      	mov	r3, r1
 8013030:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013034:	f7ed f928 	bl	8000288 <__aeabi_dsub>
 8013038:	3630      	adds	r6, #48	; 0x30
 801303a:	f805 6b01 	strb.w	r6, [r5], #1
 801303e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8013042:	e9cd 0100 	strd	r0, r1, [sp]
 8013046:	f7ed fd49 	bl	8000adc <__aeabi_dcmplt>
 801304a:	2800      	cmp	r0, #0
 801304c:	d163      	bne.n	8013116 <_dtoa_r+0x5de>
 801304e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8013052:	2000      	movs	r0, #0
 8013054:	4937      	ldr	r1, [pc, #220]	; (8013134 <_dtoa_r+0x5fc>)
 8013056:	f7ed f917 	bl	8000288 <__aeabi_dsub>
 801305a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 801305e:	f7ed fd3d 	bl	8000adc <__aeabi_dcmplt>
 8013062:	2800      	cmp	r0, #0
 8013064:	f040 80b7 	bne.w	80131d6 <_dtoa_r+0x69e>
 8013068:	eba5 030b 	sub.w	r3, r5, fp
 801306c:	429f      	cmp	r7, r3
 801306e:	f77f af7c 	ble.w	8012f6a <_dtoa_r+0x432>
 8013072:	2200      	movs	r2, #0
 8013074:	4b30      	ldr	r3, [pc, #192]	; (8013138 <_dtoa_r+0x600>)
 8013076:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801307a:	f7ed fabd 	bl	80005f8 <__aeabi_dmul>
 801307e:	2200      	movs	r2, #0
 8013080:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8013084:	4b2c      	ldr	r3, [pc, #176]	; (8013138 <_dtoa_r+0x600>)
 8013086:	e9dd 0100 	ldrd	r0, r1, [sp]
 801308a:	f7ed fab5 	bl	80005f8 <__aeabi_dmul>
 801308e:	e9cd 0100 	strd	r0, r1, [sp]
 8013092:	e7c4      	b.n	801301e <_dtoa_r+0x4e6>
 8013094:	462a      	mov	r2, r5
 8013096:	4633      	mov	r3, r6
 8013098:	f7ed faae 	bl	80005f8 <__aeabi_dmul>
 801309c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80130a0:	eb0b 0507 	add.w	r5, fp, r7
 80130a4:	465e      	mov	r6, fp
 80130a6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80130aa:	f7ed fd55 	bl	8000b58 <__aeabi_d2iz>
 80130ae:	4607      	mov	r7, r0
 80130b0:	f7ed fa38 	bl	8000524 <__aeabi_i2d>
 80130b4:	3730      	adds	r7, #48	; 0x30
 80130b6:	4602      	mov	r2, r0
 80130b8:	460b      	mov	r3, r1
 80130ba:	e9dd 0100 	ldrd	r0, r1, [sp]
 80130be:	f7ed f8e3 	bl	8000288 <__aeabi_dsub>
 80130c2:	f806 7b01 	strb.w	r7, [r6], #1
 80130c6:	42ae      	cmp	r6, r5
 80130c8:	e9cd 0100 	strd	r0, r1, [sp]
 80130cc:	f04f 0200 	mov.w	r2, #0
 80130d0:	d126      	bne.n	8013120 <_dtoa_r+0x5e8>
 80130d2:	4b1c      	ldr	r3, [pc, #112]	; (8013144 <_dtoa_r+0x60c>)
 80130d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80130d8:	f7ed f8d8 	bl	800028c <__adddf3>
 80130dc:	4602      	mov	r2, r0
 80130de:	460b      	mov	r3, r1
 80130e0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80130e4:	f7ed fd18 	bl	8000b18 <__aeabi_dcmpgt>
 80130e8:	2800      	cmp	r0, #0
 80130ea:	d174      	bne.n	80131d6 <_dtoa_r+0x69e>
 80130ec:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80130f0:	2000      	movs	r0, #0
 80130f2:	4914      	ldr	r1, [pc, #80]	; (8013144 <_dtoa_r+0x60c>)
 80130f4:	f7ed f8c8 	bl	8000288 <__aeabi_dsub>
 80130f8:	4602      	mov	r2, r0
 80130fa:	460b      	mov	r3, r1
 80130fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8013100:	f7ed fcec 	bl	8000adc <__aeabi_dcmplt>
 8013104:	2800      	cmp	r0, #0
 8013106:	f43f af30 	beq.w	8012f6a <_dtoa_r+0x432>
 801310a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801310e:	2b30      	cmp	r3, #48	; 0x30
 8013110:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8013114:	d002      	beq.n	801311c <_dtoa_r+0x5e4>
 8013116:	f8dd a020 	ldr.w	sl, [sp, #32]
 801311a:	e04a      	b.n	80131b2 <_dtoa_r+0x67a>
 801311c:	4615      	mov	r5, r2
 801311e:	e7f4      	b.n	801310a <_dtoa_r+0x5d2>
 8013120:	4b05      	ldr	r3, [pc, #20]	; (8013138 <_dtoa_r+0x600>)
 8013122:	f7ed fa69 	bl	80005f8 <__aeabi_dmul>
 8013126:	e9cd 0100 	strd	r0, r1, [sp]
 801312a:	e7bc      	b.n	80130a6 <_dtoa_r+0x56e>
 801312c:	08017a80 	.word	0x08017a80
 8013130:	08017a58 	.word	0x08017a58
 8013134:	3ff00000 	.word	0x3ff00000
 8013138:	40240000 	.word	0x40240000
 801313c:	401c0000 	.word	0x401c0000
 8013140:	40140000 	.word	0x40140000
 8013144:	3fe00000 	.word	0x3fe00000
 8013148:	e9dd 6700 	ldrd	r6, r7, [sp]
 801314c:	465d      	mov	r5, fp
 801314e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013152:	4630      	mov	r0, r6
 8013154:	4639      	mov	r1, r7
 8013156:	f7ed fb79 	bl	800084c <__aeabi_ddiv>
 801315a:	f7ed fcfd 	bl	8000b58 <__aeabi_d2iz>
 801315e:	4680      	mov	r8, r0
 8013160:	f7ed f9e0 	bl	8000524 <__aeabi_i2d>
 8013164:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013168:	f7ed fa46 	bl	80005f8 <__aeabi_dmul>
 801316c:	4602      	mov	r2, r0
 801316e:	460b      	mov	r3, r1
 8013170:	4630      	mov	r0, r6
 8013172:	4639      	mov	r1, r7
 8013174:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8013178:	f7ed f886 	bl	8000288 <__aeabi_dsub>
 801317c:	f805 6b01 	strb.w	r6, [r5], #1
 8013180:	eba5 060b 	sub.w	r6, r5, fp
 8013184:	45b1      	cmp	r9, r6
 8013186:	4602      	mov	r2, r0
 8013188:	460b      	mov	r3, r1
 801318a:	d139      	bne.n	8013200 <_dtoa_r+0x6c8>
 801318c:	f7ed f87e 	bl	800028c <__adddf3>
 8013190:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8013194:	4606      	mov	r6, r0
 8013196:	460f      	mov	r7, r1
 8013198:	f7ed fcbe 	bl	8000b18 <__aeabi_dcmpgt>
 801319c:	b9c8      	cbnz	r0, 80131d2 <_dtoa_r+0x69a>
 801319e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80131a2:	4630      	mov	r0, r6
 80131a4:	4639      	mov	r1, r7
 80131a6:	f7ed fc8f 	bl	8000ac8 <__aeabi_dcmpeq>
 80131aa:	b110      	cbz	r0, 80131b2 <_dtoa_r+0x67a>
 80131ac:	f018 0f01 	tst.w	r8, #1
 80131b0:	d10f      	bne.n	80131d2 <_dtoa_r+0x69a>
 80131b2:	9904      	ldr	r1, [sp, #16]
 80131b4:	4620      	mov	r0, r4
 80131b6:	f000 ffd9 	bl	801416c <_Bfree>
 80131ba:	2300      	movs	r3, #0
 80131bc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80131be:	702b      	strb	r3, [r5, #0]
 80131c0:	f10a 0301 	add.w	r3, sl, #1
 80131c4:	6013      	str	r3, [r2, #0]
 80131c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80131c8:	2b00      	cmp	r3, #0
 80131ca:	f000 8241 	beq.w	8013650 <_dtoa_r+0xb18>
 80131ce:	601d      	str	r5, [r3, #0]
 80131d0:	e23e      	b.n	8013650 <_dtoa_r+0xb18>
 80131d2:	f8cd a020 	str.w	sl, [sp, #32]
 80131d6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80131da:	2a39      	cmp	r2, #57	; 0x39
 80131dc:	f105 33ff 	add.w	r3, r5, #4294967295	; 0xffffffff
 80131e0:	d108      	bne.n	80131f4 <_dtoa_r+0x6bc>
 80131e2:	459b      	cmp	fp, r3
 80131e4:	d10a      	bne.n	80131fc <_dtoa_r+0x6c4>
 80131e6:	9b08      	ldr	r3, [sp, #32]
 80131e8:	3301      	adds	r3, #1
 80131ea:	9308      	str	r3, [sp, #32]
 80131ec:	2330      	movs	r3, #48	; 0x30
 80131ee:	f88b 3000 	strb.w	r3, [fp]
 80131f2:	465b      	mov	r3, fp
 80131f4:	781a      	ldrb	r2, [r3, #0]
 80131f6:	3201      	adds	r2, #1
 80131f8:	701a      	strb	r2, [r3, #0]
 80131fa:	e78c      	b.n	8013116 <_dtoa_r+0x5de>
 80131fc:	461d      	mov	r5, r3
 80131fe:	e7ea      	b.n	80131d6 <_dtoa_r+0x69e>
 8013200:	2200      	movs	r2, #0
 8013202:	4b9b      	ldr	r3, [pc, #620]	; (8013470 <_dtoa_r+0x938>)
 8013204:	f7ed f9f8 	bl	80005f8 <__aeabi_dmul>
 8013208:	2200      	movs	r2, #0
 801320a:	2300      	movs	r3, #0
 801320c:	4606      	mov	r6, r0
 801320e:	460f      	mov	r7, r1
 8013210:	f7ed fc5a 	bl	8000ac8 <__aeabi_dcmpeq>
 8013214:	2800      	cmp	r0, #0
 8013216:	d09a      	beq.n	801314e <_dtoa_r+0x616>
 8013218:	e7cb      	b.n	80131b2 <_dtoa_r+0x67a>
 801321a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801321c:	2a00      	cmp	r2, #0
 801321e:	f000 808b 	beq.w	8013338 <_dtoa_r+0x800>
 8013222:	9a06      	ldr	r2, [sp, #24]
 8013224:	2a01      	cmp	r2, #1
 8013226:	dc6e      	bgt.n	8013306 <_dtoa_r+0x7ce>
 8013228:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 801322a:	2a00      	cmp	r2, #0
 801322c:	d067      	beq.n	80132fe <_dtoa_r+0x7c6>
 801322e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8013232:	9f07      	ldr	r7, [sp, #28]
 8013234:	9d05      	ldr	r5, [sp, #20]
 8013236:	9a05      	ldr	r2, [sp, #20]
 8013238:	2101      	movs	r1, #1
 801323a:	441a      	add	r2, r3
 801323c:	4620      	mov	r0, r4
 801323e:	9205      	str	r2, [sp, #20]
 8013240:	4498      	add	r8, r3
 8013242:	f001 f871 	bl	8014328 <__i2b>
 8013246:	4606      	mov	r6, r0
 8013248:	2d00      	cmp	r5, #0
 801324a:	dd0c      	ble.n	8013266 <_dtoa_r+0x72e>
 801324c:	f1b8 0f00 	cmp.w	r8, #0
 8013250:	dd09      	ble.n	8013266 <_dtoa_r+0x72e>
 8013252:	4545      	cmp	r5, r8
 8013254:	9a05      	ldr	r2, [sp, #20]
 8013256:	462b      	mov	r3, r5
 8013258:	bfa8      	it	ge
 801325a:	4643      	movge	r3, r8
 801325c:	1ad2      	subs	r2, r2, r3
 801325e:	9205      	str	r2, [sp, #20]
 8013260:	1aed      	subs	r5, r5, r3
 8013262:	eba8 0803 	sub.w	r8, r8, r3
 8013266:	9b07      	ldr	r3, [sp, #28]
 8013268:	b1eb      	cbz	r3, 80132a6 <_dtoa_r+0x76e>
 801326a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801326c:	2b00      	cmp	r3, #0
 801326e:	d067      	beq.n	8013340 <_dtoa_r+0x808>
 8013270:	b18f      	cbz	r7, 8013296 <_dtoa_r+0x75e>
 8013272:	4631      	mov	r1, r6
 8013274:	463a      	mov	r2, r7
 8013276:	4620      	mov	r0, r4
 8013278:	f001 f8f6 	bl	8014468 <__pow5mult>
 801327c:	9a04      	ldr	r2, [sp, #16]
 801327e:	4601      	mov	r1, r0
 8013280:	4606      	mov	r6, r0
 8013282:	4620      	mov	r0, r4
 8013284:	f001 f859 	bl	801433a <__multiply>
 8013288:	9904      	ldr	r1, [sp, #16]
 801328a:	9008      	str	r0, [sp, #32]
 801328c:	4620      	mov	r0, r4
 801328e:	f000 ff6d 	bl	801416c <_Bfree>
 8013292:	9b08      	ldr	r3, [sp, #32]
 8013294:	9304      	str	r3, [sp, #16]
 8013296:	9b07      	ldr	r3, [sp, #28]
 8013298:	1bda      	subs	r2, r3, r7
 801329a:	d004      	beq.n	80132a6 <_dtoa_r+0x76e>
 801329c:	9904      	ldr	r1, [sp, #16]
 801329e:	4620      	mov	r0, r4
 80132a0:	f001 f8e2 	bl	8014468 <__pow5mult>
 80132a4:	9004      	str	r0, [sp, #16]
 80132a6:	2101      	movs	r1, #1
 80132a8:	4620      	mov	r0, r4
 80132aa:	f001 f83d 	bl	8014328 <__i2b>
 80132ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80132b0:	4607      	mov	r7, r0
 80132b2:	2b00      	cmp	r3, #0
 80132b4:	f000 81d0 	beq.w	8013658 <_dtoa_r+0xb20>
 80132b8:	461a      	mov	r2, r3
 80132ba:	4601      	mov	r1, r0
 80132bc:	4620      	mov	r0, r4
 80132be:	f001 f8d3 	bl	8014468 <__pow5mult>
 80132c2:	9b06      	ldr	r3, [sp, #24]
 80132c4:	2b01      	cmp	r3, #1
 80132c6:	4607      	mov	r7, r0
 80132c8:	dc40      	bgt.n	801334c <_dtoa_r+0x814>
 80132ca:	9b00      	ldr	r3, [sp, #0]
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d139      	bne.n	8013344 <_dtoa_r+0x80c>
 80132d0:	9b01      	ldr	r3, [sp, #4]
 80132d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80132d6:	2b00      	cmp	r3, #0
 80132d8:	d136      	bne.n	8013348 <_dtoa_r+0x810>
 80132da:	9b01      	ldr	r3, [sp, #4]
 80132dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80132e0:	0d1b      	lsrs	r3, r3, #20
 80132e2:	051b      	lsls	r3, r3, #20
 80132e4:	b12b      	cbz	r3, 80132f2 <_dtoa_r+0x7ba>
 80132e6:	9b05      	ldr	r3, [sp, #20]
 80132e8:	3301      	adds	r3, #1
 80132ea:	9305      	str	r3, [sp, #20]
 80132ec:	f108 0801 	add.w	r8, r8, #1
 80132f0:	2301      	movs	r3, #1
 80132f2:	9307      	str	r3, [sp, #28]
 80132f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80132f6:	2b00      	cmp	r3, #0
 80132f8:	d12a      	bne.n	8013350 <_dtoa_r+0x818>
 80132fa:	2001      	movs	r0, #1
 80132fc:	e030      	b.n	8013360 <_dtoa_r+0x828>
 80132fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013300:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8013304:	e795      	b.n	8013232 <_dtoa_r+0x6fa>
 8013306:	9b07      	ldr	r3, [sp, #28]
 8013308:	f109 37ff 	add.w	r7, r9, #4294967295	; 0xffffffff
 801330c:	42bb      	cmp	r3, r7
 801330e:	bfbf      	itttt	lt
 8013310:	9b07      	ldrlt	r3, [sp, #28]
 8013312:	9707      	strlt	r7, [sp, #28]
 8013314:	1afa      	sublt	r2, r7, r3
 8013316:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8013318:	bfbb      	ittet	lt
 801331a:	189b      	addlt	r3, r3, r2
 801331c:	930e      	strlt	r3, [sp, #56]	; 0x38
 801331e:	1bdf      	subge	r7, r3, r7
 8013320:	2700      	movlt	r7, #0
 8013322:	f1b9 0f00 	cmp.w	r9, #0
 8013326:	bfb5      	itete	lt
 8013328:	9b05      	ldrlt	r3, [sp, #20]
 801332a:	9d05      	ldrge	r5, [sp, #20]
 801332c:	eba3 0509 	sublt.w	r5, r3, r9
 8013330:	464b      	movge	r3, r9
 8013332:	bfb8      	it	lt
 8013334:	2300      	movlt	r3, #0
 8013336:	e77e      	b.n	8013236 <_dtoa_r+0x6fe>
 8013338:	9f07      	ldr	r7, [sp, #28]
 801333a:	9d05      	ldr	r5, [sp, #20]
 801333c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 801333e:	e783      	b.n	8013248 <_dtoa_r+0x710>
 8013340:	9a07      	ldr	r2, [sp, #28]
 8013342:	e7ab      	b.n	801329c <_dtoa_r+0x764>
 8013344:	2300      	movs	r3, #0
 8013346:	e7d4      	b.n	80132f2 <_dtoa_r+0x7ba>
 8013348:	9b00      	ldr	r3, [sp, #0]
 801334a:	e7d2      	b.n	80132f2 <_dtoa_r+0x7ba>
 801334c:	2300      	movs	r3, #0
 801334e:	9307      	str	r3, [sp, #28]
 8013350:	693b      	ldr	r3, [r7, #16]
 8013352:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8013356:	6918      	ldr	r0, [r3, #16]
 8013358:	f000 ff98 	bl	801428c <__hi0bits>
 801335c:	f1c0 0020 	rsb	r0, r0, #32
 8013360:	4440      	add	r0, r8
 8013362:	f010 001f 	ands.w	r0, r0, #31
 8013366:	d047      	beq.n	80133f8 <_dtoa_r+0x8c0>
 8013368:	f1c0 0320 	rsb	r3, r0, #32
 801336c:	2b04      	cmp	r3, #4
 801336e:	dd3b      	ble.n	80133e8 <_dtoa_r+0x8b0>
 8013370:	9b05      	ldr	r3, [sp, #20]
 8013372:	f1c0 001c 	rsb	r0, r0, #28
 8013376:	4403      	add	r3, r0
 8013378:	9305      	str	r3, [sp, #20]
 801337a:	4405      	add	r5, r0
 801337c:	4480      	add	r8, r0
 801337e:	9b05      	ldr	r3, [sp, #20]
 8013380:	2b00      	cmp	r3, #0
 8013382:	dd05      	ble.n	8013390 <_dtoa_r+0x858>
 8013384:	461a      	mov	r2, r3
 8013386:	9904      	ldr	r1, [sp, #16]
 8013388:	4620      	mov	r0, r4
 801338a:	f001 f8bb 	bl	8014504 <__lshift>
 801338e:	9004      	str	r0, [sp, #16]
 8013390:	f1b8 0f00 	cmp.w	r8, #0
 8013394:	dd05      	ble.n	80133a2 <_dtoa_r+0x86a>
 8013396:	4639      	mov	r1, r7
 8013398:	4642      	mov	r2, r8
 801339a:	4620      	mov	r0, r4
 801339c:	f001 f8b2 	bl	8014504 <__lshift>
 80133a0:	4607      	mov	r7, r0
 80133a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80133a4:	b353      	cbz	r3, 80133fc <_dtoa_r+0x8c4>
 80133a6:	4639      	mov	r1, r7
 80133a8:	9804      	ldr	r0, [sp, #16]
 80133aa:	f001 f8ff 	bl	80145ac <__mcmp>
 80133ae:	2800      	cmp	r0, #0
 80133b0:	da24      	bge.n	80133fc <_dtoa_r+0x8c4>
 80133b2:	2300      	movs	r3, #0
 80133b4:	220a      	movs	r2, #10
 80133b6:	9904      	ldr	r1, [sp, #16]
 80133b8:	4620      	mov	r0, r4
 80133ba:	f000 feee 	bl	801419a <__multadd>
 80133be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80133c0:	9004      	str	r0, [sp, #16]
 80133c2:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80133c6:	2b00      	cmp	r3, #0
 80133c8:	f000 814d 	beq.w	8013666 <_dtoa_r+0xb2e>
 80133cc:	2300      	movs	r3, #0
 80133ce:	4631      	mov	r1, r6
 80133d0:	220a      	movs	r2, #10
 80133d2:	4620      	mov	r0, r4
 80133d4:	f000 fee1 	bl	801419a <__multadd>
 80133d8:	9b02      	ldr	r3, [sp, #8]
 80133da:	2b00      	cmp	r3, #0
 80133dc:	4606      	mov	r6, r0
 80133de:	dc4f      	bgt.n	8013480 <_dtoa_r+0x948>
 80133e0:	9b06      	ldr	r3, [sp, #24]
 80133e2:	2b02      	cmp	r3, #2
 80133e4:	dd4c      	ble.n	8013480 <_dtoa_r+0x948>
 80133e6:	e011      	b.n	801340c <_dtoa_r+0x8d4>
 80133e8:	d0c9      	beq.n	801337e <_dtoa_r+0x846>
 80133ea:	9a05      	ldr	r2, [sp, #20]
 80133ec:	331c      	adds	r3, #28
 80133ee:	441a      	add	r2, r3
 80133f0:	9205      	str	r2, [sp, #20]
 80133f2:	441d      	add	r5, r3
 80133f4:	4498      	add	r8, r3
 80133f6:	e7c2      	b.n	801337e <_dtoa_r+0x846>
 80133f8:	4603      	mov	r3, r0
 80133fa:	e7f6      	b.n	80133ea <_dtoa_r+0x8b2>
 80133fc:	f1b9 0f00 	cmp.w	r9, #0
 8013400:	dc38      	bgt.n	8013474 <_dtoa_r+0x93c>
 8013402:	9b06      	ldr	r3, [sp, #24]
 8013404:	2b02      	cmp	r3, #2
 8013406:	dd35      	ble.n	8013474 <_dtoa_r+0x93c>
 8013408:	f8cd 9008 	str.w	r9, [sp, #8]
 801340c:	9b02      	ldr	r3, [sp, #8]
 801340e:	b963      	cbnz	r3, 801342a <_dtoa_r+0x8f2>
 8013410:	4639      	mov	r1, r7
 8013412:	2205      	movs	r2, #5
 8013414:	4620      	mov	r0, r4
 8013416:	f000 fec0 	bl	801419a <__multadd>
 801341a:	4601      	mov	r1, r0
 801341c:	4607      	mov	r7, r0
 801341e:	9804      	ldr	r0, [sp, #16]
 8013420:	f001 f8c4 	bl	80145ac <__mcmp>
 8013424:	2800      	cmp	r0, #0
 8013426:	f73f adcc 	bgt.w	8012fc2 <_dtoa_r+0x48a>
 801342a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801342c:	465d      	mov	r5, fp
 801342e:	ea6f 0a03 	mvn.w	sl, r3
 8013432:	f04f 0900 	mov.w	r9, #0
 8013436:	4639      	mov	r1, r7
 8013438:	4620      	mov	r0, r4
 801343a:	f000 fe97 	bl	801416c <_Bfree>
 801343e:	2e00      	cmp	r6, #0
 8013440:	f43f aeb7 	beq.w	80131b2 <_dtoa_r+0x67a>
 8013444:	f1b9 0f00 	cmp.w	r9, #0
 8013448:	d005      	beq.n	8013456 <_dtoa_r+0x91e>
 801344a:	45b1      	cmp	r9, r6
 801344c:	d003      	beq.n	8013456 <_dtoa_r+0x91e>
 801344e:	4649      	mov	r1, r9
 8013450:	4620      	mov	r0, r4
 8013452:	f000 fe8b 	bl	801416c <_Bfree>
 8013456:	4631      	mov	r1, r6
 8013458:	4620      	mov	r0, r4
 801345a:	f000 fe87 	bl	801416c <_Bfree>
 801345e:	e6a8      	b.n	80131b2 <_dtoa_r+0x67a>
 8013460:	2700      	movs	r7, #0
 8013462:	463e      	mov	r6, r7
 8013464:	e7e1      	b.n	801342a <_dtoa_r+0x8f2>
 8013466:	f8dd a020 	ldr.w	sl, [sp, #32]
 801346a:	463e      	mov	r6, r7
 801346c:	e5a9      	b.n	8012fc2 <_dtoa_r+0x48a>
 801346e:	bf00      	nop
 8013470:	40240000 	.word	0x40240000
 8013474:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013476:	f8cd 9008 	str.w	r9, [sp, #8]
 801347a:	2b00      	cmp	r3, #0
 801347c:	f000 80fa 	beq.w	8013674 <_dtoa_r+0xb3c>
 8013480:	2d00      	cmp	r5, #0
 8013482:	dd05      	ble.n	8013490 <_dtoa_r+0x958>
 8013484:	4631      	mov	r1, r6
 8013486:	462a      	mov	r2, r5
 8013488:	4620      	mov	r0, r4
 801348a:	f001 f83b 	bl	8014504 <__lshift>
 801348e:	4606      	mov	r6, r0
 8013490:	9b07      	ldr	r3, [sp, #28]
 8013492:	2b00      	cmp	r3, #0
 8013494:	d04c      	beq.n	8013530 <_dtoa_r+0x9f8>
 8013496:	6871      	ldr	r1, [r6, #4]
 8013498:	4620      	mov	r0, r4
 801349a:	f000 fe33 	bl	8014104 <_Balloc>
 801349e:	6932      	ldr	r2, [r6, #16]
 80134a0:	3202      	adds	r2, #2
 80134a2:	4605      	mov	r5, r0
 80134a4:	0092      	lsls	r2, r2, #2
 80134a6:	f106 010c 	add.w	r1, r6, #12
 80134aa:	300c      	adds	r0, #12
 80134ac:	f7fd fe70 	bl	8011190 <memcpy>
 80134b0:	2201      	movs	r2, #1
 80134b2:	4629      	mov	r1, r5
 80134b4:	4620      	mov	r0, r4
 80134b6:	f001 f825 	bl	8014504 <__lshift>
 80134ba:	9b00      	ldr	r3, [sp, #0]
 80134bc:	f8cd b014 	str.w	fp, [sp, #20]
 80134c0:	f003 0301 	and.w	r3, r3, #1
 80134c4:	46b1      	mov	r9, r6
 80134c6:	9307      	str	r3, [sp, #28]
 80134c8:	4606      	mov	r6, r0
 80134ca:	4639      	mov	r1, r7
 80134cc:	9804      	ldr	r0, [sp, #16]
 80134ce:	f7ff faa7 	bl	8012a20 <quorem>
 80134d2:	4649      	mov	r1, r9
 80134d4:	4605      	mov	r5, r0
 80134d6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80134da:	9804      	ldr	r0, [sp, #16]
 80134dc:	f001 f866 	bl	80145ac <__mcmp>
 80134e0:	4632      	mov	r2, r6
 80134e2:	9000      	str	r0, [sp, #0]
 80134e4:	4639      	mov	r1, r7
 80134e6:	4620      	mov	r0, r4
 80134e8:	f001 f87a 	bl	80145e0 <__mdiff>
 80134ec:	68c3      	ldr	r3, [r0, #12]
 80134ee:	4602      	mov	r2, r0
 80134f0:	bb03      	cbnz	r3, 8013534 <_dtoa_r+0x9fc>
 80134f2:	4601      	mov	r1, r0
 80134f4:	9008      	str	r0, [sp, #32]
 80134f6:	9804      	ldr	r0, [sp, #16]
 80134f8:	f001 f858 	bl	80145ac <__mcmp>
 80134fc:	9a08      	ldr	r2, [sp, #32]
 80134fe:	4603      	mov	r3, r0
 8013500:	4611      	mov	r1, r2
 8013502:	4620      	mov	r0, r4
 8013504:	9308      	str	r3, [sp, #32]
 8013506:	f000 fe31 	bl	801416c <_Bfree>
 801350a:	9b08      	ldr	r3, [sp, #32]
 801350c:	b9a3      	cbnz	r3, 8013538 <_dtoa_r+0xa00>
 801350e:	9a06      	ldr	r2, [sp, #24]
 8013510:	b992      	cbnz	r2, 8013538 <_dtoa_r+0xa00>
 8013512:	9a07      	ldr	r2, [sp, #28]
 8013514:	b982      	cbnz	r2, 8013538 <_dtoa_r+0xa00>
 8013516:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801351a:	d029      	beq.n	8013570 <_dtoa_r+0xa38>
 801351c:	9b00      	ldr	r3, [sp, #0]
 801351e:	2b00      	cmp	r3, #0
 8013520:	dd01      	ble.n	8013526 <_dtoa_r+0x9ee>
 8013522:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8013526:	9b05      	ldr	r3, [sp, #20]
 8013528:	1c5d      	adds	r5, r3, #1
 801352a:	f883 8000 	strb.w	r8, [r3]
 801352e:	e782      	b.n	8013436 <_dtoa_r+0x8fe>
 8013530:	4630      	mov	r0, r6
 8013532:	e7c2      	b.n	80134ba <_dtoa_r+0x982>
 8013534:	2301      	movs	r3, #1
 8013536:	e7e3      	b.n	8013500 <_dtoa_r+0x9c8>
 8013538:	9a00      	ldr	r2, [sp, #0]
 801353a:	2a00      	cmp	r2, #0
 801353c:	db04      	blt.n	8013548 <_dtoa_r+0xa10>
 801353e:	d125      	bne.n	801358c <_dtoa_r+0xa54>
 8013540:	9a06      	ldr	r2, [sp, #24]
 8013542:	bb1a      	cbnz	r2, 801358c <_dtoa_r+0xa54>
 8013544:	9a07      	ldr	r2, [sp, #28]
 8013546:	bb0a      	cbnz	r2, 801358c <_dtoa_r+0xa54>
 8013548:	2b00      	cmp	r3, #0
 801354a:	ddec      	ble.n	8013526 <_dtoa_r+0x9ee>
 801354c:	2201      	movs	r2, #1
 801354e:	9904      	ldr	r1, [sp, #16]
 8013550:	4620      	mov	r0, r4
 8013552:	f000 ffd7 	bl	8014504 <__lshift>
 8013556:	4639      	mov	r1, r7
 8013558:	9004      	str	r0, [sp, #16]
 801355a:	f001 f827 	bl	80145ac <__mcmp>
 801355e:	2800      	cmp	r0, #0
 8013560:	dc03      	bgt.n	801356a <_dtoa_r+0xa32>
 8013562:	d1e0      	bne.n	8013526 <_dtoa_r+0x9ee>
 8013564:	f018 0f01 	tst.w	r8, #1
 8013568:	d0dd      	beq.n	8013526 <_dtoa_r+0x9ee>
 801356a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801356e:	d1d8      	bne.n	8013522 <_dtoa_r+0x9ea>
 8013570:	9b05      	ldr	r3, [sp, #20]
 8013572:	9a05      	ldr	r2, [sp, #20]
 8013574:	1c5d      	adds	r5, r3, #1
 8013576:	2339      	movs	r3, #57	; 0x39
 8013578:	7013      	strb	r3, [r2, #0]
 801357a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 801357e:	2b39      	cmp	r3, #57	; 0x39
 8013580:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 8013584:	d04f      	beq.n	8013626 <_dtoa_r+0xaee>
 8013586:	3301      	adds	r3, #1
 8013588:	7013      	strb	r3, [r2, #0]
 801358a:	e754      	b.n	8013436 <_dtoa_r+0x8fe>
 801358c:	9a05      	ldr	r2, [sp, #20]
 801358e:	2b00      	cmp	r3, #0
 8013590:	f102 0501 	add.w	r5, r2, #1
 8013594:	dd06      	ble.n	80135a4 <_dtoa_r+0xa6c>
 8013596:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 801359a:	d0e9      	beq.n	8013570 <_dtoa_r+0xa38>
 801359c:	f108 0801 	add.w	r8, r8, #1
 80135a0:	9b05      	ldr	r3, [sp, #20]
 80135a2:	e7c2      	b.n	801352a <_dtoa_r+0x9f2>
 80135a4:	9a02      	ldr	r2, [sp, #8]
 80135a6:	f805 8c01 	strb.w	r8, [r5, #-1]
 80135aa:	eba5 030b 	sub.w	r3, r5, fp
 80135ae:	4293      	cmp	r3, r2
 80135b0:	d021      	beq.n	80135f6 <_dtoa_r+0xabe>
 80135b2:	2300      	movs	r3, #0
 80135b4:	220a      	movs	r2, #10
 80135b6:	9904      	ldr	r1, [sp, #16]
 80135b8:	4620      	mov	r0, r4
 80135ba:	f000 fdee 	bl	801419a <__multadd>
 80135be:	45b1      	cmp	r9, r6
 80135c0:	9004      	str	r0, [sp, #16]
 80135c2:	f04f 0300 	mov.w	r3, #0
 80135c6:	f04f 020a 	mov.w	r2, #10
 80135ca:	4649      	mov	r1, r9
 80135cc:	4620      	mov	r0, r4
 80135ce:	d105      	bne.n	80135dc <_dtoa_r+0xaa4>
 80135d0:	f000 fde3 	bl	801419a <__multadd>
 80135d4:	4681      	mov	r9, r0
 80135d6:	4606      	mov	r6, r0
 80135d8:	9505      	str	r5, [sp, #20]
 80135da:	e776      	b.n	80134ca <_dtoa_r+0x992>
 80135dc:	f000 fddd 	bl	801419a <__multadd>
 80135e0:	4631      	mov	r1, r6
 80135e2:	4681      	mov	r9, r0
 80135e4:	2300      	movs	r3, #0
 80135e6:	220a      	movs	r2, #10
 80135e8:	4620      	mov	r0, r4
 80135ea:	f000 fdd6 	bl	801419a <__multadd>
 80135ee:	4606      	mov	r6, r0
 80135f0:	e7f2      	b.n	80135d8 <_dtoa_r+0xaa0>
 80135f2:	f04f 0900 	mov.w	r9, #0
 80135f6:	2201      	movs	r2, #1
 80135f8:	9904      	ldr	r1, [sp, #16]
 80135fa:	4620      	mov	r0, r4
 80135fc:	f000 ff82 	bl	8014504 <__lshift>
 8013600:	4639      	mov	r1, r7
 8013602:	9004      	str	r0, [sp, #16]
 8013604:	f000 ffd2 	bl	80145ac <__mcmp>
 8013608:	2800      	cmp	r0, #0
 801360a:	dcb6      	bgt.n	801357a <_dtoa_r+0xa42>
 801360c:	d102      	bne.n	8013614 <_dtoa_r+0xadc>
 801360e:	f018 0f01 	tst.w	r8, #1
 8013612:	d1b2      	bne.n	801357a <_dtoa_r+0xa42>
 8013614:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013618:	2b30      	cmp	r3, #48	; 0x30
 801361a:	f105 32ff 	add.w	r2, r5, #4294967295	; 0xffffffff
 801361e:	f47f af0a 	bne.w	8013436 <_dtoa_r+0x8fe>
 8013622:	4615      	mov	r5, r2
 8013624:	e7f6      	b.n	8013614 <_dtoa_r+0xadc>
 8013626:	4593      	cmp	fp, r2
 8013628:	d105      	bne.n	8013636 <_dtoa_r+0xafe>
 801362a:	2331      	movs	r3, #49	; 0x31
 801362c:	f10a 0a01 	add.w	sl, sl, #1
 8013630:	f88b 3000 	strb.w	r3, [fp]
 8013634:	e6ff      	b.n	8013436 <_dtoa_r+0x8fe>
 8013636:	4615      	mov	r5, r2
 8013638:	e79f      	b.n	801357a <_dtoa_r+0xa42>
 801363a:	f8df b064 	ldr.w	fp, [pc, #100]	; 80136a0 <_dtoa_r+0xb68>
 801363e:	e007      	b.n	8013650 <_dtoa_r+0xb18>
 8013640:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013642:	f8df b060 	ldr.w	fp, [pc, #96]	; 80136a4 <_dtoa_r+0xb6c>
 8013646:	b11b      	cbz	r3, 8013650 <_dtoa_r+0xb18>
 8013648:	f10b 0308 	add.w	r3, fp, #8
 801364c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801364e:	6013      	str	r3, [r2, #0]
 8013650:	4658      	mov	r0, fp
 8013652:	b017      	add	sp, #92	; 0x5c
 8013654:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013658:	9b06      	ldr	r3, [sp, #24]
 801365a:	2b01      	cmp	r3, #1
 801365c:	f77f ae35 	ble.w	80132ca <_dtoa_r+0x792>
 8013660:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8013662:	9307      	str	r3, [sp, #28]
 8013664:	e649      	b.n	80132fa <_dtoa_r+0x7c2>
 8013666:	9b02      	ldr	r3, [sp, #8]
 8013668:	2b00      	cmp	r3, #0
 801366a:	dc03      	bgt.n	8013674 <_dtoa_r+0xb3c>
 801366c:	9b06      	ldr	r3, [sp, #24]
 801366e:	2b02      	cmp	r3, #2
 8013670:	f73f aecc 	bgt.w	801340c <_dtoa_r+0x8d4>
 8013674:	465d      	mov	r5, fp
 8013676:	4639      	mov	r1, r7
 8013678:	9804      	ldr	r0, [sp, #16]
 801367a:	f7ff f9d1 	bl	8012a20 <quorem>
 801367e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8013682:	f805 8b01 	strb.w	r8, [r5], #1
 8013686:	9a02      	ldr	r2, [sp, #8]
 8013688:	eba5 030b 	sub.w	r3, r5, fp
 801368c:	429a      	cmp	r2, r3
 801368e:	ddb0      	ble.n	80135f2 <_dtoa_r+0xaba>
 8013690:	2300      	movs	r3, #0
 8013692:	220a      	movs	r2, #10
 8013694:	9904      	ldr	r1, [sp, #16]
 8013696:	4620      	mov	r0, r4
 8013698:	f000 fd7f 	bl	801419a <__multadd>
 801369c:	9004      	str	r0, [sp, #16]
 801369e:	e7ea      	b.n	8013676 <_dtoa_r+0xb3e>
 80136a0:	08017964 	.word	0x08017964
 80136a4:	080179d8 	.word	0x080179d8

080136a8 <__sflush_r>:
 80136a8:	898a      	ldrh	r2, [r1, #12]
 80136aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80136ae:	4605      	mov	r5, r0
 80136b0:	0710      	lsls	r0, r2, #28
 80136b2:	460c      	mov	r4, r1
 80136b4:	d458      	bmi.n	8013768 <__sflush_r+0xc0>
 80136b6:	684b      	ldr	r3, [r1, #4]
 80136b8:	2b00      	cmp	r3, #0
 80136ba:	dc05      	bgt.n	80136c8 <__sflush_r+0x20>
 80136bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80136be:	2b00      	cmp	r3, #0
 80136c0:	dc02      	bgt.n	80136c8 <__sflush_r+0x20>
 80136c2:	2000      	movs	r0, #0
 80136c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80136ca:	2e00      	cmp	r6, #0
 80136cc:	d0f9      	beq.n	80136c2 <__sflush_r+0x1a>
 80136ce:	2300      	movs	r3, #0
 80136d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80136d4:	682f      	ldr	r7, [r5, #0]
 80136d6:	6a21      	ldr	r1, [r4, #32]
 80136d8:	602b      	str	r3, [r5, #0]
 80136da:	d032      	beq.n	8013742 <__sflush_r+0x9a>
 80136dc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80136de:	89a3      	ldrh	r3, [r4, #12]
 80136e0:	075a      	lsls	r2, r3, #29
 80136e2:	d505      	bpl.n	80136f0 <__sflush_r+0x48>
 80136e4:	6863      	ldr	r3, [r4, #4]
 80136e6:	1ac0      	subs	r0, r0, r3
 80136e8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80136ea:	b10b      	cbz	r3, 80136f0 <__sflush_r+0x48>
 80136ec:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80136ee:	1ac0      	subs	r0, r0, r3
 80136f0:	2300      	movs	r3, #0
 80136f2:	4602      	mov	r2, r0
 80136f4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80136f6:	6a21      	ldr	r1, [r4, #32]
 80136f8:	4628      	mov	r0, r5
 80136fa:	47b0      	blx	r6
 80136fc:	1c43      	adds	r3, r0, #1
 80136fe:	89a3      	ldrh	r3, [r4, #12]
 8013700:	d106      	bne.n	8013710 <__sflush_r+0x68>
 8013702:	6829      	ldr	r1, [r5, #0]
 8013704:	291d      	cmp	r1, #29
 8013706:	d848      	bhi.n	801379a <__sflush_r+0xf2>
 8013708:	4a29      	ldr	r2, [pc, #164]	; (80137b0 <__sflush_r+0x108>)
 801370a:	40ca      	lsrs	r2, r1
 801370c:	07d6      	lsls	r6, r2, #31
 801370e:	d544      	bpl.n	801379a <__sflush_r+0xf2>
 8013710:	2200      	movs	r2, #0
 8013712:	6062      	str	r2, [r4, #4]
 8013714:	04d9      	lsls	r1, r3, #19
 8013716:	6922      	ldr	r2, [r4, #16]
 8013718:	6022      	str	r2, [r4, #0]
 801371a:	d504      	bpl.n	8013726 <__sflush_r+0x7e>
 801371c:	1c42      	adds	r2, r0, #1
 801371e:	d101      	bne.n	8013724 <__sflush_r+0x7c>
 8013720:	682b      	ldr	r3, [r5, #0]
 8013722:	b903      	cbnz	r3, 8013726 <__sflush_r+0x7e>
 8013724:	6560      	str	r0, [r4, #84]	; 0x54
 8013726:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013728:	602f      	str	r7, [r5, #0]
 801372a:	2900      	cmp	r1, #0
 801372c:	d0c9      	beq.n	80136c2 <__sflush_r+0x1a>
 801372e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013732:	4299      	cmp	r1, r3
 8013734:	d002      	beq.n	801373c <__sflush_r+0x94>
 8013736:	4628      	mov	r0, r5
 8013738:	f001 f8f2 	bl	8014920 <_free_r>
 801373c:	2000      	movs	r0, #0
 801373e:	6360      	str	r0, [r4, #52]	; 0x34
 8013740:	e7c0      	b.n	80136c4 <__sflush_r+0x1c>
 8013742:	2301      	movs	r3, #1
 8013744:	4628      	mov	r0, r5
 8013746:	47b0      	blx	r6
 8013748:	1c41      	adds	r1, r0, #1
 801374a:	d1c8      	bne.n	80136de <__sflush_r+0x36>
 801374c:	682b      	ldr	r3, [r5, #0]
 801374e:	2b00      	cmp	r3, #0
 8013750:	d0c5      	beq.n	80136de <__sflush_r+0x36>
 8013752:	2b1d      	cmp	r3, #29
 8013754:	d001      	beq.n	801375a <__sflush_r+0xb2>
 8013756:	2b16      	cmp	r3, #22
 8013758:	d101      	bne.n	801375e <__sflush_r+0xb6>
 801375a:	602f      	str	r7, [r5, #0]
 801375c:	e7b1      	b.n	80136c2 <__sflush_r+0x1a>
 801375e:	89a3      	ldrh	r3, [r4, #12]
 8013760:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013764:	81a3      	strh	r3, [r4, #12]
 8013766:	e7ad      	b.n	80136c4 <__sflush_r+0x1c>
 8013768:	690f      	ldr	r7, [r1, #16]
 801376a:	2f00      	cmp	r7, #0
 801376c:	d0a9      	beq.n	80136c2 <__sflush_r+0x1a>
 801376e:	0793      	lsls	r3, r2, #30
 8013770:	680e      	ldr	r6, [r1, #0]
 8013772:	bf08      	it	eq
 8013774:	694b      	ldreq	r3, [r1, #20]
 8013776:	600f      	str	r7, [r1, #0]
 8013778:	bf18      	it	ne
 801377a:	2300      	movne	r3, #0
 801377c:	eba6 0807 	sub.w	r8, r6, r7
 8013780:	608b      	str	r3, [r1, #8]
 8013782:	f1b8 0f00 	cmp.w	r8, #0
 8013786:	dd9c      	ble.n	80136c2 <__sflush_r+0x1a>
 8013788:	4643      	mov	r3, r8
 801378a:	463a      	mov	r2, r7
 801378c:	6a21      	ldr	r1, [r4, #32]
 801378e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013790:	4628      	mov	r0, r5
 8013792:	47b0      	blx	r6
 8013794:	2800      	cmp	r0, #0
 8013796:	dc06      	bgt.n	80137a6 <__sflush_r+0xfe>
 8013798:	89a3      	ldrh	r3, [r4, #12]
 801379a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801379e:	81a3      	strh	r3, [r4, #12]
 80137a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80137a4:	e78e      	b.n	80136c4 <__sflush_r+0x1c>
 80137a6:	4407      	add	r7, r0
 80137a8:	eba8 0800 	sub.w	r8, r8, r0
 80137ac:	e7e9      	b.n	8013782 <__sflush_r+0xda>
 80137ae:	bf00      	nop
 80137b0:	20400001 	.word	0x20400001

080137b4 <_fflush_r>:
 80137b4:	b538      	push	{r3, r4, r5, lr}
 80137b6:	690b      	ldr	r3, [r1, #16]
 80137b8:	4605      	mov	r5, r0
 80137ba:	460c      	mov	r4, r1
 80137bc:	b1db      	cbz	r3, 80137f6 <_fflush_r+0x42>
 80137be:	b118      	cbz	r0, 80137c8 <_fflush_r+0x14>
 80137c0:	6983      	ldr	r3, [r0, #24]
 80137c2:	b90b      	cbnz	r3, 80137c8 <_fflush_r+0x14>
 80137c4:	f000 f860 	bl	8013888 <__sinit>
 80137c8:	4b0c      	ldr	r3, [pc, #48]	; (80137fc <_fflush_r+0x48>)
 80137ca:	429c      	cmp	r4, r3
 80137cc:	d109      	bne.n	80137e2 <_fflush_r+0x2e>
 80137ce:	686c      	ldr	r4, [r5, #4]
 80137d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80137d4:	b17b      	cbz	r3, 80137f6 <_fflush_r+0x42>
 80137d6:	4621      	mov	r1, r4
 80137d8:	4628      	mov	r0, r5
 80137da:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80137de:	f7ff bf63 	b.w	80136a8 <__sflush_r>
 80137e2:	4b07      	ldr	r3, [pc, #28]	; (8013800 <_fflush_r+0x4c>)
 80137e4:	429c      	cmp	r4, r3
 80137e6:	d101      	bne.n	80137ec <_fflush_r+0x38>
 80137e8:	68ac      	ldr	r4, [r5, #8]
 80137ea:	e7f1      	b.n	80137d0 <_fflush_r+0x1c>
 80137ec:	4b05      	ldr	r3, [pc, #20]	; (8013804 <_fflush_r+0x50>)
 80137ee:	429c      	cmp	r4, r3
 80137f0:	bf08      	it	eq
 80137f2:	68ec      	ldreq	r4, [r5, #12]
 80137f4:	e7ec      	b.n	80137d0 <_fflush_r+0x1c>
 80137f6:	2000      	movs	r0, #0
 80137f8:	bd38      	pop	{r3, r4, r5, pc}
 80137fa:	bf00      	nop
 80137fc:	08017a08 	.word	0x08017a08
 8013800:	08017a28 	.word	0x08017a28
 8013804:	080179e8 	.word	0x080179e8

08013808 <std>:
 8013808:	2300      	movs	r3, #0
 801380a:	b510      	push	{r4, lr}
 801380c:	4604      	mov	r4, r0
 801380e:	e9c0 3300 	strd	r3, r3, [r0]
 8013812:	6083      	str	r3, [r0, #8]
 8013814:	8181      	strh	r1, [r0, #12]
 8013816:	6643      	str	r3, [r0, #100]	; 0x64
 8013818:	81c2      	strh	r2, [r0, #14]
 801381a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801381e:	6183      	str	r3, [r0, #24]
 8013820:	4619      	mov	r1, r3
 8013822:	2208      	movs	r2, #8
 8013824:	305c      	adds	r0, #92	; 0x5c
 8013826:	f7fd fcbe 	bl	80111a6 <memset>
 801382a:	4b05      	ldr	r3, [pc, #20]	; (8013840 <std+0x38>)
 801382c:	6263      	str	r3, [r4, #36]	; 0x24
 801382e:	4b05      	ldr	r3, [pc, #20]	; (8013844 <std+0x3c>)
 8013830:	62a3      	str	r3, [r4, #40]	; 0x28
 8013832:	4b05      	ldr	r3, [pc, #20]	; (8013848 <std+0x40>)
 8013834:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013836:	4b05      	ldr	r3, [pc, #20]	; (801384c <std+0x44>)
 8013838:	6224      	str	r4, [r4, #32]
 801383a:	6323      	str	r3, [r4, #48]	; 0x30
 801383c:	bd10      	pop	{r4, pc}
 801383e:	bf00      	nop
 8013840:	08014fc1 	.word	0x08014fc1
 8013844:	08014fe3 	.word	0x08014fe3
 8013848:	0801501b 	.word	0x0801501b
 801384c:	0801503f 	.word	0x0801503f

08013850 <_cleanup_r>:
 8013850:	4901      	ldr	r1, [pc, #4]	; (8013858 <_cleanup_r+0x8>)
 8013852:	f000 b885 	b.w	8013960 <_fwalk_reent>
 8013856:	bf00      	nop
 8013858:	080137b5 	.word	0x080137b5

0801385c <__sfmoreglue>:
 801385c:	b570      	push	{r4, r5, r6, lr}
 801385e:	1e4a      	subs	r2, r1, #1
 8013860:	2568      	movs	r5, #104	; 0x68
 8013862:	4355      	muls	r5, r2
 8013864:	460e      	mov	r6, r1
 8013866:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801386a:	f001 f8a7 	bl	80149bc <_malloc_r>
 801386e:	4604      	mov	r4, r0
 8013870:	b140      	cbz	r0, 8013884 <__sfmoreglue+0x28>
 8013872:	2100      	movs	r1, #0
 8013874:	e9c0 1600 	strd	r1, r6, [r0]
 8013878:	300c      	adds	r0, #12
 801387a:	60a0      	str	r0, [r4, #8]
 801387c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013880:	f7fd fc91 	bl	80111a6 <memset>
 8013884:	4620      	mov	r0, r4
 8013886:	bd70      	pop	{r4, r5, r6, pc}

08013888 <__sinit>:
 8013888:	6983      	ldr	r3, [r0, #24]
 801388a:	b510      	push	{r4, lr}
 801388c:	4604      	mov	r4, r0
 801388e:	bb33      	cbnz	r3, 80138de <__sinit+0x56>
 8013890:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8013894:	6503      	str	r3, [r0, #80]	; 0x50
 8013896:	4b12      	ldr	r3, [pc, #72]	; (80138e0 <__sinit+0x58>)
 8013898:	4a12      	ldr	r2, [pc, #72]	; (80138e4 <__sinit+0x5c>)
 801389a:	681b      	ldr	r3, [r3, #0]
 801389c:	6282      	str	r2, [r0, #40]	; 0x28
 801389e:	4298      	cmp	r0, r3
 80138a0:	bf04      	itt	eq
 80138a2:	2301      	moveq	r3, #1
 80138a4:	6183      	streq	r3, [r0, #24]
 80138a6:	f000 f81f 	bl	80138e8 <__sfp>
 80138aa:	6060      	str	r0, [r4, #4]
 80138ac:	4620      	mov	r0, r4
 80138ae:	f000 f81b 	bl	80138e8 <__sfp>
 80138b2:	60a0      	str	r0, [r4, #8]
 80138b4:	4620      	mov	r0, r4
 80138b6:	f000 f817 	bl	80138e8 <__sfp>
 80138ba:	2200      	movs	r2, #0
 80138bc:	60e0      	str	r0, [r4, #12]
 80138be:	2104      	movs	r1, #4
 80138c0:	6860      	ldr	r0, [r4, #4]
 80138c2:	f7ff ffa1 	bl	8013808 <std>
 80138c6:	2201      	movs	r2, #1
 80138c8:	2109      	movs	r1, #9
 80138ca:	68a0      	ldr	r0, [r4, #8]
 80138cc:	f7ff ff9c 	bl	8013808 <std>
 80138d0:	2202      	movs	r2, #2
 80138d2:	2112      	movs	r1, #18
 80138d4:	68e0      	ldr	r0, [r4, #12]
 80138d6:	f7ff ff97 	bl	8013808 <std>
 80138da:	2301      	movs	r3, #1
 80138dc:	61a3      	str	r3, [r4, #24]
 80138de:	bd10      	pop	{r4, pc}
 80138e0:	08017950 	.word	0x08017950
 80138e4:	08013851 	.word	0x08013851

080138e8 <__sfp>:
 80138e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80138ea:	4b1b      	ldr	r3, [pc, #108]	; (8013958 <__sfp+0x70>)
 80138ec:	681e      	ldr	r6, [r3, #0]
 80138ee:	69b3      	ldr	r3, [r6, #24]
 80138f0:	4607      	mov	r7, r0
 80138f2:	b913      	cbnz	r3, 80138fa <__sfp+0x12>
 80138f4:	4630      	mov	r0, r6
 80138f6:	f7ff ffc7 	bl	8013888 <__sinit>
 80138fa:	3648      	adds	r6, #72	; 0x48
 80138fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013900:	3b01      	subs	r3, #1
 8013902:	d503      	bpl.n	801390c <__sfp+0x24>
 8013904:	6833      	ldr	r3, [r6, #0]
 8013906:	b133      	cbz	r3, 8013916 <__sfp+0x2e>
 8013908:	6836      	ldr	r6, [r6, #0]
 801390a:	e7f7      	b.n	80138fc <__sfp+0x14>
 801390c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013910:	b16d      	cbz	r5, 801392e <__sfp+0x46>
 8013912:	3468      	adds	r4, #104	; 0x68
 8013914:	e7f4      	b.n	8013900 <__sfp+0x18>
 8013916:	2104      	movs	r1, #4
 8013918:	4638      	mov	r0, r7
 801391a:	f7ff ff9f 	bl	801385c <__sfmoreglue>
 801391e:	6030      	str	r0, [r6, #0]
 8013920:	2800      	cmp	r0, #0
 8013922:	d1f1      	bne.n	8013908 <__sfp+0x20>
 8013924:	230c      	movs	r3, #12
 8013926:	603b      	str	r3, [r7, #0]
 8013928:	4604      	mov	r4, r0
 801392a:	4620      	mov	r0, r4
 801392c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801392e:	4b0b      	ldr	r3, [pc, #44]	; (801395c <__sfp+0x74>)
 8013930:	6665      	str	r5, [r4, #100]	; 0x64
 8013932:	e9c4 5500 	strd	r5, r5, [r4]
 8013936:	60a5      	str	r5, [r4, #8]
 8013938:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801393c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8013940:	2208      	movs	r2, #8
 8013942:	4629      	mov	r1, r5
 8013944:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013948:	f7fd fc2d 	bl	80111a6 <memset>
 801394c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013950:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013954:	e7e9      	b.n	801392a <__sfp+0x42>
 8013956:	bf00      	nop
 8013958:	08017950 	.word	0x08017950
 801395c:	ffff0001 	.word	0xffff0001

08013960 <_fwalk_reent>:
 8013960:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013964:	4680      	mov	r8, r0
 8013966:	4689      	mov	r9, r1
 8013968:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801396c:	2600      	movs	r6, #0
 801396e:	b914      	cbnz	r4, 8013976 <_fwalk_reent+0x16>
 8013970:	4630      	mov	r0, r6
 8013972:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013976:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801397a:	3f01      	subs	r7, #1
 801397c:	d501      	bpl.n	8013982 <_fwalk_reent+0x22>
 801397e:	6824      	ldr	r4, [r4, #0]
 8013980:	e7f5      	b.n	801396e <_fwalk_reent+0xe>
 8013982:	89ab      	ldrh	r3, [r5, #12]
 8013984:	2b01      	cmp	r3, #1
 8013986:	d907      	bls.n	8013998 <_fwalk_reent+0x38>
 8013988:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801398c:	3301      	adds	r3, #1
 801398e:	d003      	beq.n	8013998 <_fwalk_reent+0x38>
 8013990:	4629      	mov	r1, r5
 8013992:	4640      	mov	r0, r8
 8013994:	47c8      	blx	r9
 8013996:	4306      	orrs	r6, r0
 8013998:	3568      	adds	r5, #104	; 0x68
 801399a:	e7ee      	b.n	801397a <_fwalk_reent+0x1a>

0801399c <rshift>:
 801399c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801399e:	6906      	ldr	r6, [r0, #16]
 80139a0:	114b      	asrs	r3, r1, #5
 80139a2:	429e      	cmp	r6, r3
 80139a4:	f100 0414 	add.w	r4, r0, #20
 80139a8:	dd30      	ble.n	8013a0c <rshift+0x70>
 80139aa:	f011 011f 	ands.w	r1, r1, #31
 80139ae:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80139b2:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80139b6:	d108      	bne.n	80139ca <rshift+0x2e>
 80139b8:	4621      	mov	r1, r4
 80139ba:	42b2      	cmp	r2, r6
 80139bc:	460b      	mov	r3, r1
 80139be:	d211      	bcs.n	80139e4 <rshift+0x48>
 80139c0:	f852 3b04 	ldr.w	r3, [r2], #4
 80139c4:	f841 3b04 	str.w	r3, [r1], #4
 80139c8:	e7f7      	b.n	80139ba <rshift+0x1e>
 80139ca:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80139ce:	f1c1 0c20 	rsb	ip, r1, #32
 80139d2:	40cd      	lsrs	r5, r1
 80139d4:	3204      	adds	r2, #4
 80139d6:	4623      	mov	r3, r4
 80139d8:	42b2      	cmp	r2, r6
 80139da:	4617      	mov	r7, r2
 80139dc:	d30c      	bcc.n	80139f8 <rshift+0x5c>
 80139de:	601d      	str	r5, [r3, #0]
 80139e0:	b105      	cbz	r5, 80139e4 <rshift+0x48>
 80139e2:	3304      	adds	r3, #4
 80139e4:	1b1a      	subs	r2, r3, r4
 80139e6:	42a3      	cmp	r3, r4
 80139e8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80139ec:	bf08      	it	eq
 80139ee:	2300      	moveq	r3, #0
 80139f0:	6102      	str	r2, [r0, #16]
 80139f2:	bf08      	it	eq
 80139f4:	6143      	streq	r3, [r0, #20]
 80139f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80139f8:	683f      	ldr	r7, [r7, #0]
 80139fa:	fa07 f70c 	lsl.w	r7, r7, ip
 80139fe:	433d      	orrs	r5, r7
 8013a00:	f843 5b04 	str.w	r5, [r3], #4
 8013a04:	f852 5b04 	ldr.w	r5, [r2], #4
 8013a08:	40cd      	lsrs	r5, r1
 8013a0a:	e7e5      	b.n	80139d8 <rshift+0x3c>
 8013a0c:	4623      	mov	r3, r4
 8013a0e:	e7e9      	b.n	80139e4 <rshift+0x48>

08013a10 <__hexdig_fun>:
 8013a10:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8013a14:	2b09      	cmp	r3, #9
 8013a16:	d802      	bhi.n	8013a1e <__hexdig_fun+0xe>
 8013a18:	3820      	subs	r0, #32
 8013a1a:	b2c0      	uxtb	r0, r0
 8013a1c:	4770      	bx	lr
 8013a1e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8013a22:	2b05      	cmp	r3, #5
 8013a24:	d801      	bhi.n	8013a2a <__hexdig_fun+0x1a>
 8013a26:	3847      	subs	r0, #71	; 0x47
 8013a28:	e7f7      	b.n	8013a1a <__hexdig_fun+0xa>
 8013a2a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8013a2e:	2b05      	cmp	r3, #5
 8013a30:	d801      	bhi.n	8013a36 <__hexdig_fun+0x26>
 8013a32:	3827      	subs	r0, #39	; 0x27
 8013a34:	e7f1      	b.n	8013a1a <__hexdig_fun+0xa>
 8013a36:	2000      	movs	r0, #0
 8013a38:	4770      	bx	lr

08013a3a <__gethex>:
 8013a3a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a3e:	b08b      	sub	sp, #44	; 0x2c
 8013a40:	468a      	mov	sl, r1
 8013a42:	9002      	str	r0, [sp, #8]
 8013a44:	9816      	ldr	r0, [sp, #88]	; 0x58
 8013a46:	9306      	str	r3, [sp, #24]
 8013a48:	4690      	mov	r8, r2
 8013a4a:	f000 facd 	bl	8013fe8 <__localeconv_l>
 8013a4e:	6803      	ldr	r3, [r0, #0]
 8013a50:	9303      	str	r3, [sp, #12]
 8013a52:	4618      	mov	r0, r3
 8013a54:	f7ec fbbc 	bl	80001d0 <strlen>
 8013a58:	9b03      	ldr	r3, [sp, #12]
 8013a5a:	9001      	str	r0, [sp, #4]
 8013a5c:	4403      	add	r3, r0
 8013a5e:	f04f 0b00 	mov.w	fp, #0
 8013a62:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8013a66:	9307      	str	r3, [sp, #28]
 8013a68:	f8da 3000 	ldr.w	r3, [sl]
 8013a6c:	3302      	adds	r3, #2
 8013a6e:	461f      	mov	r7, r3
 8013a70:	f813 0b01 	ldrb.w	r0, [r3], #1
 8013a74:	2830      	cmp	r0, #48	; 0x30
 8013a76:	d06c      	beq.n	8013b52 <__gethex+0x118>
 8013a78:	f7ff ffca 	bl	8013a10 <__hexdig_fun>
 8013a7c:	4604      	mov	r4, r0
 8013a7e:	2800      	cmp	r0, #0
 8013a80:	d16a      	bne.n	8013b58 <__gethex+0x11e>
 8013a82:	9a01      	ldr	r2, [sp, #4]
 8013a84:	9903      	ldr	r1, [sp, #12]
 8013a86:	4638      	mov	r0, r7
 8013a88:	f001 fadd 	bl	8015046 <strncmp>
 8013a8c:	2800      	cmp	r0, #0
 8013a8e:	d166      	bne.n	8013b5e <__gethex+0x124>
 8013a90:	9b01      	ldr	r3, [sp, #4]
 8013a92:	5cf8      	ldrb	r0, [r7, r3]
 8013a94:	18fe      	adds	r6, r7, r3
 8013a96:	f7ff ffbb 	bl	8013a10 <__hexdig_fun>
 8013a9a:	2800      	cmp	r0, #0
 8013a9c:	d062      	beq.n	8013b64 <__gethex+0x12a>
 8013a9e:	4633      	mov	r3, r6
 8013aa0:	7818      	ldrb	r0, [r3, #0]
 8013aa2:	2830      	cmp	r0, #48	; 0x30
 8013aa4:	461f      	mov	r7, r3
 8013aa6:	f103 0301 	add.w	r3, r3, #1
 8013aaa:	d0f9      	beq.n	8013aa0 <__gethex+0x66>
 8013aac:	f7ff ffb0 	bl	8013a10 <__hexdig_fun>
 8013ab0:	fab0 f580 	clz	r5, r0
 8013ab4:	096d      	lsrs	r5, r5, #5
 8013ab6:	4634      	mov	r4, r6
 8013ab8:	f04f 0b01 	mov.w	fp, #1
 8013abc:	463a      	mov	r2, r7
 8013abe:	4616      	mov	r6, r2
 8013ac0:	3201      	adds	r2, #1
 8013ac2:	7830      	ldrb	r0, [r6, #0]
 8013ac4:	f7ff ffa4 	bl	8013a10 <__hexdig_fun>
 8013ac8:	2800      	cmp	r0, #0
 8013aca:	d1f8      	bne.n	8013abe <__gethex+0x84>
 8013acc:	9a01      	ldr	r2, [sp, #4]
 8013ace:	9903      	ldr	r1, [sp, #12]
 8013ad0:	4630      	mov	r0, r6
 8013ad2:	f001 fab8 	bl	8015046 <strncmp>
 8013ad6:	b950      	cbnz	r0, 8013aee <__gethex+0xb4>
 8013ad8:	b954      	cbnz	r4, 8013af0 <__gethex+0xb6>
 8013ada:	9b01      	ldr	r3, [sp, #4]
 8013adc:	18f4      	adds	r4, r6, r3
 8013ade:	4622      	mov	r2, r4
 8013ae0:	4616      	mov	r6, r2
 8013ae2:	3201      	adds	r2, #1
 8013ae4:	7830      	ldrb	r0, [r6, #0]
 8013ae6:	f7ff ff93 	bl	8013a10 <__hexdig_fun>
 8013aea:	2800      	cmp	r0, #0
 8013aec:	d1f8      	bne.n	8013ae0 <__gethex+0xa6>
 8013aee:	b10c      	cbz	r4, 8013af4 <__gethex+0xba>
 8013af0:	1ba4      	subs	r4, r4, r6
 8013af2:	00a4      	lsls	r4, r4, #2
 8013af4:	7833      	ldrb	r3, [r6, #0]
 8013af6:	2b50      	cmp	r3, #80	; 0x50
 8013af8:	d001      	beq.n	8013afe <__gethex+0xc4>
 8013afa:	2b70      	cmp	r3, #112	; 0x70
 8013afc:	d140      	bne.n	8013b80 <__gethex+0x146>
 8013afe:	7873      	ldrb	r3, [r6, #1]
 8013b00:	2b2b      	cmp	r3, #43	; 0x2b
 8013b02:	d031      	beq.n	8013b68 <__gethex+0x12e>
 8013b04:	2b2d      	cmp	r3, #45	; 0x2d
 8013b06:	d033      	beq.n	8013b70 <__gethex+0x136>
 8013b08:	1c71      	adds	r1, r6, #1
 8013b0a:	f04f 0900 	mov.w	r9, #0
 8013b0e:	7808      	ldrb	r0, [r1, #0]
 8013b10:	f7ff ff7e 	bl	8013a10 <__hexdig_fun>
 8013b14:	1e43      	subs	r3, r0, #1
 8013b16:	b2db      	uxtb	r3, r3
 8013b18:	2b18      	cmp	r3, #24
 8013b1a:	d831      	bhi.n	8013b80 <__gethex+0x146>
 8013b1c:	f1a0 0210 	sub.w	r2, r0, #16
 8013b20:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8013b24:	f7ff ff74 	bl	8013a10 <__hexdig_fun>
 8013b28:	1e43      	subs	r3, r0, #1
 8013b2a:	b2db      	uxtb	r3, r3
 8013b2c:	2b18      	cmp	r3, #24
 8013b2e:	d922      	bls.n	8013b76 <__gethex+0x13c>
 8013b30:	f1b9 0f00 	cmp.w	r9, #0
 8013b34:	d000      	beq.n	8013b38 <__gethex+0xfe>
 8013b36:	4252      	negs	r2, r2
 8013b38:	4414      	add	r4, r2
 8013b3a:	f8ca 1000 	str.w	r1, [sl]
 8013b3e:	b30d      	cbz	r5, 8013b84 <__gethex+0x14a>
 8013b40:	f1bb 0f00 	cmp.w	fp, #0
 8013b44:	bf0c      	ite	eq
 8013b46:	2706      	moveq	r7, #6
 8013b48:	2700      	movne	r7, #0
 8013b4a:	4638      	mov	r0, r7
 8013b4c:	b00b      	add	sp, #44	; 0x2c
 8013b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013b52:	f10b 0b01 	add.w	fp, fp, #1
 8013b56:	e78a      	b.n	8013a6e <__gethex+0x34>
 8013b58:	2500      	movs	r5, #0
 8013b5a:	462c      	mov	r4, r5
 8013b5c:	e7ae      	b.n	8013abc <__gethex+0x82>
 8013b5e:	463e      	mov	r6, r7
 8013b60:	2501      	movs	r5, #1
 8013b62:	e7c7      	b.n	8013af4 <__gethex+0xba>
 8013b64:	4604      	mov	r4, r0
 8013b66:	e7fb      	b.n	8013b60 <__gethex+0x126>
 8013b68:	f04f 0900 	mov.w	r9, #0
 8013b6c:	1cb1      	adds	r1, r6, #2
 8013b6e:	e7ce      	b.n	8013b0e <__gethex+0xd4>
 8013b70:	f04f 0901 	mov.w	r9, #1
 8013b74:	e7fa      	b.n	8013b6c <__gethex+0x132>
 8013b76:	230a      	movs	r3, #10
 8013b78:	fb03 0202 	mla	r2, r3, r2, r0
 8013b7c:	3a10      	subs	r2, #16
 8013b7e:	e7cf      	b.n	8013b20 <__gethex+0xe6>
 8013b80:	4631      	mov	r1, r6
 8013b82:	e7da      	b.n	8013b3a <__gethex+0x100>
 8013b84:	1bf3      	subs	r3, r6, r7
 8013b86:	3b01      	subs	r3, #1
 8013b88:	4629      	mov	r1, r5
 8013b8a:	2b07      	cmp	r3, #7
 8013b8c:	dc49      	bgt.n	8013c22 <__gethex+0x1e8>
 8013b8e:	9802      	ldr	r0, [sp, #8]
 8013b90:	f000 fab8 	bl	8014104 <_Balloc>
 8013b94:	9b01      	ldr	r3, [sp, #4]
 8013b96:	f100 0914 	add.w	r9, r0, #20
 8013b9a:	f04f 0b00 	mov.w	fp, #0
 8013b9e:	f1c3 0301 	rsb	r3, r3, #1
 8013ba2:	4605      	mov	r5, r0
 8013ba4:	f8cd 9010 	str.w	r9, [sp, #16]
 8013ba8:	46da      	mov	sl, fp
 8013baa:	9308      	str	r3, [sp, #32]
 8013bac:	42b7      	cmp	r7, r6
 8013bae:	d33b      	bcc.n	8013c28 <__gethex+0x1ee>
 8013bb0:	9804      	ldr	r0, [sp, #16]
 8013bb2:	f840 ab04 	str.w	sl, [r0], #4
 8013bb6:	eba0 0009 	sub.w	r0, r0, r9
 8013bba:	1080      	asrs	r0, r0, #2
 8013bbc:	6128      	str	r0, [r5, #16]
 8013bbe:	0147      	lsls	r7, r0, #5
 8013bc0:	4650      	mov	r0, sl
 8013bc2:	f000 fb63 	bl	801428c <__hi0bits>
 8013bc6:	f8d8 6000 	ldr.w	r6, [r8]
 8013bca:	1a3f      	subs	r7, r7, r0
 8013bcc:	42b7      	cmp	r7, r6
 8013bce:	dd64      	ble.n	8013c9a <__gethex+0x260>
 8013bd0:	1bbf      	subs	r7, r7, r6
 8013bd2:	4639      	mov	r1, r7
 8013bd4:	4628      	mov	r0, r5
 8013bd6:	f000 fe73 	bl	80148c0 <__any_on>
 8013bda:	4682      	mov	sl, r0
 8013bdc:	b178      	cbz	r0, 8013bfe <__gethex+0x1c4>
 8013bde:	1e7b      	subs	r3, r7, #1
 8013be0:	1159      	asrs	r1, r3, #5
 8013be2:	f003 021f 	and.w	r2, r3, #31
 8013be6:	f04f 0a01 	mov.w	sl, #1
 8013bea:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8013bee:	fa0a f202 	lsl.w	r2, sl, r2
 8013bf2:	420a      	tst	r2, r1
 8013bf4:	d003      	beq.n	8013bfe <__gethex+0x1c4>
 8013bf6:	4553      	cmp	r3, sl
 8013bf8:	dc46      	bgt.n	8013c88 <__gethex+0x24e>
 8013bfa:	f04f 0a02 	mov.w	sl, #2
 8013bfe:	4639      	mov	r1, r7
 8013c00:	4628      	mov	r0, r5
 8013c02:	f7ff fecb 	bl	801399c <rshift>
 8013c06:	443c      	add	r4, r7
 8013c08:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013c0c:	42a3      	cmp	r3, r4
 8013c0e:	da52      	bge.n	8013cb6 <__gethex+0x27c>
 8013c10:	4629      	mov	r1, r5
 8013c12:	9802      	ldr	r0, [sp, #8]
 8013c14:	f000 faaa 	bl	801416c <_Bfree>
 8013c18:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8013c1a:	2300      	movs	r3, #0
 8013c1c:	6013      	str	r3, [r2, #0]
 8013c1e:	27a3      	movs	r7, #163	; 0xa3
 8013c20:	e793      	b.n	8013b4a <__gethex+0x110>
 8013c22:	3101      	adds	r1, #1
 8013c24:	105b      	asrs	r3, r3, #1
 8013c26:	e7b0      	b.n	8013b8a <__gethex+0x150>
 8013c28:	1e73      	subs	r3, r6, #1
 8013c2a:	9305      	str	r3, [sp, #20]
 8013c2c:	9a07      	ldr	r2, [sp, #28]
 8013c2e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8013c32:	4293      	cmp	r3, r2
 8013c34:	d018      	beq.n	8013c68 <__gethex+0x22e>
 8013c36:	f1bb 0f20 	cmp.w	fp, #32
 8013c3a:	d107      	bne.n	8013c4c <__gethex+0x212>
 8013c3c:	9b04      	ldr	r3, [sp, #16]
 8013c3e:	f8c3 a000 	str.w	sl, [r3]
 8013c42:	3304      	adds	r3, #4
 8013c44:	f04f 0a00 	mov.w	sl, #0
 8013c48:	9304      	str	r3, [sp, #16]
 8013c4a:	46d3      	mov	fp, sl
 8013c4c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8013c50:	f7ff fede 	bl	8013a10 <__hexdig_fun>
 8013c54:	f000 000f 	and.w	r0, r0, #15
 8013c58:	fa00 f00b 	lsl.w	r0, r0, fp
 8013c5c:	ea4a 0a00 	orr.w	sl, sl, r0
 8013c60:	f10b 0b04 	add.w	fp, fp, #4
 8013c64:	9b05      	ldr	r3, [sp, #20]
 8013c66:	e00d      	b.n	8013c84 <__gethex+0x24a>
 8013c68:	9b05      	ldr	r3, [sp, #20]
 8013c6a:	9a08      	ldr	r2, [sp, #32]
 8013c6c:	4413      	add	r3, r2
 8013c6e:	42bb      	cmp	r3, r7
 8013c70:	d3e1      	bcc.n	8013c36 <__gethex+0x1fc>
 8013c72:	4618      	mov	r0, r3
 8013c74:	9a01      	ldr	r2, [sp, #4]
 8013c76:	9903      	ldr	r1, [sp, #12]
 8013c78:	9309      	str	r3, [sp, #36]	; 0x24
 8013c7a:	f001 f9e4 	bl	8015046 <strncmp>
 8013c7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013c80:	2800      	cmp	r0, #0
 8013c82:	d1d8      	bne.n	8013c36 <__gethex+0x1fc>
 8013c84:	461e      	mov	r6, r3
 8013c86:	e791      	b.n	8013bac <__gethex+0x172>
 8013c88:	1eb9      	subs	r1, r7, #2
 8013c8a:	4628      	mov	r0, r5
 8013c8c:	f000 fe18 	bl	80148c0 <__any_on>
 8013c90:	2800      	cmp	r0, #0
 8013c92:	d0b2      	beq.n	8013bfa <__gethex+0x1c0>
 8013c94:	f04f 0a03 	mov.w	sl, #3
 8013c98:	e7b1      	b.n	8013bfe <__gethex+0x1c4>
 8013c9a:	da09      	bge.n	8013cb0 <__gethex+0x276>
 8013c9c:	1bf7      	subs	r7, r6, r7
 8013c9e:	4629      	mov	r1, r5
 8013ca0:	463a      	mov	r2, r7
 8013ca2:	9802      	ldr	r0, [sp, #8]
 8013ca4:	f000 fc2e 	bl	8014504 <__lshift>
 8013ca8:	1be4      	subs	r4, r4, r7
 8013caa:	4605      	mov	r5, r0
 8013cac:	f100 0914 	add.w	r9, r0, #20
 8013cb0:	f04f 0a00 	mov.w	sl, #0
 8013cb4:	e7a8      	b.n	8013c08 <__gethex+0x1ce>
 8013cb6:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8013cba:	42a0      	cmp	r0, r4
 8013cbc:	dd6a      	ble.n	8013d94 <__gethex+0x35a>
 8013cbe:	1b04      	subs	r4, r0, r4
 8013cc0:	42a6      	cmp	r6, r4
 8013cc2:	dc2e      	bgt.n	8013d22 <__gethex+0x2e8>
 8013cc4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013cc8:	2b02      	cmp	r3, #2
 8013cca:	d022      	beq.n	8013d12 <__gethex+0x2d8>
 8013ccc:	2b03      	cmp	r3, #3
 8013cce:	d024      	beq.n	8013d1a <__gethex+0x2e0>
 8013cd0:	2b01      	cmp	r3, #1
 8013cd2:	d115      	bne.n	8013d00 <__gethex+0x2c6>
 8013cd4:	42a6      	cmp	r6, r4
 8013cd6:	d113      	bne.n	8013d00 <__gethex+0x2c6>
 8013cd8:	2e01      	cmp	r6, #1
 8013cda:	dc0b      	bgt.n	8013cf4 <__gethex+0x2ba>
 8013cdc:	9a06      	ldr	r2, [sp, #24]
 8013cde:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013ce2:	6013      	str	r3, [r2, #0]
 8013ce4:	2301      	movs	r3, #1
 8013ce6:	612b      	str	r3, [r5, #16]
 8013ce8:	f8c9 3000 	str.w	r3, [r9]
 8013cec:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013cee:	2762      	movs	r7, #98	; 0x62
 8013cf0:	601d      	str	r5, [r3, #0]
 8013cf2:	e72a      	b.n	8013b4a <__gethex+0x110>
 8013cf4:	1e71      	subs	r1, r6, #1
 8013cf6:	4628      	mov	r0, r5
 8013cf8:	f000 fde2 	bl	80148c0 <__any_on>
 8013cfc:	2800      	cmp	r0, #0
 8013cfe:	d1ed      	bne.n	8013cdc <__gethex+0x2a2>
 8013d00:	4629      	mov	r1, r5
 8013d02:	9802      	ldr	r0, [sp, #8]
 8013d04:	f000 fa32 	bl	801416c <_Bfree>
 8013d08:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8013d0a:	2300      	movs	r3, #0
 8013d0c:	6013      	str	r3, [r2, #0]
 8013d0e:	2750      	movs	r7, #80	; 0x50
 8013d10:	e71b      	b.n	8013b4a <__gethex+0x110>
 8013d12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013d14:	2b00      	cmp	r3, #0
 8013d16:	d0e1      	beq.n	8013cdc <__gethex+0x2a2>
 8013d18:	e7f2      	b.n	8013d00 <__gethex+0x2c6>
 8013d1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013d1c:	2b00      	cmp	r3, #0
 8013d1e:	d1dd      	bne.n	8013cdc <__gethex+0x2a2>
 8013d20:	e7ee      	b.n	8013d00 <__gethex+0x2c6>
 8013d22:	1e67      	subs	r7, r4, #1
 8013d24:	f1ba 0f00 	cmp.w	sl, #0
 8013d28:	d131      	bne.n	8013d8e <__gethex+0x354>
 8013d2a:	b127      	cbz	r7, 8013d36 <__gethex+0x2fc>
 8013d2c:	4639      	mov	r1, r7
 8013d2e:	4628      	mov	r0, r5
 8013d30:	f000 fdc6 	bl	80148c0 <__any_on>
 8013d34:	4682      	mov	sl, r0
 8013d36:	117a      	asrs	r2, r7, #5
 8013d38:	2301      	movs	r3, #1
 8013d3a:	f007 071f 	and.w	r7, r7, #31
 8013d3e:	fa03 f707 	lsl.w	r7, r3, r7
 8013d42:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 8013d46:	4621      	mov	r1, r4
 8013d48:	421f      	tst	r7, r3
 8013d4a:	4628      	mov	r0, r5
 8013d4c:	bf18      	it	ne
 8013d4e:	f04a 0a02 	orrne.w	sl, sl, #2
 8013d52:	1b36      	subs	r6, r6, r4
 8013d54:	f7ff fe22 	bl	801399c <rshift>
 8013d58:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8013d5c:	2702      	movs	r7, #2
 8013d5e:	f1ba 0f00 	cmp.w	sl, #0
 8013d62:	d048      	beq.n	8013df6 <__gethex+0x3bc>
 8013d64:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013d68:	2b02      	cmp	r3, #2
 8013d6a:	d015      	beq.n	8013d98 <__gethex+0x35e>
 8013d6c:	2b03      	cmp	r3, #3
 8013d6e:	d017      	beq.n	8013da0 <__gethex+0x366>
 8013d70:	2b01      	cmp	r3, #1
 8013d72:	d109      	bne.n	8013d88 <__gethex+0x34e>
 8013d74:	f01a 0f02 	tst.w	sl, #2
 8013d78:	d006      	beq.n	8013d88 <__gethex+0x34e>
 8013d7a:	f8d9 3000 	ldr.w	r3, [r9]
 8013d7e:	ea4a 0a03 	orr.w	sl, sl, r3
 8013d82:	f01a 0f01 	tst.w	sl, #1
 8013d86:	d10e      	bne.n	8013da6 <__gethex+0x36c>
 8013d88:	f047 0710 	orr.w	r7, r7, #16
 8013d8c:	e033      	b.n	8013df6 <__gethex+0x3bc>
 8013d8e:	f04f 0a01 	mov.w	sl, #1
 8013d92:	e7d0      	b.n	8013d36 <__gethex+0x2fc>
 8013d94:	2701      	movs	r7, #1
 8013d96:	e7e2      	b.n	8013d5e <__gethex+0x324>
 8013d98:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013d9a:	f1c3 0301 	rsb	r3, r3, #1
 8013d9e:	9315      	str	r3, [sp, #84]	; 0x54
 8013da0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8013da2:	2b00      	cmp	r3, #0
 8013da4:	d0f0      	beq.n	8013d88 <__gethex+0x34e>
 8013da6:	f8d5 9010 	ldr.w	r9, [r5, #16]
 8013daa:	f105 0314 	add.w	r3, r5, #20
 8013dae:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 8013db2:	eb03 010a 	add.w	r1, r3, sl
 8013db6:	f04f 0c00 	mov.w	ip, #0
 8013dba:	4618      	mov	r0, r3
 8013dbc:	f853 2b04 	ldr.w	r2, [r3], #4
 8013dc0:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8013dc4:	d01c      	beq.n	8013e00 <__gethex+0x3c6>
 8013dc6:	3201      	adds	r2, #1
 8013dc8:	6002      	str	r2, [r0, #0]
 8013dca:	2f02      	cmp	r7, #2
 8013dcc:	f105 0314 	add.w	r3, r5, #20
 8013dd0:	d138      	bne.n	8013e44 <__gethex+0x40a>
 8013dd2:	f8d8 2000 	ldr.w	r2, [r8]
 8013dd6:	3a01      	subs	r2, #1
 8013dd8:	42b2      	cmp	r2, r6
 8013dda:	d10a      	bne.n	8013df2 <__gethex+0x3b8>
 8013ddc:	1171      	asrs	r1, r6, #5
 8013dde:	2201      	movs	r2, #1
 8013de0:	f006 061f 	and.w	r6, r6, #31
 8013de4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013de8:	fa02 f606 	lsl.w	r6, r2, r6
 8013dec:	421e      	tst	r6, r3
 8013dee:	bf18      	it	ne
 8013df0:	4617      	movne	r7, r2
 8013df2:	f047 0720 	orr.w	r7, r7, #32
 8013df6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8013df8:	601d      	str	r5, [r3, #0]
 8013dfa:	9b06      	ldr	r3, [sp, #24]
 8013dfc:	601c      	str	r4, [r3, #0]
 8013dfe:	e6a4      	b.n	8013b4a <__gethex+0x110>
 8013e00:	4299      	cmp	r1, r3
 8013e02:	f843 cc04 	str.w	ip, [r3, #-4]
 8013e06:	d8d8      	bhi.n	8013dba <__gethex+0x380>
 8013e08:	68ab      	ldr	r3, [r5, #8]
 8013e0a:	4599      	cmp	r9, r3
 8013e0c:	db12      	blt.n	8013e34 <__gethex+0x3fa>
 8013e0e:	6869      	ldr	r1, [r5, #4]
 8013e10:	9802      	ldr	r0, [sp, #8]
 8013e12:	3101      	adds	r1, #1
 8013e14:	f000 f976 	bl	8014104 <_Balloc>
 8013e18:	692a      	ldr	r2, [r5, #16]
 8013e1a:	3202      	adds	r2, #2
 8013e1c:	f105 010c 	add.w	r1, r5, #12
 8013e20:	4683      	mov	fp, r0
 8013e22:	0092      	lsls	r2, r2, #2
 8013e24:	300c      	adds	r0, #12
 8013e26:	f7fd f9b3 	bl	8011190 <memcpy>
 8013e2a:	4629      	mov	r1, r5
 8013e2c:	9802      	ldr	r0, [sp, #8]
 8013e2e:	f000 f99d 	bl	801416c <_Bfree>
 8013e32:	465d      	mov	r5, fp
 8013e34:	692b      	ldr	r3, [r5, #16]
 8013e36:	1c5a      	adds	r2, r3, #1
 8013e38:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8013e3c:	612a      	str	r2, [r5, #16]
 8013e3e:	2201      	movs	r2, #1
 8013e40:	615a      	str	r2, [r3, #20]
 8013e42:	e7c2      	b.n	8013dca <__gethex+0x390>
 8013e44:	692a      	ldr	r2, [r5, #16]
 8013e46:	454a      	cmp	r2, r9
 8013e48:	dd0b      	ble.n	8013e62 <__gethex+0x428>
 8013e4a:	2101      	movs	r1, #1
 8013e4c:	4628      	mov	r0, r5
 8013e4e:	f7ff fda5 	bl	801399c <rshift>
 8013e52:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013e56:	3401      	adds	r4, #1
 8013e58:	42a3      	cmp	r3, r4
 8013e5a:	f6ff aed9 	blt.w	8013c10 <__gethex+0x1d6>
 8013e5e:	2701      	movs	r7, #1
 8013e60:	e7c7      	b.n	8013df2 <__gethex+0x3b8>
 8013e62:	f016 061f 	ands.w	r6, r6, #31
 8013e66:	d0fa      	beq.n	8013e5e <__gethex+0x424>
 8013e68:	449a      	add	sl, r3
 8013e6a:	f1c6 0620 	rsb	r6, r6, #32
 8013e6e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8013e72:	f000 fa0b 	bl	801428c <__hi0bits>
 8013e76:	42b0      	cmp	r0, r6
 8013e78:	dbe7      	blt.n	8013e4a <__gethex+0x410>
 8013e7a:	e7f0      	b.n	8013e5e <__gethex+0x424>

08013e7c <L_shift>:
 8013e7c:	f1c2 0208 	rsb	r2, r2, #8
 8013e80:	0092      	lsls	r2, r2, #2
 8013e82:	b570      	push	{r4, r5, r6, lr}
 8013e84:	f1c2 0620 	rsb	r6, r2, #32
 8013e88:	6843      	ldr	r3, [r0, #4]
 8013e8a:	6804      	ldr	r4, [r0, #0]
 8013e8c:	fa03 f506 	lsl.w	r5, r3, r6
 8013e90:	432c      	orrs	r4, r5
 8013e92:	40d3      	lsrs	r3, r2
 8013e94:	6004      	str	r4, [r0, #0]
 8013e96:	f840 3f04 	str.w	r3, [r0, #4]!
 8013e9a:	4288      	cmp	r0, r1
 8013e9c:	d3f4      	bcc.n	8013e88 <L_shift+0xc>
 8013e9e:	bd70      	pop	{r4, r5, r6, pc}

08013ea0 <__match>:
 8013ea0:	b530      	push	{r4, r5, lr}
 8013ea2:	6803      	ldr	r3, [r0, #0]
 8013ea4:	3301      	adds	r3, #1
 8013ea6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013eaa:	b914      	cbnz	r4, 8013eb2 <__match+0x12>
 8013eac:	6003      	str	r3, [r0, #0]
 8013eae:	2001      	movs	r0, #1
 8013eb0:	bd30      	pop	{r4, r5, pc}
 8013eb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013eb6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8013eba:	2d19      	cmp	r5, #25
 8013ebc:	bf98      	it	ls
 8013ebe:	3220      	addls	r2, #32
 8013ec0:	42a2      	cmp	r2, r4
 8013ec2:	d0f0      	beq.n	8013ea6 <__match+0x6>
 8013ec4:	2000      	movs	r0, #0
 8013ec6:	e7f3      	b.n	8013eb0 <__match+0x10>

08013ec8 <__hexnan>:
 8013ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013ecc:	680b      	ldr	r3, [r1, #0]
 8013ece:	6801      	ldr	r1, [r0, #0]
 8013ed0:	115f      	asrs	r7, r3, #5
 8013ed2:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8013ed6:	f013 031f 	ands.w	r3, r3, #31
 8013eda:	b087      	sub	sp, #28
 8013edc:	bf18      	it	ne
 8013ede:	3704      	addne	r7, #4
 8013ee0:	2500      	movs	r5, #0
 8013ee2:	1f3e      	subs	r6, r7, #4
 8013ee4:	4682      	mov	sl, r0
 8013ee6:	4690      	mov	r8, r2
 8013ee8:	9301      	str	r3, [sp, #4]
 8013eea:	f847 5c04 	str.w	r5, [r7, #-4]
 8013eee:	46b1      	mov	r9, r6
 8013ef0:	4634      	mov	r4, r6
 8013ef2:	9502      	str	r5, [sp, #8]
 8013ef4:	46ab      	mov	fp, r5
 8013ef6:	784a      	ldrb	r2, [r1, #1]
 8013ef8:	1c4b      	adds	r3, r1, #1
 8013efa:	9303      	str	r3, [sp, #12]
 8013efc:	b342      	cbz	r2, 8013f50 <__hexnan+0x88>
 8013efe:	4610      	mov	r0, r2
 8013f00:	9105      	str	r1, [sp, #20]
 8013f02:	9204      	str	r2, [sp, #16]
 8013f04:	f7ff fd84 	bl	8013a10 <__hexdig_fun>
 8013f08:	2800      	cmp	r0, #0
 8013f0a:	d143      	bne.n	8013f94 <__hexnan+0xcc>
 8013f0c:	9a04      	ldr	r2, [sp, #16]
 8013f0e:	9905      	ldr	r1, [sp, #20]
 8013f10:	2a20      	cmp	r2, #32
 8013f12:	d818      	bhi.n	8013f46 <__hexnan+0x7e>
 8013f14:	9b02      	ldr	r3, [sp, #8]
 8013f16:	459b      	cmp	fp, r3
 8013f18:	dd13      	ble.n	8013f42 <__hexnan+0x7a>
 8013f1a:	454c      	cmp	r4, r9
 8013f1c:	d206      	bcs.n	8013f2c <__hexnan+0x64>
 8013f1e:	2d07      	cmp	r5, #7
 8013f20:	dc04      	bgt.n	8013f2c <__hexnan+0x64>
 8013f22:	462a      	mov	r2, r5
 8013f24:	4649      	mov	r1, r9
 8013f26:	4620      	mov	r0, r4
 8013f28:	f7ff ffa8 	bl	8013e7c <L_shift>
 8013f2c:	4544      	cmp	r4, r8
 8013f2e:	d944      	bls.n	8013fba <__hexnan+0xf2>
 8013f30:	2300      	movs	r3, #0
 8013f32:	f1a4 0904 	sub.w	r9, r4, #4
 8013f36:	f844 3c04 	str.w	r3, [r4, #-4]
 8013f3a:	f8cd b008 	str.w	fp, [sp, #8]
 8013f3e:	464c      	mov	r4, r9
 8013f40:	461d      	mov	r5, r3
 8013f42:	9903      	ldr	r1, [sp, #12]
 8013f44:	e7d7      	b.n	8013ef6 <__hexnan+0x2e>
 8013f46:	2a29      	cmp	r2, #41	; 0x29
 8013f48:	d14a      	bne.n	8013fe0 <__hexnan+0x118>
 8013f4a:	3102      	adds	r1, #2
 8013f4c:	f8ca 1000 	str.w	r1, [sl]
 8013f50:	f1bb 0f00 	cmp.w	fp, #0
 8013f54:	d044      	beq.n	8013fe0 <__hexnan+0x118>
 8013f56:	454c      	cmp	r4, r9
 8013f58:	d206      	bcs.n	8013f68 <__hexnan+0xa0>
 8013f5a:	2d07      	cmp	r5, #7
 8013f5c:	dc04      	bgt.n	8013f68 <__hexnan+0xa0>
 8013f5e:	462a      	mov	r2, r5
 8013f60:	4649      	mov	r1, r9
 8013f62:	4620      	mov	r0, r4
 8013f64:	f7ff ff8a 	bl	8013e7c <L_shift>
 8013f68:	4544      	cmp	r4, r8
 8013f6a:	d928      	bls.n	8013fbe <__hexnan+0xf6>
 8013f6c:	4643      	mov	r3, r8
 8013f6e:	f854 2b04 	ldr.w	r2, [r4], #4
 8013f72:	f843 2b04 	str.w	r2, [r3], #4
 8013f76:	42a6      	cmp	r6, r4
 8013f78:	d2f9      	bcs.n	8013f6e <__hexnan+0xa6>
 8013f7a:	2200      	movs	r2, #0
 8013f7c:	f843 2b04 	str.w	r2, [r3], #4
 8013f80:	429e      	cmp	r6, r3
 8013f82:	d2fb      	bcs.n	8013f7c <__hexnan+0xb4>
 8013f84:	6833      	ldr	r3, [r6, #0]
 8013f86:	b91b      	cbnz	r3, 8013f90 <__hexnan+0xc8>
 8013f88:	4546      	cmp	r6, r8
 8013f8a:	d127      	bne.n	8013fdc <__hexnan+0x114>
 8013f8c:	2301      	movs	r3, #1
 8013f8e:	6033      	str	r3, [r6, #0]
 8013f90:	2005      	movs	r0, #5
 8013f92:	e026      	b.n	8013fe2 <__hexnan+0x11a>
 8013f94:	3501      	adds	r5, #1
 8013f96:	2d08      	cmp	r5, #8
 8013f98:	f10b 0b01 	add.w	fp, fp, #1
 8013f9c:	dd06      	ble.n	8013fac <__hexnan+0xe4>
 8013f9e:	4544      	cmp	r4, r8
 8013fa0:	d9cf      	bls.n	8013f42 <__hexnan+0x7a>
 8013fa2:	2300      	movs	r3, #0
 8013fa4:	f844 3c04 	str.w	r3, [r4, #-4]
 8013fa8:	2501      	movs	r5, #1
 8013faa:	3c04      	subs	r4, #4
 8013fac:	6822      	ldr	r2, [r4, #0]
 8013fae:	f000 000f 	and.w	r0, r0, #15
 8013fb2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013fb6:	6020      	str	r0, [r4, #0]
 8013fb8:	e7c3      	b.n	8013f42 <__hexnan+0x7a>
 8013fba:	2508      	movs	r5, #8
 8013fbc:	e7c1      	b.n	8013f42 <__hexnan+0x7a>
 8013fbe:	9b01      	ldr	r3, [sp, #4]
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	d0df      	beq.n	8013f84 <__hexnan+0xbc>
 8013fc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8013fc8:	f1c3 0320 	rsb	r3, r3, #32
 8013fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8013fd0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8013fd4:	401a      	ands	r2, r3
 8013fd6:	f847 2c04 	str.w	r2, [r7, #-4]
 8013fda:	e7d3      	b.n	8013f84 <__hexnan+0xbc>
 8013fdc:	3e04      	subs	r6, #4
 8013fde:	e7d1      	b.n	8013f84 <__hexnan+0xbc>
 8013fe0:	2004      	movs	r0, #4
 8013fe2:	b007      	add	sp, #28
 8013fe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08013fe8 <__localeconv_l>:
 8013fe8:	30f0      	adds	r0, #240	; 0xf0
 8013fea:	4770      	bx	lr

08013fec <_localeconv_r>:
 8013fec:	4b04      	ldr	r3, [pc, #16]	; (8014000 <_localeconv_r+0x14>)
 8013fee:	681b      	ldr	r3, [r3, #0]
 8013ff0:	6a18      	ldr	r0, [r3, #32]
 8013ff2:	4b04      	ldr	r3, [pc, #16]	; (8014004 <_localeconv_r+0x18>)
 8013ff4:	2800      	cmp	r0, #0
 8013ff6:	bf08      	it	eq
 8013ff8:	4618      	moveq	r0, r3
 8013ffa:	30f0      	adds	r0, #240	; 0xf0
 8013ffc:	4770      	bx	lr
 8013ffe:	bf00      	nop
 8014000:	20000158 	.word	0x20000158
 8014004:	200001bc 	.word	0x200001bc

08014008 <__swhatbuf_r>:
 8014008:	b570      	push	{r4, r5, r6, lr}
 801400a:	460e      	mov	r6, r1
 801400c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014010:	2900      	cmp	r1, #0
 8014012:	b096      	sub	sp, #88	; 0x58
 8014014:	4614      	mov	r4, r2
 8014016:	461d      	mov	r5, r3
 8014018:	da07      	bge.n	801402a <__swhatbuf_r+0x22>
 801401a:	2300      	movs	r3, #0
 801401c:	602b      	str	r3, [r5, #0]
 801401e:	89b3      	ldrh	r3, [r6, #12]
 8014020:	061a      	lsls	r2, r3, #24
 8014022:	d410      	bmi.n	8014046 <__swhatbuf_r+0x3e>
 8014024:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8014028:	e00e      	b.n	8014048 <__swhatbuf_r+0x40>
 801402a:	466a      	mov	r2, sp
 801402c:	f001 f84c 	bl	80150c8 <_fstat_r>
 8014030:	2800      	cmp	r0, #0
 8014032:	dbf2      	blt.n	801401a <__swhatbuf_r+0x12>
 8014034:	9a01      	ldr	r2, [sp, #4]
 8014036:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801403a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801403e:	425a      	negs	r2, r3
 8014040:	415a      	adcs	r2, r3
 8014042:	602a      	str	r2, [r5, #0]
 8014044:	e7ee      	b.n	8014024 <__swhatbuf_r+0x1c>
 8014046:	2340      	movs	r3, #64	; 0x40
 8014048:	2000      	movs	r0, #0
 801404a:	6023      	str	r3, [r4, #0]
 801404c:	b016      	add	sp, #88	; 0x58
 801404e:	bd70      	pop	{r4, r5, r6, pc}

08014050 <__smakebuf_r>:
 8014050:	898b      	ldrh	r3, [r1, #12]
 8014052:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8014054:	079d      	lsls	r5, r3, #30
 8014056:	4606      	mov	r6, r0
 8014058:	460c      	mov	r4, r1
 801405a:	d507      	bpl.n	801406c <__smakebuf_r+0x1c>
 801405c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8014060:	6023      	str	r3, [r4, #0]
 8014062:	6123      	str	r3, [r4, #16]
 8014064:	2301      	movs	r3, #1
 8014066:	6163      	str	r3, [r4, #20]
 8014068:	b002      	add	sp, #8
 801406a:	bd70      	pop	{r4, r5, r6, pc}
 801406c:	ab01      	add	r3, sp, #4
 801406e:	466a      	mov	r2, sp
 8014070:	f7ff ffca 	bl	8014008 <__swhatbuf_r>
 8014074:	9900      	ldr	r1, [sp, #0]
 8014076:	4605      	mov	r5, r0
 8014078:	4630      	mov	r0, r6
 801407a:	f000 fc9f 	bl	80149bc <_malloc_r>
 801407e:	b948      	cbnz	r0, 8014094 <__smakebuf_r+0x44>
 8014080:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014084:	059a      	lsls	r2, r3, #22
 8014086:	d4ef      	bmi.n	8014068 <__smakebuf_r+0x18>
 8014088:	f023 0303 	bic.w	r3, r3, #3
 801408c:	f043 0302 	orr.w	r3, r3, #2
 8014090:	81a3      	strh	r3, [r4, #12]
 8014092:	e7e3      	b.n	801405c <__smakebuf_r+0xc>
 8014094:	4b0d      	ldr	r3, [pc, #52]	; (80140cc <__smakebuf_r+0x7c>)
 8014096:	62b3      	str	r3, [r6, #40]	; 0x28
 8014098:	89a3      	ldrh	r3, [r4, #12]
 801409a:	6020      	str	r0, [r4, #0]
 801409c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80140a0:	81a3      	strh	r3, [r4, #12]
 80140a2:	9b00      	ldr	r3, [sp, #0]
 80140a4:	6163      	str	r3, [r4, #20]
 80140a6:	9b01      	ldr	r3, [sp, #4]
 80140a8:	6120      	str	r0, [r4, #16]
 80140aa:	b15b      	cbz	r3, 80140c4 <__smakebuf_r+0x74>
 80140ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80140b0:	4630      	mov	r0, r6
 80140b2:	f001 f81b 	bl	80150ec <_isatty_r>
 80140b6:	b128      	cbz	r0, 80140c4 <__smakebuf_r+0x74>
 80140b8:	89a3      	ldrh	r3, [r4, #12]
 80140ba:	f023 0303 	bic.w	r3, r3, #3
 80140be:	f043 0301 	orr.w	r3, r3, #1
 80140c2:	81a3      	strh	r3, [r4, #12]
 80140c4:	89a3      	ldrh	r3, [r4, #12]
 80140c6:	431d      	orrs	r5, r3
 80140c8:	81a5      	strh	r5, [r4, #12]
 80140ca:	e7cd      	b.n	8014068 <__smakebuf_r+0x18>
 80140cc:	08013851 	.word	0x08013851

080140d0 <malloc>:
 80140d0:	4b02      	ldr	r3, [pc, #8]	; (80140dc <malloc+0xc>)
 80140d2:	4601      	mov	r1, r0
 80140d4:	6818      	ldr	r0, [r3, #0]
 80140d6:	f000 bc71 	b.w	80149bc <_malloc_r>
 80140da:	bf00      	nop
 80140dc:	20000158 	.word	0x20000158

080140e0 <__ascii_mbtowc>:
 80140e0:	b082      	sub	sp, #8
 80140e2:	b901      	cbnz	r1, 80140e6 <__ascii_mbtowc+0x6>
 80140e4:	a901      	add	r1, sp, #4
 80140e6:	b142      	cbz	r2, 80140fa <__ascii_mbtowc+0x1a>
 80140e8:	b14b      	cbz	r3, 80140fe <__ascii_mbtowc+0x1e>
 80140ea:	7813      	ldrb	r3, [r2, #0]
 80140ec:	600b      	str	r3, [r1, #0]
 80140ee:	7812      	ldrb	r2, [r2, #0]
 80140f0:	1c10      	adds	r0, r2, #0
 80140f2:	bf18      	it	ne
 80140f4:	2001      	movne	r0, #1
 80140f6:	b002      	add	sp, #8
 80140f8:	4770      	bx	lr
 80140fa:	4610      	mov	r0, r2
 80140fc:	e7fb      	b.n	80140f6 <__ascii_mbtowc+0x16>
 80140fe:	f06f 0001 	mvn.w	r0, #1
 8014102:	e7f8      	b.n	80140f6 <__ascii_mbtowc+0x16>

08014104 <_Balloc>:
 8014104:	b570      	push	{r4, r5, r6, lr}
 8014106:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8014108:	4604      	mov	r4, r0
 801410a:	460e      	mov	r6, r1
 801410c:	b93d      	cbnz	r5, 801411e <_Balloc+0x1a>
 801410e:	2010      	movs	r0, #16
 8014110:	f7ff ffde 	bl	80140d0 <malloc>
 8014114:	6260      	str	r0, [r4, #36]	; 0x24
 8014116:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801411a:	6005      	str	r5, [r0, #0]
 801411c:	60c5      	str	r5, [r0, #12]
 801411e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8014120:	68eb      	ldr	r3, [r5, #12]
 8014122:	b183      	cbz	r3, 8014146 <_Balloc+0x42>
 8014124:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014126:	68db      	ldr	r3, [r3, #12]
 8014128:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801412c:	b9b8      	cbnz	r0, 801415e <_Balloc+0x5a>
 801412e:	2101      	movs	r1, #1
 8014130:	fa01 f506 	lsl.w	r5, r1, r6
 8014134:	1d6a      	adds	r2, r5, #5
 8014136:	0092      	lsls	r2, r2, #2
 8014138:	4620      	mov	r0, r4
 801413a:	f000 fbe2 	bl	8014902 <_calloc_r>
 801413e:	b160      	cbz	r0, 801415a <_Balloc+0x56>
 8014140:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8014144:	e00e      	b.n	8014164 <_Balloc+0x60>
 8014146:	2221      	movs	r2, #33	; 0x21
 8014148:	2104      	movs	r1, #4
 801414a:	4620      	mov	r0, r4
 801414c:	f000 fbd9 	bl	8014902 <_calloc_r>
 8014150:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014152:	60e8      	str	r0, [r5, #12]
 8014154:	68db      	ldr	r3, [r3, #12]
 8014156:	2b00      	cmp	r3, #0
 8014158:	d1e4      	bne.n	8014124 <_Balloc+0x20>
 801415a:	2000      	movs	r0, #0
 801415c:	bd70      	pop	{r4, r5, r6, pc}
 801415e:	6802      	ldr	r2, [r0, #0]
 8014160:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8014164:	2300      	movs	r3, #0
 8014166:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801416a:	e7f7      	b.n	801415c <_Balloc+0x58>

0801416c <_Bfree>:
 801416c:	b570      	push	{r4, r5, r6, lr}
 801416e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8014170:	4606      	mov	r6, r0
 8014172:	460d      	mov	r5, r1
 8014174:	b93c      	cbnz	r4, 8014186 <_Bfree+0x1a>
 8014176:	2010      	movs	r0, #16
 8014178:	f7ff ffaa 	bl	80140d0 <malloc>
 801417c:	6270      	str	r0, [r6, #36]	; 0x24
 801417e:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8014182:	6004      	str	r4, [r0, #0]
 8014184:	60c4      	str	r4, [r0, #12]
 8014186:	b13d      	cbz	r5, 8014198 <_Bfree+0x2c>
 8014188:	6a73      	ldr	r3, [r6, #36]	; 0x24
 801418a:	686a      	ldr	r2, [r5, #4]
 801418c:	68db      	ldr	r3, [r3, #12]
 801418e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8014192:	6029      	str	r1, [r5, #0]
 8014194:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8014198:	bd70      	pop	{r4, r5, r6, pc}

0801419a <__multadd>:
 801419a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801419e:	690d      	ldr	r5, [r1, #16]
 80141a0:	461f      	mov	r7, r3
 80141a2:	4606      	mov	r6, r0
 80141a4:	460c      	mov	r4, r1
 80141a6:	f101 0c14 	add.w	ip, r1, #20
 80141aa:	2300      	movs	r3, #0
 80141ac:	f8dc 0000 	ldr.w	r0, [ip]
 80141b0:	b281      	uxth	r1, r0
 80141b2:	fb02 7101 	mla	r1, r2, r1, r7
 80141b6:	0c0f      	lsrs	r7, r1, #16
 80141b8:	0c00      	lsrs	r0, r0, #16
 80141ba:	fb02 7000 	mla	r0, r2, r0, r7
 80141be:	b289      	uxth	r1, r1
 80141c0:	3301      	adds	r3, #1
 80141c2:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80141c6:	429d      	cmp	r5, r3
 80141c8:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80141cc:	f84c 1b04 	str.w	r1, [ip], #4
 80141d0:	dcec      	bgt.n	80141ac <__multadd+0x12>
 80141d2:	b1d7      	cbz	r7, 801420a <__multadd+0x70>
 80141d4:	68a3      	ldr	r3, [r4, #8]
 80141d6:	42ab      	cmp	r3, r5
 80141d8:	dc12      	bgt.n	8014200 <__multadd+0x66>
 80141da:	6861      	ldr	r1, [r4, #4]
 80141dc:	4630      	mov	r0, r6
 80141de:	3101      	adds	r1, #1
 80141e0:	f7ff ff90 	bl	8014104 <_Balloc>
 80141e4:	6922      	ldr	r2, [r4, #16]
 80141e6:	3202      	adds	r2, #2
 80141e8:	f104 010c 	add.w	r1, r4, #12
 80141ec:	4680      	mov	r8, r0
 80141ee:	0092      	lsls	r2, r2, #2
 80141f0:	300c      	adds	r0, #12
 80141f2:	f7fc ffcd 	bl	8011190 <memcpy>
 80141f6:	4621      	mov	r1, r4
 80141f8:	4630      	mov	r0, r6
 80141fa:	f7ff ffb7 	bl	801416c <_Bfree>
 80141fe:	4644      	mov	r4, r8
 8014200:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014204:	3501      	adds	r5, #1
 8014206:	615f      	str	r7, [r3, #20]
 8014208:	6125      	str	r5, [r4, #16]
 801420a:	4620      	mov	r0, r4
 801420c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08014210 <__s2b>:
 8014210:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014214:	460c      	mov	r4, r1
 8014216:	4615      	mov	r5, r2
 8014218:	461f      	mov	r7, r3
 801421a:	2209      	movs	r2, #9
 801421c:	3308      	adds	r3, #8
 801421e:	4606      	mov	r6, r0
 8014220:	fb93 f3f2 	sdiv	r3, r3, r2
 8014224:	2100      	movs	r1, #0
 8014226:	2201      	movs	r2, #1
 8014228:	429a      	cmp	r2, r3
 801422a:	db20      	blt.n	801426e <__s2b+0x5e>
 801422c:	4630      	mov	r0, r6
 801422e:	f7ff ff69 	bl	8014104 <_Balloc>
 8014232:	9b08      	ldr	r3, [sp, #32]
 8014234:	6143      	str	r3, [r0, #20]
 8014236:	2d09      	cmp	r5, #9
 8014238:	f04f 0301 	mov.w	r3, #1
 801423c:	6103      	str	r3, [r0, #16]
 801423e:	dd19      	ble.n	8014274 <__s2b+0x64>
 8014240:	f104 0809 	add.w	r8, r4, #9
 8014244:	46c1      	mov	r9, r8
 8014246:	442c      	add	r4, r5
 8014248:	f819 3b01 	ldrb.w	r3, [r9], #1
 801424c:	4601      	mov	r1, r0
 801424e:	3b30      	subs	r3, #48	; 0x30
 8014250:	220a      	movs	r2, #10
 8014252:	4630      	mov	r0, r6
 8014254:	f7ff ffa1 	bl	801419a <__multadd>
 8014258:	45a1      	cmp	r9, r4
 801425a:	d1f5      	bne.n	8014248 <__s2b+0x38>
 801425c:	eb08 0405 	add.w	r4, r8, r5
 8014260:	3c08      	subs	r4, #8
 8014262:	1b2d      	subs	r5, r5, r4
 8014264:	1963      	adds	r3, r4, r5
 8014266:	42bb      	cmp	r3, r7
 8014268:	db07      	blt.n	801427a <__s2b+0x6a>
 801426a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801426e:	0052      	lsls	r2, r2, #1
 8014270:	3101      	adds	r1, #1
 8014272:	e7d9      	b.n	8014228 <__s2b+0x18>
 8014274:	340a      	adds	r4, #10
 8014276:	2509      	movs	r5, #9
 8014278:	e7f3      	b.n	8014262 <__s2b+0x52>
 801427a:	f814 3b01 	ldrb.w	r3, [r4], #1
 801427e:	4601      	mov	r1, r0
 8014280:	3b30      	subs	r3, #48	; 0x30
 8014282:	220a      	movs	r2, #10
 8014284:	4630      	mov	r0, r6
 8014286:	f7ff ff88 	bl	801419a <__multadd>
 801428a:	e7eb      	b.n	8014264 <__s2b+0x54>

0801428c <__hi0bits>:
 801428c:	0c02      	lsrs	r2, r0, #16
 801428e:	0412      	lsls	r2, r2, #16
 8014290:	4603      	mov	r3, r0
 8014292:	b9b2      	cbnz	r2, 80142c2 <__hi0bits+0x36>
 8014294:	0403      	lsls	r3, r0, #16
 8014296:	2010      	movs	r0, #16
 8014298:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 801429c:	bf04      	itt	eq
 801429e:	021b      	lsleq	r3, r3, #8
 80142a0:	3008      	addeq	r0, #8
 80142a2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80142a6:	bf04      	itt	eq
 80142a8:	011b      	lsleq	r3, r3, #4
 80142aa:	3004      	addeq	r0, #4
 80142ac:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80142b0:	bf04      	itt	eq
 80142b2:	009b      	lsleq	r3, r3, #2
 80142b4:	3002      	addeq	r0, #2
 80142b6:	2b00      	cmp	r3, #0
 80142b8:	db06      	blt.n	80142c8 <__hi0bits+0x3c>
 80142ba:	005b      	lsls	r3, r3, #1
 80142bc:	d503      	bpl.n	80142c6 <__hi0bits+0x3a>
 80142be:	3001      	adds	r0, #1
 80142c0:	4770      	bx	lr
 80142c2:	2000      	movs	r0, #0
 80142c4:	e7e8      	b.n	8014298 <__hi0bits+0xc>
 80142c6:	2020      	movs	r0, #32
 80142c8:	4770      	bx	lr

080142ca <__lo0bits>:
 80142ca:	6803      	ldr	r3, [r0, #0]
 80142cc:	f013 0207 	ands.w	r2, r3, #7
 80142d0:	4601      	mov	r1, r0
 80142d2:	d00b      	beq.n	80142ec <__lo0bits+0x22>
 80142d4:	07da      	lsls	r2, r3, #31
 80142d6:	d423      	bmi.n	8014320 <__lo0bits+0x56>
 80142d8:	0798      	lsls	r0, r3, #30
 80142da:	bf49      	itett	mi
 80142dc:	085b      	lsrmi	r3, r3, #1
 80142de:	089b      	lsrpl	r3, r3, #2
 80142e0:	2001      	movmi	r0, #1
 80142e2:	600b      	strmi	r3, [r1, #0]
 80142e4:	bf5c      	itt	pl
 80142e6:	600b      	strpl	r3, [r1, #0]
 80142e8:	2002      	movpl	r0, #2
 80142ea:	4770      	bx	lr
 80142ec:	b298      	uxth	r0, r3
 80142ee:	b9a8      	cbnz	r0, 801431c <__lo0bits+0x52>
 80142f0:	0c1b      	lsrs	r3, r3, #16
 80142f2:	2010      	movs	r0, #16
 80142f4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80142f8:	bf04      	itt	eq
 80142fa:	0a1b      	lsreq	r3, r3, #8
 80142fc:	3008      	addeq	r0, #8
 80142fe:	071a      	lsls	r2, r3, #28
 8014300:	bf04      	itt	eq
 8014302:	091b      	lsreq	r3, r3, #4
 8014304:	3004      	addeq	r0, #4
 8014306:	079a      	lsls	r2, r3, #30
 8014308:	bf04      	itt	eq
 801430a:	089b      	lsreq	r3, r3, #2
 801430c:	3002      	addeq	r0, #2
 801430e:	07da      	lsls	r2, r3, #31
 8014310:	d402      	bmi.n	8014318 <__lo0bits+0x4e>
 8014312:	085b      	lsrs	r3, r3, #1
 8014314:	d006      	beq.n	8014324 <__lo0bits+0x5a>
 8014316:	3001      	adds	r0, #1
 8014318:	600b      	str	r3, [r1, #0]
 801431a:	4770      	bx	lr
 801431c:	4610      	mov	r0, r2
 801431e:	e7e9      	b.n	80142f4 <__lo0bits+0x2a>
 8014320:	2000      	movs	r0, #0
 8014322:	4770      	bx	lr
 8014324:	2020      	movs	r0, #32
 8014326:	4770      	bx	lr

08014328 <__i2b>:
 8014328:	b510      	push	{r4, lr}
 801432a:	460c      	mov	r4, r1
 801432c:	2101      	movs	r1, #1
 801432e:	f7ff fee9 	bl	8014104 <_Balloc>
 8014332:	2201      	movs	r2, #1
 8014334:	6144      	str	r4, [r0, #20]
 8014336:	6102      	str	r2, [r0, #16]
 8014338:	bd10      	pop	{r4, pc}

0801433a <__multiply>:
 801433a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801433e:	4614      	mov	r4, r2
 8014340:	690a      	ldr	r2, [r1, #16]
 8014342:	6923      	ldr	r3, [r4, #16]
 8014344:	429a      	cmp	r2, r3
 8014346:	bfb8      	it	lt
 8014348:	460b      	movlt	r3, r1
 801434a:	4688      	mov	r8, r1
 801434c:	bfbc      	itt	lt
 801434e:	46a0      	movlt	r8, r4
 8014350:	461c      	movlt	r4, r3
 8014352:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8014356:	f8d4 9010 	ldr.w	r9, [r4, #16]
 801435a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801435e:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8014362:	eb07 0609 	add.w	r6, r7, r9
 8014366:	42b3      	cmp	r3, r6
 8014368:	bfb8      	it	lt
 801436a:	3101      	addlt	r1, #1
 801436c:	f7ff feca 	bl	8014104 <_Balloc>
 8014370:	f100 0514 	add.w	r5, r0, #20
 8014374:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8014378:	462b      	mov	r3, r5
 801437a:	2200      	movs	r2, #0
 801437c:	4573      	cmp	r3, lr
 801437e:	d316      	bcc.n	80143ae <__multiply+0x74>
 8014380:	f104 0214 	add.w	r2, r4, #20
 8014384:	f108 0114 	add.w	r1, r8, #20
 8014388:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 801438c:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8014390:	9300      	str	r3, [sp, #0]
 8014392:	9b00      	ldr	r3, [sp, #0]
 8014394:	9201      	str	r2, [sp, #4]
 8014396:	4293      	cmp	r3, r2
 8014398:	d80c      	bhi.n	80143b4 <__multiply+0x7a>
 801439a:	2e00      	cmp	r6, #0
 801439c:	dd03      	ble.n	80143a6 <__multiply+0x6c>
 801439e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80143a2:	2b00      	cmp	r3, #0
 80143a4:	d05d      	beq.n	8014462 <__multiply+0x128>
 80143a6:	6106      	str	r6, [r0, #16]
 80143a8:	b003      	add	sp, #12
 80143aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143ae:	f843 2b04 	str.w	r2, [r3], #4
 80143b2:	e7e3      	b.n	801437c <__multiply+0x42>
 80143b4:	f8b2 b000 	ldrh.w	fp, [r2]
 80143b8:	f1bb 0f00 	cmp.w	fp, #0
 80143bc:	d023      	beq.n	8014406 <__multiply+0xcc>
 80143be:	4689      	mov	r9, r1
 80143c0:	46ac      	mov	ip, r5
 80143c2:	f04f 0800 	mov.w	r8, #0
 80143c6:	f859 4b04 	ldr.w	r4, [r9], #4
 80143ca:	f8dc a000 	ldr.w	sl, [ip]
 80143ce:	b2a3      	uxth	r3, r4
 80143d0:	fa1f fa8a 	uxth.w	sl, sl
 80143d4:	fb0b a303 	mla	r3, fp, r3, sl
 80143d8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80143dc:	f8dc 4000 	ldr.w	r4, [ip]
 80143e0:	4443      	add	r3, r8
 80143e2:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80143e6:	fb0b 840a 	mla	r4, fp, sl, r8
 80143ea:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 80143ee:	46e2      	mov	sl, ip
 80143f0:	b29b      	uxth	r3, r3
 80143f2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80143f6:	454f      	cmp	r7, r9
 80143f8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80143fc:	f84a 3b04 	str.w	r3, [sl], #4
 8014400:	d82b      	bhi.n	801445a <__multiply+0x120>
 8014402:	f8cc 8004 	str.w	r8, [ip, #4]
 8014406:	9b01      	ldr	r3, [sp, #4]
 8014408:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 801440c:	3204      	adds	r2, #4
 801440e:	f1ba 0f00 	cmp.w	sl, #0
 8014412:	d020      	beq.n	8014456 <__multiply+0x11c>
 8014414:	682b      	ldr	r3, [r5, #0]
 8014416:	4689      	mov	r9, r1
 8014418:	46a8      	mov	r8, r5
 801441a:	f04f 0b00 	mov.w	fp, #0
 801441e:	f8b9 c000 	ldrh.w	ip, [r9]
 8014422:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8014426:	fb0a 440c 	mla	r4, sl, ip, r4
 801442a:	445c      	add	r4, fp
 801442c:	46c4      	mov	ip, r8
 801442e:	b29b      	uxth	r3, r3
 8014430:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8014434:	f84c 3b04 	str.w	r3, [ip], #4
 8014438:	f859 3b04 	ldr.w	r3, [r9], #4
 801443c:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8014440:	0c1b      	lsrs	r3, r3, #16
 8014442:	fb0a b303 	mla	r3, sl, r3, fp
 8014446:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 801444a:	454f      	cmp	r7, r9
 801444c:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8014450:	d805      	bhi.n	801445e <__multiply+0x124>
 8014452:	f8c8 3004 	str.w	r3, [r8, #4]
 8014456:	3504      	adds	r5, #4
 8014458:	e79b      	b.n	8014392 <__multiply+0x58>
 801445a:	46d4      	mov	ip, sl
 801445c:	e7b3      	b.n	80143c6 <__multiply+0x8c>
 801445e:	46e0      	mov	r8, ip
 8014460:	e7dd      	b.n	801441e <__multiply+0xe4>
 8014462:	3e01      	subs	r6, #1
 8014464:	e799      	b.n	801439a <__multiply+0x60>
	...

08014468 <__pow5mult>:
 8014468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801446c:	4615      	mov	r5, r2
 801446e:	f012 0203 	ands.w	r2, r2, #3
 8014472:	4606      	mov	r6, r0
 8014474:	460f      	mov	r7, r1
 8014476:	d007      	beq.n	8014488 <__pow5mult+0x20>
 8014478:	3a01      	subs	r2, #1
 801447a:	4c21      	ldr	r4, [pc, #132]	; (8014500 <__pow5mult+0x98>)
 801447c:	2300      	movs	r3, #0
 801447e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014482:	f7ff fe8a 	bl	801419a <__multadd>
 8014486:	4607      	mov	r7, r0
 8014488:	10ad      	asrs	r5, r5, #2
 801448a:	d035      	beq.n	80144f8 <__pow5mult+0x90>
 801448c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801448e:	b93c      	cbnz	r4, 80144a0 <__pow5mult+0x38>
 8014490:	2010      	movs	r0, #16
 8014492:	f7ff fe1d 	bl	80140d0 <malloc>
 8014496:	6270      	str	r0, [r6, #36]	; 0x24
 8014498:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801449c:	6004      	str	r4, [r0, #0]
 801449e:	60c4      	str	r4, [r0, #12]
 80144a0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80144a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80144a8:	b94c      	cbnz	r4, 80144be <__pow5mult+0x56>
 80144aa:	f240 2171 	movw	r1, #625	; 0x271
 80144ae:	4630      	mov	r0, r6
 80144b0:	f7ff ff3a 	bl	8014328 <__i2b>
 80144b4:	2300      	movs	r3, #0
 80144b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80144ba:	4604      	mov	r4, r0
 80144bc:	6003      	str	r3, [r0, #0]
 80144be:	f04f 0800 	mov.w	r8, #0
 80144c2:	07eb      	lsls	r3, r5, #31
 80144c4:	d50a      	bpl.n	80144dc <__pow5mult+0x74>
 80144c6:	4639      	mov	r1, r7
 80144c8:	4622      	mov	r2, r4
 80144ca:	4630      	mov	r0, r6
 80144cc:	f7ff ff35 	bl	801433a <__multiply>
 80144d0:	4639      	mov	r1, r7
 80144d2:	4681      	mov	r9, r0
 80144d4:	4630      	mov	r0, r6
 80144d6:	f7ff fe49 	bl	801416c <_Bfree>
 80144da:	464f      	mov	r7, r9
 80144dc:	106d      	asrs	r5, r5, #1
 80144de:	d00b      	beq.n	80144f8 <__pow5mult+0x90>
 80144e0:	6820      	ldr	r0, [r4, #0]
 80144e2:	b938      	cbnz	r0, 80144f4 <__pow5mult+0x8c>
 80144e4:	4622      	mov	r2, r4
 80144e6:	4621      	mov	r1, r4
 80144e8:	4630      	mov	r0, r6
 80144ea:	f7ff ff26 	bl	801433a <__multiply>
 80144ee:	6020      	str	r0, [r4, #0]
 80144f0:	f8c0 8000 	str.w	r8, [r0]
 80144f4:	4604      	mov	r4, r0
 80144f6:	e7e4      	b.n	80144c2 <__pow5mult+0x5a>
 80144f8:	4638      	mov	r0, r7
 80144fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80144fe:	bf00      	nop
 8014500:	08017b48 	.word	0x08017b48

08014504 <__lshift>:
 8014504:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014508:	460c      	mov	r4, r1
 801450a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801450e:	6923      	ldr	r3, [r4, #16]
 8014510:	6849      	ldr	r1, [r1, #4]
 8014512:	eb0a 0903 	add.w	r9, sl, r3
 8014516:	68a3      	ldr	r3, [r4, #8]
 8014518:	4607      	mov	r7, r0
 801451a:	4616      	mov	r6, r2
 801451c:	f109 0501 	add.w	r5, r9, #1
 8014520:	42ab      	cmp	r3, r5
 8014522:	db32      	blt.n	801458a <__lshift+0x86>
 8014524:	4638      	mov	r0, r7
 8014526:	f7ff fded 	bl	8014104 <_Balloc>
 801452a:	2300      	movs	r3, #0
 801452c:	4680      	mov	r8, r0
 801452e:	f100 0114 	add.w	r1, r0, #20
 8014532:	461a      	mov	r2, r3
 8014534:	4553      	cmp	r3, sl
 8014536:	db2b      	blt.n	8014590 <__lshift+0x8c>
 8014538:	6920      	ldr	r0, [r4, #16]
 801453a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801453e:	f104 0314 	add.w	r3, r4, #20
 8014542:	f016 021f 	ands.w	r2, r6, #31
 8014546:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801454a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801454e:	d025      	beq.n	801459c <__lshift+0x98>
 8014550:	f1c2 0e20 	rsb	lr, r2, #32
 8014554:	2000      	movs	r0, #0
 8014556:	681e      	ldr	r6, [r3, #0]
 8014558:	468a      	mov	sl, r1
 801455a:	4096      	lsls	r6, r2
 801455c:	4330      	orrs	r0, r6
 801455e:	f84a 0b04 	str.w	r0, [sl], #4
 8014562:	f853 0b04 	ldr.w	r0, [r3], #4
 8014566:	459c      	cmp	ip, r3
 8014568:	fa20 f00e 	lsr.w	r0, r0, lr
 801456c:	d814      	bhi.n	8014598 <__lshift+0x94>
 801456e:	6048      	str	r0, [r1, #4]
 8014570:	b108      	cbz	r0, 8014576 <__lshift+0x72>
 8014572:	f109 0502 	add.w	r5, r9, #2
 8014576:	3d01      	subs	r5, #1
 8014578:	4638      	mov	r0, r7
 801457a:	f8c8 5010 	str.w	r5, [r8, #16]
 801457e:	4621      	mov	r1, r4
 8014580:	f7ff fdf4 	bl	801416c <_Bfree>
 8014584:	4640      	mov	r0, r8
 8014586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801458a:	3101      	adds	r1, #1
 801458c:	005b      	lsls	r3, r3, #1
 801458e:	e7c7      	b.n	8014520 <__lshift+0x1c>
 8014590:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8014594:	3301      	adds	r3, #1
 8014596:	e7cd      	b.n	8014534 <__lshift+0x30>
 8014598:	4651      	mov	r1, sl
 801459a:	e7dc      	b.n	8014556 <__lshift+0x52>
 801459c:	3904      	subs	r1, #4
 801459e:	f853 2b04 	ldr.w	r2, [r3], #4
 80145a2:	f841 2f04 	str.w	r2, [r1, #4]!
 80145a6:	459c      	cmp	ip, r3
 80145a8:	d8f9      	bhi.n	801459e <__lshift+0x9a>
 80145aa:	e7e4      	b.n	8014576 <__lshift+0x72>

080145ac <__mcmp>:
 80145ac:	6903      	ldr	r3, [r0, #16]
 80145ae:	690a      	ldr	r2, [r1, #16]
 80145b0:	1a9b      	subs	r3, r3, r2
 80145b2:	b530      	push	{r4, r5, lr}
 80145b4:	d10c      	bne.n	80145d0 <__mcmp+0x24>
 80145b6:	0092      	lsls	r2, r2, #2
 80145b8:	3014      	adds	r0, #20
 80145ba:	3114      	adds	r1, #20
 80145bc:	1884      	adds	r4, r0, r2
 80145be:	4411      	add	r1, r2
 80145c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80145c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80145c8:	4295      	cmp	r5, r2
 80145ca:	d003      	beq.n	80145d4 <__mcmp+0x28>
 80145cc:	d305      	bcc.n	80145da <__mcmp+0x2e>
 80145ce:	2301      	movs	r3, #1
 80145d0:	4618      	mov	r0, r3
 80145d2:	bd30      	pop	{r4, r5, pc}
 80145d4:	42a0      	cmp	r0, r4
 80145d6:	d3f3      	bcc.n	80145c0 <__mcmp+0x14>
 80145d8:	e7fa      	b.n	80145d0 <__mcmp+0x24>
 80145da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80145de:	e7f7      	b.n	80145d0 <__mcmp+0x24>

080145e0 <__mdiff>:
 80145e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80145e4:	460d      	mov	r5, r1
 80145e6:	4607      	mov	r7, r0
 80145e8:	4611      	mov	r1, r2
 80145ea:	4628      	mov	r0, r5
 80145ec:	4614      	mov	r4, r2
 80145ee:	f7ff ffdd 	bl	80145ac <__mcmp>
 80145f2:	1e06      	subs	r6, r0, #0
 80145f4:	d108      	bne.n	8014608 <__mdiff+0x28>
 80145f6:	4631      	mov	r1, r6
 80145f8:	4638      	mov	r0, r7
 80145fa:	f7ff fd83 	bl	8014104 <_Balloc>
 80145fe:	2301      	movs	r3, #1
 8014600:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8014604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014608:	bfa4      	itt	ge
 801460a:	4623      	movge	r3, r4
 801460c:	462c      	movge	r4, r5
 801460e:	4638      	mov	r0, r7
 8014610:	6861      	ldr	r1, [r4, #4]
 8014612:	bfa6      	itte	ge
 8014614:	461d      	movge	r5, r3
 8014616:	2600      	movge	r6, #0
 8014618:	2601      	movlt	r6, #1
 801461a:	f7ff fd73 	bl	8014104 <_Balloc>
 801461e:	692b      	ldr	r3, [r5, #16]
 8014620:	60c6      	str	r6, [r0, #12]
 8014622:	6926      	ldr	r6, [r4, #16]
 8014624:	f105 0914 	add.w	r9, r5, #20
 8014628:	f104 0214 	add.w	r2, r4, #20
 801462c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8014630:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8014634:	f100 0514 	add.w	r5, r0, #20
 8014638:	f04f 0e00 	mov.w	lr, #0
 801463c:	f852 ab04 	ldr.w	sl, [r2], #4
 8014640:	f859 4b04 	ldr.w	r4, [r9], #4
 8014644:	fa1e f18a 	uxtah	r1, lr, sl
 8014648:	b2a3      	uxth	r3, r4
 801464a:	1ac9      	subs	r1, r1, r3
 801464c:	0c23      	lsrs	r3, r4, #16
 801464e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8014652:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8014656:	b289      	uxth	r1, r1
 8014658:	ea4f 4e23 	mov.w	lr, r3, asr #16
 801465c:	45c8      	cmp	r8, r9
 801465e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8014662:	4694      	mov	ip, r2
 8014664:	f845 3b04 	str.w	r3, [r5], #4
 8014668:	d8e8      	bhi.n	801463c <__mdiff+0x5c>
 801466a:	45bc      	cmp	ip, r7
 801466c:	d304      	bcc.n	8014678 <__mdiff+0x98>
 801466e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8014672:	b183      	cbz	r3, 8014696 <__mdiff+0xb6>
 8014674:	6106      	str	r6, [r0, #16]
 8014676:	e7c5      	b.n	8014604 <__mdiff+0x24>
 8014678:	f85c 1b04 	ldr.w	r1, [ip], #4
 801467c:	fa1e f381 	uxtah	r3, lr, r1
 8014680:	141a      	asrs	r2, r3, #16
 8014682:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8014686:	b29b      	uxth	r3, r3
 8014688:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801468c:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8014690:	f845 3b04 	str.w	r3, [r5], #4
 8014694:	e7e9      	b.n	801466a <__mdiff+0x8a>
 8014696:	3e01      	subs	r6, #1
 8014698:	e7e9      	b.n	801466e <__mdiff+0x8e>
	...

0801469c <__ulp>:
 801469c:	4b12      	ldr	r3, [pc, #72]	; (80146e8 <__ulp+0x4c>)
 801469e:	ee10 2a90 	vmov	r2, s1
 80146a2:	401a      	ands	r2, r3
 80146a4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80146a8:	2b00      	cmp	r3, #0
 80146aa:	dd04      	ble.n	80146b6 <__ulp+0x1a>
 80146ac:	2000      	movs	r0, #0
 80146ae:	4619      	mov	r1, r3
 80146b0:	ec41 0b10 	vmov	d0, r0, r1
 80146b4:	4770      	bx	lr
 80146b6:	425b      	negs	r3, r3
 80146b8:	151b      	asrs	r3, r3, #20
 80146ba:	2b13      	cmp	r3, #19
 80146bc:	f04f 0000 	mov.w	r0, #0
 80146c0:	f04f 0100 	mov.w	r1, #0
 80146c4:	dc04      	bgt.n	80146d0 <__ulp+0x34>
 80146c6:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80146ca:	fa42 f103 	asr.w	r1, r2, r3
 80146ce:	e7ef      	b.n	80146b0 <__ulp+0x14>
 80146d0:	3b14      	subs	r3, #20
 80146d2:	2b1e      	cmp	r3, #30
 80146d4:	f04f 0201 	mov.w	r2, #1
 80146d8:	bfda      	itte	le
 80146da:	f1c3 031f 	rsble	r3, r3, #31
 80146de:	fa02 f303 	lslle.w	r3, r2, r3
 80146e2:	4613      	movgt	r3, r2
 80146e4:	4618      	mov	r0, r3
 80146e6:	e7e3      	b.n	80146b0 <__ulp+0x14>
 80146e8:	7ff00000 	.word	0x7ff00000

080146ec <__b2d>:
 80146ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80146ee:	6905      	ldr	r5, [r0, #16]
 80146f0:	f100 0714 	add.w	r7, r0, #20
 80146f4:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80146f8:	1f2e      	subs	r6, r5, #4
 80146fa:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80146fe:	4620      	mov	r0, r4
 8014700:	f7ff fdc4 	bl	801428c <__hi0bits>
 8014704:	f1c0 0320 	rsb	r3, r0, #32
 8014708:	280a      	cmp	r0, #10
 801470a:	600b      	str	r3, [r1, #0]
 801470c:	f8df c074 	ldr.w	ip, [pc, #116]	; 8014784 <__b2d+0x98>
 8014710:	dc14      	bgt.n	801473c <__b2d+0x50>
 8014712:	f1c0 0e0b 	rsb	lr, r0, #11
 8014716:	fa24 f10e 	lsr.w	r1, r4, lr
 801471a:	42b7      	cmp	r7, r6
 801471c:	ea41 030c 	orr.w	r3, r1, ip
 8014720:	bf34      	ite	cc
 8014722:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8014726:	2100      	movcs	r1, #0
 8014728:	3015      	adds	r0, #21
 801472a:	fa04 f000 	lsl.w	r0, r4, r0
 801472e:	fa21 f10e 	lsr.w	r1, r1, lr
 8014732:	ea40 0201 	orr.w	r2, r0, r1
 8014736:	ec43 2b10 	vmov	d0, r2, r3
 801473a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801473c:	42b7      	cmp	r7, r6
 801473e:	bf3a      	itte	cc
 8014740:	f1a5 0608 	subcc.w	r6, r5, #8
 8014744:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8014748:	2100      	movcs	r1, #0
 801474a:	380b      	subs	r0, #11
 801474c:	d015      	beq.n	801477a <__b2d+0x8e>
 801474e:	4084      	lsls	r4, r0
 8014750:	f1c0 0520 	rsb	r5, r0, #32
 8014754:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8014758:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 801475c:	42be      	cmp	r6, r7
 801475e:	fa21 fc05 	lsr.w	ip, r1, r5
 8014762:	ea44 030c 	orr.w	r3, r4, ip
 8014766:	bf8c      	ite	hi
 8014768:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 801476c:	2400      	movls	r4, #0
 801476e:	fa01 f000 	lsl.w	r0, r1, r0
 8014772:	40ec      	lsrs	r4, r5
 8014774:	ea40 0204 	orr.w	r2, r0, r4
 8014778:	e7dd      	b.n	8014736 <__b2d+0x4a>
 801477a:	ea44 030c 	orr.w	r3, r4, ip
 801477e:	460a      	mov	r2, r1
 8014780:	e7d9      	b.n	8014736 <__b2d+0x4a>
 8014782:	bf00      	nop
 8014784:	3ff00000 	.word	0x3ff00000

08014788 <__d2b>:
 8014788:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801478c:	460e      	mov	r6, r1
 801478e:	2101      	movs	r1, #1
 8014790:	ec59 8b10 	vmov	r8, r9, d0
 8014794:	4615      	mov	r5, r2
 8014796:	f7ff fcb5 	bl	8014104 <_Balloc>
 801479a:	f3c9 540a 	ubfx	r4, r9, #20, #11
 801479e:	4607      	mov	r7, r0
 80147a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80147a4:	bb34      	cbnz	r4, 80147f4 <__d2b+0x6c>
 80147a6:	9301      	str	r3, [sp, #4]
 80147a8:	f1b8 0300 	subs.w	r3, r8, #0
 80147ac:	d027      	beq.n	80147fe <__d2b+0x76>
 80147ae:	a802      	add	r0, sp, #8
 80147b0:	f840 3d08 	str.w	r3, [r0, #-8]!
 80147b4:	f7ff fd89 	bl	80142ca <__lo0bits>
 80147b8:	9900      	ldr	r1, [sp, #0]
 80147ba:	b1f0      	cbz	r0, 80147fa <__d2b+0x72>
 80147bc:	9a01      	ldr	r2, [sp, #4]
 80147be:	f1c0 0320 	rsb	r3, r0, #32
 80147c2:	fa02 f303 	lsl.w	r3, r2, r3
 80147c6:	430b      	orrs	r3, r1
 80147c8:	40c2      	lsrs	r2, r0
 80147ca:	617b      	str	r3, [r7, #20]
 80147cc:	9201      	str	r2, [sp, #4]
 80147ce:	9b01      	ldr	r3, [sp, #4]
 80147d0:	61bb      	str	r3, [r7, #24]
 80147d2:	2b00      	cmp	r3, #0
 80147d4:	bf14      	ite	ne
 80147d6:	2102      	movne	r1, #2
 80147d8:	2101      	moveq	r1, #1
 80147da:	6139      	str	r1, [r7, #16]
 80147dc:	b1c4      	cbz	r4, 8014810 <__d2b+0x88>
 80147de:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80147e2:	4404      	add	r4, r0
 80147e4:	6034      	str	r4, [r6, #0]
 80147e6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80147ea:	6028      	str	r0, [r5, #0]
 80147ec:	4638      	mov	r0, r7
 80147ee:	b003      	add	sp, #12
 80147f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80147f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80147f8:	e7d5      	b.n	80147a6 <__d2b+0x1e>
 80147fa:	6179      	str	r1, [r7, #20]
 80147fc:	e7e7      	b.n	80147ce <__d2b+0x46>
 80147fe:	a801      	add	r0, sp, #4
 8014800:	f7ff fd63 	bl	80142ca <__lo0bits>
 8014804:	9b01      	ldr	r3, [sp, #4]
 8014806:	617b      	str	r3, [r7, #20]
 8014808:	2101      	movs	r1, #1
 801480a:	6139      	str	r1, [r7, #16]
 801480c:	3020      	adds	r0, #32
 801480e:	e7e5      	b.n	80147dc <__d2b+0x54>
 8014810:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8014814:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8014818:	6030      	str	r0, [r6, #0]
 801481a:	6918      	ldr	r0, [r3, #16]
 801481c:	f7ff fd36 	bl	801428c <__hi0bits>
 8014820:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8014824:	e7e1      	b.n	80147ea <__d2b+0x62>

08014826 <__ratio>:
 8014826:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801482a:	4688      	mov	r8, r1
 801482c:	4669      	mov	r1, sp
 801482e:	4681      	mov	r9, r0
 8014830:	f7ff ff5c 	bl	80146ec <__b2d>
 8014834:	a901      	add	r1, sp, #4
 8014836:	4640      	mov	r0, r8
 8014838:	ec57 6b10 	vmov	r6, r7, d0
 801483c:	f7ff ff56 	bl	80146ec <__b2d>
 8014840:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8014844:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8014848:	eba3 0c02 	sub.w	ip, r3, r2
 801484c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8014850:	1a9b      	subs	r3, r3, r2
 8014852:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8014856:	ec5b ab10 	vmov	sl, fp, d0
 801485a:	2b00      	cmp	r3, #0
 801485c:	bfce      	itee	gt
 801485e:	463a      	movgt	r2, r7
 8014860:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8014864:	465a      	movle	r2, fp
 8014866:	4659      	mov	r1, fp
 8014868:	463d      	mov	r5, r7
 801486a:	bfd4      	ite	le
 801486c:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8014870:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8014874:	4630      	mov	r0, r6
 8014876:	ee10 2a10 	vmov	r2, s0
 801487a:	460b      	mov	r3, r1
 801487c:	4629      	mov	r1, r5
 801487e:	f7eb ffe5 	bl	800084c <__aeabi_ddiv>
 8014882:	ec41 0b10 	vmov	d0, r0, r1
 8014886:	b003      	add	sp, #12
 8014888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801488c <__copybits>:
 801488c:	3901      	subs	r1, #1
 801488e:	b510      	push	{r4, lr}
 8014890:	1149      	asrs	r1, r1, #5
 8014892:	6914      	ldr	r4, [r2, #16]
 8014894:	3101      	adds	r1, #1
 8014896:	f102 0314 	add.w	r3, r2, #20
 801489a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801489e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80148a2:	42a3      	cmp	r3, r4
 80148a4:	4602      	mov	r2, r0
 80148a6:	d303      	bcc.n	80148b0 <__copybits+0x24>
 80148a8:	2300      	movs	r3, #0
 80148aa:	428a      	cmp	r2, r1
 80148ac:	d305      	bcc.n	80148ba <__copybits+0x2e>
 80148ae:	bd10      	pop	{r4, pc}
 80148b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80148b4:	f840 2b04 	str.w	r2, [r0], #4
 80148b8:	e7f3      	b.n	80148a2 <__copybits+0x16>
 80148ba:	f842 3b04 	str.w	r3, [r2], #4
 80148be:	e7f4      	b.n	80148aa <__copybits+0x1e>

080148c0 <__any_on>:
 80148c0:	f100 0214 	add.w	r2, r0, #20
 80148c4:	6900      	ldr	r0, [r0, #16]
 80148c6:	114b      	asrs	r3, r1, #5
 80148c8:	4298      	cmp	r0, r3
 80148ca:	b510      	push	{r4, lr}
 80148cc:	db11      	blt.n	80148f2 <__any_on+0x32>
 80148ce:	dd0a      	ble.n	80148e6 <__any_on+0x26>
 80148d0:	f011 011f 	ands.w	r1, r1, #31
 80148d4:	d007      	beq.n	80148e6 <__any_on+0x26>
 80148d6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80148da:	fa24 f001 	lsr.w	r0, r4, r1
 80148de:	fa00 f101 	lsl.w	r1, r0, r1
 80148e2:	428c      	cmp	r4, r1
 80148e4:	d10b      	bne.n	80148fe <__any_on+0x3e>
 80148e6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80148ea:	4293      	cmp	r3, r2
 80148ec:	d803      	bhi.n	80148f6 <__any_on+0x36>
 80148ee:	2000      	movs	r0, #0
 80148f0:	bd10      	pop	{r4, pc}
 80148f2:	4603      	mov	r3, r0
 80148f4:	e7f7      	b.n	80148e6 <__any_on+0x26>
 80148f6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80148fa:	2900      	cmp	r1, #0
 80148fc:	d0f5      	beq.n	80148ea <__any_on+0x2a>
 80148fe:	2001      	movs	r0, #1
 8014900:	e7f6      	b.n	80148f0 <__any_on+0x30>

08014902 <_calloc_r>:
 8014902:	b538      	push	{r3, r4, r5, lr}
 8014904:	fb02 f401 	mul.w	r4, r2, r1
 8014908:	4621      	mov	r1, r4
 801490a:	f000 f857 	bl	80149bc <_malloc_r>
 801490e:	4605      	mov	r5, r0
 8014910:	b118      	cbz	r0, 801491a <_calloc_r+0x18>
 8014912:	4622      	mov	r2, r4
 8014914:	2100      	movs	r1, #0
 8014916:	f7fc fc46 	bl	80111a6 <memset>
 801491a:	4628      	mov	r0, r5
 801491c:	bd38      	pop	{r3, r4, r5, pc}
	...

08014920 <_free_r>:
 8014920:	b538      	push	{r3, r4, r5, lr}
 8014922:	4605      	mov	r5, r0
 8014924:	2900      	cmp	r1, #0
 8014926:	d045      	beq.n	80149b4 <_free_r+0x94>
 8014928:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801492c:	1f0c      	subs	r4, r1, #4
 801492e:	2b00      	cmp	r3, #0
 8014930:	bfb8      	it	lt
 8014932:	18e4      	addlt	r4, r4, r3
 8014934:	f000 fc15 	bl	8015162 <__malloc_lock>
 8014938:	4a1f      	ldr	r2, [pc, #124]	; (80149b8 <_free_r+0x98>)
 801493a:	6813      	ldr	r3, [r2, #0]
 801493c:	4610      	mov	r0, r2
 801493e:	b933      	cbnz	r3, 801494e <_free_r+0x2e>
 8014940:	6063      	str	r3, [r4, #4]
 8014942:	6014      	str	r4, [r2, #0]
 8014944:	4628      	mov	r0, r5
 8014946:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801494a:	f000 bc0b 	b.w	8015164 <__malloc_unlock>
 801494e:	42a3      	cmp	r3, r4
 8014950:	d90c      	bls.n	801496c <_free_r+0x4c>
 8014952:	6821      	ldr	r1, [r4, #0]
 8014954:	1862      	adds	r2, r4, r1
 8014956:	4293      	cmp	r3, r2
 8014958:	bf04      	itt	eq
 801495a:	681a      	ldreq	r2, [r3, #0]
 801495c:	685b      	ldreq	r3, [r3, #4]
 801495e:	6063      	str	r3, [r4, #4]
 8014960:	bf04      	itt	eq
 8014962:	1852      	addeq	r2, r2, r1
 8014964:	6022      	streq	r2, [r4, #0]
 8014966:	6004      	str	r4, [r0, #0]
 8014968:	e7ec      	b.n	8014944 <_free_r+0x24>
 801496a:	4613      	mov	r3, r2
 801496c:	685a      	ldr	r2, [r3, #4]
 801496e:	b10a      	cbz	r2, 8014974 <_free_r+0x54>
 8014970:	42a2      	cmp	r2, r4
 8014972:	d9fa      	bls.n	801496a <_free_r+0x4a>
 8014974:	6819      	ldr	r1, [r3, #0]
 8014976:	1858      	adds	r0, r3, r1
 8014978:	42a0      	cmp	r0, r4
 801497a:	d10b      	bne.n	8014994 <_free_r+0x74>
 801497c:	6820      	ldr	r0, [r4, #0]
 801497e:	4401      	add	r1, r0
 8014980:	1858      	adds	r0, r3, r1
 8014982:	4282      	cmp	r2, r0
 8014984:	6019      	str	r1, [r3, #0]
 8014986:	d1dd      	bne.n	8014944 <_free_r+0x24>
 8014988:	6810      	ldr	r0, [r2, #0]
 801498a:	6852      	ldr	r2, [r2, #4]
 801498c:	605a      	str	r2, [r3, #4]
 801498e:	4401      	add	r1, r0
 8014990:	6019      	str	r1, [r3, #0]
 8014992:	e7d7      	b.n	8014944 <_free_r+0x24>
 8014994:	d902      	bls.n	801499c <_free_r+0x7c>
 8014996:	230c      	movs	r3, #12
 8014998:	602b      	str	r3, [r5, #0]
 801499a:	e7d3      	b.n	8014944 <_free_r+0x24>
 801499c:	6820      	ldr	r0, [r4, #0]
 801499e:	1821      	adds	r1, r4, r0
 80149a0:	428a      	cmp	r2, r1
 80149a2:	bf04      	itt	eq
 80149a4:	6811      	ldreq	r1, [r2, #0]
 80149a6:	6852      	ldreq	r2, [r2, #4]
 80149a8:	6062      	str	r2, [r4, #4]
 80149aa:	bf04      	itt	eq
 80149ac:	1809      	addeq	r1, r1, r0
 80149ae:	6021      	streq	r1, [r4, #0]
 80149b0:	605c      	str	r4, [r3, #4]
 80149b2:	e7c7      	b.n	8014944 <_free_r+0x24>
 80149b4:	bd38      	pop	{r3, r4, r5, pc}
 80149b6:	bf00      	nop
 80149b8:	2000085c 	.word	0x2000085c

080149bc <_malloc_r>:
 80149bc:	b570      	push	{r4, r5, r6, lr}
 80149be:	1ccd      	adds	r5, r1, #3
 80149c0:	f025 0503 	bic.w	r5, r5, #3
 80149c4:	3508      	adds	r5, #8
 80149c6:	2d0c      	cmp	r5, #12
 80149c8:	bf38      	it	cc
 80149ca:	250c      	movcc	r5, #12
 80149cc:	2d00      	cmp	r5, #0
 80149ce:	4606      	mov	r6, r0
 80149d0:	db01      	blt.n	80149d6 <_malloc_r+0x1a>
 80149d2:	42a9      	cmp	r1, r5
 80149d4:	d903      	bls.n	80149de <_malloc_r+0x22>
 80149d6:	230c      	movs	r3, #12
 80149d8:	6033      	str	r3, [r6, #0]
 80149da:	2000      	movs	r0, #0
 80149dc:	bd70      	pop	{r4, r5, r6, pc}
 80149de:	f000 fbc0 	bl	8015162 <__malloc_lock>
 80149e2:	4a21      	ldr	r2, [pc, #132]	; (8014a68 <_malloc_r+0xac>)
 80149e4:	6814      	ldr	r4, [r2, #0]
 80149e6:	4621      	mov	r1, r4
 80149e8:	b991      	cbnz	r1, 8014a10 <_malloc_r+0x54>
 80149ea:	4c20      	ldr	r4, [pc, #128]	; (8014a6c <_malloc_r+0xb0>)
 80149ec:	6823      	ldr	r3, [r4, #0]
 80149ee:	b91b      	cbnz	r3, 80149f8 <_malloc_r+0x3c>
 80149f0:	4630      	mov	r0, r6
 80149f2:	f000 facf 	bl	8014f94 <_sbrk_r>
 80149f6:	6020      	str	r0, [r4, #0]
 80149f8:	4629      	mov	r1, r5
 80149fa:	4630      	mov	r0, r6
 80149fc:	f000 faca 	bl	8014f94 <_sbrk_r>
 8014a00:	1c43      	adds	r3, r0, #1
 8014a02:	d124      	bne.n	8014a4e <_malloc_r+0x92>
 8014a04:	230c      	movs	r3, #12
 8014a06:	6033      	str	r3, [r6, #0]
 8014a08:	4630      	mov	r0, r6
 8014a0a:	f000 fbab 	bl	8015164 <__malloc_unlock>
 8014a0e:	e7e4      	b.n	80149da <_malloc_r+0x1e>
 8014a10:	680b      	ldr	r3, [r1, #0]
 8014a12:	1b5b      	subs	r3, r3, r5
 8014a14:	d418      	bmi.n	8014a48 <_malloc_r+0x8c>
 8014a16:	2b0b      	cmp	r3, #11
 8014a18:	d90f      	bls.n	8014a3a <_malloc_r+0x7e>
 8014a1a:	600b      	str	r3, [r1, #0]
 8014a1c:	50cd      	str	r5, [r1, r3]
 8014a1e:	18cc      	adds	r4, r1, r3
 8014a20:	4630      	mov	r0, r6
 8014a22:	f000 fb9f 	bl	8015164 <__malloc_unlock>
 8014a26:	f104 000b 	add.w	r0, r4, #11
 8014a2a:	1d23      	adds	r3, r4, #4
 8014a2c:	f020 0007 	bic.w	r0, r0, #7
 8014a30:	1ac3      	subs	r3, r0, r3
 8014a32:	d0d3      	beq.n	80149dc <_malloc_r+0x20>
 8014a34:	425a      	negs	r2, r3
 8014a36:	50e2      	str	r2, [r4, r3]
 8014a38:	e7d0      	b.n	80149dc <_malloc_r+0x20>
 8014a3a:	428c      	cmp	r4, r1
 8014a3c:	684b      	ldr	r3, [r1, #4]
 8014a3e:	bf16      	itet	ne
 8014a40:	6063      	strne	r3, [r4, #4]
 8014a42:	6013      	streq	r3, [r2, #0]
 8014a44:	460c      	movne	r4, r1
 8014a46:	e7eb      	b.n	8014a20 <_malloc_r+0x64>
 8014a48:	460c      	mov	r4, r1
 8014a4a:	6849      	ldr	r1, [r1, #4]
 8014a4c:	e7cc      	b.n	80149e8 <_malloc_r+0x2c>
 8014a4e:	1cc4      	adds	r4, r0, #3
 8014a50:	f024 0403 	bic.w	r4, r4, #3
 8014a54:	42a0      	cmp	r0, r4
 8014a56:	d005      	beq.n	8014a64 <_malloc_r+0xa8>
 8014a58:	1a21      	subs	r1, r4, r0
 8014a5a:	4630      	mov	r0, r6
 8014a5c:	f000 fa9a 	bl	8014f94 <_sbrk_r>
 8014a60:	3001      	adds	r0, #1
 8014a62:	d0cf      	beq.n	8014a04 <_malloc_r+0x48>
 8014a64:	6025      	str	r5, [r4, #0]
 8014a66:	e7db      	b.n	8014a20 <_malloc_r+0x64>
 8014a68:	2000085c 	.word	0x2000085c
 8014a6c:	20000860 	.word	0x20000860

08014a70 <__ssputs_r>:
 8014a70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014a74:	688e      	ldr	r6, [r1, #8]
 8014a76:	429e      	cmp	r6, r3
 8014a78:	4682      	mov	sl, r0
 8014a7a:	460c      	mov	r4, r1
 8014a7c:	4690      	mov	r8, r2
 8014a7e:	4699      	mov	r9, r3
 8014a80:	d837      	bhi.n	8014af2 <__ssputs_r+0x82>
 8014a82:	898a      	ldrh	r2, [r1, #12]
 8014a84:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8014a88:	d031      	beq.n	8014aee <__ssputs_r+0x7e>
 8014a8a:	6825      	ldr	r5, [r4, #0]
 8014a8c:	6909      	ldr	r1, [r1, #16]
 8014a8e:	1a6f      	subs	r7, r5, r1
 8014a90:	6965      	ldr	r5, [r4, #20]
 8014a92:	2302      	movs	r3, #2
 8014a94:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014a98:	fb95 f5f3 	sdiv	r5, r5, r3
 8014a9c:	f109 0301 	add.w	r3, r9, #1
 8014aa0:	443b      	add	r3, r7
 8014aa2:	429d      	cmp	r5, r3
 8014aa4:	bf38      	it	cc
 8014aa6:	461d      	movcc	r5, r3
 8014aa8:	0553      	lsls	r3, r2, #21
 8014aaa:	d530      	bpl.n	8014b0e <__ssputs_r+0x9e>
 8014aac:	4629      	mov	r1, r5
 8014aae:	f7ff ff85 	bl	80149bc <_malloc_r>
 8014ab2:	4606      	mov	r6, r0
 8014ab4:	b950      	cbnz	r0, 8014acc <__ssputs_r+0x5c>
 8014ab6:	230c      	movs	r3, #12
 8014ab8:	f8ca 3000 	str.w	r3, [sl]
 8014abc:	89a3      	ldrh	r3, [r4, #12]
 8014abe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014ac2:	81a3      	strh	r3, [r4, #12]
 8014ac4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014ac8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014acc:	463a      	mov	r2, r7
 8014ace:	6921      	ldr	r1, [r4, #16]
 8014ad0:	f7fc fb5e 	bl	8011190 <memcpy>
 8014ad4:	89a3      	ldrh	r3, [r4, #12]
 8014ad6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8014ada:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014ade:	81a3      	strh	r3, [r4, #12]
 8014ae0:	6126      	str	r6, [r4, #16]
 8014ae2:	6165      	str	r5, [r4, #20]
 8014ae4:	443e      	add	r6, r7
 8014ae6:	1bed      	subs	r5, r5, r7
 8014ae8:	6026      	str	r6, [r4, #0]
 8014aea:	60a5      	str	r5, [r4, #8]
 8014aec:	464e      	mov	r6, r9
 8014aee:	454e      	cmp	r6, r9
 8014af0:	d900      	bls.n	8014af4 <__ssputs_r+0x84>
 8014af2:	464e      	mov	r6, r9
 8014af4:	4632      	mov	r2, r6
 8014af6:	4641      	mov	r1, r8
 8014af8:	6820      	ldr	r0, [r4, #0]
 8014afa:	f000 fb19 	bl	8015130 <memmove>
 8014afe:	68a3      	ldr	r3, [r4, #8]
 8014b00:	1b9b      	subs	r3, r3, r6
 8014b02:	60a3      	str	r3, [r4, #8]
 8014b04:	6823      	ldr	r3, [r4, #0]
 8014b06:	441e      	add	r6, r3
 8014b08:	6026      	str	r6, [r4, #0]
 8014b0a:	2000      	movs	r0, #0
 8014b0c:	e7dc      	b.n	8014ac8 <__ssputs_r+0x58>
 8014b0e:	462a      	mov	r2, r5
 8014b10:	f000 fb29 	bl	8015166 <_realloc_r>
 8014b14:	4606      	mov	r6, r0
 8014b16:	2800      	cmp	r0, #0
 8014b18:	d1e2      	bne.n	8014ae0 <__ssputs_r+0x70>
 8014b1a:	6921      	ldr	r1, [r4, #16]
 8014b1c:	4650      	mov	r0, sl
 8014b1e:	f7ff feff 	bl	8014920 <_free_r>
 8014b22:	e7c8      	b.n	8014ab6 <__ssputs_r+0x46>

08014b24 <_svfiprintf_r>:
 8014b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014b28:	461d      	mov	r5, r3
 8014b2a:	898b      	ldrh	r3, [r1, #12]
 8014b2c:	061f      	lsls	r7, r3, #24
 8014b2e:	b09d      	sub	sp, #116	; 0x74
 8014b30:	4680      	mov	r8, r0
 8014b32:	460c      	mov	r4, r1
 8014b34:	4616      	mov	r6, r2
 8014b36:	d50f      	bpl.n	8014b58 <_svfiprintf_r+0x34>
 8014b38:	690b      	ldr	r3, [r1, #16]
 8014b3a:	b96b      	cbnz	r3, 8014b58 <_svfiprintf_r+0x34>
 8014b3c:	2140      	movs	r1, #64	; 0x40
 8014b3e:	f7ff ff3d 	bl	80149bc <_malloc_r>
 8014b42:	6020      	str	r0, [r4, #0]
 8014b44:	6120      	str	r0, [r4, #16]
 8014b46:	b928      	cbnz	r0, 8014b54 <_svfiprintf_r+0x30>
 8014b48:	230c      	movs	r3, #12
 8014b4a:	f8c8 3000 	str.w	r3, [r8]
 8014b4e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014b52:	e0c8      	b.n	8014ce6 <_svfiprintf_r+0x1c2>
 8014b54:	2340      	movs	r3, #64	; 0x40
 8014b56:	6163      	str	r3, [r4, #20]
 8014b58:	2300      	movs	r3, #0
 8014b5a:	9309      	str	r3, [sp, #36]	; 0x24
 8014b5c:	2320      	movs	r3, #32
 8014b5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014b62:	2330      	movs	r3, #48	; 0x30
 8014b64:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014b68:	9503      	str	r5, [sp, #12]
 8014b6a:	f04f 0b01 	mov.w	fp, #1
 8014b6e:	4637      	mov	r7, r6
 8014b70:	463d      	mov	r5, r7
 8014b72:	f815 3b01 	ldrb.w	r3, [r5], #1
 8014b76:	b10b      	cbz	r3, 8014b7c <_svfiprintf_r+0x58>
 8014b78:	2b25      	cmp	r3, #37	; 0x25
 8014b7a:	d13e      	bne.n	8014bfa <_svfiprintf_r+0xd6>
 8014b7c:	ebb7 0a06 	subs.w	sl, r7, r6
 8014b80:	d00b      	beq.n	8014b9a <_svfiprintf_r+0x76>
 8014b82:	4653      	mov	r3, sl
 8014b84:	4632      	mov	r2, r6
 8014b86:	4621      	mov	r1, r4
 8014b88:	4640      	mov	r0, r8
 8014b8a:	f7ff ff71 	bl	8014a70 <__ssputs_r>
 8014b8e:	3001      	adds	r0, #1
 8014b90:	f000 80a4 	beq.w	8014cdc <_svfiprintf_r+0x1b8>
 8014b94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014b96:	4453      	add	r3, sl
 8014b98:	9309      	str	r3, [sp, #36]	; 0x24
 8014b9a:	783b      	ldrb	r3, [r7, #0]
 8014b9c:	2b00      	cmp	r3, #0
 8014b9e:	f000 809d 	beq.w	8014cdc <_svfiprintf_r+0x1b8>
 8014ba2:	2300      	movs	r3, #0
 8014ba4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014ba8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014bac:	9304      	str	r3, [sp, #16]
 8014bae:	9307      	str	r3, [sp, #28]
 8014bb0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014bb4:	931a      	str	r3, [sp, #104]	; 0x68
 8014bb6:	462f      	mov	r7, r5
 8014bb8:	2205      	movs	r2, #5
 8014bba:	f817 1b01 	ldrb.w	r1, [r7], #1
 8014bbe:	4850      	ldr	r0, [pc, #320]	; (8014d00 <_svfiprintf_r+0x1dc>)
 8014bc0:	f7eb fb0e 	bl	80001e0 <memchr>
 8014bc4:	9b04      	ldr	r3, [sp, #16]
 8014bc6:	b9d0      	cbnz	r0, 8014bfe <_svfiprintf_r+0xda>
 8014bc8:	06d9      	lsls	r1, r3, #27
 8014bca:	bf44      	itt	mi
 8014bcc:	2220      	movmi	r2, #32
 8014bce:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014bd2:	071a      	lsls	r2, r3, #28
 8014bd4:	bf44      	itt	mi
 8014bd6:	222b      	movmi	r2, #43	; 0x2b
 8014bd8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014bdc:	782a      	ldrb	r2, [r5, #0]
 8014bde:	2a2a      	cmp	r2, #42	; 0x2a
 8014be0:	d015      	beq.n	8014c0e <_svfiprintf_r+0xea>
 8014be2:	9a07      	ldr	r2, [sp, #28]
 8014be4:	462f      	mov	r7, r5
 8014be6:	2000      	movs	r0, #0
 8014be8:	250a      	movs	r5, #10
 8014bea:	4639      	mov	r1, r7
 8014bec:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014bf0:	3b30      	subs	r3, #48	; 0x30
 8014bf2:	2b09      	cmp	r3, #9
 8014bf4:	d94d      	bls.n	8014c92 <_svfiprintf_r+0x16e>
 8014bf6:	b1b8      	cbz	r0, 8014c28 <_svfiprintf_r+0x104>
 8014bf8:	e00f      	b.n	8014c1a <_svfiprintf_r+0xf6>
 8014bfa:	462f      	mov	r7, r5
 8014bfc:	e7b8      	b.n	8014b70 <_svfiprintf_r+0x4c>
 8014bfe:	4a40      	ldr	r2, [pc, #256]	; (8014d00 <_svfiprintf_r+0x1dc>)
 8014c00:	1a80      	subs	r0, r0, r2
 8014c02:	fa0b f000 	lsl.w	r0, fp, r0
 8014c06:	4318      	orrs	r0, r3
 8014c08:	9004      	str	r0, [sp, #16]
 8014c0a:	463d      	mov	r5, r7
 8014c0c:	e7d3      	b.n	8014bb6 <_svfiprintf_r+0x92>
 8014c0e:	9a03      	ldr	r2, [sp, #12]
 8014c10:	1d11      	adds	r1, r2, #4
 8014c12:	6812      	ldr	r2, [r2, #0]
 8014c14:	9103      	str	r1, [sp, #12]
 8014c16:	2a00      	cmp	r2, #0
 8014c18:	db01      	blt.n	8014c1e <_svfiprintf_r+0xfa>
 8014c1a:	9207      	str	r2, [sp, #28]
 8014c1c:	e004      	b.n	8014c28 <_svfiprintf_r+0x104>
 8014c1e:	4252      	negs	r2, r2
 8014c20:	f043 0302 	orr.w	r3, r3, #2
 8014c24:	9207      	str	r2, [sp, #28]
 8014c26:	9304      	str	r3, [sp, #16]
 8014c28:	783b      	ldrb	r3, [r7, #0]
 8014c2a:	2b2e      	cmp	r3, #46	; 0x2e
 8014c2c:	d10c      	bne.n	8014c48 <_svfiprintf_r+0x124>
 8014c2e:	787b      	ldrb	r3, [r7, #1]
 8014c30:	2b2a      	cmp	r3, #42	; 0x2a
 8014c32:	d133      	bne.n	8014c9c <_svfiprintf_r+0x178>
 8014c34:	9b03      	ldr	r3, [sp, #12]
 8014c36:	1d1a      	adds	r2, r3, #4
 8014c38:	681b      	ldr	r3, [r3, #0]
 8014c3a:	9203      	str	r2, [sp, #12]
 8014c3c:	2b00      	cmp	r3, #0
 8014c3e:	bfb8      	it	lt
 8014c40:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8014c44:	3702      	adds	r7, #2
 8014c46:	9305      	str	r3, [sp, #20]
 8014c48:	4d2e      	ldr	r5, [pc, #184]	; (8014d04 <_svfiprintf_r+0x1e0>)
 8014c4a:	7839      	ldrb	r1, [r7, #0]
 8014c4c:	2203      	movs	r2, #3
 8014c4e:	4628      	mov	r0, r5
 8014c50:	f7eb fac6 	bl	80001e0 <memchr>
 8014c54:	b138      	cbz	r0, 8014c66 <_svfiprintf_r+0x142>
 8014c56:	2340      	movs	r3, #64	; 0x40
 8014c58:	1b40      	subs	r0, r0, r5
 8014c5a:	fa03 f000 	lsl.w	r0, r3, r0
 8014c5e:	9b04      	ldr	r3, [sp, #16]
 8014c60:	4303      	orrs	r3, r0
 8014c62:	3701      	adds	r7, #1
 8014c64:	9304      	str	r3, [sp, #16]
 8014c66:	7839      	ldrb	r1, [r7, #0]
 8014c68:	4827      	ldr	r0, [pc, #156]	; (8014d08 <_svfiprintf_r+0x1e4>)
 8014c6a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014c6e:	2206      	movs	r2, #6
 8014c70:	1c7e      	adds	r6, r7, #1
 8014c72:	f7eb fab5 	bl	80001e0 <memchr>
 8014c76:	2800      	cmp	r0, #0
 8014c78:	d038      	beq.n	8014cec <_svfiprintf_r+0x1c8>
 8014c7a:	4b24      	ldr	r3, [pc, #144]	; (8014d0c <_svfiprintf_r+0x1e8>)
 8014c7c:	bb13      	cbnz	r3, 8014cc4 <_svfiprintf_r+0x1a0>
 8014c7e:	9b03      	ldr	r3, [sp, #12]
 8014c80:	3307      	adds	r3, #7
 8014c82:	f023 0307 	bic.w	r3, r3, #7
 8014c86:	3308      	adds	r3, #8
 8014c88:	9303      	str	r3, [sp, #12]
 8014c8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014c8c:	444b      	add	r3, r9
 8014c8e:	9309      	str	r3, [sp, #36]	; 0x24
 8014c90:	e76d      	b.n	8014b6e <_svfiprintf_r+0x4a>
 8014c92:	fb05 3202 	mla	r2, r5, r2, r3
 8014c96:	2001      	movs	r0, #1
 8014c98:	460f      	mov	r7, r1
 8014c9a:	e7a6      	b.n	8014bea <_svfiprintf_r+0xc6>
 8014c9c:	2300      	movs	r3, #0
 8014c9e:	3701      	adds	r7, #1
 8014ca0:	9305      	str	r3, [sp, #20]
 8014ca2:	4619      	mov	r1, r3
 8014ca4:	250a      	movs	r5, #10
 8014ca6:	4638      	mov	r0, r7
 8014ca8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014cac:	3a30      	subs	r2, #48	; 0x30
 8014cae:	2a09      	cmp	r2, #9
 8014cb0:	d903      	bls.n	8014cba <_svfiprintf_r+0x196>
 8014cb2:	2b00      	cmp	r3, #0
 8014cb4:	d0c8      	beq.n	8014c48 <_svfiprintf_r+0x124>
 8014cb6:	9105      	str	r1, [sp, #20]
 8014cb8:	e7c6      	b.n	8014c48 <_svfiprintf_r+0x124>
 8014cba:	fb05 2101 	mla	r1, r5, r1, r2
 8014cbe:	2301      	movs	r3, #1
 8014cc0:	4607      	mov	r7, r0
 8014cc2:	e7f0      	b.n	8014ca6 <_svfiprintf_r+0x182>
 8014cc4:	ab03      	add	r3, sp, #12
 8014cc6:	9300      	str	r3, [sp, #0]
 8014cc8:	4622      	mov	r2, r4
 8014cca:	4b11      	ldr	r3, [pc, #68]	; (8014d10 <_svfiprintf_r+0x1ec>)
 8014ccc:	a904      	add	r1, sp, #16
 8014cce:	4640      	mov	r0, r8
 8014cd0:	f7fc fb06 	bl	80112e0 <_printf_float>
 8014cd4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8014cd8:	4681      	mov	r9, r0
 8014cda:	d1d6      	bne.n	8014c8a <_svfiprintf_r+0x166>
 8014cdc:	89a3      	ldrh	r3, [r4, #12]
 8014cde:	065b      	lsls	r3, r3, #25
 8014ce0:	f53f af35 	bmi.w	8014b4e <_svfiprintf_r+0x2a>
 8014ce4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014ce6:	b01d      	add	sp, #116	; 0x74
 8014ce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014cec:	ab03      	add	r3, sp, #12
 8014cee:	9300      	str	r3, [sp, #0]
 8014cf0:	4622      	mov	r2, r4
 8014cf2:	4b07      	ldr	r3, [pc, #28]	; (8014d10 <_svfiprintf_r+0x1ec>)
 8014cf4:	a904      	add	r1, sp, #16
 8014cf6:	4640      	mov	r0, r8
 8014cf8:	f7fc fda8 	bl	801184c <_printf_i>
 8014cfc:	e7ea      	b.n	8014cd4 <_svfiprintf_r+0x1b0>
 8014cfe:	bf00      	nop
 8014d00:	08017b54 	.word	0x08017b54
 8014d04:	08017b5a 	.word	0x08017b5a
 8014d08:	08017b5e 	.word	0x08017b5e
 8014d0c:	080112e1 	.word	0x080112e1
 8014d10:	08014a71 	.word	0x08014a71

08014d14 <__sfputc_r>:
 8014d14:	6893      	ldr	r3, [r2, #8]
 8014d16:	3b01      	subs	r3, #1
 8014d18:	2b00      	cmp	r3, #0
 8014d1a:	b410      	push	{r4}
 8014d1c:	6093      	str	r3, [r2, #8]
 8014d1e:	da08      	bge.n	8014d32 <__sfputc_r+0x1e>
 8014d20:	6994      	ldr	r4, [r2, #24]
 8014d22:	42a3      	cmp	r3, r4
 8014d24:	db01      	blt.n	8014d2a <__sfputc_r+0x16>
 8014d26:	290a      	cmp	r1, #10
 8014d28:	d103      	bne.n	8014d32 <__sfputc_r+0x1e>
 8014d2a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014d2e:	f7fd bdb7 	b.w	80128a0 <__swbuf_r>
 8014d32:	6813      	ldr	r3, [r2, #0]
 8014d34:	1c58      	adds	r0, r3, #1
 8014d36:	6010      	str	r0, [r2, #0]
 8014d38:	7019      	strb	r1, [r3, #0]
 8014d3a:	4608      	mov	r0, r1
 8014d3c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014d40:	4770      	bx	lr

08014d42 <__sfputs_r>:
 8014d42:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014d44:	4606      	mov	r6, r0
 8014d46:	460f      	mov	r7, r1
 8014d48:	4614      	mov	r4, r2
 8014d4a:	18d5      	adds	r5, r2, r3
 8014d4c:	42ac      	cmp	r4, r5
 8014d4e:	d101      	bne.n	8014d54 <__sfputs_r+0x12>
 8014d50:	2000      	movs	r0, #0
 8014d52:	e007      	b.n	8014d64 <__sfputs_r+0x22>
 8014d54:	463a      	mov	r2, r7
 8014d56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014d5a:	4630      	mov	r0, r6
 8014d5c:	f7ff ffda 	bl	8014d14 <__sfputc_r>
 8014d60:	1c43      	adds	r3, r0, #1
 8014d62:	d1f3      	bne.n	8014d4c <__sfputs_r+0xa>
 8014d64:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014d68 <_vfiprintf_r>:
 8014d68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014d6c:	460c      	mov	r4, r1
 8014d6e:	b09d      	sub	sp, #116	; 0x74
 8014d70:	4617      	mov	r7, r2
 8014d72:	461d      	mov	r5, r3
 8014d74:	4606      	mov	r6, r0
 8014d76:	b118      	cbz	r0, 8014d80 <_vfiprintf_r+0x18>
 8014d78:	6983      	ldr	r3, [r0, #24]
 8014d7a:	b90b      	cbnz	r3, 8014d80 <_vfiprintf_r+0x18>
 8014d7c:	f7fe fd84 	bl	8013888 <__sinit>
 8014d80:	4b7c      	ldr	r3, [pc, #496]	; (8014f74 <_vfiprintf_r+0x20c>)
 8014d82:	429c      	cmp	r4, r3
 8014d84:	d158      	bne.n	8014e38 <_vfiprintf_r+0xd0>
 8014d86:	6874      	ldr	r4, [r6, #4]
 8014d88:	89a3      	ldrh	r3, [r4, #12]
 8014d8a:	0718      	lsls	r0, r3, #28
 8014d8c:	d55e      	bpl.n	8014e4c <_vfiprintf_r+0xe4>
 8014d8e:	6923      	ldr	r3, [r4, #16]
 8014d90:	2b00      	cmp	r3, #0
 8014d92:	d05b      	beq.n	8014e4c <_vfiprintf_r+0xe4>
 8014d94:	2300      	movs	r3, #0
 8014d96:	9309      	str	r3, [sp, #36]	; 0x24
 8014d98:	2320      	movs	r3, #32
 8014d9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014d9e:	2330      	movs	r3, #48	; 0x30
 8014da0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014da4:	9503      	str	r5, [sp, #12]
 8014da6:	f04f 0b01 	mov.w	fp, #1
 8014daa:	46b8      	mov	r8, r7
 8014dac:	4645      	mov	r5, r8
 8014dae:	f815 3b01 	ldrb.w	r3, [r5], #1
 8014db2:	b10b      	cbz	r3, 8014db8 <_vfiprintf_r+0x50>
 8014db4:	2b25      	cmp	r3, #37	; 0x25
 8014db6:	d154      	bne.n	8014e62 <_vfiprintf_r+0xfa>
 8014db8:	ebb8 0a07 	subs.w	sl, r8, r7
 8014dbc:	d00b      	beq.n	8014dd6 <_vfiprintf_r+0x6e>
 8014dbe:	4653      	mov	r3, sl
 8014dc0:	463a      	mov	r2, r7
 8014dc2:	4621      	mov	r1, r4
 8014dc4:	4630      	mov	r0, r6
 8014dc6:	f7ff ffbc 	bl	8014d42 <__sfputs_r>
 8014dca:	3001      	adds	r0, #1
 8014dcc:	f000 80c2 	beq.w	8014f54 <_vfiprintf_r+0x1ec>
 8014dd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014dd2:	4453      	add	r3, sl
 8014dd4:	9309      	str	r3, [sp, #36]	; 0x24
 8014dd6:	f898 3000 	ldrb.w	r3, [r8]
 8014dda:	2b00      	cmp	r3, #0
 8014ddc:	f000 80ba 	beq.w	8014f54 <_vfiprintf_r+0x1ec>
 8014de0:	2300      	movs	r3, #0
 8014de2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014de6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014dea:	9304      	str	r3, [sp, #16]
 8014dec:	9307      	str	r3, [sp, #28]
 8014dee:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014df2:	931a      	str	r3, [sp, #104]	; 0x68
 8014df4:	46a8      	mov	r8, r5
 8014df6:	2205      	movs	r2, #5
 8014df8:	f818 1b01 	ldrb.w	r1, [r8], #1
 8014dfc:	485e      	ldr	r0, [pc, #376]	; (8014f78 <_vfiprintf_r+0x210>)
 8014dfe:	f7eb f9ef 	bl	80001e0 <memchr>
 8014e02:	9b04      	ldr	r3, [sp, #16]
 8014e04:	bb78      	cbnz	r0, 8014e66 <_vfiprintf_r+0xfe>
 8014e06:	06d9      	lsls	r1, r3, #27
 8014e08:	bf44      	itt	mi
 8014e0a:	2220      	movmi	r2, #32
 8014e0c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014e10:	071a      	lsls	r2, r3, #28
 8014e12:	bf44      	itt	mi
 8014e14:	222b      	movmi	r2, #43	; 0x2b
 8014e16:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8014e1a:	782a      	ldrb	r2, [r5, #0]
 8014e1c:	2a2a      	cmp	r2, #42	; 0x2a
 8014e1e:	d02a      	beq.n	8014e76 <_vfiprintf_r+0x10e>
 8014e20:	9a07      	ldr	r2, [sp, #28]
 8014e22:	46a8      	mov	r8, r5
 8014e24:	2000      	movs	r0, #0
 8014e26:	250a      	movs	r5, #10
 8014e28:	4641      	mov	r1, r8
 8014e2a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014e2e:	3b30      	subs	r3, #48	; 0x30
 8014e30:	2b09      	cmp	r3, #9
 8014e32:	d969      	bls.n	8014f08 <_vfiprintf_r+0x1a0>
 8014e34:	b360      	cbz	r0, 8014e90 <_vfiprintf_r+0x128>
 8014e36:	e024      	b.n	8014e82 <_vfiprintf_r+0x11a>
 8014e38:	4b50      	ldr	r3, [pc, #320]	; (8014f7c <_vfiprintf_r+0x214>)
 8014e3a:	429c      	cmp	r4, r3
 8014e3c:	d101      	bne.n	8014e42 <_vfiprintf_r+0xda>
 8014e3e:	68b4      	ldr	r4, [r6, #8]
 8014e40:	e7a2      	b.n	8014d88 <_vfiprintf_r+0x20>
 8014e42:	4b4f      	ldr	r3, [pc, #316]	; (8014f80 <_vfiprintf_r+0x218>)
 8014e44:	429c      	cmp	r4, r3
 8014e46:	bf08      	it	eq
 8014e48:	68f4      	ldreq	r4, [r6, #12]
 8014e4a:	e79d      	b.n	8014d88 <_vfiprintf_r+0x20>
 8014e4c:	4621      	mov	r1, r4
 8014e4e:	4630      	mov	r0, r6
 8014e50:	f7fd fd78 	bl	8012944 <__swsetup_r>
 8014e54:	2800      	cmp	r0, #0
 8014e56:	d09d      	beq.n	8014d94 <_vfiprintf_r+0x2c>
 8014e58:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014e5c:	b01d      	add	sp, #116	; 0x74
 8014e5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e62:	46a8      	mov	r8, r5
 8014e64:	e7a2      	b.n	8014dac <_vfiprintf_r+0x44>
 8014e66:	4a44      	ldr	r2, [pc, #272]	; (8014f78 <_vfiprintf_r+0x210>)
 8014e68:	1a80      	subs	r0, r0, r2
 8014e6a:	fa0b f000 	lsl.w	r0, fp, r0
 8014e6e:	4318      	orrs	r0, r3
 8014e70:	9004      	str	r0, [sp, #16]
 8014e72:	4645      	mov	r5, r8
 8014e74:	e7be      	b.n	8014df4 <_vfiprintf_r+0x8c>
 8014e76:	9a03      	ldr	r2, [sp, #12]
 8014e78:	1d11      	adds	r1, r2, #4
 8014e7a:	6812      	ldr	r2, [r2, #0]
 8014e7c:	9103      	str	r1, [sp, #12]
 8014e7e:	2a00      	cmp	r2, #0
 8014e80:	db01      	blt.n	8014e86 <_vfiprintf_r+0x11e>
 8014e82:	9207      	str	r2, [sp, #28]
 8014e84:	e004      	b.n	8014e90 <_vfiprintf_r+0x128>
 8014e86:	4252      	negs	r2, r2
 8014e88:	f043 0302 	orr.w	r3, r3, #2
 8014e8c:	9207      	str	r2, [sp, #28]
 8014e8e:	9304      	str	r3, [sp, #16]
 8014e90:	f898 3000 	ldrb.w	r3, [r8]
 8014e94:	2b2e      	cmp	r3, #46	; 0x2e
 8014e96:	d10e      	bne.n	8014eb6 <_vfiprintf_r+0x14e>
 8014e98:	f898 3001 	ldrb.w	r3, [r8, #1]
 8014e9c:	2b2a      	cmp	r3, #42	; 0x2a
 8014e9e:	d138      	bne.n	8014f12 <_vfiprintf_r+0x1aa>
 8014ea0:	9b03      	ldr	r3, [sp, #12]
 8014ea2:	1d1a      	adds	r2, r3, #4
 8014ea4:	681b      	ldr	r3, [r3, #0]
 8014ea6:	9203      	str	r2, [sp, #12]
 8014ea8:	2b00      	cmp	r3, #0
 8014eaa:	bfb8      	it	lt
 8014eac:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8014eb0:	f108 0802 	add.w	r8, r8, #2
 8014eb4:	9305      	str	r3, [sp, #20]
 8014eb6:	4d33      	ldr	r5, [pc, #204]	; (8014f84 <_vfiprintf_r+0x21c>)
 8014eb8:	f898 1000 	ldrb.w	r1, [r8]
 8014ebc:	2203      	movs	r2, #3
 8014ebe:	4628      	mov	r0, r5
 8014ec0:	f7eb f98e 	bl	80001e0 <memchr>
 8014ec4:	b140      	cbz	r0, 8014ed8 <_vfiprintf_r+0x170>
 8014ec6:	2340      	movs	r3, #64	; 0x40
 8014ec8:	1b40      	subs	r0, r0, r5
 8014eca:	fa03 f000 	lsl.w	r0, r3, r0
 8014ece:	9b04      	ldr	r3, [sp, #16]
 8014ed0:	4303      	orrs	r3, r0
 8014ed2:	f108 0801 	add.w	r8, r8, #1
 8014ed6:	9304      	str	r3, [sp, #16]
 8014ed8:	f898 1000 	ldrb.w	r1, [r8]
 8014edc:	482a      	ldr	r0, [pc, #168]	; (8014f88 <_vfiprintf_r+0x220>)
 8014ede:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014ee2:	2206      	movs	r2, #6
 8014ee4:	f108 0701 	add.w	r7, r8, #1
 8014ee8:	f7eb f97a 	bl	80001e0 <memchr>
 8014eec:	2800      	cmp	r0, #0
 8014eee:	d037      	beq.n	8014f60 <_vfiprintf_r+0x1f8>
 8014ef0:	4b26      	ldr	r3, [pc, #152]	; (8014f8c <_vfiprintf_r+0x224>)
 8014ef2:	bb1b      	cbnz	r3, 8014f3c <_vfiprintf_r+0x1d4>
 8014ef4:	9b03      	ldr	r3, [sp, #12]
 8014ef6:	3307      	adds	r3, #7
 8014ef8:	f023 0307 	bic.w	r3, r3, #7
 8014efc:	3308      	adds	r3, #8
 8014efe:	9303      	str	r3, [sp, #12]
 8014f00:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014f02:	444b      	add	r3, r9
 8014f04:	9309      	str	r3, [sp, #36]	; 0x24
 8014f06:	e750      	b.n	8014daa <_vfiprintf_r+0x42>
 8014f08:	fb05 3202 	mla	r2, r5, r2, r3
 8014f0c:	2001      	movs	r0, #1
 8014f0e:	4688      	mov	r8, r1
 8014f10:	e78a      	b.n	8014e28 <_vfiprintf_r+0xc0>
 8014f12:	2300      	movs	r3, #0
 8014f14:	f108 0801 	add.w	r8, r8, #1
 8014f18:	9305      	str	r3, [sp, #20]
 8014f1a:	4619      	mov	r1, r3
 8014f1c:	250a      	movs	r5, #10
 8014f1e:	4640      	mov	r0, r8
 8014f20:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014f24:	3a30      	subs	r2, #48	; 0x30
 8014f26:	2a09      	cmp	r2, #9
 8014f28:	d903      	bls.n	8014f32 <_vfiprintf_r+0x1ca>
 8014f2a:	2b00      	cmp	r3, #0
 8014f2c:	d0c3      	beq.n	8014eb6 <_vfiprintf_r+0x14e>
 8014f2e:	9105      	str	r1, [sp, #20]
 8014f30:	e7c1      	b.n	8014eb6 <_vfiprintf_r+0x14e>
 8014f32:	fb05 2101 	mla	r1, r5, r1, r2
 8014f36:	2301      	movs	r3, #1
 8014f38:	4680      	mov	r8, r0
 8014f3a:	e7f0      	b.n	8014f1e <_vfiprintf_r+0x1b6>
 8014f3c:	ab03      	add	r3, sp, #12
 8014f3e:	9300      	str	r3, [sp, #0]
 8014f40:	4622      	mov	r2, r4
 8014f42:	4b13      	ldr	r3, [pc, #76]	; (8014f90 <_vfiprintf_r+0x228>)
 8014f44:	a904      	add	r1, sp, #16
 8014f46:	4630      	mov	r0, r6
 8014f48:	f7fc f9ca 	bl	80112e0 <_printf_float>
 8014f4c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8014f50:	4681      	mov	r9, r0
 8014f52:	d1d5      	bne.n	8014f00 <_vfiprintf_r+0x198>
 8014f54:	89a3      	ldrh	r3, [r4, #12]
 8014f56:	065b      	lsls	r3, r3, #25
 8014f58:	f53f af7e 	bmi.w	8014e58 <_vfiprintf_r+0xf0>
 8014f5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014f5e:	e77d      	b.n	8014e5c <_vfiprintf_r+0xf4>
 8014f60:	ab03      	add	r3, sp, #12
 8014f62:	9300      	str	r3, [sp, #0]
 8014f64:	4622      	mov	r2, r4
 8014f66:	4b0a      	ldr	r3, [pc, #40]	; (8014f90 <_vfiprintf_r+0x228>)
 8014f68:	a904      	add	r1, sp, #16
 8014f6a:	4630      	mov	r0, r6
 8014f6c:	f7fc fc6e 	bl	801184c <_printf_i>
 8014f70:	e7ec      	b.n	8014f4c <_vfiprintf_r+0x1e4>
 8014f72:	bf00      	nop
 8014f74:	08017a08 	.word	0x08017a08
 8014f78:	08017b54 	.word	0x08017b54
 8014f7c:	08017a28 	.word	0x08017a28
 8014f80:	080179e8 	.word	0x080179e8
 8014f84:	08017b5a 	.word	0x08017b5a
 8014f88:	08017b5e 	.word	0x08017b5e
 8014f8c:	080112e1 	.word	0x080112e1
 8014f90:	08014d43 	.word	0x08014d43

08014f94 <_sbrk_r>:
 8014f94:	b538      	push	{r3, r4, r5, lr}
 8014f96:	4c06      	ldr	r4, [pc, #24]	; (8014fb0 <_sbrk_r+0x1c>)
 8014f98:	2300      	movs	r3, #0
 8014f9a:	4605      	mov	r5, r0
 8014f9c:	4608      	mov	r0, r1
 8014f9e:	6023      	str	r3, [r4, #0]
 8014fa0:	f7ef faa6 	bl	80044f0 <_sbrk>
 8014fa4:	1c43      	adds	r3, r0, #1
 8014fa6:	d102      	bne.n	8014fae <_sbrk_r+0x1a>
 8014fa8:	6823      	ldr	r3, [r4, #0]
 8014faa:	b103      	cbz	r3, 8014fae <_sbrk_r+0x1a>
 8014fac:	602b      	str	r3, [r5, #0]
 8014fae:	bd38      	pop	{r3, r4, r5, pc}
 8014fb0:	20016f14 	.word	0x20016f14

08014fb4 <nanf>:
 8014fb4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8014fbc <nanf+0x8>
 8014fb8:	4770      	bx	lr
 8014fba:	bf00      	nop
 8014fbc:	7fc00000 	.word	0x7fc00000

08014fc0 <__sread>:
 8014fc0:	b510      	push	{r4, lr}
 8014fc2:	460c      	mov	r4, r1
 8014fc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014fc8:	f000 f8f4 	bl	80151b4 <_read_r>
 8014fcc:	2800      	cmp	r0, #0
 8014fce:	bfab      	itete	ge
 8014fd0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8014fd2:	89a3      	ldrhlt	r3, [r4, #12]
 8014fd4:	181b      	addge	r3, r3, r0
 8014fd6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8014fda:	bfac      	ite	ge
 8014fdc:	6563      	strge	r3, [r4, #84]	; 0x54
 8014fde:	81a3      	strhlt	r3, [r4, #12]
 8014fe0:	bd10      	pop	{r4, pc}

08014fe2 <__swrite>:
 8014fe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014fe6:	461f      	mov	r7, r3
 8014fe8:	898b      	ldrh	r3, [r1, #12]
 8014fea:	05db      	lsls	r3, r3, #23
 8014fec:	4605      	mov	r5, r0
 8014fee:	460c      	mov	r4, r1
 8014ff0:	4616      	mov	r6, r2
 8014ff2:	d505      	bpl.n	8015000 <__swrite+0x1e>
 8014ff4:	2302      	movs	r3, #2
 8014ff6:	2200      	movs	r2, #0
 8014ff8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014ffc:	f000 f886 	bl	801510c <_lseek_r>
 8015000:	89a3      	ldrh	r3, [r4, #12]
 8015002:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015006:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801500a:	81a3      	strh	r3, [r4, #12]
 801500c:	4632      	mov	r2, r6
 801500e:	463b      	mov	r3, r7
 8015010:	4628      	mov	r0, r5
 8015012:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015016:	f000 b835 	b.w	8015084 <_write_r>

0801501a <__sseek>:
 801501a:	b510      	push	{r4, lr}
 801501c:	460c      	mov	r4, r1
 801501e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015022:	f000 f873 	bl	801510c <_lseek_r>
 8015026:	1c43      	adds	r3, r0, #1
 8015028:	89a3      	ldrh	r3, [r4, #12]
 801502a:	bf15      	itete	ne
 801502c:	6560      	strne	r0, [r4, #84]	; 0x54
 801502e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8015032:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8015036:	81a3      	strheq	r3, [r4, #12]
 8015038:	bf18      	it	ne
 801503a:	81a3      	strhne	r3, [r4, #12]
 801503c:	bd10      	pop	{r4, pc}

0801503e <__sclose>:
 801503e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015042:	f000 b831 	b.w	80150a8 <_close_r>

08015046 <strncmp>:
 8015046:	b510      	push	{r4, lr}
 8015048:	b16a      	cbz	r2, 8015066 <strncmp+0x20>
 801504a:	3901      	subs	r1, #1
 801504c:	1884      	adds	r4, r0, r2
 801504e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8015052:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8015056:	4293      	cmp	r3, r2
 8015058:	d103      	bne.n	8015062 <strncmp+0x1c>
 801505a:	42a0      	cmp	r0, r4
 801505c:	d001      	beq.n	8015062 <strncmp+0x1c>
 801505e:	2b00      	cmp	r3, #0
 8015060:	d1f5      	bne.n	801504e <strncmp+0x8>
 8015062:	1a98      	subs	r0, r3, r2
 8015064:	bd10      	pop	{r4, pc}
 8015066:	4610      	mov	r0, r2
 8015068:	e7fc      	b.n	8015064 <strncmp+0x1e>

0801506a <__ascii_wctomb>:
 801506a:	b149      	cbz	r1, 8015080 <__ascii_wctomb+0x16>
 801506c:	2aff      	cmp	r2, #255	; 0xff
 801506e:	bf85      	ittet	hi
 8015070:	238a      	movhi	r3, #138	; 0x8a
 8015072:	6003      	strhi	r3, [r0, #0]
 8015074:	700a      	strbls	r2, [r1, #0]
 8015076:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 801507a:	bf98      	it	ls
 801507c:	2001      	movls	r0, #1
 801507e:	4770      	bx	lr
 8015080:	4608      	mov	r0, r1
 8015082:	4770      	bx	lr

08015084 <_write_r>:
 8015084:	b538      	push	{r3, r4, r5, lr}
 8015086:	4c07      	ldr	r4, [pc, #28]	; (80150a4 <_write_r+0x20>)
 8015088:	4605      	mov	r5, r0
 801508a:	4608      	mov	r0, r1
 801508c:	4611      	mov	r1, r2
 801508e:	2200      	movs	r2, #0
 8015090:	6022      	str	r2, [r4, #0]
 8015092:	461a      	mov	r2, r3
 8015094:	f7ef f9dc 	bl	8004450 <_write>
 8015098:	1c43      	adds	r3, r0, #1
 801509a:	d102      	bne.n	80150a2 <_write_r+0x1e>
 801509c:	6823      	ldr	r3, [r4, #0]
 801509e:	b103      	cbz	r3, 80150a2 <_write_r+0x1e>
 80150a0:	602b      	str	r3, [r5, #0]
 80150a2:	bd38      	pop	{r3, r4, r5, pc}
 80150a4:	20016f14 	.word	0x20016f14

080150a8 <_close_r>:
 80150a8:	b538      	push	{r3, r4, r5, lr}
 80150aa:	4c06      	ldr	r4, [pc, #24]	; (80150c4 <_close_r+0x1c>)
 80150ac:	2300      	movs	r3, #0
 80150ae:	4605      	mov	r5, r0
 80150b0:	4608      	mov	r0, r1
 80150b2:	6023      	str	r3, [r4, #0]
 80150b4:	f7ef f9e8 	bl	8004488 <_close>
 80150b8:	1c43      	adds	r3, r0, #1
 80150ba:	d102      	bne.n	80150c2 <_close_r+0x1a>
 80150bc:	6823      	ldr	r3, [r4, #0]
 80150be:	b103      	cbz	r3, 80150c2 <_close_r+0x1a>
 80150c0:	602b      	str	r3, [r5, #0]
 80150c2:	bd38      	pop	{r3, r4, r5, pc}
 80150c4:	20016f14 	.word	0x20016f14

080150c8 <_fstat_r>:
 80150c8:	b538      	push	{r3, r4, r5, lr}
 80150ca:	4c07      	ldr	r4, [pc, #28]	; (80150e8 <_fstat_r+0x20>)
 80150cc:	2300      	movs	r3, #0
 80150ce:	4605      	mov	r5, r0
 80150d0:	4608      	mov	r0, r1
 80150d2:	4611      	mov	r1, r2
 80150d4:	6023      	str	r3, [r4, #0]
 80150d6:	f7ef f9e3 	bl	80044a0 <_fstat>
 80150da:	1c43      	adds	r3, r0, #1
 80150dc:	d102      	bne.n	80150e4 <_fstat_r+0x1c>
 80150de:	6823      	ldr	r3, [r4, #0]
 80150e0:	b103      	cbz	r3, 80150e4 <_fstat_r+0x1c>
 80150e2:	602b      	str	r3, [r5, #0]
 80150e4:	bd38      	pop	{r3, r4, r5, pc}
 80150e6:	bf00      	nop
 80150e8:	20016f14 	.word	0x20016f14

080150ec <_isatty_r>:
 80150ec:	b538      	push	{r3, r4, r5, lr}
 80150ee:	4c06      	ldr	r4, [pc, #24]	; (8015108 <_isatty_r+0x1c>)
 80150f0:	2300      	movs	r3, #0
 80150f2:	4605      	mov	r5, r0
 80150f4:	4608      	mov	r0, r1
 80150f6:	6023      	str	r3, [r4, #0]
 80150f8:	f7ef f9e2 	bl	80044c0 <_isatty>
 80150fc:	1c43      	adds	r3, r0, #1
 80150fe:	d102      	bne.n	8015106 <_isatty_r+0x1a>
 8015100:	6823      	ldr	r3, [r4, #0]
 8015102:	b103      	cbz	r3, 8015106 <_isatty_r+0x1a>
 8015104:	602b      	str	r3, [r5, #0]
 8015106:	bd38      	pop	{r3, r4, r5, pc}
 8015108:	20016f14 	.word	0x20016f14

0801510c <_lseek_r>:
 801510c:	b538      	push	{r3, r4, r5, lr}
 801510e:	4c07      	ldr	r4, [pc, #28]	; (801512c <_lseek_r+0x20>)
 8015110:	4605      	mov	r5, r0
 8015112:	4608      	mov	r0, r1
 8015114:	4611      	mov	r1, r2
 8015116:	2200      	movs	r2, #0
 8015118:	6022      	str	r2, [r4, #0]
 801511a:	461a      	mov	r2, r3
 801511c:	f7ef f9db 	bl	80044d6 <_lseek>
 8015120:	1c43      	adds	r3, r0, #1
 8015122:	d102      	bne.n	801512a <_lseek_r+0x1e>
 8015124:	6823      	ldr	r3, [r4, #0]
 8015126:	b103      	cbz	r3, 801512a <_lseek_r+0x1e>
 8015128:	602b      	str	r3, [r5, #0]
 801512a:	bd38      	pop	{r3, r4, r5, pc}
 801512c:	20016f14 	.word	0x20016f14

08015130 <memmove>:
 8015130:	4288      	cmp	r0, r1
 8015132:	b510      	push	{r4, lr}
 8015134:	eb01 0302 	add.w	r3, r1, r2
 8015138:	d807      	bhi.n	801514a <memmove+0x1a>
 801513a:	1e42      	subs	r2, r0, #1
 801513c:	4299      	cmp	r1, r3
 801513e:	d00a      	beq.n	8015156 <memmove+0x26>
 8015140:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015144:	f802 4f01 	strb.w	r4, [r2, #1]!
 8015148:	e7f8      	b.n	801513c <memmove+0xc>
 801514a:	4283      	cmp	r3, r0
 801514c:	d9f5      	bls.n	801513a <memmove+0xa>
 801514e:	1881      	adds	r1, r0, r2
 8015150:	1ad2      	subs	r2, r2, r3
 8015152:	42d3      	cmn	r3, r2
 8015154:	d100      	bne.n	8015158 <memmove+0x28>
 8015156:	bd10      	pop	{r4, pc}
 8015158:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801515c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8015160:	e7f7      	b.n	8015152 <memmove+0x22>

08015162 <__malloc_lock>:
 8015162:	4770      	bx	lr

08015164 <__malloc_unlock>:
 8015164:	4770      	bx	lr

08015166 <_realloc_r>:
 8015166:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015168:	4607      	mov	r7, r0
 801516a:	4614      	mov	r4, r2
 801516c:	460e      	mov	r6, r1
 801516e:	b921      	cbnz	r1, 801517a <_realloc_r+0x14>
 8015170:	4611      	mov	r1, r2
 8015172:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8015176:	f7ff bc21 	b.w	80149bc <_malloc_r>
 801517a:	b922      	cbnz	r2, 8015186 <_realloc_r+0x20>
 801517c:	f7ff fbd0 	bl	8014920 <_free_r>
 8015180:	4625      	mov	r5, r4
 8015182:	4628      	mov	r0, r5
 8015184:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015186:	f000 f827 	bl	80151d8 <_malloc_usable_size_r>
 801518a:	42a0      	cmp	r0, r4
 801518c:	d20f      	bcs.n	80151ae <_realloc_r+0x48>
 801518e:	4621      	mov	r1, r4
 8015190:	4638      	mov	r0, r7
 8015192:	f7ff fc13 	bl	80149bc <_malloc_r>
 8015196:	4605      	mov	r5, r0
 8015198:	2800      	cmp	r0, #0
 801519a:	d0f2      	beq.n	8015182 <_realloc_r+0x1c>
 801519c:	4631      	mov	r1, r6
 801519e:	4622      	mov	r2, r4
 80151a0:	f7fb fff6 	bl	8011190 <memcpy>
 80151a4:	4631      	mov	r1, r6
 80151a6:	4638      	mov	r0, r7
 80151a8:	f7ff fbba 	bl	8014920 <_free_r>
 80151ac:	e7e9      	b.n	8015182 <_realloc_r+0x1c>
 80151ae:	4635      	mov	r5, r6
 80151b0:	e7e7      	b.n	8015182 <_realloc_r+0x1c>
	...

080151b4 <_read_r>:
 80151b4:	b538      	push	{r3, r4, r5, lr}
 80151b6:	4c07      	ldr	r4, [pc, #28]	; (80151d4 <_read_r+0x20>)
 80151b8:	4605      	mov	r5, r0
 80151ba:	4608      	mov	r0, r1
 80151bc:	4611      	mov	r1, r2
 80151be:	2200      	movs	r2, #0
 80151c0:	6022      	str	r2, [r4, #0]
 80151c2:	461a      	mov	r2, r3
 80151c4:	f7ef f927 	bl	8004416 <_read>
 80151c8:	1c43      	adds	r3, r0, #1
 80151ca:	d102      	bne.n	80151d2 <_read_r+0x1e>
 80151cc:	6823      	ldr	r3, [r4, #0]
 80151ce:	b103      	cbz	r3, 80151d2 <_read_r+0x1e>
 80151d0:	602b      	str	r3, [r5, #0]
 80151d2:	bd38      	pop	{r3, r4, r5, pc}
 80151d4:	20016f14 	.word	0x20016f14

080151d8 <_malloc_usable_size_r>:
 80151d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80151dc:	1f18      	subs	r0, r3, #4
 80151de:	2b00      	cmp	r3, #0
 80151e0:	bfbc      	itt	lt
 80151e2:	580b      	ldrlt	r3, [r1, r0]
 80151e4:	18c0      	addlt	r0, r0, r3
 80151e6:	4770      	bx	lr

080151e8 <pow>:
 80151e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80151ec:	ed2d 8b04 	vpush	{d8-d9}
 80151f0:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80154c4 <pow+0x2dc>
 80151f4:	b08d      	sub	sp, #52	; 0x34
 80151f6:	ec57 6b10 	vmov	r6, r7, d0
 80151fa:	ec55 4b11 	vmov	r4, r5, d1
 80151fe:	f000 fb73 	bl	80158e8 <__ieee754_pow>
 8015202:	f999 3000 	ldrsb.w	r3, [r9]
 8015206:	9300      	str	r3, [sp, #0]
 8015208:	3301      	adds	r3, #1
 801520a:	eeb0 8a40 	vmov.f32	s16, s0
 801520e:	eef0 8a60 	vmov.f32	s17, s1
 8015212:	46c8      	mov	r8, r9
 8015214:	d05f      	beq.n	80152d6 <pow+0xee>
 8015216:	4622      	mov	r2, r4
 8015218:	462b      	mov	r3, r5
 801521a:	4620      	mov	r0, r4
 801521c:	4629      	mov	r1, r5
 801521e:	f7eb fc85 	bl	8000b2c <__aeabi_dcmpun>
 8015222:	4683      	mov	fp, r0
 8015224:	2800      	cmp	r0, #0
 8015226:	d156      	bne.n	80152d6 <pow+0xee>
 8015228:	4632      	mov	r2, r6
 801522a:	463b      	mov	r3, r7
 801522c:	4630      	mov	r0, r6
 801522e:	4639      	mov	r1, r7
 8015230:	f7eb fc7c 	bl	8000b2c <__aeabi_dcmpun>
 8015234:	9001      	str	r0, [sp, #4]
 8015236:	b1e8      	cbz	r0, 8015274 <pow+0x8c>
 8015238:	2200      	movs	r2, #0
 801523a:	2300      	movs	r3, #0
 801523c:	4620      	mov	r0, r4
 801523e:	4629      	mov	r1, r5
 8015240:	f7eb fc42 	bl	8000ac8 <__aeabi_dcmpeq>
 8015244:	2800      	cmp	r0, #0
 8015246:	d046      	beq.n	80152d6 <pow+0xee>
 8015248:	2301      	movs	r3, #1
 801524a:	9302      	str	r3, [sp, #8]
 801524c:	4b96      	ldr	r3, [pc, #600]	; (80154a8 <pow+0x2c0>)
 801524e:	9303      	str	r3, [sp, #12]
 8015250:	4b96      	ldr	r3, [pc, #600]	; (80154ac <pow+0x2c4>)
 8015252:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8015256:	2200      	movs	r2, #0
 8015258:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801525c:	9b00      	ldr	r3, [sp, #0]
 801525e:	2b02      	cmp	r3, #2
 8015260:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8015264:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8015268:	d033      	beq.n	80152d2 <pow+0xea>
 801526a:	a802      	add	r0, sp, #8
 801526c:	f001 fbce 	bl	8016a0c <matherr>
 8015270:	bb48      	cbnz	r0, 80152c6 <pow+0xde>
 8015272:	e05d      	b.n	8015330 <pow+0x148>
 8015274:	f04f 0a00 	mov.w	sl, #0
 8015278:	f04f 0b00 	mov.w	fp, #0
 801527c:	4652      	mov	r2, sl
 801527e:	465b      	mov	r3, fp
 8015280:	4630      	mov	r0, r6
 8015282:	4639      	mov	r1, r7
 8015284:	f7eb fc20 	bl	8000ac8 <__aeabi_dcmpeq>
 8015288:	ec4b ab19 	vmov	d9, sl, fp
 801528c:	2800      	cmp	r0, #0
 801528e:	d054      	beq.n	801533a <pow+0x152>
 8015290:	4652      	mov	r2, sl
 8015292:	465b      	mov	r3, fp
 8015294:	4620      	mov	r0, r4
 8015296:	4629      	mov	r1, r5
 8015298:	f7eb fc16 	bl	8000ac8 <__aeabi_dcmpeq>
 801529c:	4680      	mov	r8, r0
 801529e:	b318      	cbz	r0, 80152e8 <pow+0x100>
 80152a0:	2301      	movs	r3, #1
 80152a2:	9302      	str	r3, [sp, #8]
 80152a4:	4b80      	ldr	r3, [pc, #512]	; (80154a8 <pow+0x2c0>)
 80152a6:	9303      	str	r3, [sp, #12]
 80152a8:	9b01      	ldr	r3, [sp, #4]
 80152aa:	930a      	str	r3, [sp, #40]	; 0x28
 80152ac:	9b00      	ldr	r3, [sp, #0]
 80152ae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80152b2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80152b6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80152ba:	2b00      	cmp	r3, #0
 80152bc:	d0d5      	beq.n	801526a <pow+0x82>
 80152be:	4b7b      	ldr	r3, [pc, #492]	; (80154ac <pow+0x2c4>)
 80152c0:	2200      	movs	r2, #0
 80152c2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80152c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80152c8:	b11b      	cbz	r3, 80152d2 <pow+0xea>
 80152ca:	f7fb ff37 	bl	801113c <__errno>
 80152ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80152d0:	6003      	str	r3, [r0, #0]
 80152d2:	ed9d 8b08 	vldr	d8, [sp, #32]
 80152d6:	eeb0 0a48 	vmov.f32	s0, s16
 80152da:	eef0 0a68 	vmov.f32	s1, s17
 80152de:	b00d      	add	sp, #52	; 0x34
 80152e0:	ecbd 8b04 	vpop	{d8-d9}
 80152e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80152e8:	ec45 4b10 	vmov	d0, r4, r5
 80152ec:	f001 fb86 	bl	80169fc <finite>
 80152f0:	2800      	cmp	r0, #0
 80152f2:	d0f0      	beq.n	80152d6 <pow+0xee>
 80152f4:	4652      	mov	r2, sl
 80152f6:	465b      	mov	r3, fp
 80152f8:	4620      	mov	r0, r4
 80152fa:	4629      	mov	r1, r5
 80152fc:	f7eb fbee 	bl	8000adc <__aeabi_dcmplt>
 8015300:	2800      	cmp	r0, #0
 8015302:	d0e8      	beq.n	80152d6 <pow+0xee>
 8015304:	2301      	movs	r3, #1
 8015306:	9302      	str	r3, [sp, #8]
 8015308:	4b67      	ldr	r3, [pc, #412]	; (80154a8 <pow+0x2c0>)
 801530a:	9303      	str	r3, [sp, #12]
 801530c:	f999 3000 	ldrsb.w	r3, [r9]
 8015310:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8015314:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8015318:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801531c:	b913      	cbnz	r3, 8015324 <pow+0x13c>
 801531e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8015322:	e7a2      	b.n	801526a <pow+0x82>
 8015324:	4962      	ldr	r1, [pc, #392]	; (80154b0 <pow+0x2c8>)
 8015326:	2000      	movs	r0, #0
 8015328:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801532c:	2b02      	cmp	r3, #2
 801532e:	d19c      	bne.n	801526a <pow+0x82>
 8015330:	f7fb ff04 	bl	801113c <__errno>
 8015334:	2321      	movs	r3, #33	; 0x21
 8015336:	6003      	str	r3, [r0, #0]
 8015338:	e7c5      	b.n	80152c6 <pow+0xde>
 801533a:	eeb0 0a48 	vmov.f32	s0, s16
 801533e:	eef0 0a68 	vmov.f32	s1, s17
 8015342:	f001 fb5b 	bl	80169fc <finite>
 8015346:	9000      	str	r0, [sp, #0]
 8015348:	2800      	cmp	r0, #0
 801534a:	f040 8081 	bne.w	8015450 <pow+0x268>
 801534e:	ec47 6b10 	vmov	d0, r6, r7
 8015352:	f001 fb53 	bl	80169fc <finite>
 8015356:	2800      	cmp	r0, #0
 8015358:	d07a      	beq.n	8015450 <pow+0x268>
 801535a:	ec45 4b10 	vmov	d0, r4, r5
 801535e:	f001 fb4d 	bl	80169fc <finite>
 8015362:	2800      	cmp	r0, #0
 8015364:	d074      	beq.n	8015450 <pow+0x268>
 8015366:	ec53 2b18 	vmov	r2, r3, d8
 801536a:	ee18 0a10 	vmov	r0, s16
 801536e:	4619      	mov	r1, r3
 8015370:	f7eb fbdc 	bl	8000b2c <__aeabi_dcmpun>
 8015374:	f999 9000 	ldrsb.w	r9, [r9]
 8015378:	4b4b      	ldr	r3, [pc, #300]	; (80154a8 <pow+0x2c0>)
 801537a:	b1b0      	cbz	r0, 80153aa <pow+0x1c2>
 801537c:	2201      	movs	r2, #1
 801537e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8015382:	9b00      	ldr	r3, [sp, #0]
 8015384:	930a      	str	r3, [sp, #40]	; 0x28
 8015386:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801538a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801538e:	f1b9 0f00 	cmp.w	r9, #0
 8015392:	d0c4      	beq.n	801531e <pow+0x136>
 8015394:	4652      	mov	r2, sl
 8015396:	465b      	mov	r3, fp
 8015398:	4650      	mov	r0, sl
 801539a:	4659      	mov	r1, fp
 801539c:	f7eb fa56 	bl	800084c <__aeabi_ddiv>
 80153a0:	f1b9 0f02 	cmp.w	r9, #2
 80153a4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80153a8:	e7c1      	b.n	801532e <pow+0x146>
 80153aa:	2203      	movs	r2, #3
 80153ac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80153b0:	900a      	str	r0, [sp, #40]	; 0x28
 80153b2:	4629      	mov	r1, r5
 80153b4:	4620      	mov	r0, r4
 80153b6:	2200      	movs	r2, #0
 80153b8:	4b3e      	ldr	r3, [pc, #248]	; (80154b4 <pow+0x2cc>)
 80153ba:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80153be:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80153c2:	f7eb f919 	bl	80005f8 <__aeabi_dmul>
 80153c6:	4604      	mov	r4, r0
 80153c8:	460d      	mov	r5, r1
 80153ca:	f1b9 0f00 	cmp.w	r9, #0
 80153ce:	d124      	bne.n	801541a <pow+0x232>
 80153d0:	4b39      	ldr	r3, [pc, #228]	; (80154b8 <pow+0x2d0>)
 80153d2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80153d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80153da:	4630      	mov	r0, r6
 80153dc:	4652      	mov	r2, sl
 80153de:	465b      	mov	r3, fp
 80153e0:	4639      	mov	r1, r7
 80153e2:	f7eb fb7b 	bl	8000adc <__aeabi_dcmplt>
 80153e6:	2800      	cmp	r0, #0
 80153e8:	d056      	beq.n	8015498 <pow+0x2b0>
 80153ea:	ec45 4b10 	vmov	d0, r4, r5
 80153ee:	f001 fb17 	bl	8016a20 <rint>
 80153f2:	4622      	mov	r2, r4
 80153f4:	462b      	mov	r3, r5
 80153f6:	ec51 0b10 	vmov	r0, r1, d0
 80153fa:	f7eb fb65 	bl	8000ac8 <__aeabi_dcmpeq>
 80153fe:	b920      	cbnz	r0, 801540a <pow+0x222>
 8015400:	4b2e      	ldr	r3, [pc, #184]	; (80154bc <pow+0x2d4>)
 8015402:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8015406:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801540a:	f998 3000 	ldrsb.w	r3, [r8]
 801540e:	2b02      	cmp	r3, #2
 8015410:	d142      	bne.n	8015498 <pow+0x2b0>
 8015412:	f7fb fe93 	bl	801113c <__errno>
 8015416:	2322      	movs	r3, #34	; 0x22
 8015418:	e78d      	b.n	8015336 <pow+0x14e>
 801541a:	4b29      	ldr	r3, [pc, #164]	; (80154c0 <pow+0x2d8>)
 801541c:	2200      	movs	r2, #0
 801541e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8015422:	4630      	mov	r0, r6
 8015424:	4652      	mov	r2, sl
 8015426:	465b      	mov	r3, fp
 8015428:	4639      	mov	r1, r7
 801542a:	f7eb fb57 	bl	8000adc <__aeabi_dcmplt>
 801542e:	2800      	cmp	r0, #0
 8015430:	d0eb      	beq.n	801540a <pow+0x222>
 8015432:	ec45 4b10 	vmov	d0, r4, r5
 8015436:	f001 faf3 	bl	8016a20 <rint>
 801543a:	4622      	mov	r2, r4
 801543c:	462b      	mov	r3, r5
 801543e:	ec51 0b10 	vmov	r0, r1, d0
 8015442:	f7eb fb41 	bl	8000ac8 <__aeabi_dcmpeq>
 8015446:	2800      	cmp	r0, #0
 8015448:	d1df      	bne.n	801540a <pow+0x222>
 801544a:	2200      	movs	r2, #0
 801544c:	4b18      	ldr	r3, [pc, #96]	; (80154b0 <pow+0x2c8>)
 801544e:	e7da      	b.n	8015406 <pow+0x21e>
 8015450:	2200      	movs	r2, #0
 8015452:	2300      	movs	r3, #0
 8015454:	ec51 0b18 	vmov	r0, r1, d8
 8015458:	f7eb fb36 	bl	8000ac8 <__aeabi_dcmpeq>
 801545c:	2800      	cmp	r0, #0
 801545e:	f43f af3a 	beq.w	80152d6 <pow+0xee>
 8015462:	ec47 6b10 	vmov	d0, r6, r7
 8015466:	f001 fac9 	bl	80169fc <finite>
 801546a:	2800      	cmp	r0, #0
 801546c:	f43f af33 	beq.w	80152d6 <pow+0xee>
 8015470:	ec45 4b10 	vmov	d0, r4, r5
 8015474:	f001 fac2 	bl	80169fc <finite>
 8015478:	2800      	cmp	r0, #0
 801547a:	f43f af2c 	beq.w	80152d6 <pow+0xee>
 801547e:	2304      	movs	r3, #4
 8015480:	9302      	str	r3, [sp, #8]
 8015482:	4b09      	ldr	r3, [pc, #36]	; (80154a8 <pow+0x2c0>)
 8015484:	9303      	str	r3, [sp, #12]
 8015486:	2300      	movs	r3, #0
 8015488:	930a      	str	r3, [sp, #40]	; 0x28
 801548a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 801548e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8015492:	ed8d 9b08 	vstr	d9, [sp, #32]
 8015496:	e7b8      	b.n	801540a <pow+0x222>
 8015498:	a802      	add	r0, sp, #8
 801549a:	f001 fab7 	bl	8016a0c <matherr>
 801549e:	2800      	cmp	r0, #0
 80154a0:	f47f af11 	bne.w	80152c6 <pow+0xde>
 80154a4:	e7b5      	b.n	8015412 <pow+0x22a>
 80154a6:	bf00      	nop
 80154a8:	08017c66 	.word	0x08017c66
 80154ac:	3ff00000 	.word	0x3ff00000
 80154b0:	fff00000 	.word	0xfff00000
 80154b4:	3fe00000 	.word	0x3fe00000
 80154b8:	47efffff 	.word	0x47efffff
 80154bc:	c7efffff 	.word	0xc7efffff
 80154c0:	7ff00000 	.word	0x7ff00000
 80154c4:	20000328 	.word	0x20000328

080154c8 <sqrt>:
 80154c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80154cc:	ed2d 8b02 	vpush	{d8}
 80154d0:	b08b      	sub	sp, #44	; 0x2c
 80154d2:	ec55 4b10 	vmov	r4, r5, d0
 80154d6:	f000 ff15 	bl	8016304 <__ieee754_sqrt>
 80154da:	4b26      	ldr	r3, [pc, #152]	; (8015574 <sqrt+0xac>)
 80154dc:	eeb0 8a40 	vmov.f32	s16, s0
 80154e0:	eef0 8a60 	vmov.f32	s17, s1
 80154e4:	f993 6000 	ldrsb.w	r6, [r3]
 80154e8:	1c73      	adds	r3, r6, #1
 80154ea:	d02a      	beq.n	8015542 <sqrt+0x7a>
 80154ec:	4622      	mov	r2, r4
 80154ee:	462b      	mov	r3, r5
 80154f0:	4620      	mov	r0, r4
 80154f2:	4629      	mov	r1, r5
 80154f4:	f7eb fb1a 	bl	8000b2c <__aeabi_dcmpun>
 80154f8:	4607      	mov	r7, r0
 80154fa:	bb10      	cbnz	r0, 8015542 <sqrt+0x7a>
 80154fc:	f04f 0800 	mov.w	r8, #0
 8015500:	f04f 0900 	mov.w	r9, #0
 8015504:	4642      	mov	r2, r8
 8015506:	464b      	mov	r3, r9
 8015508:	4620      	mov	r0, r4
 801550a:	4629      	mov	r1, r5
 801550c:	f7eb fae6 	bl	8000adc <__aeabi_dcmplt>
 8015510:	b1b8      	cbz	r0, 8015542 <sqrt+0x7a>
 8015512:	2301      	movs	r3, #1
 8015514:	9300      	str	r3, [sp, #0]
 8015516:	4b18      	ldr	r3, [pc, #96]	; (8015578 <sqrt+0xb0>)
 8015518:	9301      	str	r3, [sp, #4]
 801551a:	9708      	str	r7, [sp, #32]
 801551c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8015520:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8015524:	b9b6      	cbnz	r6, 8015554 <sqrt+0x8c>
 8015526:	e9cd 8906 	strd	r8, r9, [sp, #24]
 801552a:	4668      	mov	r0, sp
 801552c:	f001 fa6e 	bl	8016a0c <matherr>
 8015530:	b1d0      	cbz	r0, 8015568 <sqrt+0xa0>
 8015532:	9b08      	ldr	r3, [sp, #32]
 8015534:	b11b      	cbz	r3, 801553e <sqrt+0x76>
 8015536:	f7fb fe01 	bl	801113c <__errno>
 801553a:	9b08      	ldr	r3, [sp, #32]
 801553c:	6003      	str	r3, [r0, #0]
 801553e:	ed9d 8b06 	vldr	d8, [sp, #24]
 8015542:	eeb0 0a48 	vmov.f32	s0, s16
 8015546:	eef0 0a68 	vmov.f32	s1, s17
 801554a:	b00b      	add	sp, #44	; 0x2c
 801554c:	ecbd 8b02 	vpop	{d8}
 8015550:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015554:	4642      	mov	r2, r8
 8015556:	464b      	mov	r3, r9
 8015558:	4640      	mov	r0, r8
 801555a:	4649      	mov	r1, r9
 801555c:	f7eb f976 	bl	800084c <__aeabi_ddiv>
 8015560:	2e02      	cmp	r6, #2
 8015562:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8015566:	d1e0      	bne.n	801552a <sqrt+0x62>
 8015568:	f7fb fde8 	bl	801113c <__errno>
 801556c:	2321      	movs	r3, #33	; 0x21
 801556e:	6003      	str	r3, [r0, #0]
 8015570:	e7df      	b.n	8015532 <sqrt+0x6a>
 8015572:	bf00      	nop
 8015574:	20000328 	.word	0x20000328
 8015578:	08017c6a 	.word	0x08017c6a

0801557c <powf>:
 801557c:	e92d 4370 	stmdb	sp!, {r4, r5, r6, r8, r9, lr}
 8015580:	ed2d 8b04 	vpush	{d8-d9}
 8015584:	4ca7      	ldr	r4, [pc, #668]	; (8015824 <powf+0x2a8>)
 8015586:	b08a      	sub	sp, #40	; 0x28
 8015588:	eef0 8a40 	vmov.f32	s17, s0
 801558c:	eeb0 8a60 	vmov.f32	s16, s1
 8015590:	f000 ff68 	bl	8016464 <__ieee754_powf>
 8015594:	f994 5000 	ldrsb.w	r5, [r4]
 8015598:	1c6b      	adds	r3, r5, #1
 801559a:	eeb0 9a40 	vmov.f32	s18, s0
 801559e:	4626      	mov	r6, r4
 80155a0:	d05f      	beq.n	8015662 <powf+0xe6>
 80155a2:	eeb4 8a48 	vcmp.f32	s16, s16
 80155a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80155aa:	d65a      	bvs.n	8015662 <powf+0xe6>
 80155ac:	eef4 8a68 	vcmp.f32	s17, s17
 80155b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80155b4:	d721      	bvc.n	80155fa <powf+0x7e>
 80155b6:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80155ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80155be:	d150      	bne.n	8015662 <powf+0xe6>
 80155c0:	2301      	movs	r3, #1
 80155c2:	9300      	str	r3, [sp, #0]
 80155c4:	4b98      	ldr	r3, [pc, #608]	; (8015828 <powf+0x2ac>)
 80155c6:	9301      	str	r3, [sp, #4]
 80155c8:	ee18 0a90 	vmov	r0, s17
 80155cc:	2300      	movs	r3, #0
 80155ce:	9308      	str	r3, [sp, #32]
 80155d0:	f7ea ffba 	bl	8000548 <__aeabi_f2d>
 80155d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80155d8:	ee18 0a10 	vmov	r0, s16
 80155dc:	f7ea ffb4 	bl	8000548 <__aeabi_f2d>
 80155e0:	4b92      	ldr	r3, [pc, #584]	; (801582c <powf+0x2b0>)
 80155e2:	2200      	movs	r2, #0
 80155e4:	2d02      	cmp	r5, #2
 80155e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80155ea:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80155ee:	d032      	beq.n	8015656 <powf+0xda>
 80155f0:	4668      	mov	r0, sp
 80155f2:	f001 fa0b 	bl	8016a0c <matherr>
 80155f6:	bb40      	cbnz	r0, 801564a <powf+0xce>
 80155f8:	e065      	b.n	80156c6 <powf+0x14a>
 80155fa:	eddf 9a8d 	vldr	s19, [pc, #564]	; 8015830 <powf+0x2b4>
 80155fe:	eef4 8a69 	vcmp.f32	s17, s19
 8015602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015606:	d163      	bne.n	80156d0 <powf+0x154>
 8015608:	eeb4 8a69 	vcmp.f32	s16, s19
 801560c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015610:	d12e      	bne.n	8015670 <powf+0xf4>
 8015612:	2301      	movs	r3, #1
 8015614:	9300      	str	r3, [sp, #0]
 8015616:	4b84      	ldr	r3, [pc, #528]	; (8015828 <powf+0x2ac>)
 8015618:	9301      	str	r3, [sp, #4]
 801561a:	ee18 0a90 	vmov	r0, s17
 801561e:	2300      	movs	r3, #0
 8015620:	9308      	str	r3, [sp, #32]
 8015622:	f7ea ff91 	bl	8000548 <__aeabi_f2d>
 8015626:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801562a:	ee18 0a10 	vmov	r0, s16
 801562e:	f7ea ff8b 	bl	8000548 <__aeabi_f2d>
 8015632:	2200      	movs	r2, #0
 8015634:	2300      	movs	r3, #0
 8015636:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801563a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801563e:	2d00      	cmp	r5, #0
 8015640:	d0d6      	beq.n	80155f0 <powf+0x74>
 8015642:	4b7a      	ldr	r3, [pc, #488]	; (801582c <powf+0x2b0>)
 8015644:	2200      	movs	r2, #0
 8015646:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801564a:	9b08      	ldr	r3, [sp, #32]
 801564c:	b11b      	cbz	r3, 8015656 <powf+0xda>
 801564e:	f7fb fd75 	bl	801113c <__errno>
 8015652:	9b08      	ldr	r3, [sp, #32]
 8015654:	6003      	str	r3, [r0, #0]
 8015656:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801565a:	f7eb fac5 	bl	8000be8 <__aeabi_d2f>
 801565e:	ee09 0a10 	vmov	s18, r0
 8015662:	eeb0 0a49 	vmov.f32	s0, s18
 8015666:	b00a      	add	sp, #40	; 0x28
 8015668:	ecbd 8b04 	vpop	{d8-d9}
 801566c:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8015670:	eeb0 0a48 	vmov.f32	s0, s16
 8015674:	f001 fad5 	bl	8016c22 <finitef>
 8015678:	2800      	cmp	r0, #0
 801567a:	d0f2      	beq.n	8015662 <powf+0xe6>
 801567c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8015680:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015684:	d5ed      	bpl.n	8015662 <powf+0xe6>
 8015686:	2301      	movs	r3, #1
 8015688:	9300      	str	r3, [sp, #0]
 801568a:	4b67      	ldr	r3, [pc, #412]	; (8015828 <powf+0x2ac>)
 801568c:	9301      	str	r3, [sp, #4]
 801568e:	ee18 0a90 	vmov	r0, s17
 8015692:	2300      	movs	r3, #0
 8015694:	9308      	str	r3, [sp, #32]
 8015696:	f7ea ff57 	bl	8000548 <__aeabi_f2d>
 801569a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801569e:	ee18 0a10 	vmov	r0, s16
 80156a2:	f7ea ff51 	bl	8000548 <__aeabi_f2d>
 80156a6:	f994 3000 	ldrsb.w	r3, [r4]
 80156aa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80156ae:	b923      	cbnz	r3, 80156ba <powf+0x13e>
 80156b0:	2200      	movs	r2, #0
 80156b2:	2300      	movs	r3, #0
 80156b4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80156b8:	e79a      	b.n	80155f0 <powf+0x74>
 80156ba:	495e      	ldr	r1, [pc, #376]	; (8015834 <powf+0x2b8>)
 80156bc:	2000      	movs	r0, #0
 80156be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80156c2:	2b02      	cmp	r3, #2
 80156c4:	d194      	bne.n	80155f0 <powf+0x74>
 80156c6:	f7fb fd39 	bl	801113c <__errno>
 80156ca:	2321      	movs	r3, #33	; 0x21
 80156cc:	6003      	str	r3, [r0, #0]
 80156ce:	e7bc      	b.n	801564a <powf+0xce>
 80156d0:	f001 faa7 	bl	8016c22 <finitef>
 80156d4:	4605      	mov	r5, r0
 80156d6:	2800      	cmp	r0, #0
 80156d8:	d173      	bne.n	80157c2 <powf+0x246>
 80156da:	eeb0 0a68 	vmov.f32	s0, s17
 80156de:	f001 faa0 	bl	8016c22 <finitef>
 80156e2:	2800      	cmp	r0, #0
 80156e4:	d06d      	beq.n	80157c2 <powf+0x246>
 80156e6:	eeb0 0a48 	vmov.f32	s0, s16
 80156ea:	f001 fa9a 	bl	8016c22 <finitef>
 80156ee:	2800      	cmp	r0, #0
 80156f0:	d067      	beq.n	80157c2 <powf+0x246>
 80156f2:	ee18 0a90 	vmov	r0, s17
 80156f6:	f7ea ff27 	bl	8000548 <__aeabi_f2d>
 80156fa:	4680      	mov	r8, r0
 80156fc:	ee18 0a10 	vmov	r0, s16
 8015700:	4689      	mov	r9, r1
 8015702:	f7ea ff21 	bl	8000548 <__aeabi_f2d>
 8015706:	eeb4 9a49 	vcmp.f32	s18, s18
 801570a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801570e:	f994 4000 	ldrsb.w	r4, [r4]
 8015712:	4b45      	ldr	r3, [pc, #276]	; (8015828 <powf+0x2ac>)
 8015714:	d713      	bvc.n	801573e <powf+0x1c2>
 8015716:	2201      	movs	r2, #1
 8015718:	e9cd 2300 	strd	r2, r3, [sp]
 801571c:	9508      	str	r5, [sp, #32]
 801571e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8015722:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015726:	2c00      	cmp	r4, #0
 8015728:	d0c2      	beq.n	80156b0 <powf+0x134>
 801572a:	eec9 7aa9 	vdiv.f32	s15, s19, s19
 801572e:	ee17 0a90 	vmov	r0, s15
 8015732:	f7ea ff09 	bl	8000548 <__aeabi_f2d>
 8015736:	2c02      	cmp	r4, #2
 8015738:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801573c:	e7c2      	b.n	80156c4 <powf+0x148>
 801573e:	2203      	movs	r2, #3
 8015740:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8015744:	e9cd 2300 	strd	r2, r3, [sp]
 8015748:	9508      	str	r5, [sp, #32]
 801574a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 801574e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015752:	ee28 8a27 	vmul.f32	s16, s16, s15
 8015756:	b9fc      	cbnz	r4, 8015798 <powf+0x21c>
 8015758:	4b37      	ldr	r3, [pc, #220]	; (8015838 <powf+0x2bc>)
 801575a:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 801575e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8015762:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015766:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801576a:	d553      	bpl.n	8015814 <powf+0x298>
 801576c:	eeb0 0a48 	vmov.f32	s0, s16
 8015770:	f001 fa62 	bl	8016c38 <rintf>
 8015774:	eeb4 0a48 	vcmp.f32	s0, s16
 8015778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801577c:	d004      	beq.n	8015788 <powf+0x20c>
 801577e:	4b2f      	ldr	r3, [pc, #188]	; (801583c <powf+0x2c0>)
 8015780:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8015784:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8015788:	f996 3000 	ldrsb.w	r3, [r6]
 801578c:	2b02      	cmp	r3, #2
 801578e:	d141      	bne.n	8015814 <powf+0x298>
 8015790:	f7fb fcd4 	bl	801113c <__errno>
 8015794:	2322      	movs	r3, #34	; 0x22
 8015796:	e799      	b.n	80156cc <powf+0x150>
 8015798:	4b29      	ldr	r3, [pc, #164]	; (8015840 <powf+0x2c4>)
 801579a:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 801579e:	2200      	movs	r2, #0
 80157a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80157a4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80157a8:	d5ee      	bpl.n	8015788 <powf+0x20c>
 80157aa:	eeb0 0a48 	vmov.f32	s0, s16
 80157ae:	f001 fa43 	bl	8016c38 <rintf>
 80157b2:	eeb4 0a48 	vcmp.f32	s0, s16
 80157b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80157ba:	d0e5      	beq.n	8015788 <powf+0x20c>
 80157bc:	2200      	movs	r2, #0
 80157be:	4b1d      	ldr	r3, [pc, #116]	; (8015834 <powf+0x2b8>)
 80157c0:	e7e0      	b.n	8015784 <powf+0x208>
 80157c2:	eeb5 9a40 	vcmp.f32	s18, #0.0
 80157c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80157ca:	f47f af4a 	bne.w	8015662 <powf+0xe6>
 80157ce:	eeb0 0a68 	vmov.f32	s0, s17
 80157d2:	f001 fa26 	bl	8016c22 <finitef>
 80157d6:	2800      	cmp	r0, #0
 80157d8:	f43f af43 	beq.w	8015662 <powf+0xe6>
 80157dc:	eeb0 0a48 	vmov.f32	s0, s16
 80157e0:	f001 fa1f 	bl	8016c22 <finitef>
 80157e4:	2800      	cmp	r0, #0
 80157e6:	f43f af3c 	beq.w	8015662 <powf+0xe6>
 80157ea:	2304      	movs	r3, #4
 80157ec:	9300      	str	r3, [sp, #0]
 80157ee:	4b0e      	ldr	r3, [pc, #56]	; (8015828 <powf+0x2ac>)
 80157f0:	9301      	str	r3, [sp, #4]
 80157f2:	ee18 0a90 	vmov	r0, s17
 80157f6:	2300      	movs	r3, #0
 80157f8:	9308      	str	r3, [sp, #32]
 80157fa:	f7ea fea5 	bl	8000548 <__aeabi_f2d>
 80157fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015802:	ee18 0a10 	vmov	r0, s16
 8015806:	f7ea fe9f 	bl	8000548 <__aeabi_f2d>
 801580a:	2200      	movs	r2, #0
 801580c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015810:	2300      	movs	r3, #0
 8015812:	e7b7      	b.n	8015784 <powf+0x208>
 8015814:	4668      	mov	r0, sp
 8015816:	f001 f8f9 	bl	8016a0c <matherr>
 801581a:	2800      	cmp	r0, #0
 801581c:	f47f af15 	bne.w	801564a <powf+0xce>
 8015820:	e7b6      	b.n	8015790 <powf+0x214>
 8015822:	bf00      	nop
 8015824:	20000328 	.word	0x20000328
 8015828:	08017c6f 	.word	0x08017c6f
 801582c:	3ff00000 	.word	0x3ff00000
 8015830:	00000000 	.word	0x00000000
 8015834:	fff00000 	.word	0xfff00000
 8015838:	47efffff 	.word	0x47efffff
 801583c:	c7efffff 	.word	0xc7efffff
 8015840:	7ff00000 	.word	0x7ff00000

08015844 <sqrtf>:
 8015844:	b510      	push	{r4, lr}
 8015846:	ed2d 8b02 	vpush	{d8}
 801584a:	b08a      	sub	sp, #40	; 0x28
 801584c:	eeb0 8a40 	vmov.f32	s16, s0
 8015850:	f001 f8c8 	bl	80169e4 <__ieee754_sqrtf>
 8015854:	4b21      	ldr	r3, [pc, #132]	; (80158dc <sqrtf+0x98>)
 8015856:	f993 4000 	ldrsb.w	r4, [r3]
 801585a:	1c63      	adds	r3, r4, #1
 801585c:	d02c      	beq.n	80158b8 <sqrtf+0x74>
 801585e:	eeb4 8a48 	vcmp.f32	s16, s16
 8015862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015866:	d627      	bvs.n	80158b8 <sqrtf+0x74>
 8015868:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 801586c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015870:	d522      	bpl.n	80158b8 <sqrtf+0x74>
 8015872:	2301      	movs	r3, #1
 8015874:	9300      	str	r3, [sp, #0]
 8015876:	4b1a      	ldr	r3, [pc, #104]	; (80158e0 <sqrtf+0x9c>)
 8015878:	9301      	str	r3, [sp, #4]
 801587a:	ee18 0a10 	vmov	r0, s16
 801587e:	2300      	movs	r3, #0
 8015880:	9308      	str	r3, [sp, #32]
 8015882:	f7ea fe61 	bl	8000548 <__aeabi_f2d>
 8015886:	2200      	movs	r2, #0
 8015888:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801588c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015890:	2300      	movs	r3, #0
 8015892:	b9ac      	cbnz	r4, 80158c0 <sqrtf+0x7c>
 8015894:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8015898:	4668      	mov	r0, sp
 801589a:	f001 f8b7 	bl	8016a0c <matherr>
 801589e:	b1b8      	cbz	r0, 80158d0 <sqrtf+0x8c>
 80158a0:	9b08      	ldr	r3, [sp, #32]
 80158a2:	b11b      	cbz	r3, 80158ac <sqrtf+0x68>
 80158a4:	f7fb fc4a 	bl	801113c <__errno>
 80158a8:	9b08      	ldr	r3, [sp, #32]
 80158aa:	6003      	str	r3, [r0, #0]
 80158ac:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80158b0:	f7eb f99a 	bl	8000be8 <__aeabi_d2f>
 80158b4:	ee00 0a10 	vmov	s0, r0
 80158b8:	b00a      	add	sp, #40	; 0x28
 80158ba:	ecbd 8b02 	vpop	{d8}
 80158be:	bd10      	pop	{r4, pc}
 80158c0:	4610      	mov	r0, r2
 80158c2:	4619      	mov	r1, r3
 80158c4:	f7ea ffc2 	bl	800084c <__aeabi_ddiv>
 80158c8:	2c02      	cmp	r4, #2
 80158ca:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80158ce:	d1e3      	bne.n	8015898 <sqrtf+0x54>
 80158d0:	f7fb fc34 	bl	801113c <__errno>
 80158d4:	2321      	movs	r3, #33	; 0x21
 80158d6:	6003      	str	r3, [r0, #0]
 80158d8:	e7e2      	b.n	80158a0 <sqrtf+0x5c>
 80158da:	bf00      	nop
 80158dc:	20000328 	.word	0x20000328
 80158e0:	08017c74 	.word	0x08017c74
 80158e4:	00000000 	.word	0x00000000

080158e8 <__ieee754_pow>:
 80158e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80158ec:	b091      	sub	sp, #68	; 0x44
 80158ee:	ed8d 1b00 	vstr	d1, [sp]
 80158f2:	e9dd 2900 	ldrd	r2, r9, [sp]
 80158f6:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 80158fa:	ea58 0302 	orrs.w	r3, r8, r2
 80158fe:	ec57 6b10 	vmov	r6, r7, d0
 8015902:	f000 84be 	beq.w	8016282 <__ieee754_pow+0x99a>
 8015906:	4b7a      	ldr	r3, [pc, #488]	; (8015af0 <__ieee754_pow+0x208>)
 8015908:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 801590c:	429c      	cmp	r4, r3
 801590e:	463d      	mov	r5, r7
 8015910:	ee10 aa10 	vmov	sl, s0
 8015914:	dc09      	bgt.n	801592a <__ieee754_pow+0x42>
 8015916:	d103      	bne.n	8015920 <__ieee754_pow+0x38>
 8015918:	b93e      	cbnz	r6, 801592a <__ieee754_pow+0x42>
 801591a:	45a0      	cmp	r8, r4
 801591c:	dc0d      	bgt.n	801593a <__ieee754_pow+0x52>
 801591e:	e001      	b.n	8015924 <__ieee754_pow+0x3c>
 8015920:	4598      	cmp	r8, r3
 8015922:	dc02      	bgt.n	801592a <__ieee754_pow+0x42>
 8015924:	4598      	cmp	r8, r3
 8015926:	d10e      	bne.n	8015946 <__ieee754_pow+0x5e>
 8015928:	b16a      	cbz	r2, 8015946 <__ieee754_pow+0x5e>
 801592a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 801592e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8015932:	ea54 030a 	orrs.w	r3, r4, sl
 8015936:	f000 84a4 	beq.w	8016282 <__ieee754_pow+0x99a>
 801593a:	486e      	ldr	r0, [pc, #440]	; (8015af4 <__ieee754_pow+0x20c>)
 801593c:	b011      	add	sp, #68	; 0x44
 801593e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015942:	f001 b865 	b.w	8016a10 <nan>
 8015946:	2d00      	cmp	r5, #0
 8015948:	da53      	bge.n	80159f2 <__ieee754_pow+0x10a>
 801594a:	4b6b      	ldr	r3, [pc, #428]	; (8015af8 <__ieee754_pow+0x210>)
 801594c:	4598      	cmp	r8, r3
 801594e:	dc4d      	bgt.n	80159ec <__ieee754_pow+0x104>
 8015950:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8015954:	4598      	cmp	r8, r3
 8015956:	dd4c      	ble.n	80159f2 <__ieee754_pow+0x10a>
 8015958:	ea4f 5328 	mov.w	r3, r8, asr #20
 801595c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8015960:	2b14      	cmp	r3, #20
 8015962:	dd26      	ble.n	80159b2 <__ieee754_pow+0xca>
 8015964:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8015968:	fa22 f103 	lsr.w	r1, r2, r3
 801596c:	fa01 f303 	lsl.w	r3, r1, r3
 8015970:	4293      	cmp	r3, r2
 8015972:	d13e      	bne.n	80159f2 <__ieee754_pow+0x10a>
 8015974:	f001 0101 	and.w	r1, r1, #1
 8015978:	f1c1 0b02 	rsb	fp, r1, #2
 801597c:	2a00      	cmp	r2, #0
 801597e:	d15b      	bne.n	8015a38 <__ieee754_pow+0x150>
 8015980:	4b5b      	ldr	r3, [pc, #364]	; (8015af0 <__ieee754_pow+0x208>)
 8015982:	4598      	cmp	r8, r3
 8015984:	d124      	bne.n	80159d0 <__ieee754_pow+0xe8>
 8015986:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 801598a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 801598e:	ea53 030a 	orrs.w	r3, r3, sl
 8015992:	f000 8476 	beq.w	8016282 <__ieee754_pow+0x99a>
 8015996:	4b59      	ldr	r3, [pc, #356]	; (8015afc <__ieee754_pow+0x214>)
 8015998:	429c      	cmp	r4, r3
 801599a:	dd2d      	ble.n	80159f8 <__ieee754_pow+0x110>
 801599c:	f1b9 0f00 	cmp.w	r9, #0
 80159a0:	f280 8473 	bge.w	801628a <__ieee754_pow+0x9a2>
 80159a4:	2000      	movs	r0, #0
 80159a6:	2100      	movs	r1, #0
 80159a8:	ec41 0b10 	vmov	d0, r0, r1
 80159ac:	b011      	add	sp, #68	; 0x44
 80159ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159b2:	2a00      	cmp	r2, #0
 80159b4:	d13e      	bne.n	8015a34 <__ieee754_pow+0x14c>
 80159b6:	f1c3 0314 	rsb	r3, r3, #20
 80159ba:	fa48 f103 	asr.w	r1, r8, r3
 80159be:	fa01 f303 	lsl.w	r3, r1, r3
 80159c2:	4543      	cmp	r3, r8
 80159c4:	f040 8469 	bne.w	801629a <__ieee754_pow+0x9b2>
 80159c8:	f001 0101 	and.w	r1, r1, #1
 80159cc:	f1c1 0b02 	rsb	fp, r1, #2
 80159d0:	4b4b      	ldr	r3, [pc, #300]	; (8015b00 <__ieee754_pow+0x218>)
 80159d2:	4598      	cmp	r8, r3
 80159d4:	d118      	bne.n	8015a08 <__ieee754_pow+0x120>
 80159d6:	f1b9 0f00 	cmp.w	r9, #0
 80159da:	f280 845a 	bge.w	8016292 <__ieee754_pow+0x9aa>
 80159de:	4948      	ldr	r1, [pc, #288]	; (8015b00 <__ieee754_pow+0x218>)
 80159e0:	4632      	mov	r2, r6
 80159e2:	463b      	mov	r3, r7
 80159e4:	2000      	movs	r0, #0
 80159e6:	f7ea ff31 	bl	800084c <__aeabi_ddiv>
 80159ea:	e7dd      	b.n	80159a8 <__ieee754_pow+0xc0>
 80159ec:	f04f 0b02 	mov.w	fp, #2
 80159f0:	e7c4      	b.n	801597c <__ieee754_pow+0x94>
 80159f2:	f04f 0b00 	mov.w	fp, #0
 80159f6:	e7c1      	b.n	801597c <__ieee754_pow+0x94>
 80159f8:	f1b9 0f00 	cmp.w	r9, #0
 80159fc:	dad2      	bge.n	80159a4 <__ieee754_pow+0xbc>
 80159fe:	e9dd 0300 	ldrd	r0, r3, [sp]
 8015a02:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8015a06:	e7cf      	b.n	80159a8 <__ieee754_pow+0xc0>
 8015a08:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8015a0c:	d106      	bne.n	8015a1c <__ieee754_pow+0x134>
 8015a0e:	4632      	mov	r2, r6
 8015a10:	463b      	mov	r3, r7
 8015a12:	4610      	mov	r0, r2
 8015a14:	4619      	mov	r1, r3
 8015a16:	f7ea fdef 	bl	80005f8 <__aeabi_dmul>
 8015a1a:	e7c5      	b.n	80159a8 <__ieee754_pow+0xc0>
 8015a1c:	4b39      	ldr	r3, [pc, #228]	; (8015b04 <__ieee754_pow+0x21c>)
 8015a1e:	4599      	cmp	r9, r3
 8015a20:	d10a      	bne.n	8015a38 <__ieee754_pow+0x150>
 8015a22:	2d00      	cmp	r5, #0
 8015a24:	db08      	blt.n	8015a38 <__ieee754_pow+0x150>
 8015a26:	ec47 6b10 	vmov	d0, r6, r7
 8015a2a:	b011      	add	sp, #68	; 0x44
 8015a2c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a30:	f000 bc68 	b.w	8016304 <__ieee754_sqrt>
 8015a34:	f04f 0b00 	mov.w	fp, #0
 8015a38:	ec47 6b10 	vmov	d0, r6, r7
 8015a3c:	f000 ffd5 	bl	80169ea <fabs>
 8015a40:	ec51 0b10 	vmov	r0, r1, d0
 8015a44:	f1ba 0f00 	cmp.w	sl, #0
 8015a48:	d127      	bne.n	8015a9a <__ieee754_pow+0x1b2>
 8015a4a:	b124      	cbz	r4, 8015a56 <__ieee754_pow+0x16e>
 8015a4c:	4b2c      	ldr	r3, [pc, #176]	; (8015b00 <__ieee754_pow+0x218>)
 8015a4e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8015a52:	429a      	cmp	r2, r3
 8015a54:	d121      	bne.n	8015a9a <__ieee754_pow+0x1b2>
 8015a56:	f1b9 0f00 	cmp.w	r9, #0
 8015a5a:	da05      	bge.n	8015a68 <__ieee754_pow+0x180>
 8015a5c:	4602      	mov	r2, r0
 8015a5e:	460b      	mov	r3, r1
 8015a60:	2000      	movs	r0, #0
 8015a62:	4927      	ldr	r1, [pc, #156]	; (8015b00 <__ieee754_pow+0x218>)
 8015a64:	f7ea fef2 	bl	800084c <__aeabi_ddiv>
 8015a68:	2d00      	cmp	r5, #0
 8015a6a:	da9d      	bge.n	80159a8 <__ieee754_pow+0xc0>
 8015a6c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8015a70:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8015a74:	ea54 030b 	orrs.w	r3, r4, fp
 8015a78:	d108      	bne.n	8015a8c <__ieee754_pow+0x1a4>
 8015a7a:	4602      	mov	r2, r0
 8015a7c:	460b      	mov	r3, r1
 8015a7e:	4610      	mov	r0, r2
 8015a80:	4619      	mov	r1, r3
 8015a82:	f7ea fc01 	bl	8000288 <__aeabi_dsub>
 8015a86:	4602      	mov	r2, r0
 8015a88:	460b      	mov	r3, r1
 8015a8a:	e7ac      	b.n	80159e6 <__ieee754_pow+0xfe>
 8015a8c:	f1bb 0f01 	cmp.w	fp, #1
 8015a90:	d18a      	bne.n	80159a8 <__ieee754_pow+0xc0>
 8015a92:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8015a96:	4619      	mov	r1, r3
 8015a98:	e786      	b.n	80159a8 <__ieee754_pow+0xc0>
 8015a9a:	0fed      	lsrs	r5, r5, #31
 8015a9c:	1e6b      	subs	r3, r5, #1
 8015a9e:	930d      	str	r3, [sp, #52]	; 0x34
 8015aa0:	ea5b 0303 	orrs.w	r3, fp, r3
 8015aa4:	d102      	bne.n	8015aac <__ieee754_pow+0x1c4>
 8015aa6:	4632      	mov	r2, r6
 8015aa8:	463b      	mov	r3, r7
 8015aaa:	e7e8      	b.n	8015a7e <__ieee754_pow+0x196>
 8015aac:	4b16      	ldr	r3, [pc, #88]	; (8015b08 <__ieee754_pow+0x220>)
 8015aae:	4598      	cmp	r8, r3
 8015ab0:	f340 80fe 	ble.w	8015cb0 <__ieee754_pow+0x3c8>
 8015ab4:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8015ab8:	4598      	cmp	r8, r3
 8015aba:	dd0a      	ble.n	8015ad2 <__ieee754_pow+0x1ea>
 8015abc:	4b0f      	ldr	r3, [pc, #60]	; (8015afc <__ieee754_pow+0x214>)
 8015abe:	429c      	cmp	r4, r3
 8015ac0:	dc0d      	bgt.n	8015ade <__ieee754_pow+0x1f6>
 8015ac2:	f1b9 0f00 	cmp.w	r9, #0
 8015ac6:	f6bf af6d 	bge.w	80159a4 <__ieee754_pow+0xbc>
 8015aca:	a307      	add	r3, pc, #28	; (adr r3, 8015ae8 <__ieee754_pow+0x200>)
 8015acc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ad0:	e79f      	b.n	8015a12 <__ieee754_pow+0x12a>
 8015ad2:	4b0e      	ldr	r3, [pc, #56]	; (8015b0c <__ieee754_pow+0x224>)
 8015ad4:	429c      	cmp	r4, r3
 8015ad6:	ddf4      	ble.n	8015ac2 <__ieee754_pow+0x1da>
 8015ad8:	4b09      	ldr	r3, [pc, #36]	; (8015b00 <__ieee754_pow+0x218>)
 8015ada:	429c      	cmp	r4, r3
 8015adc:	dd18      	ble.n	8015b10 <__ieee754_pow+0x228>
 8015ade:	f1b9 0f00 	cmp.w	r9, #0
 8015ae2:	dcf2      	bgt.n	8015aca <__ieee754_pow+0x1e2>
 8015ae4:	e75e      	b.n	80159a4 <__ieee754_pow+0xbc>
 8015ae6:	bf00      	nop
 8015ae8:	8800759c 	.word	0x8800759c
 8015aec:	7e37e43c 	.word	0x7e37e43c
 8015af0:	7ff00000 	.word	0x7ff00000
 8015af4:	08017b59 	.word	0x08017b59
 8015af8:	433fffff 	.word	0x433fffff
 8015afc:	3fefffff 	.word	0x3fefffff
 8015b00:	3ff00000 	.word	0x3ff00000
 8015b04:	3fe00000 	.word	0x3fe00000
 8015b08:	41e00000 	.word	0x41e00000
 8015b0c:	3feffffe 	.word	0x3feffffe
 8015b10:	2200      	movs	r2, #0
 8015b12:	4b63      	ldr	r3, [pc, #396]	; (8015ca0 <__ieee754_pow+0x3b8>)
 8015b14:	f7ea fbb8 	bl	8000288 <__aeabi_dsub>
 8015b18:	a355      	add	r3, pc, #340	; (adr r3, 8015c70 <__ieee754_pow+0x388>)
 8015b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b1e:	4604      	mov	r4, r0
 8015b20:	460d      	mov	r5, r1
 8015b22:	f7ea fd69 	bl	80005f8 <__aeabi_dmul>
 8015b26:	a354      	add	r3, pc, #336	; (adr r3, 8015c78 <__ieee754_pow+0x390>)
 8015b28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b2c:	4606      	mov	r6, r0
 8015b2e:	460f      	mov	r7, r1
 8015b30:	4620      	mov	r0, r4
 8015b32:	4629      	mov	r1, r5
 8015b34:	f7ea fd60 	bl	80005f8 <__aeabi_dmul>
 8015b38:	2200      	movs	r2, #0
 8015b3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8015b3e:	4b59      	ldr	r3, [pc, #356]	; (8015ca4 <__ieee754_pow+0x3bc>)
 8015b40:	4620      	mov	r0, r4
 8015b42:	4629      	mov	r1, r5
 8015b44:	f7ea fd58 	bl	80005f8 <__aeabi_dmul>
 8015b48:	4602      	mov	r2, r0
 8015b4a:	460b      	mov	r3, r1
 8015b4c:	a14c      	add	r1, pc, #304	; (adr r1, 8015c80 <__ieee754_pow+0x398>)
 8015b4e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015b52:	f7ea fb99 	bl	8000288 <__aeabi_dsub>
 8015b56:	4622      	mov	r2, r4
 8015b58:	462b      	mov	r3, r5
 8015b5a:	f7ea fd4d 	bl	80005f8 <__aeabi_dmul>
 8015b5e:	4602      	mov	r2, r0
 8015b60:	460b      	mov	r3, r1
 8015b62:	2000      	movs	r0, #0
 8015b64:	4950      	ldr	r1, [pc, #320]	; (8015ca8 <__ieee754_pow+0x3c0>)
 8015b66:	f7ea fb8f 	bl	8000288 <__aeabi_dsub>
 8015b6a:	4622      	mov	r2, r4
 8015b6c:	462b      	mov	r3, r5
 8015b6e:	4680      	mov	r8, r0
 8015b70:	4689      	mov	r9, r1
 8015b72:	4620      	mov	r0, r4
 8015b74:	4629      	mov	r1, r5
 8015b76:	f7ea fd3f 	bl	80005f8 <__aeabi_dmul>
 8015b7a:	4602      	mov	r2, r0
 8015b7c:	460b      	mov	r3, r1
 8015b7e:	4640      	mov	r0, r8
 8015b80:	4649      	mov	r1, r9
 8015b82:	f7ea fd39 	bl	80005f8 <__aeabi_dmul>
 8015b86:	a340      	add	r3, pc, #256	; (adr r3, 8015c88 <__ieee754_pow+0x3a0>)
 8015b88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015b8c:	f7ea fd34 	bl	80005f8 <__aeabi_dmul>
 8015b90:	4602      	mov	r2, r0
 8015b92:	460b      	mov	r3, r1
 8015b94:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015b98:	f7ea fb76 	bl	8000288 <__aeabi_dsub>
 8015b9c:	4602      	mov	r2, r0
 8015b9e:	460b      	mov	r3, r1
 8015ba0:	4604      	mov	r4, r0
 8015ba2:	460d      	mov	r5, r1
 8015ba4:	4630      	mov	r0, r6
 8015ba6:	4639      	mov	r1, r7
 8015ba8:	f7ea fb70 	bl	800028c <__adddf3>
 8015bac:	2000      	movs	r0, #0
 8015bae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015bb2:	4632      	mov	r2, r6
 8015bb4:	463b      	mov	r3, r7
 8015bb6:	f7ea fb67 	bl	8000288 <__aeabi_dsub>
 8015bba:	4602      	mov	r2, r0
 8015bbc:	460b      	mov	r3, r1
 8015bbe:	4620      	mov	r0, r4
 8015bc0:	4629      	mov	r1, r5
 8015bc2:	f7ea fb61 	bl	8000288 <__aeabi_dsub>
 8015bc6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8015bc8:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8015bcc:	4313      	orrs	r3, r2
 8015bce:	4606      	mov	r6, r0
 8015bd0:	460f      	mov	r7, r1
 8015bd2:	f040 81eb 	bne.w	8015fac <__ieee754_pow+0x6c4>
 8015bd6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8015c90 <__ieee754_pow+0x3a8>
 8015bda:	e9dd 4500 	ldrd	r4, r5, [sp]
 8015bde:	2400      	movs	r4, #0
 8015be0:	4622      	mov	r2, r4
 8015be2:	462b      	mov	r3, r5
 8015be4:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015be8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8015bec:	f7ea fb4c 	bl	8000288 <__aeabi_dsub>
 8015bf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015bf4:	f7ea fd00 	bl	80005f8 <__aeabi_dmul>
 8015bf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015bfc:	4680      	mov	r8, r0
 8015bfe:	4689      	mov	r9, r1
 8015c00:	4630      	mov	r0, r6
 8015c02:	4639      	mov	r1, r7
 8015c04:	f7ea fcf8 	bl	80005f8 <__aeabi_dmul>
 8015c08:	4602      	mov	r2, r0
 8015c0a:	460b      	mov	r3, r1
 8015c0c:	4640      	mov	r0, r8
 8015c0e:	4649      	mov	r1, r9
 8015c10:	f7ea fb3c 	bl	800028c <__adddf3>
 8015c14:	4622      	mov	r2, r4
 8015c16:	462b      	mov	r3, r5
 8015c18:	4680      	mov	r8, r0
 8015c1a:	4689      	mov	r9, r1
 8015c1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015c20:	f7ea fcea 	bl	80005f8 <__aeabi_dmul>
 8015c24:	460b      	mov	r3, r1
 8015c26:	4604      	mov	r4, r0
 8015c28:	460d      	mov	r5, r1
 8015c2a:	4602      	mov	r2, r0
 8015c2c:	4649      	mov	r1, r9
 8015c2e:	4640      	mov	r0, r8
 8015c30:	e9cd 4500 	strd	r4, r5, [sp]
 8015c34:	f7ea fb2a 	bl	800028c <__adddf3>
 8015c38:	4b1c      	ldr	r3, [pc, #112]	; (8015cac <__ieee754_pow+0x3c4>)
 8015c3a:	4299      	cmp	r1, r3
 8015c3c:	4606      	mov	r6, r0
 8015c3e:	460f      	mov	r7, r1
 8015c40:	468b      	mov	fp, r1
 8015c42:	f340 82f7 	ble.w	8016234 <__ieee754_pow+0x94c>
 8015c46:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8015c4a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8015c4e:	4303      	orrs	r3, r0
 8015c50:	f000 81ea 	beq.w	8016028 <__ieee754_pow+0x740>
 8015c54:	a310      	add	r3, pc, #64	; (adr r3, 8015c98 <__ieee754_pow+0x3b0>)
 8015c56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015c5e:	f7ea fccb 	bl	80005f8 <__aeabi_dmul>
 8015c62:	a30d      	add	r3, pc, #52	; (adr r3, 8015c98 <__ieee754_pow+0x3b0>)
 8015c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c68:	e6d5      	b.n	8015a16 <__ieee754_pow+0x12e>
 8015c6a:	bf00      	nop
 8015c6c:	f3af 8000 	nop.w
 8015c70:	60000000 	.word	0x60000000
 8015c74:	3ff71547 	.word	0x3ff71547
 8015c78:	f85ddf44 	.word	0xf85ddf44
 8015c7c:	3e54ae0b 	.word	0x3e54ae0b
 8015c80:	55555555 	.word	0x55555555
 8015c84:	3fd55555 	.word	0x3fd55555
 8015c88:	652b82fe 	.word	0x652b82fe
 8015c8c:	3ff71547 	.word	0x3ff71547
 8015c90:	00000000 	.word	0x00000000
 8015c94:	bff00000 	.word	0xbff00000
 8015c98:	8800759c 	.word	0x8800759c
 8015c9c:	7e37e43c 	.word	0x7e37e43c
 8015ca0:	3ff00000 	.word	0x3ff00000
 8015ca4:	3fd00000 	.word	0x3fd00000
 8015ca8:	3fe00000 	.word	0x3fe00000
 8015cac:	408fffff 	.word	0x408fffff
 8015cb0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8015cb4:	f04f 0200 	mov.w	r2, #0
 8015cb8:	da05      	bge.n	8015cc6 <__ieee754_pow+0x3de>
 8015cba:	4bd3      	ldr	r3, [pc, #844]	; (8016008 <__ieee754_pow+0x720>)
 8015cbc:	f7ea fc9c 	bl	80005f8 <__aeabi_dmul>
 8015cc0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8015cc4:	460c      	mov	r4, r1
 8015cc6:	1523      	asrs	r3, r4, #20
 8015cc8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8015ccc:	4413      	add	r3, r2
 8015cce:	9309      	str	r3, [sp, #36]	; 0x24
 8015cd0:	4bce      	ldr	r3, [pc, #824]	; (801600c <__ieee754_pow+0x724>)
 8015cd2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8015cd6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8015cda:	429c      	cmp	r4, r3
 8015cdc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8015ce0:	dd08      	ble.n	8015cf4 <__ieee754_pow+0x40c>
 8015ce2:	4bcb      	ldr	r3, [pc, #812]	; (8016010 <__ieee754_pow+0x728>)
 8015ce4:	429c      	cmp	r4, r3
 8015ce6:	f340 815e 	ble.w	8015fa6 <__ieee754_pow+0x6be>
 8015cea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015cec:	3301      	adds	r3, #1
 8015cee:	9309      	str	r3, [sp, #36]	; 0x24
 8015cf0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8015cf4:	f04f 0a00 	mov.w	sl, #0
 8015cf8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8015cfc:	930c      	str	r3, [sp, #48]	; 0x30
 8015cfe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015d00:	4bc4      	ldr	r3, [pc, #784]	; (8016014 <__ieee754_pow+0x72c>)
 8015d02:	4413      	add	r3, r2
 8015d04:	ed93 7b00 	vldr	d7, [r3]
 8015d08:	4629      	mov	r1, r5
 8015d0a:	ec53 2b17 	vmov	r2, r3, d7
 8015d0e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8015d12:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015d16:	f7ea fab7 	bl	8000288 <__aeabi_dsub>
 8015d1a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8015d1e:	4606      	mov	r6, r0
 8015d20:	460f      	mov	r7, r1
 8015d22:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015d26:	f7ea fab1 	bl	800028c <__adddf3>
 8015d2a:	4602      	mov	r2, r0
 8015d2c:	460b      	mov	r3, r1
 8015d2e:	2000      	movs	r0, #0
 8015d30:	49b9      	ldr	r1, [pc, #740]	; (8016018 <__ieee754_pow+0x730>)
 8015d32:	f7ea fd8b 	bl	800084c <__aeabi_ddiv>
 8015d36:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8015d3a:	4602      	mov	r2, r0
 8015d3c:	460b      	mov	r3, r1
 8015d3e:	4630      	mov	r0, r6
 8015d40:	4639      	mov	r1, r7
 8015d42:	f7ea fc59 	bl	80005f8 <__aeabi_dmul>
 8015d46:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015d4a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8015d4e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8015d52:	2300      	movs	r3, #0
 8015d54:	9302      	str	r3, [sp, #8]
 8015d56:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8015d5a:	106d      	asrs	r5, r5, #1
 8015d5c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8015d60:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8015d64:	2200      	movs	r2, #0
 8015d66:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8015d6a:	4640      	mov	r0, r8
 8015d6c:	4649      	mov	r1, r9
 8015d6e:	4614      	mov	r4, r2
 8015d70:	461d      	mov	r5, r3
 8015d72:	f7ea fc41 	bl	80005f8 <__aeabi_dmul>
 8015d76:	4602      	mov	r2, r0
 8015d78:	460b      	mov	r3, r1
 8015d7a:	4630      	mov	r0, r6
 8015d7c:	4639      	mov	r1, r7
 8015d7e:	f7ea fa83 	bl	8000288 <__aeabi_dsub>
 8015d82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015d86:	4606      	mov	r6, r0
 8015d88:	460f      	mov	r7, r1
 8015d8a:	4620      	mov	r0, r4
 8015d8c:	4629      	mov	r1, r5
 8015d8e:	f7ea fa7b 	bl	8000288 <__aeabi_dsub>
 8015d92:	4602      	mov	r2, r0
 8015d94:	460b      	mov	r3, r1
 8015d96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8015d9a:	f7ea fa75 	bl	8000288 <__aeabi_dsub>
 8015d9e:	4642      	mov	r2, r8
 8015da0:	464b      	mov	r3, r9
 8015da2:	f7ea fc29 	bl	80005f8 <__aeabi_dmul>
 8015da6:	4602      	mov	r2, r0
 8015da8:	460b      	mov	r3, r1
 8015daa:	4630      	mov	r0, r6
 8015dac:	4639      	mov	r1, r7
 8015dae:	f7ea fa6b 	bl	8000288 <__aeabi_dsub>
 8015db2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8015db6:	f7ea fc1f 	bl	80005f8 <__aeabi_dmul>
 8015dba:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015dbe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8015dc2:	4610      	mov	r0, r2
 8015dc4:	4619      	mov	r1, r3
 8015dc6:	f7ea fc17 	bl	80005f8 <__aeabi_dmul>
 8015dca:	a37b      	add	r3, pc, #492	; (adr r3, 8015fb8 <__ieee754_pow+0x6d0>)
 8015dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015dd0:	4604      	mov	r4, r0
 8015dd2:	460d      	mov	r5, r1
 8015dd4:	f7ea fc10 	bl	80005f8 <__aeabi_dmul>
 8015dd8:	a379      	add	r3, pc, #484	; (adr r3, 8015fc0 <__ieee754_pow+0x6d8>)
 8015dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015dde:	f7ea fa55 	bl	800028c <__adddf3>
 8015de2:	4622      	mov	r2, r4
 8015de4:	462b      	mov	r3, r5
 8015de6:	f7ea fc07 	bl	80005f8 <__aeabi_dmul>
 8015dea:	a377      	add	r3, pc, #476	; (adr r3, 8015fc8 <__ieee754_pow+0x6e0>)
 8015dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015df0:	f7ea fa4c 	bl	800028c <__adddf3>
 8015df4:	4622      	mov	r2, r4
 8015df6:	462b      	mov	r3, r5
 8015df8:	f7ea fbfe 	bl	80005f8 <__aeabi_dmul>
 8015dfc:	a374      	add	r3, pc, #464	; (adr r3, 8015fd0 <__ieee754_pow+0x6e8>)
 8015dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e02:	f7ea fa43 	bl	800028c <__adddf3>
 8015e06:	4622      	mov	r2, r4
 8015e08:	462b      	mov	r3, r5
 8015e0a:	f7ea fbf5 	bl	80005f8 <__aeabi_dmul>
 8015e0e:	a372      	add	r3, pc, #456	; (adr r3, 8015fd8 <__ieee754_pow+0x6f0>)
 8015e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e14:	f7ea fa3a 	bl	800028c <__adddf3>
 8015e18:	4622      	mov	r2, r4
 8015e1a:	462b      	mov	r3, r5
 8015e1c:	f7ea fbec 	bl	80005f8 <__aeabi_dmul>
 8015e20:	a36f      	add	r3, pc, #444	; (adr r3, 8015fe0 <__ieee754_pow+0x6f8>)
 8015e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015e26:	f7ea fa31 	bl	800028c <__adddf3>
 8015e2a:	4622      	mov	r2, r4
 8015e2c:	4606      	mov	r6, r0
 8015e2e:	460f      	mov	r7, r1
 8015e30:	462b      	mov	r3, r5
 8015e32:	4620      	mov	r0, r4
 8015e34:	4629      	mov	r1, r5
 8015e36:	f7ea fbdf 	bl	80005f8 <__aeabi_dmul>
 8015e3a:	4602      	mov	r2, r0
 8015e3c:	460b      	mov	r3, r1
 8015e3e:	4630      	mov	r0, r6
 8015e40:	4639      	mov	r1, r7
 8015e42:	f7ea fbd9 	bl	80005f8 <__aeabi_dmul>
 8015e46:	4642      	mov	r2, r8
 8015e48:	4604      	mov	r4, r0
 8015e4a:	460d      	mov	r5, r1
 8015e4c:	464b      	mov	r3, r9
 8015e4e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8015e52:	f7ea fa1b 	bl	800028c <__adddf3>
 8015e56:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015e5a:	f7ea fbcd 	bl	80005f8 <__aeabi_dmul>
 8015e5e:	4622      	mov	r2, r4
 8015e60:	462b      	mov	r3, r5
 8015e62:	f7ea fa13 	bl	800028c <__adddf3>
 8015e66:	4642      	mov	r2, r8
 8015e68:	4606      	mov	r6, r0
 8015e6a:	460f      	mov	r7, r1
 8015e6c:	464b      	mov	r3, r9
 8015e6e:	4640      	mov	r0, r8
 8015e70:	4649      	mov	r1, r9
 8015e72:	f7ea fbc1 	bl	80005f8 <__aeabi_dmul>
 8015e76:	2200      	movs	r2, #0
 8015e78:	4b68      	ldr	r3, [pc, #416]	; (801601c <__ieee754_pow+0x734>)
 8015e7a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8015e7e:	f7ea fa05 	bl	800028c <__adddf3>
 8015e82:	4632      	mov	r2, r6
 8015e84:	463b      	mov	r3, r7
 8015e86:	f7ea fa01 	bl	800028c <__adddf3>
 8015e8a:	9802      	ldr	r0, [sp, #8]
 8015e8c:	460d      	mov	r5, r1
 8015e8e:	4604      	mov	r4, r0
 8015e90:	4602      	mov	r2, r0
 8015e92:	460b      	mov	r3, r1
 8015e94:	4640      	mov	r0, r8
 8015e96:	4649      	mov	r1, r9
 8015e98:	f7ea fbae 	bl	80005f8 <__aeabi_dmul>
 8015e9c:	2200      	movs	r2, #0
 8015e9e:	4680      	mov	r8, r0
 8015ea0:	4689      	mov	r9, r1
 8015ea2:	4b5e      	ldr	r3, [pc, #376]	; (801601c <__ieee754_pow+0x734>)
 8015ea4:	4620      	mov	r0, r4
 8015ea6:	4629      	mov	r1, r5
 8015ea8:	f7ea f9ee 	bl	8000288 <__aeabi_dsub>
 8015eac:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8015eb0:	f7ea f9ea 	bl	8000288 <__aeabi_dsub>
 8015eb4:	4602      	mov	r2, r0
 8015eb6:	460b      	mov	r3, r1
 8015eb8:	4630      	mov	r0, r6
 8015eba:	4639      	mov	r1, r7
 8015ebc:	f7ea f9e4 	bl	8000288 <__aeabi_dsub>
 8015ec0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8015ec4:	f7ea fb98 	bl	80005f8 <__aeabi_dmul>
 8015ec8:	4622      	mov	r2, r4
 8015eca:	4606      	mov	r6, r0
 8015ecc:	460f      	mov	r7, r1
 8015ece:	462b      	mov	r3, r5
 8015ed0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015ed4:	f7ea fb90 	bl	80005f8 <__aeabi_dmul>
 8015ed8:	4602      	mov	r2, r0
 8015eda:	460b      	mov	r3, r1
 8015edc:	4630      	mov	r0, r6
 8015ede:	4639      	mov	r1, r7
 8015ee0:	f7ea f9d4 	bl	800028c <__adddf3>
 8015ee4:	4606      	mov	r6, r0
 8015ee6:	460f      	mov	r7, r1
 8015ee8:	4602      	mov	r2, r0
 8015eea:	460b      	mov	r3, r1
 8015eec:	4640      	mov	r0, r8
 8015eee:	4649      	mov	r1, r9
 8015ef0:	f7ea f9cc 	bl	800028c <__adddf3>
 8015ef4:	9802      	ldr	r0, [sp, #8]
 8015ef6:	a33c      	add	r3, pc, #240	; (adr r3, 8015fe8 <__ieee754_pow+0x700>)
 8015ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015efc:	4604      	mov	r4, r0
 8015efe:	460d      	mov	r5, r1
 8015f00:	f7ea fb7a 	bl	80005f8 <__aeabi_dmul>
 8015f04:	4642      	mov	r2, r8
 8015f06:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8015f0a:	464b      	mov	r3, r9
 8015f0c:	4620      	mov	r0, r4
 8015f0e:	4629      	mov	r1, r5
 8015f10:	f7ea f9ba 	bl	8000288 <__aeabi_dsub>
 8015f14:	4602      	mov	r2, r0
 8015f16:	460b      	mov	r3, r1
 8015f18:	4630      	mov	r0, r6
 8015f1a:	4639      	mov	r1, r7
 8015f1c:	f7ea f9b4 	bl	8000288 <__aeabi_dsub>
 8015f20:	a333      	add	r3, pc, #204	; (adr r3, 8015ff0 <__ieee754_pow+0x708>)
 8015f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f26:	f7ea fb67 	bl	80005f8 <__aeabi_dmul>
 8015f2a:	a333      	add	r3, pc, #204	; (adr r3, 8015ff8 <__ieee754_pow+0x710>)
 8015f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f30:	4606      	mov	r6, r0
 8015f32:	460f      	mov	r7, r1
 8015f34:	4620      	mov	r0, r4
 8015f36:	4629      	mov	r1, r5
 8015f38:	f7ea fb5e 	bl	80005f8 <__aeabi_dmul>
 8015f3c:	4602      	mov	r2, r0
 8015f3e:	460b      	mov	r3, r1
 8015f40:	4630      	mov	r0, r6
 8015f42:	4639      	mov	r1, r7
 8015f44:	f7ea f9a2 	bl	800028c <__adddf3>
 8015f48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015f4a:	4b35      	ldr	r3, [pc, #212]	; (8016020 <__ieee754_pow+0x738>)
 8015f4c:	4413      	add	r3, r2
 8015f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f52:	f7ea f99b 	bl	800028c <__adddf3>
 8015f56:	4604      	mov	r4, r0
 8015f58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015f5a:	460d      	mov	r5, r1
 8015f5c:	f7ea fae2 	bl	8000524 <__aeabi_i2d>
 8015f60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8015f62:	4b30      	ldr	r3, [pc, #192]	; (8016024 <__ieee754_pow+0x73c>)
 8015f64:	4413      	add	r3, r2
 8015f66:	e9d3 8900 	ldrd	r8, r9, [r3]
 8015f6a:	4606      	mov	r6, r0
 8015f6c:	460f      	mov	r7, r1
 8015f6e:	4622      	mov	r2, r4
 8015f70:	462b      	mov	r3, r5
 8015f72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015f76:	f7ea f989 	bl	800028c <__adddf3>
 8015f7a:	4642      	mov	r2, r8
 8015f7c:	464b      	mov	r3, r9
 8015f7e:	f7ea f985 	bl	800028c <__adddf3>
 8015f82:	4632      	mov	r2, r6
 8015f84:	463b      	mov	r3, r7
 8015f86:	f7ea f981 	bl	800028c <__adddf3>
 8015f8a:	9802      	ldr	r0, [sp, #8]
 8015f8c:	4632      	mov	r2, r6
 8015f8e:	463b      	mov	r3, r7
 8015f90:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8015f94:	f7ea f978 	bl	8000288 <__aeabi_dsub>
 8015f98:	4642      	mov	r2, r8
 8015f9a:	464b      	mov	r3, r9
 8015f9c:	f7ea f974 	bl	8000288 <__aeabi_dsub>
 8015fa0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015fa4:	e607      	b.n	8015bb6 <__ieee754_pow+0x2ce>
 8015fa6:	f04f 0a01 	mov.w	sl, #1
 8015faa:	e6a5      	b.n	8015cf8 <__ieee754_pow+0x410>
 8015fac:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8016000 <__ieee754_pow+0x718>
 8015fb0:	e613      	b.n	8015bda <__ieee754_pow+0x2f2>
 8015fb2:	bf00      	nop
 8015fb4:	f3af 8000 	nop.w
 8015fb8:	4a454eef 	.word	0x4a454eef
 8015fbc:	3fca7e28 	.word	0x3fca7e28
 8015fc0:	93c9db65 	.word	0x93c9db65
 8015fc4:	3fcd864a 	.word	0x3fcd864a
 8015fc8:	a91d4101 	.word	0xa91d4101
 8015fcc:	3fd17460 	.word	0x3fd17460
 8015fd0:	518f264d 	.word	0x518f264d
 8015fd4:	3fd55555 	.word	0x3fd55555
 8015fd8:	db6fabff 	.word	0xdb6fabff
 8015fdc:	3fdb6db6 	.word	0x3fdb6db6
 8015fe0:	33333303 	.word	0x33333303
 8015fe4:	3fe33333 	.word	0x3fe33333
 8015fe8:	e0000000 	.word	0xe0000000
 8015fec:	3feec709 	.word	0x3feec709
 8015ff0:	dc3a03fd 	.word	0xdc3a03fd
 8015ff4:	3feec709 	.word	0x3feec709
 8015ff8:	145b01f5 	.word	0x145b01f5
 8015ffc:	be3e2fe0 	.word	0xbe3e2fe0
 8016000:	00000000 	.word	0x00000000
 8016004:	3ff00000 	.word	0x3ff00000
 8016008:	43400000 	.word	0x43400000
 801600c:	0003988e 	.word	0x0003988e
 8016010:	000bb679 	.word	0x000bb679
 8016014:	08017c80 	.word	0x08017c80
 8016018:	3ff00000 	.word	0x3ff00000
 801601c:	40080000 	.word	0x40080000
 8016020:	08017ca0 	.word	0x08017ca0
 8016024:	08017c90 	.word	0x08017c90
 8016028:	a3b4      	add	r3, pc, #720	; (adr r3, 80162fc <__ieee754_pow+0xa14>)
 801602a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801602e:	4640      	mov	r0, r8
 8016030:	4649      	mov	r1, r9
 8016032:	f7ea f92b 	bl	800028c <__adddf3>
 8016036:	4622      	mov	r2, r4
 8016038:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801603c:	462b      	mov	r3, r5
 801603e:	4630      	mov	r0, r6
 8016040:	4639      	mov	r1, r7
 8016042:	f7ea f921 	bl	8000288 <__aeabi_dsub>
 8016046:	4602      	mov	r2, r0
 8016048:	460b      	mov	r3, r1
 801604a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801604e:	f7ea fd63 	bl	8000b18 <__aeabi_dcmpgt>
 8016052:	2800      	cmp	r0, #0
 8016054:	f47f adfe 	bne.w	8015c54 <__ieee754_pow+0x36c>
 8016058:	4aa3      	ldr	r2, [pc, #652]	; (80162e8 <__ieee754_pow+0xa00>)
 801605a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801605e:	4293      	cmp	r3, r2
 8016060:	f340 810a 	ble.w	8016278 <__ieee754_pow+0x990>
 8016064:	151b      	asrs	r3, r3, #20
 8016066:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801606a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 801606e:	fa4a f303 	asr.w	r3, sl, r3
 8016072:	445b      	add	r3, fp
 8016074:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8016078:	4e9c      	ldr	r6, [pc, #624]	; (80162ec <__ieee754_pow+0xa04>)
 801607a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 801607e:	4116      	asrs	r6, r2
 8016080:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8016084:	2000      	movs	r0, #0
 8016086:	ea23 0106 	bic.w	r1, r3, r6
 801608a:	f1c2 0214 	rsb	r2, r2, #20
 801608e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8016092:	fa4a fa02 	asr.w	sl, sl, r2
 8016096:	f1bb 0f00 	cmp.w	fp, #0
 801609a:	4602      	mov	r2, r0
 801609c:	460b      	mov	r3, r1
 801609e:	4620      	mov	r0, r4
 80160a0:	4629      	mov	r1, r5
 80160a2:	bfb8      	it	lt
 80160a4:	f1ca 0a00 	rsblt	sl, sl, #0
 80160a8:	f7ea f8ee 	bl	8000288 <__aeabi_dsub>
 80160ac:	e9cd 0100 	strd	r0, r1, [sp]
 80160b0:	4642      	mov	r2, r8
 80160b2:	464b      	mov	r3, r9
 80160b4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80160b8:	f7ea f8e8 	bl	800028c <__adddf3>
 80160bc:	2000      	movs	r0, #0
 80160be:	a378      	add	r3, pc, #480	; (adr r3, 80162a0 <__ieee754_pow+0x9b8>)
 80160c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160c4:	4604      	mov	r4, r0
 80160c6:	460d      	mov	r5, r1
 80160c8:	f7ea fa96 	bl	80005f8 <__aeabi_dmul>
 80160cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80160d0:	4606      	mov	r6, r0
 80160d2:	460f      	mov	r7, r1
 80160d4:	4620      	mov	r0, r4
 80160d6:	4629      	mov	r1, r5
 80160d8:	f7ea f8d6 	bl	8000288 <__aeabi_dsub>
 80160dc:	4602      	mov	r2, r0
 80160de:	460b      	mov	r3, r1
 80160e0:	4640      	mov	r0, r8
 80160e2:	4649      	mov	r1, r9
 80160e4:	f7ea f8d0 	bl	8000288 <__aeabi_dsub>
 80160e8:	a36f      	add	r3, pc, #444	; (adr r3, 80162a8 <__ieee754_pow+0x9c0>)
 80160ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160ee:	f7ea fa83 	bl	80005f8 <__aeabi_dmul>
 80160f2:	a36f      	add	r3, pc, #444	; (adr r3, 80162b0 <__ieee754_pow+0x9c8>)
 80160f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160f8:	4680      	mov	r8, r0
 80160fa:	4689      	mov	r9, r1
 80160fc:	4620      	mov	r0, r4
 80160fe:	4629      	mov	r1, r5
 8016100:	f7ea fa7a 	bl	80005f8 <__aeabi_dmul>
 8016104:	4602      	mov	r2, r0
 8016106:	460b      	mov	r3, r1
 8016108:	4640      	mov	r0, r8
 801610a:	4649      	mov	r1, r9
 801610c:	f7ea f8be 	bl	800028c <__adddf3>
 8016110:	4604      	mov	r4, r0
 8016112:	460d      	mov	r5, r1
 8016114:	4602      	mov	r2, r0
 8016116:	460b      	mov	r3, r1
 8016118:	4630      	mov	r0, r6
 801611a:	4639      	mov	r1, r7
 801611c:	f7ea f8b6 	bl	800028c <__adddf3>
 8016120:	4632      	mov	r2, r6
 8016122:	463b      	mov	r3, r7
 8016124:	4680      	mov	r8, r0
 8016126:	4689      	mov	r9, r1
 8016128:	f7ea f8ae 	bl	8000288 <__aeabi_dsub>
 801612c:	4602      	mov	r2, r0
 801612e:	460b      	mov	r3, r1
 8016130:	4620      	mov	r0, r4
 8016132:	4629      	mov	r1, r5
 8016134:	f7ea f8a8 	bl	8000288 <__aeabi_dsub>
 8016138:	4642      	mov	r2, r8
 801613a:	4606      	mov	r6, r0
 801613c:	460f      	mov	r7, r1
 801613e:	464b      	mov	r3, r9
 8016140:	4640      	mov	r0, r8
 8016142:	4649      	mov	r1, r9
 8016144:	f7ea fa58 	bl	80005f8 <__aeabi_dmul>
 8016148:	a35b      	add	r3, pc, #364	; (adr r3, 80162b8 <__ieee754_pow+0x9d0>)
 801614a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801614e:	4604      	mov	r4, r0
 8016150:	460d      	mov	r5, r1
 8016152:	f7ea fa51 	bl	80005f8 <__aeabi_dmul>
 8016156:	a35a      	add	r3, pc, #360	; (adr r3, 80162c0 <__ieee754_pow+0x9d8>)
 8016158:	e9d3 2300 	ldrd	r2, r3, [r3]
 801615c:	f7ea f894 	bl	8000288 <__aeabi_dsub>
 8016160:	4622      	mov	r2, r4
 8016162:	462b      	mov	r3, r5
 8016164:	f7ea fa48 	bl	80005f8 <__aeabi_dmul>
 8016168:	a357      	add	r3, pc, #348	; (adr r3, 80162c8 <__ieee754_pow+0x9e0>)
 801616a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801616e:	f7ea f88d 	bl	800028c <__adddf3>
 8016172:	4622      	mov	r2, r4
 8016174:	462b      	mov	r3, r5
 8016176:	f7ea fa3f 	bl	80005f8 <__aeabi_dmul>
 801617a:	a355      	add	r3, pc, #340	; (adr r3, 80162d0 <__ieee754_pow+0x9e8>)
 801617c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016180:	f7ea f882 	bl	8000288 <__aeabi_dsub>
 8016184:	4622      	mov	r2, r4
 8016186:	462b      	mov	r3, r5
 8016188:	f7ea fa36 	bl	80005f8 <__aeabi_dmul>
 801618c:	a352      	add	r3, pc, #328	; (adr r3, 80162d8 <__ieee754_pow+0x9f0>)
 801618e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016192:	f7ea f87b 	bl	800028c <__adddf3>
 8016196:	4622      	mov	r2, r4
 8016198:	462b      	mov	r3, r5
 801619a:	f7ea fa2d 	bl	80005f8 <__aeabi_dmul>
 801619e:	4602      	mov	r2, r0
 80161a0:	460b      	mov	r3, r1
 80161a2:	4640      	mov	r0, r8
 80161a4:	4649      	mov	r1, r9
 80161a6:	f7ea f86f 	bl	8000288 <__aeabi_dsub>
 80161aa:	4604      	mov	r4, r0
 80161ac:	460d      	mov	r5, r1
 80161ae:	4602      	mov	r2, r0
 80161b0:	460b      	mov	r3, r1
 80161b2:	4640      	mov	r0, r8
 80161b4:	4649      	mov	r1, r9
 80161b6:	f7ea fa1f 	bl	80005f8 <__aeabi_dmul>
 80161ba:	2200      	movs	r2, #0
 80161bc:	e9cd 0100 	strd	r0, r1, [sp]
 80161c0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80161c4:	4620      	mov	r0, r4
 80161c6:	4629      	mov	r1, r5
 80161c8:	f7ea f85e 	bl	8000288 <__aeabi_dsub>
 80161cc:	4602      	mov	r2, r0
 80161ce:	460b      	mov	r3, r1
 80161d0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80161d4:	f7ea fb3a 	bl	800084c <__aeabi_ddiv>
 80161d8:	4632      	mov	r2, r6
 80161da:	4604      	mov	r4, r0
 80161dc:	460d      	mov	r5, r1
 80161de:	463b      	mov	r3, r7
 80161e0:	4640      	mov	r0, r8
 80161e2:	4649      	mov	r1, r9
 80161e4:	f7ea fa08 	bl	80005f8 <__aeabi_dmul>
 80161e8:	4632      	mov	r2, r6
 80161ea:	463b      	mov	r3, r7
 80161ec:	f7ea f84e 	bl	800028c <__adddf3>
 80161f0:	4602      	mov	r2, r0
 80161f2:	460b      	mov	r3, r1
 80161f4:	4620      	mov	r0, r4
 80161f6:	4629      	mov	r1, r5
 80161f8:	f7ea f846 	bl	8000288 <__aeabi_dsub>
 80161fc:	4642      	mov	r2, r8
 80161fe:	464b      	mov	r3, r9
 8016200:	f7ea f842 	bl	8000288 <__aeabi_dsub>
 8016204:	4602      	mov	r2, r0
 8016206:	460b      	mov	r3, r1
 8016208:	2000      	movs	r0, #0
 801620a:	4939      	ldr	r1, [pc, #228]	; (80162f0 <__ieee754_pow+0xa08>)
 801620c:	f7ea f83c 	bl	8000288 <__aeabi_dsub>
 8016210:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8016214:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8016218:	4602      	mov	r2, r0
 801621a:	460b      	mov	r3, r1
 801621c:	da2f      	bge.n	801627e <__ieee754_pow+0x996>
 801621e:	4650      	mov	r0, sl
 8016220:	ec43 2b10 	vmov	d0, r2, r3
 8016224:	f000 fc80 	bl	8016b28 <scalbn>
 8016228:	ec51 0b10 	vmov	r0, r1, d0
 801622c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8016230:	f7ff bbf1 	b.w	8015a16 <__ieee754_pow+0x12e>
 8016234:	4b2f      	ldr	r3, [pc, #188]	; (80162f4 <__ieee754_pow+0xa0c>)
 8016236:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 801623a:	429e      	cmp	r6, r3
 801623c:	f77f af0c 	ble.w	8016058 <__ieee754_pow+0x770>
 8016240:	4b2d      	ldr	r3, [pc, #180]	; (80162f8 <__ieee754_pow+0xa10>)
 8016242:	440b      	add	r3, r1
 8016244:	4303      	orrs	r3, r0
 8016246:	d00b      	beq.n	8016260 <__ieee754_pow+0x978>
 8016248:	a325      	add	r3, pc, #148	; (adr r3, 80162e0 <__ieee754_pow+0x9f8>)
 801624a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801624e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016252:	f7ea f9d1 	bl	80005f8 <__aeabi_dmul>
 8016256:	a322      	add	r3, pc, #136	; (adr r3, 80162e0 <__ieee754_pow+0x9f8>)
 8016258:	e9d3 2300 	ldrd	r2, r3, [r3]
 801625c:	f7ff bbdb 	b.w	8015a16 <__ieee754_pow+0x12e>
 8016260:	4622      	mov	r2, r4
 8016262:	462b      	mov	r3, r5
 8016264:	f7ea f810 	bl	8000288 <__aeabi_dsub>
 8016268:	4642      	mov	r2, r8
 801626a:	464b      	mov	r3, r9
 801626c:	f7ea fc4a 	bl	8000b04 <__aeabi_dcmpge>
 8016270:	2800      	cmp	r0, #0
 8016272:	f43f aef1 	beq.w	8016058 <__ieee754_pow+0x770>
 8016276:	e7e7      	b.n	8016248 <__ieee754_pow+0x960>
 8016278:	f04f 0a00 	mov.w	sl, #0
 801627c:	e718      	b.n	80160b0 <__ieee754_pow+0x7c8>
 801627e:	4621      	mov	r1, r4
 8016280:	e7d4      	b.n	801622c <__ieee754_pow+0x944>
 8016282:	2000      	movs	r0, #0
 8016284:	491a      	ldr	r1, [pc, #104]	; (80162f0 <__ieee754_pow+0xa08>)
 8016286:	f7ff bb8f 	b.w	80159a8 <__ieee754_pow+0xc0>
 801628a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801628e:	f7ff bb8b 	b.w	80159a8 <__ieee754_pow+0xc0>
 8016292:	4630      	mov	r0, r6
 8016294:	4639      	mov	r1, r7
 8016296:	f7ff bb87 	b.w	80159a8 <__ieee754_pow+0xc0>
 801629a:	4693      	mov	fp, r2
 801629c:	f7ff bb98 	b.w	80159d0 <__ieee754_pow+0xe8>
 80162a0:	00000000 	.word	0x00000000
 80162a4:	3fe62e43 	.word	0x3fe62e43
 80162a8:	fefa39ef 	.word	0xfefa39ef
 80162ac:	3fe62e42 	.word	0x3fe62e42
 80162b0:	0ca86c39 	.word	0x0ca86c39
 80162b4:	be205c61 	.word	0xbe205c61
 80162b8:	72bea4d0 	.word	0x72bea4d0
 80162bc:	3e663769 	.word	0x3e663769
 80162c0:	c5d26bf1 	.word	0xc5d26bf1
 80162c4:	3ebbbd41 	.word	0x3ebbbd41
 80162c8:	af25de2c 	.word	0xaf25de2c
 80162cc:	3f11566a 	.word	0x3f11566a
 80162d0:	16bebd93 	.word	0x16bebd93
 80162d4:	3f66c16c 	.word	0x3f66c16c
 80162d8:	5555553e 	.word	0x5555553e
 80162dc:	3fc55555 	.word	0x3fc55555
 80162e0:	c2f8f359 	.word	0xc2f8f359
 80162e4:	01a56e1f 	.word	0x01a56e1f
 80162e8:	3fe00000 	.word	0x3fe00000
 80162ec:	000fffff 	.word	0x000fffff
 80162f0:	3ff00000 	.word	0x3ff00000
 80162f4:	4090cbff 	.word	0x4090cbff
 80162f8:	3f6f3400 	.word	0x3f6f3400
 80162fc:	652b82fe 	.word	0x652b82fe
 8016300:	3c971547 	.word	0x3c971547

08016304 <__ieee754_sqrt>:
 8016304:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016308:	4955      	ldr	r1, [pc, #340]	; (8016460 <__ieee754_sqrt+0x15c>)
 801630a:	ec55 4b10 	vmov	r4, r5, d0
 801630e:	43a9      	bics	r1, r5
 8016310:	462b      	mov	r3, r5
 8016312:	462a      	mov	r2, r5
 8016314:	d112      	bne.n	801633c <__ieee754_sqrt+0x38>
 8016316:	ee10 2a10 	vmov	r2, s0
 801631a:	ee10 0a10 	vmov	r0, s0
 801631e:	4629      	mov	r1, r5
 8016320:	f7ea f96a 	bl	80005f8 <__aeabi_dmul>
 8016324:	4602      	mov	r2, r0
 8016326:	460b      	mov	r3, r1
 8016328:	4620      	mov	r0, r4
 801632a:	4629      	mov	r1, r5
 801632c:	f7e9 ffae 	bl	800028c <__adddf3>
 8016330:	4604      	mov	r4, r0
 8016332:	460d      	mov	r5, r1
 8016334:	ec45 4b10 	vmov	d0, r4, r5
 8016338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801633c:	2d00      	cmp	r5, #0
 801633e:	ee10 0a10 	vmov	r0, s0
 8016342:	4621      	mov	r1, r4
 8016344:	dc0f      	bgt.n	8016366 <__ieee754_sqrt+0x62>
 8016346:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801634a:	4330      	orrs	r0, r6
 801634c:	d0f2      	beq.n	8016334 <__ieee754_sqrt+0x30>
 801634e:	b155      	cbz	r5, 8016366 <__ieee754_sqrt+0x62>
 8016350:	ee10 2a10 	vmov	r2, s0
 8016354:	4620      	mov	r0, r4
 8016356:	4629      	mov	r1, r5
 8016358:	f7e9 ff96 	bl	8000288 <__aeabi_dsub>
 801635c:	4602      	mov	r2, r0
 801635e:	460b      	mov	r3, r1
 8016360:	f7ea fa74 	bl	800084c <__aeabi_ddiv>
 8016364:	e7e4      	b.n	8016330 <__ieee754_sqrt+0x2c>
 8016366:	151b      	asrs	r3, r3, #20
 8016368:	d073      	beq.n	8016452 <__ieee754_sqrt+0x14e>
 801636a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 801636e:	07dd      	lsls	r5, r3, #31
 8016370:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8016374:	bf48      	it	mi
 8016376:	0fc8      	lsrmi	r0, r1, #31
 8016378:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 801637c:	bf44      	itt	mi
 801637e:	0049      	lslmi	r1, r1, #1
 8016380:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8016384:	2500      	movs	r5, #0
 8016386:	1058      	asrs	r0, r3, #1
 8016388:	0fcb      	lsrs	r3, r1, #31
 801638a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 801638e:	0049      	lsls	r1, r1, #1
 8016390:	2316      	movs	r3, #22
 8016392:	462c      	mov	r4, r5
 8016394:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8016398:	19a7      	adds	r7, r4, r6
 801639a:	4297      	cmp	r7, r2
 801639c:	bfde      	ittt	le
 801639e:	19bc      	addle	r4, r7, r6
 80163a0:	1bd2      	suble	r2, r2, r7
 80163a2:	19ad      	addle	r5, r5, r6
 80163a4:	0fcf      	lsrs	r7, r1, #31
 80163a6:	3b01      	subs	r3, #1
 80163a8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80163ac:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80163b0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80163b4:	d1f0      	bne.n	8016398 <__ieee754_sqrt+0x94>
 80163b6:	f04f 0c20 	mov.w	ip, #32
 80163ba:	469e      	mov	lr, r3
 80163bc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 80163c0:	42a2      	cmp	r2, r4
 80163c2:	eb06 070e 	add.w	r7, r6, lr
 80163c6:	dc02      	bgt.n	80163ce <__ieee754_sqrt+0xca>
 80163c8:	d112      	bne.n	80163f0 <__ieee754_sqrt+0xec>
 80163ca:	428f      	cmp	r7, r1
 80163cc:	d810      	bhi.n	80163f0 <__ieee754_sqrt+0xec>
 80163ce:	2f00      	cmp	r7, #0
 80163d0:	eb07 0e06 	add.w	lr, r7, r6
 80163d4:	da42      	bge.n	801645c <__ieee754_sqrt+0x158>
 80163d6:	f1be 0f00 	cmp.w	lr, #0
 80163da:	db3f      	blt.n	801645c <__ieee754_sqrt+0x158>
 80163dc:	f104 0801 	add.w	r8, r4, #1
 80163e0:	1b12      	subs	r2, r2, r4
 80163e2:	428f      	cmp	r7, r1
 80163e4:	bf88      	it	hi
 80163e6:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 80163ea:	1bc9      	subs	r1, r1, r7
 80163ec:	4433      	add	r3, r6
 80163ee:	4644      	mov	r4, r8
 80163f0:	0052      	lsls	r2, r2, #1
 80163f2:	f1bc 0c01 	subs.w	ip, ip, #1
 80163f6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80163fa:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80163fe:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8016402:	d1dd      	bne.n	80163c0 <__ieee754_sqrt+0xbc>
 8016404:	430a      	orrs	r2, r1
 8016406:	d006      	beq.n	8016416 <__ieee754_sqrt+0x112>
 8016408:	1c5c      	adds	r4, r3, #1
 801640a:	bf13      	iteet	ne
 801640c:	3301      	addne	r3, #1
 801640e:	3501      	addeq	r5, #1
 8016410:	4663      	moveq	r3, ip
 8016412:	f023 0301 	bicne.w	r3, r3, #1
 8016416:	106a      	asrs	r2, r5, #1
 8016418:	085b      	lsrs	r3, r3, #1
 801641a:	07e9      	lsls	r1, r5, #31
 801641c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8016420:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8016424:	bf48      	it	mi
 8016426:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 801642a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 801642e:	461c      	mov	r4, r3
 8016430:	e780      	b.n	8016334 <__ieee754_sqrt+0x30>
 8016432:	0aca      	lsrs	r2, r1, #11
 8016434:	3815      	subs	r0, #21
 8016436:	0549      	lsls	r1, r1, #21
 8016438:	2a00      	cmp	r2, #0
 801643a:	d0fa      	beq.n	8016432 <__ieee754_sqrt+0x12e>
 801643c:	02d6      	lsls	r6, r2, #11
 801643e:	d50a      	bpl.n	8016456 <__ieee754_sqrt+0x152>
 8016440:	f1c3 0420 	rsb	r4, r3, #32
 8016444:	fa21 f404 	lsr.w	r4, r1, r4
 8016448:	1e5d      	subs	r5, r3, #1
 801644a:	4099      	lsls	r1, r3
 801644c:	4322      	orrs	r2, r4
 801644e:	1b43      	subs	r3, r0, r5
 8016450:	e78b      	b.n	801636a <__ieee754_sqrt+0x66>
 8016452:	4618      	mov	r0, r3
 8016454:	e7f0      	b.n	8016438 <__ieee754_sqrt+0x134>
 8016456:	0052      	lsls	r2, r2, #1
 8016458:	3301      	adds	r3, #1
 801645a:	e7ef      	b.n	801643c <__ieee754_sqrt+0x138>
 801645c:	46a0      	mov	r8, r4
 801645e:	e7bf      	b.n	80163e0 <__ieee754_sqrt+0xdc>
 8016460:	7ff00000 	.word	0x7ff00000

08016464 <__ieee754_powf>:
 8016464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016468:	ee10 5a90 	vmov	r5, s1
 801646c:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8016470:	ed2d 8b02 	vpush	{d8}
 8016474:	eeb0 8a40 	vmov.f32	s16, s0
 8016478:	eef0 8a60 	vmov.f32	s17, s1
 801647c:	f000 8293 	beq.w	80169a6 <__ieee754_powf+0x542>
 8016480:	ee10 8a10 	vmov	r8, s0
 8016484:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8016488:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801648c:	dc06      	bgt.n	801649c <__ieee754_powf+0x38>
 801648e:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8016492:	dd0a      	ble.n	80164aa <__ieee754_powf+0x46>
 8016494:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8016498:	f000 8285 	beq.w	80169a6 <__ieee754_powf+0x542>
 801649c:	ecbd 8b02 	vpop	{d8}
 80164a0:	48d9      	ldr	r0, [pc, #868]	; (8016808 <__ieee754_powf+0x3a4>)
 80164a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80164a6:	f7fe bd85 	b.w	8014fb4 <nanf>
 80164aa:	f1b8 0f00 	cmp.w	r8, #0
 80164ae:	da1d      	bge.n	80164ec <__ieee754_powf+0x88>
 80164b0:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 80164b4:	da2c      	bge.n	8016510 <__ieee754_powf+0xac>
 80164b6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80164ba:	db30      	blt.n	801651e <__ieee754_powf+0xba>
 80164bc:	15fb      	asrs	r3, r7, #23
 80164be:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 80164c2:	fa47 f603 	asr.w	r6, r7, r3
 80164c6:	fa06 f303 	lsl.w	r3, r6, r3
 80164ca:	42bb      	cmp	r3, r7
 80164cc:	d127      	bne.n	801651e <__ieee754_powf+0xba>
 80164ce:	f006 0601 	and.w	r6, r6, #1
 80164d2:	f1c6 0602 	rsb	r6, r6, #2
 80164d6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80164da:	d122      	bne.n	8016522 <__ieee754_powf+0xbe>
 80164dc:	2d00      	cmp	r5, #0
 80164de:	f280 8268 	bge.w	80169b2 <__ieee754_powf+0x54e>
 80164e2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80164e6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80164ea:	e00d      	b.n	8016508 <__ieee754_powf+0xa4>
 80164ec:	2600      	movs	r6, #0
 80164ee:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80164f2:	d1f0      	bne.n	80164d6 <__ieee754_powf+0x72>
 80164f4:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80164f8:	f000 8255 	beq.w	80169a6 <__ieee754_powf+0x542>
 80164fc:	dd0a      	ble.n	8016514 <__ieee754_powf+0xb0>
 80164fe:	2d00      	cmp	r5, #0
 8016500:	f280 8254 	bge.w	80169ac <__ieee754_powf+0x548>
 8016504:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 801680c <__ieee754_powf+0x3a8>
 8016508:	ecbd 8b02 	vpop	{d8}
 801650c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016510:	2602      	movs	r6, #2
 8016512:	e7ec      	b.n	80164ee <__ieee754_powf+0x8a>
 8016514:	2d00      	cmp	r5, #0
 8016516:	daf5      	bge.n	8016504 <__ieee754_powf+0xa0>
 8016518:	eeb1 0a68 	vneg.f32	s0, s17
 801651c:	e7f4      	b.n	8016508 <__ieee754_powf+0xa4>
 801651e:	2600      	movs	r6, #0
 8016520:	e7d9      	b.n	80164d6 <__ieee754_powf+0x72>
 8016522:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8016526:	d102      	bne.n	801652e <__ieee754_powf+0xca>
 8016528:	ee28 0a08 	vmul.f32	s0, s16, s16
 801652c:	e7ec      	b.n	8016508 <__ieee754_powf+0xa4>
 801652e:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8016532:	eeb0 0a48 	vmov.f32	s0, s16
 8016536:	d108      	bne.n	801654a <__ieee754_powf+0xe6>
 8016538:	f1b8 0f00 	cmp.w	r8, #0
 801653c:	db05      	blt.n	801654a <__ieee754_powf+0xe6>
 801653e:	ecbd 8b02 	vpop	{d8}
 8016542:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016546:	f000 ba4d 	b.w	80169e4 <__ieee754_sqrtf>
 801654a:	f000 fb63 	bl	8016c14 <fabsf>
 801654e:	b124      	cbz	r4, 801655a <__ieee754_powf+0xf6>
 8016550:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8016554:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8016558:	d117      	bne.n	801658a <__ieee754_powf+0x126>
 801655a:	2d00      	cmp	r5, #0
 801655c:	bfbc      	itt	lt
 801655e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8016562:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8016566:	f1b8 0f00 	cmp.w	r8, #0
 801656a:	dacd      	bge.n	8016508 <__ieee754_powf+0xa4>
 801656c:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8016570:	ea54 0306 	orrs.w	r3, r4, r6
 8016574:	d104      	bne.n	8016580 <__ieee754_powf+0x11c>
 8016576:	ee70 7a40 	vsub.f32	s15, s0, s0
 801657a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801657e:	e7c3      	b.n	8016508 <__ieee754_powf+0xa4>
 8016580:	2e01      	cmp	r6, #1
 8016582:	d1c1      	bne.n	8016508 <__ieee754_powf+0xa4>
 8016584:	eeb1 0a40 	vneg.f32	s0, s0
 8016588:	e7be      	b.n	8016508 <__ieee754_powf+0xa4>
 801658a:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 801658e:	3801      	subs	r0, #1
 8016590:	ea56 0300 	orrs.w	r3, r6, r0
 8016594:	d104      	bne.n	80165a0 <__ieee754_powf+0x13c>
 8016596:	ee38 8a48 	vsub.f32	s16, s16, s16
 801659a:	ee88 0a08 	vdiv.f32	s0, s16, s16
 801659e:	e7b3      	b.n	8016508 <__ieee754_powf+0xa4>
 80165a0:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 80165a4:	dd6d      	ble.n	8016682 <__ieee754_powf+0x21e>
 80165a6:	4b9a      	ldr	r3, [pc, #616]	; (8016810 <__ieee754_powf+0x3ac>)
 80165a8:	429c      	cmp	r4, r3
 80165aa:	dc06      	bgt.n	80165ba <__ieee754_powf+0x156>
 80165ac:	2d00      	cmp	r5, #0
 80165ae:	daa9      	bge.n	8016504 <__ieee754_powf+0xa0>
 80165b0:	ed9f 0a98 	vldr	s0, [pc, #608]	; 8016814 <__ieee754_powf+0x3b0>
 80165b4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80165b8:	e7a6      	b.n	8016508 <__ieee754_powf+0xa4>
 80165ba:	4b97      	ldr	r3, [pc, #604]	; (8016818 <__ieee754_powf+0x3b4>)
 80165bc:	429c      	cmp	r4, r3
 80165be:	dd02      	ble.n	80165c6 <__ieee754_powf+0x162>
 80165c0:	2d00      	cmp	r5, #0
 80165c2:	dcf5      	bgt.n	80165b0 <__ieee754_powf+0x14c>
 80165c4:	e79e      	b.n	8016504 <__ieee754_powf+0xa0>
 80165c6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80165ca:	ee30 0a67 	vsub.f32	s0, s0, s15
 80165ce:	ed9f 7a93 	vldr	s14, [pc, #588]	; 801681c <__ieee754_powf+0x3b8>
 80165d2:	eef1 6a40 	vneg.f32	s13, s0
 80165d6:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80165da:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80165de:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80165e2:	eee7 7a40 	vfms.f32	s15, s14, s0
 80165e6:	ee60 0a00 	vmul.f32	s1, s0, s0
 80165ea:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 8016820 <__ieee754_powf+0x3bc>
 80165ee:	ee67 0aa0 	vmul.f32	s1, s15, s1
 80165f2:	eddf 7a8c 	vldr	s15, [pc, #560]	; 8016824 <__ieee754_powf+0x3c0>
 80165f6:	ee67 7ae0 	vnmul.f32	s15, s15, s1
 80165fa:	eee0 7a07 	vfma.f32	s15, s0, s14
 80165fe:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8016828 <__ieee754_powf+0x3c4>
 8016602:	eeb0 6a67 	vmov.f32	s12, s15
 8016606:	eea0 6a07 	vfma.f32	s12, s0, s14
 801660a:	ee16 3a10 	vmov	r3, s12
 801660e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8016612:	f023 030f 	bic.w	r3, r3, #15
 8016616:	ee00 3a90 	vmov	s1, r3
 801661a:	eee6 0a87 	vfma.f32	s1, s13, s14
 801661e:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8016622:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8016626:	f025 050f 	bic.w	r5, r5, #15
 801662a:	ee07 5a10 	vmov	s14, r5
 801662e:	ee67 0aa8 	vmul.f32	s1, s15, s17
 8016632:	ee38 7ac7 	vsub.f32	s14, s17, s14
 8016636:	ee07 3a90 	vmov	s15, r3
 801663a:	eee7 0a27 	vfma.f32	s1, s14, s15
 801663e:	3e01      	subs	r6, #1
 8016640:	ea56 0200 	orrs.w	r2, r6, r0
 8016644:	ee07 5a10 	vmov	s14, r5
 8016648:	ee67 7a87 	vmul.f32	s15, s15, s14
 801664c:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8016650:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8016654:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8016658:	ee17 4a10 	vmov	r4, s14
 801665c:	bf08      	it	eq
 801665e:	eeb0 8a40 	vmoveq.f32	s16, s0
 8016662:	2c00      	cmp	r4, #0
 8016664:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8016668:	f340 8184 	ble.w	8016974 <__ieee754_powf+0x510>
 801666c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8016670:	f340 80fc 	ble.w	801686c <__ieee754_powf+0x408>
 8016674:	eddf 7a67 	vldr	s15, [pc, #412]	; 8016814 <__ieee754_powf+0x3b0>
 8016678:	ee28 0a27 	vmul.f32	s0, s16, s15
 801667c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8016680:	e742      	b.n	8016508 <__ieee754_powf+0xa4>
 8016682:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 8016686:	bfbf      	itttt	lt
 8016688:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 801682c <__ieee754_powf+0x3c8>
 801668c:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8016690:	f06f 0217 	mvnlt.w	r2, #23
 8016694:	ee17 4a90 	vmovlt	r4, s15
 8016698:	ea4f 53e4 	mov.w	r3, r4, asr #23
 801669c:	bfa8      	it	ge
 801669e:	2200      	movge	r2, #0
 80166a0:	3b7f      	subs	r3, #127	; 0x7f
 80166a2:	4413      	add	r3, r2
 80166a4:	4a62      	ldr	r2, [pc, #392]	; (8016830 <__ieee754_powf+0x3cc>)
 80166a6:	f3c4 0416 	ubfx	r4, r4, #0, #23
 80166aa:	4294      	cmp	r4, r2
 80166ac:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 80166b0:	dd06      	ble.n	80166c0 <__ieee754_powf+0x25c>
 80166b2:	4a60      	ldr	r2, [pc, #384]	; (8016834 <__ieee754_powf+0x3d0>)
 80166b4:	4294      	cmp	r4, r2
 80166b6:	f340 80a5 	ble.w	8016804 <__ieee754_powf+0x3a0>
 80166ba:	3301      	adds	r3, #1
 80166bc:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 80166c0:	2400      	movs	r4, #0
 80166c2:	4a5d      	ldr	r2, [pc, #372]	; (8016838 <__ieee754_powf+0x3d4>)
 80166c4:	00a7      	lsls	r7, r4, #2
 80166c6:	443a      	add	r2, r7
 80166c8:	ee07 1a90 	vmov	s15, r1
 80166cc:	ed92 7a00 	vldr	s14, [r2]
 80166d0:	4a5a      	ldr	r2, [pc, #360]	; (801683c <__ieee754_powf+0x3d8>)
 80166d2:	ee37 6a27 	vadd.f32	s12, s14, s15
 80166d6:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 80166da:	eec5 6a06 	vdiv.f32	s13, s10, s12
 80166de:	1049      	asrs	r1, r1, #1
 80166e0:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80166e4:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80166e8:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 80166ec:	ee77 5ac7 	vsub.f32	s11, s15, s14
 80166f0:	ee06 1a10 	vmov	s12, r1
 80166f4:	ee65 4aa6 	vmul.f32	s9, s11, s13
 80166f8:	ee14 ca90 	vmov	ip, s9
 80166fc:	ea02 0c0c 	and.w	ip, r2, ip
 8016700:	ee05 ca10 	vmov	s10, ip
 8016704:	eeb1 4a45 	vneg.f32	s8, s10
 8016708:	eee4 5a06 	vfma.f32	s11, s8, s12
 801670c:	ee36 6a47 	vsub.f32	s12, s12, s14
 8016710:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8016840 <__ieee754_powf+0x3dc>
 8016714:	ee37 6ac6 	vsub.f32	s12, s15, s12
 8016718:	ee64 7aa4 	vmul.f32	s15, s9, s9
 801671c:	eee4 5a06 	vfma.f32	s11, s8, s12
 8016720:	ee67 3aa7 	vmul.f32	s7, s15, s15
 8016724:	ee25 6aa6 	vmul.f32	s12, s11, s13
 8016728:	eddf 5a46 	vldr	s11, [pc, #280]	; 8016844 <__ieee754_powf+0x3e0>
 801672c:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8016730:	eddf 5a45 	vldr	s11, [pc, #276]	; 8016848 <__ieee754_powf+0x3e4>
 8016734:	eee7 5a27 	vfma.f32	s11, s14, s15
 8016738:	ed9f 7a38 	vldr	s14, [pc, #224]	; 801681c <__ieee754_powf+0x3b8>
 801673c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8016740:	eddf 5a42 	vldr	s11, [pc, #264]	; 801684c <__ieee754_powf+0x3e8>
 8016744:	eee7 5a27 	vfma.f32	s11, s14, s15
 8016748:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8016850 <__ieee754_powf+0x3ec>
 801674c:	ee75 6a24 	vadd.f32	s13, s10, s9
 8016750:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8016754:	ee66 6a86 	vmul.f32	s13, s13, s12
 8016758:	eef0 5a08 	vmov.f32	s11, #8	; 0x40400000  3.0
 801675c:	eef0 7a65 	vmov.f32	s15, s11
 8016760:	eee3 6a87 	vfma.f32	s13, s7, s14
 8016764:	eee5 7a05 	vfma.f32	s15, s10, s10
 8016768:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801676c:	ee17 1a90 	vmov	r1, s15
 8016770:	4011      	ands	r1, r2
 8016772:	ee07 1a90 	vmov	s15, r1
 8016776:	ee37 7ae5 	vsub.f32	s14, s15, s11
 801677a:	eddf 5a36 	vldr	s11, [pc, #216]	; 8016854 <__ieee754_powf+0x3f0>
 801677e:	eea4 7a05 	vfma.f32	s14, s8, s10
 8016782:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8016786:	ee27 7a24 	vmul.f32	s14, s14, s9
 801678a:	eea7 7a86 	vfma.f32	s14, s15, s12
 801678e:	eeb0 6a47 	vmov.f32	s12, s14
 8016792:	eea5 6a27 	vfma.f32	s12, s10, s15
 8016796:	ee16 1a10 	vmov	r1, s12
 801679a:	4011      	ands	r1, r2
 801679c:	ee06 1a90 	vmov	s13, r1
 80167a0:	eee4 6a27 	vfma.f32	s13, s8, s15
 80167a4:	eddf 7a2c 	vldr	s15, [pc, #176]	; 8016858 <__ieee754_powf+0x3f4>
 80167a8:	ee37 7a66 	vsub.f32	s14, s14, s13
 80167ac:	ee06 1a10 	vmov	s12, r1
 80167b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80167b4:	eddf 7a29 	vldr	s15, [pc, #164]	; 801685c <__ieee754_powf+0x3f8>
 80167b8:	4929      	ldr	r1, [pc, #164]	; (8016860 <__ieee754_powf+0x3fc>)
 80167ba:	eea6 7a27 	vfma.f32	s14, s12, s15
 80167be:	4439      	add	r1, r7
 80167c0:	edd1 7a00 	vldr	s15, [r1]
 80167c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80167c8:	ee07 3a90 	vmov	s15, r3
 80167cc:	eef0 0a47 	vmov.f32	s1, s14
 80167d0:	4b24      	ldr	r3, [pc, #144]	; (8016864 <__ieee754_powf+0x400>)
 80167d2:	eee6 0a25 	vfma.f32	s1, s12, s11
 80167d6:	443b      	add	r3, r7
 80167d8:	ed93 5a00 	vldr	s10, [r3]
 80167dc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80167e0:	ee70 0a85 	vadd.f32	s1, s1, s10
 80167e4:	ee70 7aa6 	vadd.f32	s15, s1, s13
 80167e8:	ee17 3a90 	vmov	r3, s15
 80167ec:	4013      	ands	r3, r2
 80167ee:	ee07 3a90 	vmov	s15, r3
 80167f2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80167f6:	ee77 7ac5 	vsub.f32	s15, s15, s10
 80167fa:	eee6 7a65 	vfms.f32	s15, s12, s11
 80167fe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016802:	e70e      	b.n	8016622 <__ieee754_powf+0x1be>
 8016804:	2401      	movs	r4, #1
 8016806:	e75c      	b.n	80166c2 <__ieee754_powf+0x25e>
 8016808:	08017b59 	.word	0x08017b59
 801680c:	00000000 	.word	0x00000000
 8016810:	3f7ffff7 	.word	0x3f7ffff7
 8016814:	7149f2ca 	.word	0x7149f2ca
 8016818:	3f800007 	.word	0x3f800007
 801681c:	3eaaaaab 	.word	0x3eaaaaab
 8016820:	36eca570 	.word	0x36eca570
 8016824:	3fb8aa3b 	.word	0x3fb8aa3b
 8016828:	3fb8aa00 	.word	0x3fb8aa00
 801682c:	4b800000 	.word	0x4b800000
 8016830:	001cc471 	.word	0x001cc471
 8016834:	005db3d6 	.word	0x005db3d6
 8016838:	08017cb0 	.word	0x08017cb0
 801683c:	fffff000 	.word	0xfffff000
 8016840:	3e6c3255 	.word	0x3e6c3255
 8016844:	3e53f142 	.word	0x3e53f142
 8016848:	3e8ba305 	.word	0x3e8ba305
 801684c:	3edb6db7 	.word	0x3edb6db7
 8016850:	3f19999a 	.word	0x3f19999a
 8016854:	3f763800 	.word	0x3f763800
 8016858:	3f76384f 	.word	0x3f76384f
 801685c:	369dc3a0 	.word	0x369dc3a0
 8016860:	08017cc0 	.word	0x08017cc0
 8016864:	08017cb8 	.word	0x08017cb8
 8016868:	3338aa3c 	.word	0x3338aa3c
 801686c:	f040 8092 	bne.w	8016994 <__ieee754_powf+0x530>
 8016870:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8016868 <__ieee754_powf+0x404>
 8016874:	ee37 7a67 	vsub.f32	s14, s14, s15
 8016878:	ee70 6aa6 	vadd.f32	s13, s1, s13
 801687c:	eef4 6ac7 	vcmpe.f32	s13, s14
 8016880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016884:	f73f aef6 	bgt.w	8016674 <__ieee754_powf+0x210>
 8016888:	15db      	asrs	r3, r3, #23
 801688a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 801688e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8016892:	4103      	asrs	r3, r0
 8016894:	4423      	add	r3, r4
 8016896:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 801689a:	4947      	ldr	r1, [pc, #284]	; (80169b8 <__ieee754_powf+0x554>)
 801689c:	3a7f      	subs	r2, #127	; 0x7f
 801689e:	4111      	asrs	r1, r2
 80168a0:	ea23 0101 	bic.w	r1, r3, r1
 80168a4:	f3c3 0016 	ubfx	r0, r3, #0, #23
 80168a8:	ee07 1a10 	vmov	s14, r1
 80168ac:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80168b0:	f1c2 0217 	rsb	r2, r2, #23
 80168b4:	4110      	asrs	r0, r2
 80168b6:	2c00      	cmp	r4, #0
 80168b8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80168bc:	bfb8      	it	lt
 80168be:	4240      	neglt	r0, r0
 80168c0:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80168c4:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80169bc <__ieee754_powf+0x558>
 80168c8:	ee17 3a10 	vmov	r3, s14
 80168cc:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80168d0:	f023 030f 	bic.w	r3, r3, #15
 80168d4:	ee07 3a10 	vmov	s14, r3
 80168d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80168dc:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80168e0:	eddf 7a37 	vldr	s15, [pc, #220]	; 80169c0 <__ieee754_powf+0x55c>
 80168e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80168e8:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80168ec:	eddf 6a35 	vldr	s13, [pc, #212]	; 80169c4 <__ieee754_powf+0x560>
 80168f0:	eeb0 0a67 	vmov.f32	s0, s15
 80168f4:	eea7 0a26 	vfma.f32	s0, s14, s13
 80168f8:	eeb0 6a40 	vmov.f32	s12, s0
 80168fc:	eea7 6a66 	vfms.f32	s12, s14, s13
 8016900:	ee20 7a00 	vmul.f32	s14, s0, s0
 8016904:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8016908:	eddf 6a2f 	vldr	s13, [pc, #188]	; 80169c8 <__ieee754_powf+0x564>
 801690c:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 80169cc <__ieee754_powf+0x568>
 8016910:	eea7 6a26 	vfma.f32	s12, s14, s13
 8016914:	eddf 6a2e 	vldr	s13, [pc, #184]	; 80169d0 <__ieee754_powf+0x56c>
 8016918:	eee6 6a07 	vfma.f32	s13, s12, s14
 801691c:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 80169d4 <__ieee754_powf+0x570>
 8016920:	eea6 6a87 	vfma.f32	s12, s13, s14
 8016924:	eddf 6a2c 	vldr	s13, [pc, #176]	; 80169d8 <__ieee754_powf+0x574>
 8016928:	eee6 6a07 	vfma.f32	s13, s12, s14
 801692c:	eeb0 6a40 	vmov.f32	s12, s0
 8016930:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8016934:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8016938:	eeb0 7a46 	vmov.f32	s14, s12
 801693c:	ee77 6a66 	vsub.f32	s13, s14, s13
 8016940:	ee20 6a06 	vmul.f32	s12, s0, s12
 8016944:	eee0 7a27 	vfma.f32	s15, s0, s15
 8016948:	ee86 7a26 	vdiv.f32	s14, s12, s13
 801694c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8016950:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8016954:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8016958:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801695c:	ee10 3a10 	vmov	r3, s0
 8016960:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8016964:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8016968:	da1a      	bge.n	80169a0 <__ieee754_powf+0x53c>
 801696a:	f000 f9bf 	bl	8016cec <scalbnf>
 801696e:	ee20 0a08 	vmul.f32	s0, s0, s16
 8016972:	e5c9      	b.n	8016508 <__ieee754_powf+0xa4>
 8016974:	4a19      	ldr	r2, [pc, #100]	; (80169dc <__ieee754_powf+0x578>)
 8016976:	4293      	cmp	r3, r2
 8016978:	dd02      	ble.n	8016980 <__ieee754_powf+0x51c>
 801697a:	eddf 7a19 	vldr	s15, [pc, #100]	; 80169e0 <__ieee754_powf+0x57c>
 801697e:	e67b      	b.n	8016678 <__ieee754_powf+0x214>
 8016980:	d108      	bne.n	8016994 <__ieee754_powf+0x530>
 8016982:	ee37 7a67 	vsub.f32	s14, s14, s15
 8016986:	eeb4 7ae0 	vcmpe.f32	s14, s1
 801698a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801698e:	f6ff af7b 	blt.w	8016888 <__ieee754_powf+0x424>
 8016992:	e7f2      	b.n	801697a <__ieee754_powf+0x516>
 8016994:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8016998:	f73f af76 	bgt.w	8016888 <__ieee754_powf+0x424>
 801699c:	2000      	movs	r0, #0
 801699e:	e78f      	b.n	80168c0 <__ieee754_powf+0x45c>
 80169a0:	ee00 3a10 	vmov	s0, r3
 80169a4:	e7e3      	b.n	801696e <__ieee754_powf+0x50a>
 80169a6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80169aa:	e5ad      	b.n	8016508 <__ieee754_powf+0xa4>
 80169ac:	eeb0 0a68 	vmov.f32	s0, s17
 80169b0:	e5aa      	b.n	8016508 <__ieee754_powf+0xa4>
 80169b2:	eeb0 0a48 	vmov.f32	s0, s16
 80169b6:	e5a7      	b.n	8016508 <__ieee754_powf+0xa4>
 80169b8:	007fffff 	.word	0x007fffff
 80169bc:	3f317218 	.word	0x3f317218
 80169c0:	35bfbe8c 	.word	0x35bfbe8c
 80169c4:	3f317200 	.word	0x3f317200
 80169c8:	3331bb4c 	.word	0x3331bb4c
 80169cc:	b5ddea0e 	.word	0xb5ddea0e
 80169d0:	388ab355 	.word	0x388ab355
 80169d4:	bb360b61 	.word	0xbb360b61
 80169d8:	3e2aaaab 	.word	0x3e2aaaab
 80169dc:	43160000 	.word	0x43160000
 80169e0:	0da24260 	.word	0x0da24260

080169e4 <__ieee754_sqrtf>:
 80169e4:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80169e8:	4770      	bx	lr

080169ea <fabs>:
 80169ea:	ec51 0b10 	vmov	r0, r1, d0
 80169ee:	ee10 2a10 	vmov	r2, s0
 80169f2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80169f6:	ec43 2b10 	vmov	d0, r2, r3
 80169fa:	4770      	bx	lr

080169fc <finite>:
 80169fc:	ee10 3a90 	vmov	r3, s1
 8016a00:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8016a04:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8016a08:	0fc0      	lsrs	r0, r0, #31
 8016a0a:	4770      	bx	lr

08016a0c <matherr>:
 8016a0c:	2000      	movs	r0, #0
 8016a0e:	4770      	bx	lr

08016a10 <nan>:
 8016a10:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8016a18 <nan+0x8>
 8016a14:	4770      	bx	lr
 8016a16:	bf00      	nop
 8016a18:	00000000 	.word	0x00000000
 8016a1c:	7ff80000 	.word	0x7ff80000

08016a20 <rint>:
 8016a20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8016a22:	ec51 0b10 	vmov	r0, r1, d0
 8016a26:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8016a2a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8016a2e:	2e13      	cmp	r6, #19
 8016a30:	460b      	mov	r3, r1
 8016a32:	ee10 4a10 	vmov	r4, s0
 8016a36:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8016a3a:	dc56      	bgt.n	8016aea <rint+0xca>
 8016a3c:	2e00      	cmp	r6, #0
 8016a3e:	da2b      	bge.n	8016a98 <rint+0x78>
 8016a40:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8016a44:	4302      	orrs	r2, r0
 8016a46:	d023      	beq.n	8016a90 <rint+0x70>
 8016a48:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8016a4c:	4302      	orrs	r2, r0
 8016a4e:	4254      	negs	r4, r2
 8016a50:	4314      	orrs	r4, r2
 8016a52:	0c4b      	lsrs	r3, r1, #17
 8016a54:	0b24      	lsrs	r4, r4, #12
 8016a56:	045b      	lsls	r3, r3, #17
 8016a58:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8016a5c:	ea44 0103 	orr.w	r1, r4, r3
 8016a60:	460b      	mov	r3, r1
 8016a62:	492f      	ldr	r1, [pc, #188]	; (8016b20 <rint+0x100>)
 8016a64:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8016a68:	e9d1 6700 	ldrd	r6, r7, [r1]
 8016a6c:	4602      	mov	r2, r0
 8016a6e:	4639      	mov	r1, r7
 8016a70:	4630      	mov	r0, r6
 8016a72:	f7e9 fc0b 	bl	800028c <__adddf3>
 8016a76:	e9cd 0100 	strd	r0, r1, [sp]
 8016a7a:	463b      	mov	r3, r7
 8016a7c:	4632      	mov	r2, r6
 8016a7e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016a82:	f7e9 fc01 	bl	8000288 <__aeabi_dsub>
 8016a86:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8016a8a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8016a8e:	4639      	mov	r1, r7
 8016a90:	ec41 0b10 	vmov	d0, r0, r1
 8016a94:	b003      	add	sp, #12
 8016a96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016a98:	4a22      	ldr	r2, [pc, #136]	; (8016b24 <rint+0x104>)
 8016a9a:	4132      	asrs	r2, r6
 8016a9c:	ea01 0702 	and.w	r7, r1, r2
 8016aa0:	4307      	orrs	r7, r0
 8016aa2:	d0f5      	beq.n	8016a90 <rint+0x70>
 8016aa4:	0852      	lsrs	r2, r2, #1
 8016aa6:	4011      	ands	r1, r2
 8016aa8:	430c      	orrs	r4, r1
 8016aaa:	d00b      	beq.n	8016ac4 <rint+0xa4>
 8016aac:	ea23 0202 	bic.w	r2, r3, r2
 8016ab0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8016ab4:	2e13      	cmp	r6, #19
 8016ab6:	fa43 f306 	asr.w	r3, r3, r6
 8016aba:	bf0c      	ite	eq
 8016abc:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8016ac0:	2400      	movne	r4, #0
 8016ac2:	4313      	orrs	r3, r2
 8016ac4:	4916      	ldr	r1, [pc, #88]	; (8016b20 <rint+0x100>)
 8016ac6:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8016aca:	4622      	mov	r2, r4
 8016acc:	e9d5 4500 	ldrd	r4, r5, [r5]
 8016ad0:	4620      	mov	r0, r4
 8016ad2:	4629      	mov	r1, r5
 8016ad4:	f7e9 fbda 	bl	800028c <__adddf3>
 8016ad8:	e9cd 0100 	strd	r0, r1, [sp]
 8016adc:	4622      	mov	r2, r4
 8016ade:	462b      	mov	r3, r5
 8016ae0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016ae4:	f7e9 fbd0 	bl	8000288 <__aeabi_dsub>
 8016ae8:	e7d2      	b.n	8016a90 <rint+0x70>
 8016aea:	2e33      	cmp	r6, #51	; 0x33
 8016aec:	dd07      	ble.n	8016afe <rint+0xde>
 8016aee:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8016af2:	d1cd      	bne.n	8016a90 <rint+0x70>
 8016af4:	ee10 2a10 	vmov	r2, s0
 8016af8:	f7e9 fbc8 	bl	800028c <__adddf3>
 8016afc:	e7c8      	b.n	8016a90 <rint+0x70>
 8016afe:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8016b02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8016b06:	40f2      	lsrs	r2, r6
 8016b08:	4210      	tst	r0, r2
 8016b0a:	d0c1      	beq.n	8016a90 <rint+0x70>
 8016b0c:	0852      	lsrs	r2, r2, #1
 8016b0e:	4210      	tst	r0, r2
 8016b10:	bf1f      	itttt	ne
 8016b12:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8016b16:	ea20 0202 	bicne.w	r2, r0, r2
 8016b1a:	4134      	asrne	r4, r6
 8016b1c:	4314      	orrne	r4, r2
 8016b1e:	e7d1      	b.n	8016ac4 <rint+0xa4>
 8016b20:	08017cc8 	.word	0x08017cc8
 8016b24:	000fffff 	.word	0x000fffff

08016b28 <scalbn>:
 8016b28:	b570      	push	{r4, r5, r6, lr}
 8016b2a:	ec55 4b10 	vmov	r4, r5, d0
 8016b2e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8016b32:	4606      	mov	r6, r0
 8016b34:	462b      	mov	r3, r5
 8016b36:	b9aa      	cbnz	r2, 8016b64 <scalbn+0x3c>
 8016b38:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8016b3c:	4323      	orrs	r3, r4
 8016b3e:	d03b      	beq.n	8016bb8 <scalbn+0x90>
 8016b40:	4b31      	ldr	r3, [pc, #196]	; (8016c08 <scalbn+0xe0>)
 8016b42:	4629      	mov	r1, r5
 8016b44:	2200      	movs	r2, #0
 8016b46:	ee10 0a10 	vmov	r0, s0
 8016b4a:	f7e9 fd55 	bl	80005f8 <__aeabi_dmul>
 8016b4e:	4b2f      	ldr	r3, [pc, #188]	; (8016c0c <scalbn+0xe4>)
 8016b50:	429e      	cmp	r6, r3
 8016b52:	4604      	mov	r4, r0
 8016b54:	460d      	mov	r5, r1
 8016b56:	da12      	bge.n	8016b7e <scalbn+0x56>
 8016b58:	a327      	add	r3, pc, #156	; (adr r3, 8016bf8 <scalbn+0xd0>)
 8016b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b5e:	f7e9 fd4b 	bl	80005f8 <__aeabi_dmul>
 8016b62:	e009      	b.n	8016b78 <scalbn+0x50>
 8016b64:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8016b68:	428a      	cmp	r2, r1
 8016b6a:	d10c      	bne.n	8016b86 <scalbn+0x5e>
 8016b6c:	ee10 2a10 	vmov	r2, s0
 8016b70:	4620      	mov	r0, r4
 8016b72:	4629      	mov	r1, r5
 8016b74:	f7e9 fb8a 	bl	800028c <__adddf3>
 8016b78:	4604      	mov	r4, r0
 8016b7a:	460d      	mov	r5, r1
 8016b7c:	e01c      	b.n	8016bb8 <scalbn+0x90>
 8016b7e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8016b82:	460b      	mov	r3, r1
 8016b84:	3a36      	subs	r2, #54	; 0x36
 8016b86:	4432      	add	r2, r6
 8016b88:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8016b8c:	428a      	cmp	r2, r1
 8016b8e:	dd0b      	ble.n	8016ba8 <scalbn+0x80>
 8016b90:	ec45 4b11 	vmov	d1, r4, r5
 8016b94:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8016c00 <scalbn+0xd8>
 8016b98:	f000 f908 	bl	8016dac <copysign>
 8016b9c:	a318      	add	r3, pc, #96	; (adr r3, 8016c00 <scalbn+0xd8>)
 8016b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ba2:	ec51 0b10 	vmov	r0, r1, d0
 8016ba6:	e7da      	b.n	8016b5e <scalbn+0x36>
 8016ba8:	2a00      	cmp	r2, #0
 8016baa:	dd08      	ble.n	8016bbe <scalbn+0x96>
 8016bac:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8016bb0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8016bb4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016bb8:	ec45 4b10 	vmov	d0, r4, r5
 8016bbc:	bd70      	pop	{r4, r5, r6, pc}
 8016bbe:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8016bc2:	da0d      	bge.n	8016be0 <scalbn+0xb8>
 8016bc4:	f24c 3350 	movw	r3, #50000	; 0xc350
 8016bc8:	429e      	cmp	r6, r3
 8016bca:	ec45 4b11 	vmov	d1, r4, r5
 8016bce:	dce1      	bgt.n	8016b94 <scalbn+0x6c>
 8016bd0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8016bf8 <scalbn+0xd0>
 8016bd4:	f000 f8ea 	bl	8016dac <copysign>
 8016bd8:	a307      	add	r3, pc, #28	; (adr r3, 8016bf8 <scalbn+0xd0>)
 8016bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bde:	e7e0      	b.n	8016ba2 <scalbn+0x7a>
 8016be0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8016be4:	3236      	adds	r2, #54	; 0x36
 8016be6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8016bea:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016bee:	4620      	mov	r0, r4
 8016bf0:	4629      	mov	r1, r5
 8016bf2:	2200      	movs	r2, #0
 8016bf4:	4b06      	ldr	r3, [pc, #24]	; (8016c10 <scalbn+0xe8>)
 8016bf6:	e7b2      	b.n	8016b5e <scalbn+0x36>
 8016bf8:	c2f8f359 	.word	0xc2f8f359
 8016bfc:	01a56e1f 	.word	0x01a56e1f
 8016c00:	8800759c 	.word	0x8800759c
 8016c04:	7e37e43c 	.word	0x7e37e43c
 8016c08:	43500000 	.word	0x43500000
 8016c0c:	ffff3cb0 	.word	0xffff3cb0
 8016c10:	3c900000 	.word	0x3c900000

08016c14 <fabsf>:
 8016c14:	ee10 3a10 	vmov	r3, s0
 8016c18:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8016c1c:	ee00 3a10 	vmov	s0, r3
 8016c20:	4770      	bx	lr

08016c22 <finitef>:
 8016c22:	ee10 3a10 	vmov	r3, s0
 8016c26:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 8016c2a:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8016c2e:	bfac      	ite	ge
 8016c30:	2000      	movge	r0, #0
 8016c32:	2001      	movlt	r0, #1
 8016c34:	4770      	bx	lr
	...

08016c38 <rintf>:
 8016c38:	b513      	push	{r0, r1, r4, lr}
 8016c3a:	ee10 1a10 	vmov	r1, s0
 8016c3e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8016c42:	0ddc      	lsrs	r4, r3, #23
 8016c44:	3c7f      	subs	r4, #127	; 0x7f
 8016c46:	2c16      	cmp	r4, #22
 8016c48:	dc46      	bgt.n	8016cd8 <rintf+0xa0>
 8016c4a:	b32b      	cbz	r3, 8016c98 <rintf+0x60>
 8016c4c:	2c00      	cmp	r4, #0
 8016c4e:	ee10 2a10 	vmov	r2, s0
 8016c52:	ea4f 70d1 	mov.w	r0, r1, lsr #31
 8016c56:	da21      	bge.n	8016c9c <rintf+0x64>
 8016c58:	f3c1 0316 	ubfx	r3, r1, #0, #23
 8016c5c:	425b      	negs	r3, r3
 8016c5e:	4a21      	ldr	r2, [pc, #132]	; (8016ce4 <rintf+0xac>)
 8016c60:	0a5b      	lsrs	r3, r3, #9
 8016c62:	0d09      	lsrs	r1, r1, #20
 8016c64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8016c68:	0509      	lsls	r1, r1, #20
 8016c6a:	430b      	orrs	r3, r1
 8016c6c:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8016c70:	ee07 3a90 	vmov	s15, r3
 8016c74:	edd2 6a00 	vldr	s13, [r2]
 8016c78:	ee36 7aa7 	vadd.f32	s14, s13, s15
 8016c7c:	ed8d 7a01 	vstr	s14, [sp, #4]
 8016c80:	eddd 7a01 	vldr	s15, [sp, #4]
 8016c84:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8016c88:	ee17 3a90 	vmov	r3, s15
 8016c8c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8016c90:	ea43 73c0 	orr.w	r3, r3, r0, lsl #31
 8016c94:	ee00 3a10 	vmov	s0, r3
 8016c98:	b002      	add	sp, #8
 8016c9a:	bd10      	pop	{r4, pc}
 8016c9c:	4b12      	ldr	r3, [pc, #72]	; (8016ce8 <rintf+0xb0>)
 8016c9e:	4123      	asrs	r3, r4
 8016ca0:	4219      	tst	r1, r3
 8016ca2:	d0f9      	beq.n	8016c98 <rintf+0x60>
 8016ca4:	085b      	lsrs	r3, r3, #1
 8016ca6:	4219      	tst	r1, r3
 8016ca8:	d006      	beq.n	8016cb8 <rintf+0x80>
 8016caa:	ea21 0203 	bic.w	r2, r1, r3
 8016cae:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8016cb2:	fa43 f404 	asr.w	r4, r3, r4
 8016cb6:	4322      	orrs	r2, r4
 8016cb8:	4b0a      	ldr	r3, [pc, #40]	; (8016ce4 <rintf+0xac>)
 8016cba:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8016cbe:	ed90 7a00 	vldr	s14, [r0]
 8016cc2:	ee07 2a90 	vmov	s15, r2
 8016cc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8016cca:	edcd 7a01 	vstr	s15, [sp, #4]
 8016cce:	ed9d 0a01 	vldr	s0, [sp, #4]
 8016cd2:	ee30 0a47 	vsub.f32	s0, s0, s14
 8016cd6:	e7df      	b.n	8016c98 <rintf+0x60>
 8016cd8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8016cdc:	d3dc      	bcc.n	8016c98 <rintf+0x60>
 8016cde:	ee30 0a00 	vadd.f32	s0, s0, s0
 8016ce2:	e7d9      	b.n	8016c98 <rintf+0x60>
 8016ce4:	08017cd8 	.word	0x08017cd8
 8016ce8:	007fffff 	.word	0x007fffff

08016cec <scalbnf>:
 8016cec:	b508      	push	{r3, lr}
 8016cee:	ee10 2a10 	vmov	r2, s0
 8016cf2:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 8016cf6:	ed2d 8b02 	vpush	{d8}
 8016cfa:	eef0 0a40 	vmov.f32	s1, s0
 8016cfe:	d004      	beq.n	8016d0a <scalbnf+0x1e>
 8016d00:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8016d04:	d306      	bcc.n	8016d14 <scalbnf+0x28>
 8016d06:	ee70 0a00 	vadd.f32	s1, s0, s0
 8016d0a:	ecbd 8b02 	vpop	{d8}
 8016d0e:	eeb0 0a60 	vmov.f32	s0, s1
 8016d12:	bd08      	pop	{r3, pc}
 8016d14:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8016d18:	d21c      	bcs.n	8016d54 <scalbnf+0x68>
 8016d1a:	4b1f      	ldr	r3, [pc, #124]	; (8016d98 <scalbnf+0xac>)
 8016d1c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8016d9c <scalbnf+0xb0>
 8016d20:	4298      	cmp	r0, r3
 8016d22:	ee60 0a27 	vmul.f32	s1, s0, s15
 8016d26:	db10      	blt.n	8016d4a <scalbnf+0x5e>
 8016d28:	ee10 2a90 	vmov	r2, s1
 8016d2c:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8016d30:	3b19      	subs	r3, #25
 8016d32:	4403      	add	r3, r0
 8016d34:	2bfe      	cmp	r3, #254	; 0xfe
 8016d36:	dd0f      	ble.n	8016d58 <scalbnf+0x6c>
 8016d38:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8016da0 <scalbnf+0xb4>
 8016d3c:	eeb0 0a48 	vmov.f32	s0, s16
 8016d40:	f000 f843 	bl	8016dca <copysignf>
 8016d44:	ee60 0a08 	vmul.f32	s1, s0, s16
 8016d48:	e7df      	b.n	8016d0a <scalbnf+0x1e>
 8016d4a:	eddf 7a16 	vldr	s15, [pc, #88]	; 8016da4 <scalbnf+0xb8>
 8016d4e:	ee60 0aa7 	vmul.f32	s1, s1, s15
 8016d52:	e7da      	b.n	8016d0a <scalbnf+0x1e>
 8016d54:	0ddb      	lsrs	r3, r3, #23
 8016d56:	e7ec      	b.n	8016d32 <scalbnf+0x46>
 8016d58:	2b00      	cmp	r3, #0
 8016d5a:	dd06      	ble.n	8016d6a <scalbnf+0x7e>
 8016d5c:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8016d60:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8016d64:	ee00 3a90 	vmov	s1, r3
 8016d68:	e7cf      	b.n	8016d0a <scalbnf+0x1e>
 8016d6a:	f113 0f16 	cmn.w	r3, #22
 8016d6e:	da06      	bge.n	8016d7e <scalbnf+0x92>
 8016d70:	f24c 3350 	movw	r3, #50000	; 0xc350
 8016d74:	4298      	cmp	r0, r3
 8016d76:	dcdf      	bgt.n	8016d38 <scalbnf+0x4c>
 8016d78:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 8016da4 <scalbnf+0xb8>
 8016d7c:	e7de      	b.n	8016d3c <scalbnf+0x50>
 8016d7e:	3319      	adds	r3, #25
 8016d80:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8016d84:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8016d88:	eddf 7a07 	vldr	s15, [pc, #28]	; 8016da8 <scalbnf+0xbc>
 8016d8c:	ee07 3a10 	vmov	s14, r3
 8016d90:	ee67 0a27 	vmul.f32	s1, s14, s15
 8016d94:	e7b9      	b.n	8016d0a <scalbnf+0x1e>
 8016d96:	bf00      	nop
 8016d98:	ffff3cb0 	.word	0xffff3cb0
 8016d9c:	4c000000 	.word	0x4c000000
 8016da0:	7149f2ca 	.word	0x7149f2ca
 8016da4:	0da24260 	.word	0x0da24260
 8016da8:	33000000 	.word	0x33000000

08016dac <copysign>:
 8016dac:	ec51 0b10 	vmov	r0, r1, d0
 8016db0:	ee11 0a90 	vmov	r0, s3
 8016db4:	ee10 2a10 	vmov	r2, s0
 8016db8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8016dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8016dc0:	ea41 0300 	orr.w	r3, r1, r0
 8016dc4:	ec43 2b10 	vmov	d0, r2, r3
 8016dc8:	4770      	bx	lr

08016dca <copysignf>:
 8016dca:	ee10 3a10 	vmov	r3, s0
 8016dce:	ee10 2a90 	vmov	r2, s1
 8016dd2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8016dd6:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8016dda:	4313      	orrs	r3, r2
 8016ddc:	ee00 3a10 	vmov	s0, r3
 8016de0:	4770      	bx	lr
	...

08016de4 <_init>:
 8016de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016de6:	bf00      	nop
 8016de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016dea:	bc08      	pop	{r3}
 8016dec:	469e      	mov	lr, r3
 8016dee:	4770      	bx	lr

08016df0 <_fini>:
 8016df0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016df2:	bf00      	nop
 8016df4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016df6:	bc08      	pop	{r3}
 8016df8:	469e      	mov	lr, r3
 8016dfa:	4770      	bx	lr
