

================================================================
== Vitis HLS Report for 'FIR_filter'
================================================================
* Date:           Sat Oct 18 15:37:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.777 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |                                               |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
        |                    Instance                   |                Module               |   min   |   max   |    min    |    max    | min | max |                      Type                      |
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
        |grp_FIR_filter_Pipeline_VITIS_LOOP_65_1_fu_53  |FIR_filter_Pipeline_VITIS_LOOP_65_1  |       11|       11|   0.110 us|   0.110 us|    7|    7|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_FIR_filter_Pipeline_VITIS_LOOP_69_2_fu_62  |FIR_filter_Pipeline_VITIS_LOOP_69_2  |        7|        7|  70.000 ns|  70.000 ns|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +-----------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_n_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x_n"   --->   Operation 6 'read' 'x_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%FIR_accu32_loc = alloca i64 1"   --->   Operation 7 'alloca' 'FIR_accu32_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_delays_addr = getelementptr i16 %FIR_delays, i64 0, i64 5" [FIR_HLS.cpp:62]   --->   Operation 8 'getelementptr' 'FIR_delays_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] ( I:0.67ns O:0.67ns )   --->   "%store_ln62 = store i16 %x_n_read, i3 %FIR_delays_addr" [FIR_HLS.cpp:62]   --->   Operation 9 'store' 'store_ln62' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_filter_Pipeline_VITIS_LOOP_65_1, i16 %FIR_delays, i31 %FIR_accu32_loc, i14 %b_FIR_dec_int_40"   --->   Operation 10 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [1/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_filter_Pipeline_VITIS_LOOP_65_1, i16 %FIR_delays, i31 %FIR_accu32_loc, i14 %b_FIR_dec_int_40"   --->   Operation 11 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln0 = call void @FIR_filter_Pipeline_VITIS_LOOP_69_2, i16 %FIR_delays"   --->   Operation 12 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 1.52>
ST_5 : Operation 13 [1/1] (0.00ns)   --->   "%shift_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %shift"   --->   Operation 13 'read' 'shift_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i3 %shift_read" [FIR_HLS.cpp:57]   --->   Operation 14 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i4 %sext_ln57" [FIR_HLS.cpp:57]   --->   Operation 15 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%FIR_accu32_loc_load = load i31 %FIR_accu32_loc"   --->   Operation 16 'load' 'FIR_accu32_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/2] (1.52ns)   --->   "%call_ln0 = call void @FIR_filter_Pipeline_VITIS_LOOP_69_2, i16 %FIR_delays"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 1.52> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 18 [1/1] (1.31ns)   --->   "%ashr_ln73 = ashr i31 %FIR_accu32_loc_load, i31 %zext_ln57" [FIR_HLS.cpp:73]   --->   Operation 18 'ashr' 'ashr_ln73' <Predicate = true> <Delay = 1.31> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%y = trunc i31 %ashr_ln73" [FIR_HLS.cpp:73]   --->   Operation 19 'trunc' 'y' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln74 = ret i16 %y" [FIR_HLS.cpp:74]   --->   Operation 20 'ret' 'ret_ln74' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ FIR_delays]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ x_n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_FIR_dec_int_40]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_n_read            (read         ) [ 000000]
FIR_accu32_loc      (alloca       ) [ 001111]
FIR_delays_addr     (getelementptr) [ 000000]
store_ln62          (store        ) [ 000000]
call_ln0            (call         ) [ 000000]
shift_read          (read         ) [ 000000]
sext_ln57           (sext         ) [ 000000]
zext_ln57           (zext         ) [ 000000]
FIR_accu32_loc_load (load         ) [ 000000]
call_ln0            (call         ) [ 000000]
ashr_ln73           (ashr         ) [ 000000]
y                   (trunc        ) [ 000000]
ret_ln74            (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="FIR_delays">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_delays"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_FIR_dec_int_40">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_FIR_dec_int_40"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_filter_Pipeline_VITIS_LOOP_65_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FIR_filter_Pipeline_VITIS_LOOP_69_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="FIR_accu32_loc_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="1" slack="0"/>
<pin id="24" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="FIR_accu32_loc/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="x_n_read_read_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="16" slack="0"/>
<pin id="28" dir="0" index="1" bw="16" slack="0"/>
<pin id="29" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_n_read/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="shift_read_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="3" slack="0"/>
<pin id="34" dir="0" index="1" bw="3" slack="0"/>
<pin id="35" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shift_read/5 "/>
</bind>
</comp>

<comp id="38" class="1004" name="FIR_delays_addr_gep_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="16" slack="0"/>
<pin id="40" dir="0" index="1" bw="1" slack="0"/>
<pin id="41" dir="0" index="2" bw="4" slack="0"/>
<pin id="42" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="FIR_delays_addr/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="store_ln62_access_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="3" slack="0"/>
<pin id="48" dir="0" index="1" bw="16" slack="0"/>
<pin id="49" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="50" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_FIR_filter_Pipeline_VITIS_LOOP_65_1_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="0" slack="0"/>
<pin id="55" dir="0" index="1" bw="16" slack="0"/>
<pin id="56" dir="0" index="2" bw="31" slack="1"/>
<pin id="57" dir="0" index="3" bw="14" slack="0"/>
<pin id="58" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_FIR_filter_Pipeline_VITIS_LOOP_69_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="0" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln57_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="3" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/5 "/>
</bind>
</comp>

<comp id="72" class="1004" name="zext_ln57_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="3" slack="0"/>
<pin id="74" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="FIR_accu32_loc_load_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="31" slack="4"/>
<pin id="78" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="FIR_accu32_loc_load/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="ashr_ln73_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="31" slack="0"/>
<pin id="81" dir="0" index="1" bw="4" slack="0"/>
<pin id="82" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="ashr_ln73/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="y_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="31" slack="0"/>
<pin id="87" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="y/5 "/>
</bind>
</comp>

<comp id="89" class="1005" name="FIR_accu32_loc_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="31" slack="1"/>
<pin id="91" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="FIR_accu32_loc "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="25"><net_src comp="10" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="30"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="2" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="36"><net_src comp="20" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="4" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="44"><net_src comp="12" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="45"><net_src comp="14" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="51"><net_src comp="26" pin="2"/><net_sink comp="46" pin=1"/></net>

<net id="52"><net_src comp="38" pin="3"/><net_sink comp="46" pin=0"/></net>

<net id="59"><net_src comp="16" pin="0"/><net_sink comp="53" pin=0"/></net>

<net id="60"><net_src comp="0" pin="0"/><net_sink comp="53" pin=1"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="53" pin=3"/></net>

<net id="66"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="71"><net_src comp="32" pin="2"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="68" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="76" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="72" pin="1"/><net_sink comp="79" pin=1"/></net>

<net id="88"><net_src comp="79" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="22" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="94"><net_src comp="89" pin="1"/><net_sink comp="76" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: FIR_delays | {1 4 5 }
 - Input state : 
	Port: FIR_filter : FIR_delays | {2 3 4 5 }
	Port: FIR_filter : x_n | {1 }
	Port: FIR_filter : shift | {5 }
	Port: FIR_filter : b_FIR_dec_int_40 | {2 3 }
  - Chain level:
	State 1
		store_ln62 : 1
	State 2
	State 3
	State 4
	State 5
		zext_ln57 : 1
		ashr_ln73 : 2
		y : 3
		ret_ln74 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   call   | grp_FIR_filter_Pipeline_VITIS_LOOP_65_1_fu_53 |    1    |  1.757  |   132   |    71   |
|          | grp_FIR_filter_Pipeline_VITIS_LOOP_69_2_fu_62 |    0    |  0.427  |    9    |    39   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   ashr   |                ashr_ln73_fu_79                |    0    |    0    |    0    |    86   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   read   |              x_n_read_read_fu_26              |    0    |    0    |    0    |    0    |
|          |             shift_read_read_fu_32             |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   sext   |                sext_ln57_fu_68                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   zext   |                zext_ln57_fu_72                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   trunc  |                    y_fu_85                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    1    |  2.184  |   141   |   196   |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|FIR_accu32_loc_reg_89|   31   |
+---------------------+--------+
|        Total        |   31   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    2   |   141  |   196  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   31   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    2   |   172  |   196  |
+-----------+--------+--------+--------+--------+
