
Drone_V1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008af0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08008c78  08008c78  00009c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008cd4  08008cd4  0000a05c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008cd4  08008cd4  00009cd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008cdc  08008cdc  0000a05c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008cdc  08008cdc  00009cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008ce0  08008ce0  00009ce0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08008ce4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a05c  2**0
                  CONTENTS
 10 .bss          0000076c  2000005c  2000005c  0000a05c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200007c8  200007c8  0000a05c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a05c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00012440  00000000  00000000  0000a08c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026af  00000000  00000000  0001c4cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010c8  00000000  00000000  0001eb80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d47  00000000  00000000  0001fc48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021cd2  00000000  00000000  0002098f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000142f0  00000000  00000000  00042661  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ce9e2  00000000  00000000  00056951  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00125333  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004a30  00000000  00000000  00125378  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007a  00000000  00000000  00129da8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000005c 	.word	0x2000005c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08008c60 	.word	0x08008c60

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000060 	.word	0x20000060
 80001c4:	08008c60 	.word	0x08008c60

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_d2f>:
 8000540:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000544:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000548:	bf24      	itt	cs
 800054a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800054e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000552:	d90d      	bls.n	8000570 <__aeabi_d2f+0x30>
 8000554:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000558:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800055c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000560:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000564:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000568:	bf08      	it	eq
 800056a:	f020 0001 	biceq.w	r0, r0, #1
 800056e:	4770      	bx	lr
 8000570:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000574:	d121      	bne.n	80005ba <__aeabi_d2f+0x7a>
 8000576:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 800057a:	bfbc      	itt	lt
 800057c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000580:	4770      	bxlt	lr
 8000582:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000586:	ea4f 5252 	mov.w	r2, r2, lsr #21
 800058a:	f1c2 0218 	rsb	r2, r2, #24
 800058e:	f1c2 0c20 	rsb	ip, r2, #32
 8000592:	fa10 f30c 	lsls.w	r3, r0, ip
 8000596:	fa20 f002 	lsr.w	r0, r0, r2
 800059a:	bf18      	it	ne
 800059c:	f040 0001 	orrne.w	r0, r0, #1
 80005a0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80005a4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80005a8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80005ac:	ea40 000c 	orr.w	r0, r0, ip
 80005b0:	fa23 f302 	lsr.w	r3, r3, r2
 80005b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80005b8:	e7cc      	b.n	8000554 <__aeabi_d2f+0x14>
 80005ba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80005be:	d107      	bne.n	80005d0 <__aeabi_d2f+0x90>
 80005c0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80005c4:	bf1e      	ittt	ne
 80005c6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80005ca:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80005ce:	4770      	bxne	lr
 80005d0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80005d4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80005d8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <__aeabi_uldivmod>:
 80005e0:	b953      	cbnz	r3, 80005f8 <__aeabi_uldivmod+0x18>
 80005e2:	b94a      	cbnz	r2, 80005f8 <__aeabi_uldivmod+0x18>
 80005e4:	2900      	cmp	r1, #0
 80005e6:	bf08      	it	eq
 80005e8:	2800      	cmpeq	r0, #0
 80005ea:	bf1c      	itt	ne
 80005ec:	f04f 31ff 	movne.w	r1, #4294967295
 80005f0:	f04f 30ff 	movne.w	r0, #4294967295
 80005f4:	f000 b988 	b.w	8000908 <__aeabi_idiv0>
 80005f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80005fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000600:	f000 f806 	bl	8000610 <__udivmoddi4>
 8000604:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000608:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800060c:	b004      	add	sp, #16
 800060e:	4770      	bx	lr

08000610 <__udivmoddi4>:
 8000610:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000614:	9d08      	ldr	r5, [sp, #32]
 8000616:	468e      	mov	lr, r1
 8000618:	4604      	mov	r4, r0
 800061a:	4688      	mov	r8, r1
 800061c:	2b00      	cmp	r3, #0
 800061e:	d14a      	bne.n	80006b6 <__udivmoddi4+0xa6>
 8000620:	428a      	cmp	r2, r1
 8000622:	4617      	mov	r7, r2
 8000624:	d962      	bls.n	80006ec <__udivmoddi4+0xdc>
 8000626:	fab2 f682 	clz	r6, r2
 800062a:	b14e      	cbz	r6, 8000640 <__udivmoddi4+0x30>
 800062c:	f1c6 0320 	rsb	r3, r6, #32
 8000630:	fa01 f806 	lsl.w	r8, r1, r6
 8000634:	fa20 f303 	lsr.w	r3, r0, r3
 8000638:	40b7      	lsls	r7, r6
 800063a:	ea43 0808 	orr.w	r8, r3, r8
 800063e:	40b4      	lsls	r4, r6
 8000640:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000644:	fa1f fc87 	uxth.w	ip, r7
 8000648:	fbb8 f1fe 	udiv	r1, r8, lr
 800064c:	0c23      	lsrs	r3, r4, #16
 800064e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000652:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000656:	fb01 f20c 	mul.w	r2, r1, ip
 800065a:	429a      	cmp	r2, r3
 800065c:	d909      	bls.n	8000672 <__udivmoddi4+0x62>
 800065e:	18fb      	adds	r3, r7, r3
 8000660:	f101 30ff 	add.w	r0, r1, #4294967295
 8000664:	f080 80ea 	bcs.w	800083c <__udivmoddi4+0x22c>
 8000668:	429a      	cmp	r2, r3
 800066a:	f240 80e7 	bls.w	800083c <__udivmoddi4+0x22c>
 800066e:	3902      	subs	r1, #2
 8000670:	443b      	add	r3, r7
 8000672:	1a9a      	subs	r2, r3, r2
 8000674:	b2a3      	uxth	r3, r4
 8000676:	fbb2 f0fe 	udiv	r0, r2, lr
 800067a:	fb0e 2210 	mls	r2, lr, r0, r2
 800067e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000682:	fb00 fc0c 	mul.w	ip, r0, ip
 8000686:	459c      	cmp	ip, r3
 8000688:	d909      	bls.n	800069e <__udivmoddi4+0x8e>
 800068a:	18fb      	adds	r3, r7, r3
 800068c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000690:	f080 80d6 	bcs.w	8000840 <__udivmoddi4+0x230>
 8000694:	459c      	cmp	ip, r3
 8000696:	f240 80d3 	bls.w	8000840 <__udivmoddi4+0x230>
 800069a:	443b      	add	r3, r7
 800069c:	3802      	subs	r0, #2
 800069e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80006a2:	eba3 030c 	sub.w	r3, r3, ip
 80006a6:	2100      	movs	r1, #0
 80006a8:	b11d      	cbz	r5, 80006b2 <__udivmoddi4+0xa2>
 80006aa:	40f3      	lsrs	r3, r6
 80006ac:	2200      	movs	r2, #0
 80006ae:	e9c5 3200 	strd	r3, r2, [r5]
 80006b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80006b6:	428b      	cmp	r3, r1
 80006b8:	d905      	bls.n	80006c6 <__udivmoddi4+0xb6>
 80006ba:	b10d      	cbz	r5, 80006c0 <__udivmoddi4+0xb0>
 80006bc:	e9c5 0100 	strd	r0, r1, [r5]
 80006c0:	2100      	movs	r1, #0
 80006c2:	4608      	mov	r0, r1
 80006c4:	e7f5      	b.n	80006b2 <__udivmoddi4+0xa2>
 80006c6:	fab3 f183 	clz	r1, r3
 80006ca:	2900      	cmp	r1, #0
 80006cc:	d146      	bne.n	800075c <__udivmoddi4+0x14c>
 80006ce:	4573      	cmp	r3, lr
 80006d0:	d302      	bcc.n	80006d8 <__udivmoddi4+0xc8>
 80006d2:	4282      	cmp	r2, r0
 80006d4:	f200 8105 	bhi.w	80008e2 <__udivmoddi4+0x2d2>
 80006d8:	1a84      	subs	r4, r0, r2
 80006da:	eb6e 0203 	sbc.w	r2, lr, r3
 80006de:	2001      	movs	r0, #1
 80006e0:	4690      	mov	r8, r2
 80006e2:	2d00      	cmp	r5, #0
 80006e4:	d0e5      	beq.n	80006b2 <__udivmoddi4+0xa2>
 80006e6:	e9c5 4800 	strd	r4, r8, [r5]
 80006ea:	e7e2      	b.n	80006b2 <__udivmoddi4+0xa2>
 80006ec:	2a00      	cmp	r2, #0
 80006ee:	f000 8090 	beq.w	8000812 <__udivmoddi4+0x202>
 80006f2:	fab2 f682 	clz	r6, r2
 80006f6:	2e00      	cmp	r6, #0
 80006f8:	f040 80a4 	bne.w	8000844 <__udivmoddi4+0x234>
 80006fc:	1a8a      	subs	r2, r1, r2
 80006fe:	0c03      	lsrs	r3, r0, #16
 8000700:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000704:	b280      	uxth	r0, r0
 8000706:	b2bc      	uxth	r4, r7
 8000708:	2101      	movs	r1, #1
 800070a:	fbb2 fcfe 	udiv	ip, r2, lr
 800070e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000712:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000716:	fb04 f20c 	mul.w	r2, r4, ip
 800071a:	429a      	cmp	r2, r3
 800071c:	d907      	bls.n	800072e <__udivmoddi4+0x11e>
 800071e:	18fb      	adds	r3, r7, r3
 8000720:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000724:	d202      	bcs.n	800072c <__udivmoddi4+0x11c>
 8000726:	429a      	cmp	r2, r3
 8000728:	f200 80e0 	bhi.w	80008ec <__udivmoddi4+0x2dc>
 800072c:	46c4      	mov	ip, r8
 800072e:	1a9b      	subs	r3, r3, r2
 8000730:	fbb3 f2fe 	udiv	r2, r3, lr
 8000734:	fb0e 3312 	mls	r3, lr, r2, r3
 8000738:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800073c:	fb02 f404 	mul.w	r4, r2, r4
 8000740:	429c      	cmp	r4, r3
 8000742:	d907      	bls.n	8000754 <__udivmoddi4+0x144>
 8000744:	18fb      	adds	r3, r7, r3
 8000746:	f102 30ff 	add.w	r0, r2, #4294967295
 800074a:	d202      	bcs.n	8000752 <__udivmoddi4+0x142>
 800074c:	429c      	cmp	r4, r3
 800074e:	f200 80ca 	bhi.w	80008e6 <__udivmoddi4+0x2d6>
 8000752:	4602      	mov	r2, r0
 8000754:	1b1b      	subs	r3, r3, r4
 8000756:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800075a:	e7a5      	b.n	80006a8 <__udivmoddi4+0x98>
 800075c:	f1c1 0620 	rsb	r6, r1, #32
 8000760:	408b      	lsls	r3, r1
 8000762:	fa22 f706 	lsr.w	r7, r2, r6
 8000766:	431f      	orrs	r7, r3
 8000768:	fa0e f401 	lsl.w	r4, lr, r1
 800076c:	fa20 f306 	lsr.w	r3, r0, r6
 8000770:	fa2e fe06 	lsr.w	lr, lr, r6
 8000774:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000778:	4323      	orrs	r3, r4
 800077a:	fa00 f801 	lsl.w	r8, r0, r1
 800077e:	fa1f fc87 	uxth.w	ip, r7
 8000782:	fbbe f0f9 	udiv	r0, lr, r9
 8000786:	0c1c      	lsrs	r4, r3, #16
 8000788:	fb09 ee10 	mls	lr, r9, r0, lr
 800078c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000790:	fb00 fe0c 	mul.w	lr, r0, ip
 8000794:	45a6      	cmp	lr, r4
 8000796:	fa02 f201 	lsl.w	r2, r2, r1
 800079a:	d909      	bls.n	80007b0 <__udivmoddi4+0x1a0>
 800079c:	193c      	adds	r4, r7, r4
 800079e:	f100 3aff 	add.w	sl, r0, #4294967295
 80007a2:	f080 809c 	bcs.w	80008de <__udivmoddi4+0x2ce>
 80007a6:	45a6      	cmp	lr, r4
 80007a8:	f240 8099 	bls.w	80008de <__udivmoddi4+0x2ce>
 80007ac:	3802      	subs	r0, #2
 80007ae:	443c      	add	r4, r7
 80007b0:	eba4 040e 	sub.w	r4, r4, lr
 80007b4:	fa1f fe83 	uxth.w	lr, r3
 80007b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80007bc:	fb09 4413 	mls	r4, r9, r3, r4
 80007c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80007c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80007c8:	45a4      	cmp	ip, r4
 80007ca:	d908      	bls.n	80007de <__udivmoddi4+0x1ce>
 80007cc:	193c      	adds	r4, r7, r4
 80007ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80007d2:	f080 8082 	bcs.w	80008da <__udivmoddi4+0x2ca>
 80007d6:	45a4      	cmp	ip, r4
 80007d8:	d97f      	bls.n	80008da <__udivmoddi4+0x2ca>
 80007da:	3b02      	subs	r3, #2
 80007dc:	443c      	add	r4, r7
 80007de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80007e2:	eba4 040c 	sub.w	r4, r4, ip
 80007e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80007ea:	4564      	cmp	r4, ip
 80007ec:	4673      	mov	r3, lr
 80007ee:	46e1      	mov	r9, ip
 80007f0:	d362      	bcc.n	80008b8 <__udivmoddi4+0x2a8>
 80007f2:	d05f      	beq.n	80008b4 <__udivmoddi4+0x2a4>
 80007f4:	b15d      	cbz	r5, 800080e <__udivmoddi4+0x1fe>
 80007f6:	ebb8 0203 	subs.w	r2, r8, r3
 80007fa:	eb64 0409 	sbc.w	r4, r4, r9
 80007fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000802:	fa22 f301 	lsr.w	r3, r2, r1
 8000806:	431e      	orrs	r6, r3
 8000808:	40cc      	lsrs	r4, r1
 800080a:	e9c5 6400 	strd	r6, r4, [r5]
 800080e:	2100      	movs	r1, #0
 8000810:	e74f      	b.n	80006b2 <__udivmoddi4+0xa2>
 8000812:	fbb1 fcf2 	udiv	ip, r1, r2
 8000816:	0c01      	lsrs	r1, r0, #16
 8000818:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800081c:	b280      	uxth	r0, r0
 800081e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000822:	463b      	mov	r3, r7
 8000824:	4638      	mov	r0, r7
 8000826:	463c      	mov	r4, r7
 8000828:	46b8      	mov	r8, r7
 800082a:	46be      	mov	lr, r7
 800082c:	2620      	movs	r6, #32
 800082e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000832:	eba2 0208 	sub.w	r2, r2, r8
 8000836:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800083a:	e766      	b.n	800070a <__udivmoddi4+0xfa>
 800083c:	4601      	mov	r1, r0
 800083e:	e718      	b.n	8000672 <__udivmoddi4+0x62>
 8000840:	4610      	mov	r0, r2
 8000842:	e72c      	b.n	800069e <__udivmoddi4+0x8e>
 8000844:	f1c6 0220 	rsb	r2, r6, #32
 8000848:	fa2e f302 	lsr.w	r3, lr, r2
 800084c:	40b7      	lsls	r7, r6
 800084e:	40b1      	lsls	r1, r6
 8000850:	fa20 f202 	lsr.w	r2, r0, r2
 8000854:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000858:	430a      	orrs	r2, r1
 800085a:	fbb3 f8fe 	udiv	r8, r3, lr
 800085e:	b2bc      	uxth	r4, r7
 8000860:	fb0e 3318 	mls	r3, lr, r8, r3
 8000864:	0c11      	lsrs	r1, r2, #16
 8000866:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800086a:	fb08 f904 	mul.w	r9, r8, r4
 800086e:	40b0      	lsls	r0, r6
 8000870:	4589      	cmp	r9, r1
 8000872:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000876:	b280      	uxth	r0, r0
 8000878:	d93e      	bls.n	80008f8 <__udivmoddi4+0x2e8>
 800087a:	1879      	adds	r1, r7, r1
 800087c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000880:	d201      	bcs.n	8000886 <__udivmoddi4+0x276>
 8000882:	4589      	cmp	r9, r1
 8000884:	d81f      	bhi.n	80008c6 <__udivmoddi4+0x2b6>
 8000886:	eba1 0109 	sub.w	r1, r1, r9
 800088a:	fbb1 f9fe 	udiv	r9, r1, lr
 800088e:	fb09 f804 	mul.w	r8, r9, r4
 8000892:	fb0e 1119 	mls	r1, lr, r9, r1
 8000896:	b292      	uxth	r2, r2
 8000898:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800089c:	4542      	cmp	r2, r8
 800089e:	d229      	bcs.n	80008f4 <__udivmoddi4+0x2e4>
 80008a0:	18ba      	adds	r2, r7, r2
 80008a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80008a6:	d2c4      	bcs.n	8000832 <__udivmoddi4+0x222>
 80008a8:	4542      	cmp	r2, r8
 80008aa:	d2c2      	bcs.n	8000832 <__udivmoddi4+0x222>
 80008ac:	f1a9 0102 	sub.w	r1, r9, #2
 80008b0:	443a      	add	r2, r7
 80008b2:	e7be      	b.n	8000832 <__udivmoddi4+0x222>
 80008b4:	45f0      	cmp	r8, lr
 80008b6:	d29d      	bcs.n	80007f4 <__udivmoddi4+0x1e4>
 80008b8:	ebbe 0302 	subs.w	r3, lr, r2
 80008bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80008c0:	3801      	subs	r0, #1
 80008c2:	46e1      	mov	r9, ip
 80008c4:	e796      	b.n	80007f4 <__udivmoddi4+0x1e4>
 80008c6:	eba7 0909 	sub.w	r9, r7, r9
 80008ca:	4449      	add	r1, r9
 80008cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80008d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80008d4:	fb09 f804 	mul.w	r8, r9, r4
 80008d8:	e7db      	b.n	8000892 <__udivmoddi4+0x282>
 80008da:	4673      	mov	r3, lr
 80008dc:	e77f      	b.n	80007de <__udivmoddi4+0x1ce>
 80008de:	4650      	mov	r0, sl
 80008e0:	e766      	b.n	80007b0 <__udivmoddi4+0x1a0>
 80008e2:	4608      	mov	r0, r1
 80008e4:	e6fd      	b.n	80006e2 <__udivmoddi4+0xd2>
 80008e6:	443b      	add	r3, r7
 80008e8:	3a02      	subs	r2, #2
 80008ea:	e733      	b.n	8000754 <__udivmoddi4+0x144>
 80008ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80008f0:	443b      	add	r3, r7
 80008f2:	e71c      	b.n	800072e <__udivmoddi4+0x11e>
 80008f4:	4649      	mov	r1, r9
 80008f6:	e79c      	b.n	8000832 <__udivmoddi4+0x222>
 80008f8:	eba1 0109 	sub.w	r1, r1, r9
 80008fc:	46c4      	mov	ip, r8
 80008fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000902:	fb09 f804 	mul.w	r8, r9, r4
 8000906:	e7c4      	b.n	8000892 <__udivmoddi4+0x282>

08000908 <__aeabi_idiv0>:
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop

0800090c <GAMEPAD_Update>:
void GAMEPAD_Init(UART_HandleTypeDef *huart){
	gamepad.huart = huart;
	HAL_UART_Receive_DMA(gamepad.huart, gamepad.buffer, 6);
}

void GAMEPAD_Update(){
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
	gamepad.UP = gamepad.buffer[0] & (1 << 7);
 8000910:	4b34      	ldr	r3, [pc, #208]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 8000912:	7c1b      	ldrb	r3, [r3, #16]
 8000914:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000918:	b2da      	uxtb	r2, r3
 800091a:	4b32      	ldr	r3, [pc, #200]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 800091c:	701a      	strb	r2, [r3, #0]
	gamepad.DOWN = gamepad.buffer[0] & (1 << 6);
 800091e:	4b31      	ldr	r3, [pc, #196]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 8000920:	7c1b      	ldrb	r3, [r3, #16]
 8000922:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000926:	b2da      	uxtb	r2, r3
 8000928:	4b2e      	ldr	r3, [pc, #184]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 800092a:	705a      	strb	r2, [r3, #1]
	gamepad.LEFT = gamepad.buffer[0] & (1 << 5);
 800092c:	4b2d      	ldr	r3, [pc, #180]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 800092e:	7c1b      	ldrb	r3, [r3, #16]
 8000930:	f003 0320 	and.w	r3, r3, #32
 8000934:	b2da      	uxtb	r2, r3
 8000936:	4b2b      	ldr	r3, [pc, #172]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 8000938:	709a      	strb	r2, [r3, #2]
	gamepad.RIGHT = gamepad.buffer[0] & (1 << 4);
 800093a:	4b2a      	ldr	r3, [pc, #168]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 800093c:	7c1b      	ldrb	r3, [r3, #16]
 800093e:	f003 0310 	and.w	r3, r3, #16
 8000942:	b2da      	uxtb	r2, r3
 8000944:	4b27      	ldr	r3, [pc, #156]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 8000946:	70da      	strb	r2, [r3, #3]
	gamepad.TRIANGLE = gamepad.buffer[0] & (1 << 3);
 8000948:	4b26      	ldr	r3, [pc, #152]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 800094a:	7c1b      	ldrb	r3, [r3, #16]
 800094c:	f003 0308 	and.w	r3, r3, #8
 8000950:	b2da      	uxtb	r2, r3
 8000952:	4b24      	ldr	r3, [pc, #144]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 8000954:	711a      	strb	r2, [r3, #4]
	gamepad.CROSS = gamepad.buffer[0] & (1 << 2);
 8000956:	4b23      	ldr	r3, [pc, #140]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 8000958:	7c1b      	ldrb	r3, [r3, #16]
 800095a:	f003 0304 	and.w	r3, r3, #4
 800095e:	b2da      	uxtb	r2, r3
 8000960:	4b20      	ldr	r3, [pc, #128]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 8000962:	719a      	strb	r2, [r3, #6]
	gamepad.CIRCLE = gamepad.buffer[0] & (1 << 1);
 8000964:	4b1f      	ldr	r3, [pc, #124]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 8000966:	7c1b      	ldrb	r3, [r3, #16]
 8000968:	f003 0302 	and.w	r3, r3, #2
 800096c:	b2da      	uxtb	r2, r3
 800096e:	4b1d      	ldr	r3, [pc, #116]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 8000970:	715a      	strb	r2, [r3, #5]
	gamepad.SQUARE = gamepad.buffer[0] & (1 << 0);
 8000972:	4b1c      	ldr	r3, [pc, #112]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 8000974:	7c1b      	ldrb	r3, [r3, #16]
 8000976:	f003 0301 	and.w	r3, r3, #1
 800097a:	b2da      	uxtb	r2, r3
 800097c:	4b19      	ldr	r3, [pc, #100]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 800097e:	71da      	strb	r2, [r3, #7]

	gamepad.L1 = gamepad.buffer[1] & (1 << 7);
 8000980:	4b18      	ldr	r3, [pc, #96]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 8000982:	7c5b      	ldrb	r3, [r3, #17]
 8000984:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8000988:	b2da      	uxtb	r2, r3
 800098a:	4b16      	ldr	r3, [pc, #88]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 800098c:	721a      	strb	r2, [r3, #8]
	gamepad.L2 = gamepad.buffer[1] & (1 << 6);
 800098e:	4b15      	ldr	r3, [pc, #84]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 8000990:	7c5b      	ldrb	r3, [r3, #17]
 8000992:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000996:	b2da      	uxtb	r2, r3
 8000998:	4b12      	ldr	r3, [pc, #72]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 800099a:	725a      	strb	r2, [r3, #9]
	gamepad.R1 = gamepad.buffer[1] & (1 << 5);
 800099c:	4b11      	ldr	r3, [pc, #68]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 800099e:	7c5b      	ldrb	r3, [r3, #17]
 80009a0:	f003 0320 	and.w	r3, r3, #32
 80009a4:	b2da      	uxtb	r2, r3
 80009a6:	4b0f      	ldr	r3, [pc, #60]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 80009a8:	729a      	strb	r2, [r3, #10]
	gamepad.R2 = gamepad.buffer[1] & (1 << 4);
 80009aa:	4b0e      	ldr	r3, [pc, #56]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 80009ac:	7c5b      	ldrb	r3, [r3, #17]
 80009ae:	f003 0310 	and.w	r3, r3, #16
 80009b2:	b2da      	uxtb	r2, r3
 80009b4:	4b0b      	ldr	r3, [pc, #44]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 80009b6:	72da      	strb	r2, [r3, #11]

	gamepad.LX = gamepad.buffer[2];
 80009b8:	4b0a      	ldr	r3, [pc, #40]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 80009ba:	7c9a      	ldrb	r2, [r3, #18]
 80009bc:	4b09      	ldr	r3, [pc, #36]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 80009be:	731a      	strb	r2, [r3, #12]
	gamepad.LY = gamepad.buffer[3];
 80009c0:	4b08      	ldr	r3, [pc, #32]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 80009c2:	7cda      	ldrb	r2, [r3, #19]
 80009c4:	4b07      	ldr	r3, [pc, #28]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 80009c6:	735a      	strb	r2, [r3, #13]
	gamepad.RX = gamepad.buffer[4];
 80009c8:	4b06      	ldr	r3, [pc, #24]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 80009ca:	7d1a      	ldrb	r2, [r3, #20]
 80009cc:	4b05      	ldr	r3, [pc, #20]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 80009ce:	739a      	strb	r2, [r3, #14]
	gamepad.RY = gamepad.buffer[5];
 80009d0:	4b04      	ldr	r3, [pc, #16]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 80009d2:	7d5a      	ldrb	r2, [r3, #21]
 80009d4:	4b03      	ldr	r3, [pc, #12]	@ (80009e4 <GAMEPAD_Update+0xd8>)
 80009d6:	73da      	strb	r2, [r3, #15]
}
 80009d8:	bf00      	nop
 80009da:	46bd      	mov	sp, r7
 80009dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e0:	4770      	bx	lr
 80009e2:	bf00      	nop
 80009e4:	20000078 	.word	0x20000078

080009e8 <GAMEPAD_ReceiveData>:

void GAMEPAD_ReceiveData(){
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(gamepad.huart, gamepad.buffer, 6);
 80009ec:	4b04      	ldr	r3, [pc, #16]	@ (8000a00 <GAMEPAD_ReceiveData+0x18>)
 80009ee:	699b      	ldr	r3, [r3, #24]
 80009f0:	2206      	movs	r2, #6
 80009f2:	4904      	ldr	r1, [pc, #16]	@ (8000a04 <GAMEPAD_ReceiveData+0x1c>)
 80009f4:	4618      	mov	r0, r3
 80009f6:	f007 f9ab 	bl	8007d50 <HAL_UART_Receive_DMA>
}
 80009fa:	bf00      	nop
 80009fc:	bd80      	pop	{r7, pc}
 80009fe:	bf00      	nop
 8000a00:	20000078 	.word	0x20000078
 8000a04:	20000088 	.word	0x20000088

08000a08 <MPU6050_Init>:
HAL_StatusTypeDef status;

I2C_HandleTypeDef *IMU_HI2C;
TIM_HandleTypeDef *IMU_HTIM;

void MPU6050_Init(I2C_HandleTypeDef *HI2C, TIM_HandleTypeDef *HTIM){
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b086      	sub	sp, #24
 8000a0c:	af04      	add	r7, sp, #16
 8000a0e:	6078      	str	r0, [r7, #4]
 8000a10:	6039      	str	r1, [r7, #0]
	IMU_HI2C = HI2C;
 8000a12:	4a31      	ldr	r2, [pc, #196]	@ (8000ad8 <MPU6050_Init+0xd0>)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	6013      	str	r3, [r2, #0]
	IMU_HTIM = HTIM;
 8000a18:	4a30      	ldr	r2, [pc, #192]	@ (8000adc <MPU6050_Init+0xd4>)
 8000a1a:	683b      	ldr	r3, [r7, #0]
 8000a1c:	6013      	str	r3, [r2, #0]

	status = HAL_I2C_Mem_Read(IMU_HI2C, MPU6050_ADDRESS, 0x75, 1, &check, 1, 10);
 8000a1e:	4b2e      	ldr	r3, [pc, #184]	@ (8000ad8 <MPU6050_Init+0xd0>)
 8000a20:	6818      	ldr	r0, [r3, #0]
 8000a22:	230a      	movs	r3, #10
 8000a24:	9302      	str	r3, [sp, #8]
 8000a26:	2301      	movs	r3, #1
 8000a28:	9301      	str	r3, [sp, #4]
 8000a2a:	4b2d      	ldr	r3, [pc, #180]	@ (8000ae0 <MPU6050_Init+0xd8>)
 8000a2c:	9300      	str	r3, [sp, #0]
 8000a2e:	2301      	movs	r3, #1
 8000a30:	2275      	movs	r2, #117	@ 0x75
 8000a32:	21d0      	movs	r1, #208	@ 0xd0
 8000a34:	f003 fe90 	bl	8004758 <HAL_I2C_Mem_Read>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	461a      	mov	r2, r3
 8000a3c:	4b29      	ldr	r3, [pc, #164]	@ (8000ae4 <MPU6050_Init+0xdc>)
 8000a3e:	701a      	strb	r2, [r3, #0]

	if (check == 0x68 || check == 0x70){
 8000a40:	4b27      	ldr	r3, [pc, #156]	@ (8000ae0 <MPU6050_Init+0xd8>)
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	2b68      	cmp	r3, #104	@ 0x68
 8000a46:	d003      	beq.n	8000a50 <MPU6050_Init+0x48>
 8000a48:	4b25      	ldr	r3, [pc, #148]	@ (8000ae0 <MPU6050_Init+0xd8>)
 8000a4a:	781b      	ldrb	r3, [r3, #0]
 8000a4c:	2b70      	cmp	r3, #112	@ 0x70
 8000a4e:	d13f      	bne.n	8000ad0 <MPU6050_Init+0xc8>
		mData = 0x00;
 8000a50:	4b25      	ldr	r3, [pc, #148]	@ (8000ae8 <MPU6050_Init+0xe0>)
 8000a52:	2200      	movs	r2, #0
 8000a54:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(IMU_HI2C, MPU6050_ADDRESS, 0x6B, 1, &mData, 1, 10);
 8000a56:	4b20      	ldr	r3, [pc, #128]	@ (8000ad8 <MPU6050_Init+0xd0>)
 8000a58:	6818      	ldr	r0, [r3, #0]
 8000a5a:	230a      	movs	r3, #10
 8000a5c:	9302      	str	r3, [sp, #8]
 8000a5e:	2301      	movs	r3, #1
 8000a60:	9301      	str	r3, [sp, #4]
 8000a62:	4b21      	ldr	r3, [pc, #132]	@ (8000ae8 <MPU6050_Init+0xe0>)
 8000a64:	9300      	str	r3, [sp, #0]
 8000a66:	2301      	movs	r3, #1
 8000a68:	226b      	movs	r2, #107	@ 0x6b
 8000a6a:	21d0      	movs	r1, #208	@ 0xd0
 8000a6c:	f003 fd7a 	bl	8004564 <HAL_I2C_Mem_Write>

		mData = 0x07;
 8000a70:	4b1d      	ldr	r3, [pc, #116]	@ (8000ae8 <MPU6050_Init+0xe0>)
 8000a72:	2207      	movs	r2, #7
 8000a74:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(IMU_HI2C, MPU6050_ADDRESS, 0x19, 1, &mData, 1, 10);
 8000a76:	4b18      	ldr	r3, [pc, #96]	@ (8000ad8 <MPU6050_Init+0xd0>)
 8000a78:	6818      	ldr	r0, [r3, #0]
 8000a7a:	230a      	movs	r3, #10
 8000a7c:	9302      	str	r3, [sp, #8]
 8000a7e:	2301      	movs	r3, #1
 8000a80:	9301      	str	r3, [sp, #4]
 8000a82:	4b19      	ldr	r3, [pc, #100]	@ (8000ae8 <MPU6050_Init+0xe0>)
 8000a84:	9300      	str	r3, [sp, #0]
 8000a86:	2301      	movs	r3, #1
 8000a88:	2219      	movs	r2, #25
 8000a8a:	21d0      	movs	r1, #208	@ 0xd0
 8000a8c:	f003 fd6a 	bl	8004564 <HAL_I2C_Mem_Write>

		mData = 0x00;
 8000a90:	4b15      	ldr	r3, [pc, #84]	@ (8000ae8 <MPU6050_Init+0xe0>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(IMU_HI2C, MPU6050_ADDRESS, 0x1B, 1, &mData, 1, 10);
 8000a96:	4b10      	ldr	r3, [pc, #64]	@ (8000ad8 <MPU6050_Init+0xd0>)
 8000a98:	6818      	ldr	r0, [r3, #0]
 8000a9a:	230a      	movs	r3, #10
 8000a9c:	9302      	str	r3, [sp, #8]
 8000a9e:	2301      	movs	r3, #1
 8000aa0:	9301      	str	r3, [sp, #4]
 8000aa2:	4b11      	ldr	r3, [pc, #68]	@ (8000ae8 <MPU6050_Init+0xe0>)
 8000aa4:	9300      	str	r3, [sp, #0]
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	221b      	movs	r2, #27
 8000aaa:	21d0      	movs	r1, #208	@ 0xd0
 8000aac:	f003 fd5a 	bl	8004564 <HAL_I2C_Mem_Write>

		mData = 0x00;
 8000ab0:	4b0d      	ldr	r3, [pc, #52]	@ (8000ae8 <MPU6050_Init+0xe0>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	701a      	strb	r2, [r3, #0]
		HAL_I2C_Mem_Write(IMU_HI2C, MPU6050_ADDRESS, 0x1C, 1, &mData, 1, 10);
 8000ab6:	4b08      	ldr	r3, [pc, #32]	@ (8000ad8 <MPU6050_Init+0xd0>)
 8000ab8:	6818      	ldr	r0, [r3, #0]
 8000aba:	230a      	movs	r3, #10
 8000abc:	9302      	str	r3, [sp, #8]
 8000abe:	2301      	movs	r3, #1
 8000ac0:	9301      	str	r3, [sp, #4]
 8000ac2:	4b09      	ldr	r3, [pc, #36]	@ (8000ae8 <MPU6050_Init+0xe0>)
 8000ac4:	9300      	str	r3, [sp, #0]
 8000ac6:	2301      	movs	r3, #1
 8000ac8:	221c      	movs	r2, #28
 8000aca:	21d0      	movs	r1, #208	@ 0xd0
 8000acc:	f003 fd4a 	bl	8004564 <HAL_I2C_Mem_Write>
	}
}
 8000ad0:	bf00      	nop
 8000ad2:	3708      	adds	r7, #8
 8000ad4:	46bd      	mov	sp, r7
 8000ad6:	bd80      	pop	{r7, pc}
 8000ad8:	20000100 	.word	0x20000100
 8000adc:	20000104 	.word	0x20000104
 8000ae0:	200000fc 	.word	0x200000fc
 8000ae4:	200000fd 	.word	0x200000fd
 8000ae8:	20000094 	.word	0x20000094

08000aec <MPU6050_GetAccel>:
void MPU6050_GetAccel(){
 8000aec:	b580      	push	{r7, lr}
 8000aee:	b086      	sub	sp, #24
 8000af0:	af04      	add	r7, sp, #16
	uint8_t accelData[6];

	HAL_I2C_Mem_Read(IMU_HI2C, MPU6050_ADDRESS, 0x3B, 1, accelData, 6, 10);
 8000af2:	4b2c      	ldr	r3, [pc, #176]	@ (8000ba4 <MPU6050_GetAccel+0xb8>)
 8000af4:	6818      	ldr	r0, [r3, #0]
 8000af6:	230a      	movs	r3, #10
 8000af8:	9302      	str	r3, [sp, #8]
 8000afa:	2306      	movs	r3, #6
 8000afc:	9301      	str	r3, [sp, #4]
 8000afe:	463b      	mov	r3, r7
 8000b00:	9300      	str	r3, [sp, #0]
 8000b02:	2301      	movs	r3, #1
 8000b04:	223b      	movs	r2, #59	@ 0x3b
 8000b06:	21d0      	movs	r1, #208	@ 0xd0
 8000b08:	f003 fe26 	bl	8004758 <HAL_I2C_Mem_Read>

	raw_ay = (int16_t)(accelData[0] << 8) | (accelData[1]);
 8000b0c:	783b      	ldrb	r3, [r7, #0]
 8000b0e:	b21b      	sxth	r3, r3
 8000b10:	021b      	lsls	r3, r3, #8
 8000b12:	b21a      	sxth	r2, r3
 8000b14:	787b      	ldrb	r3, [r7, #1]
 8000b16:	b21b      	sxth	r3, r3
 8000b18:	4313      	orrs	r3, r2
 8000b1a:	b21a      	sxth	r2, r3
 8000b1c:	4b22      	ldr	r3, [pc, #136]	@ (8000ba8 <MPU6050_GetAccel+0xbc>)
 8000b1e:	801a      	strh	r2, [r3, #0]
	raw_ax = (int16_t)(accelData[2] << 8) | (accelData[3]);
 8000b20:	78bb      	ldrb	r3, [r7, #2]
 8000b22:	b21b      	sxth	r3, r3
 8000b24:	021b      	lsls	r3, r3, #8
 8000b26:	b21a      	sxth	r2, r3
 8000b28:	78fb      	ldrb	r3, [r7, #3]
 8000b2a:	b21b      	sxth	r3, r3
 8000b2c:	4313      	orrs	r3, r2
 8000b2e:	b21a      	sxth	r2, r3
 8000b30:	4b1e      	ldr	r3, [pc, #120]	@ (8000bac <MPU6050_GetAccel+0xc0>)
 8000b32:	801a      	strh	r2, [r3, #0]
	raw_az = (int16_t)(accelData[4] << 8) | (accelData[5]);
 8000b34:	793b      	ldrb	r3, [r7, #4]
 8000b36:	b21b      	sxth	r3, r3
 8000b38:	021b      	lsls	r3, r3, #8
 8000b3a:	b21a      	sxth	r2, r3
 8000b3c:	797b      	ldrb	r3, [r7, #5]
 8000b3e:	b21b      	sxth	r3, r3
 8000b40:	4313      	orrs	r3, r2
 8000b42:	b21a      	sxth	r2, r3
 8000b44:	4b1a      	ldr	r3, [pc, #104]	@ (8000bb0 <MPU6050_GetAccel+0xc4>)
 8000b46:	801a      	strh	r2, [r3, #0]

	accelX = (float)raw_ax/16384.0f;
 8000b48:	4b18      	ldr	r3, [pc, #96]	@ (8000bac <MPU6050_GetAccel+0xc0>)
 8000b4a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b4e:	ee07 3a90 	vmov	s15, r3
 8000b52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b56:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8000bb4 <MPU6050_GetAccel+0xc8>
 8000b5a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b5e:	4b16      	ldr	r3, [pc, #88]	@ (8000bb8 <MPU6050_GetAccel+0xcc>)
 8000b60:	edc3 7a00 	vstr	s15, [r3]
	accelY = (float)raw_ay/16384.0f;
 8000b64:	4b10      	ldr	r3, [pc, #64]	@ (8000ba8 <MPU6050_GetAccel+0xbc>)
 8000b66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b6a:	ee07 3a90 	vmov	s15, r3
 8000b6e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b72:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8000bb4 <MPU6050_GetAccel+0xc8>
 8000b76:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b7a:	4b10      	ldr	r3, [pc, #64]	@ (8000bbc <MPU6050_GetAccel+0xd0>)
 8000b7c:	edc3 7a00 	vstr	s15, [r3]
	accelZ = (float)raw_az/16384.0f;
 8000b80:	4b0b      	ldr	r3, [pc, #44]	@ (8000bb0 <MPU6050_GetAccel+0xc4>)
 8000b82:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b86:	ee07 3a90 	vmov	s15, r3
 8000b8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b8e:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8000bb4 <MPU6050_GetAccel+0xc8>
 8000b92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b96:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc0 <MPU6050_GetAccel+0xd4>)
 8000b98:	edc3 7a00 	vstr	s15, [r3]
}
 8000b9c:	bf00      	nop
 8000b9e:	3708      	adds	r7, #8
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	20000100 	.word	0x20000100
 8000ba8:	200000b2 	.word	0x200000b2
 8000bac:	200000b0 	.word	0x200000b0
 8000bb0:	200000b4 	.word	0x200000b4
 8000bb4:	46800000 	.word	0x46800000
 8000bb8:	200000d4 	.word	0x200000d4
 8000bbc:	200000d8 	.word	0x200000d8
 8000bc0:	200000dc 	.word	0x200000dc

08000bc4 <MPU6050_GetGyro>:

void MPU6050_GetGyro(){
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b086      	sub	sp, #24
 8000bc8:	af04      	add	r7, sp, #16
	uint8_t gyroData[6];
	HAL_I2C_Mem_Read(IMU_HI2C, MPU6050_ADDRESS, 0x43, 1, gyroData, 6, 10);
 8000bca:	4b2c      	ldr	r3, [pc, #176]	@ (8000c7c <MPU6050_GetGyro+0xb8>)
 8000bcc:	6818      	ldr	r0, [r3, #0]
 8000bce:	230a      	movs	r3, #10
 8000bd0:	9302      	str	r3, [sp, #8]
 8000bd2:	2306      	movs	r3, #6
 8000bd4:	9301      	str	r3, [sp, #4]
 8000bd6:	463b      	mov	r3, r7
 8000bd8:	9300      	str	r3, [sp, #0]
 8000bda:	2301      	movs	r3, #1
 8000bdc:	2243      	movs	r2, #67	@ 0x43
 8000bde:	21d0      	movs	r1, #208	@ 0xd0
 8000be0:	f003 fdba 	bl	8004758 <HAL_I2C_Mem_Read>

	raw_gy = (int16_t)(gyroData[0] << 8) | (gyroData[1]);
 8000be4:	783b      	ldrb	r3, [r7, #0]
 8000be6:	b21b      	sxth	r3, r3
 8000be8:	021b      	lsls	r3, r3, #8
 8000bea:	b21a      	sxth	r2, r3
 8000bec:	787b      	ldrb	r3, [r7, #1]
 8000bee:	b21b      	sxth	r3, r3
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	b21a      	sxth	r2, r3
 8000bf4:	4b22      	ldr	r3, [pc, #136]	@ (8000c80 <MPU6050_GetGyro+0xbc>)
 8000bf6:	801a      	strh	r2, [r3, #0]
	raw_gx = (int16_t)(gyroData[2] << 8) | (gyroData[3]);
 8000bf8:	78bb      	ldrb	r3, [r7, #2]
 8000bfa:	b21b      	sxth	r3, r3
 8000bfc:	021b      	lsls	r3, r3, #8
 8000bfe:	b21a      	sxth	r2, r3
 8000c00:	78fb      	ldrb	r3, [r7, #3]
 8000c02:	b21b      	sxth	r3, r3
 8000c04:	4313      	orrs	r3, r2
 8000c06:	b21a      	sxth	r2, r3
 8000c08:	4b1e      	ldr	r3, [pc, #120]	@ (8000c84 <MPU6050_GetGyro+0xc0>)
 8000c0a:	801a      	strh	r2, [r3, #0]
	raw_gz = (int16_t)(gyroData[4] << 8) | (gyroData[5]);
 8000c0c:	793b      	ldrb	r3, [r7, #4]
 8000c0e:	b21b      	sxth	r3, r3
 8000c10:	021b      	lsls	r3, r3, #8
 8000c12:	b21a      	sxth	r2, r3
 8000c14:	797b      	ldrb	r3, [r7, #5]
 8000c16:	b21b      	sxth	r3, r3
 8000c18:	4313      	orrs	r3, r2
 8000c1a:	b21a      	sxth	r2, r3
 8000c1c:	4b1a      	ldr	r3, [pc, #104]	@ (8000c88 <MPU6050_GetGyro+0xc4>)
 8000c1e:	801a      	strh	r2, [r3, #0]

	gyroX = (float)raw_gx/131.0f ;
 8000c20:	4b18      	ldr	r3, [pc, #96]	@ (8000c84 <MPU6050_GetGyro+0xc0>)
 8000c22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c26:	ee07 3a90 	vmov	s15, r3
 8000c2a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c2e:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8000c8c <MPU6050_GetGyro+0xc8>
 8000c32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c36:	4b16      	ldr	r3, [pc, #88]	@ (8000c90 <MPU6050_GetGyro+0xcc>)
 8000c38:	edc3 7a00 	vstr	s15, [r3]
	gyroX = (float)raw_gy/131.0f ;
 8000c3c:	4b10      	ldr	r3, [pc, #64]	@ (8000c80 <MPU6050_GetGyro+0xbc>)
 8000c3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c42:	ee07 3a90 	vmov	s15, r3
 8000c46:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c4a:	eddf 6a10 	vldr	s13, [pc, #64]	@ 8000c8c <MPU6050_GetGyro+0xc8>
 8000c4e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c52:	4b0f      	ldr	r3, [pc, #60]	@ (8000c90 <MPU6050_GetGyro+0xcc>)
 8000c54:	edc3 7a00 	vstr	s15, [r3]
	gyroZ = (float)raw_gz/131.0f ;
 8000c58:	4b0b      	ldr	r3, [pc, #44]	@ (8000c88 <MPU6050_GetGyro+0xc4>)
 8000c5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c5e:	ee07 3a90 	vmov	s15, r3
 8000c62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000c66:	eddf 6a09 	vldr	s13, [pc, #36]	@ 8000c8c <MPU6050_GetGyro+0xc8>
 8000c6a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000c6e:	4b09      	ldr	r3, [pc, #36]	@ (8000c94 <MPU6050_GetGyro+0xd0>)
 8000c70:	edc3 7a00 	vstr	s15, [r3]
}
 8000c74:	bf00      	nop
 8000c76:	3708      	adds	r7, #8
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	20000100 	.word	0x20000100
 8000c80:	200000b8 	.word	0x200000b8
 8000c84:	200000b6 	.word	0x200000b6
 8000c88:	200000ba 	.word	0x200000ba
 8000c8c:	43030000 	.word	0x43030000
 8000c90:	200000bc 	.word	0x200000bc
 8000c94:	200000c4 	.word	0x200000c4

08000c98 <MPU6050_Calibrate>:

void MPU6050_Calibrate(uint16_t duration){
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b08a      	sub	sp, #40	@ 0x28
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	80fb      	strh	r3, [r7, #6]
	float ag[] = {0, 0, 0, 0, 0, 0};
 8000ca2:	f107 030c 	add.w	r3, r7, #12
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	601a      	str	r2, [r3, #0]
 8000caa:	605a      	str	r2, [r3, #4]
 8000cac:	609a      	str	r2, [r3, #8]
 8000cae:	60da      	str	r2, [r3, #12]
 8000cb0:	611a      	str	r2, [r3, #16]
 8000cb2:	615a      	str	r2, [r3, #20]

		for(int i = 0; i < (float)duration; i++){
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8000cb8:	e03f      	b.n	8000d3a <MPU6050_Calibrate+0xa2>
			MPU6050_GetAccel();
 8000cba:	f7ff ff17 	bl	8000aec <MPU6050_GetAccel>
			MPU6050_GetGyro();
 8000cbe:	f7ff ff81 	bl	8000bc4 <MPU6050_GetGyro>
			ag[0] += accelX;
 8000cc2:	ed97 7a03 	vldr	s14, [r7, #12]
 8000cc6:	4b4a      	ldr	r3, [pc, #296]	@ (8000df0 <MPU6050_Calibrate+0x158>)
 8000cc8:	edd3 7a00 	vldr	s15, [r3]
 8000ccc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cd0:	edc7 7a03 	vstr	s15, [r7, #12]
			ag[1] += accelY;
 8000cd4:	ed97 7a04 	vldr	s14, [r7, #16]
 8000cd8:	4b46      	ldr	r3, [pc, #280]	@ (8000df4 <MPU6050_Calibrate+0x15c>)
 8000cda:	edd3 7a00 	vldr	s15, [r3]
 8000cde:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ce2:	edc7 7a04 	vstr	s15, [r7, #16]
			ag[2] += accelZ;
 8000ce6:	ed97 7a05 	vldr	s14, [r7, #20]
 8000cea:	4b43      	ldr	r3, [pc, #268]	@ (8000df8 <MPU6050_Calibrate+0x160>)
 8000cec:	edd3 7a00 	vldr	s15, [r3]
 8000cf0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000cf4:	edc7 7a05 	vstr	s15, [r7, #20]
			ag[3] += gyroX;
 8000cf8:	ed97 7a06 	vldr	s14, [r7, #24]
 8000cfc:	4b3f      	ldr	r3, [pc, #252]	@ (8000dfc <MPU6050_Calibrate+0x164>)
 8000cfe:	edd3 7a00 	vldr	s15, [r3]
 8000d02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d06:	edc7 7a06 	vstr	s15, [r7, #24]
			ag[4] += gyroY;
 8000d0a:	ed97 7a07 	vldr	s14, [r7, #28]
 8000d0e:	4b3c      	ldr	r3, [pc, #240]	@ (8000e00 <MPU6050_Calibrate+0x168>)
 8000d10:	edd3 7a00 	vldr	s15, [r3]
 8000d14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d18:	edc7 7a07 	vstr	s15, [r7, #28]
			ag[5] += gyroZ;
 8000d1c:	ed97 7a08 	vldr	s14, [r7, #32]
 8000d20:	4b38      	ldr	r3, [pc, #224]	@ (8000e04 <MPU6050_Calibrate+0x16c>)
 8000d22:	edd3 7a00 	vldr	s15, [r3]
 8000d26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000d2a:	edc7 7a08 	vstr	s15, [r7, #32]
			HAL_Delay(1);
 8000d2e:	2001      	movs	r0, #1
 8000d30:	f002 fa1e 	bl	8003170 <HAL_Delay>
		for(int i = 0; i < (float)duration; i++){
 8000d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d36:	3301      	adds	r3, #1
 8000d38:	627b      	str	r3, [r7, #36]	@ 0x24
 8000d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d3c:	ee07 3a90 	vmov	s15, r3
 8000d40:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000d44:	88fb      	ldrh	r3, [r7, #6]
 8000d46:	ee07 3a90 	vmov	s15, r3
 8000d4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d4e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000d52:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000d56:	d4b0      	bmi.n	8000cba <MPU6050_Calibrate+0x22>
		}

		accelX_offsets = ag[0]/(float)duration;
 8000d58:	edd7 6a03 	vldr	s13, [r7, #12]
 8000d5c:	88fb      	ldrh	r3, [r7, #6]
 8000d5e:	ee07 3a90 	vmov	s15, r3
 8000d62:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d66:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d6a:	4b27      	ldr	r3, [pc, #156]	@ (8000e08 <MPU6050_Calibrate+0x170>)
 8000d6c:	edc3 7a00 	vstr	s15, [r3]
		accelY_offsets = ag[1]/(float)duration;
 8000d70:	edd7 6a04 	vldr	s13, [r7, #16]
 8000d74:	88fb      	ldrh	r3, [r7, #6]
 8000d76:	ee07 3a90 	vmov	s15, r3
 8000d7a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d82:	4b22      	ldr	r3, [pc, #136]	@ (8000e0c <MPU6050_Calibrate+0x174>)
 8000d84:	edc3 7a00 	vstr	s15, [r3]
		accelZ_offsets = ag[2]/(float)duration;
 8000d88:	edd7 6a05 	vldr	s13, [r7, #20]
 8000d8c:	88fb      	ldrh	r3, [r7, #6]
 8000d8e:	ee07 3a90 	vmov	s15, r3
 8000d92:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000d96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000d9a:	4b1d      	ldr	r3, [pc, #116]	@ (8000e10 <MPU6050_Calibrate+0x178>)
 8000d9c:	edc3 7a00 	vstr	s15, [r3]
		gyroX_offsets = ag[3]/(float)duration;
 8000da0:	edd7 6a06 	vldr	s13, [r7, #24]
 8000da4:	88fb      	ldrh	r3, [r7, #6]
 8000da6:	ee07 3a90 	vmov	s15, r3
 8000daa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000dae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000db2:	4b18      	ldr	r3, [pc, #96]	@ (8000e14 <MPU6050_Calibrate+0x17c>)
 8000db4:	edc3 7a00 	vstr	s15, [r3]
		gyroY_offsets = ag[4]/(float)duration;
 8000db8:	edd7 6a07 	vldr	s13, [r7, #28]
 8000dbc:	88fb      	ldrh	r3, [r7, #6]
 8000dbe:	ee07 3a90 	vmov	s15, r3
 8000dc2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000dc6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000dca:	4b13      	ldr	r3, [pc, #76]	@ (8000e18 <MPU6050_Calibrate+0x180>)
 8000dcc:	edc3 7a00 	vstr	s15, [r3]
		gyroZ_offsets = ag[5]/(float)duration;
 8000dd0:	edd7 6a08 	vldr	s13, [r7, #32]
 8000dd4:	88fb      	ldrh	r3, [r7, #6]
 8000dd6:	ee07 3a90 	vmov	s15, r3
 8000dda:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000dde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000de2:	4b0e      	ldr	r3, [pc, #56]	@ (8000e1c <MPU6050_Calibrate+0x184>)
 8000de4:	edc3 7a00 	vstr	s15, [r3]
}
 8000de8:	bf00      	nop
 8000dea:	3728      	adds	r7, #40	@ 0x28
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	200000d4 	.word	0x200000d4
 8000df4:	200000d8 	.word	0x200000d8
 8000df8:	200000dc 	.word	0x200000dc
 8000dfc:	200000bc 	.word	0x200000bc
 8000e00:	200000c0 	.word	0x200000c0
 8000e04:	200000c4 	.word	0x200000c4
 8000e08:	200000e0 	.word	0x200000e0
 8000e0c:	200000e4 	.word	0x200000e4
 8000e10:	200000e8 	.word	0x200000e8
 8000e14:	200000c8 	.word	0x200000c8
 8000e18:	200000cc 	.word	0x200000cc
 8000e1c:	200000d0 	.word	0x200000d0

08000e20 <MPU6050_GetFullReadings>:

void MPU6050_GetFullReadings(){
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af02      	add	r7, sp, #8
	HAL_I2C_Mem_Read_DMA(IMU_HI2C, MPU6050_ADDRESS, MPU6050_ACCEL_OUT_REGISTER, 1, buffer, 14);
 8000e26:	4b07      	ldr	r3, [pc, #28]	@ (8000e44 <MPU6050_GetFullReadings+0x24>)
 8000e28:	6818      	ldr	r0, [r3, #0]
 8000e2a:	230e      	movs	r3, #14
 8000e2c:	9301      	str	r3, [sp, #4]
 8000e2e:	4b06      	ldr	r3, [pc, #24]	@ (8000e48 <MPU6050_GetFullReadings+0x28>)
 8000e30:	9300      	str	r3, [sp, #0]
 8000e32:	2301      	movs	r3, #1
 8000e34:	223b      	movs	r2, #59	@ 0x3b
 8000e36:	21d0      	movs	r1, #208	@ 0xd0
 8000e38:	f003 fec0 	bl	8004bbc <HAL_I2C_Mem_Read_DMA>
}
 8000e3c:	bf00      	nop
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000100 	.word	0x20000100
 8000e48:	20000098 	.word	0x20000098

08000e4c <MPU6050_GetFilteredData>:

void MPU6050_GetFilteredData(float filterGyroCoef){
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	ed2d 8b02 	vpush	{d8}
 8000e52:	b086      	sub	sp, #24
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	ed87 0a01 	vstr	s0, [r7, #4]
	raw_ay = (int16_t)(buffer[0] << 8) | (buffer[1]);
 8000e5a:	4bba      	ldr	r3, [pc, #744]	@ (8001144 <MPU6050_GetFilteredData+0x2f8>)
 8000e5c:	781b      	ldrb	r3, [r3, #0]
 8000e5e:	b21b      	sxth	r3, r3
 8000e60:	021b      	lsls	r3, r3, #8
 8000e62:	b21a      	sxth	r2, r3
 8000e64:	4bb7      	ldr	r3, [pc, #732]	@ (8001144 <MPU6050_GetFilteredData+0x2f8>)
 8000e66:	785b      	ldrb	r3, [r3, #1]
 8000e68:	b21b      	sxth	r3, r3
 8000e6a:	4313      	orrs	r3, r2
 8000e6c:	b21a      	sxth	r2, r3
 8000e6e:	4bb6      	ldr	r3, [pc, #728]	@ (8001148 <MPU6050_GetFilteredData+0x2fc>)
 8000e70:	801a      	strh	r2, [r3, #0]
	raw_ax = (int16_t)(buffer[2] << 8) | (buffer[3]);
 8000e72:	4bb4      	ldr	r3, [pc, #720]	@ (8001144 <MPU6050_GetFilteredData+0x2f8>)
 8000e74:	789b      	ldrb	r3, [r3, #2]
 8000e76:	b21b      	sxth	r3, r3
 8000e78:	021b      	lsls	r3, r3, #8
 8000e7a:	b21a      	sxth	r2, r3
 8000e7c:	4bb1      	ldr	r3, [pc, #708]	@ (8001144 <MPU6050_GetFilteredData+0x2f8>)
 8000e7e:	78db      	ldrb	r3, [r3, #3]
 8000e80:	b21b      	sxth	r3, r3
 8000e82:	4313      	orrs	r3, r2
 8000e84:	b21a      	sxth	r2, r3
 8000e86:	4bb1      	ldr	r3, [pc, #708]	@ (800114c <MPU6050_GetFilteredData+0x300>)
 8000e88:	801a      	strh	r2, [r3, #0]
	raw_az = (int16_t)(buffer[4] << 8) | (buffer[5]);
 8000e8a:	4bae      	ldr	r3, [pc, #696]	@ (8001144 <MPU6050_GetFilteredData+0x2f8>)
 8000e8c:	791b      	ldrb	r3, [r3, #4]
 8000e8e:	b21b      	sxth	r3, r3
 8000e90:	021b      	lsls	r3, r3, #8
 8000e92:	b21a      	sxth	r2, r3
 8000e94:	4bab      	ldr	r3, [pc, #684]	@ (8001144 <MPU6050_GetFilteredData+0x2f8>)
 8000e96:	795b      	ldrb	r3, [r3, #5]
 8000e98:	b21b      	sxth	r3, r3
 8000e9a:	4313      	orrs	r3, r2
 8000e9c:	b21a      	sxth	r2, r3
 8000e9e:	4bac      	ldr	r3, [pc, #688]	@ (8001150 <MPU6050_GetFilteredData+0x304>)
 8000ea0:	801a      	strh	r2, [r3, #0]

	accelX = ((float)raw_ax/TEMP_LSB_OFFSET) - accelX_offsets;
 8000ea2:	4baa      	ldr	r3, [pc, #680]	@ (800114c <MPU6050_GetFilteredData+0x300>)
 8000ea4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ea8:	ee07 3a90 	vmov	s15, r3
 8000eac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000eb0:	eddf 6aa8 	vldr	s13, [pc, #672]	@ 8001154 <MPU6050_GetFilteredData+0x308>
 8000eb4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000eb8:	4ba7      	ldr	r3, [pc, #668]	@ (8001158 <MPU6050_GetFilteredData+0x30c>)
 8000eba:	edd3 7a00 	vldr	s15, [r3]
 8000ebe:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ec2:	4ba6      	ldr	r3, [pc, #664]	@ (800115c <MPU6050_GetFilteredData+0x310>)
 8000ec4:	edc3 7a00 	vstr	s15, [r3]
	accelY = ((float)raw_ay/TEMP_LSB_OFFSET) - accelY_offsets;
 8000ec8:	4b9f      	ldr	r3, [pc, #636]	@ (8001148 <MPU6050_GetFilteredData+0x2fc>)
 8000eca:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ece:	ee07 3a90 	vmov	s15, r3
 8000ed2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ed6:	eddf 6a9f 	vldr	s13, [pc, #636]	@ 8001154 <MPU6050_GetFilteredData+0x308>
 8000eda:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000ede:	4ba0      	ldr	r3, [pc, #640]	@ (8001160 <MPU6050_GetFilteredData+0x314>)
 8000ee0:	edd3 7a00 	vldr	s15, [r3]
 8000ee4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ee8:	4b9e      	ldr	r3, [pc, #632]	@ (8001164 <MPU6050_GetFilteredData+0x318>)
 8000eea:	edc3 7a00 	vstr	s15, [r3]
	accelZ = ((float)raw_az/TEMP_LSB_OFFSET);
 8000eee:	4b98      	ldr	r3, [pc, #608]	@ (8001150 <MPU6050_GetFilteredData+0x304>)
 8000ef0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ef4:	ee07 3a90 	vmov	s15, r3
 8000ef8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000efc:	eddf 6a95 	vldr	s13, [pc, #596]	@ 8001154 <MPU6050_GetFilteredData+0x308>
 8000f00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f04:	4b98      	ldr	r3, [pc, #608]	@ (8001168 <MPU6050_GetFilteredData+0x31c>)
 8000f06:	edc3 7a00 	vstr	s15, [r3]

	raw_gy = (int16_t)(buffer[8] << 8) | (buffer[9]);
 8000f0a:	4b8e      	ldr	r3, [pc, #568]	@ (8001144 <MPU6050_GetFilteredData+0x2f8>)
 8000f0c:	7a1b      	ldrb	r3, [r3, #8]
 8000f0e:	b21b      	sxth	r3, r3
 8000f10:	021b      	lsls	r3, r3, #8
 8000f12:	b21a      	sxth	r2, r3
 8000f14:	4b8b      	ldr	r3, [pc, #556]	@ (8001144 <MPU6050_GetFilteredData+0x2f8>)
 8000f16:	7a5b      	ldrb	r3, [r3, #9]
 8000f18:	b21b      	sxth	r3, r3
 8000f1a:	4313      	orrs	r3, r2
 8000f1c:	b21a      	sxth	r2, r3
 8000f1e:	4b93      	ldr	r3, [pc, #588]	@ (800116c <MPU6050_GetFilteredData+0x320>)
 8000f20:	801a      	strh	r2, [r3, #0]
	raw_gx = (int16_t)(buffer[10] << 8) | (buffer[11]);
 8000f22:	4b88      	ldr	r3, [pc, #544]	@ (8001144 <MPU6050_GetFilteredData+0x2f8>)
 8000f24:	7a9b      	ldrb	r3, [r3, #10]
 8000f26:	b21b      	sxth	r3, r3
 8000f28:	021b      	lsls	r3, r3, #8
 8000f2a:	b21a      	sxth	r2, r3
 8000f2c:	4b85      	ldr	r3, [pc, #532]	@ (8001144 <MPU6050_GetFilteredData+0x2f8>)
 8000f2e:	7adb      	ldrb	r3, [r3, #11]
 8000f30:	b21b      	sxth	r3, r3
 8000f32:	4313      	orrs	r3, r2
 8000f34:	b21a      	sxth	r2, r3
 8000f36:	4b8e      	ldr	r3, [pc, #568]	@ (8001170 <MPU6050_GetFilteredData+0x324>)
 8000f38:	801a      	strh	r2, [r3, #0]
	raw_gz = (int16_t)(buffer[12] << 8) | (buffer[13]);
 8000f3a:	4b82      	ldr	r3, [pc, #520]	@ (8001144 <MPU6050_GetFilteredData+0x2f8>)
 8000f3c:	7b1b      	ldrb	r3, [r3, #12]
 8000f3e:	b21b      	sxth	r3, r3
 8000f40:	021b      	lsls	r3, r3, #8
 8000f42:	b21a      	sxth	r2, r3
 8000f44:	4b7f      	ldr	r3, [pc, #508]	@ (8001144 <MPU6050_GetFilteredData+0x2f8>)
 8000f46:	7b5b      	ldrb	r3, [r3, #13]
 8000f48:	b21b      	sxth	r3, r3
 8000f4a:	4313      	orrs	r3, r2
 8000f4c:	b21a      	sxth	r2, r3
 8000f4e:	4b89      	ldr	r3, [pc, #548]	@ (8001174 <MPU6050_GetFilteredData+0x328>)
 8000f50:	801a      	strh	r2, [r3, #0]

	gyroX = ((float)raw_gx/TEMP_LSB_2_DEGREE)- gyroX_offsets;
 8000f52:	4b87      	ldr	r3, [pc, #540]	@ (8001170 <MPU6050_GetFilteredData+0x324>)
 8000f54:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f58:	ee07 3a90 	vmov	s15, r3
 8000f5c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f60:	eddf 6a85 	vldr	s13, [pc, #532]	@ 8001178 <MPU6050_GetFilteredData+0x32c>
 8000f64:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f68:	4b84      	ldr	r3, [pc, #528]	@ (800117c <MPU6050_GetFilteredData+0x330>)
 8000f6a:	edd3 7a00 	vldr	s15, [r3]
 8000f6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f72:	4b83      	ldr	r3, [pc, #524]	@ (8001180 <MPU6050_GetFilteredData+0x334>)
 8000f74:	edc3 7a00 	vstr	s15, [r3]
	gyroY = ((float)raw_gy/TEMP_LSB_2_DEGREE)- gyroY_offsets;
 8000f78:	4b7c      	ldr	r3, [pc, #496]	@ (800116c <MPU6050_GetFilteredData+0x320>)
 8000f7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f7e:	ee07 3a90 	vmov	s15, r3
 8000f82:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f86:	eddf 6a7c 	vldr	s13, [pc, #496]	@ 8001178 <MPU6050_GetFilteredData+0x32c>
 8000f8a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000f8e:	4b7d      	ldr	r3, [pc, #500]	@ (8001184 <MPU6050_GetFilteredData+0x338>)
 8000f90:	edd3 7a00 	vldr	s15, [r3]
 8000f94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f98:	4b7b      	ldr	r3, [pc, #492]	@ (8001188 <MPU6050_GetFilteredData+0x33c>)
 8000f9a:	edc3 7a00 	vstr	s15, [r3]
	gyroZ = ((float)raw_gz/TEMP_LSB_2_DEGREE)- gyroZ_offsets;
 8000f9e:	4b75      	ldr	r3, [pc, #468]	@ (8001174 <MPU6050_GetFilteredData+0x328>)
 8000fa0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fa4:	ee07 3a90 	vmov	s15, r3
 8000fa8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fac:	eddf 6a72 	vldr	s13, [pc, #456]	@ 8001178 <MPU6050_GetFilteredData+0x32c>
 8000fb0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000fb4:	4b75      	ldr	r3, [pc, #468]	@ (800118c <MPU6050_GetFilteredData+0x340>)
 8000fb6:	edd3 7a00 	vldr	s15, [r3]
 8000fba:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fbe:	4b74      	ldr	r3, [pc, #464]	@ (8001190 <MPU6050_GetFilteredData+0x344>)
 8000fc0:	edc3 7a00 	vstr	s15, [r3]

	//---------------------------------------------------------------------------
	current_Time = __HAL_TIM_GET_COUNTER(IMU_HTIM);
 8000fc4:	4b73      	ldr	r3, [pc, #460]	@ (8001194 <MPU6050_GetFilteredData+0x348>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000fcc:	4a72      	ldr	r2, [pc, #456]	@ (8001198 <MPU6050_GetFilteredData+0x34c>)
 8000fce:	6013      	str	r3, [r2, #0]
	dt = (float)(current_Time - prev_Time);
 8000fd0:	4b71      	ldr	r3, [pc, #452]	@ (8001198 <MPU6050_GetFilteredData+0x34c>)
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	4b71      	ldr	r3, [pc, #452]	@ (800119c <MPU6050_GetFilteredData+0x350>)
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	1ad3      	subs	r3, r2, r3
 8000fda:	ee07 3a90 	vmov	s15, r3
 8000fde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fe2:	4b6f      	ldr	r3, [pc, #444]	@ (80011a0 <MPU6050_GetFilteredData+0x354>)
 8000fe4:	edc3 7a00 	vstr	s15, [r3]
	dt = (dt)/1000000.0f;
 8000fe8:	4b6d      	ldr	r3, [pc, #436]	@ (80011a0 <MPU6050_GetFilteredData+0x354>)
 8000fea:	ed93 7a00 	vldr	s14, [r3]
 8000fee:	eddf 6a6d 	vldr	s13, [pc, #436]	@ 80011a4 <MPU6050_GetFilteredData+0x358>
 8000ff2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000ff6:	4b6a      	ldr	r3, [pc, #424]	@ (80011a0 <MPU6050_GetFilteredData+0x354>)
 8000ff8:	edc3 7a00 	vstr	s15, [r3]
	prev_Time = current_Time;
 8000ffc:	4b66      	ldr	r3, [pc, #408]	@ (8001198 <MPU6050_GetFilteredData+0x34c>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a66      	ldr	r2, [pc, #408]	@ (800119c <MPU6050_GetFilteredData+0x350>)
 8001002:	6013      	str	r3, [r2, #0]

	float newRollGyro = roll + (gyroX)*(dt);
 8001004:	4b5e      	ldr	r3, [pc, #376]	@ (8001180 <MPU6050_GetFilteredData+0x334>)
 8001006:	ed93 7a00 	vldr	s14, [r3]
 800100a:	4b65      	ldr	r3, [pc, #404]	@ (80011a0 <MPU6050_GetFilteredData+0x354>)
 800100c:	edd3 7a00 	vldr	s15, [r3]
 8001010:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001014:	4b64      	ldr	r3, [pc, #400]	@ (80011a8 <MPU6050_GetFilteredData+0x35c>)
 8001016:	edd3 7a00 	vldr	s15, [r3]
 800101a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800101e:	edc7 7a05 	vstr	s15, [r7, #20]
	float newPitchGyro = pitch + (gyroY)*(dt);
 8001022:	4b59      	ldr	r3, [pc, #356]	@ (8001188 <MPU6050_GetFilteredData+0x33c>)
 8001024:	ed93 7a00 	vldr	s14, [r3]
 8001028:	4b5d      	ldr	r3, [pc, #372]	@ (80011a0 <MPU6050_GetFilteredData+0x354>)
 800102a:	edd3 7a00 	vldr	s15, [r3]
 800102e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001032:	4b5e      	ldr	r3, [pc, #376]	@ (80011ac <MPU6050_GetFilteredData+0x360>)
 8001034:	edd3 7a00 	vldr	s15, [r3]
 8001038:	ee77 7a27 	vadd.f32	s15, s14, s15
 800103c:	edc7 7a04 	vstr	s15, [r7, #16]

	float newRollAccel = atan2f(accelY, sqrtf(accelX*accelX + accelZ*accelZ)) * RAD_2_DEG;
 8001040:	4b48      	ldr	r3, [pc, #288]	@ (8001164 <MPU6050_GetFilteredData+0x318>)
 8001042:	ed93 8a00 	vldr	s16, [r3]
 8001046:	4b45      	ldr	r3, [pc, #276]	@ (800115c <MPU6050_GetFilteredData+0x310>)
 8001048:	ed93 7a00 	vldr	s14, [r3]
 800104c:	4b43      	ldr	r3, [pc, #268]	@ (800115c <MPU6050_GetFilteredData+0x310>)
 800104e:	edd3 7a00 	vldr	s15, [r3]
 8001052:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001056:	4b44      	ldr	r3, [pc, #272]	@ (8001168 <MPU6050_GetFilteredData+0x31c>)
 8001058:	edd3 6a00 	vldr	s13, [r3]
 800105c:	4b42      	ldr	r3, [pc, #264]	@ (8001168 <MPU6050_GetFilteredData+0x31c>)
 800105e:	edd3 7a00 	vldr	s15, [r3]
 8001062:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001066:	ee77 7a27 	vadd.f32	s15, s14, s15
 800106a:	eeb0 0a67 	vmov.f32	s0, s15
 800106e:	f007 fc59 	bl	8008924 <sqrtf>
 8001072:	eef0 7a40 	vmov.f32	s15, s0
 8001076:	eef0 0a67 	vmov.f32	s1, s15
 800107a:	eeb0 0a48 	vmov.f32	s0, s16
 800107e:	f007 fc4f 	bl	8008920 <atan2f>
 8001082:	eef0 7a40 	vmov.f32	s15, s0
 8001086:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 80011b0 <MPU6050_GetFilteredData+0x364>
 800108a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800108e:	edc7 7a03 	vstr	s15, [r7, #12]
	float newPitchAccel = atan2f(accelX, sqrtf(accelY*accelY + accelZ*accelZ)) * RAD_2_DEG;
 8001092:	4b32      	ldr	r3, [pc, #200]	@ (800115c <MPU6050_GetFilteredData+0x310>)
 8001094:	ed93 8a00 	vldr	s16, [r3]
 8001098:	4b32      	ldr	r3, [pc, #200]	@ (8001164 <MPU6050_GetFilteredData+0x318>)
 800109a:	ed93 7a00 	vldr	s14, [r3]
 800109e:	4b31      	ldr	r3, [pc, #196]	@ (8001164 <MPU6050_GetFilteredData+0x318>)
 80010a0:	edd3 7a00 	vldr	s15, [r3]
 80010a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001168 <MPU6050_GetFilteredData+0x31c>)
 80010aa:	edd3 6a00 	vldr	s13, [r3]
 80010ae:	4b2e      	ldr	r3, [pc, #184]	@ (8001168 <MPU6050_GetFilteredData+0x31c>)
 80010b0:	edd3 7a00 	vldr	s15, [r3]
 80010b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010bc:	eeb0 0a67 	vmov.f32	s0, s15
 80010c0:	f007 fc30 	bl	8008924 <sqrtf>
 80010c4:	eef0 7a40 	vmov.f32	s15, s0
 80010c8:	eef0 0a67 	vmov.f32	s1, s15
 80010cc:	eeb0 0a48 	vmov.f32	s0, s16
 80010d0:	f007 fc26 	bl	8008920 <atan2f>
 80010d4:	eef0 7a40 	vmov.f32	s15, s0
 80010d8:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 80011b0 <MPU6050_GetFilteredData+0x364>
 80010dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010e0:	edc7 7a02 	vstr	s15, [r7, #8]

	roll = (filterGyroCoef)*newRollGyro + (1.0f-(filterGyroCoef))*newRollAccel;
 80010e4:	ed97 7a01 	vldr	s14, [r7, #4]
 80010e8:	edd7 7a05 	vldr	s15, [r7, #20]
 80010ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010f0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80010f4:	edd7 7a01 	vldr	s15, [r7, #4]
 80010f8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80010fc:	edd7 7a03 	vldr	s15, [r7, #12]
 8001100:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001104:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001108:	4b27      	ldr	r3, [pc, #156]	@ (80011a8 <MPU6050_GetFilteredData+0x35c>)
 800110a:	edc3 7a00 	vstr	s15, [r3]
	pitch = (filterGyroCoef)*newPitchGyro + (1.0f-(filterGyroCoef))*newPitchAccel;
 800110e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001112:	edd7 7a04 	vldr	s15, [r7, #16]
 8001116:	ee27 7a27 	vmul.f32	s14, s14, s15
 800111a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800111e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001122:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001126:	edd7 7a02 	vldr	s15, [r7, #8]
 800112a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800112e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001132:	4b1e      	ldr	r3, [pc, #120]	@ (80011ac <MPU6050_GetFilteredData+0x360>)
 8001134:	edc3 7a00 	vstr	s15, [r3]
//	angleZ += (gyroZ)*(dt);
}
 8001138:	bf00      	nop
 800113a:	3718      	adds	r7, #24
 800113c:	46bd      	mov	sp, r7
 800113e:	ecbd 8b02 	vpop	{d8}
 8001142:	bd80      	pop	{r7, pc}
 8001144:	20000098 	.word	0x20000098
 8001148:	200000b2 	.word	0x200000b2
 800114c:	200000b0 	.word	0x200000b0
 8001150:	200000b4 	.word	0x200000b4
 8001154:	46800000 	.word	0x46800000
 8001158:	200000e0 	.word	0x200000e0
 800115c:	200000d4 	.word	0x200000d4
 8001160:	200000e4 	.word	0x200000e4
 8001164:	200000d8 	.word	0x200000d8
 8001168:	200000dc 	.word	0x200000dc
 800116c:	200000b8 	.word	0x200000b8
 8001170:	200000b6 	.word	0x200000b6
 8001174:	200000ba 	.word	0x200000ba
 8001178:	43030000 	.word	0x43030000
 800117c:	200000c8 	.word	0x200000c8
 8001180:	200000bc 	.word	0x200000bc
 8001184:	200000cc 	.word	0x200000cc
 8001188:	200000c0 	.word	0x200000c0
 800118c:	200000d0 	.word	0x200000d0
 8001190:	200000c4 	.word	0x200000c4
 8001194:	20000104 	.word	0x20000104
 8001198:	200000f4 	.word	0x200000f4
 800119c:	200000f8 	.word	0x200000f8
 80011a0:	200000ac 	.word	0x200000ac
 80011a4:	49742400 	.word	0x49742400
 80011a8:	200000ec 	.word	0x200000ec
 80011ac:	200000f0 	.word	0x200000f0
 80011b0:	42652ee1 	.word	0x42652ee1

080011b4 <PID_Init>:


#include "PID.h"
#include "stdint.h"

void PID_Init(PID *pid, float integral_limit, float output_limit){
 80011b4:	b480      	push	{r7}
 80011b6:	b085      	sub	sp, #20
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	60f8      	str	r0, [r7, #12]
 80011bc:	ed87 0a02 	vstr	s0, [r7, #8]
 80011c0:	edc7 0a01 	vstr	s1, [r7, #4]

	/*Clear controller variables*/
	pid->Kp = 0.0f;
 80011c4:	68fb      	ldr	r3, [r7, #12]
 80011c6:	f04f 0200 	mov.w	r2, #0
 80011ca:	601a      	str	r2, [r3, #0]
	pid->Ki = 0.0f;
 80011cc:	68fb      	ldr	r3, [r7, #12]
 80011ce:	f04f 0200 	mov.w	r2, #0
 80011d2:	605a      	str	r2, [r3, #4]
	pid->Kd = 0.0f;
 80011d4:	68fb      	ldr	r3, [r7, #12]
 80011d6:	f04f 0200 	mov.w	r2, #0
 80011da:	609a      	str	r2, [r3, #8]
	pid->tau = 0.0f;
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	f04f 0200 	mov.w	r2, #0
 80011e2:	60da      	str	r2, [r3, #12]

	pid->error = 0.0f;
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	f04f 0200 	mov.w	r2, #0
 80011ea:	62da      	str	r2, [r3, #44]	@ 0x2c
	pid->prev_error = 0.0f;
 80011ec:	68fb      	ldr	r3, [r7, #12]
 80011ee:	f04f 0200 	mov.w	r2, #0
 80011f2:	631a      	str	r2, [r3, #48]	@ 0x30

	pid->integration = 0.0f;
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	f04f 0200 	mov.w	r2, #0
 80011fa:	619a      	str	r2, [r3, #24]
	pid->integral_limit = integral_limit;
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	68ba      	ldr	r2, [r7, #8]
 8001200:	63da      	str	r2, [r3, #60]	@ 0x3c

	pid->differentiation = 0.0f;
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	f04f 0200 	mov.w	r2, #0
 8001208:	61da      	str	r2, [r3, #28]
	pid->measurement = 0.0f;
 800120a:	68fb      	ldr	r3, [r7, #12]
 800120c:	f04f 0200 	mov.w	r2, #0
 8001210:	625a      	str	r2, [r3, #36]	@ 0x24

	pid->output = 0.0f;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	f04f 0200 	mov.w	r2, #0
 8001218:	635a      	str	r2, [r3, #52]	@ 0x34
	pid->output_limit = output_limit;
 800121a:	68fb      	ldr	r3, [r7, #12]
 800121c:	687a      	ldr	r2, [r7, #4]
 800121e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001220:	bf00      	nop
 8001222:	3714      	adds	r7, #20
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <PID_SetParameters>:

void PID_SetParameters(PID *pid, float kp, float ki, float kd, float setpoint, float measurement){
 800122c:	b480      	push	{r7}
 800122e:	b087      	sub	sp, #28
 8001230:	af00      	add	r7, sp, #0
 8001232:	6178      	str	r0, [r7, #20]
 8001234:	ed87 0a04 	vstr	s0, [r7, #16]
 8001238:	edc7 0a03 	vstr	s1, [r7, #12]
 800123c:	ed87 1a02 	vstr	s2, [r7, #8]
 8001240:	edc7 1a01 	vstr	s3, [r7, #4]
 8001244:	ed87 2a00 	vstr	s4, [r7]
	pid->Kp = kp;
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	693a      	ldr	r2, [r7, #16]
 800124c:	601a      	str	r2, [r3, #0]
	pid->Ki = ki;
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	68fa      	ldr	r2, [r7, #12]
 8001252:	605a      	str	r2, [r3, #4]
	pid->Kd = kd;
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	68ba      	ldr	r2, [r7, #8]
 8001258:	609a      	str	r2, [r3, #8]
	pid->setpoint = setpoint;
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	687a      	ldr	r2, [r7, #4]
 800125e:	611a      	str	r2, [r3, #16]
	pid->measurement = measurement;
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	683a      	ldr	r2, [r7, #0]
 8001264:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001266:	bf00      	nop
 8001268:	371c      	adds	r7, #28
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr

08001272 <PID_Update>:

void PID_Update(PID *pid, float measurement, float dt){
 8001272:	b480      	push	{r7}
 8001274:	b085      	sub	sp, #20
 8001276:	af00      	add	r7, sp, #0
 8001278:	60f8      	str	r0, [r7, #12]
 800127a:	ed87 0a02 	vstr	s0, [r7, #8]
 800127e:	edc7 0a01 	vstr	s1, [r7, #4]
	pid->measurement = measurement;
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	68ba      	ldr	r2, [r7, #8]
 8001286:	625a      	str	r2, [r3, #36]	@ 0x24
	pid->dt = dt;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	615a      	str	r2, [r3, #20]
	pid->tau = 5.0f * pid->dt;
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	edd3 7a05 	vldr	s15, [r3, #20]
 8001294:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001298:	ee67 7a87 	vmul.f32	s15, s15, s14
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80012a2:	bf00      	nop
 80012a4:	3714      	adds	r7, #20
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr

080012ae <PID_Compute>:

float PID_Compute(PID *pid){
 80012ae:	b480      	push	{r7}
 80012b0:	b085      	sub	sp, #20
 80012b2:	af00      	add	r7, sp, #0
 80012b4:	6078      	str	r0, [r7, #4]

	pid->error = pid->measurement - pid->setpoint;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	edd3 7a04 	vldr	s15, [r3, #16]
 80012c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c

	pid->propotional = pid->error;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	621a      	str	r2, [r3, #32]

	/*Use 'Trapezoidal Rule' to calculate the cumulative errors */
	pid->integration += 0.5f * (pid->error + pid->prev_error) * pid->dt;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	ed93 7a06 	vldr	s14, [r3, #24]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 80012e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80012ea:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 80012ee:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	edd3 7a05 	vldr	s15, [r3, #20]
 80012f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	edc3 7a06 	vstr	s15, [r3, #24]

	/*NOTICE 1: Integration anti-windup*/
	if(pid->integration >= pid->integral_limit){
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	ed93 7a06 	vldr	s14, [r3, #24]
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001312:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800131a:	db03      	blt.n	8001324 <PID_Compute+0x76>
		pid->integration = pid->integral_limit;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	619a      	str	r2, [r3, #24]
	->  D_new =  2.Kd.(M_new - M_old) + (2.tau - dt).D_old
	            ------------------------------------------
	                           2.tau + dt
	*/

	float numerator = 2.0f * (pid->measurement - pid->prev_measurement) + (2.0f * pid->tau - pid->dt)*pid->differentiation;
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	ed93 7a09 	vldr	s14, [r3, #36]	@ 0x24
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8001330:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001334:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	edd3 7a03 	vldr	s15, [r3, #12]
 800133e:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	edd3 7a05 	vldr	s15, [r3, #20]
 8001348:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001352:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001356:	ee77 7a27 	vadd.f32	s15, s14, s15
 800135a:	edc7 7a03 	vstr	s15, [r7, #12]
	float denominator = 2.0f * pid->tau + pid->dt;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	edd3 7a03 	vldr	s15, [r3, #12]
 8001364:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	edd3 7a05 	vldr	s15, [r3, #20]
 800136e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001372:	edc7 7a02 	vstr	s15, [r7, #8]
	pid->differentiation = numerator / denominator;
 8001376:	edd7 6a03 	vldr	s13, [r7, #12]
 800137a:	ed97 7a02 	vldr	s14, [r7, #8]
 800137e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	edc3 7a07 	vstr	s15, [r3, #28]

	pid->output = pid->propotional * pid->Kp + pid->integration * pid->Ki + pid->differentiation * pid->Kd;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	ed93 7a08 	vldr	s14, [r3, #32]
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	edd3 7a00 	vldr	s15, [r3]
 8001394:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	edd3 6a06 	vldr	s13, [r3, #24]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	edd3 7a01 	vldr	s15, [r3, #4]
 80013a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	edd3 6a07 	vldr	s13, [r3, #28]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80013b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

	/*NOTICE 2: Clamp controller output*/
	if (pid->output > pid->output_limit){
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80013d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013da:	dd03      	ble.n	80013e4 <PID_Compute+0x136>
		pid->output = pid->output_limit;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	635a      	str	r2, [r3, #52]	@ 0x34
	}

	/*Update previous error as current error for future computation*/
	pid->prev_measurement = pid->measurement;
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	629a      	str	r2, [r3, #40]	@ 0x28
	pid->prev_error = pid->error;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	631a      	str	r2, [r3, #48]	@ 0x30

	return pid->output;
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013f8:	ee07 3a90 	vmov	s15, r3
}
 80013fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001400:	3714      	adds	r7, #20
 8001402:	46bd      	mov	sp, r7
 8001404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001408:	4770      	bx	lr
	...

0800140c <WT61_Init>:
uint8_t data_packet[40];
uint8_t check_bit = 0x00;

bool handle = false;

void WT61_Init(UART_HandleTypeDef *huart){
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
	IMU_UART = huart;
 8001414:	4a05      	ldr	r2, [pc, #20]	@ (800142c <WT61_Init+0x20>)
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	6013      	str	r3, [r2, #0]
	WT61_ResetAngle();
 800141a:	f000 f809 	bl	8001430 <WT61_ResetAngle>
	WT61_ReceiveDataPacket();
 800141e:	f000 f81f 	bl	8001460 <WT61_ReceiveDataPacket>
}
 8001422:	bf00      	nop
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	20000108 	.word	0x20000108

08001430 <WT61_ResetAngle>:

		MCU_BAUDRATE = TARGET_BAUDRATE;
	}
}

void WT61_ResetAngle(){
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
	HAL_UART_DMAStop(IMU_UART);
 8001434:	4b08      	ldr	r3, [pc, #32]	@ (8001458 <WT61_ResetAngle+0x28>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4618      	mov	r0, r3
 800143a:	f006 fcae 	bl	8007d9a <HAL_UART_DMAStop>
	HAL_UART_Transmit(IMU_UART, ANGLEZ_ZERO, sizeof(ANGLEZ_ZERO), 1000);
 800143e:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <WT61_ResetAngle+0x28>)
 8001440:	6818      	ldr	r0, [r3, #0]
 8001442:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001446:	2203      	movs	r2, #3
 8001448:	4904      	ldr	r1, [pc, #16]	@ (800145c <WT61_ResetAngle+0x2c>)
 800144a:	f006 fb5f 	bl	8007b0c <HAL_UART_Transmit>
	HAL_Delay(5);
 800144e:	2005      	movs	r0, #5
 8001450:	f001 fe8e 	bl	8003170 <HAL_Delay>
}
 8001454:	bf00      	nop
 8001456:	bd80      	pop	{r7, pc}
 8001458:	20000108 	.word	0x20000108
 800145c:	08008c78 	.word	0x08008c78

08001460 <WT61_ReceiveDataPacket>:

void WT61_ReceiveDataPacket(){
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(IMU_UART, data_packet, 33);
 8001464:	4b04      	ldr	r3, [pc, #16]	@ (8001478 <WT61_ReceiveDataPacket+0x18>)
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	2221      	movs	r2, #33	@ 0x21
 800146a:	4904      	ldr	r1, [pc, #16]	@ (800147c <WT61_ReceiveDataPacket+0x1c>)
 800146c:	4618      	mov	r0, r3
 800146e:	f006 fc6f 	bl	8007d50 <HAL_UART_Receive_DMA>
}
 8001472:	bf00      	nop
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	20000108 	.word	0x20000108
 800147c:	20000120 	.word	0x20000120

08001480 <WT61_CheckProtocolHeader>:

void WT61_CheckProtocolHeader(){
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
	if (handle == true){
 8001484:	4b15      	ldr	r3, [pc, #84]	@ (80014dc <WT61_CheckProtocolHeader+0x5c>)
 8001486:	781b      	ldrb	r3, [r3, #0]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d025      	beq.n	80014d8 <WT61_CheckProtocolHeader+0x58>
		HAL_UART_DMAStop(IMU_UART);
 800148c:	4b14      	ldr	r3, [pc, #80]	@ (80014e0 <WT61_CheckProtocolHeader+0x60>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4618      	mov	r0, r3
 8001492:	f006 fc82 	bl	8007d9a <HAL_UART_DMAStop>
		HAL_UART_Receive(IMU_UART, &check_bit, 1, 1000);
 8001496:	4b12      	ldr	r3, [pc, #72]	@ (80014e0 <WT61_CheckProtocolHeader+0x60>)
 8001498:	6818      	ldr	r0, [r3, #0]
 800149a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800149e:	2201      	movs	r2, #1
 80014a0:	4910      	ldr	r1, [pc, #64]	@ (80014e4 <WT61_CheckProtocolHeader+0x64>)
 80014a2:	f006 fbbe 	bl	8007c22 <HAL_UART_Receive>

		if(check_bit != PROTOCOL_HEADER){
 80014a6:	4b0f      	ldr	r3, [pc, #60]	@ (80014e4 <WT61_CheckProtocolHeader+0x64>)
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	2b55      	cmp	r3, #85	@ 0x55
 80014ac:	d014      	beq.n	80014d8 <WT61_CheckProtocolHeader+0x58>

			while (check_bit != PROTOCOL_HEADER){
 80014ae:	e007      	b.n	80014c0 <WT61_CheckProtocolHeader+0x40>

				HAL_UART_Receive(IMU_UART, &check_bit, 1, 1000);
 80014b0:	4b0b      	ldr	r3, [pc, #44]	@ (80014e0 <WT61_CheckProtocolHeader+0x60>)
 80014b2:	6818      	ldr	r0, [r3, #0]
 80014b4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014b8:	2201      	movs	r2, #1
 80014ba:	490a      	ldr	r1, [pc, #40]	@ (80014e4 <WT61_CheckProtocolHeader+0x64>)
 80014bc:	f006 fbb1 	bl	8007c22 <HAL_UART_Receive>
			while (check_bit != PROTOCOL_HEADER){
 80014c0:	4b08      	ldr	r3, [pc, #32]	@ (80014e4 <WT61_CheckProtocolHeader+0x64>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	2b55      	cmp	r3, #85	@ 0x55
 80014c6:	d1f3      	bne.n	80014b0 <WT61_CheckProtocolHeader+0x30>

			}
			check_bit = 0x00;
 80014c8:	4b06      	ldr	r3, [pc, #24]	@ (80014e4 <WT61_CheckProtocolHeader+0x64>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	701a      	strb	r2, [r3, #0]
			handle = false;
 80014ce:	4b03      	ldr	r3, [pc, #12]	@ (80014dc <WT61_CheckProtocolHeader+0x5c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	701a      	strb	r2, [r3, #0]
			WT61_ReceiveDataPacket();
 80014d4:	f7ff ffc4 	bl	8001460 <WT61_ReceiveDataPacket>
		}
	}
}
 80014d8:	bf00      	nop
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	20000149 	.word	0x20000149
 80014e0:	20000108 	.word	0x20000108
 80014e4:	20000148 	.word	0x20000148

080014e8 <WT61_CheckDataField>:



bool WT61_CheckDataField(){
 80014e8:	b480      	push	{r7}
 80014ea:	af00      	add	r7, sp, #0
	if (data_packet[0] != FIELD_ANGLE){
 80014ec:	4b05      	ldr	r3, [pc, #20]	@ (8001504 <WT61_CheckDataField+0x1c>)
 80014ee:	781b      	ldrb	r3, [r3, #0]
 80014f0:	2b53      	cmp	r3, #83	@ 0x53
 80014f2:	d001      	beq.n	80014f8 <WT61_CheckDataField+0x10>
		return false;
 80014f4:	2300      	movs	r3, #0
 80014f6:	e000      	b.n	80014fa <WT61_CheckDataField+0x12>
	}
	else {
		return true;
 80014f8:	2301      	movs	r3, #1
	}
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	46bd      	mov	sp, r7
 80014fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001502:	4770      	bx	lr
 8001504:	20000120 	.word	0x20000120

08001508 <WT61_GetYawAngle>:

double WT61_GetRollAngle(){
	return roll_angle;
}

double WT61_GetYawAngle(){
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
	WT61_HandleAngleWrapAround();
 800150c:	f000 f81a 	bl	8001544 <WT61_HandleAngleWrapAround>
	return yaw_angle - save_yaw_angle;
 8001510:	4b0a      	ldr	r3, [pc, #40]	@ (800153c <WT61_GetYawAngle+0x34>)
 8001512:	ed93 7a00 	vldr	s14, [r3]
 8001516:	4b0a      	ldr	r3, [pc, #40]	@ (8001540 <WT61_GetYawAngle+0x38>)
 8001518:	edd3 7a00 	vldr	s15, [r3]
 800151c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001520:	ee17 0a90 	vmov	r0, s15
 8001524:	f7fe ffb4 	bl	8000490 <__aeabi_f2d>
 8001528:	4602      	mov	r2, r0
 800152a:	460b      	mov	r3, r1
 800152c:	ec43 2b17 	vmov	d7, r2, r3
}
 8001530:	eeb0 0a47 	vmov.f32	s0, s14
 8001534:	eef0 0a67 	vmov.f32	s1, s15
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	2000010c 	.word	0x2000010c
 8001540:	20000114 	.word	0x20000114

08001544 <WT61_HandleAngleWrapAround>:

void WT61_HandleAngleWrapAround(){
 8001544:	b480      	push	{r7}
 8001546:	af00      	add	r7, sp, #0
	// 0 -> 360 degree
	if (yaw_angle - prev_yaw_angle > 300.0f){
 8001548:	4b1d      	ldr	r3, [pc, #116]	@ (80015c0 <WT61_HandleAngleWrapAround+0x7c>)
 800154a:	ed93 7a00 	vldr	s14, [r3]
 800154e:	4b1d      	ldr	r3, [pc, #116]	@ (80015c4 <WT61_HandleAngleWrapAround+0x80>)
 8001550:	edd3 7a00 	vldr	s15, [r3]
 8001554:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001558:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80015c8 <WT61_HandleAngleWrapAround+0x84>
 800155c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001560:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001564:	dd0a      	ble.n	800157c <WT61_HandleAngleWrapAround+0x38>
		save_yaw_angle += 360.0f;
 8001566:	4b19      	ldr	r3, [pc, #100]	@ (80015cc <WT61_HandleAngleWrapAround+0x88>)
 8001568:	edd3 7a00 	vldr	s15, [r3]
 800156c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80015d0 <WT61_HandleAngleWrapAround+0x8c>
 8001570:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001574:	4b15      	ldr	r3, [pc, #84]	@ (80015cc <WT61_HandleAngleWrapAround+0x88>)
 8001576:	edc3 7a00 	vstr	s15, [r3]
 800157a:	e018      	b.n	80015ae <WT61_HandleAngleWrapAround+0x6a>
	}

	//360 -> 0 degree
	else if (yaw_angle - prev_yaw_angle < -300.0f){
 800157c:	4b10      	ldr	r3, [pc, #64]	@ (80015c0 <WT61_HandleAngleWrapAround+0x7c>)
 800157e:	ed93 7a00 	vldr	s14, [r3]
 8001582:	4b10      	ldr	r3, [pc, #64]	@ (80015c4 <WT61_HandleAngleWrapAround+0x80>)
 8001584:	edd3 7a00 	vldr	s15, [r3]
 8001588:	ee77 7a67 	vsub.f32	s15, s14, s15
 800158c:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 80015d4 <WT61_HandleAngleWrapAround+0x90>
 8001590:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001598:	d509      	bpl.n	80015ae <WT61_HandleAngleWrapAround+0x6a>
		save_yaw_angle -= 360.0f;
 800159a:	4b0c      	ldr	r3, [pc, #48]	@ (80015cc <WT61_HandleAngleWrapAround+0x88>)
 800159c:	edd3 7a00 	vldr	s15, [r3]
 80015a0:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 80015d0 <WT61_HandleAngleWrapAround+0x8c>
 80015a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80015a8:	4b08      	ldr	r3, [pc, #32]	@ (80015cc <WT61_HandleAngleWrapAround+0x88>)
 80015aa:	edc3 7a00 	vstr	s15, [r3]
	}

	prev_yaw_angle = yaw_angle;
 80015ae:	4b04      	ldr	r3, [pc, #16]	@ (80015c0 <WT61_HandleAngleWrapAround+0x7c>)
 80015b0:	681b      	ldr	r3, [r3, #0]
 80015b2:	4a04      	ldr	r2, [pc, #16]	@ (80015c4 <WT61_HandleAngleWrapAround+0x80>)
 80015b4:	6013      	str	r3, [r2, #0]
}
 80015b6:	bf00      	nop
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr
 80015c0:	2000010c 	.word	0x2000010c
 80015c4:	20000110 	.word	0x20000110
 80015c8:	43960000 	.word	0x43960000
 80015cc:	20000114 	.word	0x20000114
 80015d0:	43b40000 	.word	0x43b40000
 80015d4:	c3960000 	.word	0xc3960000

080015d8 <WT61_CalculateFullAngles>:

void WT61_CalculateFullAngles(){
 80015d8:	b580      	push	{r7, lr}
 80015da:	af00      	add	r7, sp, #0
	if (!WT61_CheckDataField()){
 80015dc:	f7ff ff84 	bl	80014e8 <WT61_CheckDataField>
 80015e0:	4603      	mov	r3, r0
 80015e2:	f083 0301 	eor.w	r3, r3, #1
 80015e6:	b2db      	uxtb	r3, r3
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d003      	beq.n	80015f4 <WT61_CalculateFullAngles+0x1c>
		handle = true;
 80015ec:	4b21      	ldr	r3, [pc, #132]	@ (8001674 <WT61_CalculateFullAngles+0x9c>)
 80015ee:	2201      	movs	r2, #1
 80015f0:	701a      	strb	r2, [r3, #0]
		return;
 80015f2:	e03e      	b.n	8001672 <WT61_CalculateFullAngles+0x9a>
	};

	pitch_angle = ( ((data_packet[4] << 8) | (data_packet[3])) / 32768.0f ) * 180.0f;
 80015f4:	4b20      	ldr	r3, [pc, #128]	@ (8001678 <WT61_CalculateFullAngles+0xa0>)
 80015f6:	791b      	ldrb	r3, [r3, #4]
 80015f8:	021b      	lsls	r3, r3, #8
 80015fa:	4a1f      	ldr	r2, [pc, #124]	@ (8001678 <WT61_CalculateFullAngles+0xa0>)
 80015fc:	78d2      	ldrb	r2, [r2, #3]
 80015fe:	4313      	orrs	r3, r2
 8001600:	ee07 3a90 	vmov	s15, r3
 8001604:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001608:	eddf 6a1c 	vldr	s13, [pc, #112]	@ 800167c <WT61_CalculateFullAngles+0xa4>
 800160c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001610:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 8001680 <WT61_CalculateFullAngles+0xa8>
 8001614:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001618:	4b1a      	ldr	r3, [pc, #104]	@ (8001684 <WT61_CalculateFullAngles+0xac>)
 800161a:	edc3 7a00 	vstr	s15, [r3]
	roll_angle = ( ((data_packet[2] << 8) | (data_packet[1])) / 32768.0f ) * 180.0f;
 800161e:	4b16      	ldr	r3, [pc, #88]	@ (8001678 <WT61_CalculateFullAngles+0xa0>)
 8001620:	789b      	ldrb	r3, [r3, #2]
 8001622:	021b      	lsls	r3, r3, #8
 8001624:	4a14      	ldr	r2, [pc, #80]	@ (8001678 <WT61_CalculateFullAngles+0xa0>)
 8001626:	7852      	ldrb	r2, [r2, #1]
 8001628:	4313      	orrs	r3, r2
 800162a:	ee07 3a90 	vmov	s15, r3
 800162e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001632:	eddf 6a12 	vldr	s13, [pc, #72]	@ 800167c <WT61_CalculateFullAngles+0xa4>
 8001636:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800163a:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001680 <WT61_CalculateFullAngles+0xa8>
 800163e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001642:	4b11      	ldr	r3, [pc, #68]	@ (8001688 <WT61_CalculateFullAngles+0xb0>)
 8001644:	edc3 7a00 	vstr	s15, [r3]
	yaw_angle = ( ((data_packet[6] << 8) | (data_packet[5])) / 32768.0f) * 180.0f;
 8001648:	4b0b      	ldr	r3, [pc, #44]	@ (8001678 <WT61_CalculateFullAngles+0xa0>)
 800164a:	799b      	ldrb	r3, [r3, #6]
 800164c:	021b      	lsls	r3, r3, #8
 800164e:	4a0a      	ldr	r2, [pc, #40]	@ (8001678 <WT61_CalculateFullAngles+0xa0>)
 8001650:	7952      	ldrb	r2, [r2, #5]
 8001652:	4313      	orrs	r3, r2
 8001654:	ee07 3a90 	vmov	s15, r3
 8001658:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800165c:	eddf 6a07 	vldr	s13, [pc, #28]	@ 800167c <WT61_CalculateFullAngles+0xa4>
 8001660:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001664:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 8001680 <WT61_CalculateFullAngles+0xa8>
 8001668:	ee67 7a87 	vmul.f32	s15, s15, s14
 800166c:	4b07      	ldr	r3, [pc, #28]	@ (800168c <WT61_CalculateFullAngles+0xb4>)
 800166e:	edc3 7a00 	vstr	s15, [r3]

}
 8001672:	bd80      	pop	{r7, pc}
 8001674:	20000149 	.word	0x20000149
 8001678:	20000120 	.word	0x20000120
 800167c:	47000000 	.word	0x47000000
 8001680:	43340000 	.word	0x43340000
 8001684:	20000118 	.word	0x20000118
 8001688:	2000011c 	.word	0x2000011c
 800168c:	2000010c 	.word	0x2000010c

08001690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001694:	f001 fcfa 	bl	800308c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001698:	f000 f906 	bl	80018a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800169c:	f000 fd56 	bl	800214c <MX_GPIO_Init>
  MX_DMA_Init();
 80016a0:	f000 fd16 	bl	80020d0 <MX_DMA_Init>
  MX_I2C2_Init();
 80016a4:	f000 f996 	bl	80019d4 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 80016a8:	f000 fc94 	bl	8001fd4 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 80016ac:	f000 fce6 	bl	800207c <MX_USART6_UART_Init>
  MX_TIM3_Init();
 80016b0:	f000 faac 	bl	8001c0c <MX_TIM3_Init>
  MX_I2C1_Init();
 80016b4:	f000 f960 	bl	8001978 <MX_I2C1_Init>
  MX_TIM2_Init();
 80016b8:	f000 fa5c 	bl	8001b74 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 80016bc:	f000 fcb4 	bl	8002028 <MX_USART2_UART_Init>
  MX_TIM4_Init();
 80016c0:	f000 fb32 	bl	8001d28 <MX_TIM4_Init>
  MX_TIM1_Init();
 80016c4:	f000 f9b4 	bl	8001a30 <MX_TIM1_Init>
  MX_TIM5_Init();
 80016c8:	f000 fb7c 	bl	8001dc4 <MX_TIM5_Init>
  MX_TIM8_Init();
 80016cc:	f000 fbc8 	bl	8001e60 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2);
 80016d0:	4862      	ldr	r0, [pc, #392]	@ (800185c <main+0x1cc>)
 80016d2:	f004 fed1 	bl	8006478 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80016d6:	2104      	movs	r1, #4
 80016d8:	4861      	ldr	r0, [pc, #388]	@ (8001860 <main+0x1d0>)
 80016da:	f005 f99d 	bl	8006a18 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80016de:	2100      	movs	r1, #0
 80016e0:	4860      	ldr	r0, [pc, #384]	@ (8001864 <main+0x1d4>)
 80016e2:	f005 f999 	bl	8006a18 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80016e6:	2104      	movs	r1, #4
 80016e8:	485e      	ldr	r0, [pc, #376]	@ (8001864 <main+0x1d4>)
 80016ea:	f005 f995 	bl	8006a18 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80016ee:	2108      	movs	r1, #8
 80016f0:	485c      	ldr	r0, [pc, #368]	@ (8001864 <main+0x1d4>)
 80016f2:	f005 f991 	bl	8006a18 <HAL_TIM_PWM_Start>

  /* Prevent I2C Devices from pulling the data bus LOW
  from previous working time + Send a 'STOP' signal */
  I2C_ResetDataBusToPullUp(&hi2c2);
 80016f6:	485c      	ldr	r0, [pc, #368]	@ (8001868 <main+0x1d8>)
 80016f8:	f000 fde8 	bl	80022cc <I2C_ResetDataBusToPullUp>

  if(status != HAL_OK){
 80016fc:	4b5b      	ldr	r3, [pc, #364]	@ (800186c <main+0x1dc>)
 80016fe:	781b      	ldrb	r3, [r3, #0]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d003      	beq.n	800170c <main+0x7c>
	  drone.status = SENSOR_CONNECTION_FAULT;
 8001704:	4b5a      	ldr	r3, [pc, #360]	@ (8001870 <main+0x1e0>)
 8001706:	22fe      	movs	r2, #254	@ 0xfe
 8001708:	715a      	strb	r2, [r3, #5]
 800170a:	e043      	b.n	8001794 <main+0x104>
  }
  else{
	  /* The WT61 sensor is specifically used for 'YAW' angle (angleZ) measurement */
	    WT61_Init(&huart1);
 800170c:	4859      	ldr	r0, [pc, #356]	@ (8001874 <main+0x1e4>)
 800170e:	f7ff fe7d 	bl	800140c <WT61_Init>

	    /* The MPU-6050 sensor measures 'ROLL' angle (angleX) and 'PITCH' angle (angleY)  */
	    MPU6050_Init(&hi2c2, &htim2);
 8001712:	4952      	ldr	r1, [pc, #328]	@ (800185c <main+0x1cc>)
 8001714:	4854      	ldr	r0, [pc, #336]	@ (8001868 <main+0x1d8>)
 8001716:	f7ff f977 	bl	8000a08 <MPU6050_Init>

	    /* Calibrate IMU Sensor for at least 2000 milliseconds */
	    DRONE_SetStatus(SENSOR_CALIBRATING);
 800171a:	2002      	movs	r0, #2
 800171c:	f000 ff06 	bl	800252c <DRONE_SetStatus>
	    MPU6050_Calibrate(2000);
 8001720:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001724:	f7ff fab8 	bl	8000c98 <MPU6050_Calibrate>

	    DRONE_SetStatus(OK);
 8001728:	2001      	movs	r0, #1
 800172a:	f000 feff 	bl	800252c <DRONE_SetStatus>
	    /* Send 'START' signal to ESCs */
//	    DRONE_ESCSetUp();

	    HAL_TIM_Base_Start_IT(&htim8);
 800172e:	4852      	ldr	r0, [pc, #328]	@ (8001878 <main+0x1e8>)
 8001730:	f004 ff0a 	bl	8006548 <HAL_TIM_Base_Start_IT>
	    HAL_TIM_OC_Start_IT(&htim8, TIM_CHANNEL_2);
 8001734:	2104      	movs	r1, #4
 8001736:	4850      	ldr	r0, [pc, #320]	@ (8001878 <main+0x1e8>)
 8001738:	f004 fffe 	bl	8006738 <HAL_TIM_OC_Start_IT>
	    HAL_TIM_OC_Start_IT(&htim8, TIM_CHANNEL_3);
 800173c:	2108      	movs	r1, #8
 800173e:	484e      	ldr	r0, [pc, #312]	@ (8001878 <main+0x1e8>)
 8001740:	f004 fffa 	bl	8006738 <HAL_TIM_OC_Start_IT>

	    PID_Init(&pitch_controller, 0.0f, 0.0f);
 8001744:	eddf 0a4d 	vldr	s1, [pc, #308]	@ 800187c <main+0x1ec>
 8001748:	ed9f 0a4c 	vldr	s0, [pc, #304]	@ 800187c <main+0x1ec>
 800174c:	484c      	ldr	r0, [pc, #304]	@ (8001880 <main+0x1f0>)
 800174e:	f7ff fd31 	bl	80011b4 <PID_Init>
	    PID_Init(&roll_controller, 60.0f, 100.0f);
 8001752:	eddf 0a4c 	vldr	s1, [pc, #304]	@ 8001884 <main+0x1f4>
 8001756:	ed9f 0a4c 	vldr	s0, [pc, #304]	@ 8001888 <main+0x1f8>
 800175a:	484c      	ldr	r0, [pc, #304]	@ (800188c <main+0x1fc>)
 800175c:	f7ff fd2a 	bl	80011b4 <PID_Init>
	    PID_Init(&yaw_controller, 0.0f, 0.0f);
 8001760:	eddf 0a46 	vldr	s1, [pc, #280]	@ 800187c <main+0x1ec>
 8001764:	ed9f 0a45 	vldr	s0, [pc, #276]	@ 800187c <main+0x1ec>
 8001768:	4849      	ldr	r0, [pc, #292]	@ (8001890 <main+0x200>)
 800176a:	f7ff fd23 	bl	80011b4 <PID_Init>

	    PID_SetParameters(&roll_controller, 0.5f, 0.0f, 0.0f, 0.0f, roll);
 800176e:	4b49      	ldr	r3, [pc, #292]	@ (8001894 <main+0x204>)
 8001770:	edd3 7a00 	vldr	s15, [r3]
 8001774:	eeb0 2a67 	vmov.f32	s4, s15
 8001778:	eddf 1a40 	vldr	s3, [pc, #256]	@ 800187c <main+0x1ec>
 800177c:	ed9f 1a3f 	vldr	s2, [pc, #252]	@ 800187c <main+0x1ec>
 8001780:	eddf 0a3e 	vldr	s1, [pc, #248]	@ 800187c <main+0x1ec>
 8001784:	eeb6 0a00 	vmov.f32	s0, #96	@ 0x3f000000  0.5
 8001788:	4840      	ldr	r0, [pc, #256]	@ (800188c <main+0x1fc>)
 800178a:	f7ff fd4f 	bl	800122c <PID_SetParameters>
	    HAL_TIM_Base_Start(&htim5);
 800178e:	4842      	ldr	r0, [pc, #264]	@ (8001898 <main+0x208>)
 8001790:	f004 fe72 	bl	8006478 <HAL_TIM_Base_Start>
  }

  DRONE_SetStatus(LOCK);
 8001794:	2004      	movs	r0, #4
 8001796:	f000 fec9 	bl	800252c <DRONE_SetStatus>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(drone.status == UNLOCKING){
 800179a:	4b35      	ldr	r3, [pc, #212]	@ (8001870 <main+0x1e0>)
 800179c:	795b      	ldrb	r3, [r3, #5]
 800179e:	2b05      	cmp	r3, #5
 80017a0:	d104      	bne.n	80017ac <main+0x11c>
		  DRONE_ESCSetUp();
 80017a2:	f000 feab 	bl	80024fc <DRONE_ESCSetUp>
		  DRONE_SetStatus(OK);
 80017a6:	2001      	movs	r0, #1
 80017a8:	f000 fec0 	bl	800252c <DRONE_SetStatus>
	  }

	  if(roll > 20.0f){
 80017ac:	4b39      	ldr	r3, [pc, #228]	@ (8001894 <main+0x204>)
 80017ae:	edd3 7a00 	vldr	s15, [r3]
 80017b2:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80017b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017be:	dd0b      	ble.n	80017d8 <main+0x148>
	  		HAL_GPIO_WritePin(LF_LED1_GPIO_Port, LF_LED1_Pin, 1);
 80017c0:	2201      	movs	r2, #1
 80017c2:	2102      	movs	r1, #2
 80017c4:	4835      	ldr	r0, [pc, #212]	@ (800189c <main+0x20c>)
 80017c6:	f002 fd25 	bl	8004214 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(RF_LED1_GPIO_Port, RF_LED1_Pin, 0);
 80017ca:	2200      	movs	r2, #0
 80017cc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017d0:	4833      	ldr	r0, [pc, #204]	@ (80018a0 <main+0x210>)
 80017d2:	f002 fd1f 	bl	8004214 <HAL_GPIO_WritePin>
 80017d6:	e7e0      	b.n	800179a <main+0x10a>
	  	}
	  	else if(roll < -20.0f){
 80017d8:	4b2e      	ldr	r3, [pc, #184]	@ (8001894 <main+0x204>)
 80017da:	edd3 7a00 	vldr	s15, [r3]
 80017de:	eebb 7a04 	vmov.f32	s14, #180	@ 0xc1a00000 -20.0
 80017e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ea:	d50b      	bpl.n	8001804 <main+0x174>
	  		HAL_GPIO_WritePin(LF_LED1_GPIO_Port, LF_LED1_Pin, 0);
 80017ec:	2200      	movs	r2, #0
 80017ee:	2102      	movs	r1, #2
 80017f0:	482a      	ldr	r0, [pc, #168]	@ (800189c <main+0x20c>)
 80017f2:	f002 fd0f 	bl	8004214 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(RF_LED1_GPIO_Port, RF_LED1_Pin, 1);
 80017f6:	2201      	movs	r2, #1
 80017f8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80017fc:	4828      	ldr	r0, [pc, #160]	@ (80018a0 <main+0x210>)
 80017fe:	f002 fd09 	bl	8004214 <HAL_GPIO_WritePin>
 8001802:	e7ca      	b.n	800179a <main+0x10a>
	  	}
	  	else if(pitch < -20.0f){
 8001804:	4b27      	ldr	r3, [pc, #156]	@ (80018a4 <main+0x214>)
 8001806:	edd3 7a00 	vldr	s15, [r3]
 800180a:	eebb 7a04 	vmov.f32	s14, #180	@ 0xc1a00000 -20.0
 800180e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001816:	d50b      	bpl.n	8001830 <main+0x1a0>
	  		HAL_GPIO_WritePin(LF_LED1_GPIO_Port, LF_LED1_Pin, 1);
 8001818:	2201      	movs	r2, #1
 800181a:	2102      	movs	r1, #2
 800181c:	481f      	ldr	r0, [pc, #124]	@ (800189c <main+0x20c>)
 800181e:	f002 fcf9 	bl	8004214 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(RF_LED1_GPIO_Port, RF_LED1_Pin, 1);
 8001822:	2201      	movs	r2, #1
 8001824:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001828:	481d      	ldr	r0, [pc, #116]	@ (80018a0 <main+0x210>)
 800182a:	f002 fcf3 	bl	8004214 <HAL_GPIO_WritePin>
 800182e:	e7b4      	b.n	800179a <main+0x10a>
//	  		DRONE_SetSpeed(MOTOR_LB, 60);
//	  		DRONE_SetSpeed(MOTOR_RB, 60);
//	  		DRONE_SetSpeed(MOTOR_LF, 51);
//	  		DRONE_SetSpeed(MOTOR_RF, 51);
	  	}
	  	else if(pitch > 20.0f){
 8001830:	4b1c      	ldr	r3, [pc, #112]	@ (80018a4 <main+0x214>)
 8001832:	edd3 7a00 	vldr	s15, [r3]
 8001836:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800183a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800183e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001842:	dcaa      	bgt.n	800179a <main+0x10a>
//	  		DRONE_SetSpeed(MOTOR_RB, 51);
//	  		DRONE_SetSpeed(MOTOR_LF, 60);
//	  		DRONE_SetSpeed(MOTOR_RF, 60);
	  	}
	  	else{
	  		HAL_GPIO_WritePin(LF_LED1_GPIO_Port, LF_LED1_Pin, 0);
 8001844:	2200      	movs	r2, #0
 8001846:	2102      	movs	r1, #2
 8001848:	4814      	ldr	r0, [pc, #80]	@ (800189c <main+0x20c>)
 800184a:	f002 fce3 	bl	8004214 <HAL_GPIO_WritePin>
	  		HAL_GPIO_WritePin(RF_LED1_GPIO_Port, RF_LED1_Pin, 0);
 800184e:	2200      	movs	r2, #0
 8001850:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001854:	4812      	ldr	r0, [pc, #72]	@ (80018a0 <main+0x210>)
 8001856:	f002 fcdd 	bl	8004214 <HAL_GPIO_WritePin>
	  if(drone.status == UNLOCKING){
 800185a:	e79e      	b.n	800179a <main+0x10a>
 800185c:	2000038c 	.word	0x2000038c
 8001860:	20000344 	.word	0x20000344
 8001864:	200003d4 	.word	0x200003d4
 8001868:	20000290 	.word	0x20000290
 800186c:	200000fd 	.word	0x200000fd
 8001870:	20000150 	.word	0x20000150
 8001874:	200004f4 	.word	0x200004f4
 8001878:	200004ac 	.word	0x200004ac
 800187c:	00000000 	.word	0x00000000
 8001880:	200001a0 	.word	0x200001a0
 8001884:	42c80000 	.word	0x42c80000
 8001888:	42700000 	.word	0x42700000
 800188c:	20000158 	.word	0x20000158
 8001890:	200001e8 	.word	0x200001e8
 8001894:	200000ec 	.word	0x200000ec
 8001898:	20000464 	.word	0x20000464
 800189c:	40021000 	.word	0x40021000
 80018a0:	40020800 	.word	0x40020800
 80018a4:	200000f0 	.word	0x200000f0

080018a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b094      	sub	sp, #80	@ 0x50
 80018ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ae:	f107 0320 	add.w	r3, r7, #32
 80018b2:	2230      	movs	r2, #48	@ 0x30
 80018b4:	2100      	movs	r1, #0
 80018b6:	4618      	mov	r0, r3
 80018b8:	f007 f800 	bl	80088bc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018bc:	f107 030c 	add.w	r3, r7, #12
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	605a      	str	r2, [r3, #4]
 80018c6:	609a      	str	r2, [r3, #8]
 80018c8:	60da      	str	r2, [r3, #12]
 80018ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80018cc:	2300      	movs	r3, #0
 80018ce:	60bb      	str	r3, [r7, #8]
 80018d0:	4b27      	ldr	r3, [pc, #156]	@ (8001970 <SystemClock_Config+0xc8>)
 80018d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018d4:	4a26      	ldr	r2, [pc, #152]	@ (8001970 <SystemClock_Config+0xc8>)
 80018d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018da:	6413      	str	r3, [r2, #64]	@ 0x40
 80018dc:	4b24      	ldr	r3, [pc, #144]	@ (8001970 <SystemClock_Config+0xc8>)
 80018de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018e4:	60bb      	str	r3, [r7, #8]
 80018e6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018e8:	2300      	movs	r3, #0
 80018ea:	607b      	str	r3, [r7, #4]
 80018ec:	4b21      	ldr	r3, [pc, #132]	@ (8001974 <SystemClock_Config+0xcc>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a20      	ldr	r2, [pc, #128]	@ (8001974 <SystemClock_Config+0xcc>)
 80018f2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80018f6:	6013      	str	r3, [r2, #0]
 80018f8:	4b1e      	ldr	r3, [pc, #120]	@ (8001974 <SystemClock_Config+0xcc>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001900:	607b      	str	r3, [r7, #4]
 8001902:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001904:	2302      	movs	r3, #2
 8001906:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001908:	2301      	movs	r3, #1
 800190a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800190c:	2310      	movs	r3, #16
 800190e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001910:	2302      	movs	r3, #2
 8001912:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001914:	2300      	movs	r3, #0
 8001916:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001918:	2308      	movs	r3, #8
 800191a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800191c:	2348      	movs	r3, #72	@ 0x48
 800191e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001920:	2302      	movs	r3, #2
 8001922:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001924:	2304      	movs	r3, #4
 8001926:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001928:	f107 0320 	add.w	r3, r7, #32
 800192c:	4618      	mov	r0, r3
 800192e:	f004 f8fb 	bl	8005b28 <HAL_RCC_OscConfig>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d001      	beq.n	800193c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001938:	f000 ffdc 	bl	80028f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800193c:	230f      	movs	r3, #15
 800193e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001940:	2302      	movs	r3, #2
 8001942:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001944:	2300      	movs	r3, #0
 8001946:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001948:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800194c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800194e:	2300      	movs	r3, #0
 8001950:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001952:	f107 030c 	add.w	r3, r7, #12
 8001956:	2102      	movs	r1, #2
 8001958:	4618      	mov	r0, r3
 800195a:	f004 fb5d 	bl	8006018 <HAL_RCC_ClockConfig>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001964:	f000 ffc6 	bl	80028f4 <Error_Handler>
  }
}
 8001968:	bf00      	nop
 800196a:	3750      	adds	r7, #80	@ 0x50
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}
 8001970:	40023800 	.word	0x40023800
 8001974:	40007000 	.word	0x40007000

08001978 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800197c:	4b12      	ldr	r3, [pc, #72]	@ (80019c8 <MX_I2C1_Init+0x50>)
 800197e:	4a13      	ldr	r2, [pc, #76]	@ (80019cc <MX_I2C1_Init+0x54>)
 8001980:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001982:	4b11      	ldr	r3, [pc, #68]	@ (80019c8 <MX_I2C1_Init+0x50>)
 8001984:	4a12      	ldr	r2, [pc, #72]	@ (80019d0 <MX_I2C1_Init+0x58>)
 8001986:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001988:	4b0f      	ldr	r3, [pc, #60]	@ (80019c8 <MX_I2C1_Init+0x50>)
 800198a:	2200      	movs	r2, #0
 800198c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800198e:	4b0e      	ldr	r3, [pc, #56]	@ (80019c8 <MX_I2C1_Init+0x50>)
 8001990:	2200      	movs	r2, #0
 8001992:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001994:	4b0c      	ldr	r3, [pc, #48]	@ (80019c8 <MX_I2C1_Init+0x50>)
 8001996:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800199a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800199c:	4b0a      	ldr	r3, [pc, #40]	@ (80019c8 <MX_I2C1_Init+0x50>)
 800199e:	2200      	movs	r2, #0
 80019a0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80019a2:	4b09      	ldr	r3, [pc, #36]	@ (80019c8 <MX_I2C1_Init+0x50>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80019a8:	4b07      	ldr	r3, [pc, #28]	@ (80019c8 <MX_I2C1_Init+0x50>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80019ae:	4b06      	ldr	r3, [pc, #24]	@ (80019c8 <MX_I2C1_Init+0x50>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80019b4:	4804      	ldr	r0, [pc, #16]	@ (80019c8 <MX_I2C1_Init+0x50>)
 80019b6:	f002 fc61 	bl	800427c <HAL_I2C_Init>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d001      	beq.n	80019c4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80019c0:	f000 ff98 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80019c4:	bf00      	nop
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	2000023c 	.word	0x2000023c
 80019cc:	40005400 	.word	0x40005400
 80019d0:	000186a0 	.word	0x000186a0

080019d4 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80019d8:	4b12      	ldr	r3, [pc, #72]	@ (8001a24 <MX_I2C2_Init+0x50>)
 80019da:	4a13      	ldr	r2, [pc, #76]	@ (8001a28 <MX_I2C2_Init+0x54>)
 80019dc:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 80019de:	4b11      	ldr	r3, [pc, #68]	@ (8001a24 <MX_I2C2_Init+0x50>)
 80019e0:	4a12      	ldr	r2, [pc, #72]	@ (8001a2c <MX_I2C2_Init+0x58>)
 80019e2:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80019e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001a24 <MX_I2C2_Init+0x50>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80019ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001a24 <MX_I2C2_Init+0x50>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80019f0:	4b0c      	ldr	r3, [pc, #48]	@ (8001a24 <MX_I2C2_Init+0x50>)
 80019f2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019f6:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80019f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001a24 <MX_I2C2_Init+0x50>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80019fe:	4b09      	ldr	r3, [pc, #36]	@ (8001a24 <MX_I2C2_Init+0x50>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a04:	4b07      	ldr	r3, [pc, #28]	@ (8001a24 <MX_I2C2_Init+0x50>)
 8001a06:	2200      	movs	r2, #0
 8001a08:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a0a:	4b06      	ldr	r3, [pc, #24]	@ (8001a24 <MX_I2C2_Init+0x50>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001a10:	4804      	ldr	r0, [pc, #16]	@ (8001a24 <MX_I2C2_Init+0x50>)
 8001a12:	f002 fc33 	bl	800427c <HAL_I2C_Init>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001a1c:	f000 ff6a 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001a20:	bf00      	nop
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	20000290 	.word	0x20000290
 8001a28:	40005800 	.word	0x40005800
 8001a2c:	00061a80 	.word	0x00061a80

08001a30 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b096      	sub	sp, #88	@ 0x58
 8001a34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a36:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	601a      	str	r2, [r3, #0]
 8001a3e:	605a      	str	r2, [r3, #4]
 8001a40:	609a      	str	r2, [r3, #8]
 8001a42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a44:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001a48:	2200      	movs	r2, #0
 8001a4a:	601a      	str	r2, [r3, #0]
 8001a4c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001a4e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a52:	2200      	movs	r2, #0
 8001a54:	601a      	str	r2, [r3, #0]
 8001a56:	605a      	str	r2, [r3, #4]
 8001a58:	609a      	str	r2, [r3, #8]
 8001a5a:	60da      	str	r2, [r3, #12]
 8001a5c:	611a      	str	r2, [r3, #16]
 8001a5e:	615a      	str	r2, [r3, #20]
 8001a60:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001a62:	1d3b      	adds	r3, r7, #4
 8001a64:	2220      	movs	r2, #32
 8001a66:	2100      	movs	r1, #0
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f006 ff27 	bl	80088bc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001a6e:	4b3f      	ldr	r3, [pc, #252]	@ (8001b6c <MX_TIM1_Init+0x13c>)
 8001a70:	4a3f      	ldr	r2, [pc, #252]	@ (8001b70 <MX_TIM1_Init+0x140>)
 8001a72:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1439;
 8001a74:	4b3d      	ldr	r3, [pc, #244]	@ (8001b6c <MX_TIM1_Init+0x13c>)
 8001a76:	f240 529f 	movw	r2, #1439	@ 0x59f
 8001a7a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a7c:	4b3b      	ldr	r3, [pc, #236]	@ (8001b6c <MX_TIM1_Init+0x13c>)
 8001a7e:	2200      	movs	r2, #0
 8001a80:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001a82:	4b3a      	ldr	r3, [pc, #232]	@ (8001b6c <MX_TIM1_Init+0x13c>)
 8001a84:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001a88:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a8a:	4b38      	ldr	r3, [pc, #224]	@ (8001b6c <MX_TIM1_Init+0x13c>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001a90:	4b36      	ldr	r3, [pc, #216]	@ (8001b6c <MX_TIM1_Init+0x13c>)
 8001a92:	2200      	movs	r2, #0
 8001a94:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a96:	4b35      	ldr	r3, [pc, #212]	@ (8001b6c <MX_TIM1_Init+0x13c>)
 8001a98:	2200      	movs	r2, #0
 8001a9a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001a9c:	4833      	ldr	r0, [pc, #204]	@ (8001b6c <MX_TIM1_Init+0x13c>)
 8001a9e:	f004 fc9b 	bl	80063d8 <HAL_TIM_Base_Init>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d001      	beq.n	8001aac <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001aa8:	f000 ff24 	bl	80028f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001aac:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ab0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ab2:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	482c      	ldr	r0, [pc, #176]	@ (8001b6c <MX_TIM1_Init+0x13c>)
 8001aba:	f005 faf3 	bl	80070a4 <HAL_TIM_ConfigClockSource>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001ac4:	f000 ff16 	bl	80028f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001ac8:	4828      	ldr	r0, [pc, #160]	@ (8001b6c <MX_TIM1_Init+0x13c>)
 8001aca:	f004 ff4b 	bl	8006964 <HAL_TIM_PWM_Init>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001ad4:	f000 ff0e 	bl	80028f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ad8:	2300      	movs	r3, #0
 8001ada:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001adc:	2300      	movs	r3, #0
 8001ade:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001ae0:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4821      	ldr	r0, [pc, #132]	@ (8001b6c <MX_TIM1_Init+0x13c>)
 8001ae8:	f005 fede 	bl	80078a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 8001af2:	f000 feff 	bl	80028f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001af6:	2360      	movs	r3, #96	@ 0x60
 8001af8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001afa:	2300      	movs	r3, #0
 8001afc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001afe:	2300      	movs	r3, #0
 8001b00:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001b02:	2300      	movs	r3, #0
 8001b04:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b06:	2300      	movs	r3, #0
 8001b08:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b12:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b16:	2204      	movs	r2, #4
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4814      	ldr	r0, [pc, #80]	@ (8001b6c <MX_TIM1_Init+0x13c>)
 8001b1c:	f005 fa00 	bl	8006f20 <HAL_TIM_PWM_ConfigChannel>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 8001b26:	f000 fee5 	bl	80028f4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001b32:	2300      	movs	r3, #0
 8001b34:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001b36:	2300      	movs	r3, #0
 8001b38:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001b3e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001b42:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001b44:	2300      	movs	r3, #0
 8001b46:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001b48:	1d3b      	adds	r3, r7, #4
 8001b4a:	4619      	mov	r1, r3
 8001b4c:	4807      	ldr	r0, [pc, #28]	@ (8001b6c <MX_TIM1_Init+0x13c>)
 8001b4e:	f005 ff27 	bl	80079a0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001b52:	4603      	mov	r3, r0
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d001      	beq.n	8001b5c <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8001b58:	f000 fecc 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001b5c:	4803      	ldr	r0, [pc, #12]	@ (8001b6c <MX_TIM1_Init+0x13c>)
 8001b5e:	f001 f87f 	bl	8002c60 <HAL_TIM_MspPostInit>

}
 8001b62:	bf00      	nop
 8001b64:	3758      	adds	r7, #88	@ 0x58
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	20000344 	.word	0x20000344
 8001b70:	40010000 	.word	0x40010000

08001b74 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b7a:	f107 0308 	add.w	r3, r7, #8
 8001b7e:	2200      	movs	r2, #0
 8001b80:	601a      	str	r2, [r3, #0]
 8001b82:	605a      	str	r2, [r3, #4]
 8001b84:	609a      	str	r2, [r3, #8]
 8001b86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b88:	463b      	mov	r3, r7
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	601a      	str	r2, [r3, #0]
 8001b8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001b90:	4b1d      	ldr	r3, [pc, #116]	@ (8001c08 <MX_TIM2_Init+0x94>)
 8001b92:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b96:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8001b98:	4b1b      	ldr	r3, [pc, #108]	@ (8001c08 <MX_TIM2_Init+0x94>)
 8001b9a:	2247      	movs	r2, #71	@ 0x47
 8001b9c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b9e:	4b1a      	ldr	r3, [pc, #104]	@ (8001c08 <MX_TIM2_Init+0x94>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001ba4:	4b18      	ldr	r3, [pc, #96]	@ (8001c08 <MX_TIM2_Init+0x94>)
 8001ba6:	f04f 32ff 	mov.w	r2, #4294967295
 8001baa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bac:	4b16      	ldr	r3, [pc, #88]	@ (8001c08 <MX_TIM2_Init+0x94>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bb2:	4b15      	ldr	r3, [pc, #84]	@ (8001c08 <MX_TIM2_Init+0x94>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001bb8:	4813      	ldr	r0, [pc, #76]	@ (8001c08 <MX_TIM2_Init+0x94>)
 8001bba:	f004 fc0d 	bl	80063d8 <HAL_TIM_Base_Init>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001bc4:	f000 fe96 	bl	80028f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bc8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bcc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001bce:	f107 0308 	add.w	r3, r7, #8
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	480c      	ldr	r0, [pc, #48]	@ (8001c08 <MX_TIM2_Init+0x94>)
 8001bd6:	f005 fa65 	bl	80070a4 <HAL_TIM_ConfigClockSource>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001be0:	f000 fe88 	bl	80028f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001be4:	2300      	movs	r3, #0
 8001be6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001be8:	2300      	movs	r3, #0
 8001bea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001bec:	463b      	mov	r3, r7
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4805      	ldr	r0, [pc, #20]	@ (8001c08 <MX_TIM2_Init+0x94>)
 8001bf2:	f005 fe59 	bl	80078a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001bfc:	f000 fe7a 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001c00:	bf00      	nop
 8001c02:	3718      	adds	r7, #24
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	2000038c 	.word	0x2000038c

08001c0c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b08e      	sub	sp, #56	@ 0x38
 8001c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c12:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
 8001c1a:	605a      	str	r2, [r3, #4]
 8001c1c:	609a      	str	r2, [r3, #8]
 8001c1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c20:	f107 0320 	add.w	r3, r7, #32
 8001c24:	2200      	movs	r2, #0
 8001c26:	601a      	str	r2, [r3, #0]
 8001c28:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c2a:	1d3b      	adds	r3, r7, #4
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	601a      	str	r2, [r3, #0]
 8001c30:	605a      	str	r2, [r3, #4]
 8001c32:	609a      	str	r2, [r3, #8]
 8001c34:	60da      	str	r2, [r3, #12]
 8001c36:	611a      	str	r2, [r3, #16]
 8001c38:	615a      	str	r2, [r3, #20]
 8001c3a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001c3c:	4b38      	ldr	r3, [pc, #224]	@ (8001d20 <MX_TIM3_Init+0x114>)
 8001c3e:	4a39      	ldr	r2, [pc, #228]	@ (8001d24 <MX_TIM3_Init+0x118>)
 8001c40:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1439;
 8001c42:	4b37      	ldr	r3, [pc, #220]	@ (8001d20 <MX_TIM3_Init+0x114>)
 8001c44:	f240 529f 	movw	r2, #1439	@ 0x59f
 8001c48:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c4a:	4b35      	ldr	r3, [pc, #212]	@ (8001d20 <MX_TIM3_Init+0x114>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001c50:	4b33      	ldr	r3, [pc, #204]	@ (8001d20 <MX_TIM3_Init+0x114>)
 8001c52:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c56:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c58:	4b31      	ldr	r3, [pc, #196]	@ (8001d20 <MX_TIM3_Init+0x114>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c5e:	4b30      	ldr	r3, [pc, #192]	@ (8001d20 <MX_TIM3_Init+0x114>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c64:	482e      	ldr	r0, [pc, #184]	@ (8001d20 <MX_TIM3_Init+0x114>)
 8001c66:	f004 fbb7 	bl	80063d8 <HAL_TIM_Base_Init>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001c70:	f000 fe40 	bl	80028f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c78:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c7a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4827      	ldr	r0, [pc, #156]	@ (8001d20 <MX_TIM3_Init+0x114>)
 8001c82:	f005 fa0f 	bl	80070a4 <HAL_TIM_ConfigClockSource>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001c8c:	f000 fe32 	bl	80028f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c90:	4823      	ldr	r0, [pc, #140]	@ (8001d20 <MX_TIM3_Init+0x114>)
 8001c92:	f004 fe67 	bl	8006964 <HAL_TIM_PWM_Init>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001c9c:	f000 fe2a 	bl	80028f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001ca8:	f107 0320 	add.w	r3, r7, #32
 8001cac:	4619      	mov	r1, r3
 8001cae:	481c      	ldr	r0, [pc, #112]	@ (8001d20 <MX_TIM3_Init+0x114>)
 8001cb0:	f005 fdfa 	bl	80078a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001cb4:	4603      	mov	r3, r0
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001cba:	f000 fe1b 	bl	80028f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cbe:	2360      	movs	r3, #96	@ 0x60
 8001cc0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001cce:	1d3b      	adds	r3, r7, #4
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4812      	ldr	r0, [pc, #72]	@ (8001d20 <MX_TIM3_Init+0x114>)
 8001cd6:	f005 f923 	bl	8006f20 <HAL_TIM_PWM_ConfigChannel>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001ce0:	f000 fe08 	bl	80028f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ce4:	1d3b      	adds	r3, r7, #4
 8001ce6:	2204      	movs	r2, #4
 8001ce8:	4619      	mov	r1, r3
 8001cea:	480d      	ldr	r0, [pc, #52]	@ (8001d20 <MX_TIM3_Init+0x114>)
 8001cec:	f005 f918 	bl	8006f20 <HAL_TIM_PWM_ConfigChannel>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8001cf6:	f000 fdfd 	bl	80028f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001cfa:	1d3b      	adds	r3, r7, #4
 8001cfc:	2208      	movs	r2, #8
 8001cfe:	4619      	mov	r1, r3
 8001d00:	4807      	ldr	r0, [pc, #28]	@ (8001d20 <MX_TIM3_Init+0x114>)
 8001d02:	f005 f90d 	bl	8006f20 <HAL_TIM_PWM_ConfigChannel>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001d0c:	f000 fdf2 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001d10:	4803      	ldr	r0, [pc, #12]	@ (8001d20 <MX_TIM3_Init+0x114>)
 8001d12:	f000 ffa5 	bl	8002c60 <HAL_TIM_MspPostInit>

}
 8001d16:	bf00      	nop
 8001d18:	3738      	adds	r7, #56	@ 0x38
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	200003d4 	.word	0x200003d4
 8001d24:	40000400 	.word	0x40000400

08001d28 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d2e:	f107 0308 	add.w	r3, r7, #8
 8001d32:	2200      	movs	r2, #0
 8001d34:	601a      	str	r2, [r3, #0]
 8001d36:	605a      	str	r2, [r3, #4]
 8001d38:	609a      	str	r2, [r3, #8]
 8001d3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d3c:	463b      	mov	r3, r7
 8001d3e:	2200      	movs	r2, #0
 8001d40:	601a      	str	r2, [r3, #0]
 8001d42:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001d44:	4b1d      	ldr	r3, [pc, #116]	@ (8001dbc <MX_TIM4_Init+0x94>)
 8001d46:	4a1e      	ldr	r2, [pc, #120]	@ (8001dc0 <MX_TIM4_Init+0x98>)
 8001d48:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 3999;
 8001d4a:	4b1c      	ldr	r3, [pc, #112]	@ (8001dbc <MX_TIM4_Init+0x94>)
 8001d4c:	f640 729f 	movw	r2, #3999	@ 0xf9f
 8001d50:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d52:	4b1a      	ldr	r3, [pc, #104]	@ (8001dbc <MX_TIM4_Init+0x94>)
 8001d54:	2200      	movs	r2, #0
 8001d56:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 8999;
 8001d58:	4b18      	ldr	r3, [pc, #96]	@ (8001dbc <MX_TIM4_Init+0x94>)
 8001d5a:	f242 3227 	movw	r2, #8999	@ 0x2327
 8001d5e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d60:	4b16      	ldr	r3, [pc, #88]	@ (8001dbc <MX_TIM4_Init+0x94>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001d66:	4b15      	ldr	r3, [pc, #84]	@ (8001dbc <MX_TIM4_Init+0x94>)
 8001d68:	2280      	movs	r2, #128	@ 0x80
 8001d6a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001d6c:	4813      	ldr	r0, [pc, #76]	@ (8001dbc <MX_TIM4_Init+0x94>)
 8001d6e:	f004 fb33 	bl	80063d8 <HAL_TIM_Base_Init>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001d78:	f000 fdbc 	bl	80028f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d80:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001d82:	f107 0308 	add.w	r3, r7, #8
 8001d86:	4619      	mov	r1, r3
 8001d88:	480c      	ldr	r0, [pc, #48]	@ (8001dbc <MX_TIM4_Init+0x94>)
 8001d8a:	f005 f98b 	bl	80070a4 <HAL_TIM_ConfigClockSource>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001d94:	f000 fdae 	bl	80028f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001da0:	463b      	mov	r3, r7
 8001da2:	4619      	mov	r1, r3
 8001da4:	4805      	ldr	r0, [pc, #20]	@ (8001dbc <MX_TIM4_Init+0x94>)
 8001da6:	f005 fd7f 	bl	80078a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001daa:	4603      	mov	r3, r0
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d001      	beq.n	8001db4 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001db0:	f000 fda0 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001db4:	bf00      	nop
 8001db6:	3718      	adds	r7, #24
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	2000041c 	.word	0x2000041c
 8001dc0:	40000800 	.word	0x40000800

08001dc4 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b086      	sub	sp, #24
 8001dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dca:	f107 0308 	add.w	r3, r7, #8
 8001dce:	2200      	movs	r2, #0
 8001dd0:	601a      	str	r2, [r3, #0]
 8001dd2:	605a      	str	r2, [r3, #4]
 8001dd4:	609a      	str	r2, [r3, #8]
 8001dd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001dd8:	463b      	mov	r3, r7
 8001dda:	2200      	movs	r2, #0
 8001ddc:	601a      	str	r2, [r3, #0]
 8001dde:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001de0:	4b1d      	ldr	r3, [pc, #116]	@ (8001e58 <MX_TIM5_Init+0x94>)
 8001de2:	4a1e      	ldr	r2, [pc, #120]	@ (8001e5c <MX_TIM5_Init+0x98>)
 8001de4:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 71;
 8001de6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e58 <MX_TIM5_Init+0x94>)
 8001de8:	2247      	movs	r2, #71	@ 0x47
 8001dea:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dec:	4b1a      	ldr	r3, [pc, #104]	@ (8001e58 <MX_TIM5_Init+0x94>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001df2:	4b19      	ldr	r3, [pc, #100]	@ (8001e58 <MX_TIM5_Init+0x94>)
 8001df4:	f04f 32ff 	mov.w	r2, #4294967295
 8001df8:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dfa:	4b17      	ldr	r3, [pc, #92]	@ (8001e58 <MX_TIM5_Init+0x94>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e00:	4b15      	ldr	r3, [pc, #84]	@ (8001e58 <MX_TIM5_Init+0x94>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001e06:	4814      	ldr	r0, [pc, #80]	@ (8001e58 <MX_TIM5_Init+0x94>)
 8001e08:	f004 fae6 	bl	80063d8 <HAL_TIM_Base_Init>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001e12:	f000 fd6f 	bl	80028f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001e1c:	f107 0308 	add.w	r3, r7, #8
 8001e20:	4619      	mov	r1, r3
 8001e22:	480d      	ldr	r0, [pc, #52]	@ (8001e58 <MX_TIM5_Init+0x94>)
 8001e24:	f005 f93e 	bl	80070a4 <HAL_TIM_ConfigClockSource>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d001      	beq.n	8001e32 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001e2e:	f000 fd61 	bl	80028f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e32:	2300      	movs	r3, #0
 8001e34:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e36:	2300      	movs	r3, #0
 8001e38:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001e3a:	463b      	mov	r3, r7
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4806      	ldr	r0, [pc, #24]	@ (8001e58 <MX_TIM5_Init+0x94>)
 8001e40:	f005 fd32 	bl	80078a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001e4a:	f000 fd53 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001e4e:	bf00      	nop
 8001e50:	3718      	adds	r7, #24
 8001e52:	46bd      	mov	sp, r7
 8001e54:	bd80      	pop	{r7, pc}
 8001e56:	bf00      	nop
 8001e58:	20000464 	.word	0x20000464
 8001e5c:	40000c00 	.word	0x40000c00

08001e60 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b096      	sub	sp, #88	@ 0x58
 8001e64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e66:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	601a      	str	r2, [r3, #0]
 8001e6e:	605a      	str	r2, [r3, #4]
 8001e70:	609a      	str	r2, [r3, #8]
 8001e72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e74:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001e78:	2200      	movs	r2, #0
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e82:	2200      	movs	r2, #0
 8001e84:	601a      	str	r2, [r3, #0]
 8001e86:	605a      	str	r2, [r3, #4]
 8001e88:	609a      	str	r2, [r3, #8]
 8001e8a:	60da      	str	r2, [r3, #12]
 8001e8c:	611a      	str	r2, [r3, #16]
 8001e8e:	615a      	str	r2, [r3, #20]
 8001e90:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e92:	1d3b      	adds	r3, r7, #4
 8001e94:	2220      	movs	r2, #32
 8001e96:	2100      	movs	r1, #0
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f006 fd0f 	bl	80088bc <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001e9e:	4b4b      	ldr	r3, [pc, #300]	@ (8001fcc <MX_TIM8_Init+0x16c>)
 8001ea0:	4a4b      	ldr	r2, [pc, #300]	@ (8001fd0 <MX_TIM8_Init+0x170>)
 8001ea2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 71;
 8001ea4:	4b49      	ldr	r3, [pc, #292]	@ (8001fcc <MX_TIM8_Init+0x16c>)
 8001ea6:	2247      	movs	r2, #71	@ 0x47
 8001ea8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eaa:	4b48      	ldr	r3, [pc, #288]	@ (8001fcc <MX_TIM8_Init+0x16c>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8001eb0:	4b46      	ldr	r3, [pc, #280]	@ (8001fcc <MX_TIM8_Init+0x16c>)
 8001eb2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001eb6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eb8:	4b44      	ldr	r3, [pc, #272]	@ (8001fcc <MX_TIM8_Init+0x16c>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001ebe:	4b43      	ldr	r3, [pc, #268]	@ (8001fcc <MX_TIM8_Init+0x16c>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ec4:	4b41      	ldr	r3, [pc, #260]	@ (8001fcc <MX_TIM8_Init+0x16c>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8001eca:	4840      	ldr	r0, [pc, #256]	@ (8001fcc <MX_TIM8_Init+0x16c>)
 8001ecc:	f004 fa84 	bl	80063d8 <HAL_TIM_Base_Init>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8001ed6:	f000 fd0d 	bl	80028f4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001eda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ede:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001ee0:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4839      	ldr	r0, [pc, #228]	@ (8001fcc <MX_TIM8_Init+0x16c>)
 8001ee8:	f005 f8dc 	bl	80070a4 <HAL_TIM_ConfigClockSource>
 8001eec:	4603      	mov	r3, r0
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d001      	beq.n	8001ef6 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001ef2:	f000 fcff 	bl	80028f4 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 8001ef6:	4835      	ldr	r0, [pc, #212]	@ (8001fcc <MX_TIM8_Init+0x16c>)
 8001ef8:	f004 fbc5 	bl	8006686 <HAL_TIM_OC_Init>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d001      	beq.n	8001f06 <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8001f02:	f000 fcf7 	bl	80028f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f06:	2300      	movs	r3, #0
 8001f08:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001f0e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f12:	4619      	mov	r1, r3
 8001f14:	482d      	ldr	r0, [pc, #180]	@ (8001fcc <MX_TIM8_Init+0x16c>)
 8001f16:	f005 fcc7 	bl	80078a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d001      	beq.n	8001f24 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8001f20:	f000 fce8 	bl	80028f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001f24:	2300      	movs	r3, #0
 8001f26:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 100;
 8001f28:	2364      	movs	r3, #100	@ 0x64
 8001f2a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f30:	2300      	movs	r3, #0
 8001f32:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f34:	2300      	movs	r3, #0
 8001f36:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f40:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f44:	2204      	movs	r2, #4
 8001f46:	4619      	mov	r1, r3
 8001f48:	4820      	ldr	r0, [pc, #128]	@ (8001fcc <MX_TIM8_Init+0x16c>)
 8001f4a:	f004 ff8d 	bl	8006e68 <HAL_TIM_OC_ConfigChannel>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <MX_TIM8_Init+0xf8>
  {
    Error_Handler();
 8001f54:	f000 fcce 	bl	80028f4 <Error_Handler>
  }
  sConfigOC.Pulse = 250;
 8001f58:	23fa      	movs	r3, #250	@ 0xfa
 8001f5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001f5c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f60:	2208      	movs	r2, #8
 8001f62:	4619      	mov	r1, r3
 8001f64:	4819      	ldr	r0, [pc, #100]	@ (8001fcc <MX_TIM8_Init+0x16c>)
 8001f66:	f004 ff7f 	bl	8006e68 <HAL_TIM_OC_ConfigChannel>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d001      	beq.n	8001f74 <MX_TIM8_Init+0x114>
  {
    Error_Handler();
 8001f70:	f000 fcc0 	bl	80028f4 <Error_Handler>
  }
  sConfigOC.Pulse = 750;
 8001f74:	f240 23ee 	movw	r3, #750	@ 0x2ee
 8001f78:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001f7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f7e:	220c      	movs	r2, #12
 8001f80:	4619      	mov	r1, r3
 8001f82:	4812      	ldr	r0, [pc, #72]	@ (8001fcc <MX_TIM8_Init+0x16c>)
 8001f84:	f004 ff70 	bl	8006e68 <HAL_TIM_OC_ConfigChannel>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d001      	beq.n	8001f92 <MX_TIM8_Init+0x132>
  {
    Error_Handler();
 8001f8e:	f000 fcb1 	bl	80028f4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f92:	2300      	movs	r3, #0
 8001f94:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f96:	2300      	movs	r3, #0
 8001f98:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fa6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001faa:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001fac:	2300      	movs	r3, #0
 8001fae:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001fb0:	1d3b      	adds	r3, r7, #4
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	4805      	ldr	r0, [pc, #20]	@ (8001fcc <MX_TIM8_Init+0x16c>)
 8001fb6:	f005 fcf3 	bl	80079a0 <HAL_TIMEx_ConfigBreakDeadTime>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <MX_TIM8_Init+0x164>
  {
    Error_Handler();
 8001fc0:	f000 fc98 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001fc4:	bf00      	nop
 8001fc6:	3758      	adds	r7, #88	@ 0x58
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	200004ac 	.word	0x200004ac
 8001fd0:	40010400 	.word	0x40010400

08001fd4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001fd8:	4b11      	ldr	r3, [pc, #68]	@ (8002020 <MX_USART1_UART_Init+0x4c>)
 8001fda:	4a12      	ldr	r2, [pc, #72]	@ (8002024 <MX_USART1_UART_Init+0x50>)
 8001fdc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001fde:	4b10      	ldr	r3, [pc, #64]	@ (8002020 <MX_USART1_UART_Init+0x4c>)
 8001fe0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001fe4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001fe6:	4b0e      	ldr	r3, [pc, #56]	@ (8002020 <MX_USART1_UART_Init+0x4c>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001fec:	4b0c      	ldr	r3, [pc, #48]	@ (8002020 <MX_USART1_UART_Init+0x4c>)
 8001fee:	2200      	movs	r2, #0
 8001ff0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001ff2:	4b0b      	ldr	r3, [pc, #44]	@ (8002020 <MX_USART1_UART_Init+0x4c>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001ff8:	4b09      	ldr	r3, [pc, #36]	@ (8002020 <MX_USART1_UART_Init+0x4c>)
 8001ffa:	220c      	movs	r2, #12
 8001ffc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ffe:	4b08      	ldr	r3, [pc, #32]	@ (8002020 <MX_USART1_UART_Init+0x4c>)
 8002000:	2200      	movs	r2, #0
 8002002:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002004:	4b06      	ldr	r3, [pc, #24]	@ (8002020 <MX_USART1_UART_Init+0x4c>)
 8002006:	2200      	movs	r2, #0
 8002008:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800200a:	4805      	ldr	r0, [pc, #20]	@ (8002020 <MX_USART1_UART_Init+0x4c>)
 800200c:	f005 fd2e 	bl	8007a6c <HAL_UART_Init>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002016:	f000 fc6d 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800201a:	bf00      	nop
 800201c:	bd80      	pop	{r7, pc}
 800201e:	bf00      	nop
 8002020:	200004f4 	.word	0x200004f4
 8002024:	40011000 	.word	0x40011000

08002028 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800202c:	4b11      	ldr	r3, [pc, #68]	@ (8002074 <MX_USART2_UART_Init+0x4c>)
 800202e:	4a12      	ldr	r2, [pc, #72]	@ (8002078 <MX_USART2_UART_Init+0x50>)
 8002030:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002032:	4b10      	ldr	r3, [pc, #64]	@ (8002074 <MX_USART2_UART_Init+0x4c>)
 8002034:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002038:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800203a:	4b0e      	ldr	r3, [pc, #56]	@ (8002074 <MX_USART2_UART_Init+0x4c>)
 800203c:	2200      	movs	r2, #0
 800203e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002040:	4b0c      	ldr	r3, [pc, #48]	@ (8002074 <MX_USART2_UART_Init+0x4c>)
 8002042:	2200      	movs	r2, #0
 8002044:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002046:	4b0b      	ldr	r3, [pc, #44]	@ (8002074 <MX_USART2_UART_Init+0x4c>)
 8002048:	2200      	movs	r2, #0
 800204a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800204c:	4b09      	ldr	r3, [pc, #36]	@ (8002074 <MX_USART2_UART_Init+0x4c>)
 800204e:	220c      	movs	r2, #12
 8002050:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002052:	4b08      	ldr	r3, [pc, #32]	@ (8002074 <MX_USART2_UART_Init+0x4c>)
 8002054:	2200      	movs	r2, #0
 8002056:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002058:	4b06      	ldr	r3, [pc, #24]	@ (8002074 <MX_USART2_UART_Init+0x4c>)
 800205a:	2200      	movs	r2, #0
 800205c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800205e:	4805      	ldr	r0, [pc, #20]	@ (8002074 <MX_USART2_UART_Init+0x4c>)
 8002060:	f005 fd04 	bl	8007a6c <HAL_UART_Init>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800206a:	f000 fc43 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800206e:	bf00      	nop
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	2000053c 	.word	0x2000053c
 8002078:	40004400 	.word	0x40004400

0800207c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002080:	4b11      	ldr	r3, [pc, #68]	@ (80020c8 <MX_USART6_UART_Init+0x4c>)
 8002082:	4a12      	ldr	r2, [pc, #72]	@ (80020cc <MX_USART6_UART_Init+0x50>)
 8002084:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002086:	4b10      	ldr	r3, [pc, #64]	@ (80020c8 <MX_USART6_UART_Init+0x4c>)
 8002088:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800208c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800208e:	4b0e      	ldr	r3, [pc, #56]	@ (80020c8 <MX_USART6_UART_Init+0x4c>)
 8002090:	2200      	movs	r2, #0
 8002092:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002094:	4b0c      	ldr	r3, [pc, #48]	@ (80020c8 <MX_USART6_UART_Init+0x4c>)
 8002096:	2200      	movs	r2, #0
 8002098:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800209a:	4b0b      	ldr	r3, [pc, #44]	@ (80020c8 <MX_USART6_UART_Init+0x4c>)
 800209c:	2200      	movs	r2, #0
 800209e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80020a0:	4b09      	ldr	r3, [pc, #36]	@ (80020c8 <MX_USART6_UART_Init+0x4c>)
 80020a2:	220c      	movs	r2, #12
 80020a4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020a6:	4b08      	ldr	r3, [pc, #32]	@ (80020c8 <MX_USART6_UART_Init+0x4c>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80020ac:	4b06      	ldr	r3, [pc, #24]	@ (80020c8 <MX_USART6_UART_Init+0x4c>)
 80020ae:	2200      	movs	r2, #0
 80020b0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80020b2:	4805      	ldr	r0, [pc, #20]	@ (80020c8 <MX_USART6_UART_Init+0x4c>)
 80020b4:	f005 fcda 	bl	8007a6c <HAL_UART_Init>
 80020b8:	4603      	mov	r3, r0
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d001      	beq.n	80020c2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80020be:	f000 fc19 	bl	80028f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80020c2:	bf00      	nop
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	20000584 	.word	0x20000584
 80020cc:	40011400 	.word	0x40011400

080020d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b082      	sub	sp, #8
 80020d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	607b      	str	r3, [r7, #4]
 80020da:	4b1b      	ldr	r3, [pc, #108]	@ (8002148 <MX_DMA_Init+0x78>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020de:	4a1a      	ldr	r2, [pc, #104]	@ (8002148 <MX_DMA_Init+0x78>)
 80020e0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80020e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020e6:	4b18      	ldr	r3, [pc, #96]	@ (8002148 <MX_DMA_Init+0x78>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020ee:	607b      	str	r3, [r7, #4]
 80020f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80020f2:	2300      	movs	r3, #0
 80020f4:	603b      	str	r3, [r7, #0]
 80020f6:	4b14      	ldr	r3, [pc, #80]	@ (8002148 <MX_DMA_Init+0x78>)
 80020f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fa:	4a13      	ldr	r2, [pc, #76]	@ (8002148 <MX_DMA_Init+0x78>)
 80020fc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002100:	6313      	str	r3, [r2, #48]	@ 0x30
 8002102:	4b11      	ldr	r3, [pc, #68]	@ (8002148 <MX_DMA_Init+0x78>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002106:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800210a:	603b      	str	r3, [r7, #0]
 800210c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 800210e:	2200      	movs	r2, #0
 8002110:	2100      	movs	r1, #0
 8002112:	200d      	movs	r0, #13
 8002114:	f001 f92b 	bl	800336e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8002118:	200d      	movs	r0, #13
 800211a:	f001 f944 	bl	80033a6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800211e:	2200      	movs	r2, #0
 8002120:	2100      	movs	r1, #0
 8002122:	2010      	movs	r0, #16
 8002124:	f001 f923 	bl	800336e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002128:	2010      	movs	r0, #16
 800212a:	f001 f93c 	bl	80033a6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800212e:	2200      	movs	r2, #0
 8002130:	2100      	movs	r1, #0
 8002132:	203a      	movs	r0, #58	@ 0x3a
 8002134:	f001 f91b 	bl	800336e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8002138:	203a      	movs	r0, #58	@ 0x3a
 800213a:	f001 f934 	bl	80033a6 <HAL_NVIC_EnableIRQ>

}
 800213e:	bf00      	nop
 8002140:	3708      	adds	r7, #8
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	40023800 	.word	0x40023800

0800214c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b08c      	sub	sp, #48	@ 0x30
 8002150:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002152:	f107 031c 	add.w	r3, r7, #28
 8002156:	2200      	movs	r2, #0
 8002158:	601a      	str	r2, [r3, #0]
 800215a:	605a      	str	r2, [r3, #4]
 800215c:	609a      	str	r2, [r3, #8]
 800215e:	60da      	str	r2, [r3, #12]
 8002160:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002162:	2300      	movs	r3, #0
 8002164:	61bb      	str	r3, [r7, #24]
 8002166:	4b54      	ldr	r3, [pc, #336]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 8002168:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216a:	4a53      	ldr	r2, [pc, #332]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 800216c:	f043 0310 	orr.w	r3, r3, #16
 8002170:	6313      	str	r3, [r2, #48]	@ 0x30
 8002172:	4b51      	ldr	r3, [pc, #324]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 8002174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002176:	f003 0310 	and.w	r3, r3, #16
 800217a:	61bb      	str	r3, [r7, #24]
 800217c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	617b      	str	r3, [r7, #20]
 8002182:	4b4d      	ldr	r3, [pc, #308]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002186:	4a4c      	ldr	r2, [pc, #304]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 8002188:	f043 0304 	orr.w	r3, r3, #4
 800218c:	6313      	str	r3, [r2, #48]	@ 0x30
 800218e:	4b4a      	ldr	r3, [pc, #296]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002192:	f003 0304 	and.w	r3, r3, #4
 8002196:	617b      	str	r3, [r7, #20]
 8002198:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	613b      	str	r3, [r7, #16]
 800219e:	4b46      	ldr	r3, [pc, #280]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a2:	4a45      	ldr	r2, [pc, #276]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 80021a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80021a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021aa:	4b43      	ldr	r3, [pc, #268]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021b2:	613b      	str	r3, [r7, #16]
 80021b4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	60fb      	str	r3, [r7, #12]
 80021ba:	4b3f      	ldr	r3, [pc, #252]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021be:	4a3e      	ldr	r2, [pc, #248]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 80021c0:	f043 0301 	orr.w	r3, r3, #1
 80021c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021c6:	4b3c      	ldr	r3, [pc, #240]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	60fb      	str	r3, [r7, #12]
 80021d0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d2:	2300      	movs	r3, #0
 80021d4:	60bb      	str	r3, [r7, #8]
 80021d6:	4b38      	ldr	r3, [pc, #224]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021da:	4a37      	ldr	r2, [pc, #220]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 80021dc:	f043 0302 	orr.w	r3, r3, #2
 80021e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80021e2:	4b35      	ldr	r3, [pc, #212]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021e6:	f003 0302 	and.w	r3, r3, #2
 80021ea:	60bb      	str	r3, [r7, #8]
 80021ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80021ee:	2300      	movs	r3, #0
 80021f0:	607b      	str	r3, [r7, #4]
 80021f2:	4b31      	ldr	r3, [pc, #196]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021f6:	4a30      	ldr	r2, [pc, #192]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 80021f8:	f043 0308 	orr.w	r3, r3, #8
 80021fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80021fe:	4b2e      	ldr	r3, [pc, #184]	@ (80022b8 <MX_GPIO_Init+0x16c>)
 8002200:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002202:	f003 0308 	and.w	r3, r3, #8
 8002206:	607b      	str	r3, [r7, #4]
 8002208:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LF_LED2_Pin|RB_LED2_Pin|RB_LED1_Pin|LF_LED1_Pin, GPIO_PIN_RESET);
 800220a:	2200      	movs	r2, #0
 800220c:	f24c 0106 	movw	r1, #49158	@ 0xc006
 8002210:	482a      	ldr	r0, [pc, #168]	@ (80022bc <MX_GPIO_Init+0x170>)
 8002212:	f001 ffff 	bl	8004214 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Pin|RF_LED1_Pin|RF_LED2_Pin, GPIO_PIN_RESET);
 8002216:	2200      	movs	r2, #0
 8002218:	f44f 5130 	mov.w	r1, #11264	@ 0x2c00
 800221c:	4828      	ldr	r0, [pc, #160]	@ (80022c0 <MX_GPIO_Init+0x174>)
 800221e:	f001 fff9 	bl	8004214 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LB_LED1_Pin|LB_LED2_Pin, GPIO_PIN_RESET);
 8002222:	2200      	movs	r2, #0
 8002224:	2130      	movs	r1, #48	@ 0x30
 8002226:	4827      	ldr	r0, [pc, #156]	@ (80022c4 <MX_GPIO_Init+0x178>)
 8002228:	f001 fff4 	bl	8004214 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUZZER_GPIO_Port, BUZZER_Pin, GPIO_PIN_SET);
 800222c:	2201      	movs	r2, #1
 800222e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002232:	4825      	ldr	r0, [pc, #148]	@ (80022c8 <MX_GPIO_Init+0x17c>)
 8002234:	f001 ffee 	bl	8004214 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LF_LED2_Pin RB_LED2_Pin RB_LED1_Pin LF_LED1_Pin */
  GPIO_InitStruct.Pin = LF_LED2_Pin|RB_LED2_Pin|RB_LED1_Pin|LF_LED1_Pin;
 8002238:	f24c 0306 	movw	r3, #49158	@ 0xc006
 800223c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800223e:	2301      	movs	r3, #1
 8002240:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002242:	2300      	movs	r3, #0
 8002244:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002246:	2300      	movs	r3, #0
 8002248:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800224a:	f107 031c 	add.w	r3, r7, #28
 800224e:	4619      	mov	r1, r3
 8002250:	481a      	ldr	r0, [pc, #104]	@ (80022bc <MX_GPIO_Init+0x170>)
 8002252:	f001 fd2f 	bl	8003cb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin RF_LED1_Pin RF_LED2_Pin */
  GPIO_InitStruct.Pin = LED_Pin|RF_LED1_Pin|RF_LED2_Pin;
 8002256:	f44f 5330 	mov.w	r3, #11264	@ 0x2c00
 800225a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800225c:	2301      	movs	r3, #1
 800225e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002260:	2300      	movs	r3, #0
 8002262:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002264:	2300      	movs	r3, #0
 8002266:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002268:	f107 031c 	add.w	r3, r7, #28
 800226c:	4619      	mov	r1, r3
 800226e:	4814      	ldr	r0, [pc, #80]	@ (80022c0 <MX_GPIO_Init+0x174>)
 8002270:	f001 fd20 	bl	8003cb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LB_LED1_Pin LB_LED2_Pin */
  GPIO_InitStruct.Pin = LB_LED1_Pin|LB_LED2_Pin;
 8002274:	2330      	movs	r3, #48	@ 0x30
 8002276:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002278:	2301      	movs	r3, #1
 800227a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227c:	2300      	movs	r3, #0
 800227e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002280:	2300      	movs	r3, #0
 8002282:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002284:	f107 031c 	add.w	r3, r7, #28
 8002288:	4619      	mov	r1, r3
 800228a:	480e      	ldr	r0, [pc, #56]	@ (80022c4 <MX_GPIO_Init+0x178>)
 800228c:	f001 fd12 	bl	8003cb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUZZER_Pin */
  GPIO_InitStruct.Pin = BUZZER_Pin;
 8002290:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002294:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002296:	2301      	movs	r3, #1
 8002298:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229a:	2300      	movs	r3, #0
 800229c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800229e:	2300      	movs	r3, #0
 80022a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 80022a2:	f107 031c 	add.w	r3, r7, #28
 80022a6:	4619      	mov	r1, r3
 80022a8:	4807      	ldr	r0, [pc, #28]	@ (80022c8 <MX_GPIO_Init+0x17c>)
 80022aa:	f001 fd03 	bl	8003cb4 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80022ae:	bf00      	nop
 80022b0:	3730      	adds	r7, #48	@ 0x30
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}
 80022b6:	bf00      	nop
 80022b8:	40023800 	.word	0x40023800
 80022bc:	40021000 	.word	0x40021000
 80022c0:	40020800 	.word	0x40020800
 80022c4:	40020000 	.word	0x40020000
 80022c8:	40020c00 	.word	0x40020c00

080022cc <I2C_ResetDataBusToPullUp>:
void sendUART(){
	sprintf((char*)numarray, "Roll: %d | Pitch: %d | Yaw: %d\n", (int)roll, (int)pitch, (int)angleZ);
	HAL_UART_Transmit(&huart6, numarray, strlen((char*)numarray), 500);
}

void I2C_ResetDataBusToPullUp(I2C_HandleTypeDef *hi2c){
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b088      	sub	sp, #32
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022d4:	f107 0308 	add.w	r3, r7, #8
 80022d8:	2200      	movs	r2, #0
 80022da:	601a      	str	r2, [r3, #0]
 80022dc:	605a      	str	r2, [r3, #4]
 80022de:	609a      	str	r2, [r3, #8]
 80022e0:	60da      	str	r2, [r3, #12]
 80022e2:	611a      	str	r2, [r3, #16]
	status = HAL_I2C_IsDeviceReady(hi2c, (0x68<<1), 20, 100);
 80022e4:	2364      	movs	r3, #100	@ 0x64
 80022e6:	2214      	movs	r2, #20
 80022e8:	21d0      	movs	r1, #208	@ 0xd0
 80022ea:	6878      	ldr	r0, [r7, #4]
 80022ec:	f002 fdf6 	bl	8004edc <HAL_I2C_IsDeviceReady>
 80022f0:	4603      	mov	r3, r0
 80022f2:	461a      	mov	r2, r3
 80022f4:	4b3a      	ldr	r3, [pc, #232]	@ (80023e0 <I2C_ResetDataBusToPullUp+0x114>)
 80022f6:	701a      	strb	r2, [r3, #0]

	if (status != HAL_OK){
 80022f8:	4b39      	ldr	r3, [pc, #228]	@ (80023e0 <I2C_ResetDataBusToPullUp+0x114>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d06c      	beq.n	80023da <I2C_ResetDataBusToPullUp+0x10e>
		//1. Deinitialize I2C peripheral
		HAL_I2C_DeInit(hi2c);
 8002300:	6878      	ldr	r0, [r7, #4]
 8002302:	f002 f8ff 	bl	8004504 <HAL_I2C_DeInit>

		//2. Configure both SCL and SDA as GPIO open-drain outputs
		GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002306:	2311      	movs	r3, #17
 8002308:	60fb      	str	r3, [r7, #12]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230a:	2300      	movs	r3, #0
 800230c:	613b      	str	r3, [r7, #16]
		GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 800230e:	2300      	movs	r3, #0
 8002310:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Pin = GPIO_PIN_10 | GPIO_PIN_11; //SCL and SDA
 8002312:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002316:	60bb      	str	r3, [r7, #8]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002318:	f107 0308 	add.w	r3, r7, #8
 800231c:	4619      	mov	r1, r3
 800231e:	4831      	ldr	r0, [pc, #196]	@ (80023e4 <I2C_ResetDataBusToPullUp+0x118>)
 8002320:	f001 fcc8 	bl	8003cb4 <HAL_GPIO_Init>

		//3. By default, set both SCL and SDA pin to HIGH level
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET); //SCL
 8002324:	2201      	movs	r2, #1
 8002326:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800232a:	482e      	ldr	r0, [pc, #184]	@ (80023e4 <I2C_ResetDataBusToPullUp+0x118>)
 800232c:	f001 ff72 	bl	8004214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET); //SDA
 8002330:	2201      	movs	r2, #1
 8002332:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002336:	482b      	ldr	r0, [pc, #172]	@ (80023e4 <I2C_ResetDataBusToPullUp+0x118>)
 8002338:	f001 ff6c 	bl	8004214 <HAL_GPIO_WritePin>
		//--> If the I2C data buses is BUSY (stuck), SDA is constantly pulled LOW by a slave
		HAL_Delay(2);
 800233c:	2002      	movs	r0, #2
 800233e:	f000 ff17 	bl	8003170 <HAL_Delay>

		//--> So, we gives the slave some chances to release SDA to idle state and recover the data buses
		for (int i = 0; i < 9; i++) {
 8002342:	2300      	movs	r3, #0
 8002344:	61fb      	str	r3, [r7, #28]
 8002346:	e01c      	b.n	8002382 <I2C_ResetDataBusToPullUp+0xb6>
			//4.1. If SCL's pulled HIGH and SDA's pulled HIGH
			//--> Then, the data buses now are released to Idle State
			//--> It means data buses now are no longer stuck
			if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_11) == GPIO_PIN_SET){
 8002348:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800234c:	4825      	ldr	r0, [pc, #148]	@ (80023e4 <I2C_ResetDataBusToPullUp+0x118>)
 800234e:	f001 ff49 	bl	80041e4 <HAL_GPIO_ReadPin>
 8002352:	4603      	mov	r3, r0
 8002354:	2b01      	cmp	r3, #1
 8002356:	d018      	beq.n	800238a <I2C_ResetDataBusToPullUp+0xbe>
				break;
			}
			//4.2. Pull the SCL pin to LOW -> Gives slave a chance to release SDA
			//The reason is that slave can only change SDA state when SCL is pulled LOW
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8002358:	2200      	movs	r2, #0
 800235a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800235e:	4821      	ldr	r0, [pc, #132]	@ (80023e4 <I2C_ResetDataBusToPullUp+0x118>)
 8002360:	f001 ff58 	bl	8004214 <HAL_GPIO_WritePin>
			HAL_Delay(2);
 8002364:	2002      	movs	r0, #2
 8002366:	f000 ff03 	bl	8003170 <HAL_Delay>
			//5. Now, pull the SCL pin to HIGH again to continue to check Step 4.1
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 800236a:	2201      	movs	r2, #1
 800236c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002370:	481c      	ldr	r0, [pc, #112]	@ (80023e4 <I2C_ResetDataBusToPullUp+0x118>)
 8002372:	f001 ff4f 	bl	8004214 <HAL_GPIO_WritePin>
			HAL_Delay(2);
 8002376:	2002      	movs	r0, #2
 8002378:	f000 fefa 	bl	8003170 <HAL_Delay>
		for (int i = 0; i < 9; i++) {
 800237c:	69fb      	ldr	r3, [r7, #28]
 800237e:	3301      	adds	r3, #1
 8002380:	61fb      	str	r3, [r7, #28]
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	2b08      	cmp	r3, #8
 8002386:	dddf      	ble.n	8002348 <I2C_ResetDataBusToPullUp+0x7c>
 8002388:	e000      	b.n	800238c <I2C_ResetDataBusToPullUp+0xc0>
				break;
 800238a:	bf00      	nop
		}

		//6. After successful recovering SDA to its idle state, we send 'STOP' signal to all slaves
		//The principle is: change SDA state from LOW to HIGH while SCL is pulled HIGH
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET); //SCL is pulled HIGH
 800238c:	2201      	movs	r2, #1
 800238e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002392:	4814      	ldr	r0, [pc, #80]	@ (80023e4 <I2C_ResetDataBusToPullUp+0x118>)
 8002394:	f001 ff3e 	bl	8004214 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET); //SDA from LOW
 8002398:	2200      	movs	r2, #0
 800239a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800239e:	4811      	ldr	r0, [pc, #68]	@ (80023e4 <I2C_ResetDataBusToPullUp+0x118>)
 80023a0:	f001 ff38 	bl	8004214 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 80023a4:	2002      	movs	r0, #2
 80023a6:	f000 fee3 	bl	8003170 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET); //SDA to HIGH
 80023aa:	2201      	movs	r2, #1
 80023ac:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80023b0:	480c      	ldr	r0, [pc, #48]	@ (80023e4 <I2C_ResetDataBusToPullUp+0x118>)
 80023b2:	f001 ff2f 	bl	8004214 <HAL_GPIO_WritePin>
		HAL_Delay(2);
 80023b6:	2002      	movs	r0, #2
 80023b8:	f000 feda 	bl	8003170 <HAL_Delay>

		//7. Reinitialize the I2C peripheral
		MX_I2C2_Init();
 80023bc:	f7ff fb0a 	bl	80019d4 <MX_I2C2_Init>

		//8. Check data buses state again for debugging
		status = HAL_I2C_IsDeviceReady(hi2c, (0x68<<1), 20, 100);
 80023c0:	2364      	movs	r3, #100	@ 0x64
 80023c2:	2214      	movs	r2, #20
 80023c4:	21d0      	movs	r1, #208	@ 0xd0
 80023c6:	6878      	ldr	r0, [r7, #4]
 80023c8:	f002 fd88 	bl	8004edc <HAL_I2C_IsDeviceReady>
 80023cc:	4603      	mov	r3, r0
 80023ce:	461a      	mov	r2, r3
 80023d0:	4b03      	ldr	r3, [pc, #12]	@ (80023e0 <I2C_ResetDataBusToPullUp+0x114>)
 80023d2:	701a      	strb	r2, [r3, #0]
		if (status == HAL_OK){
 80023d4:	4b02      	ldr	r3, [pc, #8]	@ (80023e0 <I2C_ResetDataBusToPullUp+0x114>)
 80023d6:	781b      	ldrb	r3, [r3, #0]
 80023d8:	2b00      	cmp	r3, #0
			return;
		}
		else{}
	}
}
 80023da:	3720      	adds	r7, #32
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	200000fd 	.word	0x200000fd
 80023e4:	40020400 	.word	0x40020400

080023e8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM4){
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a07      	ldr	r2, [pc, #28]	@ (8002414 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d108      	bne.n	800240c <HAL_TIM_PeriodElapsedCallback+0x24>
	  if(drone.status == SENSOR_CALIBRATING){
 80023fa:	4b07      	ldr	r3, [pc, #28]	@ (8002418 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80023fc:	795b      	ldrb	r3, [r3, #5]
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d104      	bne.n	800240c <HAL_TIM_PeriodElapsedCallback+0x24>
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8002402:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002406:	4805      	ldr	r0, [pc, #20]	@ (800241c <HAL_TIM_PeriodElapsedCallback+0x34>)
 8002408:	f001 ff1d 	bl	8004246 <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(RF_LED1_GPIO_Port, LF_LED1_Pin);
		  HAL_GPIO_TogglePin(LB_LED2_GPIO_Port, LF_LED1_Pin);
		  HAL_GPIO_TogglePin(RB_LED2_GPIO_Port, LF_LED1_Pin);
	  }
  }
}
 800240c:	bf00      	nop
 800240e:	3708      	adds	r7, #8
 8002410:	46bd      	mov	sp, r7
 8002412:	bd80      	pop	{r7, pc}
 8002414:	40000800 	.word	0x40000800
 8002418:	20000150 	.word	0x20000150
 800241c:	40020800 	.word	0x40020800

08002420 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  if(htim->Instance == TIM8){
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a06      	ldr	r2, [pc, #24]	@ (8002448 <HAL_TIM_OC_DelayElapsedCallback+0x28>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d105      	bne.n	800243e <HAL_TIM_OC_DelayElapsedCallback+0x1e>
	  if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2){
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	7f1b      	ldrb	r3, [r3, #28]
 8002436:	2b02      	cmp	r3, #2
 8002438:	d101      	bne.n	800243e <HAL_TIM_OC_DelayElapsedCallback+0x1e>
//		  prv_time = __HAL_TIM_GET_COUNTER(&htim5);
		  MPU6050_GetFullReadings();
 800243a:	f7fe fcf1 	bl	8000e20 <MPU6050_GetFullReadings>
	  }
	  else if(htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3){

	  }
  }
}
 800243e:	bf00      	nop
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40010400 	.word	0x40010400

0800244c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b082      	sub	sp, #8
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART1){
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a10      	ldr	r2, [pc, #64]	@ (800249c <HAL_UART_RxCpltCallback+0x50>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d111      	bne.n	8002482 <HAL_UART_RxCpltCallback+0x36>
		WT61_CheckProtocolHeader();
 800245e:	f7ff f80f 	bl	8001480 <WT61_CheckProtocolHeader>
		WT61_CalculateFullAngles();
 8002462:	f7ff f8b9 	bl	80015d8 <WT61_CalculateFullAngles>
		angleZ = WT61_GetYawAngle();
 8002466:	f7ff f84f 	bl	8001508 <WT61_GetYawAngle>
 800246a:	ec53 2b10 	vmov	r2, r3, d0
 800246e:	4610      	mov	r0, r2
 8002470:	4619      	mov	r1, r3
 8002472:	f7fe f865 	bl	8000540 <__aeabi_d2f>
 8002476:	4603      	mov	r3, r0
 8002478:	4a09      	ldr	r2, [pc, #36]	@ (80024a0 <HAL_UART_RxCpltCallback+0x54>)
 800247a:	6013      	str	r3, [r2, #0]
		WT61_ReceiveDataPacket();
 800247c:	f7fe fff0 	bl	8001460 <WT61_ReceiveDataPacket>
	else if(huart->Instance == USART6){
		GAMEPAD_Update();
		GAMEPAD_ReceiveData();
	}

}
 8002480:	e008      	b.n	8002494 <HAL_UART_RxCpltCallback+0x48>
	else if(huart->Instance == USART6){
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a07      	ldr	r2, [pc, #28]	@ (80024a4 <HAL_UART_RxCpltCallback+0x58>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d103      	bne.n	8002494 <HAL_UART_RxCpltCallback+0x48>
		GAMEPAD_Update();
 800248c:	f7fe fa3e 	bl	800090c <GAMEPAD_Update>
		GAMEPAD_ReceiveData();
 8002490:	f7fe faaa 	bl	80009e8 <GAMEPAD_ReceiveData>
}
 8002494:	bf00      	nop
 8002496:	3708      	adds	r7, #8
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	40011000 	.word	0x40011000
 80024a0:	2000014c 	.word	0x2000014c
 80024a4:	40011400 	.word	0x40011400

080024a8 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c){
 80024a8:	b580      	push	{r7, lr}
 80024aa:	b082      	sub	sp, #8
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	6078      	str	r0, [r7, #4]
	if(hi2c->Instance == hi2c2.Instance){
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	4b0c      	ldr	r3, [pc, #48]	@ (80024e8 <HAL_I2C_MemRxCpltCallback+0x40>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d110      	bne.n	80024de <HAL_I2C_MemRxCpltCallback+0x36>
//		c_time = __HAL_TIM_GET_COUNTER(&htim5);
		MPU6050_GetFilteredData(0.98f);
 80024bc:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 80024ec <HAL_I2C_MemRxCpltCallback+0x44>
 80024c0:	f7fe fcc4 	bl	8000e4c <MPU6050_GetFilteredData>
		PID_Update(&roll_controller, roll, 0.001f);
 80024c4:	4b0a      	ldr	r3, [pc, #40]	@ (80024f0 <HAL_I2C_MemRxCpltCallback+0x48>)
 80024c6:	edd3 7a00 	vldr	s15, [r3]
 80024ca:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 80024f4 <HAL_I2C_MemRxCpltCallback+0x4c>
 80024ce:	eeb0 0a67 	vmov.f32	s0, s15
 80024d2:	4809      	ldr	r0, [pc, #36]	@ (80024f8 <HAL_I2C_MemRxCpltCallback+0x50>)
 80024d4:	f7fe fecd 	bl	8001272 <PID_Update>
//		PID_Compute(&roll_controller);
		DRONE_OnFlight(60);
 80024d8:	203c      	movs	r0, #60	@ 0x3c
 80024da:	f000 f933 	bl	8002744 <DRONE_OnFlight>
//		duration = c_time - prv_time;
//		prv_time = c_time;
	}
}
 80024de:	bf00      	nop
 80024e0:	3708      	adds	r7, #8
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	20000290 	.word	0x20000290
 80024ec:	3f7ae148 	.word	0x3f7ae148
 80024f0:	200000ec 	.word	0x200000ec
 80024f4:	3a83126f 	.word	0x3a83126f
 80024f8:	20000158 	.word	0x20000158

080024fc <DRONE_ESCSetUp>:

void DRONE_ESCSetUp(){
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
	/* Standard ESCs require 'arming' signal to get on working mode */
	/* Arming Signal: receive 50Hz signal - 1ms PWM time duration within at least 2 seconds */
	TIM1->CCR2 = 50;
 8002500:	4b08      	ldr	r3, [pc, #32]	@ (8002524 <DRONE_ESCSetUp+0x28>)
 8002502:	2232      	movs	r2, #50	@ 0x32
 8002504:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM3->CCR1 = 50;
 8002506:	4b08      	ldr	r3, [pc, #32]	@ (8002528 <DRONE_ESCSetUp+0x2c>)
 8002508:	2232      	movs	r2, #50	@ 0x32
 800250a:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM3->CCR2 = 50;
 800250c:	4b06      	ldr	r3, [pc, #24]	@ (8002528 <DRONE_ESCSetUp+0x2c>)
 800250e:	2232      	movs	r2, #50	@ 0x32
 8002510:	639a      	str	r2, [r3, #56]	@ 0x38
	TIM3->CCR3 = 50;
 8002512:	4b05      	ldr	r3, [pc, #20]	@ (8002528 <DRONE_ESCSetUp+0x2c>)
 8002514:	2232      	movs	r2, #50	@ 0x32
 8002516:	63da      	str	r2, [r3, #60]	@ 0x3c
	HAL_Delay(2500);
 8002518:	f640 10c4 	movw	r0, #2500	@ 0x9c4
 800251c:	f000 fe28 	bl	8003170 <HAL_Delay>
}
 8002520:	bf00      	nop
 8002522:	bd80      	pop	{r7, pc}
 8002524:	40010000 	.word	0x40010000
 8002528:	40000400 	.word	0x40000400

0800252c <DRONE_SetStatus>:
//ANGLE_STABILITY_FAULT = 0,
//OK = 1,
//SENSOR_CALIBRATING = 2,
//GAMEPAD_DISCOVERY = 3

void DRONE_SetStatus(int8_t STATUS){
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
 8002532:	4603      	mov	r3, r0
 8002534:	71fb      	strb	r3, [r7, #7]
	 * PRESCALER = 4000 - 1
	 *                           APB Clock
	   Timer Frequency  =  ---------------------
	 	 	 	 	 	   (ARR+1)*(PRESCALER+1)
	 */
	if(STATUS == SENSOR_CONNECTION_FAULT){
 8002536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253a:	f113 0f02 	cmn.w	r3, #2
 800253e:	d111      	bne.n	8002564 <DRONE_SetStatus+0x38>
		drone.status = SENSOR_CONNECTION_FAULT;
 8002540:	4b49      	ldr	r3, [pc, #292]	@ (8002668 <DRONE_SetStatus+0x13c>)
 8002542:	22fe      	movs	r2, #254	@ 0xfe
 8002544:	715a      	strb	r2, [r3, #5]
		HAL_TIM_Base_Stop_IT(&htim4);
 8002546:	4849      	ldr	r0, [pc, #292]	@ (800266c <DRONE_SetStatus+0x140>)
 8002548:	f004 f86e 	bl	8006628 <HAL_TIM_Base_Stop_IT>
		TIM4->ARR = 8999;
 800254c:	4b48      	ldr	r3, [pc, #288]	@ (8002670 <DRONE_SetStatus+0x144>)
 800254e:	f242 3227 	movw	r2, #8999	@ 0x2327
 8002552:	62da      	str	r2, [r3, #44]	@ 0x2c
		TIM4->PSC = 7999;
 8002554:	4b46      	ldr	r3, [pc, #280]	@ (8002670 <DRONE_SetStatus+0x144>)
 8002556:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800255a:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_TIM_Base_Start_IT(&htim4);
 800255c:	4843      	ldr	r0, [pc, #268]	@ (800266c <DRONE_SetStatus+0x140>)
 800255e:	f003 fff3 	bl	8006548 <HAL_TIM_Base_Start_IT>
		/* Always turn LED on */
		drone.status = OK;
		HAL_TIM_Base_Stop_IT(&htim4);
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
	}
}
 8002562:	e07c      	b.n	800265e <DRONE_SetStatus+0x132>
	else if(STATUS == GAMEPAD_CONNECTION_FAULT){
 8002564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800256c:	d103      	bne.n	8002576 <DRONE_SetStatus+0x4a>
		drone.status = GAMEPAD_CONNECTION_FAULT;
 800256e:	4b3e      	ldr	r3, [pc, #248]	@ (8002668 <DRONE_SetStatus+0x13c>)
 8002570:	22ff      	movs	r2, #255	@ 0xff
 8002572:	715a      	strb	r2, [r3, #5]
}
 8002574:	e073      	b.n	800265e <DRONE_SetStatus+0x132>
	else if(STATUS == ANGLE_STABILITY_FAULT){
 8002576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d103      	bne.n	8002586 <DRONE_SetStatus+0x5a>
		drone.status = ANGLE_STABILITY_FAULT;
 800257e:	4b3a      	ldr	r3, [pc, #232]	@ (8002668 <DRONE_SetStatus+0x13c>)
 8002580:	2200      	movs	r2, #0
 8002582:	715a      	strb	r2, [r3, #5]
}
 8002584:	e06b      	b.n	800265e <DRONE_SetStatus+0x132>
	else if(STATUS == SENSOR_CALIBRATING){
 8002586:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258a:	2b02      	cmp	r3, #2
 800258c:	d111      	bne.n	80025b2 <DRONE_SetStatus+0x86>
		drone.status = SENSOR_CALIBRATING;
 800258e:	4b36      	ldr	r3, [pc, #216]	@ (8002668 <DRONE_SetStatus+0x13c>)
 8002590:	2202      	movs	r2, #2
 8002592:	715a      	strb	r2, [r3, #5]
		HAL_TIM_Base_Stop_IT(&htim4);
 8002594:	4835      	ldr	r0, [pc, #212]	@ (800266c <DRONE_SetStatus+0x140>)
 8002596:	f004 f847 	bl	8006628 <HAL_TIM_Base_Stop_IT>
		TIM4->ARR = 8999;
 800259a:	4b35      	ldr	r3, [pc, #212]	@ (8002670 <DRONE_SetStatus+0x144>)
 800259c:	f242 3227 	movw	r2, #8999	@ 0x2327
 80025a0:	62da      	str	r2, [r3, #44]	@ 0x2c
		TIM4->PSC = 7999;
 80025a2:	4b33      	ldr	r3, [pc, #204]	@ (8002670 <DRONE_SetStatus+0x144>)
 80025a4:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80025a8:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_TIM_Base_Start_IT(&htim4);
 80025aa:	4830      	ldr	r0, [pc, #192]	@ (800266c <DRONE_SetStatus+0x140>)
 80025ac:	f003 ffcc 	bl	8006548 <HAL_TIM_Base_Start_IT>
}
 80025b0:	e055      	b.n	800265e <DRONE_SetStatus+0x132>
	else if(STATUS == GAMEPAD_DISCOVERY){
 80025b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b6:	2b03      	cmp	r3, #3
 80025b8:	d111      	bne.n	80025de <DRONE_SetStatus+0xb2>
		drone.status = GAMEPAD_DISCOVERY;
 80025ba:	4b2b      	ldr	r3, [pc, #172]	@ (8002668 <DRONE_SetStatus+0x13c>)
 80025bc:	2203      	movs	r2, #3
 80025be:	715a      	strb	r2, [r3, #5]
		HAL_TIM_Base_Stop_IT(&htim4);
 80025c0:	482a      	ldr	r0, [pc, #168]	@ (800266c <DRONE_SetStatus+0x140>)
 80025c2:	f004 f831 	bl	8006628 <HAL_TIM_Base_Stop_IT>
		TIM4->ARR = 8999;
 80025c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002670 <DRONE_SetStatus+0x144>)
 80025c8:	f242 3227 	movw	r2, #8999	@ 0x2327
 80025cc:	62da      	str	r2, [r3, #44]	@ 0x2c
		TIM4->PSC = 1999;
 80025ce:	4b28      	ldr	r3, [pc, #160]	@ (8002670 <DRONE_SetStatus+0x144>)
 80025d0:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80025d4:	629a      	str	r2, [r3, #40]	@ 0x28
		HAL_TIM_Base_Start_IT(&htim4);
 80025d6:	4825      	ldr	r0, [pc, #148]	@ (800266c <DRONE_SetStatus+0x140>)
 80025d8:	f003 ffb6 	bl	8006548 <HAL_TIM_Base_Start_IT>
}
 80025dc:	e03f      	b.n	800265e <DRONE_SetStatus+0x132>
	else if(STATUS == LOCK){
 80025de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e2:	2b04      	cmp	r3, #4
 80025e4:	d113      	bne.n	800260e <DRONE_SetStatus+0xe2>
		  drone.status = LOCK;
 80025e6:	4b20      	ldr	r3, [pc, #128]	@ (8002668 <DRONE_SetStatus+0x13c>)
 80025e8:	2204      	movs	r2, #4
 80025ea:	715a      	strb	r2, [r3, #5]
		  HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80025ec:	2104      	movs	r1, #4
 80025ee:	4821      	ldr	r0, [pc, #132]	@ (8002674 <DRONE_SetStatus+0x148>)
 80025f0:	f004 fada 	bl	8006ba8 <HAL_TIM_PWM_Stop>
		  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_1);
 80025f4:	2100      	movs	r1, #0
 80025f6:	4820      	ldr	r0, [pc, #128]	@ (8002678 <DRONE_SetStatus+0x14c>)
 80025f8:	f004 fad6 	bl	8006ba8 <HAL_TIM_PWM_Stop>
		  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_2);
 80025fc:	2104      	movs	r1, #4
 80025fe:	481e      	ldr	r0, [pc, #120]	@ (8002678 <DRONE_SetStatus+0x14c>)
 8002600:	f004 fad2 	bl	8006ba8 <HAL_TIM_PWM_Stop>
		  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
 8002604:	2108      	movs	r1, #8
 8002606:	481c      	ldr	r0, [pc, #112]	@ (8002678 <DRONE_SetStatus+0x14c>)
 8002608:	f004 face 	bl	8006ba8 <HAL_TIM_PWM_Stop>
}
 800260c:	e027      	b.n	800265e <DRONE_SetStatus+0x132>
	else if(STATUS == UNLOCKING){
 800260e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002612:	2b05      	cmp	r3, #5
 8002614:	d113      	bne.n	800263e <DRONE_SetStatus+0x112>
		drone.status = UNLOCKING;
 8002616:	4b14      	ldr	r3, [pc, #80]	@ (8002668 <DRONE_SetStatus+0x13c>)
 8002618:	2205      	movs	r2, #5
 800261a:	715a      	strb	r2, [r3, #5]
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800261c:	2104      	movs	r1, #4
 800261e:	4815      	ldr	r0, [pc, #84]	@ (8002674 <DRONE_SetStatus+0x148>)
 8002620:	f004 f9fa 	bl	8006a18 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002624:	2100      	movs	r1, #0
 8002626:	4814      	ldr	r0, [pc, #80]	@ (8002678 <DRONE_SetStatus+0x14c>)
 8002628:	f004 f9f6 	bl	8006a18 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800262c:	2104      	movs	r1, #4
 800262e:	4812      	ldr	r0, [pc, #72]	@ (8002678 <DRONE_SetStatus+0x14c>)
 8002630:	f004 f9f2 	bl	8006a18 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8002634:	2108      	movs	r1, #8
 8002636:	4810      	ldr	r0, [pc, #64]	@ (8002678 <DRONE_SetStatus+0x14c>)
 8002638:	f004 f9ee 	bl	8006a18 <HAL_TIM_PWM_Start>
}
 800263c:	e00f      	b.n	800265e <DRONE_SetStatus+0x132>
	else if(STATUS == OK){
 800263e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002642:	2b01      	cmp	r3, #1
 8002644:	d10b      	bne.n	800265e <DRONE_SetStatus+0x132>
		drone.status = OK;
 8002646:	4b08      	ldr	r3, [pc, #32]	@ (8002668 <DRONE_SetStatus+0x13c>)
 8002648:	2201      	movs	r2, #1
 800264a:	715a      	strb	r2, [r3, #5]
		HAL_TIM_Base_Stop_IT(&htim4);
 800264c:	4807      	ldr	r0, [pc, #28]	@ (800266c <DRONE_SetStatus+0x140>)
 800264e:	f003 ffeb 	bl	8006628 <HAL_TIM_Base_Stop_IT>
		HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 8002652:	2201      	movs	r2, #1
 8002654:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002658:	4808      	ldr	r0, [pc, #32]	@ (800267c <DRONE_SetStatus+0x150>)
 800265a:	f001 fddb 	bl	8004214 <HAL_GPIO_WritePin>
}
 800265e:	bf00      	nop
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	20000150 	.word	0x20000150
 800266c:	2000041c 	.word	0x2000041c
 8002670:	40000800 	.word	0x40000800
 8002674:	20000344 	.word	0x20000344
 8002678:	200003d4 	.word	0x200003d4
 800267c:	40020800 	.word	0x40020800

08002680 <DRONE_SetSpeed>:

void DRONE_SetSpeed(uint8_t MOTOR, uint8_t speed){
 8002680:	b480      	push	{r7}
 8002682:	b083      	sub	sp, #12
 8002684:	af00      	add	r7, sp, #0
 8002686:	4603      	mov	r3, r0
 8002688:	460a      	mov	r2, r1
 800268a:	71fb      	strb	r3, [r7, #7]
 800268c:	4613      	mov	r3, r2
 800268e:	71bb      	strb	r3, [r7, #6]
	if(speed < 50){
 8002690:	79bb      	ldrb	r3, [r7, #6]
 8002692:	2b31      	cmp	r3, #49	@ 0x31
 8002694:	d802      	bhi.n	800269c <DRONE_SetSpeed+0x1c>
		speed = 50;
 8002696:	2332      	movs	r3, #50	@ 0x32
 8002698:	71bb      	strb	r3, [r7, #6]
 800269a:	e004      	b.n	80026a6 <DRONE_SetSpeed+0x26>
	}
	else if(speed > 100){
 800269c:	79bb      	ldrb	r3, [r7, #6]
 800269e:	2b64      	cmp	r3, #100	@ 0x64
 80026a0:	d901      	bls.n	80026a6 <DRONE_SetSpeed+0x26>
		speed = 100;
 80026a2:	2364      	movs	r3, #100	@ 0x64
 80026a4:	71bb      	strb	r3, [r7, #6]
	}

	if(MOTOR == MOTOR_LF){
 80026a6:	79fb      	ldrb	r3, [r7, #7]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d103      	bne.n	80026b4 <DRONE_SetSpeed+0x34>
		TIM3->CCR2 = speed;
 80026ac:	4a0e      	ldr	r2, [pc, #56]	@ (80026e8 <DRONE_SetSpeed+0x68>)
 80026ae:	79bb      	ldrb	r3, [r7, #6]
 80026b0:	6393      	str	r3, [r2, #56]	@ 0x38
	}
	else if(MOTOR == MOTOR_RB){
		TIM1->CCR2 = speed;
	}

}
 80026b2:	e013      	b.n	80026dc <DRONE_SetSpeed+0x5c>
	else if(MOTOR == MOTOR_RF){
 80026b4:	79fb      	ldrb	r3, [r7, #7]
 80026b6:	2b01      	cmp	r3, #1
 80026b8:	d103      	bne.n	80026c2 <DRONE_SetSpeed+0x42>
		TIM3->CCR1 = speed;
 80026ba:	4a0b      	ldr	r2, [pc, #44]	@ (80026e8 <DRONE_SetSpeed+0x68>)
 80026bc:	79bb      	ldrb	r3, [r7, #6]
 80026be:	6353      	str	r3, [r2, #52]	@ 0x34
}
 80026c0:	e00c      	b.n	80026dc <DRONE_SetSpeed+0x5c>
	else if(MOTOR == MOTOR_LB){
 80026c2:	79fb      	ldrb	r3, [r7, #7]
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d103      	bne.n	80026d0 <DRONE_SetSpeed+0x50>
		TIM3->CCR3 = speed;
 80026c8:	4a07      	ldr	r2, [pc, #28]	@ (80026e8 <DRONE_SetSpeed+0x68>)
 80026ca:	79bb      	ldrb	r3, [r7, #6]
 80026cc:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80026ce:	e005      	b.n	80026dc <DRONE_SetSpeed+0x5c>
	else if(MOTOR == MOTOR_RB){
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	2b03      	cmp	r3, #3
 80026d4:	d102      	bne.n	80026dc <DRONE_SetSpeed+0x5c>
		TIM1->CCR2 = speed;
 80026d6:	4a05      	ldr	r2, [pc, #20]	@ (80026ec <DRONE_SetSpeed+0x6c>)
 80026d8:	79bb      	ldrb	r3, [r7, #6]
 80026da:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80026dc:	bf00      	nop
 80026de:	370c      	adds	r7, #12
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr
 80026e8:	40000400 	.word	0x40000400
 80026ec:	40010000 	.word	0x40010000

080026f0 <DRONE_LimitThrottle>:
	DRONE_SetSpeed(MOTOR_RF, throttle);
	DRONE_SetSpeed(MOTOR_LB, throttle);
	DRONE_SetSpeed(MOTOR_RB, throttle);
}

float DRONE_LimitThrottle(float throttle, float min_limit, float max_limit){
 80026f0:	b480      	push	{r7}
 80026f2:	b085      	sub	sp, #20
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	ed87 0a03 	vstr	s0, [r7, #12]
 80026fa:	edc7 0a02 	vstr	s1, [r7, #8]
 80026fe:	ed87 1a01 	vstr	s2, [r7, #4]
	if(throttle > max_limit){
 8002702:	ed97 7a03 	vldr	s14, [r7, #12]
 8002706:	edd7 7a01 	vldr	s15, [r7, #4]
 800270a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800270e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002712:	dd02      	ble.n	800271a <DRONE_LimitThrottle+0x2a>
		throttle = max_limit;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	60fb      	str	r3, [r7, #12]
 8002718:	e00a      	b.n	8002730 <DRONE_LimitThrottle+0x40>
	}
	else if(throttle < min_limit){
 800271a:	ed97 7a03 	vldr	s14, [r7, #12]
 800271e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002722:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800272a:	d501      	bpl.n	8002730 <DRONE_LimitThrottle+0x40>
		throttle = min_limit;
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	60fb      	str	r3, [r7, #12]
	}

	return throttle;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	ee07 3a90 	vmov	s15, r3
}
 8002736:	eeb0 0a67 	vmov.f32	s0, s15
 800273a:	3714      	adds	r7, #20
 800273c:	46bd      	mov	sp, r7
 800273e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002742:	4770      	bx	lr

08002744 <DRONE_OnFlight>:

void DRONE_OnFlight(uint8_t throttle){
 8002744:	b580      	push	{r7, lr}
 8002746:	b082      	sub	sp, #8
 8002748:	af00      	add	r7, sp, #0
 800274a:	4603      	mov	r3, r0
 800274c:	71fb      	strb	r3, [r7, #7]
	roll_output = PID_Compute(&roll_controller);
 800274e:	4862      	ldr	r0, [pc, #392]	@ (80028d8 <DRONE_OnFlight+0x194>)
 8002750:	f7fe fdad 	bl	80012ae <PID_Compute>
 8002754:	eef0 7a40 	vmov.f32	s15, s0
 8002758:	4b60      	ldr	r3, [pc, #384]	@ (80028dc <DRONE_OnFlight+0x198>)
 800275a:	edc3 7a00 	vstr	s15, [r3]
	pitch_output = 0.0f;
 800275e:	4b60      	ldr	r3, [pc, #384]	@ (80028e0 <DRONE_OnFlight+0x19c>)
 8002760:	f04f 0200 	mov.w	r2, #0
 8002764:	601a      	str	r2, [r3, #0]
	yaw_output = 0.0f;
 8002766:	4b5f      	ldr	r3, [pc, #380]	@ (80028e4 <DRONE_OnFlight+0x1a0>)
 8002768:	f04f 0200 	mov.w	r2, #0
 800276c:	601a      	str	r2, [r3, #0]

	drone.MOTOR_RF_SPEED = DRONE_LimitThrottle(throttle + roll_output + pitch_output - yaw_output, 50.0f, 80.0f);
 800276e:	79fb      	ldrb	r3, [r7, #7]
 8002770:	ee07 3a90 	vmov	s15, r3
 8002774:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002778:	4b58      	ldr	r3, [pc, #352]	@ (80028dc <DRONE_OnFlight+0x198>)
 800277a:	edd3 7a00 	vldr	s15, [r3]
 800277e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002782:	4b57      	ldr	r3, [pc, #348]	@ (80028e0 <DRONE_OnFlight+0x19c>)
 8002784:	edd3 7a00 	vldr	s15, [r3]
 8002788:	ee37 7a27 	vadd.f32	s14, s14, s15
 800278c:	4b55      	ldr	r3, [pc, #340]	@ (80028e4 <DRONE_OnFlight+0x1a0>)
 800278e:	edd3 7a00 	vldr	s15, [r3]
 8002792:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002796:	ed9f 1a54 	vldr	s2, [pc, #336]	@ 80028e8 <DRONE_OnFlight+0x1a4>
 800279a:	eddf 0a54 	vldr	s1, [pc, #336]	@ 80028ec <DRONE_OnFlight+0x1a8>
 800279e:	eeb0 0a67 	vmov.f32	s0, s15
 80027a2:	f7ff ffa5 	bl	80026f0 <DRONE_LimitThrottle>
 80027a6:	eef0 7a40 	vmov.f32	s15, s0
 80027aa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027ae:	edc7 7a00 	vstr	s15, [r7]
 80027b2:	783b      	ldrb	r3, [r7, #0]
 80027b4:	b2da      	uxtb	r2, r3
 80027b6:	4b4e      	ldr	r3, [pc, #312]	@ (80028f0 <DRONE_OnFlight+0x1ac>)
 80027b8:	705a      	strb	r2, [r3, #1]
	drone.MOTOR_LF_SPEED = DRONE_LimitThrottle(throttle - roll_output + pitch_output + yaw_output, 50.0f, 80.0f);
 80027ba:	79fb      	ldrb	r3, [r7, #7]
 80027bc:	ee07 3a90 	vmov	s15, r3
 80027c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027c4:	4b45      	ldr	r3, [pc, #276]	@ (80028dc <DRONE_OnFlight+0x198>)
 80027c6:	edd3 7a00 	vldr	s15, [r3]
 80027ca:	ee37 7a67 	vsub.f32	s14, s14, s15
 80027ce:	4b44      	ldr	r3, [pc, #272]	@ (80028e0 <DRONE_OnFlight+0x19c>)
 80027d0:	edd3 7a00 	vldr	s15, [r3]
 80027d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80027d8:	4b42      	ldr	r3, [pc, #264]	@ (80028e4 <DRONE_OnFlight+0x1a0>)
 80027da:	edd3 7a00 	vldr	s15, [r3]
 80027de:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027e2:	ed9f 1a41 	vldr	s2, [pc, #260]	@ 80028e8 <DRONE_OnFlight+0x1a4>
 80027e6:	eddf 0a41 	vldr	s1, [pc, #260]	@ 80028ec <DRONE_OnFlight+0x1a8>
 80027ea:	eeb0 0a67 	vmov.f32	s0, s15
 80027ee:	f7ff ff7f 	bl	80026f0 <DRONE_LimitThrottle>
 80027f2:	eef0 7a40 	vmov.f32	s15, s0
 80027f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027fa:	edc7 7a00 	vstr	s15, [r7]
 80027fe:	783b      	ldrb	r3, [r7, #0]
 8002800:	b2da      	uxtb	r2, r3
 8002802:	4b3b      	ldr	r3, [pc, #236]	@ (80028f0 <DRONE_OnFlight+0x1ac>)
 8002804:	701a      	strb	r2, [r3, #0]
	drone.MOTOR_RB_SPEED = DRONE_LimitThrottle(throttle + roll_output - pitch_output + yaw_output, 50.0f, 80.0f);
 8002806:	79fb      	ldrb	r3, [r7, #7]
 8002808:	ee07 3a90 	vmov	s15, r3
 800280c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002810:	4b32      	ldr	r3, [pc, #200]	@ (80028dc <DRONE_OnFlight+0x198>)
 8002812:	edd3 7a00 	vldr	s15, [r3]
 8002816:	ee37 7a27 	vadd.f32	s14, s14, s15
 800281a:	4b31      	ldr	r3, [pc, #196]	@ (80028e0 <DRONE_OnFlight+0x19c>)
 800281c:	edd3 7a00 	vldr	s15, [r3]
 8002820:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002824:	4b2f      	ldr	r3, [pc, #188]	@ (80028e4 <DRONE_OnFlight+0x1a0>)
 8002826:	edd3 7a00 	vldr	s15, [r3]
 800282a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800282e:	ed9f 1a2e 	vldr	s2, [pc, #184]	@ 80028e8 <DRONE_OnFlight+0x1a4>
 8002832:	eddf 0a2e 	vldr	s1, [pc, #184]	@ 80028ec <DRONE_OnFlight+0x1a8>
 8002836:	eeb0 0a67 	vmov.f32	s0, s15
 800283a:	f7ff ff59 	bl	80026f0 <DRONE_LimitThrottle>
 800283e:	eef0 7a40 	vmov.f32	s15, s0
 8002842:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002846:	edc7 7a00 	vstr	s15, [r7]
 800284a:	783b      	ldrb	r3, [r7, #0]
 800284c:	b2da      	uxtb	r2, r3
 800284e:	4b28      	ldr	r3, [pc, #160]	@ (80028f0 <DRONE_OnFlight+0x1ac>)
 8002850:	70da      	strb	r2, [r3, #3]
	drone.MOTOR_LB_SPEED = DRONE_LimitThrottle(throttle - roll_output - pitch_output - yaw_output, 50.0f, 80.0f);
 8002852:	79fb      	ldrb	r3, [r7, #7]
 8002854:	ee07 3a90 	vmov	s15, r3
 8002858:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800285c:	4b1f      	ldr	r3, [pc, #124]	@ (80028dc <DRONE_OnFlight+0x198>)
 800285e:	edd3 7a00 	vldr	s15, [r3]
 8002862:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002866:	4b1e      	ldr	r3, [pc, #120]	@ (80028e0 <DRONE_OnFlight+0x19c>)
 8002868:	edd3 7a00 	vldr	s15, [r3]
 800286c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002870:	4b1c      	ldr	r3, [pc, #112]	@ (80028e4 <DRONE_OnFlight+0x1a0>)
 8002872:	edd3 7a00 	vldr	s15, [r3]
 8002876:	ee77 7a67 	vsub.f32	s15, s14, s15
 800287a:	ed9f 1a1b 	vldr	s2, [pc, #108]	@ 80028e8 <DRONE_OnFlight+0x1a4>
 800287e:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 80028ec <DRONE_OnFlight+0x1a8>
 8002882:	eeb0 0a67 	vmov.f32	s0, s15
 8002886:	f7ff ff33 	bl	80026f0 <DRONE_LimitThrottle>
 800288a:	eef0 7a40 	vmov.f32	s15, s0
 800288e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002892:	edc7 7a00 	vstr	s15, [r7]
 8002896:	783b      	ldrb	r3, [r7, #0]
 8002898:	b2da      	uxtb	r2, r3
 800289a:	4b15      	ldr	r3, [pc, #84]	@ (80028f0 <DRONE_OnFlight+0x1ac>)
 800289c:	709a      	strb	r2, [r3, #2]

	DRONE_SetSpeed(MOTOR_LF, (uint8_t)drone.MOTOR_LF_SPEED);
 800289e:	4b14      	ldr	r3, [pc, #80]	@ (80028f0 <DRONE_OnFlight+0x1ac>)
 80028a0:	781b      	ldrb	r3, [r3, #0]
 80028a2:	4619      	mov	r1, r3
 80028a4:	2000      	movs	r0, #0
 80028a6:	f7ff feeb 	bl	8002680 <DRONE_SetSpeed>
	DRONE_SetSpeed(MOTOR_RF, (uint8_t)drone.MOTOR_RF_SPEED);
 80028aa:	4b11      	ldr	r3, [pc, #68]	@ (80028f0 <DRONE_OnFlight+0x1ac>)
 80028ac:	785b      	ldrb	r3, [r3, #1]
 80028ae:	4619      	mov	r1, r3
 80028b0:	2001      	movs	r0, #1
 80028b2:	f7ff fee5 	bl	8002680 <DRONE_SetSpeed>
	DRONE_SetSpeed(MOTOR_LB, (uint8_t)drone.MOTOR_LB_SPEED);
 80028b6:	4b0e      	ldr	r3, [pc, #56]	@ (80028f0 <DRONE_OnFlight+0x1ac>)
 80028b8:	789b      	ldrb	r3, [r3, #2]
 80028ba:	4619      	mov	r1, r3
 80028bc:	2002      	movs	r0, #2
 80028be:	f7ff fedf 	bl	8002680 <DRONE_SetSpeed>
	DRONE_SetSpeed(MOTOR_RB, (uint8_t)drone.MOTOR_RB_SPEED);
 80028c2:	4b0b      	ldr	r3, [pc, #44]	@ (80028f0 <DRONE_OnFlight+0x1ac>)
 80028c4:	78db      	ldrb	r3, [r3, #3]
 80028c6:	4619      	mov	r1, r3
 80028c8:	2003      	movs	r0, #3
 80028ca:	f7ff fed9 	bl	8002680 <DRONE_SetSpeed>
}
 80028ce:	bf00      	nop
 80028d0:	3708      	adds	r7, #8
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bd80      	pop	{r7, pc}
 80028d6:	bf00      	nop
 80028d8:	20000158 	.word	0x20000158
 80028dc:	20000230 	.word	0x20000230
 80028e0:	20000234 	.word	0x20000234
 80028e4:	20000238 	.word	0x20000238
 80028e8:	42a00000 	.word	0x42a00000
 80028ec:	42480000 	.word	0x42480000
 80028f0:	20000150 	.word	0x20000150

080028f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80028f8:	b672      	cpsid	i
}
 80028fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80028fc:	bf00      	nop
 80028fe:	e7fd      	b.n	80028fc <Error_Handler+0x8>

08002900 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002900:	b480      	push	{r7}
 8002902:	b083      	sub	sp, #12
 8002904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002906:	2300      	movs	r3, #0
 8002908:	607b      	str	r3, [r7, #4]
 800290a:	4b10      	ldr	r3, [pc, #64]	@ (800294c <HAL_MspInit+0x4c>)
 800290c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800290e:	4a0f      	ldr	r2, [pc, #60]	@ (800294c <HAL_MspInit+0x4c>)
 8002910:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002914:	6453      	str	r3, [r2, #68]	@ 0x44
 8002916:	4b0d      	ldr	r3, [pc, #52]	@ (800294c <HAL_MspInit+0x4c>)
 8002918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800291a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800291e:	607b      	str	r3, [r7, #4]
 8002920:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002922:	2300      	movs	r3, #0
 8002924:	603b      	str	r3, [r7, #0]
 8002926:	4b09      	ldr	r3, [pc, #36]	@ (800294c <HAL_MspInit+0x4c>)
 8002928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800292a:	4a08      	ldr	r2, [pc, #32]	@ (800294c <HAL_MspInit+0x4c>)
 800292c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002930:	6413      	str	r3, [r2, #64]	@ 0x40
 8002932:	4b06      	ldr	r3, [pc, #24]	@ (800294c <HAL_MspInit+0x4c>)
 8002934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800293a:	603b      	str	r3, [r7, #0]
 800293c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800293e:	bf00      	nop
 8002940:	370c      	adds	r7, #12
 8002942:	46bd      	mov	sp, r7
 8002944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002948:	4770      	bx	lr
 800294a:	bf00      	nop
 800294c:	40023800 	.word	0x40023800

08002950 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b08c      	sub	sp, #48	@ 0x30
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002958:	f107 031c 	add.w	r3, r7, #28
 800295c:	2200      	movs	r2, #0
 800295e:	601a      	str	r2, [r3, #0]
 8002960:	605a      	str	r2, [r3, #4]
 8002962:	609a      	str	r2, [r3, #8]
 8002964:	60da      	str	r2, [r3, #12]
 8002966:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a49      	ldr	r2, [pc, #292]	@ (8002a94 <HAL_I2C_MspInit+0x144>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d12c      	bne.n	80029cc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002972:	2300      	movs	r3, #0
 8002974:	61bb      	str	r3, [r7, #24]
 8002976:	4b48      	ldr	r3, [pc, #288]	@ (8002a98 <HAL_I2C_MspInit+0x148>)
 8002978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297a:	4a47      	ldr	r2, [pc, #284]	@ (8002a98 <HAL_I2C_MspInit+0x148>)
 800297c:	f043 0302 	orr.w	r3, r3, #2
 8002980:	6313      	str	r3, [r2, #48]	@ 0x30
 8002982:	4b45      	ldr	r3, [pc, #276]	@ (8002a98 <HAL_I2C_MspInit+0x148>)
 8002984:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002986:	f003 0302 	and.w	r3, r3, #2
 800298a:	61bb      	str	r3, [r7, #24]
 800298c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800298e:	23c0      	movs	r3, #192	@ 0xc0
 8002990:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002992:	2312      	movs	r3, #18
 8002994:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002996:	2300      	movs	r3, #0
 8002998:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800299a:	2303      	movs	r3, #3
 800299c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800299e:	2304      	movs	r3, #4
 80029a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029a2:	f107 031c 	add.w	r3, r7, #28
 80029a6:	4619      	mov	r1, r3
 80029a8:	483c      	ldr	r0, [pc, #240]	@ (8002a9c <HAL_I2C_MspInit+0x14c>)
 80029aa:	f001 f983 	bl	8003cb4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029ae:	2300      	movs	r3, #0
 80029b0:	617b      	str	r3, [r7, #20]
 80029b2:	4b39      	ldr	r3, [pc, #228]	@ (8002a98 <HAL_I2C_MspInit+0x148>)
 80029b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b6:	4a38      	ldr	r2, [pc, #224]	@ (8002a98 <HAL_I2C_MspInit+0x148>)
 80029b8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80029bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80029be:	4b36      	ldr	r3, [pc, #216]	@ (8002a98 <HAL_I2C_MspInit+0x148>)
 80029c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029c6:	617b      	str	r3, [r7, #20]
 80029c8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80029ca:	e05f      	b.n	8002a8c <HAL_I2C_MspInit+0x13c>
  else if(hi2c->Instance==I2C2)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a33      	ldr	r2, [pc, #204]	@ (8002aa0 <HAL_I2C_MspInit+0x150>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d15a      	bne.n	8002a8c <HAL_I2C_MspInit+0x13c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029d6:	2300      	movs	r3, #0
 80029d8:	613b      	str	r3, [r7, #16]
 80029da:	4b2f      	ldr	r3, [pc, #188]	@ (8002a98 <HAL_I2C_MspInit+0x148>)
 80029dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029de:	4a2e      	ldr	r2, [pc, #184]	@ (8002a98 <HAL_I2C_MspInit+0x148>)
 80029e0:	f043 0302 	orr.w	r3, r3, #2
 80029e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029e6:	4b2c      	ldr	r3, [pc, #176]	@ (8002a98 <HAL_I2C_MspInit+0x148>)
 80029e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ea:	f003 0302 	and.w	r3, r3, #2
 80029ee:	613b      	str	r3, [r7, #16]
 80029f0:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80029f2:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80029f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029f8:	2312      	movs	r3, #18
 80029fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fc:	2300      	movs	r3, #0
 80029fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a00:	2303      	movs	r3, #3
 8002a02:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8002a04:	2304      	movs	r3, #4
 8002a06:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a08:	f107 031c 	add.w	r3, r7, #28
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	4823      	ldr	r0, [pc, #140]	@ (8002a9c <HAL_I2C_MspInit+0x14c>)
 8002a10:	f001 f950 	bl	8003cb4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002a14:	2300      	movs	r3, #0
 8002a16:	60fb      	str	r3, [r7, #12]
 8002a18:	4b1f      	ldr	r3, [pc, #124]	@ (8002a98 <HAL_I2C_MspInit+0x148>)
 8002a1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1c:	4a1e      	ldr	r2, [pc, #120]	@ (8002a98 <HAL_I2C_MspInit+0x148>)
 8002a1e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002a22:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a24:	4b1c      	ldr	r3, [pc, #112]	@ (8002a98 <HAL_I2C_MspInit+0x148>)
 8002a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002a2c:	60fb      	str	r3, [r7, #12]
 8002a2e:	68fb      	ldr	r3, [r7, #12]
    hdma_i2c2_rx.Instance = DMA1_Stream2;
 8002a30:	4b1c      	ldr	r3, [pc, #112]	@ (8002aa4 <HAL_I2C_MspInit+0x154>)
 8002a32:	4a1d      	ldr	r2, [pc, #116]	@ (8002aa8 <HAL_I2C_MspInit+0x158>)
 8002a34:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Channel = DMA_CHANNEL_7;
 8002a36:	4b1b      	ldr	r3, [pc, #108]	@ (8002aa4 <HAL_I2C_MspInit+0x154>)
 8002a38:	f04f 6260 	mov.w	r2, #234881024	@ 0xe000000
 8002a3c:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002a3e:	4b19      	ldr	r3, [pc, #100]	@ (8002aa4 <HAL_I2C_MspInit+0x154>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a44:	4b17      	ldr	r3, [pc, #92]	@ (8002aa4 <HAL_I2C_MspInit+0x154>)
 8002a46:	2200      	movs	r2, #0
 8002a48:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002a4a:	4b16      	ldr	r3, [pc, #88]	@ (8002aa4 <HAL_I2C_MspInit+0x154>)
 8002a4c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002a50:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a52:	4b14      	ldr	r3, [pc, #80]	@ (8002aa4 <HAL_I2C_MspInit+0x154>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a58:	4b12      	ldr	r3, [pc, #72]	@ (8002aa4 <HAL_I2C_MspInit+0x154>)
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8002a5e:	4b11      	ldr	r3, [pc, #68]	@ (8002aa4 <HAL_I2C_MspInit+0x154>)
 8002a60:	2200      	movs	r2, #0
 8002a62:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002a64:	4b0f      	ldr	r3, [pc, #60]	@ (8002aa4 <HAL_I2C_MspInit+0x154>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	621a      	str	r2, [r3, #32]
    hdma_i2c2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8002aa4 <HAL_I2C_MspInit+0x154>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8002a70:	480c      	ldr	r0, [pc, #48]	@ (8002aa4 <HAL_I2C_MspInit+0x154>)
 8002a72:	f000 fcb3 	bl	80033dc <HAL_DMA_Init>
 8002a76:	4603      	mov	r3, r0
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d001      	beq.n	8002a80 <HAL_I2C_MspInit+0x130>
      Error_Handler();
 8002a7c:	f7ff ff3a 	bl	80028f4 <Error_Handler>
    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	4a08      	ldr	r2, [pc, #32]	@ (8002aa4 <HAL_I2C_MspInit+0x154>)
 8002a84:	639a      	str	r2, [r3, #56]	@ 0x38
 8002a86:	4a07      	ldr	r2, [pc, #28]	@ (8002aa4 <HAL_I2C_MspInit+0x154>)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002a8c:	bf00      	nop
 8002a8e:	3730      	adds	r7, #48	@ 0x30
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}
 8002a94:	40005400 	.word	0x40005400
 8002a98:	40023800 	.word	0x40023800
 8002a9c:	40020400 	.word	0x40020400
 8002aa0:	40005800 	.word	0x40005800
 8002aa4:	200002e4 	.word	0x200002e4
 8002aa8:	40026040 	.word	0x40026040

08002aac <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a17      	ldr	r2, [pc, #92]	@ (8002b18 <HAL_I2C_MspDeInit+0x6c>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d10e      	bne.n	8002adc <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002abe:	4b17      	ldr	r3, [pc, #92]	@ (8002b1c <HAL_I2C_MspDeInit+0x70>)
 8002ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ac2:	4a16      	ldr	r2, [pc, #88]	@ (8002b1c <HAL_I2C_MspDeInit+0x70>)
 8002ac4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002ac8:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8002aca:	2140      	movs	r1, #64	@ 0x40
 8002acc:	4814      	ldr	r0, [pc, #80]	@ (8002b20 <HAL_I2C_MspDeInit+0x74>)
 8002ace:	f001 fa8d 	bl	8003fec <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8002ad2:	2180      	movs	r1, #128	@ 0x80
 8002ad4:	4812      	ldr	r0, [pc, #72]	@ (8002b20 <HAL_I2C_MspDeInit+0x74>)
 8002ad6:	f001 fa89 	bl	8003fec <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8002ada:	e019      	b.n	8002b10 <HAL_I2C_MspDeInit+0x64>
  else if(hi2c->Instance==I2C2)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a10      	ldr	r2, [pc, #64]	@ (8002b24 <HAL_I2C_MspDeInit+0x78>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d114      	bne.n	8002b10 <HAL_I2C_MspDeInit+0x64>
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002ae6:	4b0d      	ldr	r3, [pc, #52]	@ (8002b1c <HAL_I2C_MspDeInit+0x70>)
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aea:	4a0c      	ldr	r2, [pc, #48]	@ (8002b1c <HAL_I2C_MspDeInit+0x70>)
 8002aec:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8002af0:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8002af2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002af6:	480a      	ldr	r0, [pc, #40]	@ (8002b20 <HAL_I2C_MspDeInit+0x74>)
 8002af8:	f001 fa78 	bl	8003fec <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 8002afc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002b00:	4807      	ldr	r0, [pc, #28]	@ (8002b20 <HAL_I2C_MspDeInit+0x74>)
 8002b02:	f001 fa73 	bl	8003fec <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hi2c->hdmarx);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	f000 fd14 	bl	8003538 <HAL_DMA_DeInit>
}
 8002b10:	bf00      	nop
 8002b12:	3708      	adds	r7, #8
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	40005400 	.word	0x40005400
 8002b1c:	40023800 	.word	0x40023800
 8002b20:	40020400 	.word	0x40020400
 8002b24:	40005800 	.word	0x40005800

08002b28 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b088      	sub	sp, #32
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a44      	ldr	r2, [pc, #272]	@ (8002c48 <HAL_TIM_Base_MspInit+0x120>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d10e      	bne.n	8002b58 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	61fb      	str	r3, [r7, #28]
 8002b3e:	4b43      	ldr	r3, [pc, #268]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b42:	4a42      	ldr	r2, [pc, #264]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002b44:	f043 0301 	orr.w	r3, r3, #1
 8002b48:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b4a:	4b40      	ldr	r3, [pc, #256]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	61fb      	str	r3, [r7, #28]
 8002b54:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8002b56:	e072      	b.n	8002c3e <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM2)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b60:	d10e      	bne.n	8002b80 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b62:	2300      	movs	r3, #0
 8002b64:	61bb      	str	r3, [r7, #24]
 8002b66:	4b39      	ldr	r3, [pc, #228]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b6a:	4a38      	ldr	r2, [pc, #224]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002b6c:	f043 0301 	orr.w	r3, r3, #1
 8002b70:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b72:	4b36      	ldr	r3, [pc, #216]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b76:	f003 0301 	and.w	r3, r3, #1
 8002b7a:	61bb      	str	r3, [r7, #24]
 8002b7c:	69bb      	ldr	r3, [r7, #24]
}
 8002b7e:	e05e      	b.n	8002c3e <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM3)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a32      	ldr	r2, [pc, #200]	@ (8002c50 <HAL_TIM_Base_MspInit+0x128>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d10e      	bne.n	8002ba8 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	617b      	str	r3, [r7, #20]
 8002b8e:	4b2f      	ldr	r3, [pc, #188]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002b90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b92:	4a2e      	ldr	r2, [pc, #184]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002b94:	f043 0302 	orr.w	r3, r3, #2
 8002b98:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b9a:	4b2c      	ldr	r3, [pc, #176]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9e:	f003 0302 	and.w	r3, r3, #2
 8002ba2:	617b      	str	r3, [r7, #20]
 8002ba4:	697b      	ldr	r3, [r7, #20]
}
 8002ba6:	e04a      	b.n	8002c3e <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM4)
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a29      	ldr	r2, [pc, #164]	@ (8002c54 <HAL_TIM_Base_MspInit+0x12c>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d116      	bne.n	8002be0 <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	613b      	str	r3, [r7, #16]
 8002bb6:	4b25      	ldr	r3, [pc, #148]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bba:	4a24      	ldr	r2, [pc, #144]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002bbc:	f043 0304 	orr.w	r3, r3, #4
 8002bc0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bc2:	4b22      	ldr	r3, [pc, #136]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002bc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc6:	f003 0304 	and.w	r3, r3, #4
 8002bca:	613b      	str	r3, [r7, #16]
 8002bcc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 1, 0);
 8002bce:	2200      	movs	r2, #0
 8002bd0:	2101      	movs	r1, #1
 8002bd2:	201e      	movs	r0, #30
 8002bd4:	f000 fbcb 	bl	800336e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002bd8:	201e      	movs	r0, #30
 8002bda:	f000 fbe4 	bl	80033a6 <HAL_NVIC_EnableIRQ>
}
 8002bde:	e02e      	b.n	8002c3e <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM5)
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a1c      	ldr	r2, [pc, #112]	@ (8002c58 <HAL_TIM_Base_MspInit+0x130>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d10e      	bne.n	8002c08 <HAL_TIM_Base_MspInit+0xe0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002bea:	2300      	movs	r3, #0
 8002bec:	60fb      	str	r3, [r7, #12]
 8002bee:	4b17      	ldr	r3, [pc, #92]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002bf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bf2:	4a16      	ldr	r2, [pc, #88]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002bf4:	f043 0308 	orr.w	r3, r3, #8
 8002bf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bfa:	4b14      	ldr	r3, [pc, #80]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002bfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfe:	f003 0308 	and.w	r3, r3, #8
 8002c02:	60fb      	str	r3, [r7, #12]
 8002c04:	68fb      	ldr	r3, [r7, #12]
}
 8002c06:	e01a      	b.n	8002c3e <HAL_TIM_Base_MspInit+0x116>
  else if(htim_base->Instance==TIM8)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a13      	ldr	r2, [pc, #76]	@ (8002c5c <HAL_TIM_Base_MspInit+0x134>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d115      	bne.n	8002c3e <HAL_TIM_Base_MspInit+0x116>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002c12:	2300      	movs	r3, #0
 8002c14:	60bb      	str	r3, [r7, #8]
 8002c16:	4b0d      	ldr	r3, [pc, #52]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c1a:	4a0c      	ldr	r2, [pc, #48]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002c1c:	f043 0302 	orr.w	r3, r3, #2
 8002c20:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c22:	4b0a      	ldr	r3, [pc, #40]	@ (8002c4c <HAL_TIM_Base_MspInit+0x124>)
 8002c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	60bb      	str	r3, [r7, #8]
 8002c2c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 0, 0);
 8002c2e:	2200      	movs	r2, #0
 8002c30:	2100      	movs	r1, #0
 8002c32:	202e      	movs	r0, #46	@ 0x2e
 8002c34:	f000 fb9b 	bl	800336e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 8002c38:	202e      	movs	r0, #46	@ 0x2e
 8002c3a:	f000 fbb4 	bl	80033a6 <HAL_NVIC_EnableIRQ>
}
 8002c3e:	bf00      	nop
 8002c40:	3720      	adds	r7, #32
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	40010000 	.word	0x40010000
 8002c4c:	40023800 	.word	0x40023800
 8002c50:	40000400 	.word	0x40000400
 8002c54:	40000800 	.word	0x40000800
 8002c58:	40000c00 	.word	0x40000c00
 8002c5c:	40010400 	.word	0x40010400

08002c60 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b08a      	sub	sp, #40	@ 0x28
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c68:	f107 0314 	add.w	r3, r7, #20
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	601a      	str	r2, [r3, #0]
 8002c70:	605a      	str	r2, [r3, #4]
 8002c72:	609a      	str	r2, [r3, #8]
 8002c74:	60da      	str	r2, [r3, #12]
 8002c76:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a24      	ldr	r2, [pc, #144]	@ (8002d10 <HAL_TIM_MspPostInit+0xb0>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d11f      	bne.n	8002cc2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002c82:	2300      	movs	r3, #0
 8002c84:	613b      	str	r3, [r7, #16]
 8002c86:	4b23      	ldr	r3, [pc, #140]	@ (8002d14 <HAL_TIM_MspPostInit+0xb4>)
 8002c88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8a:	4a22      	ldr	r2, [pc, #136]	@ (8002d14 <HAL_TIM_MspPostInit+0xb4>)
 8002c8c:	f043 0310 	orr.w	r3, r3, #16
 8002c90:	6313      	str	r3, [r2, #48]	@ 0x30
 8002c92:	4b20      	ldr	r3, [pc, #128]	@ (8002d14 <HAL_TIM_MspPostInit+0xb4>)
 8002c94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c96:	f003 0310 	and.w	r3, r3, #16
 8002c9a:	613b      	str	r3, [r7, #16]
 8002c9c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8002c9e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002ca2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ca4:	2302      	movs	r3, #2
 8002ca6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cac:	2300      	movs	r3, #0
 8002cae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002cb4:	f107 0314 	add.w	r3, r7, #20
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4817      	ldr	r0, [pc, #92]	@ (8002d18 <HAL_TIM_MspPostInit+0xb8>)
 8002cbc:	f000 fffa 	bl	8003cb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002cc0:	e022      	b.n	8002d08 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM3)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a15      	ldr	r2, [pc, #84]	@ (8002d1c <HAL_TIM_MspPostInit+0xbc>)
 8002cc8:	4293      	cmp	r3, r2
 8002cca:	d11d      	bne.n	8002d08 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ccc:	2300      	movs	r3, #0
 8002cce:	60fb      	str	r3, [r7, #12]
 8002cd0:	4b10      	ldr	r3, [pc, #64]	@ (8002d14 <HAL_TIM_MspPostInit+0xb4>)
 8002cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cd4:	4a0f      	ldr	r2, [pc, #60]	@ (8002d14 <HAL_TIM_MspPostInit+0xb4>)
 8002cd6:	f043 0302 	orr.w	r3, r3, #2
 8002cda:	6313      	str	r3, [r2, #48]	@ 0x30
 8002cdc:	4b0d      	ldr	r3, [pc, #52]	@ (8002d14 <HAL_TIM_MspPostInit+0xb4>)
 8002cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ce0:	f003 0302 	and.w	r3, r3, #2
 8002ce4:	60fb      	str	r3, [r7, #12]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_5;
 8002ce8:	2331      	movs	r3, #49	@ 0x31
 8002cea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cec:	2302      	movs	r3, #2
 8002cee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002cf8:	2302      	movs	r3, #2
 8002cfa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cfc:	f107 0314 	add.w	r3, r7, #20
 8002d00:	4619      	mov	r1, r3
 8002d02:	4807      	ldr	r0, [pc, #28]	@ (8002d20 <HAL_TIM_MspPostInit+0xc0>)
 8002d04:	f000 ffd6 	bl	8003cb4 <HAL_GPIO_Init>
}
 8002d08:	bf00      	nop
 8002d0a:	3728      	adds	r7, #40	@ 0x28
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bd80      	pop	{r7, pc}
 8002d10:	40010000 	.word	0x40010000
 8002d14:	40023800 	.word	0x40023800
 8002d18:	40021000 	.word	0x40021000
 8002d1c:	40000400 	.word	0x40000400
 8002d20:	40020400 	.word	0x40020400

08002d24 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	b08e      	sub	sp, #56	@ 0x38
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d2c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d30:	2200      	movs	r2, #0
 8002d32:	601a      	str	r2, [r3, #0]
 8002d34:	605a      	str	r2, [r3, #4]
 8002d36:	609a      	str	r2, [r3, #8]
 8002d38:	60da      	str	r2, [r3, #12]
 8002d3a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	4a79      	ldr	r2, [pc, #484]	@ (8002f28 <HAL_UART_MspInit+0x204>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d15b      	bne.n	8002dfe <HAL_UART_MspInit+0xda>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002d46:	2300      	movs	r3, #0
 8002d48:	623b      	str	r3, [r7, #32]
 8002d4a:	4b78      	ldr	r3, [pc, #480]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d4e:	4a77      	ldr	r2, [pc, #476]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002d50:	f043 0310 	orr.w	r3, r3, #16
 8002d54:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d56:	4b75      	ldr	r3, [pc, #468]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002d58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d5a:	f003 0310 	and.w	r3, r3, #16
 8002d5e:	623b      	str	r3, [r7, #32]
 8002d60:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d62:	2300      	movs	r3, #0
 8002d64:	61fb      	str	r3, [r7, #28]
 8002d66:	4b71      	ldr	r3, [pc, #452]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6a:	4a70      	ldr	r2, [pc, #448]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002d6c:	f043 0301 	orr.w	r3, r3, #1
 8002d70:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d72:	4b6e      	ldr	r3, [pc, #440]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	61fb      	str	r3, [r7, #28]
 8002d7c:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002d7e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002d82:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d84:	2302      	movs	r3, #2
 8002d86:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002d90:	2307      	movs	r3, #7
 8002d92:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002d94:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d98:	4619      	mov	r1, r3
 8002d9a:	4865      	ldr	r0, [pc, #404]	@ (8002f30 <HAL_UART_MspInit+0x20c>)
 8002d9c:	f000 ff8a 	bl	8003cb4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002da0:	4b64      	ldr	r3, [pc, #400]	@ (8002f34 <HAL_UART_MspInit+0x210>)
 8002da2:	4a65      	ldr	r2, [pc, #404]	@ (8002f38 <HAL_UART_MspInit+0x214>)
 8002da4:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002da6:	4b63      	ldr	r3, [pc, #396]	@ (8002f34 <HAL_UART_MspInit+0x210>)
 8002da8:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002dac:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002dae:	4b61      	ldr	r3, [pc, #388]	@ (8002f34 <HAL_UART_MspInit+0x210>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002db4:	4b5f      	ldr	r3, [pc, #380]	@ (8002f34 <HAL_UART_MspInit+0x210>)
 8002db6:	2200      	movs	r2, #0
 8002db8:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002dba:	4b5e      	ldr	r3, [pc, #376]	@ (8002f34 <HAL_UART_MspInit+0x210>)
 8002dbc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002dc0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002dc2:	4b5c      	ldr	r3, [pc, #368]	@ (8002f34 <HAL_UART_MspInit+0x210>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002dc8:	4b5a      	ldr	r3, [pc, #360]	@ (8002f34 <HAL_UART_MspInit+0x210>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8002dce:	4b59      	ldr	r3, [pc, #356]	@ (8002f34 <HAL_UART_MspInit+0x210>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002dd4:	4b57      	ldr	r3, [pc, #348]	@ (8002f34 <HAL_UART_MspInit+0x210>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002dda:	4b56      	ldr	r3, [pc, #344]	@ (8002f34 <HAL_UART_MspInit+0x210>)
 8002ddc:	2200      	movs	r2, #0
 8002dde:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002de0:	4854      	ldr	r0, [pc, #336]	@ (8002f34 <HAL_UART_MspInit+0x210>)
 8002de2:	f000 fafb 	bl	80033dc <HAL_DMA_Init>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d001      	beq.n	8002df0 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8002dec:	f7ff fd82 	bl	80028f4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4a50      	ldr	r2, [pc, #320]	@ (8002f34 <HAL_UART_MspInit+0x210>)
 8002df4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002df6:	4a4f      	ldr	r2, [pc, #316]	@ (8002f34 <HAL_UART_MspInit+0x210>)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002dfc:	e090      	b.n	8002f20 <HAL_UART_MspInit+0x1fc>
  else if(huart->Instance==USART2)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a4e      	ldr	r2, [pc, #312]	@ (8002f3c <HAL_UART_MspInit+0x218>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d15a      	bne.n	8002ebe <HAL_UART_MspInit+0x19a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e08:	2300      	movs	r3, #0
 8002e0a:	61bb      	str	r3, [r7, #24]
 8002e0c:	4b47      	ldr	r3, [pc, #284]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002e0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e10:	4a46      	ldr	r2, [pc, #280]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002e12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e16:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e18:	4b44      	ldr	r3, [pc, #272]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002e1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e1c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e20:	61bb      	str	r3, [r7, #24]
 8002e22:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e24:	2300      	movs	r3, #0
 8002e26:	617b      	str	r3, [r7, #20]
 8002e28:	4b40      	ldr	r3, [pc, #256]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002e2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e2c:	4a3f      	ldr	r2, [pc, #252]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002e2e:	f043 0301 	orr.w	r3, r3, #1
 8002e32:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e34:	4b3d      	ldr	r3, [pc, #244]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e38:	f003 0301 	and.w	r3, r3, #1
 8002e3c:	617b      	str	r3, [r7, #20]
 8002e3e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002e40:	230c      	movs	r3, #12
 8002e42:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e44:	2302      	movs	r3, #2
 8002e46:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e48:	2300      	movs	r3, #0
 8002e4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e50:	2307      	movs	r3, #7
 8002e52:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e54:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e58:	4619      	mov	r1, r3
 8002e5a:	4835      	ldr	r0, [pc, #212]	@ (8002f30 <HAL_UART_MspInit+0x20c>)
 8002e5c:	f000 ff2a 	bl	8003cb4 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8002e60:	4b37      	ldr	r3, [pc, #220]	@ (8002f40 <HAL_UART_MspInit+0x21c>)
 8002e62:	4a38      	ldr	r2, [pc, #224]	@ (8002f44 <HAL_UART_MspInit+0x220>)
 8002e64:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8002e66:	4b36      	ldr	r3, [pc, #216]	@ (8002f40 <HAL_UART_MspInit+0x21c>)
 8002e68:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8002e6c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e6e:	4b34      	ldr	r3, [pc, #208]	@ (8002f40 <HAL_UART_MspInit+0x21c>)
 8002e70:	2200      	movs	r2, #0
 8002e72:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e74:	4b32      	ldr	r3, [pc, #200]	@ (8002f40 <HAL_UART_MspInit+0x21c>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e7a:	4b31      	ldr	r3, [pc, #196]	@ (8002f40 <HAL_UART_MspInit+0x21c>)
 8002e7c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e80:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e82:	4b2f      	ldr	r3, [pc, #188]	@ (8002f40 <HAL_UART_MspInit+0x21c>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e88:	4b2d      	ldr	r3, [pc, #180]	@ (8002f40 <HAL_UART_MspInit+0x21c>)
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002e8e:	4b2c      	ldr	r3, [pc, #176]	@ (8002f40 <HAL_UART_MspInit+0x21c>)
 8002e90:	2200      	movs	r2, #0
 8002e92:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002e94:	4b2a      	ldr	r3, [pc, #168]	@ (8002f40 <HAL_UART_MspInit+0x21c>)
 8002e96:	2200      	movs	r2, #0
 8002e98:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e9a:	4b29      	ldr	r3, [pc, #164]	@ (8002f40 <HAL_UART_MspInit+0x21c>)
 8002e9c:	2200      	movs	r2, #0
 8002e9e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002ea0:	4827      	ldr	r0, [pc, #156]	@ (8002f40 <HAL_UART_MspInit+0x21c>)
 8002ea2:	f000 fa9b 	bl	80033dc <HAL_DMA_Init>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d001      	beq.n	8002eb0 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 8002eac:	f7ff fd22 	bl	80028f4 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	4a23      	ldr	r2, [pc, #140]	@ (8002f40 <HAL_UART_MspInit+0x21c>)
 8002eb4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002eb6:	4a22      	ldr	r2, [pc, #136]	@ (8002f40 <HAL_UART_MspInit+0x21c>)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8002ebc:	e030      	b.n	8002f20 <HAL_UART_MspInit+0x1fc>
  else if(huart->Instance==USART6)
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	4a21      	ldr	r2, [pc, #132]	@ (8002f48 <HAL_UART_MspInit+0x224>)
 8002ec4:	4293      	cmp	r3, r2
 8002ec6:	d12b      	bne.n	8002f20 <HAL_UART_MspInit+0x1fc>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002ec8:	2300      	movs	r3, #0
 8002eca:	613b      	str	r3, [r7, #16]
 8002ecc:	4b17      	ldr	r3, [pc, #92]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002ece:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed0:	4a16      	ldr	r2, [pc, #88]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002ed2:	f043 0320 	orr.w	r3, r3, #32
 8002ed6:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ed8:	4b14      	ldr	r3, [pc, #80]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002eda:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002edc:	f003 0320 	and.w	r3, r3, #32
 8002ee0:	613b      	str	r3, [r7, #16]
 8002ee2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	60fb      	str	r3, [r7, #12]
 8002ee8:	4b10      	ldr	r3, [pc, #64]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002eea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eec:	4a0f      	ldr	r2, [pc, #60]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002eee:	f043 0304 	orr.w	r3, r3, #4
 8002ef2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ef4:	4b0d      	ldr	r3, [pc, #52]	@ (8002f2c <HAL_UART_MspInit+0x208>)
 8002ef6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ef8:	f003 0304 	and.w	r3, r3, #4
 8002efc:	60fb      	str	r3, [r7, #12]
 8002efe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f00:	23c0      	movs	r3, #192	@ 0xc0
 8002f02:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f04:	2302      	movs	r3, #2
 8002f06:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002f10:	2308      	movs	r3, #8
 8002f12:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f14:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002f18:	4619      	mov	r1, r3
 8002f1a:	480c      	ldr	r0, [pc, #48]	@ (8002f4c <HAL_UART_MspInit+0x228>)
 8002f1c:	f000 feca 	bl	8003cb4 <HAL_GPIO_Init>
}
 8002f20:	bf00      	nop
 8002f22:	3738      	adds	r7, #56	@ 0x38
 8002f24:	46bd      	mov	sp, r7
 8002f26:	bd80      	pop	{r7, pc}
 8002f28:	40011000 	.word	0x40011000
 8002f2c:	40023800 	.word	0x40023800
 8002f30:	40020000 	.word	0x40020000
 8002f34:	200005cc 	.word	0x200005cc
 8002f38:	40026440 	.word	0x40026440
 8002f3c:	40004400 	.word	0x40004400
 8002f40:	2000062c 	.word	0x2000062c
 8002f44:	40026088 	.word	0x40026088
 8002f48:	40011400 	.word	0x40011400
 8002f4c:	40020800 	.word	0x40020800

08002f50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002f50:	b480      	push	{r7}
 8002f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002f54:	bf00      	nop
 8002f56:	e7fd      	b.n	8002f54 <NMI_Handler+0x4>

08002f58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002f5c:	bf00      	nop
 8002f5e:	e7fd      	b.n	8002f5c <HardFault_Handler+0x4>

08002f60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002f60:	b480      	push	{r7}
 8002f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002f64:	bf00      	nop
 8002f66:	e7fd      	b.n	8002f64 <MemManage_Handler+0x4>

08002f68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002f68:	b480      	push	{r7}
 8002f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002f6c:	bf00      	nop
 8002f6e:	e7fd      	b.n	8002f6c <BusFault_Handler+0x4>

08002f70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002f70:	b480      	push	{r7}
 8002f72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002f74:	bf00      	nop
 8002f76:	e7fd      	b.n	8002f74 <UsageFault_Handler+0x4>

08002f78 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002f7c:	bf00      	nop
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f84:	4770      	bx	lr

08002f86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002f86:	b480      	push	{r7}
 8002f88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002f8a:	bf00      	nop
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr

08002f94 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002f94:	b480      	push	{r7}
 8002f96:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002f98:	bf00      	nop
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr

08002fa2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002fa2:	b580      	push	{r7, lr}
 8002fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002fa6:	f000 f8c3 	bl	8003130 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002faa:	bf00      	nop
 8002fac:	bd80      	pop	{r7, pc}
	...

08002fb0 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 8002fb4:	4802      	ldr	r0, [pc, #8]	@ (8002fc0 <DMA1_Stream2_IRQHandler+0x10>)
 8002fb6:	f000 fc07 	bl	80037c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8002fba:	bf00      	nop
 8002fbc:	bd80      	pop	{r7, pc}
 8002fbe:	bf00      	nop
 8002fc0:	200002e4 	.word	0x200002e4

08002fc4 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002fc8:	4802      	ldr	r0, [pc, #8]	@ (8002fd4 <DMA1_Stream5_IRQHandler+0x10>)
 8002fca:	f000 fbfd 	bl	80037c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8002fce:	bf00      	nop
 8002fd0:	bd80      	pop	{r7, pc}
 8002fd2:	bf00      	nop
 8002fd4:	2000062c 	.word	0x2000062c

08002fd8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002fdc:	4802      	ldr	r0, [pc, #8]	@ (8002fe8 <TIM4_IRQHandler+0x10>)
 8002fde:	f003 fe53 	bl	8006c88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002fe2:	bf00      	nop
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	2000041c 	.word	0x2000041c

08002fec <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002ff0:	4802      	ldr	r0, [pc, #8]	@ (8002ffc <TIM8_CC_IRQHandler+0x10>)
 8002ff2:	f003 fe49 	bl	8006c88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8002ff6:	bf00      	nop
 8002ff8:	bd80      	pop	{r7, pc}
 8002ffa:	bf00      	nop
 8002ffc:	200004ac 	.word	0x200004ac

08003000 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8003004:	4802      	ldr	r0, [pc, #8]	@ (8003010 <DMA2_Stream2_IRQHandler+0x10>)
 8003006:	f000 fbdf 	bl	80037c8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800300a:	bf00      	nop
 800300c:	bd80      	pop	{r7, pc}
 800300e:	bf00      	nop
 8003010:	200005cc 	.word	0x200005cc

08003014 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003018:	4b06      	ldr	r3, [pc, #24]	@ (8003034 <SystemInit+0x20>)
 800301a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800301e:	4a05      	ldr	r2, [pc, #20]	@ (8003034 <SystemInit+0x20>)
 8003020:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003024:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003028:	bf00      	nop
 800302a:	46bd      	mov	sp, r7
 800302c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003030:	4770      	bx	lr
 8003032:	bf00      	nop
 8003034:	e000ed00 	.word	0xe000ed00

08003038 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003038:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003070 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800303c:	f7ff ffea 	bl	8003014 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003040:	480c      	ldr	r0, [pc, #48]	@ (8003074 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003042:	490d      	ldr	r1, [pc, #52]	@ (8003078 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003044:	4a0d      	ldr	r2, [pc, #52]	@ (800307c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003046:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003048:	e002      	b.n	8003050 <LoopCopyDataInit>

0800304a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800304a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800304c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800304e:	3304      	adds	r3, #4

08003050 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003050:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003052:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003054:	d3f9      	bcc.n	800304a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003056:	4a0a      	ldr	r2, [pc, #40]	@ (8003080 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003058:	4c0a      	ldr	r4, [pc, #40]	@ (8003084 <LoopFillZerobss+0x22>)
  movs r3, #0
 800305a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800305c:	e001      	b.n	8003062 <LoopFillZerobss>

0800305e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800305e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003060:	3204      	adds	r2, #4

08003062 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003062:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003064:	d3fb      	bcc.n	800305e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003066:	f005 fc37 	bl	80088d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800306a:	f7fe fb11 	bl	8001690 <main>
  bx  lr    
 800306e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003070:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003074:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003078:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800307c:	08008ce4 	.word	0x08008ce4
  ldr r2, =_sbss
 8003080:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8003084:	200007c8 	.word	0x200007c8

08003088 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003088:	e7fe      	b.n	8003088 <ADC_IRQHandler>
	...

0800308c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003090:	4b0e      	ldr	r3, [pc, #56]	@ (80030cc <HAL_Init+0x40>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a0d      	ldr	r2, [pc, #52]	@ (80030cc <HAL_Init+0x40>)
 8003096:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800309a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800309c:	4b0b      	ldr	r3, [pc, #44]	@ (80030cc <HAL_Init+0x40>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a0a      	ldr	r2, [pc, #40]	@ (80030cc <HAL_Init+0x40>)
 80030a2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80030a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80030a8:	4b08      	ldr	r3, [pc, #32]	@ (80030cc <HAL_Init+0x40>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4a07      	ldr	r2, [pc, #28]	@ (80030cc <HAL_Init+0x40>)
 80030ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80030b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030b4:	2003      	movs	r0, #3
 80030b6:	f000 f94f 	bl	8003358 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030ba:	200f      	movs	r0, #15
 80030bc:	f000 f808 	bl	80030d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030c0:	f7ff fc1e 	bl	8002900 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030c4:	2300      	movs	r3, #0
}
 80030c6:	4618      	mov	r0, r3
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop
 80030cc:	40023c00 	.word	0x40023c00

080030d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80030d8:	4b12      	ldr	r3, [pc, #72]	@ (8003124 <HAL_InitTick+0x54>)
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	4b12      	ldr	r3, [pc, #72]	@ (8003128 <HAL_InitTick+0x58>)
 80030de:	781b      	ldrb	r3, [r3, #0]
 80030e0:	4619      	mov	r1, r3
 80030e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80030e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80030ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ee:	4618      	mov	r0, r3
 80030f0:	f000 f967 	bl	80033c2 <HAL_SYSTICK_Config>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e00e      	b.n	800311c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2b0f      	cmp	r3, #15
 8003102:	d80a      	bhi.n	800311a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003104:	2200      	movs	r2, #0
 8003106:	6879      	ldr	r1, [r7, #4]
 8003108:	f04f 30ff 	mov.w	r0, #4294967295
 800310c:	f000 f92f 	bl	800336e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003110:	4a06      	ldr	r2, [pc, #24]	@ (800312c <HAL_InitTick+0x5c>)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003116:	2300      	movs	r3, #0
 8003118:	e000      	b.n	800311c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800311a:	2301      	movs	r3, #1
}
 800311c:	4618      	mov	r0, r3
 800311e:	3708      	adds	r7, #8
 8003120:	46bd      	mov	sp, r7
 8003122:	bd80      	pop	{r7, pc}
 8003124:	20000000 	.word	0x20000000
 8003128:	20000008 	.word	0x20000008
 800312c:	20000004 	.word	0x20000004

08003130 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003130:	b480      	push	{r7}
 8003132:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003134:	4b06      	ldr	r3, [pc, #24]	@ (8003150 <HAL_IncTick+0x20>)
 8003136:	781b      	ldrb	r3, [r3, #0]
 8003138:	461a      	mov	r2, r3
 800313a:	4b06      	ldr	r3, [pc, #24]	@ (8003154 <HAL_IncTick+0x24>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4413      	add	r3, r2
 8003140:	4a04      	ldr	r2, [pc, #16]	@ (8003154 <HAL_IncTick+0x24>)
 8003142:	6013      	str	r3, [r2, #0]
}
 8003144:	bf00      	nop
 8003146:	46bd      	mov	sp, r7
 8003148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800314c:	4770      	bx	lr
 800314e:	bf00      	nop
 8003150:	20000008 	.word	0x20000008
 8003154:	2000068c 	.word	0x2000068c

08003158 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  return uwTick;
 800315c:	4b03      	ldr	r3, [pc, #12]	@ (800316c <HAL_GetTick+0x14>)
 800315e:	681b      	ldr	r3, [r3, #0]
}
 8003160:	4618      	mov	r0, r3
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	2000068c 	.word	0x2000068c

08003170 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b084      	sub	sp, #16
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003178:	f7ff ffee 	bl	8003158 <HAL_GetTick>
 800317c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003188:	d005      	beq.n	8003196 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800318a:	4b0a      	ldr	r3, [pc, #40]	@ (80031b4 <HAL_Delay+0x44>)
 800318c:	781b      	ldrb	r3, [r3, #0]
 800318e:	461a      	mov	r2, r3
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	4413      	add	r3, r2
 8003194:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003196:	bf00      	nop
 8003198:	f7ff ffde 	bl	8003158 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	68bb      	ldr	r3, [r7, #8]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	68fa      	ldr	r2, [r7, #12]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d8f7      	bhi.n	8003198 <HAL_Delay+0x28>
  {
  }
}
 80031a8:	bf00      	nop
 80031aa:	bf00      	nop
 80031ac:	3710      	adds	r7, #16
 80031ae:	46bd      	mov	sp, r7
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	20000008 	.word	0x20000008

080031b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b085      	sub	sp, #20
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	f003 0307 	and.w	r3, r3, #7
 80031c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031c8:	4b0c      	ldr	r3, [pc, #48]	@ (80031fc <__NVIC_SetPriorityGrouping+0x44>)
 80031ca:	68db      	ldr	r3, [r3, #12]
 80031cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031ce:	68ba      	ldr	r2, [r7, #8]
 80031d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80031d4:	4013      	ands	r3, r2
 80031d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80031e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80031e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80031ea:	4a04      	ldr	r2, [pc, #16]	@ (80031fc <__NVIC_SetPriorityGrouping+0x44>)
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	60d3      	str	r3, [r2, #12]
}
 80031f0:	bf00      	nop
 80031f2:	3714      	adds	r7, #20
 80031f4:	46bd      	mov	sp, r7
 80031f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fa:	4770      	bx	lr
 80031fc:	e000ed00 	.word	0xe000ed00

08003200 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003204:	4b04      	ldr	r3, [pc, #16]	@ (8003218 <__NVIC_GetPriorityGrouping+0x18>)
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	0a1b      	lsrs	r3, r3, #8
 800320a:	f003 0307 	and.w	r3, r3, #7
}
 800320e:	4618      	mov	r0, r3
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr
 8003218:	e000ed00 	.word	0xe000ed00

0800321c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800321c:	b480      	push	{r7}
 800321e:	b083      	sub	sp, #12
 8003220:	af00      	add	r7, sp, #0
 8003222:	4603      	mov	r3, r0
 8003224:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003226:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800322a:	2b00      	cmp	r3, #0
 800322c:	db0b      	blt.n	8003246 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800322e:	79fb      	ldrb	r3, [r7, #7]
 8003230:	f003 021f 	and.w	r2, r3, #31
 8003234:	4907      	ldr	r1, [pc, #28]	@ (8003254 <__NVIC_EnableIRQ+0x38>)
 8003236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800323a:	095b      	lsrs	r3, r3, #5
 800323c:	2001      	movs	r0, #1
 800323e:	fa00 f202 	lsl.w	r2, r0, r2
 8003242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003246:	bf00      	nop
 8003248:	370c      	adds	r7, #12
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop
 8003254:	e000e100 	.word	0xe000e100

08003258 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003258:	b480      	push	{r7}
 800325a:	b083      	sub	sp, #12
 800325c:	af00      	add	r7, sp, #0
 800325e:	4603      	mov	r3, r0
 8003260:	6039      	str	r1, [r7, #0]
 8003262:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003268:	2b00      	cmp	r3, #0
 800326a:	db0a      	blt.n	8003282 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	b2da      	uxtb	r2, r3
 8003270:	490c      	ldr	r1, [pc, #48]	@ (80032a4 <__NVIC_SetPriority+0x4c>)
 8003272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003276:	0112      	lsls	r2, r2, #4
 8003278:	b2d2      	uxtb	r2, r2
 800327a:	440b      	add	r3, r1
 800327c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003280:	e00a      	b.n	8003298 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	b2da      	uxtb	r2, r3
 8003286:	4908      	ldr	r1, [pc, #32]	@ (80032a8 <__NVIC_SetPriority+0x50>)
 8003288:	79fb      	ldrb	r3, [r7, #7]
 800328a:	f003 030f 	and.w	r3, r3, #15
 800328e:	3b04      	subs	r3, #4
 8003290:	0112      	lsls	r2, r2, #4
 8003292:	b2d2      	uxtb	r2, r2
 8003294:	440b      	add	r3, r1
 8003296:	761a      	strb	r2, [r3, #24]
}
 8003298:	bf00      	nop
 800329a:	370c      	adds	r7, #12
 800329c:	46bd      	mov	sp, r7
 800329e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a2:	4770      	bx	lr
 80032a4:	e000e100 	.word	0xe000e100
 80032a8:	e000ed00 	.word	0xe000ed00

080032ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b089      	sub	sp, #36	@ 0x24
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	60f8      	str	r0, [r7, #12]
 80032b4:	60b9      	str	r1, [r7, #8]
 80032b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f003 0307 	and.w	r3, r3, #7
 80032be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	f1c3 0307 	rsb	r3, r3, #7
 80032c6:	2b04      	cmp	r3, #4
 80032c8:	bf28      	it	cs
 80032ca:	2304      	movcs	r3, #4
 80032cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032ce:	69fb      	ldr	r3, [r7, #28]
 80032d0:	3304      	adds	r3, #4
 80032d2:	2b06      	cmp	r3, #6
 80032d4:	d902      	bls.n	80032dc <NVIC_EncodePriority+0x30>
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	3b03      	subs	r3, #3
 80032da:	e000      	b.n	80032de <NVIC_EncodePriority+0x32>
 80032dc:	2300      	movs	r3, #0
 80032de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80032e0:	f04f 32ff 	mov.w	r2, #4294967295
 80032e4:	69bb      	ldr	r3, [r7, #24]
 80032e6:	fa02 f303 	lsl.w	r3, r2, r3
 80032ea:	43da      	mvns	r2, r3
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	401a      	ands	r2, r3
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80032f4:	f04f 31ff 	mov.w	r1, #4294967295
 80032f8:	697b      	ldr	r3, [r7, #20]
 80032fa:	fa01 f303 	lsl.w	r3, r1, r3
 80032fe:	43d9      	mvns	r1, r3
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003304:	4313      	orrs	r3, r2
         );
}
 8003306:	4618      	mov	r0, r3
 8003308:	3724      	adds	r7, #36	@ 0x24
 800330a:	46bd      	mov	sp, r7
 800330c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003310:	4770      	bx	lr
	...

08003314 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	b082      	sub	sp, #8
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	3b01      	subs	r3, #1
 8003320:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003324:	d301      	bcc.n	800332a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003326:	2301      	movs	r3, #1
 8003328:	e00f      	b.n	800334a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800332a:	4a0a      	ldr	r2, [pc, #40]	@ (8003354 <SysTick_Config+0x40>)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	3b01      	subs	r3, #1
 8003330:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003332:	210f      	movs	r1, #15
 8003334:	f04f 30ff 	mov.w	r0, #4294967295
 8003338:	f7ff ff8e 	bl	8003258 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800333c:	4b05      	ldr	r3, [pc, #20]	@ (8003354 <SysTick_Config+0x40>)
 800333e:	2200      	movs	r2, #0
 8003340:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003342:	4b04      	ldr	r3, [pc, #16]	@ (8003354 <SysTick_Config+0x40>)
 8003344:	2207      	movs	r2, #7
 8003346:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003348:	2300      	movs	r3, #0
}
 800334a:	4618      	mov	r0, r3
 800334c:	3708      	adds	r7, #8
 800334e:	46bd      	mov	sp, r7
 8003350:	bd80      	pop	{r7, pc}
 8003352:	bf00      	nop
 8003354:	e000e010 	.word	0xe000e010

08003358 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b082      	sub	sp, #8
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003360:	6878      	ldr	r0, [r7, #4]
 8003362:	f7ff ff29 	bl	80031b8 <__NVIC_SetPriorityGrouping>
}
 8003366:	bf00      	nop
 8003368:	3708      	adds	r7, #8
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}

0800336e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800336e:	b580      	push	{r7, lr}
 8003370:	b086      	sub	sp, #24
 8003372:	af00      	add	r7, sp, #0
 8003374:	4603      	mov	r3, r0
 8003376:	60b9      	str	r1, [r7, #8]
 8003378:	607a      	str	r2, [r7, #4]
 800337a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800337c:	2300      	movs	r3, #0
 800337e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003380:	f7ff ff3e 	bl	8003200 <__NVIC_GetPriorityGrouping>
 8003384:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003386:	687a      	ldr	r2, [r7, #4]
 8003388:	68b9      	ldr	r1, [r7, #8]
 800338a:	6978      	ldr	r0, [r7, #20]
 800338c:	f7ff ff8e 	bl	80032ac <NVIC_EncodePriority>
 8003390:	4602      	mov	r2, r0
 8003392:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003396:	4611      	mov	r1, r2
 8003398:	4618      	mov	r0, r3
 800339a:	f7ff ff5d 	bl	8003258 <__NVIC_SetPriority>
}
 800339e:	bf00      	nop
 80033a0:	3718      	adds	r7, #24
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033a6:	b580      	push	{r7, lr}
 80033a8:	b082      	sub	sp, #8
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	4603      	mov	r3, r0
 80033ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033b4:	4618      	mov	r0, r3
 80033b6:	f7ff ff31 	bl	800321c <__NVIC_EnableIRQ>
}
 80033ba:	bf00      	nop
 80033bc:	3708      	adds	r7, #8
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}

080033c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033c2:	b580      	push	{r7, lr}
 80033c4:	b082      	sub	sp, #8
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033ca:	6878      	ldr	r0, [r7, #4]
 80033cc:	f7ff ffa2 	bl	8003314 <SysTick_Config>
 80033d0:	4603      	mov	r3, r0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}
	...

080033dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b086      	sub	sp, #24
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80033e4:	2300      	movs	r3, #0
 80033e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80033e8:	f7ff feb6 	bl	8003158 <HAL_GetTick>
 80033ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d101      	bne.n	80033f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80033f4:	2301      	movs	r3, #1
 80033f6:	e099      	b.n	800352c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	2202      	movs	r2, #2
 80033fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	2200      	movs	r2, #0
 8003404:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	681a      	ldr	r2, [r3, #0]
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f022 0201 	bic.w	r2, r2, #1
 8003416:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003418:	e00f      	b.n	800343a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800341a:	f7ff fe9d 	bl	8003158 <HAL_GetTick>
 800341e:	4602      	mov	r2, r0
 8003420:	693b      	ldr	r3, [r7, #16]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	2b05      	cmp	r3, #5
 8003426:	d908      	bls.n	800343a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2220      	movs	r2, #32
 800342c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	2203      	movs	r2, #3
 8003432:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003436:	2303      	movs	r3, #3
 8003438:	e078      	b.n	800352c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0301 	and.w	r3, r3, #1
 8003444:	2b00      	cmp	r3, #0
 8003446:	d1e8      	bne.n	800341a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003450:	697a      	ldr	r2, [r7, #20]
 8003452:	4b38      	ldr	r3, [pc, #224]	@ (8003534 <HAL_DMA_Init+0x158>)
 8003454:	4013      	ands	r3, r2
 8003456:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	685a      	ldr	r2, [r3, #4]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	689b      	ldr	r3, [r3, #8]
 8003460:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003466:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	691b      	ldr	r3, [r3, #16]
 800346c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003472:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	699b      	ldr	r3, [r3, #24]
 8003478:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800347e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6a1b      	ldr	r3, [r3, #32]
 8003484:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003486:	697a      	ldr	r2, [r7, #20]
 8003488:	4313      	orrs	r3, r2
 800348a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003490:	2b04      	cmp	r3, #4
 8003492:	d107      	bne.n	80034a4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800349c:	4313      	orrs	r3, r2
 800349e:	697a      	ldr	r2, [r7, #20]
 80034a0:	4313      	orrs	r3, r2
 80034a2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	697a      	ldr	r2, [r7, #20]
 80034aa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	695b      	ldr	r3, [r3, #20]
 80034b2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	f023 0307 	bic.w	r3, r3, #7
 80034ba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c0:	697a      	ldr	r2, [r7, #20]
 80034c2:	4313      	orrs	r3, r2
 80034c4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ca:	2b04      	cmp	r3, #4
 80034cc:	d117      	bne.n	80034fe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034d2:	697a      	ldr	r2, [r7, #20]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d00e      	beq.n	80034fe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f000 fb6b 	bl	8003bbc <DMA_CheckFifoParam>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d008      	beq.n	80034fe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2240      	movs	r2, #64	@ 0x40
 80034f0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2201      	movs	r2, #1
 80034f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80034fa:	2301      	movs	r3, #1
 80034fc:	e016      	b.n	800352c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	697a      	ldr	r2, [r7, #20]
 8003504:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003506:	6878      	ldr	r0, [r7, #4]
 8003508:	f000 fb22 	bl	8003b50 <DMA_CalcBaseAndBitshift>
 800350c:	4603      	mov	r3, r0
 800350e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003514:	223f      	movs	r2, #63	@ 0x3f
 8003516:	409a      	lsls	r2, r3
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2201      	movs	r2, #1
 8003526:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800352a:	2300      	movs	r3, #0
}
 800352c:	4618      	mov	r0, r3
 800352e:	3718      	adds	r7, #24
 8003530:	46bd      	mov	sp, r7
 8003532:	bd80      	pop	{r7, pc}
 8003534:	f010803f 	.word	0xf010803f

08003538 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d101      	bne.n	800354a <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e050      	b.n	80035ec <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003550:	b2db      	uxtb	r3, r3
 8003552:	2b02      	cmp	r3, #2
 8003554:	d101      	bne.n	800355a <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8003556:	2302      	movs	r3, #2
 8003558:	e048      	b.n	80035ec <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f022 0201 	bic.w	r2, r2, #1
 8003568:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	2200      	movs	r2, #0
 8003570:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	2200      	movs	r2, #0
 8003578:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2200      	movs	r2, #0
 8003580:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2200      	movs	r2, #0
 8003588:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2200      	movs	r2, #0
 8003590:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	2221      	movs	r2, #33	@ 0x21
 8003598:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800359a:	6878      	ldr	r0, [r7, #4]
 800359c:	f000 fad8 	bl	8003b50 <DMA_CalcBaseAndBitshift>
 80035a0:	4603      	mov	r3, r0
 80035a2:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	2200      	movs	r2, #0
 80035ae:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035cc:	223f      	movs	r2, #63	@ 0x3f
 80035ce:	409a      	lsls	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80035ea:	2300      	movs	r3, #0
}
 80035ec:	4618      	mov	r0, r3
 80035ee:	3710      	adds	r7, #16
 80035f0:	46bd      	mov	sp, r7
 80035f2:	bd80      	pop	{r7, pc}

080035f4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b086      	sub	sp, #24
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	60f8      	str	r0, [r7, #12]
 80035fc:	60b9      	str	r1, [r7, #8]
 80035fe:	607a      	str	r2, [r7, #4]
 8003600:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003602:	2300      	movs	r3, #0
 8003604:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800360a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003612:	2b01      	cmp	r3, #1
 8003614:	d101      	bne.n	800361a <HAL_DMA_Start_IT+0x26>
 8003616:	2302      	movs	r3, #2
 8003618:	e040      	b.n	800369c <HAL_DMA_Start_IT+0xa8>
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2201      	movs	r2, #1
 800361e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b01      	cmp	r3, #1
 800362c:	d12f      	bne.n	800368e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	2202      	movs	r2, #2
 8003632:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	2200      	movs	r2, #0
 800363a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	687a      	ldr	r2, [r7, #4]
 8003640:	68b9      	ldr	r1, [r7, #8]
 8003642:	68f8      	ldr	r0, [r7, #12]
 8003644:	f000 fa56 	bl	8003af4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800364c:	223f      	movs	r2, #63	@ 0x3f
 800364e:	409a      	lsls	r2, r3
 8003650:	693b      	ldr	r3, [r7, #16]
 8003652:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	681a      	ldr	r2, [r3, #0]
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f042 0216 	orr.w	r2, r2, #22
 8003662:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003668:	2b00      	cmp	r3, #0
 800366a:	d007      	beq.n	800367c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f042 0208 	orr.w	r2, r2, #8
 800367a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	681a      	ldr	r2, [r3, #0]
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f042 0201 	orr.w	r2, r2, #1
 800368a:	601a      	str	r2, [r3, #0]
 800368c:	e005      	b.n	800369a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003696:	2302      	movs	r3, #2
 8003698:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800369a:	7dfb      	ldrb	r3, [r7, #23]
}
 800369c:	4618      	mov	r0, r3
 800369e:	3718      	adds	r7, #24
 80036a0:	46bd      	mov	sp, r7
 80036a2:	bd80      	pop	{r7, pc}

080036a4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036b0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80036b2:	f7ff fd51 	bl	8003158 <HAL_GetTick>
 80036b6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	2b02      	cmp	r3, #2
 80036c2:	d008      	beq.n	80036d6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2280      	movs	r2, #128	@ 0x80
 80036c8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2200      	movs	r2, #0
 80036ce:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e052      	b.n	800377c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f022 0216 	bic.w	r2, r2, #22
 80036e4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	695a      	ldr	r2, [r3, #20]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80036f4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d103      	bne.n	8003706 <HAL_DMA_Abort+0x62>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003702:	2b00      	cmp	r3, #0
 8003704:	d007      	beq.n	8003716 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	681a      	ldr	r2, [r3, #0]
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f022 0208 	bic.w	r2, r2, #8
 8003714:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f022 0201 	bic.w	r2, r2, #1
 8003724:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003726:	e013      	b.n	8003750 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003728:	f7ff fd16 	bl	8003158 <HAL_GetTick>
 800372c:	4602      	mov	r2, r0
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	1ad3      	subs	r3, r2, r3
 8003732:	2b05      	cmp	r3, #5
 8003734:	d90c      	bls.n	8003750 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2220      	movs	r2, #32
 800373a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2203      	movs	r2, #3
 8003740:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800374c:	2303      	movs	r3, #3
 800374e:	e015      	b.n	800377c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	2b00      	cmp	r3, #0
 800375c:	d1e4      	bne.n	8003728 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003762:	223f      	movs	r2, #63	@ 0x3f
 8003764:	409a      	lsls	r2, r3
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2201      	movs	r2, #1
 800376e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800377a:	2300      	movs	r3, #0
}
 800377c:	4618      	mov	r0, r3
 800377e:	3710      	adds	r7, #16
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}

08003784 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003784:	b480      	push	{r7}
 8003786:	b083      	sub	sp, #12
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003792:	b2db      	uxtb	r3, r3
 8003794:	2b02      	cmp	r3, #2
 8003796:	d004      	beq.n	80037a2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2280      	movs	r2, #128	@ 0x80
 800379c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	e00c      	b.n	80037bc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2205      	movs	r2, #5
 80037a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f022 0201 	bic.w	r2, r2, #1
 80037b8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80037ba:	2300      	movs	r3, #0
}
 80037bc:	4618      	mov	r0, r3
 80037be:	370c      	adds	r7, #12
 80037c0:	46bd      	mov	sp, r7
 80037c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c6:	4770      	bx	lr

080037c8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80037d0:	2300      	movs	r3, #0
 80037d2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80037d4:	4b8e      	ldr	r3, [pc, #568]	@ (8003a10 <HAL_DMA_IRQHandler+0x248>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4a8e      	ldr	r2, [pc, #568]	@ (8003a14 <HAL_DMA_IRQHandler+0x24c>)
 80037da:	fba2 2303 	umull	r2, r3, r2, r3
 80037de:	0a9b      	lsrs	r3, r3, #10
 80037e0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037e6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037f2:	2208      	movs	r2, #8
 80037f4:	409a      	lsls	r2, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	4013      	ands	r3, r2
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d01a      	beq.n	8003834 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f003 0304 	and.w	r3, r3, #4
 8003808:	2b00      	cmp	r3, #0
 800380a:	d013      	beq.n	8003834 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f022 0204 	bic.w	r2, r2, #4
 800381a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003820:	2208      	movs	r2, #8
 8003822:	409a      	lsls	r2, r3
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800382c:	f043 0201 	orr.w	r2, r3, #1
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003838:	2201      	movs	r2, #1
 800383a:	409a      	lsls	r2, r3
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	4013      	ands	r3, r2
 8003840:	2b00      	cmp	r3, #0
 8003842:	d012      	beq.n	800386a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	695b      	ldr	r3, [r3, #20]
 800384a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800384e:	2b00      	cmp	r3, #0
 8003850:	d00b      	beq.n	800386a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003856:	2201      	movs	r2, #1
 8003858:	409a      	lsls	r2, r3
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003862:	f043 0202 	orr.w	r2, r3, #2
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800386e:	2204      	movs	r2, #4
 8003870:	409a      	lsls	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	4013      	ands	r3, r2
 8003876:	2b00      	cmp	r3, #0
 8003878:	d012      	beq.n	80038a0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f003 0302 	and.w	r3, r3, #2
 8003884:	2b00      	cmp	r3, #0
 8003886:	d00b      	beq.n	80038a0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800388c:	2204      	movs	r2, #4
 800388e:	409a      	lsls	r2, r3
 8003890:	693b      	ldr	r3, [r7, #16]
 8003892:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003898:	f043 0204 	orr.w	r2, r3, #4
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038a4:	2210      	movs	r2, #16
 80038a6:	409a      	lsls	r2, r3
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	4013      	ands	r3, r2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d043      	beq.n	8003938 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	f003 0308 	and.w	r3, r3, #8
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d03c      	beq.n	8003938 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038c2:	2210      	movs	r2, #16
 80038c4:	409a      	lsls	r2, r3
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d018      	beq.n	800390a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d108      	bne.n	80038f8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d024      	beq.n	8003938 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f2:	6878      	ldr	r0, [r7, #4]
 80038f4:	4798      	blx	r3
 80038f6:	e01f      	b.n	8003938 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d01b      	beq.n	8003938 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003904:	6878      	ldr	r0, [r7, #4]
 8003906:	4798      	blx	r3
 8003908:	e016      	b.n	8003938 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003914:	2b00      	cmp	r3, #0
 8003916:	d107      	bne.n	8003928 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681a      	ldr	r2, [r3, #0]
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f022 0208 	bic.w	r2, r2, #8
 8003926:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392c:	2b00      	cmp	r3, #0
 800392e:	d003      	beq.n	8003938 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800393c:	2220      	movs	r2, #32
 800393e:	409a      	lsls	r2, r3
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	4013      	ands	r3, r2
 8003944:	2b00      	cmp	r3, #0
 8003946:	f000 808f 	beq.w	8003a68 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0310 	and.w	r3, r3, #16
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 8087 	beq.w	8003a68 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800395e:	2220      	movs	r2, #32
 8003960:	409a      	lsls	r2, r3
 8003962:	693b      	ldr	r3, [r7, #16]
 8003964:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800396c:	b2db      	uxtb	r3, r3
 800396e:	2b05      	cmp	r3, #5
 8003970:	d136      	bne.n	80039e0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f022 0216 	bic.w	r2, r2, #22
 8003980:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	695a      	ldr	r2, [r3, #20]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003990:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003996:	2b00      	cmp	r3, #0
 8003998:	d103      	bne.n	80039a2 <HAL_DMA_IRQHandler+0x1da>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d007      	beq.n	80039b2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f022 0208 	bic.w	r2, r2, #8
 80039b0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039b6:	223f      	movs	r2, #63	@ 0x3f
 80039b8:	409a      	lsls	r2, r3
 80039ba:	693b      	ldr	r3, [r7, #16]
 80039bc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2201      	movs	r2, #1
 80039c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d07e      	beq.n	8003ad4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	4798      	blx	r3
        }
        return;
 80039de:	e079      	b.n	8003ad4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d01d      	beq.n	8003a2a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d10d      	bne.n	8003a18 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d031      	beq.n	8003a68 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	4798      	blx	r3
 8003a0c:	e02c      	b.n	8003a68 <HAL_DMA_IRQHandler+0x2a0>
 8003a0e:	bf00      	nop
 8003a10:	20000000 	.word	0x20000000
 8003a14:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d023      	beq.n	8003a68 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	4798      	blx	r3
 8003a28:	e01e      	b.n	8003a68 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d10f      	bne.n	8003a58 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f022 0210 	bic.w	r2, r2, #16
 8003a46:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d003      	beq.n	8003a68 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a64:	6878      	ldr	r0, [r7, #4]
 8003a66:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d032      	beq.n	8003ad6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a74:	f003 0301 	and.w	r3, r3, #1
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d022      	beq.n	8003ac2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2205      	movs	r2, #5
 8003a80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f022 0201 	bic.w	r2, r2, #1
 8003a92:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003a94:	68bb      	ldr	r3, [r7, #8]
 8003a96:	3301      	adds	r3, #1
 8003a98:	60bb      	str	r3, [r7, #8]
 8003a9a:	697a      	ldr	r2, [r7, #20]
 8003a9c:	429a      	cmp	r2, r3
 8003a9e:	d307      	bcc.n	8003ab0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0301 	and.w	r3, r3, #1
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d1f2      	bne.n	8003a94 <HAL_DMA_IRQHandler+0x2cc>
 8003aae:	e000      	b.n	8003ab2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003ab0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2201      	movs	r2, #1
 8003ab6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d005      	beq.n	8003ad6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	4798      	blx	r3
 8003ad2:	e000      	b.n	8003ad6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003ad4:	bf00      	nop
    }
  }
}
 8003ad6:	3718      	adds	r7, #24
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}

08003adc <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	370c      	adds	r7, #12
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr

08003af4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b085      	sub	sp, #20
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	60f8      	str	r0, [r7, #12]
 8003afc:	60b9      	str	r1, [r7, #8]
 8003afe:	607a      	str	r2, [r7, #4]
 8003b00:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003b10:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	683a      	ldr	r2, [r7, #0]
 8003b18:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	689b      	ldr	r3, [r3, #8]
 8003b1e:	2b40      	cmp	r3, #64	@ 0x40
 8003b20:	d108      	bne.n	8003b34 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	687a      	ldr	r2, [r7, #4]
 8003b28:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	68ba      	ldr	r2, [r7, #8]
 8003b30:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b32:	e007      	b.n	8003b44 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	68ba      	ldr	r2, [r7, #8]
 8003b3a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	687a      	ldr	r2, [r7, #4]
 8003b42:	60da      	str	r2, [r3, #12]
}
 8003b44:	bf00      	nop
 8003b46:	3714      	adds	r7, #20
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b085      	sub	sp, #20
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	3b10      	subs	r3, #16
 8003b60:	4a14      	ldr	r2, [pc, #80]	@ (8003bb4 <DMA_CalcBaseAndBitshift+0x64>)
 8003b62:	fba2 2303 	umull	r2, r3, r2, r3
 8003b66:	091b      	lsrs	r3, r3, #4
 8003b68:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003b6a:	4a13      	ldr	r2, [pc, #76]	@ (8003bb8 <DMA_CalcBaseAndBitshift+0x68>)
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	4413      	add	r3, r2
 8003b70:	781b      	ldrb	r3, [r3, #0]
 8003b72:	461a      	mov	r2, r3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	2b03      	cmp	r3, #3
 8003b7c:	d909      	bls.n	8003b92 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003b86:	f023 0303 	bic.w	r3, r3, #3
 8003b8a:	1d1a      	adds	r2, r3, #4
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	659a      	str	r2, [r3, #88]	@ 0x58
 8003b90:	e007      	b.n	8003ba2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003b9a:	f023 0303 	bic.w	r3, r3, #3
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	3714      	adds	r7, #20
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	aaaaaaab 	.word	0xaaaaaaab
 8003bb8:	08008c94 	.word	0x08008c94

08003bbc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b085      	sub	sp, #20
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bcc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	699b      	ldr	r3, [r3, #24]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d11f      	bne.n	8003c16 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003bd6:	68bb      	ldr	r3, [r7, #8]
 8003bd8:	2b03      	cmp	r3, #3
 8003bda:	d856      	bhi.n	8003c8a <DMA_CheckFifoParam+0xce>
 8003bdc:	a201      	add	r2, pc, #4	@ (adr r2, 8003be4 <DMA_CheckFifoParam+0x28>)
 8003bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003be2:	bf00      	nop
 8003be4:	08003bf5 	.word	0x08003bf5
 8003be8:	08003c07 	.word	0x08003c07
 8003bec:	08003bf5 	.word	0x08003bf5
 8003bf0:	08003c8b 	.word	0x08003c8b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bf8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d046      	beq.n	8003c8e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c04:	e043      	b.n	8003c8e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c0a:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c0e:	d140      	bne.n	8003c92 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c14:	e03d      	b.n	8003c92 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c1e:	d121      	bne.n	8003c64 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	2b03      	cmp	r3, #3
 8003c24:	d837      	bhi.n	8003c96 <DMA_CheckFifoParam+0xda>
 8003c26:	a201      	add	r2, pc, #4	@ (adr r2, 8003c2c <DMA_CheckFifoParam+0x70>)
 8003c28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2c:	08003c3d 	.word	0x08003c3d
 8003c30:	08003c43 	.word	0x08003c43
 8003c34:	08003c3d 	.word	0x08003c3d
 8003c38:	08003c55 	.word	0x08003c55
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	73fb      	strb	r3, [r7, #15]
      break;
 8003c40:	e030      	b.n	8003ca4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d025      	beq.n	8003c9a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c52:	e022      	b.n	8003c9a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c58:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c5c:	d11f      	bne.n	8003c9e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003c62:	e01c      	b.n	8003c9e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003c64:	68bb      	ldr	r3, [r7, #8]
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d903      	bls.n	8003c72 <DMA_CheckFifoParam+0xb6>
 8003c6a:	68bb      	ldr	r3, [r7, #8]
 8003c6c:	2b03      	cmp	r3, #3
 8003c6e:	d003      	beq.n	8003c78 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003c70:	e018      	b.n	8003ca4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003c72:	2301      	movs	r3, #1
 8003c74:	73fb      	strb	r3, [r7, #15]
      break;
 8003c76:	e015      	b.n	8003ca4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c7c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d00e      	beq.n	8003ca2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	73fb      	strb	r3, [r7, #15]
      break;
 8003c88:	e00b      	b.n	8003ca2 <DMA_CheckFifoParam+0xe6>
      break;
 8003c8a:	bf00      	nop
 8003c8c:	e00a      	b.n	8003ca4 <DMA_CheckFifoParam+0xe8>
      break;
 8003c8e:	bf00      	nop
 8003c90:	e008      	b.n	8003ca4 <DMA_CheckFifoParam+0xe8>
      break;
 8003c92:	bf00      	nop
 8003c94:	e006      	b.n	8003ca4 <DMA_CheckFifoParam+0xe8>
      break;
 8003c96:	bf00      	nop
 8003c98:	e004      	b.n	8003ca4 <DMA_CheckFifoParam+0xe8>
      break;
 8003c9a:	bf00      	nop
 8003c9c:	e002      	b.n	8003ca4 <DMA_CheckFifoParam+0xe8>
      break;   
 8003c9e:	bf00      	nop
 8003ca0:	e000      	b.n	8003ca4 <DMA_CheckFifoParam+0xe8>
      break;
 8003ca2:	bf00      	nop
    }
  } 
  
  return status; 
 8003ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ca6:	4618      	mov	r0, r3
 8003ca8:	3714      	adds	r7, #20
 8003caa:	46bd      	mov	sp, r7
 8003cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb0:	4770      	bx	lr
 8003cb2:	bf00      	nop

08003cb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b089      	sub	sp, #36	@ 0x24
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
 8003cbc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003cca:	2300      	movs	r3, #0
 8003ccc:	61fb      	str	r3, [r7, #28]
 8003cce:	e16b      	b.n	8003fa8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	69fb      	ldr	r3, [r7, #28]
 8003cd4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cd8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	697a      	ldr	r2, [r7, #20]
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003ce4:	693a      	ldr	r2, [r7, #16]
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	429a      	cmp	r2, r3
 8003cea:	f040 815a 	bne.w	8003fa2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f003 0303 	and.w	r3, r3, #3
 8003cf6:	2b01      	cmp	r3, #1
 8003cf8:	d005      	beq.n	8003d06 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d02:	2b02      	cmp	r3, #2
 8003d04:	d130      	bne.n	8003d68 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	005b      	lsls	r3, r3, #1
 8003d10:	2203      	movs	r2, #3
 8003d12:	fa02 f303 	lsl.w	r3, r2, r3
 8003d16:	43db      	mvns	r3, r3
 8003d18:	69ba      	ldr	r2, [r7, #24]
 8003d1a:	4013      	ands	r3, r2
 8003d1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	68da      	ldr	r2, [r3, #12]
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	005b      	lsls	r3, r3, #1
 8003d26:	fa02 f303 	lsl.w	r3, r2, r3
 8003d2a:	69ba      	ldr	r2, [r7, #24]
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	69ba      	ldr	r2, [r7, #24]
 8003d34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	69fb      	ldr	r3, [r7, #28]
 8003d40:	fa02 f303 	lsl.w	r3, r2, r3
 8003d44:	43db      	mvns	r3, r3
 8003d46:	69ba      	ldr	r2, [r7, #24]
 8003d48:	4013      	ands	r3, r2
 8003d4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	091b      	lsrs	r3, r3, #4
 8003d52:	f003 0201 	and.w	r2, r3, #1
 8003d56:	69fb      	ldr	r3, [r7, #28]
 8003d58:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5c:	69ba      	ldr	r2, [r7, #24]
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003d68:	683b      	ldr	r3, [r7, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f003 0303 	and.w	r3, r3, #3
 8003d70:	2b03      	cmp	r3, #3
 8003d72:	d017      	beq.n	8003da4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	68db      	ldr	r3, [r3, #12]
 8003d78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	005b      	lsls	r3, r3, #1
 8003d7e:	2203      	movs	r2, #3
 8003d80:	fa02 f303 	lsl.w	r3, r2, r3
 8003d84:	43db      	mvns	r3, r3
 8003d86:	69ba      	ldr	r2, [r7, #24]
 8003d88:	4013      	ands	r3, r2
 8003d8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	689a      	ldr	r2, [r3, #8]
 8003d90:	69fb      	ldr	r3, [r7, #28]
 8003d92:	005b      	lsls	r3, r3, #1
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	69ba      	ldr	r2, [r7, #24]
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	69ba      	ldr	r2, [r7, #24]
 8003da2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	685b      	ldr	r3, [r3, #4]
 8003da8:	f003 0303 	and.w	r3, r3, #3
 8003dac:	2b02      	cmp	r3, #2
 8003dae:	d123      	bne.n	8003df8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003db0:	69fb      	ldr	r3, [r7, #28]
 8003db2:	08da      	lsrs	r2, r3, #3
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	3208      	adds	r2, #8
 8003db8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	f003 0307 	and.w	r3, r3, #7
 8003dc4:	009b      	lsls	r3, r3, #2
 8003dc6:	220f      	movs	r2, #15
 8003dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dcc:	43db      	mvns	r3, r3
 8003dce:	69ba      	ldr	r2, [r7, #24]
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	691a      	ldr	r2, [r3, #16]
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	f003 0307 	and.w	r3, r3, #7
 8003dde:	009b      	lsls	r3, r3, #2
 8003de0:	fa02 f303 	lsl.w	r3, r2, r3
 8003de4:	69ba      	ldr	r2, [r7, #24]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003dea:	69fb      	ldr	r3, [r7, #28]
 8003dec:	08da      	lsrs	r2, r3, #3
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	3208      	adds	r2, #8
 8003df2:	69b9      	ldr	r1, [r7, #24]
 8003df4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	005b      	lsls	r3, r3, #1
 8003e02:	2203      	movs	r2, #3
 8003e04:	fa02 f303 	lsl.w	r3, r2, r3
 8003e08:	43db      	mvns	r3, r3
 8003e0a:	69ba      	ldr	r2, [r7, #24]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f003 0203 	and.w	r2, r3, #3
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	005b      	lsls	r3, r3, #1
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	69ba      	ldr	r2, [r7, #24]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	f000 80b4 	beq.w	8003fa2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	60fb      	str	r3, [r7, #12]
 8003e3e:	4b60      	ldr	r3, [pc, #384]	@ (8003fc0 <HAL_GPIO_Init+0x30c>)
 8003e40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e42:	4a5f      	ldr	r2, [pc, #380]	@ (8003fc0 <HAL_GPIO_Init+0x30c>)
 8003e44:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e48:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e4a:	4b5d      	ldr	r3, [pc, #372]	@ (8003fc0 <HAL_GPIO_Init+0x30c>)
 8003e4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e52:	60fb      	str	r3, [r7, #12]
 8003e54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e56:	4a5b      	ldr	r2, [pc, #364]	@ (8003fc4 <HAL_GPIO_Init+0x310>)
 8003e58:	69fb      	ldr	r3, [r7, #28]
 8003e5a:	089b      	lsrs	r3, r3, #2
 8003e5c:	3302      	adds	r3, #2
 8003e5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	f003 0303 	and.w	r3, r3, #3
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	220f      	movs	r2, #15
 8003e6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e72:	43db      	mvns	r3, r3
 8003e74:	69ba      	ldr	r2, [r7, #24]
 8003e76:	4013      	ands	r3, r2
 8003e78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	4a52      	ldr	r2, [pc, #328]	@ (8003fc8 <HAL_GPIO_Init+0x314>)
 8003e7e:	4293      	cmp	r3, r2
 8003e80:	d02b      	beq.n	8003eda <HAL_GPIO_Init+0x226>
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	4a51      	ldr	r2, [pc, #324]	@ (8003fcc <HAL_GPIO_Init+0x318>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d025      	beq.n	8003ed6 <HAL_GPIO_Init+0x222>
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	4a50      	ldr	r2, [pc, #320]	@ (8003fd0 <HAL_GPIO_Init+0x31c>)
 8003e8e:	4293      	cmp	r3, r2
 8003e90:	d01f      	beq.n	8003ed2 <HAL_GPIO_Init+0x21e>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	4a4f      	ldr	r2, [pc, #316]	@ (8003fd4 <HAL_GPIO_Init+0x320>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d019      	beq.n	8003ece <HAL_GPIO_Init+0x21a>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a4e      	ldr	r2, [pc, #312]	@ (8003fd8 <HAL_GPIO_Init+0x324>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d013      	beq.n	8003eca <HAL_GPIO_Init+0x216>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a4d      	ldr	r2, [pc, #308]	@ (8003fdc <HAL_GPIO_Init+0x328>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d00d      	beq.n	8003ec6 <HAL_GPIO_Init+0x212>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	4a4c      	ldr	r2, [pc, #304]	@ (8003fe0 <HAL_GPIO_Init+0x32c>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d007      	beq.n	8003ec2 <HAL_GPIO_Init+0x20e>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	4a4b      	ldr	r2, [pc, #300]	@ (8003fe4 <HAL_GPIO_Init+0x330>)
 8003eb6:	4293      	cmp	r3, r2
 8003eb8:	d101      	bne.n	8003ebe <HAL_GPIO_Init+0x20a>
 8003eba:	2307      	movs	r3, #7
 8003ebc:	e00e      	b.n	8003edc <HAL_GPIO_Init+0x228>
 8003ebe:	2308      	movs	r3, #8
 8003ec0:	e00c      	b.n	8003edc <HAL_GPIO_Init+0x228>
 8003ec2:	2306      	movs	r3, #6
 8003ec4:	e00a      	b.n	8003edc <HAL_GPIO_Init+0x228>
 8003ec6:	2305      	movs	r3, #5
 8003ec8:	e008      	b.n	8003edc <HAL_GPIO_Init+0x228>
 8003eca:	2304      	movs	r3, #4
 8003ecc:	e006      	b.n	8003edc <HAL_GPIO_Init+0x228>
 8003ece:	2303      	movs	r3, #3
 8003ed0:	e004      	b.n	8003edc <HAL_GPIO_Init+0x228>
 8003ed2:	2302      	movs	r3, #2
 8003ed4:	e002      	b.n	8003edc <HAL_GPIO_Init+0x228>
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e000      	b.n	8003edc <HAL_GPIO_Init+0x228>
 8003eda:	2300      	movs	r3, #0
 8003edc:	69fa      	ldr	r2, [r7, #28]
 8003ede:	f002 0203 	and.w	r2, r2, #3
 8003ee2:	0092      	lsls	r2, r2, #2
 8003ee4:	4093      	lsls	r3, r2
 8003ee6:	69ba      	ldr	r2, [r7, #24]
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003eec:	4935      	ldr	r1, [pc, #212]	@ (8003fc4 <HAL_GPIO_Init+0x310>)
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	089b      	lsrs	r3, r3, #2
 8003ef2:	3302      	adds	r3, #2
 8003ef4:	69ba      	ldr	r2, [r7, #24]
 8003ef6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003efa:	4b3b      	ldr	r3, [pc, #236]	@ (8003fe8 <HAL_GPIO_Init+0x334>)
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f00:	693b      	ldr	r3, [r7, #16]
 8003f02:	43db      	mvns	r3, r3
 8003f04:	69ba      	ldr	r2, [r7, #24]
 8003f06:	4013      	ands	r3, r2
 8003f08:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f0a:	683b      	ldr	r3, [r7, #0]
 8003f0c:	685b      	ldr	r3, [r3, #4]
 8003f0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d003      	beq.n	8003f1e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003f16:	69ba      	ldr	r2, [r7, #24]
 8003f18:	693b      	ldr	r3, [r7, #16]
 8003f1a:	4313      	orrs	r3, r2
 8003f1c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f1e:	4a32      	ldr	r2, [pc, #200]	@ (8003fe8 <HAL_GPIO_Init+0x334>)
 8003f20:	69bb      	ldr	r3, [r7, #24]
 8003f22:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f24:	4b30      	ldr	r3, [pc, #192]	@ (8003fe8 <HAL_GPIO_Init+0x334>)
 8003f26:	68db      	ldr	r3, [r3, #12]
 8003f28:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	43db      	mvns	r3, r3
 8003f2e:	69ba      	ldr	r2, [r7, #24]
 8003f30:	4013      	ands	r3, r2
 8003f32:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	685b      	ldr	r3, [r3, #4]
 8003f38:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d003      	beq.n	8003f48 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003f40:	69ba      	ldr	r2, [r7, #24]
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f48:	4a27      	ldr	r2, [pc, #156]	@ (8003fe8 <HAL_GPIO_Init+0x334>)
 8003f4a:	69bb      	ldr	r3, [r7, #24]
 8003f4c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f4e:	4b26      	ldr	r3, [pc, #152]	@ (8003fe8 <HAL_GPIO_Init+0x334>)
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f54:	693b      	ldr	r3, [r7, #16]
 8003f56:	43db      	mvns	r3, r3
 8003f58:	69ba      	ldr	r2, [r7, #24]
 8003f5a:	4013      	ands	r3, r2
 8003f5c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f5e:	683b      	ldr	r3, [r7, #0]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d003      	beq.n	8003f72 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003f6a:	69ba      	ldr	r2, [r7, #24]
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	4313      	orrs	r3, r2
 8003f70:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f72:	4a1d      	ldr	r2, [pc, #116]	@ (8003fe8 <HAL_GPIO_Init+0x334>)
 8003f74:	69bb      	ldr	r3, [r7, #24]
 8003f76:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f78:	4b1b      	ldr	r3, [pc, #108]	@ (8003fe8 <HAL_GPIO_Init+0x334>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f7e:	693b      	ldr	r3, [r7, #16]
 8003f80:	43db      	mvns	r3, r3
 8003f82:	69ba      	ldr	r2, [r7, #24]
 8003f84:	4013      	ands	r3, r2
 8003f86:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d003      	beq.n	8003f9c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003f94:	69ba      	ldr	r2, [r7, #24]
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003f9c:	4a12      	ldr	r2, [pc, #72]	@ (8003fe8 <HAL_GPIO_Init+0x334>)
 8003f9e:	69bb      	ldr	r3, [r7, #24]
 8003fa0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	3301      	adds	r3, #1
 8003fa6:	61fb      	str	r3, [r7, #28]
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	2b0f      	cmp	r3, #15
 8003fac:	f67f ae90 	bls.w	8003cd0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003fb0:	bf00      	nop
 8003fb2:	bf00      	nop
 8003fb4:	3724      	adds	r7, #36	@ 0x24
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr
 8003fbe:	bf00      	nop
 8003fc0:	40023800 	.word	0x40023800
 8003fc4:	40013800 	.word	0x40013800
 8003fc8:	40020000 	.word	0x40020000
 8003fcc:	40020400 	.word	0x40020400
 8003fd0:	40020800 	.word	0x40020800
 8003fd4:	40020c00 	.word	0x40020c00
 8003fd8:	40021000 	.word	0x40021000
 8003fdc:	40021400 	.word	0x40021400
 8003fe0:	40021800 	.word	0x40021800
 8003fe4:	40021c00 	.word	0x40021c00
 8003fe8:	40013c00 	.word	0x40013c00

08003fec <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b087      	sub	sp, #28
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003ff6:	2300      	movs	r3, #0
 8003ff8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8003ffe:	2300      	movs	r3, #0
 8004000:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004002:	2300      	movs	r3, #0
 8004004:	617b      	str	r3, [r7, #20]
 8004006:	e0cd      	b.n	80041a4 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004008:	2201      	movs	r2, #1
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	fa02 f303 	lsl.w	r3, r2, r3
 8004010:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8004012:	683a      	ldr	r2, [r7, #0]
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	4013      	ands	r3, r2
 8004018:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800401a:	68fa      	ldr	r2, [r7, #12]
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	429a      	cmp	r2, r3
 8004020:	f040 80bd 	bne.w	800419e <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8004024:	4a65      	ldr	r2, [pc, #404]	@ (80041bc <HAL_GPIO_DeInit+0x1d0>)
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	089b      	lsrs	r3, r3, #2
 800402a:	3302      	adds	r3, #2
 800402c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004030:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8004032:	697b      	ldr	r3, [r7, #20]
 8004034:	f003 0303 	and.w	r3, r3, #3
 8004038:	009b      	lsls	r3, r3, #2
 800403a:	220f      	movs	r2, #15
 800403c:	fa02 f303 	lsl.w	r3, r2, r3
 8004040:	68ba      	ldr	r2, [r7, #8]
 8004042:	4013      	ands	r3, r2
 8004044:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a5d      	ldr	r2, [pc, #372]	@ (80041c0 <HAL_GPIO_DeInit+0x1d4>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d02b      	beq.n	80040a6 <HAL_GPIO_DeInit+0xba>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	4a5c      	ldr	r2, [pc, #368]	@ (80041c4 <HAL_GPIO_DeInit+0x1d8>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d025      	beq.n	80040a2 <HAL_GPIO_DeInit+0xb6>
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a5b      	ldr	r2, [pc, #364]	@ (80041c8 <HAL_GPIO_DeInit+0x1dc>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d01f      	beq.n	800409e <HAL_GPIO_DeInit+0xb2>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a5a      	ldr	r2, [pc, #360]	@ (80041cc <HAL_GPIO_DeInit+0x1e0>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d019      	beq.n	800409a <HAL_GPIO_DeInit+0xae>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a59      	ldr	r2, [pc, #356]	@ (80041d0 <HAL_GPIO_DeInit+0x1e4>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d013      	beq.n	8004096 <HAL_GPIO_DeInit+0xaa>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a58      	ldr	r2, [pc, #352]	@ (80041d4 <HAL_GPIO_DeInit+0x1e8>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d00d      	beq.n	8004092 <HAL_GPIO_DeInit+0xa6>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a57      	ldr	r2, [pc, #348]	@ (80041d8 <HAL_GPIO_DeInit+0x1ec>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d007      	beq.n	800408e <HAL_GPIO_DeInit+0xa2>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a56      	ldr	r2, [pc, #344]	@ (80041dc <HAL_GPIO_DeInit+0x1f0>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d101      	bne.n	800408a <HAL_GPIO_DeInit+0x9e>
 8004086:	2307      	movs	r3, #7
 8004088:	e00e      	b.n	80040a8 <HAL_GPIO_DeInit+0xbc>
 800408a:	2308      	movs	r3, #8
 800408c:	e00c      	b.n	80040a8 <HAL_GPIO_DeInit+0xbc>
 800408e:	2306      	movs	r3, #6
 8004090:	e00a      	b.n	80040a8 <HAL_GPIO_DeInit+0xbc>
 8004092:	2305      	movs	r3, #5
 8004094:	e008      	b.n	80040a8 <HAL_GPIO_DeInit+0xbc>
 8004096:	2304      	movs	r3, #4
 8004098:	e006      	b.n	80040a8 <HAL_GPIO_DeInit+0xbc>
 800409a:	2303      	movs	r3, #3
 800409c:	e004      	b.n	80040a8 <HAL_GPIO_DeInit+0xbc>
 800409e:	2302      	movs	r3, #2
 80040a0:	e002      	b.n	80040a8 <HAL_GPIO_DeInit+0xbc>
 80040a2:	2301      	movs	r3, #1
 80040a4:	e000      	b.n	80040a8 <HAL_GPIO_DeInit+0xbc>
 80040a6:	2300      	movs	r3, #0
 80040a8:	697a      	ldr	r2, [r7, #20]
 80040aa:	f002 0203 	and.w	r2, r2, #3
 80040ae:	0092      	lsls	r2, r2, #2
 80040b0:	4093      	lsls	r3, r2
 80040b2:	68ba      	ldr	r2, [r7, #8]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d132      	bne.n	800411e <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80040b8:	4b49      	ldr	r3, [pc, #292]	@ (80041e0 <HAL_GPIO_DeInit+0x1f4>)
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	43db      	mvns	r3, r3
 80040c0:	4947      	ldr	r1, [pc, #284]	@ (80041e0 <HAL_GPIO_DeInit+0x1f4>)
 80040c2:	4013      	ands	r3, r2
 80040c4:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80040c6:	4b46      	ldr	r3, [pc, #280]	@ (80041e0 <HAL_GPIO_DeInit+0x1f4>)
 80040c8:	685a      	ldr	r2, [r3, #4]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	43db      	mvns	r3, r3
 80040ce:	4944      	ldr	r1, [pc, #272]	@ (80041e0 <HAL_GPIO_DeInit+0x1f4>)
 80040d0:	4013      	ands	r3, r2
 80040d2:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80040d4:	4b42      	ldr	r3, [pc, #264]	@ (80041e0 <HAL_GPIO_DeInit+0x1f4>)
 80040d6:	68da      	ldr	r2, [r3, #12]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	43db      	mvns	r3, r3
 80040dc:	4940      	ldr	r1, [pc, #256]	@ (80041e0 <HAL_GPIO_DeInit+0x1f4>)
 80040de:	4013      	ands	r3, r2
 80040e0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80040e2:	4b3f      	ldr	r3, [pc, #252]	@ (80041e0 <HAL_GPIO_DeInit+0x1f4>)
 80040e4:	689a      	ldr	r2, [r3, #8]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	43db      	mvns	r3, r3
 80040ea:	493d      	ldr	r1, [pc, #244]	@ (80041e0 <HAL_GPIO_DeInit+0x1f4>)
 80040ec:	4013      	ands	r3, r2
 80040ee:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	f003 0303 	and.w	r3, r3, #3
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	220f      	movs	r2, #15
 80040fa:	fa02 f303 	lsl.w	r3, r2, r3
 80040fe:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004100:	4a2e      	ldr	r2, [pc, #184]	@ (80041bc <HAL_GPIO_DeInit+0x1d0>)
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	089b      	lsrs	r3, r3, #2
 8004106:	3302      	adds	r3, #2
 8004108:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800410c:	68bb      	ldr	r3, [r7, #8]
 800410e:	43da      	mvns	r2, r3
 8004110:	482a      	ldr	r0, [pc, #168]	@ (80041bc <HAL_GPIO_DeInit+0x1d0>)
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	089b      	lsrs	r3, r3, #2
 8004116:	400a      	ands	r2, r1
 8004118:	3302      	adds	r3, #2
 800411a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681a      	ldr	r2, [r3, #0]
 8004122:	697b      	ldr	r3, [r7, #20]
 8004124:	005b      	lsls	r3, r3, #1
 8004126:	2103      	movs	r1, #3
 8004128:	fa01 f303 	lsl.w	r3, r1, r3
 800412c:	43db      	mvns	r3, r3
 800412e:	401a      	ands	r2, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004134:	697b      	ldr	r3, [r7, #20]
 8004136:	08da      	lsrs	r2, r3, #3
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	3208      	adds	r2, #8
 800413c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004140:	697b      	ldr	r3, [r7, #20]
 8004142:	f003 0307 	and.w	r3, r3, #7
 8004146:	009b      	lsls	r3, r3, #2
 8004148:	220f      	movs	r2, #15
 800414a:	fa02 f303 	lsl.w	r3, r2, r3
 800414e:	43db      	mvns	r3, r3
 8004150:	697a      	ldr	r2, [r7, #20]
 8004152:	08d2      	lsrs	r2, r2, #3
 8004154:	4019      	ands	r1, r3
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	3208      	adds	r2, #8
 800415a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	68da      	ldr	r2, [r3, #12]
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	005b      	lsls	r3, r3, #1
 8004166:	2103      	movs	r1, #3
 8004168:	fa01 f303 	lsl.w	r3, r1, r3
 800416c:	43db      	mvns	r3, r3
 800416e:	401a      	ands	r2, r3
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685a      	ldr	r2, [r3, #4]
 8004178:	2101      	movs	r1, #1
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	fa01 f303 	lsl.w	r3, r1, r3
 8004180:	43db      	mvns	r3, r3
 8004182:	401a      	ands	r2, r3
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	689a      	ldr	r2, [r3, #8]
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	005b      	lsls	r3, r3, #1
 8004190:	2103      	movs	r1, #3
 8004192:	fa01 f303 	lsl.w	r3, r1, r3
 8004196:	43db      	mvns	r3, r3
 8004198:	401a      	ands	r2, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	3301      	adds	r3, #1
 80041a2:	617b      	str	r3, [r7, #20]
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	2b0f      	cmp	r3, #15
 80041a8:	f67f af2e 	bls.w	8004008 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80041ac:	bf00      	nop
 80041ae:	bf00      	nop
 80041b0:	371c      	adds	r7, #28
 80041b2:	46bd      	mov	sp, r7
 80041b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b8:	4770      	bx	lr
 80041ba:	bf00      	nop
 80041bc:	40013800 	.word	0x40013800
 80041c0:	40020000 	.word	0x40020000
 80041c4:	40020400 	.word	0x40020400
 80041c8:	40020800 	.word	0x40020800
 80041cc:	40020c00 	.word	0x40020c00
 80041d0:	40021000 	.word	0x40021000
 80041d4:	40021400 	.word	0x40021400
 80041d8:	40021800 	.word	0x40021800
 80041dc:	40021c00 	.word	0x40021c00
 80041e0:	40013c00 	.word	0x40013c00

080041e4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b085      	sub	sp, #20
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
 80041ec:	460b      	mov	r3, r1
 80041ee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	691a      	ldr	r2, [r3, #16]
 80041f4:	887b      	ldrh	r3, [r7, #2]
 80041f6:	4013      	ands	r3, r2
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d002      	beq.n	8004202 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80041fc:	2301      	movs	r3, #1
 80041fe:	73fb      	strb	r3, [r7, #15]
 8004200:	e001      	b.n	8004206 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004202:	2300      	movs	r3, #0
 8004204:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004206:	7bfb      	ldrb	r3, [r7, #15]
}
 8004208:	4618      	mov	r0, r3
 800420a:	3714      	adds	r7, #20
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr

08004214 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004214:	b480      	push	{r7}
 8004216:	b083      	sub	sp, #12
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
 800421c:	460b      	mov	r3, r1
 800421e:	807b      	strh	r3, [r7, #2]
 8004220:	4613      	mov	r3, r2
 8004222:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004224:	787b      	ldrb	r3, [r7, #1]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d003      	beq.n	8004232 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800422a:	887a      	ldrh	r2, [r7, #2]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004230:	e003      	b.n	800423a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004232:	887b      	ldrh	r3, [r7, #2]
 8004234:	041a      	lsls	r2, r3, #16
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	619a      	str	r2, [r3, #24]
}
 800423a:	bf00      	nop
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr

08004246 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004246:	b480      	push	{r7}
 8004248:	b085      	sub	sp, #20
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
 800424e:	460b      	mov	r3, r1
 8004250:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	695b      	ldr	r3, [r3, #20]
 8004256:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004258:	887a      	ldrh	r2, [r7, #2]
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	4013      	ands	r3, r2
 800425e:	041a      	lsls	r2, r3, #16
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	43d9      	mvns	r1, r3
 8004264:	887b      	ldrh	r3, [r7, #2]
 8004266:	400b      	ands	r3, r1
 8004268:	431a      	orrs	r2, r3
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	619a      	str	r2, [r3, #24]
}
 800426e:	bf00      	nop
 8004270:	3714      	adds	r7, #20
 8004272:	46bd      	mov	sp, r7
 8004274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004278:	4770      	bx	lr
	...

0800427c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b084      	sub	sp, #16
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d101      	bne.n	800428e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800428a:	2301      	movs	r3, #1
 800428c:	e12b      	b.n	80044e6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b00      	cmp	r3, #0
 8004298:	d106      	bne.n	80042a8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	2200      	movs	r2, #0
 800429e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	f7fe fb54 	bl	8002950 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2224      	movs	r2, #36	@ 0x24
 80042ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f022 0201 	bic.w	r2, r2, #1
 80042be:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80042ce:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80042de:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80042e0:	f002 f852 	bl	8006388 <HAL_RCC_GetPCLK1Freq>
 80042e4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	685b      	ldr	r3, [r3, #4]
 80042ea:	4a81      	ldr	r2, [pc, #516]	@ (80044f0 <HAL_I2C_Init+0x274>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d807      	bhi.n	8004300 <HAL_I2C_Init+0x84>
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	4a80      	ldr	r2, [pc, #512]	@ (80044f4 <HAL_I2C_Init+0x278>)
 80042f4:	4293      	cmp	r3, r2
 80042f6:	bf94      	ite	ls
 80042f8:	2301      	movls	r3, #1
 80042fa:	2300      	movhi	r3, #0
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	e006      	b.n	800430e <HAL_I2C_Init+0x92>
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	4a7d      	ldr	r2, [pc, #500]	@ (80044f8 <HAL_I2C_Init+0x27c>)
 8004304:	4293      	cmp	r3, r2
 8004306:	bf94      	ite	ls
 8004308:	2301      	movls	r3, #1
 800430a:	2300      	movhi	r3, #0
 800430c:	b2db      	uxtb	r3, r3
 800430e:	2b00      	cmp	r3, #0
 8004310:	d001      	beq.n	8004316 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e0e7      	b.n	80044e6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	4a78      	ldr	r2, [pc, #480]	@ (80044fc <HAL_I2C_Init+0x280>)
 800431a:	fba2 2303 	umull	r2, r3, r2, r3
 800431e:	0c9b      	lsrs	r3, r3, #18
 8004320:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
 8004328:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	68ba      	ldr	r2, [r7, #8]
 8004332:	430a      	orrs	r2, r1
 8004334:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	6a1b      	ldr	r3, [r3, #32]
 800433c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	4a6a      	ldr	r2, [pc, #424]	@ (80044f0 <HAL_I2C_Init+0x274>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d802      	bhi.n	8004350 <HAL_I2C_Init+0xd4>
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	3301      	adds	r3, #1
 800434e:	e009      	b.n	8004364 <HAL_I2C_Init+0xe8>
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8004356:	fb02 f303 	mul.w	r3, r2, r3
 800435a:	4a69      	ldr	r2, [pc, #420]	@ (8004500 <HAL_I2C_Init+0x284>)
 800435c:	fba2 2303 	umull	r2, r3, r2, r3
 8004360:	099b      	lsrs	r3, r3, #6
 8004362:	3301      	adds	r3, #1
 8004364:	687a      	ldr	r2, [r7, #4]
 8004366:	6812      	ldr	r2, [r2, #0]
 8004368:	430b      	orrs	r3, r1
 800436a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	69db      	ldr	r3, [r3, #28]
 8004372:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004376:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	495c      	ldr	r1, [pc, #368]	@ (80044f0 <HAL_I2C_Init+0x274>)
 8004380:	428b      	cmp	r3, r1
 8004382:	d819      	bhi.n	80043b8 <HAL_I2C_Init+0x13c>
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	1e59      	subs	r1, r3, #1
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	005b      	lsls	r3, r3, #1
 800438e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004392:	1c59      	adds	r1, r3, #1
 8004394:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004398:	400b      	ands	r3, r1
 800439a:	2b00      	cmp	r3, #0
 800439c:	d00a      	beq.n	80043b4 <HAL_I2C_Init+0x138>
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	1e59      	subs	r1, r3, #1
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	005b      	lsls	r3, r3, #1
 80043a8:	fbb1 f3f3 	udiv	r3, r1, r3
 80043ac:	3301      	adds	r3, #1
 80043ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043b2:	e051      	b.n	8004458 <HAL_I2C_Init+0x1dc>
 80043b4:	2304      	movs	r3, #4
 80043b6:	e04f      	b.n	8004458 <HAL_I2C_Init+0x1dc>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d111      	bne.n	80043e4 <HAL_I2C_Init+0x168>
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	1e58      	subs	r0, r3, #1
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6859      	ldr	r1, [r3, #4]
 80043c8:	460b      	mov	r3, r1
 80043ca:	005b      	lsls	r3, r3, #1
 80043cc:	440b      	add	r3, r1
 80043ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80043d2:	3301      	adds	r3, #1
 80043d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043d8:	2b00      	cmp	r3, #0
 80043da:	bf0c      	ite	eq
 80043dc:	2301      	moveq	r3, #1
 80043de:	2300      	movne	r3, #0
 80043e0:	b2db      	uxtb	r3, r3
 80043e2:	e012      	b.n	800440a <HAL_I2C_Init+0x18e>
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	1e58      	subs	r0, r3, #1
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6859      	ldr	r1, [r3, #4]
 80043ec:	460b      	mov	r3, r1
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	440b      	add	r3, r1
 80043f2:	0099      	lsls	r1, r3, #2
 80043f4:	440b      	add	r3, r1
 80043f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80043fa:	3301      	adds	r3, #1
 80043fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004400:	2b00      	cmp	r3, #0
 8004402:	bf0c      	ite	eq
 8004404:	2301      	moveq	r3, #1
 8004406:	2300      	movne	r3, #0
 8004408:	b2db      	uxtb	r3, r3
 800440a:	2b00      	cmp	r3, #0
 800440c:	d001      	beq.n	8004412 <HAL_I2C_Init+0x196>
 800440e:	2301      	movs	r3, #1
 8004410:	e022      	b.n	8004458 <HAL_I2C_Init+0x1dc>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d10e      	bne.n	8004438 <HAL_I2C_Init+0x1bc>
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	1e58      	subs	r0, r3, #1
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6859      	ldr	r1, [r3, #4]
 8004422:	460b      	mov	r3, r1
 8004424:	005b      	lsls	r3, r3, #1
 8004426:	440b      	add	r3, r1
 8004428:	fbb0 f3f3 	udiv	r3, r0, r3
 800442c:	3301      	adds	r3, #1
 800442e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004432:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004436:	e00f      	b.n	8004458 <HAL_I2C_Init+0x1dc>
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	1e58      	subs	r0, r3, #1
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	6859      	ldr	r1, [r3, #4]
 8004440:	460b      	mov	r3, r1
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	440b      	add	r3, r1
 8004446:	0099      	lsls	r1, r3, #2
 8004448:	440b      	add	r3, r1
 800444a:	fbb0 f3f3 	udiv	r3, r0, r3
 800444e:	3301      	adds	r3, #1
 8004450:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004454:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8004458:	6879      	ldr	r1, [r7, #4]
 800445a:	6809      	ldr	r1, [r1, #0]
 800445c:	4313      	orrs	r3, r2
 800445e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	69da      	ldr	r2, [r3, #28]
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6a1b      	ldr	r3, [r3, #32]
 8004472:	431a      	orrs	r2, r3
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	430a      	orrs	r2, r1
 800447a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004486:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800448a:	687a      	ldr	r2, [r7, #4]
 800448c:	6911      	ldr	r1, [r2, #16]
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	68d2      	ldr	r2, [r2, #12]
 8004492:	4311      	orrs	r1, r2
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	6812      	ldr	r2, [r2, #0]
 8004498:	430b      	orrs	r3, r1
 800449a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	68db      	ldr	r3, [r3, #12]
 80044a2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	695a      	ldr	r2, [r3, #20]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	699b      	ldr	r3, [r3, #24]
 80044ae:	431a      	orrs	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	430a      	orrs	r2, r1
 80044b6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	681a      	ldr	r2, [r3, #0]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f042 0201 	orr.w	r2, r2, #1
 80044c6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2200      	movs	r2, #0
 80044cc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2220      	movs	r2, #32
 80044d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2200      	movs	r2, #0
 80044e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80044e4:	2300      	movs	r3, #0
}
 80044e6:	4618      	mov	r0, r3
 80044e8:	3710      	adds	r7, #16
 80044ea:	46bd      	mov	sp, r7
 80044ec:	bd80      	pop	{r7, pc}
 80044ee:	bf00      	nop
 80044f0:	000186a0 	.word	0x000186a0
 80044f4:	001e847f 	.word	0x001e847f
 80044f8:	003d08ff 	.word	0x003d08ff
 80044fc:	431bde83 	.word	0x431bde83
 8004500:	10624dd3 	.word	0x10624dd3

08004504 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b082      	sub	sp, #8
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d101      	bne.n	8004516 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
 8004514:	e021      	b.n	800455a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2224      	movs	r2, #36	@ 0x24
 800451a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f022 0201 	bic.w	r2, r2, #1
 800452c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f7fe fabc 	bl	8002aac <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2200      	movs	r2, #0
 8004538:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2200      	movs	r2, #0
 8004546:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2200      	movs	r2, #0
 800454c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2200      	movs	r2, #0
 8004554:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004558:	2300      	movs	r3, #0
}
 800455a:	4618      	mov	r0, r3
 800455c:	3708      	adds	r7, #8
 800455e:	46bd      	mov	sp, r7
 8004560:	bd80      	pop	{r7, pc}
	...

08004564 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b088      	sub	sp, #32
 8004568:	af02      	add	r7, sp, #8
 800456a:	60f8      	str	r0, [r7, #12]
 800456c:	4608      	mov	r0, r1
 800456e:	4611      	mov	r1, r2
 8004570:	461a      	mov	r2, r3
 8004572:	4603      	mov	r3, r0
 8004574:	817b      	strh	r3, [r7, #10]
 8004576:	460b      	mov	r3, r1
 8004578:	813b      	strh	r3, [r7, #8]
 800457a:	4613      	mov	r3, r2
 800457c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800457e:	f7fe fdeb 	bl	8003158 <HAL_GetTick>
 8004582:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800458a:	b2db      	uxtb	r3, r3
 800458c:	2b20      	cmp	r3, #32
 800458e:	f040 80d9 	bne.w	8004744 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004592:	697b      	ldr	r3, [r7, #20]
 8004594:	9300      	str	r3, [sp, #0]
 8004596:	2319      	movs	r3, #25
 8004598:	2201      	movs	r2, #1
 800459a:	496d      	ldr	r1, [pc, #436]	@ (8004750 <HAL_I2C_Mem_Write+0x1ec>)
 800459c:	68f8      	ldr	r0, [r7, #12]
 800459e:	f001 f88d 	bl	80056bc <I2C_WaitOnFlagUntilTimeout>
 80045a2:	4603      	mov	r3, r0
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d001      	beq.n	80045ac <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80045a8:	2302      	movs	r3, #2
 80045aa:	e0cc      	b.n	8004746 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d101      	bne.n	80045ba <HAL_I2C_Mem_Write+0x56>
 80045b6:	2302      	movs	r3, #2
 80045b8:	e0c5      	b.n	8004746 <HAL_I2C_Mem_Write+0x1e2>
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2201      	movs	r2, #1
 80045be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f003 0301 	and.w	r3, r3, #1
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d007      	beq.n	80045e0 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f042 0201 	orr.w	r2, r2, #1
 80045de:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80045ee:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2221      	movs	r2, #33	@ 0x21
 80045f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2240      	movs	r2, #64	@ 0x40
 80045fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2200      	movs	r2, #0
 8004604:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	6a3a      	ldr	r2, [r7, #32]
 800460a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004610:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004616:	b29a      	uxth	r2, r3
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	4a4d      	ldr	r2, [pc, #308]	@ (8004754 <HAL_I2C_Mem_Write+0x1f0>)
 8004620:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004622:	88f8      	ldrh	r0, [r7, #6]
 8004624:	893a      	ldrh	r2, [r7, #8]
 8004626:	8979      	ldrh	r1, [r7, #10]
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	9301      	str	r3, [sp, #4]
 800462c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800462e:	9300      	str	r3, [sp, #0]
 8004630:	4603      	mov	r3, r0
 8004632:	68f8      	ldr	r0, [r7, #12]
 8004634:	f000 fda8 	bl	8005188 <I2C_RequestMemoryWrite>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d052      	beq.n	80046e4 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800463e:	2301      	movs	r3, #1
 8004640:	e081      	b.n	8004746 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004642:	697a      	ldr	r2, [r7, #20]
 8004644:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004646:	68f8      	ldr	r0, [r7, #12]
 8004648:	f001 f952 	bl	80058f0 <I2C_WaitOnTXEFlagUntilTimeout>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00d      	beq.n	800466e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004656:	2b04      	cmp	r3, #4
 8004658:	d107      	bne.n	800466a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	681a      	ldr	r2, [r3, #0]
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004668:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e06b      	b.n	8004746 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004672:	781a      	ldrb	r2, [r3, #0]
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800467e:	1c5a      	adds	r2, r3, #1
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004688:	3b01      	subs	r3, #1
 800468a:	b29a      	uxth	r2, r3
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004694:	b29b      	uxth	r3, r3
 8004696:	3b01      	subs	r3, #1
 8004698:	b29a      	uxth	r2, r3
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	695b      	ldr	r3, [r3, #20]
 80046a4:	f003 0304 	and.w	r3, r3, #4
 80046a8:	2b04      	cmp	r3, #4
 80046aa:	d11b      	bne.n	80046e4 <HAL_I2C_Mem_Write+0x180>
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d017      	beq.n	80046e4 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b8:	781a      	ldrb	r2, [r3, #0]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c4:	1c5a      	adds	r2, r3, #1
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ce:	3b01      	subs	r3, #1
 80046d0:	b29a      	uxth	r2, r3
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046da:	b29b      	uxth	r3, r3
 80046dc:	3b01      	subs	r3, #1
 80046de:	b29a      	uxth	r2, r3
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1aa      	bne.n	8004642 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046ec:	697a      	ldr	r2, [r7, #20]
 80046ee:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80046f0:	68f8      	ldr	r0, [r7, #12]
 80046f2:	f001 f945 	bl	8005980 <I2C_WaitOnBTFFlagUntilTimeout>
 80046f6:	4603      	mov	r3, r0
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d00d      	beq.n	8004718 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004700:	2b04      	cmp	r3, #4
 8004702:	d107      	bne.n	8004714 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004712:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004714:	2301      	movs	r3, #1
 8004716:	e016      	b.n	8004746 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004726:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2220      	movs	r2, #32
 800472c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	2200      	movs	r2, #0
 800473c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004740:	2300      	movs	r3, #0
 8004742:	e000      	b.n	8004746 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004744:	2302      	movs	r3, #2
  }
}
 8004746:	4618      	mov	r0, r3
 8004748:	3718      	adds	r7, #24
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	00100002 	.word	0x00100002
 8004754:	ffff0000 	.word	0xffff0000

08004758 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004758:	b580      	push	{r7, lr}
 800475a:	b08c      	sub	sp, #48	@ 0x30
 800475c:	af02      	add	r7, sp, #8
 800475e:	60f8      	str	r0, [r7, #12]
 8004760:	4608      	mov	r0, r1
 8004762:	4611      	mov	r1, r2
 8004764:	461a      	mov	r2, r3
 8004766:	4603      	mov	r3, r0
 8004768:	817b      	strh	r3, [r7, #10]
 800476a:	460b      	mov	r3, r1
 800476c:	813b      	strh	r3, [r7, #8]
 800476e:	4613      	mov	r3, r2
 8004770:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004772:	f7fe fcf1 	bl	8003158 <HAL_GetTick>
 8004776:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800477e:	b2db      	uxtb	r3, r3
 8004780:	2b20      	cmp	r3, #32
 8004782:	f040 8214 	bne.w	8004bae <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004788:	9300      	str	r3, [sp, #0]
 800478a:	2319      	movs	r3, #25
 800478c:	2201      	movs	r2, #1
 800478e:	497b      	ldr	r1, [pc, #492]	@ (800497c <HAL_I2C_Mem_Read+0x224>)
 8004790:	68f8      	ldr	r0, [r7, #12]
 8004792:	f000 ff93 	bl	80056bc <I2C_WaitOnFlagUntilTimeout>
 8004796:	4603      	mov	r3, r0
 8004798:	2b00      	cmp	r3, #0
 800479a:	d001      	beq.n	80047a0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800479c:	2302      	movs	r3, #2
 800479e:	e207      	b.n	8004bb0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d101      	bne.n	80047ae <HAL_I2C_Mem_Read+0x56>
 80047aa:	2302      	movs	r3, #2
 80047ac:	e200      	b.n	8004bb0 <HAL_I2C_Mem_Read+0x458>
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0301 	and.w	r3, r3, #1
 80047c0:	2b01      	cmp	r3, #1
 80047c2:	d007      	beq.n	80047d4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f042 0201 	orr.w	r2, r2, #1
 80047d2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80047e2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2222      	movs	r2, #34	@ 0x22
 80047e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2240      	movs	r2, #64	@ 0x40
 80047f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2200      	movs	r2, #0
 80047f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004804:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800480a:	b29a      	uxth	r2, r3
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	4a5b      	ldr	r2, [pc, #364]	@ (8004980 <HAL_I2C_Mem_Read+0x228>)
 8004814:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004816:	88f8      	ldrh	r0, [r7, #6]
 8004818:	893a      	ldrh	r2, [r7, #8]
 800481a:	8979      	ldrh	r1, [r7, #10]
 800481c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800481e:	9301      	str	r3, [sp, #4]
 8004820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004822:	9300      	str	r3, [sp, #0]
 8004824:	4603      	mov	r3, r0
 8004826:	68f8      	ldr	r0, [r7, #12]
 8004828:	f000 fd44 	bl	80052b4 <I2C_RequestMemoryRead>
 800482c:	4603      	mov	r3, r0
 800482e:	2b00      	cmp	r3, #0
 8004830:	d001      	beq.n	8004836 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	e1bc      	b.n	8004bb0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800483a:	2b00      	cmp	r3, #0
 800483c:	d113      	bne.n	8004866 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800483e:	2300      	movs	r3, #0
 8004840:	623b      	str	r3, [r7, #32]
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	695b      	ldr	r3, [r3, #20]
 8004848:	623b      	str	r3, [r7, #32]
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	699b      	ldr	r3, [r3, #24]
 8004850:	623b      	str	r3, [r7, #32]
 8004852:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004862:	601a      	str	r2, [r3, #0]
 8004864:	e190      	b.n	8004b88 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800486a:	2b01      	cmp	r3, #1
 800486c:	d11b      	bne.n	80048a6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	681a      	ldr	r2, [r3, #0]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800487c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800487e:	2300      	movs	r3, #0
 8004880:	61fb      	str	r3, [r7, #28]
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	695b      	ldr	r3, [r3, #20]
 8004888:	61fb      	str	r3, [r7, #28]
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	699b      	ldr	r3, [r3, #24]
 8004890:	61fb      	str	r3, [r7, #28]
 8004892:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	681a      	ldr	r2, [r3, #0]
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048a2:	601a      	str	r2, [r3, #0]
 80048a4:	e170      	b.n	8004b88 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d11b      	bne.n	80048e6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	681a      	ldr	r2, [r3, #0]
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048bc:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80048cc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048ce:	2300      	movs	r3, #0
 80048d0:	61bb      	str	r3, [r7, #24]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	695b      	ldr	r3, [r3, #20]
 80048d8:	61bb      	str	r3, [r7, #24]
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	699b      	ldr	r3, [r3, #24]
 80048e0:	61bb      	str	r3, [r7, #24]
 80048e2:	69bb      	ldr	r3, [r7, #24]
 80048e4:	e150      	b.n	8004b88 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048e6:	2300      	movs	r3, #0
 80048e8:	617b      	str	r3, [r7, #20]
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	695b      	ldr	r3, [r3, #20]
 80048f0:	617b      	str	r3, [r7, #20]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	699b      	ldr	r3, [r3, #24]
 80048f8:	617b      	str	r3, [r7, #20]
 80048fa:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80048fc:	e144      	b.n	8004b88 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004902:	2b03      	cmp	r3, #3
 8004904:	f200 80f1 	bhi.w	8004aea <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800490c:	2b01      	cmp	r3, #1
 800490e:	d123      	bne.n	8004958 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004910:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004912:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004914:	68f8      	ldr	r0, [r7, #12]
 8004916:	f001 f87b 	bl	8005a10 <I2C_WaitOnRXNEFlagUntilTimeout>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d001      	beq.n	8004924 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e145      	b.n	8004bb0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	691a      	ldr	r2, [r3, #16]
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492e:	b2d2      	uxtb	r2, r2
 8004930:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004936:	1c5a      	adds	r2, r3, #1
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004940:	3b01      	subs	r3, #1
 8004942:	b29a      	uxth	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800494c:	b29b      	uxth	r3, r3
 800494e:	3b01      	subs	r3, #1
 8004950:	b29a      	uxth	r2, r3
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004956:	e117      	b.n	8004b88 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800495c:	2b02      	cmp	r3, #2
 800495e:	d14e      	bne.n	80049fe <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004962:	9300      	str	r3, [sp, #0]
 8004964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004966:	2200      	movs	r2, #0
 8004968:	4906      	ldr	r1, [pc, #24]	@ (8004984 <HAL_I2C_Mem_Read+0x22c>)
 800496a:	68f8      	ldr	r0, [r7, #12]
 800496c:	f000 fea6 	bl	80056bc <I2C_WaitOnFlagUntilTimeout>
 8004970:	4603      	mov	r3, r0
 8004972:	2b00      	cmp	r3, #0
 8004974:	d008      	beq.n	8004988 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004976:	2301      	movs	r3, #1
 8004978:	e11a      	b.n	8004bb0 <HAL_I2C_Mem_Read+0x458>
 800497a:	bf00      	nop
 800497c:	00100002 	.word	0x00100002
 8004980:	ffff0000 	.word	0xffff0000
 8004984:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	681a      	ldr	r2, [r3, #0]
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004996:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	691a      	ldr	r2, [r3, #16]
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a2:	b2d2      	uxtb	r2, r2
 80049a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049aa:	1c5a      	adds	r2, r3, #1
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049b4:	3b01      	subs	r3, #1
 80049b6:	b29a      	uxth	r2, r3
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049c0:	b29b      	uxth	r3, r3
 80049c2:	3b01      	subs	r3, #1
 80049c4:	b29a      	uxth	r2, r3
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	691a      	ldr	r2, [r3, #16]
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d4:	b2d2      	uxtb	r2, r2
 80049d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049dc:	1c5a      	adds	r2, r3, #1
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049e6:	3b01      	subs	r3, #1
 80049e8:	b29a      	uxth	r2, r3
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	3b01      	subs	r3, #1
 80049f6:	b29a      	uxth	r2, r3
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80049fc:	e0c4      	b.n	8004b88 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80049fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a00:	9300      	str	r3, [sp, #0]
 8004a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a04:	2200      	movs	r2, #0
 8004a06:	496c      	ldr	r1, [pc, #432]	@ (8004bb8 <HAL_I2C_Mem_Read+0x460>)
 8004a08:	68f8      	ldr	r0, [r7, #12]
 8004a0a:	f000 fe57 	bl	80056bc <I2C_WaitOnFlagUntilTimeout>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d001      	beq.n	8004a18 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004a14:	2301      	movs	r3, #1
 8004a16:	e0cb      	b.n	8004bb0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681a      	ldr	r2, [r3, #0]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a26:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	691a      	ldr	r2, [r3, #16]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a32:	b2d2      	uxtb	r2, r2
 8004a34:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a3a:	1c5a      	adds	r2, r3, #1
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a44:	3b01      	subs	r3, #1
 8004a46:	b29a      	uxth	r2, r3
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	3b01      	subs	r3, #1
 8004a54:	b29a      	uxth	r2, r3
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a5c:	9300      	str	r3, [sp, #0]
 8004a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a60:	2200      	movs	r2, #0
 8004a62:	4955      	ldr	r1, [pc, #340]	@ (8004bb8 <HAL_I2C_Mem_Read+0x460>)
 8004a64:	68f8      	ldr	r0, [r7, #12]
 8004a66:	f000 fe29 	bl	80056bc <I2C_WaitOnFlagUntilTimeout>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d001      	beq.n	8004a74 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	e09d      	b.n	8004bb0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a82:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	691a      	ldr	r2, [r3, #16]
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a8e:	b2d2      	uxtb	r2, r2
 8004a90:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a96:	1c5a      	adds	r2, r3, #1
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004aa0:	3b01      	subs	r3, #1
 8004aa2:	b29a      	uxth	r2, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aac:	b29b      	uxth	r3, r3
 8004aae:	3b01      	subs	r3, #1
 8004ab0:	b29a      	uxth	r2, r3
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	691a      	ldr	r2, [r3, #16]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac0:	b2d2      	uxtb	r2, r2
 8004ac2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ac8:	1c5a      	adds	r2, r3, #1
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ad2:	3b01      	subs	r3, #1
 8004ad4:	b29a      	uxth	r2, r3
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	3b01      	subs	r3, #1
 8004ae2:	b29a      	uxth	r2, r3
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004ae8:	e04e      	b.n	8004b88 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004aec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004aee:	68f8      	ldr	r0, [r7, #12]
 8004af0:	f000 ff8e 	bl	8005a10 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004af4:	4603      	mov	r3, r0
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d001      	beq.n	8004afe <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e058      	b.n	8004bb0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	691a      	ldr	r2, [r3, #16]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b08:	b2d2      	uxtb	r2, r2
 8004b0a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b10:	1c5a      	adds	r2, r3, #1
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b1a:	3b01      	subs	r3, #1
 8004b1c:	b29a      	uxth	r2, r3
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b26:	b29b      	uxth	r3, r3
 8004b28:	3b01      	subs	r3, #1
 8004b2a:	b29a      	uxth	r2, r3
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	695b      	ldr	r3, [r3, #20]
 8004b36:	f003 0304 	and.w	r3, r3, #4
 8004b3a:	2b04      	cmp	r3, #4
 8004b3c:	d124      	bne.n	8004b88 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b42:	2b03      	cmp	r3, #3
 8004b44:	d107      	bne.n	8004b56 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	681a      	ldr	r2, [r3, #0]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b54:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	691a      	ldr	r2, [r3, #16]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b60:	b2d2      	uxtb	r2, r2
 8004b62:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b68:	1c5a      	adds	r2, r3, #1
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b72:	3b01      	subs	r3, #1
 8004b74:	b29a      	uxth	r2, r3
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b7e:	b29b      	uxth	r3, r3
 8004b80:	3b01      	subs	r3, #1
 8004b82:	b29a      	uxth	r2, r3
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	f47f aeb6 	bne.w	80048fe <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2220      	movs	r2, #32
 8004b96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004baa:	2300      	movs	r3, #0
 8004bac:	e000      	b.n	8004bb0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004bae:	2302      	movs	r3, #2
  }
}
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	3728      	adds	r7, #40	@ 0x28
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	bd80      	pop	{r7, pc}
 8004bb8:	00010004 	.word	0x00010004

08004bbc <HAL_I2C_Mem_Read_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8004bbc:	b580      	push	{r7, lr}
 8004bbe:	b08c      	sub	sp, #48	@ 0x30
 8004bc0:	af02      	add	r7, sp, #8
 8004bc2:	60f8      	str	r0, [r7, #12]
 8004bc4:	4608      	mov	r0, r1
 8004bc6:	4611      	mov	r1, r2
 8004bc8:	461a      	mov	r2, r3
 8004bca:	4603      	mov	r3, r0
 8004bcc:	817b      	strh	r3, [r7, #10]
 8004bce:	460b      	mov	r3, r1
 8004bd0:	813b      	strh	r3, [r7, #8]
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bd6:	f7fe fabf 	bl	8003158 <HAL_GetTick>
 8004bda:	6278      	str	r0, [r7, #36]	@ 0x24
  __IO uint32_t count = 0U;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004be6:	b2db      	uxtb	r3, r3
 8004be8:	2b20      	cmp	r3, #32
 8004bea:	f040 8172 	bne.w	8004ed2 <HAL_I2C_Mem_Read_DMA+0x316>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8004bee:	4b93      	ldr	r3, [pc, #588]	@ (8004e3c <HAL_I2C_Mem_Read_DMA+0x280>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	08db      	lsrs	r3, r3, #3
 8004bf4:	4a92      	ldr	r2, [pc, #584]	@ (8004e40 <HAL_I2C_Mem_Read_DMA+0x284>)
 8004bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8004bfa:	0a1a      	lsrs	r2, r3, #8
 8004bfc:	4613      	mov	r3, r2
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	4413      	add	r3, r2
 8004c02:	009a      	lsls	r2, r3, #2
 8004c04:	4413      	add	r3, r2
 8004c06:	61fb      	str	r3, [r7, #28]
    do
    {
      count--;
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	3b01      	subs	r3, #1
 8004c0c:	61fb      	str	r3, [r7, #28]
      if (count == 0U)
 8004c0e:	69fb      	ldr	r3, [r7, #28]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d112      	bne.n	8004c3a <HAL_I2C_Mem_Read_DMA+0x7e>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2200      	movs	r2, #0
 8004c18:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	2220      	movs	r2, #32
 8004c1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	2200      	movs	r2, #0
 8004c26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c2e:	f043 0220 	orr.w	r2, r3, #32
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8004c36:	2302      	movs	r3, #2
 8004c38:	e14c      	b.n	8004ed4 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	699b      	ldr	r3, [r3, #24]
 8004c40:	f003 0302 	and.w	r3, r3, #2
 8004c44:	2b02      	cmp	r3, #2
 8004c46:	d0df      	beq.n	8004c08 <HAL_I2C_Mem_Read_DMA+0x4c>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d101      	bne.n	8004c56 <HAL_I2C_Mem_Read_DMA+0x9a>
 8004c52:	2302      	movs	r3, #2
 8004c54:	e13e      	b.n	8004ed4 <HAL_I2C_Mem_Read_DMA+0x318>
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2201      	movs	r2, #1
 8004c5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0301 	and.w	r3, r3, #1
 8004c68:	2b01      	cmp	r3, #1
 8004c6a:	d007      	beq.n	8004c7c <HAL_I2C_Mem_Read_DMA+0xc0>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	681a      	ldr	r2, [r3, #0]
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f042 0201 	orr.w	r2, r2, #1
 8004c7a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004c8a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	2222      	movs	r2, #34	@ 0x22
 8004c90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	2240      	movs	r2, #64	@ 0x40
 8004c98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2200      	movs	r2, #0
 8004ca0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ca6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004cac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cb2:	b29a      	uxth	r2, r3
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	4a62      	ldr	r2, [pc, #392]	@ (8004e44 <HAL_I2C_Mem_Read_DMA+0x288>)
 8004cbc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8004cbe:	897a      	ldrh	r2, [r7, #10]
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 8004cc4:	893a      	ldrh	r2, [r7, #8]
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8004cca:	88fa      	ldrh	r2, [r7, #6]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f000 80cc 	beq.w	8004e78 <HAL_I2C_Mem_Read_DMA+0x2bc>
    {
      if (hi2c->hdmarx != NULL)
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	d02d      	beq.n	8004d44 <HAL_I2C_Mem_Read_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cec:	4a56      	ldr	r2, [pc, #344]	@ (8004e48 <HAL_I2C_Mem_Read_DMA+0x28c>)
 8004cee:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cf4:	4a55      	ldr	r2, [pc, #340]	@ (8004e4c <HAL_I2C_Mem_Read_DMA+0x290>)
 8004cf6:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d04:	2200      	movs	r2, #0
 8004d06:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d14:	2200      	movs	r2, #0
 8004d16:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8004d18:	68fb      	ldr	r3, [r7, #12]
 8004d1a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	3310      	adds	r3, #16
 8004d22:	4619      	mov	r1, r3
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d28:	461a      	mov	r2, r3
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d2e:	f7fe fc61 	bl	80035f4 <HAL_DMA_Start_IT>
 8004d32:	4603      	mov	r3, r0
 8004d34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004d38:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	f040 8087 	bne.w	8004e50 <HAL_I2C_Mem_Read_DMA+0x294>
 8004d42:	e013      	b.n	8004d6c <HAL_I2C_Mem_Read_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	2220      	movs	r2, #32
 8004d48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	2200      	movs	r2, #0
 8004d50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d58:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	2200      	movs	r2, #0
 8004d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	e0b3      	b.n	8004ed4 <HAL_I2C_Mem_Read_DMA+0x318>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004d6c:	88f8      	ldrh	r0, [r7, #6]
 8004d6e:	893a      	ldrh	r2, [r7, #8]
 8004d70:	8979      	ldrh	r1, [r7, #10]
 8004d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d74:	9301      	str	r3, [sp, #4]
 8004d76:	2323      	movs	r3, #35	@ 0x23
 8004d78:	9300      	str	r3, [sp, #0]
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	68f8      	ldr	r0, [r7, #12]
 8004d7e:	f000 fa99 	bl	80052b4 <I2C_RequestMemoryRead>
 8004d82:	4603      	mov	r3, r0
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d023      	beq.n	8004dd0 <HAL_I2C_Mem_Read_DMA+0x214>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmarx);
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d8c:	4618      	mov	r0, r3
 8004d8e:	f7fe fcf9 	bl	8003784 <HAL_DMA_Abort_IT>
 8004d92:	4603      	mov	r3, r0
 8004d94:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmarx->XferCpltCallback = NULL;
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681a      	ldr	r2, [r3, #0]
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004dae:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	2200      	movs	r2, #0
 8004db4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2200      	movs	r2, #0
 8004dba:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f022 0201 	bic.w	r2, r2, #1
 8004dca:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e081      	b.n	8004ed4 <HAL_I2C_Mem_Read_DMA+0x318>
        }

        if (hi2c->XferSize == 1U)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d108      	bne.n	8004dea <HAL_I2C_Mem_Read_DMA+0x22e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	e007      	b.n	8004dfa <HAL_I2C_Mem_Read_DMA+0x23e>
        }
        else
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	685a      	ldr	r2, [r3, #4]
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004df8:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004dfa:	2300      	movs	r3, #0
 8004dfc:	61bb      	str	r3, [r7, #24]
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	695b      	ldr	r3, [r3, #20]
 8004e04:	61bb      	str	r3, [r7, #24]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	699b      	ldr	r3, [r3, #24]
 8004e0c:	61bb      	str	r3, [r7, #24]
 8004e0e:	69bb      	ldr	r3, [r7, #24]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2200      	movs	r2, #0
 8004e14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	685a      	ldr	r2, [r3, #4]
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004e26:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        hi2c->Instance->CR2 |= I2C_CR2_DMAEN;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	685a      	ldr	r2, [r3, #4]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004e36:	605a      	str	r2, [r3, #4]
 8004e38:	e049      	b.n	8004ece <HAL_I2C_Mem_Read_DMA+0x312>
 8004e3a:	bf00      	nop
 8004e3c:	20000000 	.word	0x20000000
 8004e40:	14f8b589 	.word	0x14f8b589
 8004e44:	ffff0000 	.word	0xffff0000
 8004e48:	08005485 	.word	0x08005485
 8004e4c:	08005643 	.word	0x08005643
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2220      	movs	r2, #32
 8004e54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e64:	f043 0210 	orr.w	r2, r3, #16
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	2200      	movs	r2, #0
 8004e70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e74:	2301      	movs	r3, #1
 8004e76:	e02d      	b.n	8004ed4 <HAL_I2C_Mem_Read_DMA+0x318>
      }
    }
    else
    {
      /* Send Slave Address and Memory Address */
      if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 8004e78:	88f8      	ldrh	r0, [r7, #6]
 8004e7a:	893a      	ldrh	r2, [r7, #8]
 8004e7c:	8979      	ldrh	r1, [r7, #10]
 8004e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e80:	9301      	str	r3, [sp, #4]
 8004e82:	2323      	movs	r3, #35	@ 0x23
 8004e84:	9300      	str	r3, [sp, #0]
 8004e86:	4603      	mov	r3, r0
 8004e88:	68f8      	ldr	r0, [r7, #12]
 8004e8a:	f000 fa13 	bl	80052b4 <I2C_RequestMemoryRead>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d001      	beq.n	8004e98 <HAL_I2C_Mem_Read_DMA+0x2dc>
      {
        return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e01d      	b.n	8004ed4 <HAL_I2C_Mem_Read_DMA+0x318>
      }

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e98:	2300      	movs	r3, #0
 8004e9a:	617b      	str	r3, [r7, #20]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	695b      	ldr	r3, [r3, #20]
 8004ea2:	617b      	str	r3, [r7, #20]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	699b      	ldr	r3, [r3, #24]
 8004eaa:	617b      	str	r3, [r7, #20]
 8004eac:	697b      	ldr	r3, [r7, #20]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	681a      	ldr	r2, [r3, #0]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ebc:	601a      	str	r2, [r3, #0]

      hi2c->State = HAL_I2C_STATE_READY;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	2220      	movs	r2, #32
 8004ec2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2200      	movs	r2, #0
 8004eca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }

    return HAL_OK;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	e000      	b.n	8004ed4 <HAL_I2C_Mem_Read_DMA+0x318>
  }
  else
  {
    return HAL_BUSY;
 8004ed2:	2302      	movs	r3, #2
  }
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3728      	adds	r7, #40	@ 0x28
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b08a      	sub	sp, #40	@ 0x28
 8004ee0:	af02      	add	r7, sp, #8
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	607a      	str	r2, [r7, #4]
 8004ee6:	603b      	str	r3, [r7, #0]
 8004ee8:	460b      	mov	r3, r1
 8004eea:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004eec:	f7fe f934 	bl	8003158 <HAL_GetTick>
 8004ef0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	2b20      	cmp	r3, #32
 8004f00:	f040 8111 	bne.w	8005126 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004f04:	69fb      	ldr	r3, [r7, #28]
 8004f06:	9300      	str	r3, [sp, #0]
 8004f08:	2319      	movs	r3, #25
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	4988      	ldr	r1, [pc, #544]	@ (8005130 <HAL_I2C_IsDeviceReady+0x254>)
 8004f0e:	68f8      	ldr	r0, [r7, #12]
 8004f10:	f000 fbd4 	bl	80056bc <I2C_WaitOnFlagUntilTimeout>
 8004f14:	4603      	mov	r3, r0
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d001      	beq.n	8004f1e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8004f1a:	2302      	movs	r3, #2
 8004f1c:	e104      	b.n	8005128 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f24:	2b01      	cmp	r3, #1
 8004f26:	d101      	bne.n	8004f2c <HAL_I2C_IsDeviceReady+0x50>
 8004f28:	2302      	movs	r3, #2
 8004f2a:	e0fd      	b.n	8005128 <HAL_I2C_IsDeviceReady+0x24c>
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	f003 0301 	and.w	r3, r3, #1
 8004f3e:	2b01      	cmp	r3, #1
 8004f40:	d007      	beq.n	8004f52 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	681a      	ldr	r2, [r3, #0]
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f042 0201 	orr.w	r2, r2, #1
 8004f50:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004f60:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2224      	movs	r2, #36	@ 0x24
 8004f66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	4a70      	ldr	r2, [pc, #448]	@ (8005134 <HAL_I2C_IsDeviceReady+0x258>)
 8004f74:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004f84:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004f86:	69fb      	ldr	r3, [r7, #28]
 8004f88:	9300      	str	r3, [sp, #0]
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004f92:	68f8      	ldr	r0, [r7, #12]
 8004f94:	f000 fb92 	bl	80056bc <I2C_WaitOnFlagUntilTimeout>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d00d      	beq.n	8004fba <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004fa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004fac:	d103      	bne.n	8004fb6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004fb4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8004fb6:	2303      	movs	r3, #3
 8004fb8:	e0b6      	b.n	8005128 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004fba:	897b      	ldrh	r3, [r7, #10]
 8004fbc:	b2db      	uxtb	r3, r3
 8004fbe:	461a      	mov	r2, r3
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004fc8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8004fca:	f7fe f8c5 	bl	8003158 <HAL_GetTick>
 8004fce:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	695b      	ldr	r3, [r3, #20]
 8004fd6:	f003 0302 	and.w	r3, r3, #2
 8004fda:	2b02      	cmp	r3, #2
 8004fdc:	bf0c      	ite	eq
 8004fde:	2301      	moveq	r3, #1
 8004fe0:	2300      	movne	r3, #0
 8004fe2:	b2db      	uxtb	r3, r3
 8004fe4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	695b      	ldr	r3, [r3, #20]
 8004fec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ff0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ff4:	bf0c      	ite	eq
 8004ff6:	2301      	moveq	r3, #1
 8004ff8:	2300      	movne	r3, #0
 8004ffa:	b2db      	uxtb	r3, r3
 8004ffc:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8004ffe:	e025      	b.n	800504c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005000:	f7fe f8aa 	bl	8003158 <HAL_GetTick>
 8005004:	4602      	mov	r2, r0
 8005006:	69fb      	ldr	r3, [r7, #28]
 8005008:	1ad3      	subs	r3, r2, r3
 800500a:	683a      	ldr	r2, [r7, #0]
 800500c:	429a      	cmp	r2, r3
 800500e:	d302      	bcc.n	8005016 <HAL_I2C_IsDeviceReady+0x13a>
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d103      	bne.n	800501e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	22a0      	movs	r2, #160	@ 0xa0
 800501a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	695b      	ldr	r3, [r3, #20]
 8005024:	f003 0302 	and.w	r3, r3, #2
 8005028:	2b02      	cmp	r3, #2
 800502a:	bf0c      	ite	eq
 800502c:	2301      	moveq	r3, #1
 800502e:	2300      	movne	r3, #0
 8005030:	b2db      	uxtb	r3, r3
 8005032:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	695b      	ldr	r3, [r3, #20]
 800503a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800503e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005042:	bf0c      	ite	eq
 8005044:	2301      	moveq	r3, #1
 8005046:	2300      	movne	r3, #0
 8005048:	b2db      	uxtb	r3, r3
 800504a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005052:	b2db      	uxtb	r3, r3
 8005054:	2ba0      	cmp	r3, #160	@ 0xa0
 8005056:	d005      	beq.n	8005064 <HAL_I2C_IsDeviceReady+0x188>
 8005058:	7dfb      	ldrb	r3, [r7, #23]
 800505a:	2b00      	cmp	r3, #0
 800505c:	d102      	bne.n	8005064 <HAL_I2C_IsDeviceReady+0x188>
 800505e:	7dbb      	ldrb	r3, [r7, #22]
 8005060:	2b00      	cmp	r3, #0
 8005062:	d0cd      	beq.n	8005000 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	2220      	movs	r2, #32
 8005068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	695b      	ldr	r3, [r3, #20]
 8005072:	f003 0302 	and.w	r3, r3, #2
 8005076:	2b02      	cmp	r3, #2
 8005078:	d129      	bne.n	80050ce <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005088:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800508a:	2300      	movs	r3, #0
 800508c:	613b      	str	r3, [r7, #16]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	695b      	ldr	r3, [r3, #20]
 8005094:	613b      	str	r3, [r7, #16]
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	699b      	ldr	r3, [r3, #24]
 800509c:	613b      	str	r3, [r7, #16]
 800509e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80050a0:	69fb      	ldr	r3, [r7, #28]
 80050a2:	9300      	str	r3, [sp, #0]
 80050a4:	2319      	movs	r3, #25
 80050a6:	2201      	movs	r2, #1
 80050a8:	4921      	ldr	r1, [pc, #132]	@ (8005130 <HAL_I2C_IsDeviceReady+0x254>)
 80050aa:	68f8      	ldr	r0, [r7, #12]
 80050ac:	f000 fb06 	bl	80056bc <I2C_WaitOnFlagUntilTimeout>
 80050b0:	4603      	mov	r3, r0
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d001      	beq.n	80050ba <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80050b6:	2301      	movs	r3, #1
 80050b8:	e036      	b.n	8005128 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	2220      	movs	r2, #32
 80050be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80050ca:	2300      	movs	r3, #0
 80050cc:	e02c      	b.n	8005128 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80050dc:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80050e6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	9300      	str	r3, [sp, #0]
 80050ec:	2319      	movs	r3, #25
 80050ee:	2201      	movs	r2, #1
 80050f0:	490f      	ldr	r1, [pc, #60]	@ (8005130 <HAL_I2C_IsDeviceReady+0x254>)
 80050f2:	68f8      	ldr	r0, [r7, #12]
 80050f4:	f000 fae2 	bl	80056bc <I2C_WaitOnFlagUntilTimeout>
 80050f8:	4603      	mov	r3, r0
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d001      	beq.n	8005102 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80050fe:	2301      	movs	r3, #1
 8005100:	e012      	b.n	8005128 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	3301      	adds	r3, #1
 8005106:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005108:	69ba      	ldr	r2, [r7, #24]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	429a      	cmp	r2, r3
 800510e:	f4ff af32 	bcc.w	8004f76 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2220      	movs	r2, #32
 8005116:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	2200      	movs	r2, #0
 800511e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005122:	2301      	movs	r3, #1
 8005124:	e000      	b.n	8005128 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005126:	2302      	movs	r3, #2
  }
}
 8005128:	4618      	mov	r0, r3
 800512a:	3720      	adds	r7, #32
 800512c:	46bd      	mov	sp, r7
 800512e:	bd80      	pop	{r7, pc}
 8005130:	00100002 	.word	0x00100002
 8005134:	ffff0000 	.word	0xffff0000

08005138 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005138:	b480      	push	{r7}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005140:	bf00      	nop
 8005142:	370c      	adds	r7, #12
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr

0800514c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005154:	bf00      	nop
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005168:	bf00      	nop
 800516a:	370c      	adds	r7, #12
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr

08005174 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005174:	b480      	push	{r7}
 8005176:	b083      	sub	sp, #12
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800517c:	bf00      	nop
 800517e:	370c      	adds	r7, #12
 8005180:	46bd      	mov	sp, r7
 8005182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005186:	4770      	bx	lr

08005188 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b088      	sub	sp, #32
 800518c:	af02      	add	r7, sp, #8
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	4608      	mov	r0, r1
 8005192:	4611      	mov	r1, r2
 8005194:	461a      	mov	r2, r3
 8005196:	4603      	mov	r3, r0
 8005198:	817b      	strh	r3, [r7, #10]
 800519a:	460b      	mov	r3, r1
 800519c:	813b      	strh	r3, [r7, #8]
 800519e:	4613      	mov	r3, r2
 80051a0:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80051b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80051b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051b4:	9300      	str	r3, [sp, #0]
 80051b6:	6a3b      	ldr	r3, [r7, #32]
 80051b8:	2200      	movs	r2, #0
 80051ba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80051be:	68f8      	ldr	r0, [r7, #12]
 80051c0:	f000 fa7c 	bl	80056bc <I2C_WaitOnFlagUntilTimeout>
 80051c4:	4603      	mov	r3, r0
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d00d      	beq.n	80051e6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80051d8:	d103      	bne.n	80051e2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80051e0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e05f      	b.n	80052a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80051e6:	897b      	ldrh	r3, [r7, #10]
 80051e8:	b2db      	uxtb	r3, r3
 80051ea:	461a      	mov	r2, r3
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80051f4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051f8:	6a3a      	ldr	r2, [r7, #32]
 80051fa:	492d      	ldr	r1, [pc, #180]	@ (80052b0 <I2C_RequestMemoryWrite+0x128>)
 80051fc:	68f8      	ldr	r0, [r7, #12]
 80051fe:	f000 fad7 	bl	80057b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005202:	4603      	mov	r3, r0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d001      	beq.n	800520c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e04c      	b.n	80052a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800520c:	2300      	movs	r3, #0
 800520e:	617b      	str	r3, [r7, #20]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	695b      	ldr	r3, [r3, #20]
 8005216:	617b      	str	r3, [r7, #20]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	699b      	ldr	r3, [r3, #24]
 800521e:	617b      	str	r3, [r7, #20]
 8005220:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005222:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005224:	6a39      	ldr	r1, [r7, #32]
 8005226:	68f8      	ldr	r0, [r7, #12]
 8005228:	f000 fb62 	bl	80058f0 <I2C_WaitOnTXEFlagUntilTimeout>
 800522c:	4603      	mov	r3, r0
 800522e:	2b00      	cmp	r3, #0
 8005230:	d00d      	beq.n	800524e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005236:	2b04      	cmp	r3, #4
 8005238:	d107      	bne.n	800524a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005248:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	e02b      	b.n	80052a6 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800524e:	88fb      	ldrh	r3, [r7, #6]
 8005250:	2b01      	cmp	r3, #1
 8005252:	d105      	bne.n	8005260 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005254:	893b      	ldrh	r3, [r7, #8]
 8005256:	b2da      	uxtb	r2, r3
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	611a      	str	r2, [r3, #16]
 800525e:	e021      	b.n	80052a4 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005260:	893b      	ldrh	r3, [r7, #8]
 8005262:	0a1b      	lsrs	r3, r3, #8
 8005264:	b29b      	uxth	r3, r3
 8005266:	b2da      	uxtb	r2, r3
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800526e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005270:	6a39      	ldr	r1, [r7, #32]
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	f000 fb3c 	bl	80058f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005278:	4603      	mov	r3, r0
 800527a:	2b00      	cmp	r3, #0
 800527c:	d00d      	beq.n	800529a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005282:	2b04      	cmp	r3, #4
 8005284:	d107      	bne.n	8005296 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005294:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e005      	b.n	80052a6 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800529a:	893b      	ldrh	r3, [r7, #8]
 800529c:	b2da      	uxtb	r2, r3
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	3718      	adds	r7, #24
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	00010002 	.word	0x00010002

080052b4 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b088      	sub	sp, #32
 80052b8:	af02      	add	r7, sp, #8
 80052ba:	60f8      	str	r0, [r7, #12]
 80052bc:	4608      	mov	r0, r1
 80052be:	4611      	mov	r1, r2
 80052c0:	461a      	mov	r2, r3
 80052c2:	4603      	mov	r3, r0
 80052c4:	817b      	strh	r3, [r7, #10]
 80052c6:	460b      	mov	r3, r1
 80052c8:	813b      	strh	r3, [r7, #8]
 80052ca:	4613      	mov	r3, r2
 80052cc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80052dc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052ec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052f0:	9300      	str	r3, [sp, #0]
 80052f2:	6a3b      	ldr	r3, [r7, #32]
 80052f4:	2200      	movs	r2, #0
 80052f6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80052fa:	68f8      	ldr	r0, [r7, #12]
 80052fc:	f000 f9de 	bl	80056bc <I2C_WaitOnFlagUntilTimeout>
 8005300:	4603      	mov	r3, r0
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00d      	beq.n	8005322 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005310:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005314:	d103      	bne.n	800531e <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800531c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800531e:	2303      	movs	r3, #3
 8005320:	e0aa      	b.n	8005478 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005322:	897b      	ldrh	r3, [r7, #10]
 8005324:	b2db      	uxtb	r3, r3
 8005326:	461a      	mov	r2, r3
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005330:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005334:	6a3a      	ldr	r2, [r7, #32]
 8005336:	4952      	ldr	r1, [pc, #328]	@ (8005480 <I2C_RequestMemoryRead+0x1cc>)
 8005338:	68f8      	ldr	r0, [r7, #12]
 800533a:	f000 fa39 	bl	80057b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d001      	beq.n	8005348 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	e097      	b.n	8005478 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005348:	2300      	movs	r3, #0
 800534a:	617b      	str	r3, [r7, #20]
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	695b      	ldr	r3, [r3, #20]
 8005352:	617b      	str	r3, [r7, #20]
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	699b      	ldr	r3, [r3, #24]
 800535a:	617b      	str	r3, [r7, #20]
 800535c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800535e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005360:	6a39      	ldr	r1, [r7, #32]
 8005362:	68f8      	ldr	r0, [r7, #12]
 8005364:	f000 fac4 	bl	80058f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005368:	4603      	mov	r3, r0
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00d      	beq.n	800538a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005372:	2b04      	cmp	r3, #4
 8005374:	d107      	bne.n	8005386 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005384:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	e076      	b.n	8005478 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800538a:	88fb      	ldrh	r3, [r7, #6]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d105      	bne.n	800539c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005390:	893b      	ldrh	r3, [r7, #8]
 8005392:	b2da      	uxtb	r2, r3
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	611a      	str	r2, [r3, #16]
 800539a:	e021      	b.n	80053e0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800539c:	893b      	ldrh	r3, [r7, #8]
 800539e:	0a1b      	lsrs	r3, r3, #8
 80053a0:	b29b      	uxth	r3, r3
 80053a2:	b2da      	uxtb	r2, r3
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053ac:	6a39      	ldr	r1, [r7, #32]
 80053ae:	68f8      	ldr	r0, [r7, #12]
 80053b0:	f000 fa9e 	bl	80058f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80053b4:	4603      	mov	r3, r0
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d00d      	beq.n	80053d6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053be:	2b04      	cmp	r3, #4
 80053c0:	d107      	bne.n	80053d2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053d0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053d2:	2301      	movs	r3, #1
 80053d4:	e050      	b.n	8005478 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80053d6:	893b      	ldrh	r3, [r7, #8]
 80053d8:	b2da      	uxtb	r2, r3
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053e2:	6a39      	ldr	r1, [r7, #32]
 80053e4:	68f8      	ldr	r0, [r7, #12]
 80053e6:	f000 fa83 	bl	80058f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80053ea:	4603      	mov	r3, r0
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d00d      	beq.n	800540c <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f4:	2b04      	cmp	r3, #4
 80053f6:	d107      	bne.n	8005408 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005406:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e035      	b.n	8005478 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	681a      	ldr	r2, [r3, #0]
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800541a:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800541c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800541e:	9300      	str	r3, [sp, #0]
 8005420:	6a3b      	ldr	r3, [r7, #32]
 8005422:	2200      	movs	r2, #0
 8005424:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005428:	68f8      	ldr	r0, [r7, #12]
 800542a:	f000 f947 	bl	80056bc <I2C_WaitOnFlagUntilTimeout>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d00d      	beq.n	8005450 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800543e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005442:	d103      	bne.n	800544c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800544a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800544c:	2303      	movs	r3, #3
 800544e:	e013      	b.n	8005478 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005450:	897b      	ldrh	r3, [r7, #10]
 8005452:	b2db      	uxtb	r3, r3
 8005454:	f043 0301 	orr.w	r3, r3, #1
 8005458:	b2da      	uxtb	r2, r3
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005460:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005462:	6a3a      	ldr	r2, [r7, #32]
 8005464:	4906      	ldr	r1, [pc, #24]	@ (8005480 <I2C_RequestMemoryRead+0x1cc>)
 8005466:	68f8      	ldr	r0, [r7, #12]
 8005468:	f000 f9a2 	bl	80057b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d001      	beq.n	8005476 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e000      	b.n	8005478 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8005476:	2300      	movs	r3, #0
}
 8005478:	4618      	mov	r0, r3
 800547a:	3718      	adds	r7, #24
 800547c:	46bd      	mov	sp, r7
 800547e:	bd80      	pop	{r7, pc}
 8005480:	00010002 	.word	0x00010002

08005484 <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	b086      	sub	sp, #24
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005490:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005498:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800549a:	697b      	ldr	r3, [r7, #20]
 800549c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054a0:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a6:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	685a      	ldr	r2, [r3, #4]
 80054ae:	697b      	ldr	r3, [r7, #20]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80054b6:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d003      	beq.n	80054c8 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80054c0:	697b      	ldr	r3, [r7, #20]
 80054c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054c4:	2200      	movs	r2, #0
 80054c6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d003      	beq.n	80054d8 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d4:	2200      	movs	r2, #0
 80054d6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 80054d8:	7cfb      	ldrb	r3, [r7, #19]
 80054da:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80054de:	2b21      	cmp	r3, #33	@ 0x21
 80054e0:	d007      	beq.n	80054f2 <I2C_DMAXferCplt+0x6e>
 80054e2:	7cfb      	ldrb	r3, [r7, #19]
 80054e4:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 80054e8:	2b22      	cmp	r3, #34	@ 0x22
 80054ea:	d131      	bne.n	8005550 <I2C_DMAXferCplt+0xcc>
 80054ec:	7cbb      	ldrb	r3, [r7, #18]
 80054ee:	2b20      	cmp	r3, #32
 80054f0:	d12e      	bne.n	8005550 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80054f2:	697b      	ldr	r3, [r7, #20]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	685a      	ldr	r2, [r3, #4]
 80054f8:	697b      	ldr	r3, [r7, #20]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005500:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	2200      	movs	r2, #0
 8005506:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005508:	7cfb      	ldrb	r3, [r7, #19]
 800550a:	2b29      	cmp	r3, #41	@ 0x29
 800550c:	d10a      	bne.n	8005524 <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800550e:	697b      	ldr	r3, [r7, #20]
 8005510:	2221      	movs	r2, #33	@ 0x21
 8005512:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	2228      	movs	r2, #40	@ 0x28
 8005518:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 800551c:	6978      	ldr	r0, [r7, #20]
 800551e:	f7ff fe15 	bl	800514c <HAL_I2C_SlaveTxCpltCallback>
 8005522:	e00c      	b.n	800553e <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005524:	7cfb      	ldrb	r3, [r7, #19]
 8005526:	2b2a      	cmp	r3, #42	@ 0x2a
 8005528:	d109      	bne.n	800553e <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	2222      	movs	r2, #34	@ 0x22
 800552e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	2228      	movs	r2, #40	@ 0x28
 8005534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005538:	6978      	ldr	r0, [r7, #20]
 800553a:	f7ff fe11 	bl	8005160 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800553e:	697b      	ldr	r3, [r7, #20]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	685a      	ldr	r2, [r3, #4]
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 800554c:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800554e:	e074      	b.n	800563a <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005556:	b2db      	uxtb	r3, r3
 8005558:	2b00      	cmp	r3, #0
 800555a:	d06e      	beq.n	800563a <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005560:	b29b      	uxth	r3, r3
 8005562:	2b01      	cmp	r3, #1
 8005564:	d107      	bne.n	8005576 <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005566:	697b      	ldr	r3, [r7, #20]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	697b      	ldr	r3, [r7, #20]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005574:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005576:	697b      	ldr	r3, [r7, #20]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	685a      	ldr	r2, [r3, #4]
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005584:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800558c:	d009      	beq.n	80055a2 <I2C_DMAXferCplt+0x11e>
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2b08      	cmp	r3, #8
 8005592:	d006      	beq.n	80055a2 <I2C_DMAXferCplt+0x11e>
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800559a:	d002      	beq.n	80055a2 <I2C_DMAXferCplt+0x11e>
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	2b20      	cmp	r3, #32
 80055a0:	d107      	bne.n	80055b2 <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80055b0:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80055b2:	697b      	ldr	r3, [r7, #20]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	685a      	ldr	r2, [r3, #4]
 80055b8:	697b      	ldr	r3, [r7, #20]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80055c0:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	685a      	ldr	r2, [r3, #4]
 80055c8:	697b      	ldr	r3, [r7, #20]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80055d0:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	2200      	movs	r2, #0
 80055d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80055d8:	697b      	ldr	r3, [r7, #20]
 80055da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d003      	beq.n	80055e8 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 80055e0:	6978      	ldr	r0, [r7, #20]
 80055e2:	f7ff fdc7 	bl	8005174 <HAL_I2C_ErrorCallback>
}
 80055e6:	e028      	b.n	800563a <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	2220      	movs	r2, #32
 80055ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80055f6:	b2db      	uxtb	r3, r3
 80055f8:	2b40      	cmp	r3, #64	@ 0x40
 80055fa:	d10a      	bne.n	8005612 <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	2200      	movs	r2, #0
 8005600:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	2200      	movs	r2, #0
 8005608:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 800560a:	6978      	ldr	r0, [r7, #20]
 800560c:	f7fc ff4c 	bl	80024a8 <HAL_I2C_MemRxCpltCallback>
}
 8005610:	e013      	b.n	800563a <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	2200      	movs	r2, #0
 8005616:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	2b08      	cmp	r3, #8
 800561e:	d002      	beq.n	8005626 <I2C_DMAXferCplt+0x1a2>
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	2b20      	cmp	r3, #32
 8005624:	d103      	bne.n	800562e <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	2200      	movs	r2, #0
 800562a:	631a      	str	r2, [r3, #48]	@ 0x30
 800562c:	e002      	b.n	8005634 <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	2212      	movs	r2, #18
 8005632:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8005634:	6978      	ldr	r0, [r7, #20]
 8005636:	f7ff fd7f 	bl	8005138 <HAL_I2C_MasterRxCpltCallback>
}
 800563a:	bf00      	nop
 800563c:	3718      	adds	r7, #24
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}

08005642 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005642:	b580      	push	{r7, lr}
 8005644:	b084      	sub	sp, #16
 8005646:	af00      	add	r7, sp, #0
 8005648:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800564e:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005654:	2b00      	cmp	r3, #0
 8005656:	d003      	beq.n	8005660 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800565c:	2200      	movs	r2, #0
 800565e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005664:	2b00      	cmp	r3, #0
 8005666:	d003      	beq.n	8005670 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800566c:	2200      	movs	r2, #0
 800566e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f7fe fa33 	bl	8003adc <HAL_DMA_GetError>
 8005676:	4603      	mov	r3, r0
 8005678:	2b02      	cmp	r3, #2
 800567a:	d01b      	beq.n	80056b4 <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800568a:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2200      	movs	r2, #0
 8005690:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2220      	movs	r2, #32
 8005696:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a6:	f043 0210 	orr.w	r2, r3, #16
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80056ae:	68f8      	ldr	r0, [r7, #12]
 80056b0:	f7ff fd60 	bl	8005174 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80056b4:	bf00      	nop
 80056b6:	3710      	adds	r7, #16
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}

080056bc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80056bc:	b580      	push	{r7, lr}
 80056be:	b084      	sub	sp, #16
 80056c0:	af00      	add	r7, sp, #0
 80056c2:	60f8      	str	r0, [r7, #12]
 80056c4:	60b9      	str	r1, [r7, #8]
 80056c6:	603b      	str	r3, [r7, #0]
 80056c8:	4613      	mov	r3, r2
 80056ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056cc:	e048      	b.n	8005760 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056d4:	d044      	beq.n	8005760 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056d6:	f7fd fd3f 	bl	8003158 <HAL_GetTick>
 80056da:	4602      	mov	r2, r0
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	1ad3      	subs	r3, r2, r3
 80056e0:	683a      	ldr	r2, [r7, #0]
 80056e2:	429a      	cmp	r2, r3
 80056e4:	d302      	bcc.n	80056ec <I2C_WaitOnFlagUntilTimeout+0x30>
 80056e6:	683b      	ldr	r3, [r7, #0]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d139      	bne.n	8005760 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	0c1b      	lsrs	r3, r3, #16
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	2b01      	cmp	r3, #1
 80056f4:	d10d      	bne.n	8005712 <I2C_WaitOnFlagUntilTimeout+0x56>
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	695b      	ldr	r3, [r3, #20]
 80056fc:	43da      	mvns	r2, r3
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	4013      	ands	r3, r2
 8005702:	b29b      	uxth	r3, r3
 8005704:	2b00      	cmp	r3, #0
 8005706:	bf0c      	ite	eq
 8005708:	2301      	moveq	r3, #1
 800570a:	2300      	movne	r3, #0
 800570c:	b2db      	uxtb	r3, r3
 800570e:	461a      	mov	r2, r3
 8005710:	e00c      	b.n	800572c <I2C_WaitOnFlagUntilTimeout+0x70>
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	699b      	ldr	r3, [r3, #24]
 8005718:	43da      	mvns	r2, r3
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	4013      	ands	r3, r2
 800571e:	b29b      	uxth	r3, r3
 8005720:	2b00      	cmp	r3, #0
 8005722:	bf0c      	ite	eq
 8005724:	2301      	moveq	r3, #1
 8005726:	2300      	movne	r3, #0
 8005728:	b2db      	uxtb	r3, r3
 800572a:	461a      	mov	r2, r3
 800572c:	79fb      	ldrb	r3, [r7, #7]
 800572e:	429a      	cmp	r2, r3
 8005730:	d116      	bne.n	8005760 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	2200      	movs	r2, #0
 8005736:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2220      	movs	r2, #32
 800573c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2200      	movs	r2, #0
 8005744:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800574c:	f043 0220 	orr.w	r2, r3, #32
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	2200      	movs	r2, #0
 8005758:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e023      	b.n	80057a8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	0c1b      	lsrs	r3, r3, #16
 8005764:	b2db      	uxtb	r3, r3
 8005766:	2b01      	cmp	r3, #1
 8005768:	d10d      	bne.n	8005786 <I2C_WaitOnFlagUntilTimeout+0xca>
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	695b      	ldr	r3, [r3, #20]
 8005770:	43da      	mvns	r2, r3
 8005772:	68bb      	ldr	r3, [r7, #8]
 8005774:	4013      	ands	r3, r2
 8005776:	b29b      	uxth	r3, r3
 8005778:	2b00      	cmp	r3, #0
 800577a:	bf0c      	ite	eq
 800577c:	2301      	moveq	r3, #1
 800577e:	2300      	movne	r3, #0
 8005780:	b2db      	uxtb	r3, r3
 8005782:	461a      	mov	r2, r3
 8005784:	e00c      	b.n	80057a0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	699b      	ldr	r3, [r3, #24]
 800578c:	43da      	mvns	r2, r3
 800578e:	68bb      	ldr	r3, [r7, #8]
 8005790:	4013      	ands	r3, r2
 8005792:	b29b      	uxth	r3, r3
 8005794:	2b00      	cmp	r3, #0
 8005796:	bf0c      	ite	eq
 8005798:	2301      	moveq	r3, #1
 800579a:	2300      	movne	r3, #0
 800579c:	b2db      	uxtb	r3, r3
 800579e:	461a      	mov	r2, r3
 80057a0:	79fb      	ldrb	r3, [r7, #7]
 80057a2:	429a      	cmp	r2, r3
 80057a4:	d093      	beq.n	80056ce <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80057a6:	2300      	movs	r3, #0
}
 80057a8:	4618      	mov	r0, r3
 80057aa:	3710      	adds	r7, #16
 80057ac:	46bd      	mov	sp, r7
 80057ae:	bd80      	pop	{r7, pc}

080057b0 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b084      	sub	sp, #16
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	60f8      	str	r0, [r7, #12]
 80057b8:	60b9      	str	r1, [r7, #8]
 80057ba:	607a      	str	r2, [r7, #4]
 80057bc:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80057be:	e071      	b.n	80058a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	695b      	ldr	r3, [r3, #20]
 80057c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057ce:	d123      	bne.n	8005818 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681a      	ldr	r2, [r3, #0]
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057de:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80057e8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	2200      	movs	r2, #0
 80057ee:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2220      	movs	r2, #32
 80057f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005804:	f043 0204 	orr.w	r2, r3, #4
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2200      	movs	r2, #0
 8005810:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005814:	2301      	movs	r3, #1
 8005816:	e067      	b.n	80058e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800581e:	d041      	beq.n	80058a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005820:	f7fd fc9a 	bl	8003158 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	429a      	cmp	r2, r3
 800582e:	d302      	bcc.n	8005836 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d136      	bne.n	80058a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	0c1b      	lsrs	r3, r3, #16
 800583a:	b2db      	uxtb	r3, r3
 800583c:	2b01      	cmp	r3, #1
 800583e:	d10c      	bne.n	800585a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	695b      	ldr	r3, [r3, #20]
 8005846:	43da      	mvns	r2, r3
 8005848:	68bb      	ldr	r3, [r7, #8]
 800584a:	4013      	ands	r3, r2
 800584c:	b29b      	uxth	r3, r3
 800584e:	2b00      	cmp	r3, #0
 8005850:	bf14      	ite	ne
 8005852:	2301      	movne	r3, #1
 8005854:	2300      	moveq	r3, #0
 8005856:	b2db      	uxtb	r3, r3
 8005858:	e00b      	b.n	8005872 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	699b      	ldr	r3, [r3, #24]
 8005860:	43da      	mvns	r2, r3
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	4013      	ands	r3, r2
 8005866:	b29b      	uxth	r3, r3
 8005868:	2b00      	cmp	r3, #0
 800586a:	bf14      	ite	ne
 800586c:	2301      	movne	r3, #1
 800586e:	2300      	moveq	r3, #0
 8005870:	b2db      	uxtb	r3, r3
 8005872:	2b00      	cmp	r3, #0
 8005874:	d016      	beq.n	80058a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2200      	movs	r2, #0
 800587a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2220      	movs	r2, #32
 8005880:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	2200      	movs	r2, #0
 8005888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005890:	f043 0220 	orr.w	r2, r3, #32
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	2200      	movs	r2, #0
 800589c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80058a0:	2301      	movs	r3, #1
 80058a2:	e021      	b.n	80058e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80058a4:	68bb      	ldr	r3, [r7, #8]
 80058a6:	0c1b      	lsrs	r3, r3, #16
 80058a8:	b2db      	uxtb	r3, r3
 80058aa:	2b01      	cmp	r3, #1
 80058ac:	d10c      	bne.n	80058c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80058ae:	68fb      	ldr	r3, [r7, #12]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	695b      	ldr	r3, [r3, #20]
 80058b4:	43da      	mvns	r2, r3
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	4013      	ands	r3, r2
 80058ba:	b29b      	uxth	r3, r3
 80058bc:	2b00      	cmp	r3, #0
 80058be:	bf14      	ite	ne
 80058c0:	2301      	movne	r3, #1
 80058c2:	2300      	moveq	r3, #0
 80058c4:	b2db      	uxtb	r3, r3
 80058c6:	e00b      	b.n	80058e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	699b      	ldr	r3, [r3, #24]
 80058ce:	43da      	mvns	r2, r3
 80058d0:	68bb      	ldr	r3, [r7, #8]
 80058d2:	4013      	ands	r3, r2
 80058d4:	b29b      	uxth	r3, r3
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	bf14      	ite	ne
 80058da:	2301      	movne	r3, #1
 80058dc:	2300      	moveq	r3, #0
 80058de:	b2db      	uxtb	r3, r3
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	f47f af6d 	bne.w	80057c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80058e6:	2300      	movs	r3, #0
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3710      	adds	r7, #16
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b084      	sub	sp, #16
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	60f8      	str	r0, [r7, #12]
 80058f8:	60b9      	str	r1, [r7, #8]
 80058fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80058fc:	e034      	b.n	8005968 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80058fe:	68f8      	ldr	r0, [r7, #12]
 8005900:	f000 f8e3 	bl	8005aca <I2C_IsAcknowledgeFailed>
 8005904:	4603      	mov	r3, r0
 8005906:	2b00      	cmp	r3, #0
 8005908:	d001      	beq.n	800590e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e034      	b.n	8005978 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005914:	d028      	beq.n	8005968 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005916:	f7fd fc1f 	bl	8003158 <HAL_GetTick>
 800591a:	4602      	mov	r2, r0
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	1ad3      	subs	r3, r2, r3
 8005920:	68ba      	ldr	r2, [r7, #8]
 8005922:	429a      	cmp	r2, r3
 8005924:	d302      	bcc.n	800592c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d11d      	bne.n	8005968 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	695b      	ldr	r3, [r3, #20]
 8005932:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005936:	2b80      	cmp	r3, #128	@ 0x80
 8005938:	d016      	beq.n	8005968 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	2200      	movs	r2, #0
 800593e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2220      	movs	r2, #32
 8005944:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	2200      	movs	r2, #0
 800594c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005954:	f043 0220 	orr.w	r2, r3, #32
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	2200      	movs	r2, #0
 8005960:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005964:	2301      	movs	r3, #1
 8005966:	e007      	b.n	8005978 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	695b      	ldr	r3, [r3, #20]
 800596e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005972:	2b80      	cmp	r3, #128	@ 0x80
 8005974:	d1c3      	bne.n	80058fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005976:	2300      	movs	r3, #0
}
 8005978:	4618      	mov	r0, r3
 800597a:	3710      	adds	r7, #16
 800597c:	46bd      	mov	sp, r7
 800597e:	bd80      	pop	{r7, pc}

08005980 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b084      	sub	sp, #16
 8005984:	af00      	add	r7, sp, #0
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800598c:	e034      	b.n	80059f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800598e:	68f8      	ldr	r0, [r7, #12]
 8005990:	f000 f89b 	bl	8005aca <I2C_IsAcknowledgeFailed>
 8005994:	4603      	mov	r3, r0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d001      	beq.n	800599e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800599a:	2301      	movs	r3, #1
 800599c:	e034      	b.n	8005a08 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059a4:	d028      	beq.n	80059f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059a6:	f7fd fbd7 	bl	8003158 <HAL_GetTick>
 80059aa:	4602      	mov	r2, r0
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	1ad3      	subs	r3, r2, r3
 80059b0:	68ba      	ldr	r2, [r7, #8]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	d302      	bcc.n	80059bc <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d11d      	bne.n	80059f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	f003 0304 	and.w	r3, r3, #4
 80059c6:	2b04      	cmp	r3, #4
 80059c8:	d016      	beq.n	80059f8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	2200      	movs	r2, #0
 80059ce:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	2220      	movs	r2, #32
 80059d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	2200      	movs	r2, #0
 80059dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059e4:	f043 0220 	orr.w	r2, r3, #32
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	e007      	b.n	8005a08 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	695b      	ldr	r3, [r3, #20]
 80059fe:	f003 0304 	and.w	r3, r3, #4
 8005a02:	2b04      	cmp	r3, #4
 8005a04:	d1c3      	bne.n	800598e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005a06:	2300      	movs	r3, #0
}
 8005a08:	4618      	mov	r0, r3
 8005a0a:	3710      	adds	r7, #16
 8005a0c:	46bd      	mov	sp, r7
 8005a0e:	bd80      	pop	{r7, pc}

08005a10 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	b084      	sub	sp, #16
 8005a14:	af00      	add	r7, sp, #0
 8005a16:	60f8      	str	r0, [r7, #12]
 8005a18:	60b9      	str	r1, [r7, #8]
 8005a1a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005a1c:	e049      	b.n	8005ab2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	695b      	ldr	r3, [r3, #20]
 8005a24:	f003 0310 	and.w	r3, r3, #16
 8005a28:	2b10      	cmp	r3, #16
 8005a2a:	d119      	bne.n	8005a60 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f06f 0210 	mvn.w	r2, #16
 8005a34:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2220      	movs	r2, #32
 8005a40:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2200      	movs	r2, #0
 8005a48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2200      	movs	r2, #0
 8005a58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e030      	b.n	8005ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a60:	f7fd fb7a 	bl	8003158 <HAL_GetTick>
 8005a64:	4602      	mov	r2, r0
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	1ad3      	subs	r3, r2, r3
 8005a6a:	68ba      	ldr	r2, [r7, #8]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d302      	bcc.n	8005a76 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d11d      	bne.n	8005ab2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	695b      	ldr	r3, [r3, #20]
 8005a7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005a80:	2b40      	cmp	r3, #64	@ 0x40
 8005a82:	d016      	beq.n	8005ab2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	2200      	movs	r2, #0
 8005a88:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2220      	movs	r2, #32
 8005a8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a9e:	f043 0220 	orr.w	r2, r3, #32
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8005aae:	2301      	movs	r3, #1
 8005ab0:	e007      	b.n	8005ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	695b      	ldr	r3, [r3, #20]
 8005ab8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005abc:	2b40      	cmp	r3, #64	@ 0x40
 8005abe:	d1ae      	bne.n	8005a1e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3710      	adds	r7, #16
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}

08005aca <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005aca:	b480      	push	{r7}
 8005acc:	b083      	sub	sp, #12
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	695b      	ldr	r3, [r3, #20]
 8005ad8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005adc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ae0:	d11b      	bne.n	8005b1a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005aea:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2200      	movs	r2, #0
 8005af0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2220      	movs	r2, #32
 8005af6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b06:	f043 0204 	orr.w	r2, r3, #4
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	2200      	movs	r2, #0
 8005b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005b16:	2301      	movs	r3, #1
 8005b18:	e000      	b.n	8005b1c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005b1a:	2300      	movs	r3, #0
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	370c      	adds	r7, #12
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b086      	sub	sp, #24
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d101      	bne.n	8005b3a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005b36:	2301      	movs	r3, #1
 8005b38:	e267      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f003 0301 	and.w	r3, r3, #1
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d075      	beq.n	8005c32 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005b46:	4b88      	ldr	r3, [pc, #544]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005b48:	689b      	ldr	r3, [r3, #8]
 8005b4a:	f003 030c 	and.w	r3, r3, #12
 8005b4e:	2b04      	cmp	r3, #4
 8005b50:	d00c      	beq.n	8005b6c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b52:	4b85      	ldr	r3, [pc, #532]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8005b5a:	2b08      	cmp	r3, #8
 8005b5c:	d112      	bne.n	8005b84 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005b5e:	4b82      	ldr	r3, [pc, #520]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005b66:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005b6a:	d10b      	bne.n	8005b84 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b6c:	4b7e      	ldr	r3, [pc, #504]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d05b      	beq.n	8005c30 <HAL_RCC_OscConfig+0x108>
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d157      	bne.n	8005c30 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005b80:	2301      	movs	r3, #1
 8005b82:	e242      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	685b      	ldr	r3, [r3, #4]
 8005b88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005b8c:	d106      	bne.n	8005b9c <HAL_RCC_OscConfig+0x74>
 8005b8e:	4b76      	ldr	r3, [pc, #472]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a75      	ldr	r2, [pc, #468]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005b94:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005b98:	6013      	str	r3, [r2, #0]
 8005b9a:	e01d      	b.n	8005bd8 <HAL_RCC_OscConfig+0xb0>
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	685b      	ldr	r3, [r3, #4]
 8005ba0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005ba4:	d10c      	bne.n	8005bc0 <HAL_RCC_OscConfig+0x98>
 8005ba6:	4b70      	ldr	r3, [pc, #448]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	4a6f      	ldr	r2, [pc, #444]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005bac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005bb0:	6013      	str	r3, [r2, #0]
 8005bb2:	4b6d      	ldr	r3, [pc, #436]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	4a6c      	ldr	r2, [pc, #432]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005bb8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005bbc:	6013      	str	r3, [r2, #0]
 8005bbe:	e00b      	b.n	8005bd8 <HAL_RCC_OscConfig+0xb0>
 8005bc0:	4b69      	ldr	r3, [pc, #420]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a68      	ldr	r2, [pc, #416]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005bc6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005bca:	6013      	str	r3, [r2, #0]
 8005bcc:	4b66      	ldr	r3, [pc, #408]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a65      	ldr	r2, [pc, #404]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005bd2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005bd6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d013      	beq.n	8005c08 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005be0:	f7fd faba 	bl	8003158 <HAL_GetTick>
 8005be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005be6:	e008      	b.n	8005bfa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005be8:	f7fd fab6 	bl	8003158 <HAL_GetTick>
 8005bec:	4602      	mov	r2, r0
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	1ad3      	subs	r3, r2, r3
 8005bf2:	2b64      	cmp	r3, #100	@ 0x64
 8005bf4:	d901      	bls.n	8005bfa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005bf6:	2303      	movs	r3, #3
 8005bf8:	e207      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bfa:	4b5b      	ldr	r3, [pc, #364]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d0f0      	beq.n	8005be8 <HAL_RCC_OscConfig+0xc0>
 8005c06:	e014      	b.n	8005c32 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005c08:	f7fd faa6 	bl	8003158 <HAL_GetTick>
 8005c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c0e:	e008      	b.n	8005c22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005c10:	f7fd faa2 	bl	8003158 <HAL_GetTick>
 8005c14:	4602      	mov	r2, r0
 8005c16:	693b      	ldr	r3, [r7, #16]
 8005c18:	1ad3      	subs	r3, r2, r3
 8005c1a:	2b64      	cmp	r3, #100	@ 0x64
 8005c1c:	d901      	bls.n	8005c22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005c1e:	2303      	movs	r3, #3
 8005c20:	e1f3      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c22:	4b51      	ldr	r3, [pc, #324]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d1f0      	bne.n	8005c10 <HAL_RCC_OscConfig+0xe8>
 8005c2e:	e000      	b.n	8005c32 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	f003 0302 	and.w	r3, r3, #2
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d063      	beq.n	8005d06 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005c3e:	4b4a      	ldr	r3, [pc, #296]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	f003 030c 	and.w	r3, r3, #12
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d00b      	beq.n	8005c62 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c4a:	4b47      	ldr	r3, [pc, #284]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005c4c:	689b      	ldr	r3, [r3, #8]
 8005c4e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005c52:	2b08      	cmp	r3, #8
 8005c54:	d11c      	bne.n	8005c90 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005c56:	4b44      	ldr	r3, [pc, #272]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d116      	bne.n	8005c90 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c62:	4b41      	ldr	r3, [pc, #260]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 0302 	and.w	r3, r3, #2
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d005      	beq.n	8005c7a <HAL_RCC_OscConfig+0x152>
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	68db      	ldr	r3, [r3, #12]
 8005c72:	2b01      	cmp	r3, #1
 8005c74:	d001      	beq.n	8005c7a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005c76:	2301      	movs	r3, #1
 8005c78:	e1c7      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c7a:	4b3b      	ldr	r3, [pc, #236]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	691b      	ldr	r3, [r3, #16]
 8005c86:	00db      	lsls	r3, r3, #3
 8005c88:	4937      	ldr	r1, [pc, #220]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c8e:	e03a      	b.n	8005d06 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	68db      	ldr	r3, [r3, #12]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d020      	beq.n	8005cda <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c98:	4b34      	ldr	r3, [pc, #208]	@ (8005d6c <HAL_RCC_OscConfig+0x244>)
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c9e:	f7fd fa5b 	bl	8003158 <HAL_GetTick>
 8005ca2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ca4:	e008      	b.n	8005cb8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ca6:	f7fd fa57 	bl	8003158 <HAL_GetTick>
 8005caa:	4602      	mov	r2, r0
 8005cac:	693b      	ldr	r3, [r7, #16]
 8005cae:	1ad3      	subs	r3, r2, r3
 8005cb0:	2b02      	cmp	r3, #2
 8005cb2:	d901      	bls.n	8005cb8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005cb4:	2303      	movs	r3, #3
 8005cb6:	e1a8      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005cb8:	4b2b      	ldr	r3, [pc, #172]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 0302 	and.w	r3, r3, #2
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d0f0      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005cc4:	4b28      	ldr	r3, [pc, #160]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	691b      	ldr	r3, [r3, #16]
 8005cd0:	00db      	lsls	r3, r3, #3
 8005cd2:	4925      	ldr	r1, [pc, #148]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005cd4:	4313      	orrs	r3, r2
 8005cd6:	600b      	str	r3, [r1, #0]
 8005cd8:	e015      	b.n	8005d06 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005cda:	4b24      	ldr	r3, [pc, #144]	@ (8005d6c <HAL_RCC_OscConfig+0x244>)
 8005cdc:	2200      	movs	r2, #0
 8005cde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005ce0:	f7fd fa3a 	bl	8003158 <HAL_GetTick>
 8005ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ce6:	e008      	b.n	8005cfa <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ce8:	f7fd fa36 	bl	8003158 <HAL_GetTick>
 8005cec:	4602      	mov	r2, r0
 8005cee:	693b      	ldr	r3, [r7, #16]
 8005cf0:	1ad3      	subs	r3, r2, r3
 8005cf2:	2b02      	cmp	r3, #2
 8005cf4:	d901      	bls.n	8005cfa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005cf6:	2303      	movs	r3, #3
 8005cf8:	e187      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005cfa:	4b1b      	ldr	r3, [pc, #108]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f003 0302 	and.w	r3, r3, #2
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d1f0      	bne.n	8005ce8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f003 0308 	and.w	r3, r3, #8
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d036      	beq.n	8005d80 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	695b      	ldr	r3, [r3, #20]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d016      	beq.n	8005d48 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005d1a:	4b15      	ldr	r3, [pc, #84]	@ (8005d70 <HAL_RCC_OscConfig+0x248>)
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d20:	f7fd fa1a 	bl	8003158 <HAL_GetTick>
 8005d24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d26:	e008      	b.n	8005d3a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d28:	f7fd fa16 	bl	8003158 <HAL_GetTick>
 8005d2c:	4602      	mov	r2, r0
 8005d2e:	693b      	ldr	r3, [r7, #16]
 8005d30:	1ad3      	subs	r3, r2, r3
 8005d32:	2b02      	cmp	r3, #2
 8005d34:	d901      	bls.n	8005d3a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005d36:	2303      	movs	r3, #3
 8005d38:	e167      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005d3a:	4b0b      	ldr	r3, [pc, #44]	@ (8005d68 <HAL_RCC_OscConfig+0x240>)
 8005d3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d3e:	f003 0302 	and.w	r3, r3, #2
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d0f0      	beq.n	8005d28 <HAL_RCC_OscConfig+0x200>
 8005d46:	e01b      	b.n	8005d80 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005d48:	4b09      	ldr	r3, [pc, #36]	@ (8005d70 <HAL_RCC_OscConfig+0x248>)
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d4e:	f7fd fa03 	bl	8003158 <HAL_GetTick>
 8005d52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d54:	e00e      	b.n	8005d74 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005d56:	f7fd f9ff 	bl	8003158 <HAL_GetTick>
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	693b      	ldr	r3, [r7, #16]
 8005d5e:	1ad3      	subs	r3, r2, r3
 8005d60:	2b02      	cmp	r3, #2
 8005d62:	d907      	bls.n	8005d74 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005d64:	2303      	movs	r3, #3
 8005d66:	e150      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
 8005d68:	40023800 	.word	0x40023800
 8005d6c:	42470000 	.word	0x42470000
 8005d70:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d74:	4b88      	ldr	r3, [pc, #544]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005d76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005d78:	f003 0302 	and.w	r3, r3, #2
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d1ea      	bne.n	8005d56 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f003 0304 	and.w	r3, r3, #4
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	f000 8097 	beq.w	8005ebc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d92:	4b81      	ldr	r3, [pc, #516]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d10f      	bne.n	8005dbe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d9e:	2300      	movs	r3, #0
 8005da0:	60bb      	str	r3, [r7, #8]
 8005da2:	4b7d      	ldr	r3, [pc, #500]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005da4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005da6:	4a7c      	ldr	r2, [pc, #496]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005da8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005dac:	6413      	str	r3, [r2, #64]	@ 0x40
 8005dae:	4b7a      	ldr	r3, [pc, #488]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005db2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005db6:	60bb      	str	r3, [r7, #8]
 8005db8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005dbe:	4b77      	ldr	r3, [pc, #476]	@ (8005f9c <HAL_RCC_OscConfig+0x474>)
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d118      	bne.n	8005dfc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005dca:	4b74      	ldr	r3, [pc, #464]	@ (8005f9c <HAL_RCC_OscConfig+0x474>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a73      	ldr	r2, [pc, #460]	@ (8005f9c <HAL_RCC_OscConfig+0x474>)
 8005dd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005dd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005dd6:	f7fd f9bf 	bl	8003158 <HAL_GetTick>
 8005dda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ddc:	e008      	b.n	8005df0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005dde:	f7fd f9bb 	bl	8003158 <HAL_GetTick>
 8005de2:	4602      	mov	r2, r0
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	1ad3      	subs	r3, r2, r3
 8005de8:	2b02      	cmp	r3, #2
 8005dea:	d901      	bls.n	8005df0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005dec:	2303      	movs	r3, #3
 8005dee:	e10c      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005df0:	4b6a      	ldr	r3, [pc, #424]	@ (8005f9c <HAL_RCC_OscConfig+0x474>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d0f0      	beq.n	8005dde <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	689b      	ldr	r3, [r3, #8]
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d106      	bne.n	8005e12 <HAL_RCC_OscConfig+0x2ea>
 8005e04:	4b64      	ldr	r3, [pc, #400]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005e06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e08:	4a63      	ldr	r2, [pc, #396]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005e0a:	f043 0301 	orr.w	r3, r3, #1
 8005e0e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e10:	e01c      	b.n	8005e4c <HAL_RCC_OscConfig+0x324>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	689b      	ldr	r3, [r3, #8]
 8005e16:	2b05      	cmp	r3, #5
 8005e18:	d10c      	bne.n	8005e34 <HAL_RCC_OscConfig+0x30c>
 8005e1a:	4b5f      	ldr	r3, [pc, #380]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005e1c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e1e:	4a5e      	ldr	r2, [pc, #376]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005e20:	f043 0304 	orr.w	r3, r3, #4
 8005e24:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e26:	4b5c      	ldr	r3, [pc, #368]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005e28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e2a:	4a5b      	ldr	r2, [pc, #364]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005e2c:	f043 0301 	orr.w	r3, r3, #1
 8005e30:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e32:	e00b      	b.n	8005e4c <HAL_RCC_OscConfig+0x324>
 8005e34:	4b58      	ldr	r3, [pc, #352]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005e36:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e38:	4a57      	ldr	r2, [pc, #348]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005e3a:	f023 0301 	bic.w	r3, r3, #1
 8005e3e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005e40:	4b55      	ldr	r3, [pc, #340]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005e42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e44:	4a54      	ldr	r2, [pc, #336]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005e46:	f023 0304 	bic.w	r3, r3, #4
 8005e4a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	689b      	ldr	r3, [r3, #8]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d015      	beq.n	8005e80 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e54:	f7fd f980 	bl	8003158 <HAL_GetTick>
 8005e58:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e5a:	e00a      	b.n	8005e72 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e5c:	f7fd f97c 	bl	8003158 <HAL_GetTick>
 8005e60:	4602      	mov	r2, r0
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	1ad3      	subs	r3, r2, r3
 8005e66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e6a:	4293      	cmp	r3, r2
 8005e6c:	d901      	bls.n	8005e72 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005e6e:	2303      	movs	r3, #3
 8005e70:	e0cb      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e72:	4b49      	ldr	r3, [pc, #292]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005e76:	f003 0302 	and.w	r3, r3, #2
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d0ee      	beq.n	8005e5c <HAL_RCC_OscConfig+0x334>
 8005e7e:	e014      	b.n	8005eaa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e80:	f7fd f96a 	bl	8003158 <HAL_GetTick>
 8005e84:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e86:	e00a      	b.n	8005e9e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e88:	f7fd f966 	bl	8003158 <HAL_GetTick>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d901      	bls.n	8005e9e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005e9a:	2303      	movs	r3, #3
 8005e9c:	e0b5      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e9e:	4b3e      	ldr	r3, [pc, #248]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005ea0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005ea2:	f003 0302 	and.w	r3, r3, #2
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d1ee      	bne.n	8005e88 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005eaa:	7dfb      	ldrb	r3, [r7, #23]
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d105      	bne.n	8005ebc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005eb0:	4b39      	ldr	r3, [pc, #228]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005eb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eb4:	4a38      	ldr	r2, [pc, #224]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005eb6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005eba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	699b      	ldr	r3, [r3, #24]
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	f000 80a1 	beq.w	8006008 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ec6:	4b34      	ldr	r3, [pc, #208]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	f003 030c 	and.w	r3, r3, #12
 8005ece:	2b08      	cmp	r3, #8
 8005ed0:	d05c      	beq.n	8005f8c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	699b      	ldr	r3, [r3, #24]
 8005ed6:	2b02      	cmp	r3, #2
 8005ed8:	d141      	bne.n	8005f5e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005eda:	4b31      	ldr	r3, [pc, #196]	@ (8005fa0 <HAL_RCC_OscConfig+0x478>)
 8005edc:	2200      	movs	r2, #0
 8005ede:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ee0:	f7fd f93a 	bl	8003158 <HAL_GetTick>
 8005ee4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005ee6:	e008      	b.n	8005efa <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ee8:	f7fd f936 	bl	8003158 <HAL_GetTick>
 8005eec:	4602      	mov	r2, r0
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	1ad3      	subs	r3, r2, r3
 8005ef2:	2b02      	cmp	r3, #2
 8005ef4:	d901      	bls.n	8005efa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005ef6:	2303      	movs	r3, #3
 8005ef8:	e087      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005efa:	4b27      	ldr	r3, [pc, #156]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d1f0      	bne.n	8005ee8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	69da      	ldr	r2, [r3, #28]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6a1b      	ldr	r3, [r3, #32]
 8005f0e:	431a      	orrs	r2, r3
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f14:	019b      	lsls	r3, r3, #6
 8005f16:	431a      	orrs	r2, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f1c:	085b      	lsrs	r3, r3, #1
 8005f1e:	3b01      	subs	r3, #1
 8005f20:	041b      	lsls	r3, r3, #16
 8005f22:	431a      	orrs	r2, r3
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005f28:	061b      	lsls	r3, r3, #24
 8005f2a:	491b      	ldr	r1, [pc, #108]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005f30:	4b1b      	ldr	r3, [pc, #108]	@ (8005fa0 <HAL_RCC_OscConfig+0x478>)
 8005f32:	2201      	movs	r2, #1
 8005f34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f36:	f7fd f90f 	bl	8003158 <HAL_GetTick>
 8005f3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f3c:	e008      	b.n	8005f50 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f3e:	f7fd f90b 	bl	8003158 <HAL_GetTick>
 8005f42:	4602      	mov	r2, r0
 8005f44:	693b      	ldr	r3, [r7, #16]
 8005f46:	1ad3      	subs	r3, r2, r3
 8005f48:	2b02      	cmp	r3, #2
 8005f4a:	d901      	bls.n	8005f50 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005f4c:	2303      	movs	r3, #3
 8005f4e:	e05c      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f50:	4b11      	ldr	r3, [pc, #68]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f58:	2b00      	cmp	r3, #0
 8005f5a:	d0f0      	beq.n	8005f3e <HAL_RCC_OscConfig+0x416>
 8005f5c:	e054      	b.n	8006008 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f5e:	4b10      	ldr	r3, [pc, #64]	@ (8005fa0 <HAL_RCC_OscConfig+0x478>)
 8005f60:	2200      	movs	r2, #0
 8005f62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005f64:	f7fd f8f8 	bl	8003158 <HAL_GetTick>
 8005f68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f6a:	e008      	b.n	8005f7e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f6c:	f7fd f8f4 	bl	8003158 <HAL_GetTick>
 8005f70:	4602      	mov	r2, r0
 8005f72:	693b      	ldr	r3, [r7, #16]
 8005f74:	1ad3      	subs	r3, r2, r3
 8005f76:	2b02      	cmp	r3, #2
 8005f78:	d901      	bls.n	8005f7e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e045      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f7e:	4b06      	ldr	r3, [pc, #24]	@ (8005f98 <HAL_RCC_OscConfig+0x470>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d1f0      	bne.n	8005f6c <HAL_RCC_OscConfig+0x444>
 8005f8a:	e03d      	b.n	8006008 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	699b      	ldr	r3, [r3, #24]
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d107      	bne.n	8005fa4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005f94:	2301      	movs	r3, #1
 8005f96:	e038      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
 8005f98:	40023800 	.word	0x40023800
 8005f9c:	40007000 	.word	0x40007000
 8005fa0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005fa4:	4b1b      	ldr	r3, [pc, #108]	@ (8006014 <HAL_RCC_OscConfig+0x4ec>)
 8005fa6:	685b      	ldr	r3, [r3, #4]
 8005fa8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	699b      	ldr	r3, [r3, #24]
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d028      	beq.n	8006004 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d121      	bne.n	8006004 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d11a      	bne.n	8006004 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005fce:	68fa      	ldr	r2, [r7, #12]
 8005fd0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005fd4:	4013      	ands	r3, r2
 8005fd6:	687a      	ldr	r2, [r7, #4]
 8005fd8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005fda:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d111      	bne.n	8006004 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fea:	085b      	lsrs	r3, r3, #1
 8005fec:	3b01      	subs	r3, #1
 8005fee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ff0:	429a      	cmp	r2, r3
 8005ff2:	d107      	bne.n	8006004 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ffe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006000:	429a      	cmp	r2, r3
 8006002:	d001      	beq.n	8006008 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006004:	2301      	movs	r3, #1
 8006006:	e000      	b.n	800600a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006008:	2300      	movs	r3, #0
}
 800600a:	4618      	mov	r0, r3
 800600c:	3718      	adds	r7, #24
 800600e:	46bd      	mov	sp, r7
 8006010:	bd80      	pop	{r7, pc}
 8006012:	bf00      	nop
 8006014:	40023800 	.word	0x40023800

08006018 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b084      	sub	sp, #16
 800601c:	af00      	add	r7, sp, #0
 800601e:	6078      	str	r0, [r7, #4]
 8006020:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d101      	bne.n	800602c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006028:	2301      	movs	r3, #1
 800602a:	e0cc      	b.n	80061c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800602c:	4b68      	ldr	r3, [pc, #416]	@ (80061d0 <HAL_RCC_ClockConfig+0x1b8>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f003 0307 	and.w	r3, r3, #7
 8006034:	683a      	ldr	r2, [r7, #0]
 8006036:	429a      	cmp	r2, r3
 8006038:	d90c      	bls.n	8006054 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800603a:	4b65      	ldr	r3, [pc, #404]	@ (80061d0 <HAL_RCC_ClockConfig+0x1b8>)
 800603c:	683a      	ldr	r2, [r7, #0]
 800603e:	b2d2      	uxtb	r2, r2
 8006040:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006042:	4b63      	ldr	r3, [pc, #396]	@ (80061d0 <HAL_RCC_ClockConfig+0x1b8>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 0307 	and.w	r3, r3, #7
 800604a:	683a      	ldr	r2, [r7, #0]
 800604c:	429a      	cmp	r2, r3
 800604e:	d001      	beq.n	8006054 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006050:	2301      	movs	r3, #1
 8006052:	e0b8      	b.n	80061c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f003 0302 	and.w	r3, r3, #2
 800605c:	2b00      	cmp	r3, #0
 800605e:	d020      	beq.n	80060a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f003 0304 	and.w	r3, r3, #4
 8006068:	2b00      	cmp	r3, #0
 800606a:	d005      	beq.n	8006078 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800606c:	4b59      	ldr	r3, [pc, #356]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	4a58      	ldr	r2, [pc, #352]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 8006072:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006076:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	f003 0308 	and.w	r3, r3, #8
 8006080:	2b00      	cmp	r3, #0
 8006082:	d005      	beq.n	8006090 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006084:	4b53      	ldr	r3, [pc, #332]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 8006086:	689b      	ldr	r3, [r3, #8]
 8006088:	4a52      	ldr	r2, [pc, #328]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 800608a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800608e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006090:	4b50      	ldr	r3, [pc, #320]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	689b      	ldr	r3, [r3, #8]
 800609c:	494d      	ldr	r1, [pc, #308]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 800609e:	4313      	orrs	r3, r2
 80060a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 0301 	and.w	r3, r3, #1
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d044      	beq.n	8006138 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d107      	bne.n	80060c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060b6:	4b47      	ldr	r3, [pc, #284]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d119      	bne.n	80060f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060c2:	2301      	movs	r3, #1
 80060c4:	e07f      	b.n	80061c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	2b02      	cmp	r3, #2
 80060cc:	d003      	beq.n	80060d6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80060d2:	2b03      	cmp	r3, #3
 80060d4:	d107      	bne.n	80060e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060d6:	4b3f      	ldr	r3, [pc, #252]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d109      	bne.n	80060f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	e06f      	b.n	80061c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060e6:	4b3b      	ldr	r3, [pc, #236]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f003 0302 	and.w	r3, r3, #2
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d101      	bne.n	80060f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e067      	b.n	80061c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80060f6:	4b37      	ldr	r3, [pc, #220]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 80060f8:	689b      	ldr	r3, [r3, #8]
 80060fa:	f023 0203 	bic.w	r2, r3, #3
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	4934      	ldr	r1, [pc, #208]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 8006104:	4313      	orrs	r3, r2
 8006106:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006108:	f7fd f826 	bl	8003158 <HAL_GetTick>
 800610c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800610e:	e00a      	b.n	8006126 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006110:	f7fd f822 	bl	8003158 <HAL_GetTick>
 8006114:	4602      	mov	r2, r0
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800611e:	4293      	cmp	r3, r2
 8006120:	d901      	bls.n	8006126 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006122:	2303      	movs	r3, #3
 8006124:	e04f      	b.n	80061c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006126:	4b2b      	ldr	r3, [pc, #172]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 8006128:	689b      	ldr	r3, [r3, #8]
 800612a:	f003 020c 	and.w	r2, r3, #12
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	685b      	ldr	r3, [r3, #4]
 8006132:	009b      	lsls	r3, r3, #2
 8006134:	429a      	cmp	r2, r3
 8006136:	d1eb      	bne.n	8006110 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006138:	4b25      	ldr	r3, [pc, #148]	@ (80061d0 <HAL_RCC_ClockConfig+0x1b8>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 0307 	and.w	r3, r3, #7
 8006140:	683a      	ldr	r2, [r7, #0]
 8006142:	429a      	cmp	r2, r3
 8006144:	d20c      	bcs.n	8006160 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006146:	4b22      	ldr	r3, [pc, #136]	@ (80061d0 <HAL_RCC_ClockConfig+0x1b8>)
 8006148:	683a      	ldr	r2, [r7, #0]
 800614a:	b2d2      	uxtb	r2, r2
 800614c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800614e:	4b20      	ldr	r3, [pc, #128]	@ (80061d0 <HAL_RCC_ClockConfig+0x1b8>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f003 0307 	and.w	r3, r3, #7
 8006156:	683a      	ldr	r2, [r7, #0]
 8006158:	429a      	cmp	r2, r3
 800615a:	d001      	beq.n	8006160 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800615c:	2301      	movs	r3, #1
 800615e:	e032      	b.n	80061c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 0304 	and.w	r3, r3, #4
 8006168:	2b00      	cmp	r3, #0
 800616a:	d008      	beq.n	800617e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800616c:	4b19      	ldr	r3, [pc, #100]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 800616e:	689b      	ldr	r3, [r3, #8]
 8006170:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	68db      	ldr	r3, [r3, #12]
 8006178:	4916      	ldr	r1, [pc, #88]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 800617a:	4313      	orrs	r3, r2
 800617c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f003 0308 	and.w	r3, r3, #8
 8006186:	2b00      	cmp	r3, #0
 8006188:	d009      	beq.n	800619e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800618a:	4b12      	ldr	r3, [pc, #72]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	691b      	ldr	r3, [r3, #16]
 8006196:	00db      	lsls	r3, r3, #3
 8006198:	490e      	ldr	r1, [pc, #56]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 800619a:	4313      	orrs	r3, r2
 800619c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800619e:	f000 f821 	bl	80061e4 <HAL_RCC_GetSysClockFreq>
 80061a2:	4602      	mov	r2, r0
 80061a4:	4b0b      	ldr	r3, [pc, #44]	@ (80061d4 <HAL_RCC_ClockConfig+0x1bc>)
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	091b      	lsrs	r3, r3, #4
 80061aa:	f003 030f 	and.w	r3, r3, #15
 80061ae:	490a      	ldr	r1, [pc, #40]	@ (80061d8 <HAL_RCC_ClockConfig+0x1c0>)
 80061b0:	5ccb      	ldrb	r3, [r1, r3]
 80061b2:	fa22 f303 	lsr.w	r3, r2, r3
 80061b6:	4a09      	ldr	r2, [pc, #36]	@ (80061dc <HAL_RCC_ClockConfig+0x1c4>)
 80061b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80061ba:	4b09      	ldr	r3, [pc, #36]	@ (80061e0 <HAL_RCC_ClockConfig+0x1c8>)
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	4618      	mov	r0, r3
 80061c0:	f7fc ff86 	bl	80030d0 <HAL_InitTick>

  return HAL_OK;
 80061c4:	2300      	movs	r3, #0
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3710      	adds	r7, #16
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bd80      	pop	{r7, pc}
 80061ce:	bf00      	nop
 80061d0:	40023c00 	.word	0x40023c00
 80061d4:	40023800 	.word	0x40023800
 80061d8:	08008c7c 	.word	0x08008c7c
 80061dc:	20000000 	.word	0x20000000
 80061e0:	20000004 	.word	0x20000004

080061e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80061e8:	b090      	sub	sp, #64	@ 0x40
 80061ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80061ec:	2300      	movs	r3, #0
 80061ee:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 80061f0:	2300      	movs	r3, #0
 80061f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 80061f4:	2300      	movs	r3, #0
 80061f6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80061f8:	2300      	movs	r3, #0
 80061fa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80061fc:	4b59      	ldr	r3, [pc, #356]	@ (8006364 <HAL_RCC_GetSysClockFreq+0x180>)
 80061fe:	689b      	ldr	r3, [r3, #8]
 8006200:	f003 030c 	and.w	r3, r3, #12
 8006204:	2b08      	cmp	r3, #8
 8006206:	d00d      	beq.n	8006224 <HAL_RCC_GetSysClockFreq+0x40>
 8006208:	2b08      	cmp	r3, #8
 800620a:	f200 80a1 	bhi.w	8006350 <HAL_RCC_GetSysClockFreq+0x16c>
 800620e:	2b00      	cmp	r3, #0
 8006210:	d002      	beq.n	8006218 <HAL_RCC_GetSysClockFreq+0x34>
 8006212:	2b04      	cmp	r3, #4
 8006214:	d003      	beq.n	800621e <HAL_RCC_GetSysClockFreq+0x3a>
 8006216:	e09b      	b.n	8006350 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006218:	4b53      	ldr	r3, [pc, #332]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x184>)
 800621a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800621c:	e09b      	b.n	8006356 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800621e:	4b53      	ldr	r3, [pc, #332]	@ (800636c <HAL_RCC_GetSysClockFreq+0x188>)
 8006220:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006222:	e098      	b.n	8006356 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006224:	4b4f      	ldr	r3, [pc, #316]	@ (8006364 <HAL_RCC_GetSysClockFreq+0x180>)
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800622c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800622e:	4b4d      	ldr	r3, [pc, #308]	@ (8006364 <HAL_RCC_GetSysClockFreq+0x180>)
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006236:	2b00      	cmp	r3, #0
 8006238:	d028      	beq.n	800628c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800623a:	4b4a      	ldr	r3, [pc, #296]	@ (8006364 <HAL_RCC_GetSysClockFreq+0x180>)
 800623c:	685b      	ldr	r3, [r3, #4]
 800623e:	099b      	lsrs	r3, r3, #6
 8006240:	2200      	movs	r2, #0
 8006242:	623b      	str	r3, [r7, #32]
 8006244:	627a      	str	r2, [r7, #36]	@ 0x24
 8006246:	6a3b      	ldr	r3, [r7, #32]
 8006248:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800624c:	2100      	movs	r1, #0
 800624e:	4b47      	ldr	r3, [pc, #284]	@ (800636c <HAL_RCC_GetSysClockFreq+0x188>)
 8006250:	fb03 f201 	mul.w	r2, r3, r1
 8006254:	2300      	movs	r3, #0
 8006256:	fb00 f303 	mul.w	r3, r0, r3
 800625a:	4413      	add	r3, r2
 800625c:	4a43      	ldr	r2, [pc, #268]	@ (800636c <HAL_RCC_GetSysClockFreq+0x188>)
 800625e:	fba0 1202 	umull	r1, r2, r0, r2
 8006262:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006264:	460a      	mov	r2, r1
 8006266:	62ba      	str	r2, [r7, #40]	@ 0x28
 8006268:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800626a:	4413      	add	r3, r2
 800626c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800626e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006270:	2200      	movs	r2, #0
 8006272:	61bb      	str	r3, [r7, #24]
 8006274:	61fa      	str	r2, [r7, #28]
 8006276:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800627a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800627e:	f7fa f9af 	bl	80005e0 <__aeabi_uldivmod>
 8006282:	4602      	mov	r2, r0
 8006284:	460b      	mov	r3, r1
 8006286:	4613      	mov	r3, r2
 8006288:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800628a:	e053      	b.n	8006334 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800628c:	4b35      	ldr	r3, [pc, #212]	@ (8006364 <HAL_RCC_GetSysClockFreq+0x180>)
 800628e:	685b      	ldr	r3, [r3, #4]
 8006290:	099b      	lsrs	r3, r3, #6
 8006292:	2200      	movs	r2, #0
 8006294:	613b      	str	r3, [r7, #16]
 8006296:	617a      	str	r2, [r7, #20]
 8006298:	693b      	ldr	r3, [r7, #16]
 800629a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800629e:	f04f 0b00 	mov.w	fp, #0
 80062a2:	4652      	mov	r2, sl
 80062a4:	465b      	mov	r3, fp
 80062a6:	f04f 0000 	mov.w	r0, #0
 80062aa:	f04f 0100 	mov.w	r1, #0
 80062ae:	0159      	lsls	r1, r3, #5
 80062b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80062b4:	0150      	lsls	r0, r2, #5
 80062b6:	4602      	mov	r2, r0
 80062b8:	460b      	mov	r3, r1
 80062ba:	ebb2 080a 	subs.w	r8, r2, sl
 80062be:	eb63 090b 	sbc.w	r9, r3, fp
 80062c2:	f04f 0200 	mov.w	r2, #0
 80062c6:	f04f 0300 	mov.w	r3, #0
 80062ca:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80062ce:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80062d2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80062d6:	ebb2 0408 	subs.w	r4, r2, r8
 80062da:	eb63 0509 	sbc.w	r5, r3, r9
 80062de:	f04f 0200 	mov.w	r2, #0
 80062e2:	f04f 0300 	mov.w	r3, #0
 80062e6:	00eb      	lsls	r3, r5, #3
 80062e8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062ec:	00e2      	lsls	r2, r4, #3
 80062ee:	4614      	mov	r4, r2
 80062f0:	461d      	mov	r5, r3
 80062f2:	eb14 030a 	adds.w	r3, r4, sl
 80062f6:	603b      	str	r3, [r7, #0]
 80062f8:	eb45 030b 	adc.w	r3, r5, fp
 80062fc:	607b      	str	r3, [r7, #4]
 80062fe:	f04f 0200 	mov.w	r2, #0
 8006302:	f04f 0300 	mov.w	r3, #0
 8006306:	e9d7 4500 	ldrd	r4, r5, [r7]
 800630a:	4629      	mov	r1, r5
 800630c:	028b      	lsls	r3, r1, #10
 800630e:	4621      	mov	r1, r4
 8006310:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006314:	4621      	mov	r1, r4
 8006316:	028a      	lsls	r2, r1, #10
 8006318:	4610      	mov	r0, r2
 800631a:	4619      	mov	r1, r3
 800631c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800631e:	2200      	movs	r2, #0
 8006320:	60bb      	str	r3, [r7, #8]
 8006322:	60fa      	str	r2, [r7, #12]
 8006324:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006328:	f7fa f95a 	bl	80005e0 <__aeabi_uldivmod>
 800632c:	4602      	mov	r2, r0
 800632e:	460b      	mov	r3, r1
 8006330:	4613      	mov	r3, r2
 8006332:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006334:	4b0b      	ldr	r3, [pc, #44]	@ (8006364 <HAL_RCC_GetSysClockFreq+0x180>)
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	0c1b      	lsrs	r3, r3, #16
 800633a:	f003 0303 	and.w	r3, r3, #3
 800633e:	3301      	adds	r3, #1
 8006340:	005b      	lsls	r3, r3, #1
 8006342:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8006344:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006348:	fbb2 f3f3 	udiv	r3, r2, r3
 800634c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800634e:	e002      	b.n	8006356 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006350:	4b05      	ldr	r3, [pc, #20]	@ (8006368 <HAL_RCC_GetSysClockFreq+0x184>)
 8006352:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8006354:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8006358:	4618      	mov	r0, r3
 800635a:	3740      	adds	r7, #64	@ 0x40
 800635c:	46bd      	mov	sp, r7
 800635e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006362:	bf00      	nop
 8006364:	40023800 	.word	0x40023800
 8006368:	00f42400 	.word	0x00f42400
 800636c:	017d7840 	.word	0x017d7840

08006370 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006370:	b480      	push	{r7}
 8006372:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006374:	4b03      	ldr	r3, [pc, #12]	@ (8006384 <HAL_RCC_GetHCLKFreq+0x14>)
 8006376:	681b      	ldr	r3, [r3, #0]
}
 8006378:	4618      	mov	r0, r3
 800637a:	46bd      	mov	sp, r7
 800637c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006380:	4770      	bx	lr
 8006382:	bf00      	nop
 8006384:	20000000 	.word	0x20000000

08006388 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800638c:	f7ff fff0 	bl	8006370 <HAL_RCC_GetHCLKFreq>
 8006390:	4602      	mov	r2, r0
 8006392:	4b05      	ldr	r3, [pc, #20]	@ (80063a8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	0a9b      	lsrs	r3, r3, #10
 8006398:	f003 0307 	and.w	r3, r3, #7
 800639c:	4903      	ldr	r1, [pc, #12]	@ (80063ac <HAL_RCC_GetPCLK1Freq+0x24>)
 800639e:	5ccb      	ldrb	r3, [r1, r3]
 80063a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063a4:	4618      	mov	r0, r3
 80063a6:	bd80      	pop	{r7, pc}
 80063a8:	40023800 	.word	0x40023800
 80063ac:	08008c8c 	.word	0x08008c8c

080063b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063b0:	b580      	push	{r7, lr}
 80063b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80063b4:	f7ff ffdc 	bl	8006370 <HAL_RCC_GetHCLKFreq>
 80063b8:	4602      	mov	r2, r0
 80063ba:	4b05      	ldr	r3, [pc, #20]	@ (80063d0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80063bc:	689b      	ldr	r3, [r3, #8]
 80063be:	0b5b      	lsrs	r3, r3, #13
 80063c0:	f003 0307 	and.w	r3, r3, #7
 80063c4:	4903      	ldr	r1, [pc, #12]	@ (80063d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80063c6:	5ccb      	ldrb	r3, [r1, r3]
 80063c8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	bd80      	pop	{r7, pc}
 80063d0:	40023800 	.word	0x40023800
 80063d4:	08008c8c 	.word	0x08008c8c

080063d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b082      	sub	sp, #8
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d101      	bne.n	80063ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80063e6:	2301      	movs	r3, #1
 80063e8:	e041      	b.n	800646e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d106      	bne.n	8006404 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	2200      	movs	r2, #0
 80063fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f7fc fb92 	bl	8002b28 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	2202      	movs	r2, #2
 8006408:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	3304      	adds	r3, #4
 8006414:	4619      	mov	r1, r3
 8006416:	4610      	mov	r0, r2
 8006418:	f000 ff2a 	bl	8007270 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	2201      	movs	r2, #1
 8006420:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	2201      	movs	r2, #1
 8006428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2201      	movs	r2, #1
 8006430:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2201      	movs	r2, #1
 8006438:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	2201      	movs	r2, #1
 8006440:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	2201      	movs	r2, #1
 8006448:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	2201      	movs	r2, #1
 8006450:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	2201      	movs	r2, #1
 8006458:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	2201      	movs	r2, #1
 8006460:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2201      	movs	r2, #1
 8006468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800646c:	2300      	movs	r3, #0
}
 800646e:	4618      	mov	r0, r3
 8006470:	3708      	adds	r7, #8
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}
	...

08006478 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006478:	b480      	push	{r7}
 800647a:	b085      	sub	sp, #20
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006486:	b2db      	uxtb	r3, r3
 8006488:	2b01      	cmp	r3, #1
 800648a:	d001      	beq.n	8006490 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800648c:	2301      	movs	r3, #1
 800648e:	e046      	b.n	800651e <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2202      	movs	r2, #2
 8006494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a23      	ldr	r2, [pc, #140]	@ (800652c <HAL_TIM_Base_Start+0xb4>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d022      	beq.n	80064e8 <HAL_TIM_Base_Start+0x70>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80064aa:	d01d      	beq.n	80064e8 <HAL_TIM_Base_Start+0x70>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a1f      	ldr	r2, [pc, #124]	@ (8006530 <HAL_TIM_Base_Start+0xb8>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d018      	beq.n	80064e8 <HAL_TIM_Base_Start+0x70>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a1e      	ldr	r2, [pc, #120]	@ (8006534 <HAL_TIM_Base_Start+0xbc>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d013      	beq.n	80064e8 <HAL_TIM_Base_Start+0x70>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a1c      	ldr	r2, [pc, #112]	@ (8006538 <HAL_TIM_Base_Start+0xc0>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d00e      	beq.n	80064e8 <HAL_TIM_Base_Start+0x70>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a1b      	ldr	r2, [pc, #108]	@ (800653c <HAL_TIM_Base_Start+0xc4>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d009      	beq.n	80064e8 <HAL_TIM_Base_Start+0x70>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a19      	ldr	r2, [pc, #100]	@ (8006540 <HAL_TIM_Base_Start+0xc8>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d004      	beq.n	80064e8 <HAL_TIM_Base_Start+0x70>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	4a18      	ldr	r2, [pc, #96]	@ (8006544 <HAL_TIM_Base_Start+0xcc>)
 80064e4:	4293      	cmp	r3, r2
 80064e6:	d111      	bne.n	800650c <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	f003 0307 	and.w	r3, r3, #7
 80064f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2b06      	cmp	r3, #6
 80064f8:	d010      	beq.n	800651c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	681a      	ldr	r2, [r3, #0]
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f042 0201 	orr.w	r2, r2, #1
 8006508:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800650a:	e007      	b.n	800651c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f042 0201 	orr.w	r2, r2, #1
 800651a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800651c:	2300      	movs	r3, #0
}
 800651e:	4618      	mov	r0, r3
 8006520:	3714      	adds	r7, #20
 8006522:	46bd      	mov	sp, r7
 8006524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006528:	4770      	bx	lr
 800652a:	bf00      	nop
 800652c:	40010000 	.word	0x40010000
 8006530:	40000400 	.word	0x40000400
 8006534:	40000800 	.word	0x40000800
 8006538:	40000c00 	.word	0x40000c00
 800653c:	40010400 	.word	0x40010400
 8006540:	40014000 	.word	0x40014000
 8006544:	40001800 	.word	0x40001800

08006548 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006548:	b480      	push	{r7}
 800654a:	b085      	sub	sp, #20
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006556:	b2db      	uxtb	r3, r3
 8006558:	2b01      	cmp	r3, #1
 800655a:	d001      	beq.n	8006560 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800655c:	2301      	movs	r3, #1
 800655e:	e04e      	b.n	80065fe <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	2202      	movs	r2, #2
 8006564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	68da      	ldr	r2, [r3, #12]
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f042 0201 	orr.w	r2, r2, #1
 8006576:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a23      	ldr	r2, [pc, #140]	@ (800660c <HAL_TIM_Base_Start_IT+0xc4>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d022      	beq.n	80065c8 <HAL_TIM_Base_Start_IT+0x80>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800658a:	d01d      	beq.n	80065c8 <HAL_TIM_Base_Start_IT+0x80>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a1f      	ldr	r2, [pc, #124]	@ (8006610 <HAL_TIM_Base_Start_IT+0xc8>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d018      	beq.n	80065c8 <HAL_TIM_Base_Start_IT+0x80>
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	4a1e      	ldr	r2, [pc, #120]	@ (8006614 <HAL_TIM_Base_Start_IT+0xcc>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d013      	beq.n	80065c8 <HAL_TIM_Base_Start_IT+0x80>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4a1c      	ldr	r2, [pc, #112]	@ (8006618 <HAL_TIM_Base_Start_IT+0xd0>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d00e      	beq.n	80065c8 <HAL_TIM_Base_Start_IT+0x80>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	4a1b      	ldr	r2, [pc, #108]	@ (800661c <HAL_TIM_Base_Start_IT+0xd4>)
 80065b0:	4293      	cmp	r3, r2
 80065b2:	d009      	beq.n	80065c8 <HAL_TIM_Base_Start_IT+0x80>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	4a19      	ldr	r2, [pc, #100]	@ (8006620 <HAL_TIM_Base_Start_IT+0xd8>)
 80065ba:	4293      	cmp	r3, r2
 80065bc:	d004      	beq.n	80065c8 <HAL_TIM_Base_Start_IT+0x80>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	4a18      	ldr	r2, [pc, #96]	@ (8006624 <HAL_TIM_Base_Start_IT+0xdc>)
 80065c4:	4293      	cmp	r3, r2
 80065c6:	d111      	bne.n	80065ec <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	689b      	ldr	r3, [r3, #8]
 80065ce:	f003 0307 	and.w	r3, r3, #7
 80065d2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	2b06      	cmp	r3, #6
 80065d8:	d010      	beq.n	80065fc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	681a      	ldr	r2, [r3, #0]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f042 0201 	orr.w	r2, r2, #1
 80065e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80065ea:	e007      	b.n	80065fc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	f042 0201 	orr.w	r2, r2, #1
 80065fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80065fc:	2300      	movs	r3, #0
}
 80065fe:	4618      	mov	r0, r3
 8006600:	3714      	adds	r7, #20
 8006602:	46bd      	mov	sp, r7
 8006604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006608:	4770      	bx	lr
 800660a:	bf00      	nop
 800660c:	40010000 	.word	0x40010000
 8006610:	40000400 	.word	0x40000400
 8006614:	40000800 	.word	0x40000800
 8006618:	40000c00 	.word	0x40000c00
 800661c:	40010400 	.word	0x40010400
 8006620:	40014000 	.word	0x40014000
 8006624:	40001800 	.word	0x40001800

08006628 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8006628:	b480      	push	{r7}
 800662a:	b083      	sub	sp, #12
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	68da      	ldr	r2, [r3, #12]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f022 0201 	bic.w	r2, r2, #1
 800663e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	6a1a      	ldr	r2, [r3, #32]
 8006646:	f241 1311 	movw	r3, #4369	@ 0x1111
 800664a:	4013      	ands	r3, r2
 800664c:	2b00      	cmp	r3, #0
 800664e:	d10f      	bne.n	8006670 <HAL_TIM_Base_Stop_IT+0x48>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	6a1a      	ldr	r2, [r3, #32]
 8006656:	f240 4344 	movw	r3, #1092	@ 0x444
 800665a:	4013      	ands	r3, r2
 800665c:	2b00      	cmp	r3, #0
 800665e:	d107      	bne.n	8006670 <HAL_TIM_Base_Stop_IT+0x48>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	681a      	ldr	r2, [r3, #0]
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f022 0201 	bic.w	r2, r2, #1
 800666e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	2201      	movs	r2, #1
 8006674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8006678:	2300      	movs	r3, #0
}
 800667a:	4618      	mov	r0, r3
 800667c:	370c      	adds	r7, #12
 800667e:	46bd      	mov	sp, r7
 8006680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006684:	4770      	bx	lr

08006686 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006686:	b580      	push	{r7, lr}
 8006688:	b082      	sub	sp, #8
 800668a:	af00      	add	r7, sp, #0
 800668c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d101      	bne.n	8006698 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006694:	2301      	movs	r3, #1
 8006696:	e041      	b.n	800671c <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800669e:	b2db      	uxtb	r3, r3
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d106      	bne.n	80066b2 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f000 f839 	bl	8006724 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2202      	movs	r2, #2
 80066b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	3304      	adds	r3, #4
 80066c2:	4619      	mov	r1, r3
 80066c4:	4610      	mov	r0, r2
 80066c6:	f000 fdd3 	bl	8007270 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	2201      	movs	r2, #1
 80066ce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2201      	movs	r2, #1
 80066d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2201      	movs	r2, #1
 80066de:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2201      	movs	r2, #1
 80066e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2201      	movs	r2, #1
 80066ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	2201      	movs	r2, #1
 80066f6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	2201      	movs	r2, #1
 80066fe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2201      	movs	r2, #1
 8006706:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2201      	movs	r2, #1
 800670e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2201      	movs	r2, #1
 8006716:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800671a:	2300      	movs	r3, #0
}
 800671c:	4618      	mov	r0, r3
 800671e:	3708      	adds	r7, #8
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006724:	b480      	push	{r7}
 8006726:	b083      	sub	sp, #12
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800672c:	bf00      	nop
 800672e:	370c      	adds	r7, #12
 8006730:	46bd      	mov	sp, r7
 8006732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006736:	4770      	bx	lr

08006738 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006738:	b580      	push	{r7, lr}
 800673a:	b084      	sub	sp, #16
 800673c:	af00      	add	r7, sp, #0
 800673e:	6078      	str	r0, [r7, #4]
 8006740:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006742:	2300      	movs	r3, #0
 8006744:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d109      	bne.n	8006760 <HAL_TIM_OC_Start_IT+0x28>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006752:	b2db      	uxtb	r3, r3
 8006754:	2b01      	cmp	r3, #1
 8006756:	bf14      	ite	ne
 8006758:	2301      	movne	r3, #1
 800675a:	2300      	moveq	r3, #0
 800675c:	b2db      	uxtb	r3, r3
 800675e:	e022      	b.n	80067a6 <HAL_TIM_OC_Start_IT+0x6e>
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	2b04      	cmp	r3, #4
 8006764:	d109      	bne.n	800677a <HAL_TIM_OC_Start_IT+0x42>
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800676c:	b2db      	uxtb	r3, r3
 800676e:	2b01      	cmp	r3, #1
 8006770:	bf14      	ite	ne
 8006772:	2301      	movne	r3, #1
 8006774:	2300      	moveq	r3, #0
 8006776:	b2db      	uxtb	r3, r3
 8006778:	e015      	b.n	80067a6 <HAL_TIM_OC_Start_IT+0x6e>
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	2b08      	cmp	r3, #8
 800677e:	d109      	bne.n	8006794 <HAL_TIM_OC_Start_IT+0x5c>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006786:	b2db      	uxtb	r3, r3
 8006788:	2b01      	cmp	r3, #1
 800678a:	bf14      	ite	ne
 800678c:	2301      	movne	r3, #1
 800678e:	2300      	moveq	r3, #0
 8006790:	b2db      	uxtb	r3, r3
 8006792:	e008      	b.n	80067a6 <HAL_TIM_OC_Start_IT+0x6e>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800679a:	b2db      	uxtb	r3, r3
 800679c:	2b01      	cmp	r3, #1
 800679e:	bf14      	ite	ne
 80067a0:	2301      	movne	r3, #1
 80067a2:	2300      	moveq	r3, #0
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d001      	beq.n	80067ae <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 80067aa:	2301      	movs	r3, #1
 80067ac:	e0c7      	b.n	800693e <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d104      	bne.n	80067be <HAL_TIM_OC_Start_IT+0x86>
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2202      	movs	r2, #2
 80067b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067bc:	e013      	b.n	80067e6 <HAL_TIM_OC_Start_IT+0xae>
 80067be:	683b      	ldr	r3, [r7, #0]
 80067c0:	2b04      	cmp	r3, #4
 80067c2:	d104      	bne.n	80067ce <HAL_TIM_OC_Start_IT+0x96>
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2202      	movs	r2, #2
 80067c8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80067cc:	e00b      	b.n	80067e6 <HAL_TIM_OC_Start_IT+0xae>
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	2b08      	cmp	r3, #8
 80067d2:	d104      	bne.n	80067de <HAL_TIM_OC_Start_IT+0xa6>
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2202      	movs	r2, #2
 80067d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80067dc:	e003      	b.n	80067e6 <HAL_TIM_OC_Start_IT+0xae>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	2202      	movs	r2, #2
 80067e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	2b0c      	cmp	r3, #12
 80067ea:	d841      	bhi.n	8006870 <HAL_TIM_OC_Start_IT+0x138>
 80067ec:	a201      	add	r2, pc, #4	@ (adr r2, 80067f4 <HAL_TIM_OC_Start_IT+0xbc>)
 80067ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067f2:	bf00      	nop
 80067f4:	08006829 	.word	0x08006829
 80067f8:	08006871 	.word	0x08006871
 80067fc:	08006871 	.word	0x08006871
 8006800:	08006871 	.word	0x08006871
 8006804:	0800683b 	.word	0x0800683b
 8006808:	08006871 	.word	0x08006871
 800680c:	08006871 	.word	0x08006871
 8006810:	08006871 	.word	0x08006871
 8006814:	0800684d 	.word	0x0800684d
 8006818:	08006871 	.word	0x08006871
 800681c:	08006871 	.word	0x08006871
 8006820:	08006871 	.word	0x08006871
 8006824:	0800685f 	.word	0x0800685f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	68da      	ldr	r2, [r3, #12]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f042 0202 	orr.w	r2, r2, #2
 8006836:	60da      	str	r2, [r3, #12]
      break;
 8006838:	e01d      	b.n	8006876 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	68da      	ldr	r2, [r3, #12]
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f042 0204 	orr.w	r2, r2, #4
 8006848:	60da      	str	r2, [r3, #12]
      break;
 800684a:	e014      	b.n	8006876 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	68da      	ldr	r2, [r3, #12]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f042 0208 	orr.w	r2, r2, #8
 800685a:	60da      	str	r2, [r3, #12]
      break;
 800685c:	e00b      	b.n	8006876 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	68da      	ldr	r2, [r3, #12]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f042 0210 	orr.w	r2, r2, #16
 800686c:	60da      	str	r2, [r3, #12]
      break;
 800686e:	e002      	b.n	8006876 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8006870:	2301      	movs	r3, #1
 8006872:	73fb      	strb	r3, [r7, #15]
      break;
 8006874:	bf00      	nop
  }

  if (status == HAL_OK)
 8006876:	7bfb      	ldrb	r3, [r7, #15]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d15f      	bne.n	800693c <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	2201      	movs	r2, #1
 8006882:	6839      	ldr	r1, [r7, #0]
 8006884:	4618      	mov	r0, r3
 8006886:	f000 ffe9 	bl	800785c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	4a2e      	ldr	r2, [pc, #184]	@ (8006948 <HAL_TIM_OC_Start_IT+0x210>)
 8006890:	4293      	cmp	r3, r2
 8006892:	d004      	beq.n	800689e <HAL_TIM_OC_Start_IT+0x166>
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	4a2c      	ldr	r2, [pc, #176]	@ (800694c <HAL_TIM_OC_Start_IT+0x214>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d101      	bne.n	80068a2 <HAL_TIM_OC_Start_IT+0x16a>
 800689e:	2301      	movs	r3, #1
 80068a0:	e000      	b.n	80068a4 <HAL_TIM_OC_Start_IT+0x16c>
 80068a2:	2300      	movs	r3, #0
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d007      	beq.n	80068b8 <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80068b6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a22      	ldr	r2, [pc, #136]	@ (8006948 <HAL_TIM_OC_Start_IT+0x210>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d022      	beq.n	8006908 <HAL_TIM_OC_Start_IT+0x1d0>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068ca:	d01d      	beq.n	8006908 <HAL_TIM_OC_Start_IT+0x1d0>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a1f      	ldr	r2, [pc, #124]	@ (8006950 <HAL_TIM_OC_Start_IT+0x218>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d018      	beq.n	8006908 <HAL_TIM_OC_Start_IT+0x1d0>
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	4a1e      	ldr	r2, [pc, #120]	@ (8006954 <HAL_TIM_OC_Start_IT+0x21c>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d013      	beq.n	8006908 <HAL_TIM_OC_Start_IT+0x1d0>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a1c      	ldr	r2, [pc, #112]	@ (8006958 <HAL_TIM_OC_Start_IT+0x220>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d00e      	beq.n	8006908 <HAL_TIM_OC_Start_IT+0x1d0>
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	4a17      	ldr	r2, [pc, #92]	@ (800694c <HAL_TIM_OC_Start_IT+0x214>)
 80068f0:	4293      	cmp	r3, r2
 80068f2:	d009      	beq.n	8006908 <HAL_TIM_OC_Start_IT+0x1d0>
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	4a18      	ldr	r2, [pc, #96]	@ (800695c <HAL_TIM_OC_Start_IT+0x224>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d004      	beq.n	8006908 <HAL_TIM_OC_Start_IT+0x1d0>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	4a17      	ldr	r2, [pc, #92]	@ (8006960 <HAL_TIM_OC_Start_IT+0x228>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d111      	bne.n	800692c <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	689b      	ldr	r3, [r3, #8]
 800690e:	f003 0307 	and.w	r3, r3, #7
 8006912:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006914:	68bb      	ldr	r3, [r7, #8]
 8006916:	2b06      	cmp	r3, #6
 8006918:	d010      	beq.n	800693c <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	681a      	ldr	r2, [r3, #0]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f042 0201 	orr.w	r2, r2, #1
 8006928:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800692a:	e007      	b.n	800693c <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	681a      	ldr	r2, [r3, #0]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	f042 0201 	orr.w	r2, r2, #1
 800693a:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800693c:	7bfb      	ldrb	r3, [r7, #15]
}
 800693e:	4618      	mov	r0, r3
 8006940:	3710      	adds	r7, #16
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
 8006946:	bf00      	nop
 8006948:	40010000 	.word	0x40010000
 800694c:	40010400 	.word	0x40010400
 8006950:	40000400 	.word	0x40000400
 8006954:	40000800 	.word	0x40000800
 8006958:	40000c00 	.word	0x40000c00
 800695c:	40014000 	.word	0x40014000
 8006960:	40001800 	.word	0x40001800

08006964 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006964:	b580      	push	{r7, lr}
 8006966:	b082      	sub	sp, #8
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d101      	bne.n	8006976 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	e041      	b.n	80069fa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800697c:	b2db      	uxtb	r3, r3
 800697e:	2b00      	cmp	r3, #0
 8006980:	d106      	bne.n	8006990 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	2200      	movs	r2, #0
 8006986:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f000 f839 	bl	8006a02 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2202      	movs	r2, #2
 8006994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681a      	ldr	r2, [r3, #0]
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	3304      	adds	r3, #4
 80069a0:	4619      	mov	r1, r3
 80069a2:	4610      	mov	r0, r2
 80069a4:	f000 fc64 	bl	8007270 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2201      	movs	r2, #1
 80069ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2201      	movs	r2, #1
 80069b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2201      	movs	r2, #1
 80069bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2201      	movs	r2, #1
 80069c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2201      	movs	r2, #1
 80069cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	2201      	movs	r2, #1
 80069d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2201      	movs	r2, #1
 80069dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2201      	movs	r2, #1
 80069e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	2201      	movs	r2, #1
 80069ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2201      	movs	r2, #1
 80069f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80069f8:	2300      	movs	r3, #0
}
 80069fa:	4618      	mov	r0, r3
 80069fc:	3708      	adds	r7, #8
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}

08006a02 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006a02:	b480      	push	{r7}
 8006a04:	b083      	sub	sp, #12
 8006a06:	af00      	add	r7, sp, #0
 8006a08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006a0a:	bf00      	nop
 8006a0c:	370c      	adds	r7, #12
 8006a0e:	46bd      	mov	sp, r7
 8006a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a14:	4770      	bx	lr
	...

08006a18 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b084      	sub	sp, #16
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
 8006a20:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d109      	bne.n	8006a3c <HAL_TIM_PWM_Start+0x24>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	bf14      	ite	ne
 8006a34:	2301      	movne	r3, #1
 8006a36:	2300      	moveq	r3, #0
 8006a38:	b2db      	uxtb	r3, r3
 8006a3a:	e022      	b.n	8006a82 <HAL_TIM_PWM_Start+0x6a>
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	2b04      	cmp	r3, #4
 8006a40:	d109      	bne.n	8006a56 <HAL_TIM_PWM_Start+0x3e>
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006a48:	b2db      	uxtb	r3, r3
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	bf14      	ite	ne
 8006a4e:	2301      	movne	r3, #1
 8006a50:	2300      	moveq	r3, #0
 8006a52:	b2db      	uxtb	r3, r3
 8006a54:	e015      	b.n	8006a82 <HAL_TIM_PWM_Start+0x6a>
 8006a56:	683b      	ldr	r3, [r7, #0]
 8006a58:	2b08      	cmp	r3, #8
 8006a5a:	d109      	bne.n	8006a70 <HAL_TIM_PWM_Start+0x58>
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006a62:	b2db      	uxtb	r3, r3
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	bf14      	ite	ne
 8006a68:	2301      	movne	r3, #1
 8006a6a:	2300      	moveq	r3, #0
 8006a6c:	b2db      	uxtb	r3, r3
 8006a6e:	e008      	b.n	8006a82 <HAL_TIM_PWM_Start+0x6a>
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	2b01      	cmp	r3, #1
 8006a7a:	bf14      	ite	ne
 8006a7c:	2301      	movne	r3, #1
 8006a7e:	2300      	moveq	r3, #0
 8006a80:	b2db      	uxtb	r3, r3
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d001      	beq.n	8006a8a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006a86:	2301      	movs	r3, #1
 8006a88:	e07c      	b.n	8006b84 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d104      	bne.n	8006a9a <HAL_TIM_PWM_Start+0x82>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2202      	movs	r2, #2
 8006a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006a98:	e013      	b.n	8006ac2 <HAL_TIM_PWM_Start+0xaa>
 8006a9a:	683b      	ldr	r3, [r7, #0]
 8006a9c:	2b04      	cmp	r3, #4
 8006a9e:	d104      	bne.n	8006aaa <HAL_TIM_PWM_Start+0x92>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2202      	movs	r2, #2
 8006aa4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006aa8:	e00b      	b.n	8006ac2 <HAL_TIM_PWM_Start+0xaa>
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	2b08      	cmp	r3, #8
 8006aae:	d104      	bne.n	8006aba <HAL_TIM_PWM_Start+0xa2>
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	2202      	movs	r2, #2
 8006ab4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ab8:	e003      	b.n	8006ac2 <HAL_TIM_PWM_Start+0xaa>
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2202      	movs	r2, #2
 8006abe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	2201      	movs	r2, #1
 8006ac8:	6839      	ldr	r1, [r7, #0]
 8006aca:	4618      	mov	r0, r3
 8006acc:	f000 fec6 	bl	800785c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	4a2d      	ldr	r2, [pc, #180]	@ (8006b8c <HAL_TIM_PWM_Start+0x174>)
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d004      	beq.n	8006ae4 <HAL_TIM_PWM_Start+0xcc>
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	4a2c      	ldr	r2, [pc, #176]	@ (8006b90 <HAL_TIM_PWM_Start+0x178>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d101      	bne.n	8006ae8 <HAL_TIM_PWM_Start+0xd0>
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e000      	b.n	8006aea <HAL_TIM_PWM_Start+0xd2>
 8006ae8:	2300      	movs	r3, #0
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d007      	beq.n	8006afe <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006afc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	4a22      	ldr	r2, [pc, #136]	@ (8006b8c <HAL_TIM_PWM_Start+0x174>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d022      	beq.n	8006b4e <HAL_TIM_PWM_Start+0x136>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b10:	d01d      	beq.n	8006b4e <HAL_TIM_PWM_Start+0x136>
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a1f      	ldr	r2, [pc, #124]	@ (8006b94 <HAL_TIM_PWM_Start+0x17c>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d018      	beq.n	8006b4e <HAL_TIM_PWM_Start+0x136>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	4a1d      	ldr	r2, [pc, #116]	@ (8006b98 <HAL_TIM_PWM_Start+0x180>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d013      	beq.n	8006b4e <HAL_TIM_PWM_Start+0x136>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	4a1c      	ldr	r2, [pc, #112]	@ (8006b9c <HAL_TIM_PWM_Start+0x184>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d00e      	beq.n	8006b4e <HAL_TIM_PWM_Start+0x136>
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	4a16      	ldr	r2, [pc, #88]	@ (8006b90 <HAL_TIM_PWM_Start+0x178>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d009      	beq.n	8006b4e <HAL_TIM_PWM_Start+0x136>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	4a18      	ldr	r2, [pc, #96]	@ (8006ba0 <HAL_TIM_PWM_Start+0x188>)
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d004      	beq.n	8006b4e <HAL_TIM_PWM_Start+0x136>
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	4a16      	ldr	r2, [pc, #88]	@ (8006ba4 <HAL_TIM_PWM_Start+0x18c>)
 8006b4a:	4293      	cmp	r3, r2
 8006b4c:	d111      	bne.n	8006b72 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	689b      	ldr	r3, [r3, #8]
 8006b54:	f003 0307 	and.w	r3, r3, #7
 8006b58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2b06      	cmp	r3, #6
 8006b5e:	d010      	beq.n	8006b82 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f042 0201 	orr.w	r2, r2, #1
 8006b6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b70:	e007      	b.n	8006b82 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	681a      	ldr	r2, [r3, #0]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	f042 0201 	orr.w	r2, r2, #1
 8006b80:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006b82:	2300      	movs	r3, #0
}
 8006b84:	4618      	mov	r0, r3
 8006b86:	3710      	adds	r7, #16
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	bd80      	pop	{r7, pc}
 8006b8c:	40010000 	.word	0x40010000
 8006b90:	40010400 	.word	0x40010400
 8006b94:	40000400 	.word	0x40000400
 8006b98:	40000800 	.word	0x40000800
 8006b9c:	40000c00 	.word	0x40000c00
 8006ba0:	40014000 	.word	0x40014000
 8006ba4:	40001800 	.word	0x40001800

08006ba8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b082      	sub	sp, #8
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
 8006bb0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	6839      	ldr	r1, [r7, #0]
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f000 fe4e 	bl	800785c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	4a2e      	ldr	r2, [pc, #184]	@ (8006c80 <HAL_TIM_PWM_Stop+0xd8>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d004      	beq.n	8006bd4 <HAL_TIM_PWM_Stop+0x2c>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	681b      	ldr	r3, [r3, #0]
 8006bce:	4a2d      	ldr	r2, [pc, #180]	@ (8006c84 <HAL_TIM_PWM_Stop+0xdc>)
 8006bd0:	4293      	cmp	r3, r2
 8006bd2:	d101      	bne.n	8006bd8 <HAL_TIM_PWM_Stop+0x30>
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	e000      	b.n	8006bda <HAL_TIM_PWM_Stop+0x32>
 8006bd8:	2300      	movs	r3, #0
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d017      	beq.n	8006c0e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	6a1a      	ldr	r2, [r3, #32]
 8006be4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006be8:	4013      	ands	r3, r2
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d10f      	bne.n	8006c0e <HAL_TIM_PWM_Stop+0x66>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	6a1a      	ldr	r2, [r3, #32]
 8006bf4:	f240 4344 	movw	r3, #1092	@ 0x444
 8006bf8:	4013      	ands	r3, r2
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d107      	bne.n	8006c0e <HAL_TIM_PWM_Stop+0x66>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8006c0c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	6a1a      	ldr	r2, [r3, #32]
 8006c14:	f241 1311 	movw	r3, #4369	@ 0x1111
 8006c18:	4013      	ands	r3, r2
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d10f      	bne.n	8006c3e <HAL_TIM_PWM_Stop+0x96>
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	6a1a      	ldr	r2, [r3, #32]
 8006c24:	f240 4344 	movw	r3, #1092	@ 0x444
 8006c28:	4013      	ands	r3, r2
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d107      	bne.n	8006c3e <HAL_TIM_PWM_Stop+0x96>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f022 0201 	bic.w	r2, r2, #1
 8006c3c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d104      	bne.n	8006c4e <HAL_TIM_PWM_Stop+0xa6>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2201      	movs	r2, #1
 8006c48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006c4c:	e013      	b.n	8006c76 <HAL_TIM_PWM_Stop+0xce>
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	2b04      	cmp	r3, #4
 8006c52:	d104      	bne.n	8006c5e <HAL_TIM_PWM_Stop+0xb6>
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2201      	movs	r2, #1
 8006c58:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006c5c:	e00b      	b.n	8006c76 <HAL_TIM_PWM_Stop+0xce>
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	2b08      	cmp	r3, #8
 8006c62:	d104      	bne.n	8006c6e <HAL_TIM_PWM_Stop+0xc6>
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	2201      	movs	r2, #1
 8006c68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006c6c:	e003      	b.n	8006c76 <HAL_TIM_PWM_Stop+0xce>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2201      	movs	r2, #1
 8006c72:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8006c76:	2300      	movs	r3, #0
}
 8006c78:	4618      	mov	r0, r3
 8006c7a:	3708      	adds	r7, #8
 8006c7c:	46bd      	mov	sp, r7
 8006c7e:	bd80      	pop	{r7, pc}
 8006c80:	40010000 	.word	0x40010000
 8006c84:	40010400 	.word	0x40010400

08006c88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b084      	sub	sp, #16
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	68db      	ldr	r3, [r3, #12]
 8006c96:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	691b      	ldr	r3, [r3, #16]
 8006c9e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006ca0:	68bb      	ldr	r3, [r7, #8]
 8006ca2:	f003 0302 	and.w	r3, r3, #2
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d020      	beq.n	8006cec <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	f003 0302 	and.w	r3, r3, #2
 8006cb0:	2b00      	cmp	r3, #0
 8006cb2:	d01b      	beq.n	8006cec <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	f06f 0202 	mvn.w	r2, #2
 8006cbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	699b      	ldr	r3, [r3, #24]
 8006cca:	f003 0303 	and.w	r3, r3, #3
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d003      	beq.n	8006cda <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f000 faad 	bl	8007232 <HAL_TIM_IC_CaptureCallback>
 8006cd8:	e005      	b.n	8006ce6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006cda:	6878      	ldr	r0, [r7, #4]
 8006cdc:	f7fb fba0 	bl	8002420 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ce0:	6878      	ldr	r0, [r7, #4]
 8006ce2:	f000 fab0 	bl	8007246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	2200      	movs	r2, #0
 8006cea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8006cec:	68bb      	ldr	r3, [r7, #8]
 8006cee:	f003 0304 	and.w	r3, r3, #4
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d020      	beq.n	8006d38 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f003 0304 	and.w	r3, r3, #4
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d01b      	beq.n	8006d38 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	f06f 0204 	mvn.w	r2, #4
 8006d08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2202      	movs	r2, #2
 8006d0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	699b      	ldr	r3, [r3, #24]
 8006d16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d003      	beq.n	8006d26 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f000 fa87 	bl	8007232 <HAL_TIM_IC_CaptureCallback>
 8006d24:	e005      	b.n	8006d32 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f7fb fb7a 	bl	8002420 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d2c:	6878      	ldr	r0, [r7, #4]
 8006d2e:	f000 fa8a 	bl	8007246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2200      	movs	r2, #0
 8006d36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	f003 0308 	and.w	r3, r3, #8
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d020      	beq.n	8006d84 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	f003 0308 	and.w	r3, r3, #8
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d01b      	beq.n	8006d84 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f06f 0208 	mvn.w	r2, #8
 8006d54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2204      	movs	r2, #4
 8006d5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	69db      	ldr	r3, [r3, #28]
 8006d62:	f003 0303 	and.w	r3, r3, #3
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d003      	beq.n	8006d72 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006d6a:	6878      	ldr	r0, [r7, #4]
 8006d6c:	f000 fa61 	bl	8007232 <HAL_TIM_IC_CaptureCallback>
 8006d70:	e005      	b.n	8006d7e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006d72:	6878      	ldr	r0, [r7, #4]
 8006d74:	f7fb fb54 	bl	8002420 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f000 fa64 	bl	8007246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	2200      	movs	r2, #0
 8006d82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	f003 0310 	and.w	r3, r3, #16
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d020      	beq.n	8006dd0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	f003 0310 	and.w	r3, r3, #16
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d01b      	beq.n	8006dd0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	f06f 0210 	mvn.w	r2, #16
 8006da0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2208      	movs	r2, #8
 8006da6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	69db      	ldr	r3, [r3, #28]
 8006dae:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d003      	beq.n	8006dbe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006db6:	6878      	ldr	r0, [r7, #4]
 8006db8:	f000 fa3b 	bl	8007232 <HAL_TIM_IC_CaptureCallback>
 8006dbc:	e005      	b.n	8006dca <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006dbe:	6878      	ldr	r0, [r7, #4]
 8006dc0:	f7fb fb2e 	bl	8002420 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f000 fa3e 	bl	8007246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	2200      	movs	r2, #0
 8006dce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	f003 0301 	and.w	r3, r3, #1
 8006dd6:	2b00      	cmp	r3, #0
 8006dd8:	d00c      	beq.n	8006df4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	f003 0301 	and.w	r3, r3, #1
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d007      	beq.n	8006df4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f06f 0201 	mvn.w	r2, #1
 8006dec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f7fb fafa 	bl	80023e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d00c      	beq.n	8006e18 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d007      	beq.n	8006e18 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006e10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006e12:	6878      	ldr	r0, [r7, #4]
 8006e14:	f000 fe20 	bl	8007a58 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d00c      	beq.n	8006e3c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d007      	beq.n	8006e3c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006e34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006e36:	6878      	ldr	r0, [r7, #4]
 8006e38:	f000 fa0f 	bl	800725a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006e3c:	68bb      	ldr	r3, [r7, #8]
 8006e3e:	f003 0320 	and.w	r3, r3, #32
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	d00c      	beq.n	8006e60 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	f003 0320 	and.w	r3, r3, #32
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d007      	beq.n	8006e60 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	f06f 0220 	mvn.w	r2, #32
 8006e58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	f000 fdf2 	bl	8007a44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006e60:	bf00      	nop
 8006e62:	3710      	adds	r7, #16
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}

08006e68 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b086      	sub	sp, #24
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	60f8      	str	r0, [r7, #12]
 8006e70:	60b9      	str	r1, [r7, #8]
 8006e72:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006e74:	2300      	movs	r3, #0
 8006e76:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e7e:	2b01      	cmp	r3, #1
 8006e80:	d101      	bne.n	8006e86 <HAL_TIM_OC_ConfigChannel+0x1e>
 8006e82:	2302      	movs	r3, #2
 8006e84:	e048      	b.n	8006f18 <HAL_TIM_OC_ConfigChannel+0xb0>
 8006e86:	68fb      	ldr	r3, [r7, #12]
 8006e88:	2201      	movs	r2, #1
 8006e8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	2b0c      	cmp	r3, #12
 8006e92:	d839      	bhi.n	8006f08 <HAL_TIM_OC_ConfigChannel+0xa0>
 8006e94:	a201      	add	r2, pc, #4	@ (adr r2, 8006e9c <HAL_TIM_OC_ConfigChannel+0x34>)
 8006e96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e9a:	bf00      	nop
 8006e9c:	08006ed1 	.word	0x08006ed1
 8006ea0:	08006f09 	.word	0x08006f09
 8006ea4:	08006f09 	.word	0x08006f09
 8006ea8:	08006f09 	.word	0x08006f09
 8006eac:	08006edf 	.word	0x08006edf
 8006eb0:	08006f09 	.word	0x08006f09
 8006eb4:	08006f09 	.word	0x08006f09
 8006eb8:	08006f09 	.word	0x08006f09
 8006ebc:	08006eed 	.word	0x08006eed
 8006ec0:	08006f09 	.word	0x08006f09
 8006ec4:	08006f09 	.word	0x08006f09
 8006ec8:	08006f09 	.word	0x08006f09
 8006ecc:	08006efb 	.word	0x08006efb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68b9      	ldr	r1, [r7, #8]
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f000 fa76 	bl	80073c8 <TIM_OC1_SetConfig>
      break;
 8006edc:	e017      	b.n	8006f0e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	68b9      	ldr	r1, [r7, #8]
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	f000 fadf 	bl	80074a8 <TIM_OC2_SetConfig>
      break;
 8006eea:	e010      	b.n	8006f0e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	68b9      	ldr	r1, [r7, #8]
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f000 fb4e 	bl	8007594 <TIM_OC3_SetConfig>
      break;
 8006ef8:	e009      	b.n	8006f0e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	68b9      	ldr	r1, [r7, #8]
 8006f00:	4618      	mov	r0, r3
 8006f02:	f000 fbbb 	bl	800767c <TIM_OC4_SetConfig>
      break;
 8006f06:	e002      	b.n	8006f0e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8006f08:	2301      	movs	r3, #1
 8006f0a:	75fb      	strb	r3, [r7, #23]
      break;
 8006f0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	2200      	movs	r2, #0
 8006f12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006f16:	7dfb      	ldrb	r3, [r7, #23]
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3718      	adds	r7, #24
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}

08006f20 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006f20:	b580      	push	{r7, lr}
 8006f22:	b086      	sub	sp, #24
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	60f8      	str	r0, [r7, #12]
 8006f28:	60b9      	str	r1, [r7, #8]
 8006f2a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f36:	2b01      	cmp	r3, #1
 8006f38:	d101      	bne.n	8006f3e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006f3a:	2302      	movs	r3, #2
 8006f3c:	e0ae      	b.n	800709c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2201      	movs	r2, #1
 8006f42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	2b0c      	cmp	r3, #12
 8006f4a:	f200 809f 	bhi.w	800708c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006f4e:	a201      	add	r2, pc, #4	@ (adr r2, 8006f54 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006f50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f54:	08006f89 	.word	0x08006f89
 8006f58:	0800708d 	.word	0x0800708d
 8006f5c:	0800708d 	.word	0x0800708d
 8006f60:	0800708d 	.word	0x0800708d
 8006f64:	08006fc9 	.word	0x08006fc9
 8006f68:	0800708d 	.word	0x0800708d
 8006f6c:	0800708d 	.word	0x0800708d
 8006f70:	0800708d 	.word	0x0800708d
 8006f74:	0800700b 	.word	0x0800700b
 8006f78:	0800708d 	.word	0x0800708d
 8006f7c:	0800708d 	.word	0x0800708d
 8006f80:	0800708d 	.word	0x0800708d
 8006f84:	0800704b 	.word	0x0800704b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	68b9      	ldr	r1, [r7, #8]
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f000 fa1a 	bl	80073c8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	699a      	ldr	r2, [r3, #24]
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f042 0208 	orr.w	r2, r2, #8
 8006fa2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	699a      	ldr	r2, [r3, #24]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f022 0204 	bic.w	r2, r2, #4
 8006fb2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	6999      	ldr	r1, [r3, #24]
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	691a      	ldr	r2, [r3, #16]
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	430a      	orrs	r2, r1
 8006fc4:	619a      	str	r2, [r3, #24]
      break;
 8006fc6:	e064      	b.n	8007092 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	68b9      	ldr	r1, [r7, #8]
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f000 fa6a 	bl	80074a8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	699a      	ldr	r2, [r3, #24]
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006fe2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	699a      	ldr	r2, [r3, #24]
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ff2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	6999      	ldr	r1, [r3, #24]
 8006ffa:	68bb      	ldr	r3, [r7, #8]
 8006ffc:	691b      	ldr	r3, [r3, #16]
 8006ffe:	021a      	lsls	r2, r3, #8
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	430a      	orrs	r2, r1
 8007006:	619a      	str	r2, [r3, #24]
      break;
 8007008:	e043      	b.n	8007092 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800700a:	68fb      	ldr	r3, [r7, #12]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	68b9      	ldr	r1, [r7, #8]
 8007010:	4618      	mov	r0, r3
 8007012:	f000 fabf 	bl	8007594 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	69da      	ldr	r2, [r3, #28]
 800701c:	68fb      	ldr	r3, [r7, #12]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	f042 0208 	orr.w	r2, r2, #8
 8007024:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	69da      	ldr	r2, [r3, #28]
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f022 0204 	bic.w	r2, r2, #4
 8007034:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	69d9      	ldr	r1, [r3, #28]
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	691a      	ldr	r2, [r3, #16]
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	430a      	orrs	r2, r1
 8007046:	61da      	str	r2, [r3, #28]
      break;
 8007048:	e023      	b.n	8007092 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	68b9      	ldr	r1, [r7, #8]
 8007050:	4618      	mov	r0, r3
 8007052:	f000 fb13 	bl	800767c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	69da      	ldr	r2, [r3, #28]
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007064:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	69da      	ldr	r2, [r3, #28]
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007074:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	69d9      	ldr	r1, [r3, #28]
 800707c:	68bb      	ldr	r3, [r7, #8]
 800707e:	691b      	ldr	r3, [r3, #16]
 8007080:	021a      	lsls	r2, r3, #8
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	430a      	orrs	r2, r1
 8007088:	61da      	str	r2, [r3, #28]
      break;
 800708a:	e002      	b.n	8007092 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800708c:	2301      	movs	r3, #1
 800708e:	75fb      	strb	r3, [r7, #23]
      break;
 8007090:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	2200      	movs	r2, #0
 8007096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800709a:	7dfb      	ldrb	r3, [r7, #23]
}
 800709c:	4618      	mov	r0, r3
 800709e:	3718      	adds	r7, #24
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}

080070a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80070a4:	b580      	push	{r7, lr}
 80070a6:	b084      	sub	sp, #16
 80070a8:	af00      	add	r7, sp, #0
 80070aa:	6078      	str	r0, [r7, #4]
 80070ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80070ae:	2300      	movs	r3, #0
 80070b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80070b8:	2b01      	cmp	r3, #1
 80070ba:	d101      	bne.n	80070c0 <HAL_TIM_ConfigClockSource+0x1c>
 80070bc:	2302      	movs	r3, #2
 80070be:	e0b4      	b.n	800722a <HAL_TIM_ConfigClockSource+0x186>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2202      	movs	r2, #2
 80070cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80070de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80070e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	68ba      	ldr	r2, [r7, #8]
 80070ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80070f0:	683b      	ldr	r3, [r7, #0]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070f8:	d03e      	beq.n	8007178 <HAL_TIM_ConfigClockSource+0xd4>
 80070fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80070fe:	f200 8087 	bhi.w	8007210 <HAL_TIM_ConfigClockSource+0x16c>
 8007102:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007106:	f000 8086 	beq.w	8007216 <HAL_TIM_ConfigClockSource+0x172>
 800710a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800710e:	d87f      	bhi.n	8007210 <HAL_TIM_ConfigClockSource+0x16c>
 8007110:	2b70      	cmp	r3, #112	@ 0x70
 8007112:	d01a      	beq.n	800714a <HAL_TIM_ConfigClockSource+0xa6>
 8007114:	2b70      	cmp	r3, #112	@ 0x70
 8007116:	d87b      	bhi.n	8007210 <HAL_TIM_ConfigClockSource+0x16c>
 8007118:	2b60      	cmp	r3, #96	@ 0x60
 800711a:	d050      	beq.n	80071be <HAL_TIM_ConfigClockSource+0x11a>
 800711c:	2b60      	cmp	r3, #96	@ 0x60
 800711e:	d877      	bhi.n	8007210 <HAL_TIM_ConfigClockSource+0x16c>
 8007120:	2b50      	cmp	r3, #80	@ 0x50
 8007122:	d03c      	beq.n	800719e <HAL_TIM_ConfigClockSource+0xfa>
 8007124:	2b50      	cmp	r3, #80	@ 0x50
 8007126:	d873      	bhi.n	8007210 <HAL_TIM_ConfigClockSource+0x16c>
 8007128:	2b40      	cmp	r3, #64	@ 0x40
 800712a:	d058      	beq.n	80071de <HAL_TIM_ConfigClockSource+0x13a>
 800712c:	2b40      	cmp	r3, #64	@ 0x40
 800712e:	d86f      	bhi.n	8007210 <HAL_TIM_ConfigClockSource+0x16c>
 8007130:	2b30      	cmp	r3, #48	@ 0x30
 8007132:	d064      	beq.n	80071fe <HAL_TIM_ConfigClockSource+0x15a>
 8007134:	2b30      	cmp	r3, #48	@ 0x30
 8007136:	d86b      	bhi.n	8007210 <HAL_TIM_ConfigClockSource+0x16c>
 8007138:	2b20      	cmp	r3, #32
 800713a:	d060      	beq.n	80071fe <HAL_TIM_ConfigClockSource+0x15a>
 800713c:	2b20      	cmp	r3, #32
 800713e:	d867      	bhi.n	8007210 <HAL_TIM_ConfigClockSource+0x16c>
 8007140:	2b00      	cmp	r3, #0
 8007142:	d05c      	beq.n	80071fe <HAL_TIM_ConfigClockSource+0x15a>
 8007144:	2b10      	cmp	r3, #16
 8007146:	d05a      	beq.n	80071fe <HAL_TIM_ConfigClockSource+0x15a>
 8007148:	e062      	b.n	8007210 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800715a:	f000 fb5f 	bl	800781c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800716c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	68ba      	ldr	r2, [r7, #8]
 8007174:	609a      	str	r2, [r3, #8]
      break;
 8007176:	e04f      	b.n	8007218 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007180:	683b      	ldr	r3, [r7, #0]
 8007182:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007184:	683b      	ldr	r3, [r7, #0]
 8007186:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007188:	f000 fb48 	bl	800781c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	689a      	ldr	r2, [r3, #8]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800719a:	609a      	str	r2, [r3, #8]
      break;
 800719c:	e03c      	b.n	8007218 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80071a2:	683b      	ldr	r3, [r7, #0]
 80071a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80071aa:	461a      	mov	r2, r3
 80071ac:	f000 fabc 	bl	8007728 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	2150      	movs	r1, #80	@ 0x50
 80071b6:	4618      	mov	r0, r3
 80071b8:	f000 fb15 	bl	80077e6 <TIM_ITRx_SetConfig>
      break;
 80071bc:	e02c      	b.n	8007218 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80071ca:	461a      	mov	r2, r3
 80071cc:	f000 fadb 	bl	8007786 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	2160      	movs	r1, #96	@ 0x60
 80071d6:	4618      	mov	r0, r3
 80071d8:	f000 fb05 	bl	80077e6 <TIM_ITRx_SetConfig>
      break;
 80071dc:	e01c      	b.n	8007218 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80071e2:	683b      	ldr	r3, [r7, #0]
 80071e4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80071ea:	461a      	mov	r2, r3
 80071ec:	f000 fa9c 	bl	8007728 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	2140      	movs	r1, #64	@ 0x40
 80071f6:	4618      	mov	r0, r3
 80071f8:	f000 faf5 	bl	80077e6 <TIM_ITRx_SetConfig>
      break;
 80071fc:	e00c      	b.n	8007218 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	681a      	ldr	r2, [r3, #0]
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	4619      	mov	r1, r3
 8007208:	4610      	mov	r0, r2
 800720a:	f000 faec 	bl	80077e6 <TIM_ITRx_SetConfig>
      break;
 800720e:	e003      	b.n	8007218 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007210:	2301      	movs	r3, #1
 8007212:	73fb      	strb	r3, [r7, #15]
      break;
 8007214:	e000      	b.n	8007218 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007216:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2201      	movs	r2, #1
 800721c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2200      	movs	r2, #0
 8007224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007228:	7bfb      	ldrb	r3, [r7, #15]
}
 800722a:	4618      	mov	r0, r3
 800722c:	3710      	adds	r7, #16
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}

08007232 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007232:	b480      	push	{r7}
 8007234:	b083      	sub	sp, #12
 8007236:	af00      	add	r7, sp, #0
 8007238:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800723a:	bf00      	nop
 800723c:	370c      	adds	r7, #12
 800723e:	46bd      	mov	sp, r7
 8007240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007244:	4770      	bx	lr

08007246 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007246:	b480      	push	{r7}
 8007248:	b083      	sub	sp, #12
 800724a:	af00      	add	r7, sp, #0
 800724c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800724e:	bf00      	nop
 8007250:	370c      	adds	r7, #12
 8007252:	46bd      	mov	sp, r7
 8007254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007258:	4770      	bx	lr

0800725a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800725a:	b480      	push	{r7}
 800725c:	b083      	sub	sp, #12
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007262:	bf00      	nop
 8007264:	370c      	adds	r7, #12
 8007266:	46bd      	mov	sp, r7
 8007268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726c:	4770      	bx	lr
	...

08007270 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007270:	b480      	push	{r7}
 8007272:	b085      	sub	sp, #20
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
 8007278:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	4a46      	ldr	r2, [pc, #280]	@ (800739c <TIM_Base_SetConfig+0x12c>)
 8007284:	4293      	cmp	r3, r2
 8007286:	d013      	beq.n	80072b0 <TIM_Base_SetConfig+0x40>
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800728e:	d00f      	beq.n	80072b0 <TIM_Base_SetConfig+0x40>
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	4a43      	ldr	r2, [pc, #268]	@ (80073a0 <TIM_Base_SetConfig+0x130>)
 8007294:	4293      	cmp	r3, r2
 8007296:	d00b      	beq.n	80072b0 <TIM_Base_SetConfig+0x40>
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	4a42      	ldr	r2, [pc, #264]	@ (80073a4 <TIM_Base_SetConfig+0x134>)
 800729c:	4293      	cmp	r3, r2
 800729e:	d007      	beq.n	80072b0 <TIM_Base_SetConfig+0x40>
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	4a41      	ldr	r2, [pc, #260]	@ (80073a8 <TIM_Base_SetConfig+0x138>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d003      	beq.n	80072b0 <TIM_Base_SetConfig+0x40>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	4a40      	ldr	r2, [pc, #256]	@ (80073ac <TIM_Base_SetConfig+0x13c>)
 80072ac:	4293      	cmp	r3, r2
 80072ae:	d108      	bne.n	80072c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80072b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80072b8:	683b      	ldr	r3, [r7, #0]
 80072ba:	685b      	ldr	r3, [r3, #4]
 80072bc:	68fa      	ldr	r2, [r7, #12]
 80072be:	4313      	orrs	r3, r2
 80072c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	4a35      	ldr	r2, [pc, #212]	@ (800739c <TIM_Base_SetConfig+0x12c>)
 80072c6:	4293      	cmp	r3, r2
 80072c8:	d02b      	beq.n	8007322 <TIM_Base_SetConfig+0xb2>
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80072d0:	d027      	beq.n	8007322 <TIM_Base_SetConfig+0xb2>
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	4a32      	ldr	r2, [pc, #200]	@ (80073a0 <TIM_Base_SetConfig+0x130>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d023      	beq.n	8007322 <TIM_Base_SetConfig+0xb2>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	4a31      	ldr	r2, [pc, #196]	@ (80073a4 <TIM_Base_SetConfig+0x134>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d01f      	beq.n	8007322 <TIM_Base_SetConfig+0xb2>
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	4a30      	ldr	r2, [pc, #192]	@ (80073a8 <TIM_Base_SetConfig+0x138>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d01b      	beq.n	8007322 <TIM_Base_SetConfig+0xb2>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	4a2f      	ldr	r2, [pc, #188]	@ (80073ac <TIM_Base_SetConfig+0x13c>)
 80072ee:	4293      	cmp	r3, r2
 80072f0:	d017      	beq.n	8007322 <TIM_Base_SetConfig+0xb2>
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	4a2e      	ldr	r2, [pc, #184]	@ (80073b0 <TIM_Base_SetConfig+0x140>)
 80072f6:	4293      	cmp	r3, r2
 80072f8:	d013      	beq.n	8007322 <TIM_Base_SetConfig+0xb2>
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	4a2d      	ldr	r2, [pc, #180]	@ (80073b4 <TIM_Base_SetConfig+0x144>)
 80072fe:	4293      	cmp	r3, r2
 8007300:	d00f      	beq.n	8007322 <TIM_Base_SetConfig+0xb2>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	4a2c      	ldr	r2, [pc, #176]	@ (80073b8 <TIM_Base_SetConfig+0x148>)
 8007306:	4293      	cmp	r3, r2
 8007308:	d00b      	beq.n	8007322 <TIM_Base_SetConfig+0xb2>
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	4a2b      	ldr	r2, [pc, #172]	@ (80073bc <TIM_Base_SetConfig+0x14c>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d007      	beq.n	8007322 <TIM_Base_SetConfig+0xb2>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	4a2a      	ldr	r2, [pc, #168]	@ (80073c0 <TIM_Base_SetConfig+0x150>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d003      	beq.n	8007322 <TIM_Base_SetConfig+0xb2>
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	4a29      	ldr	r2, [pc, #164]	@ (80073c4 <TIM_Base_SetConfig+0x154>)
 800731e:	4293      	cmp	r3, r2
 8007320:	d108      	bne.n	8007334 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007328:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	68db      	ldr	r3, [r3, #12]
 800732e:	68fa      	ldr	r2, [r7, #12]
 8007330:	4313      	orrs	r3, r2
 8007332:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800733a:	683b      	ldr	r3, [r7, #0]
 800733c:	695b      	ldr	r3, [r3, #20]
 800733e:	4313      	orrs	r3, r2
 8007340:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	68fa      	ldr	r2, [r7, #12]
 8007346:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007348:	683b      	ldr	r3, [r7, #0]
 800734a:	689a      	ldr	r2, [r3, #8]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007350:	683b      	ldr	r3, [r7, #0]
 8007352:	681a      	ldr	r2, [r3, #0]
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	4a10      	ldr	r2, [pc, #64]	@ (800739c <TIM_Base_SetConfig+0x12c>)
 800735c:	4293      	cmp	r3, r2
 800735e:	d003      	beq.n	8007368 <TIM_Base_SetConfig+0xf8>
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	4a12      	ldr	r2, [pc, #72]	@ (80073ac <TIM_Base_SetConfig+0x13c>)
 8007364:	4293      	cmp	r3, r2
 8007366:	d103      	bne.n	8007370 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007368:	683b      	ldr	r3, [r7, #0]
 800736a:	691a      	ldr	r2, [r3, #16]
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2201      	movs	r2, #1
 8007374:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	691b      	ldr	r3, [r3, #16]
 800737a:	f003 0301 	and.w	r3, r3, #1
 800737e:	2b01      	cmp	r3, #1
 8007380:	d105      	bne.n	800738e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	691b      	ldr	r3, [r3, #16]
 8007386:	f023 0201 	bic.w	r2, r3, #1
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	611a      	str	r2, [r3, #16]
  }
}
 800738e:	bf00      	nop
 8007390:	3714      	adds	r7, #20
 8007392:	46bd      	mov	sp, r7
 8007394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007398:	4770      	bx	lr
 800739a:	bf00      	nop
 800739c:	40010000 	.word	0x40010000
 80073a0:	40000400 	.word	0x40000400
 80073a4:	40000800 	.word	0x40000800
 80073a8:	40000c00 	.word	0x40000c00
 80073ac:	40010400 	.word	0x40010400
 80073b0:	40014000 	.word	0x40014000
 80073b4:	40014400 	.word	0x40014400
 80073b8:	40014800 	.word	0x40014800
 80073bc:	40001800 	.word	0x40001800
 80073c0:	40001c00 	.word	0x40001c00
 80073c4:	40002000 	.word	0x40002000

080073c8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80073c8:	b480      	push	{r7}
 80073ca:	b087      	sub	sp, #28
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6a1b      	ldr	r3, [r3, #32]
 80073d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	6a1b      	ldr	r3, [r3, #32]
 80073dc:	f023 0201 	bic.w	r2, r3, #1
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	685b      	ldr	r3, [r3, #4]
 80073e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	699b      	ldr	r3, [r3, #24]
 80073ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80073f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	f023 0303 	bic.w	r3, r3, #3
 80073fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007400:	683b      	ldr	r3, [r7, #0]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	68fa      	ldr	r2, [r7, #12]
 8007406:	4313      	orrs	r3, r2
 8007408:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	f023 0302 	bic.w	r3, r3, #2
 8007410:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	689b      	ldr	r3, [r3, #8]
 8007416:	697a      	ldr	r2, [r7, #20]
 8007418:	4313      	orrs	r3, r2
 800741a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	4a20      	ldr	r2, [pc, #128]	@ (80074a0 <TIM_OC1_SetConfig+0xd8>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d003      	beq.n	800742c <TIM_OC1_SetConfig+0x64>
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	4a1f      	ldr	r2, [pc, #124]	@ (80074a4 <TIM_OC1_SetConfig+0xdc>)
 8007428:	4293      	cmp	r3, r2
 800742a:	d10c      	bne.n	8007446 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	f023 0308 	bic.w	r3, r3, #8
 8007432:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007434:	683b      	ldr	r3, [r7, #0]
 8007436:	68db      	ldr	r3, [r3, #12]
 8007438:	697a      	ldr	r2, [r7, #20]
 800743a:	4313      	orrs	r3, r2
 800743c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800743e:	697b      	ldr	r3, [r7, #20]
 8007440:	f023 0304 	bic.w	r3, r3, #4
 8007444:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	4a15      	ldr	r2, [pc, #84]	@ (80074a0 <TIM_OC1_SetConfig+0xd8>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d003      	beq.n	8007456 <TIM_OC1_SetConfig+0x8e>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	4a14      	ldr	r2, [pc, #80]	@ (80074a4 <TIM_OC1_SetConfig+0xdc>)
 8007452:	4293      	cmp	r3, r2
 8007454:	d111      	bne.n	800747a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800745c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007464:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007466:	683b      	ldr	r3, [r7, #0]
 8007468:	695b      	ldr	r3, [r3, #20]
 800746a:	693a      	ldr	r2, [r7, #16]
 800746c:	4313      	orrs	r3, r2
 800746e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007470:	683b      	ldr	r3, [r7, #0]
 8007472:	699b      	ldr	r3, [r3, #24]
 8007474:	693a      	ldr	r2, [r7, #16]
 8007476:	4313      	orrs	r3, r2
 8007478:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	693a      	ldr	r2, [r7, #16]
 800747e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	68fa      	ldr	r2, [r7, #12]
 8007484:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	685a      	ldr	r2, [r3, #4]
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	697a      	ldr	r2, [r7, #20]
 8007492:	621a      	str	r2, [r3, #32]
}
 8007494:	bf00      	nop
 8007496:	371c      	adds	r7, #28
 8007498:	46bd      	mov	sp, r7
 800749a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800749e:	4770      	bx	lr
 80074a0:	40010000 	.word	0x40010000
 80074a4:	40010400 	.word	0x40010400

080074a8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80074a8:	b480      	push	{r7}
 80074aa:	b087      	sub	sp, #28
 80074ac:	af00      	add	r7, sp, #0
 80074ae:	6078      	str	r0, [r7, #4]
 80074b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6a1b      	ldr	r3, [r3, #32]
 80074b6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	6a1b      	ldr	r3, [r3, #32]
 80074bc:	f023 0210 	bic.w	r2, r3, #16
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	699b      	ldr	r3, [r3, #24]
 80074ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80074d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80074d8:	68fb      	ldr	r3, [r7, #12]
 80074da:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80074de:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074e0:	683b      	ldr	r3, [r7, #0]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	021b      	lsls	r3, r3, #8
 80074e6:	68fa      	ldr	r2, [r7, #12]
 80074e8:	4313      	orrs	r3, r2
 80074ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	f023 0320 	bic.w	r3, r3, #32
 80074f2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80074f4:	683b      	ldr	r3, [r7, #0]
 80074f6:	689b      	ldr	r3, [r3, #8]
 80074f8:	011b      	lsls	r3, r3, #4
 80074fa:	697a      	ldr	r2, [r7, #20]
 80074fc:	4313      	orrs	r3, r2
 80074fe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	4a22      	ldr	r2, [pc, #136]	@ (800758c <TIM_OC2_SetConfig+0xe4>)
 8007504:	4293      	cmp	r3, r2
 8007506:	d003      	beq.n	8007510 <TIM_OC2_SetConfig+0x68>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	4a21      	ldr	r2, [pc, #132]	@ (8007590 <TIM_OC2_SetConfig+0xe8>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d10d      	bne.n	800752c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007516:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	68db      	ldr	r3, [r3, #12]
 800751c:	011b      	lsls	r3, r3, #4
 800751e:	697a      	ldr	r2, [r7, #20]
 8007520:	4313      	orrs	r3, r2
 8007522:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007524:	697b      	ldr	r3, [r7, #20]
 8007526:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800752a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	4a17      	ldr	r2, [pc, #92]	@ (800758c <TIM_OC2_SetConfig+0xe4>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d003      	beq.n	800753c <TIM_OC2_SetConfig+0x94>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	4a16      	ldr	r2, [pc, #88]	@ (8007590 <TIM_OC2_SetConfig+0xe8>)
 8007538:	4293      	cmp	r3, r2
 800753a:	d113      	bne.n	8007564 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800753c:	693b      	ldr	r3, [r7, #16]
 800753e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007542:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007544:	693b      	ldr	r3, [r7, #16]
 8007546:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800754a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	695b      	ldr	r3, [r3, #20]
 8007550:	009b      	lsls	r3, r3, #2
 8007552:	693a      	ldr	r2, [r7, #16]
 8007554:	4313      	orrs	r3, r2
 8007556:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007558:	683b      	ldr	r3, [r7, #0]
 800755a:	699b      	ldr	r3, [r3, #24]
 800755c:	009b      	lsls	r3, r3, #2
 800755e:	693a      	ldr	r2, [r7, #16]
 8007560:	4313      	orrs	r3, r2
 8007562:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	693a      	ldr	r2, [r7, #16]
 8007568:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	68fa      	ldr	r2, [r7, #12]
 800756e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007570:	683b      	ldr	r3, [r7, #0]
 8007572:	685a      	ldr	r2, [r3, #4]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	697a      	ldr	r2, [r7, #20]
 800757c:	621a      	str	r2, [r3, #32]
}
 800757e:	bf00      	nop
 8007580:	371c      	adds	r7, #28
 8007582:	46bd      	mov	sp, r7
 8007584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007588:	4770      	bx	lr
 800758a:	bf00      	nop
 800758c:	40010000 	.word	0x40010000
 8007590:	40010400 	.word	0x40010400

08007594 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007594:	b480      	push	{r7}
 8007596:	b087      	sub	sp, #28
 8007598:	af00      	add	r7, sp, #0
 800759a:	6078      	str	r0, [r7, #4]
 800759c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6a1b      	ldr	r3, [r3, #32]
 80075a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	6a1b      	ldr	r3, [r3, #32]
 80075a8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	685b      	ldr	r3, [r3, #4]
 80075b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	69db      	ldr	r3, [r3, #28]
 80075ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	f023 0303 	bic.w	r3, r3, #3
 80075ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80075cc:	683b      	ldr	r3, [r7, #0]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	68fa      	ldr	r2, [r7, #12]
 80075d2:	4313      	orrs	r3, r2
 80075d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80075dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	021b      	lsls	r3, r3, #8
 80075e4:	697a      	ldr	r2, [r7, #20]
 80075e6:	4313      	orrs	r3, r2
 80075e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	4a21      	ldr	r2, [pc, #132]	@ (8007674 <TIM_OC3_SetConfig+0xe0>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d003      	beq.n	80075fa <TIM_OC3_SetConfig+0x66>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	4a20      	ldr	r2, [pc, #128]	@ (8007678 <TIM_OC3_SetConfig+0xe4>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d10d      	bne.n	8007616 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007600:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007602:	683b      	ldr	r3, [r7, #0]
 8007604:	68db      	ldr	r3, [r3, #12]
 8007606:	021b      	lsls	r3, r3, #8
 8007608:	697a      	ldr	r2, [r7, #20]
 800760a:	4313      	orrs	r3, r2
 800760c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800760e:	697b      	ldr	r3, [r7, #20]
 8007610:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007614:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	4a16      	ldr	r2, [pc, #88]	@ (8007674 <TIM_OC3_SetConfig+0xe0>)
 800761a:	4293      	cmp	r3, r2
 800761c:	d003      	beq.n	8007626 <TIM_OC3_SetConfig+0x92>
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	4a15      	ldr	r2, [pc, #84]	@ (8007678 <TIM_OC3_SetConfig+0xe4>)
 8007622:	4293      	cmp	r3, r2
 8007624:	d113      	bne.n	800764e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800762c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800762e:	693b      	ldr	r3, [r7, #16]
 8007630:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007634:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007636:	683b      	ldr	r3, [r7, #0]
 8007638:	695b      	ldr	r3, [r3, #20]
 800763a:	011b      	lsls	r3, r3, #4
 800763c:	693a      	ldr	r2, [r7, #16]
 800763e:	4313      	orrs	r3, r2
 8007640:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	699b      	ldr	r3, [r3, #24]
 8007646:	011b      	lsls	r3, r3, #4
 8007648:	693a      	ldr	r2, [r7, #16]
 800764a:	4313      	orrs	r3, r2
 800764c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	693a      	ldr	r2, [r7, #16]
 8007652:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	68fa      	ldr	r2, [r7, #12]
 8007658:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800765a:	683b      	ldr	r3, [r7, #0]
 800765c:	685a      	ldr	r2, [r3, #4]
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	697a      	ldr	r2, [r7, #20]
 8007666:	621a      	str	r2, [r3, #32]
}
 8007668:	bf00      	nop
 800766a:	371c      	adds	r7, #28
 800766c:	46bd      	mov	sp, r7
 800766e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007672:	4770      	bx	lr
 8007674:	40010000 	.word	0x40010000
 8007678:	40010400 	.word	0x40010400

0800767c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800767c:	b480      	push	{r7}
 800767e:	b087      	sub	sp, #28
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6a1b      	ldr	r3, [r3, #32]
 800768a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6a1b      	ldr	r3, [r3, #32]
 8007690:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	685b      	ldr	r3, [r3, #4]
 800769c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	69db      	ldr	r3, [r3, #28]
 80076a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80076aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80076b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	021b      	lsls	r3, r3, #8
 80076ba:	68fa      	ldr	r2, [r7, #12]
 80076bc:	4313      	orrs	r3, r2
 80076be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80076c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	689b      	ldr	r3, [r3, #8]
 80076cc:	031b      	lsls	r3, r3, #12
 80076ce:	693a      	ldr	r2, [r7, #16]
 80076d0:	4313      	orrs	r3, r2
 80076d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	4a12      	ldr	r2, [pc, #72]	@ (8007720 <TIM_OC4_SetConfig+0xa4>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d003      	beq.n	80076e4 <TIM_OC4_SetConfig+0x68>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	4a11      	ldr	r2, [pc, #68]	@ (8007724 <TIM_OC4_SetConfig+0xa8>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d109      	bne.n	80076f8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80076e4:	697b      	ldr	r3, [r7, #20]
 80076e6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80076ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	695b      	ldr	r3, [r3, #20]
 80076f0:	019b      	lsls	r3, r3, #6
 80076f2:	697a      	ldr	r2, [r7, #20]
 80076f4:	4313      	orrs	r3, r2
 80076f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	697a      	ldr	r2, [r7, #20]
 80076fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	68fa      	ldr	r2, [r7, #12]
 8007702:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007704:	683b      	ldr	r3, [r7, #0]
 8007706:	685a      	ldr	r2, [r3, #4]
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	693a      	ldr	r2, [r7, #16]
 8007710:	621a      	str	r2, [r3, #32]
}
 8007712:	bf00      	nop
 8007714:	371c      	adds	r7, #28
 8007716:	46bd      	mov	sp, r7
 8007718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800771c:	4770      	bx	lr
 800771e:	bf00      	nop
 8007720:	40010000 	.word	0x40010000
 8007724:	40010400 	.word	0x40010400

08007728 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007728:	b480      	push	{r7}
 800772a:	b087      	sub	sp, #28
 800772c:	af00      	add	r7, sp, #0
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	6a1b      	ldr	r3, [r3, #32]
 8007738:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	6a1b      	ldr	r3, [r3, #32]
 800773e:	f023 0201 	bic.w	r2, r3, #1
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	699b      	ldr	r3, [r3, #24]
 800774a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007752:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	011b      	lsls	r3, r3, #4
 8007758:	693a      	ldr	r2, [r7, #16]
 800775a:	4313      	orrs	r3, r2
 800775c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	f023 030a 	bic.w	r3, r3, #10
 8007764:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007766:	697a      	ldr	r2, [r7, #20]
 8007768:	68bb      	ldr	r3, [r7, #8]
 800776a:	4313      	orrs	r3, r2
 800776c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	693a      	ldr	r2, [r7, #16]
 8007772:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	697a      	ldr	r2, [r7, #20]
 8007778:	621a      	str	r2, [r3, #32]
}
 800777a:	bf00      	nop
 800777c:	371c      	adds	r7, #28
 800777e:	46bd      	mov	sp, r7
 8007780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007784:	4770      	bx	lr

08007786 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007786:	b480      	push	{r7}
 8007788:	b087      	sub	sp, #28
 800778a:	af00      	add	r7, sp, #0
 800778c:	60f8      	str	r0, [r7, #12]
 800778e:	60b9      	str	r1, [r7, #8]
 8007790:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	6a1b      	ldr	r3, [r3, #32]
 8007796:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	6a1b      	ldr	r3, [r3, #32]
 800779c:	f023 0210 	bic.w	r2, r3, #16
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	699b      	ldr	r3, [r3, #24]
 80077a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80077b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	031b      	lsls	r3, r3, #12
 80077b6:	693a      	ldr	r2, [r7, #16]
 80077b8:	4313      	orrs	r3, r2
 80077ba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80077c2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	011b      	lsls	r3, r3, #4
 80077c8:	697a      	ldr	r2, [r7, #20]
 80077ca:	4313      	orrs	r3, r2
 80077cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	693a      	ldr	r2, [r7, #16]
 80077d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	697a      	ldr	r2, [r7, #20]
 80077d8:	621a      	str	r2, [r3, #32]
}
 80077da:	bf00      	nop
 80077dc:	371c      	adds	r7, #28
 80077de:	46bd      	mov	sp, r7
 80077e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e4:	4770      	bx	lr

080077e6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80077e6:	b480      	push	{r7}
 80077e8:	b085      	sub	sp, #20
 80077ea:	af00      	add	r7, sp, #0
 80077ec:	6078      	str	r0, [r7, #4]
 80077ee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	689b      	ldr	r3, [r3, #8]
 80077f4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80077fc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80077fe:	683a      	ldr	r2, [r7, #0]
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	4313      	orrs	r3, r2
 8007804:	f043 0307 	orr.w	r3, r3, #7
 8007808:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	68fa      	ldr	r2, [r7, #12]
 800780e:	609a      	str	r2, [r3, #8]
}
 8007810:	bf00      	nop
 8007812:	3714      	adds	r7, #20
 8007814:	46bd      	mov	sp, r7
 8007816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781a:	4770      	bx	lr

0800781c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800781c:	b480      	push	{r7}
 800781e:	b087      	sub	sp, #28
 8007820:	af00      	add	r7, sp, #0
 8007822:	60f8      	str	r0, [r7, #12]
 8007824:	60b9      	str	r1, [r7, #8]
 8007826:	607a      	str	r2, [r7, #4]
 8007828:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	689b      	ldr	r3, [r3, #8]
 800782e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007830:	697b      	ldr	r3, [r7, #20]
 8007832:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007836:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007838:	683b      	ldr	r3, [r7, #0]
 800783a:	021a      	lsls	r2, r3, #8
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	431a      	orrs	r2, r3
 8007840:	68bb      	ldr	r3, [r7, #8]
 8007842:	4313      	orrs	r3, r2
 8007844:	697a      	ldr	r2, [r7, #20]
 8007846:	4313      	orrs	r3, r2
 8007848:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	697a      	ldr	r2, [r7, #20]
 800784e:	609a      	str	r2, [r3, #8]
}
 8007850:	bf00      	nop
 8007852:	371c      	adds	r7, #28
 8007854:	46bd      	mov	sp, r7
 8007856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800785a:	4770      	bx	lr

0800785c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800785c:	b480      	push	{r7}
 800785e:	b087      	sub	sp, #28
 8007860:	af00      	add	r7, sp, #0
 8007862:	60f8      	str	r0, [r7, #12]
 8007864:	60b9      	str	r1, [r7, #8]
 8007866:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007868:	68bb      	ldr	r3, [r7, #8]
 800786a:	f003 031f 	and.w	r3, r3, #31
 800786e:	2201      	movs	r2, #1
 8007870:	fa02 f303 	lsl.w	r3, r2, r3
 8007874:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	6a1a      	ldr	r2, [r3, #32]
 800787a:	697b      	ldr	r3, [r7, #20]
 800787c:	43db      	mvns	r3, r3
 800787e:	401a      	ands	r2, r3
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007884:	68fb      	ldr	r3, [r7, #12]
 8007886:	6a1a      	ldr	r2, [r3, #32]
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	f003 031f 	and.w	r3, r3, #31
 800788e:	6879      	ldr	r1, [r7, #4]
 8007890:	fa01 f303 	lsl.w	r3, r1, r3
 8007894:	431a      	orrs	r2, r3
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	621a      	str	r2, [r3, #32]
}
 800789a:	bf00      	nop
 800789c:	371c      	adds	r7, #28
 800789e:	46bd      	mov	sp, r7
 80078a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a4:	4770      	bx	lr
	...

080078a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80078a8:	b480      	push	{r7}
 80078aa:	b085      	sub	sp, #20
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
 80078b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80078b8:	2b01      	cmp	r3, #1
 80078ba:	d101      	bne.n	80078c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80078bc:	2302      	movs	r3, #2
 80078be:	e05a      	b.n	8007976 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	2201      	movs	r2, #1
 80078c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2202      	movs	r2, #2
 80078cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	689b      	ldr	r3, [r3, #8]
 80078de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80078e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80078e8:	683b      	ldr	r3, [r7, #0]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	68fa      	ldr	r2, [r7, #12]
 80078ee:	4313      	orrs	r3, r2
 80078f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	68fa      	ldr	r2, [r7, #12]
 80078f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4a21      	ldr	r2, [pc, #132]	@ (8007984 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d022      	beq.n	800794a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800790c:	d01d      	beq.n	800794a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4a1d      	ldr	r2, [pc, #116]	@ (8007988 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007914:	4293      	cmp	r3, r2
 8007916:	d018      	beq.n	800794a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4a1b      	ldr	r2, [pc, #108]	@ (800798c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800791e:	4293      	cmp	r3, r2
 8007920:	d013      	beq.n	800794a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4a1a      	ldr	r2, [pc, #104]	@ (8007990 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d00e      	beq.n	800794a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	4a18      	ldr	r2, [pc, #96]	@ (8007994 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007932:	4293      	cmp	r3, r2
 8007934:	d009      	beq.n	800794a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	4a17      	ldr	r2, [pc, #92]	@ (8007998 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800793c:	4293      	cmp	r3, r2
 800793e:	d004      	beq.n	800794a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	4a15      	ldr	r2, [pc, #84]	@ (800799c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007946:	4293      	cmp	r3, r2
 8007948:	d10c      	bne.n	8007964 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800794a:	68bb      	ldr	r3, [r7, #8]
 800794c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007950:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007952:	683b      	ldr	r3, [r7, #0]
 8007954:	685b      	ldr	r3, [r3, #4]
 8007956:	68ba      	ldr	r2, [r7, #8]
 8007958:	4313      	orrs	r3, r2
 800795a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68ba      	ldr	r2, [r7, #8]
 8007962:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2201      	movs	r2, #1
 8007968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2200      	movs	r2, #0
 8007970:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007974:	2300      	movs	r3, #0
}
 8007976:	4618      	mov	r0, r3
 8007978:	3714      	adds	r7, #20
 800797a:	46bd      	mov	sp, r7
 800797c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007980:	4770      	bx	lr
 8007982:	bf00      	nop
 8007984:	40010000 	.word	0x40010000
 8007988:	40000400 	.word	0x40000400
 800798c:	40000800 	.word	0x40000800
 8007990:	40000c00 	.word	0x40000c00
 8007994:	40010400 	.word	0x40010400
 8007998:	40014000 	.word	0x40014000
 800799c:	40001800 	.word	0x40001800

080079a0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80079a0:	b480      	push	{r7}
 80079a2:	b085      	sub	sp, #20
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
 80079a8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80079aa:	2300      	movs	r3, #0
 80079ac:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80079b4:	2b01      	cmp	r3, #1
 80079b6:	d101      	bne.n	80079bc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80079b8:	2302      	movs	r3, #2
 80079ba:	e03d      	b.n	8007a38 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2201      	movs	r2, #1
 80079c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	68db      	ldr	r3, [r3, #12]
 80079ce:	4313      	orrs	r3, r2
 80079d0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	689b      	ldr	r3, [r3, #8]
 80079dc:	4313      	orrs	r3, r2
 80079de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	4313      	orrs	r3, r2
 80079ec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	4313      	orrs	r3, r2
 80079fa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	691b      	ldr	r3, [r3, #16]
 8007a06:	4313      	orrs	r3, r2
 8007a08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	695b      	ldr	r3, [r3, #20]
 8007a14:	4313      	orrs	r3, r2
 8007a16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	69db      	ldr	r3, [r3, #28]
 8007a22:	4313      	orrs	r3, r2
 8007a24:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	68fa      	ldr	r2, [r7, #12]
 8007a2c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2200      	movs	r2, #0
 8007a32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007a36:	2300      	movs	r3, #0
}
 8007a38:	4618      	mov	r0, r3
 8007a3a:	3714      	adds	r7, #20
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr

08007a44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b083      	sub	sp, #12
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a4c:	bf00      	nop
 8007a4e:	370c      	adds	r7, #12
 8007a50:	46bd      	mov	sp, r7
 8007a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a56:	4770      	bx	lr

08007a58 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a58:	b480      	push	{r7}
 8007a5a:	b083      	sub	sp, #12
 8007a5c:	af00      	add	r7, sp, #0
 8007a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a60:	bf00      	nop
 8007a62:	370c      	adds	r7, #12
 8007a64:	46bd      	mov	sp, r7
 8007a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a6a:	4770      	bx	lr

08007a6c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b082      	sub	sp, #8
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	2b00      	cmp	r3, #0
 8007a78:	d101      	bne.n	8007a7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	e042      	b.n	8007b04 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007a84:	b2db      	uxtb	r3, r3
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d106      	bne.n	8007a98 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f7fb f946 	bl	8002d24 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2224      	movs	r2, #36	@ 0x24
 8007a9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	681b      	ldr	r3, [r3, #0]
 8007aa4:	68da      	ldr	r2, [r3, #12]
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	681b      	ldr	r3, [r3, #0]
 8007aaa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007aae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ab0:	6878      	ldr	r0, [r7, #4]
 8007ab2:	f000 fc8f 	bl	80083d4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	691a      	ldr	r2, [r3, #16]
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007ac4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	695a      	ldr	r2, [r3, #20]
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007ad4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	68da      	ldr	r2, [r3, #12]
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007ae4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2220      	movs	r2, #32
 8007af0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2220      	movs	r2, #32
 8007af8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007b02:	2300      	movs	r3, #0
}
 8007b04:	4618      	mov	r0, r3
 8007b06:	3708      	adds	r7, #8
 8007b08:	46bd      	mov	sp, r7
 8007b0a:	bd80      	pop	{r7, pc}

08007b0c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b08a      	sub	sp, #40	@ 0x28
 8007b10:	af02      	add	r7, sp, #8
 8007b12:	60f8      	str	r0, [r7, #12]
 8007b14:	60b9      	str	r1, [r7, #8]
 8007b16:	603b      	str	r3, [r7, #0]
 8007b18:	4613      	mov	r3, r2
 8007b1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007b26:	b2db      	uxtb	r3, r3
 8007b28:	2b20      	cmp	r3, #32
 8007b2a:	d175      	bne.n	8007c18 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b2c:	68bb      	ldr	r3, [r7, #8]
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	d002      	beq.n	8007b38 <HAL_UART_Transmit+0x2c>
 8007b32:	88fb      	ldrh	r3, [r7, #6]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d101      	bne.n	8007b3c <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007b38:	2301      	movs	r3, #1
 8007b3a:	e06e      	b.n	8007c1a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2221      	movs	r2, #33	@ 0x21
 8007b46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007b4a:	f7fb fb05 	bl	8003158 <HAL_GetTick>
 8007b4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	88fa      	ldrh	r2, [r7, #6]
 8007b54:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	88fa      	ldrh	r2, [r7, #6]
 8007b5a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	689b      	ldr	r3, [r3, #8]
 8007b60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007b64:	d108      	bne.n	8007b78 <HAL_UART_Transmit+0x6c>
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	691b      	ldr	r3, [r3, #16]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d104      	bne.n	8007b78 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007b72:	68bb      	ldr	r3, [r7, #8]
 8007b74:	61bb      	str	r3, [r7, #24]
 8007b76:	e003      	b.n	8007b80 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007b7c:	2300      	movs	r3, #0
 8007b7e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007b80:	e02e      	b.n	8007be0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	9300      	str	r3, [sp, #0]
 8007b86:	697b      	ldr	r3, [r7, #20]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	2180      	movs	r1, #128	@ 0x80
 8007b8c:	68f8      	ldr	r0, [r7, #12]
 8007b8e:	f000 faa1 	bl	80080d4 <UART_WaitOnFlagUntilTimeout>
 8007b92:	4603      	mov	r3, r0
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d005      	beq.n	8007ba4 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	2220      	movs	r2, #32
 8007b9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007ba0:	2303      	movs	r3, #3
 8007ba2:	e03a      	b.n	8007c1a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007ba4:	69fb      	ldr	r3, [r7, #28]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d10b      	bne.n	8007bc2 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007baa:	69bb      	ldr	r3, [r7, #24]
 8007bac:	881b      	ldrh	r3, [r3, #0]
 8007bae:	461a      	mov	r2, r3
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007bb8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007bba:	69bb      	ldr	r3, [r7, #24]
 8007bbc:	3302      	adds	r3, #2
 8007bbe:	61bb      	str	r3, [r7, #24]
 8007bc0:	e007      	b.n	8007bd2 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007bc2:	69fb      	ldr	r3, [r7, #28]
 8007bc4:	781a      	ldrb	r2, [r3, #0]
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007bcc:	69fb      	ldr	r3, [r7, #28]
 8007bce:	3301      	adds	r3, #1
 8007bd0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007bd6:	b29b      	uxth	r3, r3
 8007bd8:	3b01      	subs	r3, #1
 8007bda:	b29a      	uxth	r2, r3
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007be4:	b29b      	uxth	r3, r3
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d1cb      	bne.n	8007b82 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	9300      	str	r3, [sp, #0]
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	2140      	movs	r1, #64	@ 0x40
 8007bf4:	68f8      	ldr	r0, [r7, #12]
 8007bf6:	f000 fa6d 	bl	80080d4 <UART_WaitOnFlagUntilTimeout>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d005      	beq.n	8007c0c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	2220      	movs	r2, #32
 8007c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007c08:	2303      	movs	r3, #3
 8007c0a:	e006      	b.n	8007c1a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007c0c:	68fb      	ldr	r3, [r7, #12]
 8007c0e:	2220      	movs	r2, #32
 8007c10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007c14:	2300      	movs	r3, #0
 8007c16:	e000      	b.n	8007c1a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007c18:	2302      	movs	r3, #2
  }
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3720      	adds	r7, #32
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}

08007c22 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007c22:	b580      	push	{r7, lr}
 8007c24:	b08a      	sub	sp, #40	@ 0x28
 8007c26:	af02      	add	r7, sp, #8
 8007c28:	60f8      	str	r0, [r7, #12]
 8007c2a:	60b9      	str	r1, [r7, #8]
 8007c2c:	603b      	str	r3, [r7, #0]
 8007c2e:	4613      	mov	r3, r2
 8007c30:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007c32:	2300      	movs	r3, #0
 8007c34:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	2b20      	cmp	r3, #32
 8007c40:	f040 8081 	bne.w	8007d46 <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c44:	68bb      	ldr	r3, [r7, #8]
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d002      	beq.n	8007c50 <HAL_UART_Receive+0x2e>
 8007c4a:	88fb      	ldrh	r3, [r7, #6]
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	d101      	bne.n	8007c54 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8007c50:	2301      	movs	r3, #1
 8007c52:	e079      	b.n	8007d48 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2200      	movs	r2, #0
 8007c58:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2222      	movs	r2, #34	@ 0x22
 8007c5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c62:	68fb      	ldr	r3, [r7, #12]
 8007c64:	2200      	movs	r2, #0
 8007c66:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007c68:	f7fb fa76 	bl	8003158 <HAL_GetTick>
 8007c6c:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8007c6e:	68fb      	ldr	r3, [r7, #12]
 8007c70:	88fa      	ldrh	r2, [r7, #6]
 8007c72:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	88fa      	ldrh	r2, [r7, #6]
 8007c78:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	689b      	ldr	r3, [r3, #8]
 8007c7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007c82:	d108      	bne.n	8007c96 <HAL_UART_Receive+0x74>
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	691b      	ldr	r3, [r3, #16]
 8007c88:	2b00      	cmp	r3, #0
 8007c8a:	d104      	bne.n	8007c96 <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8007c8c:	2300      	movs	r3, #0
 8007c8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	61bb      	str	r3, [r7, #24]
 8007c94:	e003      	b.n	8007c9e <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8007c9e:	e047      	b.n	8007d30 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	9300      	str	r3, [sp, #0]
 8007ca4:	697b      	ldr	r3, [r7, #20]
 8007ca6:	2200      	movs	r2, #0
 8007ca8:	2120      	movs	r1, #32
 8007caa:	68f8      	ldr	r0, [r7, #12]
 8007cac:	f000 fa12 	bl	80080d4 <UART_WaitOnFlagUntilTimeout>
 8007cb0:	4603      	mov	r3, r0
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d005      	beq.n	8007cc2 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	2220      	movs	r2, #32
 8007cba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8007cbe:	2303      	movs	r3, #3
 8007cc0:	e042      	b.n	8007d48 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8007cc2:	69fb      	ldr	r3, [r7, #28]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d10c      	bne.n	8007ce2 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	b29b      	uxth	r3, r3
 8007cd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007cd4:	b29a      	uxth	r2, r3
 8007cd6:	69bb      	ldr	r3, [r7, #24]
 8007cd8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8007cda:	69bb      	ldr	r3, [r7, #24]
 8007cdc:	3302      	adds	r3, #2
 8007cde:	61bb      	str	r3, [r7, #24]
 8007ce0:	e01f      	b.n	8007d22 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	689b      	ldr	r3, [r3, #8]
 8007ce6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007cea:	d007      	beq.n	8007cfc <HAL_UART_Receive+0xda>
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d10a      	bne.n	8007d0a <HAL_UART_Receive+0xe8>
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	691b      	ldr	r3, [r3, #16]
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	d106      	bne.n	8007d0a <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	685b      	ldr	r3, [r3, #4]
 8007d02:	b2da      	uxtb	r2, r3
 8007d04:	69fb      	ldr	r3, [r7, #28]
 8007d06:	701a      	strb	r2, [r3, #0]
 8007d08:	e008      	b.n	8007d1c <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	b2db      	uxtb	r3, r3
 8007d12:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007d16:	b2da      	uxtb	r2, r3
 8007d18:	69fb      	ldr	r3, [r7, #28]
 8007d1a:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8007d1c:	69fb      	ldr	r3, [r7, #28]
 8007d1e:	3301      	adds	r3, #1
 8007d20:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007d26:	b29b      	uxth	r3, r3
 8007d28:	3b01      	subs	r3, #1
 8007d2a:	b29a      	uxth	r2, r3
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007d34:	b29b      	uxth	r3, r3
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d1b2      	bne.n	8007ca0 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2220      	movs	r2, #32
 8007d3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8007d42:	2300      	movs	r3, #0
 8007d44:	e000      	b.n	8007d48 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 8007d46:	2302      	movs	r3, #2
  }
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3720      	adds	r7, #32
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	bd80      	pop	{r7, pc}

08007d50 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d50:	b580      	push	{r7, lr}
 8007d52:	b084      	sub	sp, #16
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	60f8      	str	r0, [r7, #12]
 8007d58:	60b9      	str	r1, [r7, #8]
 8007d5a:	4613      	mov	r3, r2
 8007d5c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	2b20      	cmp	r3, #32
 8007d68:	d112      	bne.n	8007d90 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d002      	beq.n	8007d76 <HAL_UART_Receive_DMA+0x26>
 8007d70:	88fb      	ldrh	r3, [r7, #6]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d101      	bne.n	8007d7a <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	e00b      	b.n	8007d92 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007d80:	88fb      	ldrh	r3, [r7, #6]
 8007d82:	461a      	mov	r2, r3
 8007d84:	68b9      	ldr	r1, [r7, #8]
 8007d86:	68f8      	ldr	r0, [r7, #12]
 8007d88:	f000 f9fe 	bl	8008188 <UART_Start_Receive_DMA>
 8007d8c:	4603      	mov	r3, r0
 8007d8e:	e000      	b.n	8007d92 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007d90:	2302      	movs	r3, #2
  }
}
 8007d92:	4618      	mov	r0, r3
 8007d94:	3710      	adds	r7, #16
 8007d96:	46bd      	mov	sp, r7
 8007d98:	bd80      	pop	{r7, pc}

08007d9a <HAL_UART_DMAStop>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8007d9a:	b580      	push	{r7, lr}
 8007d9c:	b090      	sub	sp, #64	@ 0x40
 8007d9e:	af00      	add	r7, sp, #0
 8007da0:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007da2:	2300      	movs	r3, #0
 8007da4:	63fb      	str	r3, [r7, #60]	@ 0x3c
     when calling HAL_DMA_Abort() API the DMA TX/RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_UART_TxCpltCallback() / HAL_UART_RxCpltCallback()
     */

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	695b      	ldr	r3, [r3, #20]
 8007dac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007db0:	2b80      	cmp	r3, #128	@ 0x80
 8007db2:	bf0c      	ite	eq
 8007db4:	2301      	moveq	r3, #1
 8007db6:	2300      	movne	r3, #0
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007dc2:	b2db      	uxtb	r3, r3
 8007dc4:	2b21      	cmp	r3, #33	@ 0x21
 8007dc6:	d128      	bne.n	8007e1a <HAL_UART_DMAStop+0x80>
 8007dc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007dca:	2b00      	cmp	r3, #0
 8007dcc:	d025      	beq.n	8007e1a <HAL_UART_DMAStop+0x80>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	3314      	adds	r3, #20
 8007dd4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd8:	e853 3f00 	ldrex	r3, [r3]
 8007ddc:	623b      	str	r3, [r7, #32]
   return(result);
 8007dde:	6a3b      	ldr	r3, [r7, #32]
 8007de0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007de4:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	3314      	adds	r3, #20
 8007dec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007dee:	633a      	str	r2, [r7, #48]	@ 0x30
 8007df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007df2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007df4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007df6:	e841 2300 	strex	r3, r2, [r1]
 8007dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007dfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d1e5      	bne.n	8007dce <HAL_UART_DMAStop+0x34>

    /* Abort the UART DMA Tx stream */
    if (huart->hdmatx != NULL)
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d004      	beq.n	8007e14 <HAL_UART_DMAStop+0x7a>
    {
      HAL_DMA_Abort(huart->hdmatx);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e0e:	4618      	mov	r0, r3
 8007e10:	f7fb fc48 	bl	80036a4 <HAL_DMA_Abort>
    }
    UART_EndTxTransfer(huart);
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	f000 fa51 	bl	80082bc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	695b      	ldr	r3, [r3, #20]
 8007e20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e24:	2b40      	cmp	r3, #64	@ 0x40
 8007e26:	bf0c      	ite	eq
 8007e28:	2301      	moveq	r3, #1
 8007e2a:	2300      	movne	r3, #0
 8007e2c:	b2db      	uxtb	r3, r3
 8007e2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007e36:	b2db      	uxtb	r3, r3
 8007e38:	2b22      	cmp	r3, #34	@ 0x22
 8007e3a:	d128      	bne.n	8007e8e <HAL_UART_DMAStop+0xf4>
 8007e3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d025      	beq.n	8007e8e <HAL_UART_DMAStop+0xf4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	3314      	adds	r3, #20
 8007e48:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e4a:	693b      	ldr	r3, [r7, #16]
 8007e4c:	e853 3f00 	ldrex	r3, [r3]
 8007e50:	60fb      	str	r3, [r7, #12]
   return(result);
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007e58:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	3314      	adds	r3, #20
 8007e60:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007e62:	61fa      	str	r2, [r7, #28]
 8007e64:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e66:	69b9      	ldr	r1, [r7, #24]
 8007e68:	69fa      	ldr	r2, [r7, #28]
 8007e6a:	e841 2300 	strex	r3, r2, [r1]
 8007e6e:	617b      	str	r3, [r7, #20]
   return(result);
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d1e5      	bne.n	8007e42 <HAL_UART_DMAStop+0xa8>

    /* Abort the UART DMA Rx stream */
    if (huart->hdmarx != NULL)
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d004      	beq.n	8007e88 <HAL_UART_DMAStop+0xee>
    {
      HAL_DMA_Abort(huart->hdmarx);
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e82:	4618      	mov	r0, r3
 8007e84:	f7fb fc0e 	bl	80036a4 <HAL_DMA_Abort>
    }
    UART_EndRxTransfer(huart);
 8007e88:	6878      	ldr	r0, [r7, #4]
 8007e8a:	f000 fa3f 	bl	800830c <UART_EndRxTransfer>
  }

  return HAL_OK;
 8007e8e:	2300      	movs	r3, #0
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3740      	adds	r7, #64	@ 0x40
 8007e94:	46bd      	mov	sp, r7
 8007e96:	bd80      	pop	{r7, pc}

08007e98 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007e98:	b480      	push	{r7}
 8007e9a:	b083      	sub	sp, #12
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8007ea0:	bf00      	nop
 8007ea2:	370c      	adds	r7, #12
 8007ea4:	46bd      	mov	sp, r7
 8007ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eaa:	4770      	bx	lr

08007eac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007eac:	b480      	push	{r7}
 8007eae:	b083      	sub	sp, #12
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007eb4:	bf00      	nop
 8007eb6:	370c      	adds	r7, #12
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ebe:	4770      	bx	lr

08007ec0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	b083      	sub	sp, #12
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
 8007ec8:	460b      	mov	r3, r1
 8007eca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007ecc:	bf00      	nop
 8007ece:	370c      	adds	r7, #12
 8007ed0:	46bd      	mov	sp, r7
 8007ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed6:	4770      	bx	lr

08007ed8 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b09c      	sub	sp, #112	@ 0x70
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ee4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d172      	bne.n	8007fda <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007ef4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007efa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	330c      	adds	r3, #12
 8007f00:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f02:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007f04:	e853 3f00 	ldrex	r3, [r3]
 8007f08:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007f0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007f0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007f10:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007f12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	330c      	adds	r3, #12
 8007f18:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007f1a:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007f1c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f1e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007f20:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007f22:	e841 2300 	strex	r3, r2, [r1]
 8007f26:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007f28:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	d1e5      	bne.n	8007efa <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007f2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	3314      	adds	r3, #20
 8007f34:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f38:	e853 3f00 	ldrex	r3, [r3]
 8007f3c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007f3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f40:	f023 0301 	bic.w	r3, r3, #1
 8007f44:	667b      	str	r3, [r7, #100]	@ 0x64
 8007f46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	3314      	adds	r3, #20
 8007f4c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007f4e:	647a      	str	r2, [r7, #68]	@ 0x44
 8007f50:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f52:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f54:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f56:	e841 2300 	strex	r3, r2, [r1]
 8007f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d1e5      	bne.n	8007f2e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	3314      	adds	r3, #20
 8007f68:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f6c:	e853 3f00 	ldrex	r3, [r3]
 8007f70:	623b      	str	r3, [r7, #32]
   return(result);
 8007f72:	6a3b      	ldr	r3, [r7, #32]
 8007f74:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007f78:	663b      	str	r3, [r7, #96]	@ 0x60
 8007f7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	3314      	adds	r3, #20
 8007f80:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007f82:	633a      	str	r2, [r7, #48]	@ 0x30
 8007f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f8a:	e841 2300 	strex	r3, r2, [r1]
 8007f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d1e5      	bne.n	8007f62 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007f96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007f98:	2220      	movs	r2, #32
 8007f9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007f9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fa0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fa2:	2b01      	cmp	r3, #1
 8007fa4:	d119      	bne.n	8007fda <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fa6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	330c      	adds	r3, #12
 8007fac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	e853 3f00 	ldrex	r3, [r3]
 8007fb4:	60fb      	str	r3, [r7, #12]
   return(result);
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	f023 0310 	bic.w	r3, r3, #16
 8007fbc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007fbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	330c      	adds	r3, #12
 8007fc4:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007fc6:	61fa      	str	r2, [r7, #28]
 8007fc8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fca:	69b9      	ldr	r1, [r7, #24]
 8007fcc:	69fa      	ldr	r2, [r7, #28]
 8007fce:	e841 2300 	strex	r3, r2, [r1]
 8007fd2:	617b      	str	r3, [r7, #20]
   return(result);
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d1e5      	bne.n	8007fa6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007fda:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fdc:	2200      	movs	r2, #0
 8007fde:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fe0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	d106      	bne.n	8007ff6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007fe8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007fea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007fec:	4619      	mov	r1, r3
 8007fee:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007ff0:	f7ff ff66 	bl	8007ec0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007ff4:	e002      	b.n	8007ffc <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007ff6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007ff8:	f7fa fa28 	bl	800244c <HAL_UART_RxCpltCallback>
}
 8007ffc:	bf00      	nop
 8007ffe:	3770      	adds	r7, #112	@ 0x70
 8008000:	46bd      	mov	sp, r7
 8008002:	bd80      	pop	{r7, pc}

08008004 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b084      	sub	sp, #16
 8008008:	af00      	add	r7, sp, #0
 800800a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008010:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	2201      	movs	r2, #1
 8008016:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800801c:	2b01      	cmp	r3, #1
 800801e:	d108      	bne.n	8008032 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008024:	085b      	lsrs	r3, r3, #1
 8008026:	b29b      	uxth	r3, r3
 8008028:	4619      	mov	r1, r3
 800802a:	68f8      	ldr	r0, [r7, #12]
 800802c:	f7ff ff48 	bl	8007ec0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008030:	e002      	b.n	8008038 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8008032:	68f8      	ldr	r0, [r7, #12]
 8008034:	f7ff ff30 	bl	8007e98 <HAL_UART_RxHalfCpltCallback>
}
 8008038:	bf00      	nop
 800803a:	3710      	adds	r7, #16
 800803c:	46bd      	mov	sp, r7
 800803e:	bd80      	pop	{r7, pc}

08008040 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b084      	sub	sp, #16
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008048:	2300      	movs	r3, #0
 800804a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008050:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8008052:	68bb      	ldr	r3, [r7, #8]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	695b      	ldr	r3, [r3, #20]
 8008058:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800805c:	2b80      	cmp	r3, #128	@ 0x80
 800805e:	bf0c      	ite	eq
 8008060:	2301      	moveq	r3, #1
 8008062:	2300      	movne	r3, #0
 8008064:	b2db      	uxtb	r3, r3
 8008066:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800806e:	b2db      	uxtb	r3, r3
 8008070:	2b21      	cmp	r3, #33	@ 0x21
 8008072:	d108      	bne.n	8008086 <UART_DMAError+0x46>
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d005      	beq.n	8008086 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	2200      	movs	r2, #0
 800807e:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008080:	68b8      	ldr	r0, [r7, #8]
 8008082:	f000 f91b 	bl	80082bc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008086:	68bb      	ldr	r3, [r7, #8]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	695b      	ldr	r3, [r3, #20]
 800808c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008090:	2b40      	cmp	r3, #64	@ 0x40
 8008092:	bf0c      	ite	eq
 8008094:	2301      	moveq	r3, #1
 8008096:	2300      	movne	r3, #0
 8008098:	b2db      	uxtb	r3, r3
 800809a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80080a2:	b2db      	uxtb	r3, r3
 80080a4:	2b22      	cmp	r3, #34	@ 0x22
 80080a6:	d108      	bne.n	80080ba <UART_DMAError+0x7a>
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d005      	beq.n	80080ba <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	2200      	movs	r2, #0
 80080b2:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80080b4:	68b8      	ldr	r0, [r7, #8]
 80080b6:	f000 f929 	bl	800830c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080be:	f043 0210 	orr.w	r2, r3, #16
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80080c6:	68b8      	ldr	r0, [r7, #8]
 80080c8:	f7ff fef0 	bl	8007eac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80080cc:	bf00      	nop
 80080ce:	3710      	adds	r7, #16
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bd80      	pop	{r7, pc}

080080d4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b086      	sub	sp, #24
 80080d8:	af00      	add	r7, sp, #0
 80080da:	60f8      	str	r0, [r7, #12]
 80080dc:	60b9      	str	r1, [r7, #8]
 80080de:	603b      	str	r3, [r7, #0]
 80080e0:	4613      	mov	r3, r2
 80080e2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080e4:	e03b      	b.n	800815e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080e6:	6a3b      	ldr	r3, [r7, #32]
 80080e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080ec:	d037      	beq.n	800815e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80080ee:	f7fb f833 	bl	8003158 <HAL_GetTick>
 80080f2:	4602      	mov	r2, r0
 80080f4:	683b      	ldr	r3, [r7, #0]
 80080f6:	1ad3      	subs	r3, r2, r3
 80080f8:	6a3a      	ldr	r2, [r7, #32]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d302      	bcc.n	8008104 <UART_WaitOnFlagUntilTimeout+0x30>
 80080fe:	6a3b      	ldr	r3, [r7, #32]
 8008100:	2b00      	cmp	r3, #0
 8008102:	d101      	bne.n	8008108 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008104:	2303      	movs	r3, #3
 8008106:	e03a      	b.n	800817e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	68db      	ldr	r3, [r3, #12]
 800810e:	f003 0304 	and.w	r3, r3, #4
 8008112:	2b00      	cmp	r3, #0
 8008114:	d023      	beq.n	800815e <UART_WaitOnFlagUntilTimeout+0x8a>
 8008116:	68bb      	ldr	r3, [r7, #8]
 8008118:	2b80      	cmp	r3, #128	@ 0x80
 800811a:	d020      	beq.n	800815e <UART_WaitOnFlagUntilTimeout+0x8a>
 800811c:	68bb      	ldr	r3, [r7, #8]
 800811e:	2b40      	cmp	r3, #64	@ 0x40
 8008120:	d01d      	beq.n	800815e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f003 0308 	and.w	r3, r3, #8
 800812c:	2b08      	cmp	r3, #8
 800812e:	d116      	bne.n	800815e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008130:	2300      	movs	r3, #0
 8008132:	617b      	str	r3, [r7, #20]
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	617b      	str	r3, [r7, #20]
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	617b      	str	r3, [r7, #20]
 8008144:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008146:	68f8      	ldr	r0, [r7, #12]
 8008148:	f000 f8e0 	bl	800830c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	2208      	movs	r2, #8
 8008150:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008152:	68fb      	ldr	r3, [r7, #12]
 8008154:	2200      	movs	r2, #0
 8008156:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800815a:	2301      	movs	r3, #1
 800815c:	e00f      	b.n	800817e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	681a      	ldr	r2, [r3, #0]
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	4013      	ands	r3, r2
 8008168:	68ba      	ldr	r2, [r7, #8]
 800816a:	429a      	cmp	r2, r3
 800816c:	bf0c      	ite	eq
 800816e:	2301      	moveq	r3, #1
 8008170:	2300      	movne	r3, #0
 8008172:	b2db      	uxtb	r3, r3
 8008174:	461a      	mov	r2, r3
 8008176:	79fb      	ldrb	r3, [r7, #7]
 8008178:	429a      	cmp	r2, r3
 800817a:	d0b4      	beq.n	80080e6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800817c:	2300      	movs	r3, #0
}
 800817e:	4618      	mov	r0, r3
 8008180:	3718      	adds	r7, #24
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
	...

08008188 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008188:	b580      	push	{r7, lr}
 800818a:	b098      	sub	sp, #96	@ 0x60
 800818c:	af00      	add	r7, sp, #0
 800818e:	60f8      	str	r0, [r7, #12]
 8008190:	60b9      	str	r1, [r7, #8]
 8008192:	4613      	mov	r3, r2
 8008194:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008196:	68ba      	ldr	r2, [r7, #8]
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	88fa      	ldrh	r2, [r7, #6]
 80081a0:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081a2:	68fb      	ldr	r3, [r7, #12]
 80081a4:	2200      	movs	r2, #0
 80081a6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80081a8:	68fb      	ldr	r3, [r7, #12]
 80081aa:	2222      	movs	r2, #34	@ 0x22
 80081ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081b4:	4a3e      	ldr	r2, [pc, #248]	@ (80082b0 <UART_Start_Receive_DMA+0x128>)
 80081b6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081bc:	4a3d      	ldr	r2, [pc, #244]	@ (80082b4 <UART_Start_Receive_DMA+0x12c>)
 80081be:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081c4:	4a3c      	ldr	r2, [pc, #240]	@ (80082b8 <UART_Start_Receive_DMA+0x130>)
 80081c6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081cc:	2200      	movs	r2, #0
 80081ce:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80081d0:	f107 0308 	add.w	r3, r7, #8
 80081d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	3304      	adds	r3, #4
 80081e0:	4619      	mov	r1, r3
 80081e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80081e4:	681a      	ldr	r2, [r3, #0]
 80081e6:	88fb      	ldrh	r3, [r7, #6]
 80081e8:	f7fb fa04 	bl	80035f4 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80081ec:	2300      	movs	r3, #0
 80081ee:	613b      	str	r3, [r7, #16]
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	613b      	str	r3, [r7, #16]
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	685b      	ldr	r3, [r3, #4]
 80081fe:	613b      	str	r3, [r7, #16]
 8008200:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	691b      	ldr	r3, [r3, #16]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d019      	beq.n	800823e <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	330c      	adds	r3, #12
 8008210:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008212:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008214:	e853 3f00 	ldrex	r3, [r3]
 8008218:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800821a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800821c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008220:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	330c      	adds	r3, #12
 8008228:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800822a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800822c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800822e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008230:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008232:	e841 2300 	strex	r3, r2, [r1]
 8008236:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008238:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800823a:	2b00      	cmp	r3, #0
 800823c:	d1e5      	bne.n	800820a <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	3314      	adds	r3, #20
 8008244:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008248:	e853 3f00 	ldrex	r3, [r3]
 800824c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800824e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008250:	f043 0301 	orr.w	r3, r3, #1
 8008254:	657b      	str	r3, [r7, #84]	@ 0x54
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	3314      	adds	r3, #20
 800825c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800825e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008260:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008262:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008264:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008266:	e841 2300 	strex	r3, r2, [r1]
 800826a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800826c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800826e:	2b00      	cmp	r3, #0
 8008270:	d1e5      	bne.n	800823e <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	3314      	adds	r3, #20
 8008278:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800827a:	69bb      	ldr	r3, [r7, #24]
 800827c:	e853 3f00 	ldrex	r3, [r3]
 8008280:	617b      	str	r3, [r7, #20]
   return(result);
 8008282:	697b      	ldr	r3, [r7, #20]
 8008284:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008288:	653b      	str	r3, [r7, #80]	@ 0x50
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	3314      	adds	r3, #20
 8008290:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008292:	627a      	str	r2, [r7, #36]	@ 0x24
 8008294:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008296:	6a39      	ldr	r1, [r7, #32]
 8008298:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800829a:	e841 2300 	strex	r3, r2, [r1]
 800829e:	61fb      	str	r3, [r7, #28]
   return(result);
 80082a0:	69fb      	ldr	r3, [r7, #28]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d1e5      	bne.n	8008272 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80082a6:	2300      	movs	r3, #0
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	3760      	adds	r7, #96	@ 0x60
 80082ac:	46bd      	mov	sp, r7
 80082ae:	bd80      	pop	{r7, pc}
 80082b0:	08007ed9 	.word	0x08007ed9
 80082b4:	08008005 	.word	0x08008005
 80082b8:	08008041 	.word	0x08008041

080082bc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80082bc:	b480      	push	{r7}
 80082be:	b089      	sub	sp, #36	@ 0x24
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	330c      	adds	r3, #12
 80082ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	e853 3f00 	ldrex	r3, [r3]
 80082d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80082da:	61fb      	str	r3, [r7, #28]
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	330c      	adds	r3, #12
 80082e2:	69fa      	ldr	r2, [r7, #28]
 80082e4:	61ba      	str	r2, [r7, #24]
 80082e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082e8:	6979      	ldr	r1, [r7, #20]
 80082ea:	69ba      	ldr	r2, [r7, #24]
 80082ec:	e841 2300 	strex	r3, r2, [r1]
 80082f0:	613b      	str	r3, [r7, #16]
   return(result);
 80082f2:	693b      	ldr	r3, [r7, #16]
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d1e5      	bne.n	80082c4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	2220      	movs	r2, #32
 80082fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008300:	bf00      	nop
 8008302:	3724      	adds	r7, #36	@ 0x24
 8008304:	46bd      	mov	sp, r7
 8008306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830a:	4770      	bx	lr

0800830c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800830c:	b480      	push	{r7}
 800830e:	b095      	sub	sp, #84	@ 0x54
 8008310:	af00      	add	r7, sp, #0
 8008312:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	330c      	adds	r3, #12
 800831a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800831c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800831e:	e853 3f00 	ldrex	r3, [r3]
 8008322:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008326:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800832a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	330c      	adds	r3, #12
 8008332:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008334:	643a      	str	r2, [r7, #64]	@ 0x40
 8008336:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008338:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800833a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800833c:	e841 2300 	strex	r3, r2, [r1]
 8008340:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008344:	2b00      	cmp	r3, #0
 8008346:	d1e5      	bne.n	8008314 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	3314      	adds	r3, #20
 800834e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008350:	6a3b      	ldr	r3, [r7, #32]
 8008352:	e853 3f00 	ldrex	r3, [r3]
 8008356:	61fb      	str	r3, [r7, #28]
   return(result);
 8008358:	69fb      	ldr	r3, [r7, #28]
 800835a:	f023 0301 	bic.w	r3, r3, #1
 800835e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	3314      	adds	r3, #20
 8008366:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008368:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800836a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800836c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800836e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008370:	e841 2300 	strex	r3, r2, [r1]
 8008374:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008378:	2b00      	cmp	r3, #0
 800837a:	d1e5      	bne.n	8008348 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008380:	2b01      	cmp	r3, #1
 8008382:	d119      	bne.n	80083b8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	681b      	ldr	r3, [r3, #0]
 8008388:	330c      	adds	r3, #12
 800838a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800838c:	68fb      	ldr	r3, [r7, #12]
 800838e:	e853 3f00 	ldrex	r3, [r3]
 8008392:	60bb      	str	r3, [r7, #8]
   return(result);
 8008394:	68bb      	ldr	r3, [r7, #8]
 8008396:	f023 0310 	bic.w	r3, r3, #16
 800839a:	647b      	str	r3, [r7, #68]	@ 0x44
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	330c      	adds	r3, #12
 80083a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80083a4:	61ba      	str	r2, [r7, #24]
 80083a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083a8:	6979      	ldr	r1, [r7, #20]
 80083aa:	69ba      	ldr	r2, [r7, #24]
 80083ac:	e841 2300 	strex	r3, r2, [r1]
 80083b0:	613b      	str	r3, [r7, #16]
   return(result);
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d1e5      	bne.n	8008384 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	2220      	movs	r2, #32
 80083bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	2200      	movs	r2, #0
 80083c4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80083c6:	bf00      	nop
 80083c8:	3754      	adds	r7, #84	@ 0x54
 80083ca:	46bd      	mov	sp, r7
 80083cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083d0:	4770      	bx	lr
	...

080083d4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80083d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80083d8:	b0c0      	sub	sp, #256	@ 0x100
 80083da:	af00      	add	r7, sp, #0
 80083dc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80083e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	691b      	ldr	r3, [r3, #16]
 80083e8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80083ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083f0:	68d9      	ldr	r1, [r3, #12]
 80083f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80083f6:	681a      	ldr	r2, [r3, #0]
 80083f8:	ea40 0301 	orr.w	r3, r0, r1
 80083fc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80083fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008402:	689a      	ldr	r2, [r3, #8]
 8008404:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008408:	691b      	ldr	r3, [r3, #16]
 800840a:	431a      	orrs	r2, r3
 800840c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008410:	695b      	ldr	r3, [r3, #20]
 8008412:	431a      	orrs	r2, r3
 8008414:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008418:	69db      	ldr	r3, [r3, #28]
 800841a:	4313      	orrs	r3, r2
 800841c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	68db      	ldr	r3, [r3, #12]
 8008428:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800842c:	f021 010c 	bic.w	r1, r1, #12
 8008430:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008434:	681a      	ldr	r2, [r3, #0]
 8008436:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800843a:	430b      	orrs	r3, r1
 800843c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800843e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	695b      	ldr	r3, [r3, #20]
 8008446:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800844a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800844e:	6999      	ldr	r1, [r3, #24]
 8008450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008454:	681a      	ldr	r2, [r3, #0]
 8008456:	ea40 0301 	orr.w	r3, r0, r1
 800845a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800845c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008460:	681a      	ldr	r2, [r3, #0]
 8008462:	4b8f      	ldr	r3, [pc, #572]	@ (80086a0 <UART_SetConfig+0x2cc>)
 8008464:	429a      	cmp	r2, r3
 8008466:	d005      	beq.n	8008474 <UART_SetConfig+0xa0>
 8008468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800846c:	681a      	ldr	r2, [r3, #0]
 800846e:	4b8d      	ldr	r3, [pc, #564]	@ (80086a4 <UART_SetConfig+0x2d0>)
 8008470:	429a      	cmp	r2, r3
 8008472:	d104      	bne.n	800847e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008474:	f7fd ff9c 	bl	80063b0 <HAL_RCC_GetPCLK2Freq>
 8008478:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800847c:	e003      	b.n	8008486 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800847e:	f7fd ff83 	bl	8006388 <HAL_RCC_GetPCLK1Freq>
 8008482:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008486:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800848a:	69db      	ldr	r3, [r3, #28]
 800848c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008490:	f040 810c 	bne.w	80086ac <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008494:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008498:	2200      	movs	r2, #0
 800849a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800849e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80084a2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80084a6:	4622      	mov	r2, r4
 80084a8:	462b      	mov	r3, r5
 80084aa:	1891      	adds	r1, r2, r2
 80084ac:	65b9      	str	r1, [r7, #88]	@ 0x58
 80084ae:	415b      	adcs	r3, r3
 80084b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80084b2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80084b6:	4621      	mov	r1, r4
 80084b8:	eb12 0801 	adds.w	r8, r2, r1
 80084bc:	4629      	mov	r1, r5
 80084be:	eb43 0901 	adc.w	r9, r3, r1
 80084c2:	f04f 0200 	mov.w	r2, #0
 80084c6:	f04f 0300 	mov.w	r3, #0
 80084ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80084ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80084d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80084d6:	4690      	mov	r8, r2
 80084d8:	4699      	mov	r9, r3
 80084da:	4623      	mov	r3, r4
 80084dc:	eb18 0303 	adds.w	r3, r8, r3
 80084e0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80084e4:	462b      	mov	r3, r5
 80084e6:	eb49 0303 	adc.w	r3, r9, r3
 80084ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80084ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	2200      	movs	r2, #0
 80084f6:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80084fa:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80084fe:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008502:	460b      	mov	r3, r1
 8008504:	18db      	adds	r3, r3, r3
 8008506:	653b      	str	r3, [r7, #80]	@ 0x50
 8008508:	4613      	mov	r3, r2
 800850a:	eb42 0303 	adc.w	r3, r2, r3
 800850e:	657b      	str	r3, [r7, #84]	@ 0x54
 8008510:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008514:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008518:	f7f8 f862 	bl	80005e0 <__aeabi_uldivmod>
 800851c:	4602      	mov	r2, r0
 800851e:	460b      	mov	r3, r1
 8008520:	4b61      	ldr	r3, [pc, #388]	@ (80086a8 <UART_SetConfig+0x2d4>)
 8008522:	fba3 2302 	umull	r2, r3, r3, r2
 8008526:	095b      	lsrs	r3, r3, #5
 8008528:	011c      	lsls	r4, r3, #4
 800852a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800852e:	2200      	movs	r2, #0
 8008530:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008534:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008538:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800853c:	4642      	mov	r2, r8
 800853e:	464b      	mov	r3, r9
 8008540:	1891      	adds	r1, r2, r2
 8008542:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008544:	415b      	adcs	r3, r3
 8008546:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008548:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800854c:	4641      	mov	r1, r8
 800854e:	eb12 0a01 	adds.w	sl, r2, r1
 8008552:	4649      	mov	r1, r9
 8008554:	eb43 0b01 	adc.w	fp, r3, r1
 8008558:	f04f 0200 	mov.w	r2, #0
 800855c:	f04f 0300 	mov.w	r3, #0
 8008560:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008564:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008568:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800856c:	4692      	mov	sl, r2
 800856e:	469b      	mov	fp, r3
 8008570:	4643      	mov	r3, r8
 8008572:	eb1a 0303 	adds.w	r3, sl, r3
 8008576:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800857a:	464b      	mov	r3, r9
 800857c:	eb4b 0303 	adc.w	r3, fp, r3
 8008580:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008588:	685b      	ldr	r3, [r3, #4]
 800858a:	2200      	movs	r2, #0
 800858c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008590:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008594:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008598:	460b      	mov	r3, r1
 800859a:	18db      	adds	r3, r3, r3
 800859c:	643b      	str	r3, [r7, #64]	@ 0x40
 800859e:	4613      	mov	r3, r2
 80085a0:	eb42 0303 	adc.w	r3, r2, r3
 80085a4:	647b      	str	r3, [r7, #68]	@ 0x44
 80085a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80085aa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80085ae:	f7f8 f817 	bl	80005e0 <__aeabi_uldivmod>
 80085b2:	4602      	mov	r2, r0
 80085b4:	460b      	mov	r3, r1
 80085b6:	4611      	mov	r1, r2
 80085b8:	4b3b      	ldr	r3, [pc, #236]	@ (80086a8 <UART_SetConfig+0x2d4>)
 80085ba:	fba3 2301 	umull	r2, r3, r3, r1
 80085be:	095b      	lsrs	r3, r3, #5
 80085c0:	2264      	movs	r2, #100	@ 0x64
 80085c2:	fb02 f303 	mul.w	r3, r2, r3
 80085c6:	1acb      	subs	r3, r1, r3
 80085c8:	00db      	lsls	r3, r3, #3
 80085ca:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80085ce:	4b36      	ldr	r3, [pc, #216]	@ (80086a8 <UART_SetConfig+0x2d4>)
 80085d0:	fba3 2302 	umull	r2, r3, r3, r2
 80085d4:	095b      	lsrs	r3, r3, #5
 80085d6:	005b      	lsls	r3, r3, #1
 80085d8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80085dc:	441c      	add	r4, r3
 80085de:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80085e2:	2200      	movs	r2, #0
 80085e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80085e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80085ec:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80085f0:	4642      	mov	r2, r8
 80085f2:	464b      	mov	r3, r9
 80085f4:	1891      	adds	r1, r2, r2
 80085f6:	63b9      	str	r1, [r7, #56]	@ 0x38
 80085f8:	415b      	adcs	r3, r3
 80085fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80085fc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008600:	4641      	mov	r1, r8
 8008602:	1851      	adds	r1, r2, r1
 8008604:	6339      	str	r1, [r7, #48]	@ 0x30
 8008606:	4649      	mov	r1, r9
 8008608:	414b      	adcs	r3, r1
 800860a:	637b      	str	r3, [r7, #52]	@ 0x34
 800860c:	f04f 0200 	mov.w	r2, #0
 8008610:	f04f 0300 	mov.w	r3, #0
 8008614:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008618:	4659      	mov	r1, fp
 800861a:	00cb      	lsls	r3, r1, #3
 800861c:	4651      	mov	r1, sl
 800861e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008622:	4651      	mov	r1, sl
 8008624:	00ca      	lsls	r2, r1, #3
 8008626:	4610      	mov	r0, r2
 8008628:	4619      	mov	r1, r3
 800862a:	4603      	mov	r3, r0
 800862c:	4642      	mov	r2, r8
 800862e:	189b      	adds	r3, r3, r2
 8008630:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008634:	464b      	mov	r3, r9
 8008636:	460a      	mov	r2, r1
 8008638:	eb42 0303 	adc.w	r3, r2, r3
 800863c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008644:	685b      	ldr	r3, [r3, #4]
 8008646:	2200      	movs	r2, #0
 8008648:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800864c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008650:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008654:	460b      	mov	r3, r1
 8008656:	18db      	adds	r3, r3, r3
 8008658:	62bb      	str	r3, [r7, #40]	@ 0x28
 800865a:	4613      	mov	r3, r2
 800865c:	eb42 0303 	adc.w	r3, r2, r3
 8008660:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008662:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008666:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800866a:	f7f7 ffb9 	bl	80005e0 <__aeabi_uldivmod>
 800866e:	4602      	mov	r2, r0
 8008670:	460b      	mov	r3, r1
 8008672:	4b0d      	ldr	r3, [pc, #52]	@ (80086a8 <UART_SetConfig+0x2d4>)
 8008674:	fba3 1302 	umull	r1, r3, r3, r2
 8008678:	095b      	lsrs	r3, r3, #5
 800867a:	2164      	movs	r1, #100	@ 0x64
 800867c:	fb01 f303 	mul.w	r3, r1, r3
 8008680:	1ad3      	subs	r3, r2, r3
 8008682:	00db      	lsls	r3, r3, #3
 8008684:	3332      	adds	r3, #50	@ 0x32
 8008686:	4a08      	ldr	r2, [pc, #32]	@ (80086a8 <UART_SetConfig+0x2d4>)
 8008688:	fba2 2303 	umull	r2, r3, r2, r3
 800868c:	095b      	lsrs	r3, r3, #5
 800868e:	f003 0207 	and.w	r2, r3, #7
 8008692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	4422      	add	r2, r4
 800869a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800869c:	e106      	b.n	80088ac <UART_SetConfig+0x4d8>
 800869e:	bf00      	nop
 80086a0:	40011000 	.word	0x40011000
 80086a4:	40011400 	.word	0x40011400
 80086a8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80086ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80086b0:	2200      	movs	r2, #0
 80086b2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80086b6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80086ba:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80086be:	4642      	mov	r2, r8
 80086c0:	464b      	mov	r3, r9
 80086c2:	1891      	adds	r1, r2, r2
 80086c4:	6239      	str	r1, [r7, #32]
 80086c6:	415b      	adcs	r3, r3
 80086c8:	627b      	str	r3, [r7, #36]	@ 0x24
 80086ca:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80086ce:	4641      	mov	r1, r8
 80086d0:	1854      	adds	r4, r2, r1
 80086d2:	4649      	mov	r1, r9
 80086d4:	eb43 0501 	adc.w	r5, r3, r1
 80086d8:	f04f 0200 	mov.w	r2, #0
 80086dc:	f04f 0300 	mov.w	r3, #0
 80086e0:	00eb      	lsls	r3, r5, #3
 80086e2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80086e6:	00e2      	lsls	r2, r4, #3
 80086e8:	4614      	mov	r4, r2
 80086ea:	461d      	mov	r5, r3
 80086ec:	4643      	mov	r3, r8
 80086ee:	18e3      	adds	r3, r4, r3
 80086f0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80086f4:	464b      	mov	r3, r9
 80086f6:	eb45 0303 	adc.w	r3, r5, r3
 80086fa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80086fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008702:	685b      	ldr	r3, [r3, #4]
 8008704:	2200      	movs	r2, #0
 8008706:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800870a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800870e:	f04f 0200 	mov.w	r2, #0
 8008712:	f04f 0300 	mov.w	r3, #0
 8008716:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800871a:	4629      	mov	r1, r5
 800871c:	008b      	lsls	r3, r1, #2
 800871e:	4621      	mov	r1, r4
 8008720:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008724:	4621      	mov	r1, r4
 8008726:	008a      	lsls	r2, r1, #2
 8008728:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800872c:	f7f7 ff58 	bl	80005e0 <__aeabi_uldivmod>
 8008730:	4602      	mov	r2, r0
 8008732:	460b      	mov	r3, r1
 8008734:	4b60      	ldr	r3, [pc, #384]	@ (80088b8 <UART_SetConfig+0x4e4>)
 8008736:	fba3 2302 	umull	r2, r3, r3, r2
 800873a:	095b      	lsrs	r3, r3, #5
 800873c:	011c      	lsls	r4, r3, #4
 800873e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008742:	2200      	movs	r2, #0
 8008744:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008748:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800874c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008750:	4642      	mov	r2, r8
 8008752:	464b      	mov	r3, r9
 8008754:	1891      	adds	r1, r2, r2
 8008756:	61b9      	str	r1, [r7, #24]
 8008758:	415b      	adcs	r3, r3
 800875a:	61fb      	str	r3, [r7, #28]
 800875c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008760:	4641      	mov	r1, r8
 8008762:	1851      	adds	r1, r2, r1
 8008764:	6139      	str	r1, [r7, #16]
 8008766:	4649      	mov	r1, r9
 8008768:	414b      	adcs	r3, r1
 800876a:	617b      	str	r3, [r7, #20]
 800876c:	f04f 0200 	mov.w	r2, #0
 8008770:	f04f 0300 	mov.w	r3, #0
 8008774:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008778:	4659      	mov	r1, fp
 800877a:	00cb      	lsls	r3, r1, #3
 800877c:	4651      	mov	r1, sl
 800877e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008782:	4651      	mov	r1, sl
 8008784:	00ca      	lsls	r2, r1, #3
 8008786:	4610      	mov	r0, r2
 8008788:	4619      	mov	r1, r3
 800878a:	4603      	mov	r3, r0
 800878c:	4642      	mov	r2, r8
 800878e:	189b      	adds	r3, r3, r2
 8008790:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008794:	464b      	mov	r3, r9
 8008796:	460a      	mov	r2, r1
 8008798:	eb42 0303 	adc.w	r3, r2, r3
 800879c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80087a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	2200      	movs	r2, #0
 80087a8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80087aa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80087ac:	f04f 0200 	mov.w	r2, #0
 80087b0:	f04f 0300 	mov.w	r3, #0
 80087b4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80087b8:	4649      	mov	r1, r9
 80087ba:	008b      	lsls	r3, r1, #2
 80087bc:	4641      	mov	r1, r8
 80087be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80087c2:	4641      	mov	r1, r8
 80087c4:	008a      	lsls	r2, r1, #2
 80087c6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80087ca:	f7f7 ff09 	bl	80005e0 <__aeabi_uldivmod>
 80087ce:	4602      	mov	r2, r0
 80087d0:	460b      	mov	r3, r1
 80087d2:	4611      	mov	r1, r2
 80087d4:	4b38      	ldr	r3, [pc, #224]	@ (80088b8 <UART_SetConfig+0x4e4>)
 80087d6:	fba3 2301 	umull	r2, r3, r3, r1
 80087da:	095b      	lsrs	r3, r3, #5
 80087dc:	2264      	movs	r2, #100	@ 0x64
 80087de:	fb02 f303 	mul.w	r3, r2, r3
 80087e2:	1acb      	subs	r3, r1, r3
 80087e4:	011b      	lsls	r3, r3, #4
 80087e6:	3332      	adds	r3, #50	@ 0x32
 80087e8:	4a33      	ldr	r2, [pc, #204]	@ (80088b8 <UART_SetConfig+0x4e4>)
 80087ea:	fba2 2303 	umull	r2, r3, r2, r3
 80087ee:	095b      	lsrs	r3, r3, #5
 80087f0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80087f4:	441c      	add	r4, r3
 80087f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80087fa:	2200      	movs	r2, #0
 80087fc:	673b      	str	r3, [r7, #112]	@ 0x70
 80087fe:	677a      	str	r2, [r7, #116]	@ 0x74
 8008800:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008804:	4642      	mov	r2, r8
 8008806:	464b      	mov	r3, r9
 8008808:	1891      	adds	r1, r2, r2
 800880a:	60b9      	str	r1, [r7, #8]
 800880c:	415b      	adcs	r3, r3
 800880e:	60fb      	str	r3, [r7, #12]
 8008810:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008814:	4641      	mov	r1, r8
 8008816:	1851      	adds	r1, r2, r1
 8008818:	6039      	str	r1, [r7, #0]
 800881a:	4649      	mov	r1, r9
 800881c:	414b      	adcs	r3, r1
 800881e:	607b      	str	r3, [r7, #4]
 8008820:	f04f 0200 	mov.w	r2, #0
 8008824:	f04f 0300 	mov.w	r3, #0
 8008828:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800882c:	4659      	mov	r1, fp
 800882e:	00cb      	lsls	r3, r1, #3
 8008830:	4651      	mov	r1, sl
 8008832:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008836:	4651      	mov	r1, sl
 8008838:	00ca      	lsls	r2, r1, #3
 800883a:	4610      	mov	r0, r2
 800883c:	4619      	mov	r1, r3
 800883e:	4603      	mov	r3, r0
 8008840:	4642      	mov	r2, r8
 8008842:	189b      	adds	r3, r3, r2
 8008844:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008846:	464b      	mov	r3, r9
 8008848:	460a      	mov	r2, r1
 800884a:	eb42 0303 	adc.w	r3, r2, r3
 800884e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008854:	685b      	ldr	r3, [r3, #4]
 8008856:	2200      	movs	r2, #0
 8008858:	663b      	str	r3, [r7, #96]	@ 0x60
 800885a:	667a      	str	r2, [r7, #100]	@ 0x64
 800885c:	f04f 0200 	mov.w	r2, #0
 8008860:	f04f 0300 	mov.w	r3, #0
 8008864:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008868:	4649      	mov	r1, r9
 800886a:	008b      	lsls	r3, r1, #2
 800886c:	4641      	mov	r1, r8
 800886e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008872:	4641      	mov	r1, r8
 8008874:	008a      	lsls	r2, r1, #2
 8008876:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800887a:	f7f7 feb1 	bl	80005e0 <__aeabi_uldivmod>
 800887e:	4602      	mov	r2, r0
 8008880:	460b      	mov	r3, r1
 8008882:	4b0d      	ldr	r3, [pc, #52]	@ (80088b8 <UART_SetConfig+0x4e4>)
 8008884:	fba3 1302 	umull	r1, r3, r3, r2
 8008888:	095b      	lsrs	r3, r3, #5
 800888a:	2164      	movs	r1, #100	@ 0x64
 800888c:	fb01 f303 	mul.w	r3, r1, r3
 8008890:	1ad3      	subs	r3, r2, r3
 8008892:	011b      	lsls	r3, r3, #4
 8008894:	3332      	adds	r3, #50	@ 0x32
 8008896:	4a08      	ldr	r2, [pc, #32]	@ (80088b8 <UART_SetConfig+0x4e4>)
 8008898:	fba2 2303 	umull	r2, r3, r2, r3
 800889c:	095b      	lsrs	r3, r3, #5
 800889e:	f003 020f 	and.w	r2, r3, #15
 80088a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80088a6:	681b      	ldr	r3, [r3, #0]
 80088a8:	4422      	add	r2, r4
 80088aa:	609a      	str	r2, [r3, #8]
}
 80088ac:	bf00      	nop
 80088ae:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80088b2:	46bd      	mov	sp, r7
 80088b4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80088b8:	51eb851f 	.word	0x51eb851f

080088bc <memset>:
 80088bc:	4402      	add	r2, r0
 80088be:	4603      	mov	r3, r0
 80088c0:	4293      	cmp	r3, r2
 80088c2:	d100      	bne.n	80088c6 <memset+0xa>
 80088c4:	4770      	bx	lr
 80088c6:	f803 1b01 	strb.w	r1, [r3], #1
 80088ca:	e7f9      	b.n	80088c0 <memset+0x4>

080088cc <__errno>:
 80088cc:	4b01      	ldr	r3, [pc, #4]	@ (80088d4 <__errno+0x8>)
 80088ce:	6818      	ldr	r0, [r3, #0]
 80088d0:	4770      	bx	lr
 80088d2:	bf00      	nop
 80088d4:	2000000c 	.word	0x2000000c

080088d8 <__libc_init_array>:
 80088d8:	b570      	push	{r4, r5, r6, lr}
 80088da:	4d0d      	ldr	r5, [pc, #52]	@ (8008910 <__libc_init_array+0x38>)
 80088dc:	4c0d      	ldr	r4, [pc, #52]	@ (8008914 <__libc_init_array+0x3c>)
 80088de:	1b64      	subs	r4, r4, r5
 80088e0:	10a4      	asrs	r4, r4, #2
 80088e2:	2600      	movs	r6, #0
 80088e4:	42a6      	cmp	r6, r4
 80088e6:	d109      	bne.n	80088fc <__libc_init_array+0x24>
 80088e8:	4d0b      	ldr	r5, [pc, #44]	@ (8008918 <__libc_init_array+0x40>)
 80088ea:	4c0c      	ldr	r4, [pc, #48]	@ (800891c <__libc_init_array+0x44>)
 80088ec:	f000 f9b8 	bl	8008c60 <_init>
 80088f0:	1b64      	subs	r4, r4, r5
 80088f2:	10a4      	asrs	r4, r4, #2
 80088f4:	2600      	movs	r6, #0
 80088f6:	42a6      	cmp	r6, r4
 80088f8:	d105      	bne.n	8008906 <__libc_init_array+0x2e>
 80088fa:	bd70      	pop	{r4, r5, r6, pc}
 80088fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8008900:	4798      	blx	r3
 8008902:	3601      	adds	r6, #1
 8008904:	e7ee      	b.n	80088e4 <__libc_init_array+0xc>
 8008906:	f855 3b04 	ldr.w	r3, [r5], #4
 800890a:	4798      	blx	r3
 800890c:	3601      	adds	r6, #1
 800890e:	e7f2      	b.n	80088f6 <__libc_init_array+0x1e>
 8008910:	08008cdc 	.word	0x08008cdc
 8008914:	08008cdc 	.word	0x08008cdc
 8008918:	08008cdc 	.word	0x08008cdc
 800891c:	08008ce0 	.word	0x08008ce0

08008920 <atan2f>:
 8008920:	f000 b822 	b.w	8008968 <__ieee754_atan2f>

08008924 <sqrtf>:
 8008924:	b508      	push	{r3, lr}
 8008926:	ed2d 8b02 	vpush	{d8}
 800892a:	eeb0 8a40 	vmov.f32	s16, s0
 800892e:	f000 f817 	bl	8008960 <__ieee754_sqrtf>
 8008932:	eeb4 8a48 	vcmp.f32	s16, s16
 8008936:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800893a:	d60c      	bvs.n	8008956 <sqrtf+0x32>
 800893c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800895c <sqrtf+0x38>
 8008940:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8008944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008948:	d505      	bpl.n	8008956 <sqrtf+0x32>
 800894a:	f7ff ffbf 	bl	80088cc <__errno>
 800894e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8008952:	2321      	movs	r3, #33	@ 0x21
 8008954:	6003      	str	r3, [r0, #0]
 8008956:	ecbd 8b02 	vpop	{d8}
 800895a:	bd08      	pop	{r3, pc}
 800895c:	00000000 	.word	0x00000000

08008960 <__ieee754_sqrtf>:
 8008960:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8008964:	4770      	bx	lr
	...

08008968 <__ieee754_atan2f>:
 8008968:	ee10 2a90 	vmov	r2, s1
 800896c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8008970:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8008974:	b510      	push	{r4, lr}
 8008976:	eef0 7a40 	vmov.f32	s15, s0
 800897a:	d806      	bhi.n	800898a <__ieee754_atan2f+0x22>
 800897c:	ee10 0a10 	vmov	r0, s0
 8008980:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8008984:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008988:	d904      	bls.n	8008994 <__ieee754_atan2f+0x2c>
 800898a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800898e:	eeb0 0a67 	vmov.f32	s0, s15
 8008992:	bd10      	pop	{r4, pc}
 8008994:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 8008998:	d103      	bne.n	80089a2 <__ieee754_atan2f+0x3a>
 800899a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800899e:	f000 b883 	b.w	8008aa8 <atanf>
 80089a2:	1794      	asrs	r4, r2, #30
 80089a4:	f004 0402 	and.w	r4, r4, #2
 80089a8:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80089ac:	b943      	cbnz	r3, 80089c0 <__ieee754_atan2f+0x58>
 80089ae:	2c02      	cmp	r4, #2
 80089b0:	d05e      	beq.n	8008a70 <__ieee754_atan2f+0x108>
 80089b2:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8008a84 <__ieee754_atan2f+0x11c>
 80089b6:	2c03      	cmp	r4, #3
 80089b8:	bf08      	it	eq
 80089ba:	eef0 7a47 	vmoveq.f32	s15, s14
 80089be:	e7e6      	b.n	800898e <__ieee754_atan2f+0x26>
 80089c0:	b941      	cbnz	r1, 80089d4 <__ieee754_atan2f+0x6c>
 80089c2:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8008a88 <__ieee754_atan2f+0x120>
 80089c6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8008a8c <__ieee754_atan2f+0x124>
 80089ca:	2800      	cmp	r0, #0
 80089cc:	bfa8      	it	ge
 80089ce:	eef0 7a47 	vmovge.f32	s15, s14
 80089d2:	e7dc      	b.n	800898e <__ieee754_atan2f+0x26>
 80089d4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80089d8:	d110      	bne.n	80089fc <__ieee754_atan2f+0x94>
 80089da:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80089de:	f104 34ff 	add.w	r4, r4, #4294967295
 80089e2:	d107      	bne.n	80089f4 <__ieee754_atan2f+0x8c>
 80089e4:	2c02      	cmp	r4, #2
 80089e6:	d846      	bhi.n	8008a76 <__ieee754_atan2f+0x10e>
 80089e8:	4b29      	ldr	r3, [pc, #164]	@ (8008a90 <__ieee754_atan2f+0x128>)
 80089ea:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80089ee:	edd3 7a00 	vldr	s15, [r3]
 80089f2:	e7cc      	b.n	800898e <__ieee754_atan2f+0x26>
 80089f4:	2c02      	cmp	r4, #2
 80089f6:	d841      	bhi.n	8008a7c <__ieee754_atan2f+0x114>
 80089f8:	4b26      	ldr	r3, [pc, #152]	@ (8008a94 <__ieee754_atan2f+0x12c>)
 80089fa:	e7f6      	b.n	80089ea <__ieee754_atan2f+0x82>
 80089fc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8008a00:	d0df      	beq.n	80089c2 <__ieee754_atan2f+0x5a>
 8008a02:	1a5b      	subs	r3, r3, r1
 8008a04:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8008a08:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8008a0c:	da1a      	bge.n	8008a44 <__ieee754_atan2f+0xdc>
 8008a0e:	2a00      	cmp	r2, #0
 8008a10:	da01      	bge.n	8008a16 <__ieee754_atan2f+0xae>
 8008a12:	313c      	adds	r1, #60	@ 0x3c
 8008a14:	db19      	blt.n	8008a4a <__ieee754_atan2f+0xe2>
 8008a16:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8008a1a:	f000 f919 	bl	8008c50 <fabsf>
 8008a1e:	f000 f843 	bl	8008aa8 <atanf>
 8008a22:	eef0 7a40 	vmov.f32	s15, s0
 8008a26:	2c01      	cmp	r4, #1
 8008a28:	d012      	beq.n	8008a50 <__ieee754_atan2f+0xe8>
 8008a2a:	2c02      	cmp	r4, #2
 8008a2c:	d017      	beq.n	8008a5e <__ieee754_atan2f+0xf6>
 8008a2e:	2c00      	cmp	r4, #0
 8008a30:	d0ad      	beq.n	800898e <__ieee754_atan2f+0x26>
 8008a32:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8008a98 <__ieee754_atan2f+0x130>
 8008a36:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008a3a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8008a9c <__ieee754_atan2f+0x134>
 8008a3e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008a42:	e7a4      	b.n	800898e <__ieee754_atan2f+0x26>
 8008a44:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8008a8c <__ieee754_atan2f+0x124>
 8008a48:	e7ed      	b.n	8008a26 <__ieee754_atan2f+0xbe>
 8008a4a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8008aa0 <__ieee754_atan2f+0x138>
 8008a4e:	e7ea      	b.n	8008a26 <__ieee754_atan2f+0xbe>
 8008a50:	ee17 3a90 	vmov	r3, s15
 8008a54:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8008a58:	ee07 3a90 	vmov	s15, r3
 8008a5c:	e797      	b.n	800898e <__ieee754_atan2f+0x26>
 8008a5e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8008a98 <__ieee754_atan2f+0x130>
 8008a62:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008a66:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8008a9c <__ieee754_atan2f+0x134>
 8008a6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008a6e:	e78e      	b.n	800898e <__ieee754_atan2f+0x26>
 8008a70:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8008a9c <__ieee754_atan2f+0x134>
 8008a74:	e78b      	b.n	800898e <__ieee754_atan2f+0x26>
 8008a76:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8008aa4 <__ieee754_atan2f+0x13c>
 8008a7a:	e788      	b.n	800898e <__ieee754_atan2f+0x26>
 8008a7c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8008aa0 <__ieee754_atan2f+0x138>
 8008a80:	e785      	b.n	800898e <__ieee754_atan2f+0x26>
 8008a82:	bf00      	nop
 8008a84:	c0490fdb 	.word	0xc0490fdb
 8008a88:	bfc90fdb 	.word	0xbfc90fdb
 8008a8c:	3fc90fdb 	.word	0x3fc90fdb
 8008a90:	08008ca8 	.word	0x08008ca8
 8008a94:	08008c9c 	.word	0x08008c9c
 8008a98:	33bbbd2e 	.word	0x33bbbd2e
 8008a9c:	40490fdb 	.word	0x40490fdb
 8008aa0:	00000000 	.word	0x00000000
 8008aa4:	3f490fdb 	.word	0x3f490fdb

08008aa8 <atanf>:
 8008aa8:	b538      	push	{r3, r4, r5, lr}
 8008aaa:	ee10 5a10 	vmov	r5, s0
 8008aae:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8008ab2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8008ab6:	eef0 7a40 	vmov.f32	s15, s0
 8008aba:	d310      	bcc.n	8008ade <atanf+0x36>
 8008abc:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8008ac0:	d904      	bls.n	8008acc <atanf+0x24>
 8008ac2:	ee70 7a00 	vadd.f32	s15, s0, s0
 8008ac6:	eeb0 0a67 	vmov.f32	s0, s15
 8008aca:	bd38      	pop	{r3, r4, r5, pc}
 8008acc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8008c04 <atanf+0x15c>
 8008ad0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8008c08 <atanf+0x160>
 8008ad4:	2d00      	cmp	r5, #0
 8008ad6:	bfc8      	it	gt
 8008ad8:	eef0 7a47 	vmovgt.f32	s15, s14
 8008adc:	e7f3      	b.n	8008ac6 <atanf+0x1e>
 8008ade:	4b4b      	ldr	r3, [pc, #300]	@ (8008c0c <atanf+0x164>)
 8008ae0:	429c      	cmp	r4, r3
 8008ae2:	d810      	bhi.n	8008b06 <atanf+0x5e>
 8008ae4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8008ae8:	d20a      	bcs.n	8008b00 <atanf+0x58>
 8008aea:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8008c10 <atanf+0x168>
 8008aee:	ee30 7a07 	vadd.f32	s14, s0, s14
 8008af2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008af6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8008afa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008afe:	dce2      	bgt.n	8008ac6 <atanf+0x1e>
 8008b00:	f04f 33ff 	mov.w	r3, #4294967295
 8008b04:	e013      	b.n	8008b2e <atanf+0x86>
 8008b06:	f000 f8a3 	bl	8008c50 <fabsf>
 8008b0a:	4b42      	ldr	r3, [pc, #264]	@ (8008c14 <atanf+0x16c>)
 8008b0c:	429c      	cmp	r4, r3
 8008b0e:	d84f      	bhi.n	8008bb0 <atanf+0x108>
 8008b10:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8008b14:	429c      	cmp	r4, r3
 8008b16:	d841      	bhi.n	8008b9c <atanf+0xf4>
 8008b18:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8008b1c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8008b20:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008b24:	2300      	movs	r3, #0
 8008b26:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008b2a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008b2e:	1c5a      	adds	r2, r3, #1
 8008b30:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8008b34:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8008c18 <atanf+0x170>
 8008b38:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8008c1c <atanf+0x174>
 8008b3c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8008c20 <atanf+0x178>
 8008b40:	ee66 6a06 	vmul.f32	s13, s12, s12
 8008b44:	eee6 5a87 	vfma.f32	s11, s13, s14
 8008b48:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8008c24 <atanf+0x17c>
 8008b4c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008b50:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8008c28 <atanf+0x180>
 8008b54:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008b58:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8008c2c <atanf+0x184>
 8008b5c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008b60:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8008c30 <atanf+0x188>
 8008b64:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008b68:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8008c34 <atanf+0x18c>
 8008b6c:	eea6 5a87 	vfma.f32	s10, s13, s14
 8008b70:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8008c38 <atanf+0x190>
 8008b74:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008b78:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8008c3c <atanf+0x194>
 8008b7c:	eea7 5a26 	vfma.f32	s10, s14, s13
 8008b80:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8008c40 <atanf+0x198>
 8008b84:	eea5 7a26 	vfma.f32	s14, s10, s13
 8008b88:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008b8c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8008b90:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008b94:	d121      	bne.n	8008bda <atanf+0x132>
 8008b96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008b9a:	e794      	b.n	8008ac6 <atanf+0x1e>
 8008b9c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8008ba0:	ee30 7a67 	vsub.f32	s14, s0, s15
 8008ba4:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008ba8:	2301      	movs	r3, #1
 8008baa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008bae:	e7be      	b.n	8008b2e <atanf+0x86>
 8008bb0:	4b24      	ldr	r3, [pc, #144]	@ (8008c44 <atanf+0x19c>)
 8008bb2:	429c      	cmp	r4, r3
 8008bb4:	d80b      	bhi.n	8008bce <atanf+0x126>
 8008bb6:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8008bba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8008bbe:	eea0 7a27 	vfma.f32	s14, s0, s15
 8008bc2:	2302      	movs	r3, #2
 8008bc4:	ee70 6a67 	vsub.f32	s13, s0, s15
 8008bc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008bcc:	e7af      	b.n	8008b2e <atanf+0x86>
 8008bce:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8008bd2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008bd6:	2303      	movs	r3, #3
 8008bd8:	e7a9      	b.n	8008b2e <atanf+0x86>
 8008bda:	4a1b      	ldr	r2, [pc, #108]	@ (8008c48 <atanf+0x1a0>)
 8008bdc:	491b      	ldr	r1, [pc, #108]	@ (8008c4c <atanf+0x1a4>)
 8008bde:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8008be2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8008be6:	edd3 6a00 	vldr	s13, [r3]
 8008bea:	ee37 7a66 	vsub.f32	s14, s14, s13
 8008bee:	2d00      	cmp	r5, #0
 8008bf0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8008bf4:	edd2 7a00 	vldr	s15, [r2]
 8008bf8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008bfc:	bfb8      	it	lt
 8008bfe:	eef1 7a67 	vneglt.f32	s15, s15
 8008c02:	e760      	b.n	8008ac6 <atanf+0x1e>
 8008c04:	bfc90fdb 	.word	0xbfc90fdb
 8008c08:	3fc90fdb 	.word	0x3fc90fdb
 8008c0c:	3edfffff 	.word	0x3edfffff
 8008c10:	7149f2ca 	.word	0x7149f2ca
 8008c14:	3f97ffff 	.word	0x3f97ffff
 8008c18:	3c8569d7 	.word	0x3c8569d7
 8008c1c:	3d4bda59 	.word	0x3d4bda59
 8008c20:	bd6ef16b 	.word	0xbd6ef16b
 8008c24:	3d886b35 	.word	0x3d886b35
 8008c28:	3dba2e6e 	.word	0x3dba2e6e
 8008c2c:	3e124925 	.word	0x3e124925
 8008c30:	3eaaaaab 	.word	0x3eaaaaab
 8008c34:	bd15a221 	.word	0xbd15a221
 8008c38:	bd9d8795 	.word	0xbd9d8795
 8008c3c:	bde38e38 	.word	0xbde38e38
 8008c40:	be4ccccd 	.word	0xbe4ccccd
 8008c44:	401bffff 	.word	0x401bffff
 8008c48:	08008cc4 	.word	0x08008cc4
 8008c4c:	08008cb4 	.word	0x08008cb4

08008c50 <fabsf>:
 8008c50:	ee10 3a10 	vmov	r3, s0
 8008c54:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008c58:	ee00 3a10 	vmov	s0, r3
 8008c5c:	4770      	bx	lr
	...

08008c60 <_init>:
 8008c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c62:	bf00      	nop
 8008c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c66:	bc08      	pop	{r3}
 8008c68:	469e      	mov	lr, r3
 8008c6a:	4770      	bx	lr

08008c6c <_fini>:
 8008c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c6e:	bf00      	nop
 8008c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008c72:	bc08      	pop	{r3}
 8008c74:	469e      	mov	lr, r3
 8008c76:	4770      	bx	lr
