<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_usart0.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_usart0.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__usart0_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ada147ade37266f9a0fc9f84e6c3b5df5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#ada147ade37266f9a0fc9f84e6c3b5df5">REG_USART0_CR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40098000U)</td></tr>
<tr class="memdesc:ada147ade37266f9a0fc9f84e6c3b5df5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Control Register  <a href="#ada147ade37266f9a0fc9f84e6c3b5df5">More...</a><br /></td></tr>
<tr class="separator:ada147ade37266f9a0fc9f84e6c3b5df5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd12dedbcc2b20a6c17d4eccbcc8b915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#acd12dedbcc2b20a6c17d4eccbcc8b915">REG_USART0_MR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098004U)</td></tr>
<tr class="memdesc:acd12dedbcc2b20a6c17d4eccbcc8b915"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Mode Register  <a href="#acd12dedbcc2b20a6c17d4eccbcc8b915">More...</a><br /></td></tr>
<tr class="separator:acd12dedbcc2b20a6c17d4eccbcc8b915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0d103319b8e7cb97109fabf6e74a64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#ab0d103319b8e7cb97109fabf6e74a64d">REG_USART0_IER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40098008U)</td></tr>
<tr class="memdesc:ab0d103319b8e7cb97109fabf6e74a64d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Interrupt Enable Register  <a href="#ab0d103319b8e7cb97109fabf6e74a64d">More...</a><br /></td></tr>
<tr class="separator:ab0d103319b8e7cb97109fabf6e74a64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a2891d797c3626b5eae492aa34cf07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a9a2891d797c3626b5eae492aa34cf07b">REG_USART0_IDR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009800CU)</td></tr>
<tr class="memdesc:a9a2891d797c3626b5eae492aa34cf07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Interrupt Disable Register  <a href="#a9a2891d797c3626b5eae492aa34cf07b">More...</a><br /></td></tr>
<tr class="separator:a9a2891d797c3626b5eae492aa34cf07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1281c2157839ae280b1687dd8f3d7924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a1281c2157839ae280b1687dd8f3d7924">REG_USART0_IMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40098010U)</td></tr>
<tr class="memdesc:a1281c2157839ae280b1687dd8f3d7924"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Interrupt Mask Register  <a href="#a1281c2157839ae280b1687dd8f3d7924">More...</a><br /></td></tr>
<tr class="separator:a1281c2157839ae280b1687dd8f3d7924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3afd1d3c8c37c11e4258ce915e8d5c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a3afd1d3c8c37c11e4258ce915e8d5c22">REG_USART0_CSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40098014U)</td></tr>
<tr class="memdesc:a3afd1d3c8c37c11e4258ce915e8d5c22"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Channel Status Register  <a href="#a3afd1d3c8c37c11e4258ce915e8d5c22">More...</a><br /></td></tr>
<tr class="separator:a3afd1d3c8c37c11e4258ce915e8d5c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3074301be31119b62dfd4cb69aa46a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#ae3074301be31119b62dfd4cb69aa46a3">REG_USART0_RHR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40098018U)</td></tr>
<tr class="memdesc:ae3074301be31119b62dfd4cb69aa46a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Receiver Holding Register  <a href="#ae3074301be31119b62dfd4cb69aa46a3">More...</a><br /></td></tr>
<tr class="separator:ae3074301be31119b62dfd4cb69aa46a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8ee15e0c2bfef889c6913896aa955c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#ae8ee15e0c2bfef889c6913896aa955c3">REG_USART0_THR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009801CU)</td></tr>
<tr class="memdesc:ae8ee15e0c2bfef889c6913896aa955c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Transmitter Holding Register  <a href="#ae8ee15e0c2bfef889c6913896aa955c3">More...</a><br /></td></tr>
<tr class="separator:ae8ee15e0c2bfef889c6913896aa955c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55df9019f1745aff84d2383b186769f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a55df9019f1745aff84d2383b186769f3">REG_USART0_BRGR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098020U)</td></tr>
<tr class="memdesc:a55df9019f1745aff84d2383b186769f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Baud Rate Generator Register  <a href="#a55df9019f1745aff84d2383b186769f3">More...</a><br /></td></tr>
<tr class="separator:a55df9019f1745aff84d2383b186769f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46a123e8a7713d61aae093502ee0a20e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a46a123e8a7713d61aae093502ee0a20e">REG_USART0_RTOR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098024U)</td></tr>
<tr class="memdesc:a46a123e8a7713d61aae093502ee0a20e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Receiver Time-out Register  <a href="#a46a123e8a7713d61aae093502ee0a20e">More...</a><br /></td></tr>
<tr class="separator:a46a123e8a7713d61aae093502ee0a20e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43d4805521b8c4f73fd73ad56466d880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a43d4805521b8c4f73fd73ad56466d880">REG_USART0_TTGR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098028U)</td></tr>
<tr class="memdesc:a43d4805521b8c4f73fd73ad56466d880"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Transmitter Timeguard Register  <a href="#a43d4805521b8c4f73fd73ad56466d880">More...</a><br /></td></tr>
<tr class="separator:a43d4805521b8c4f73fd73ad56466d880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae20a137cd812296cd1e756dd50c5c96c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#ae20a137cd812296cd1e756dd50c5c96c">REG_USART0_FIDI</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098040U)</td></tr>
<tr class="memdesc:ae20a137cd812296cd1e756dd50c5c96c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) FI DI Ratio Register  <a href="#ae20a137cd812296cd1e756dd50c5c96c">More...</a><br /></td></tr>
<tr class="separator:ae20a137cd812296cd1e756dd50c5c96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab94791baa16bbff4d08c2d2699b04151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#ab94791baa16bbff4d08c2d2699b04151">REG_USART0_NER</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40098044U)</td></tr>
<tr class="memdesc:ab94791baa16bbff4d08c2d2699b04151"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Number of Errors Register  <a href="#ab94791baa16bbff4d08c2d2699b04151">More...</a><br /></td></tr>
<tr class="separator:ab94791baa16bbff4d08c2d2699b04151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710b6bb7e6130b8dc234c2eda47ccbdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a710b6bb7e6130b8dc234c2eda47ccbdd">REG_USART0_IF</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009804CU)</td></tr>
<tr class="memdesc:a710b6bb7e6130b8dc234c2eda47ccbdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) IrDA Filter Register  <a href="#a710b6bb7e6130b8dc234c2eda47ccbdd">More...</a><br /></td></tr>
<tr class="separator:a710b6bb7e6130b8dc234c2eda47ccbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a0113a18f5cac55899128b8b21de75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a27a0113a18f5cac55899128b8b21de75">REG_USART0_MAN</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098050U)</td></tr>
<tr class="memdesc:a27a0113a18f5cac55899128b8b21de75"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Manchester Encoder Decoder Register  <a href="#a27a0113a18f5cac55899128b8b21de75">More...</a><br /></td></tr>
<tr class="separator:a27a0113a18f5cac55899128b8b21de75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabdaccd1da350007ed2be6138c059170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#aabdaccd1da350007ed2be6138c059170">REG_USART0_LINMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098054U)</td></tr>
<tr class="memdesc:aabdaccd1da350007ed2be6138c059170"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) LIN Mode Register  <a href="#aabdaccd1da350007ed2be6138c059170">More...</a><br /></td></tr>
<tr class="separator:aabdaccd1da350007ed2be6138c059170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1878765172146f916a4a42b187e4a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a2c1878765172146f916a4a42b187e4a8">REG_USART0_LINIR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098058U)</td></tr>
<tr class="memdesc:a2c1878765172146f916a4a42b187e4a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) LIN Identifier Register  <a href="#a2c1878765172146f916a4a42b187e4a8">More...</a><br /></td></tr>
<tr class="separator:a2c1878765172146f916a4a42b187e4a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33523548f4bce97d9e57df7cd8e8c7da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a33523548f4bce97d9e57df7cd8e8c7da">REG_USART0_WPMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400980E4U)</td></tr>
<tr class="memdesc:a33523548f4bce97d9e57df7cd8e8c7da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Write Protect Mode Register  <a href="#a33523548f4bce97d9e57df7cd8e8c7da">More...</a><br /></td></tr>
<tr class="separator:a33523548f4bce97d9e57df7cd8e8c7da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad2810357a88537d91063a73000efb30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#aad2810357a88537d91063a73000efb30">REG_USART0_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400980E8U)</td></tr>
<tr class="memdesc:aad2810357a88537d91063a73000efb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Write Protect Status Register  <a href="#aad2810357a88537d91063a73000efb30">More...</a><br /></td></tr>
<tr class="separator:aad2810357a88537d91063a73000efb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a85cd70686d89505d9e687b28f93476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a2a85cd70686d89505d9e687b28f93476">REG_USART0_RPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098100U)</td></tr>
<tr class="memdesc:a2a85cd70686d89505d9e687b28f93476"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Receive Pointer Register  <a href="#a2a85cd70686d89505d9e687b28f93476">More...</a><br /></td></tr>
<tr class="separator:a2a85cd70686d89505d9e687b28f93476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434ae9dc2d654846e459b6cc944d5078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a434ae9dc2d654846e459b6cc944d5078">REG_USART0_RCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098104U)</td></tr>
<tr class="memdesc:a434ae9dc2d654846e459b6cc944d5078"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Receive Counter Register  <a href="#a434ae9dc2d654846e459b6cc944d5078">More...</a><br /></td></tr>
<tr class="separator:a434ae9dc2d654846e459b6cc944d5078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29b77a1b8f913100947fc958136e9b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a29b77a1b8f913100947fc958136e9b6a">REG_USART0_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098108U)</td></tr>
<tr class="memdesc:a29b77a1b8f913100947fc958136e9b6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Transmit Pointer Register  <a href="#a29b77a1b8f913100947fc958136e9b6a">More...</a><br /></td></tr>
<tr class="separator:a29b77a1b8f913100947fc958136e9b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa1dd299522de1c44ca8adec60e7c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a7aa1dd299522de1c44ca8adec60e7c41">REG_USART0_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009810CU)</td></tr>
<tr class="memdesc:a7aa1dd299522de1c44ca8adec60e7c41"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Transmit Counter Register  <a href="#a7aa1dd299522de1c44ca8adec60e7c41">More...</a><br /></td></tr>
<tr class="separator:a7aa1dd299522de1c44ca8adec60e7c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd250cff595b8db09484529c24945f79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#acd250cff595b8db09484529c24945f79">REG_USART0_RNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098110U)</td></tr>
<tr class="memdesc:acd250cff595b8db09484529c24945f79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Receive Next Pointer Register  <a href="#acd250cff595b8db09484529c24945f79">More...</a><br /></td></tr>
<tr class="separator:acd250cff595b8db09484529c24945f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c8bad3b9efafecbf05b5797977bc37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a1c8bad3b9efafecbf05b5797977bc37a">REG_USART0_RNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098114U)</td></tr>
<tr class="memdesc:a1c8bad3b9efafecbf05b5797977bc37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Receive Next Counter Register  <a href="#a1c8bad3b9efafecbf05b5797977bc37a">More...</a><br /></td></tr>
<tr class="separator:a1c8bad3b9efafecbf05b5797977bc37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a939d5a59dace820aed80f27a34971835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a939d5a59dace820aed80f27a34971835">REG_USART0_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098118U)</td></tr>
<tr class="memdesc:a939d5a59dace820aed80f27a34971835"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Transmit Next Pointer Register  <a href="#a939d5a59dace820aed80f27a34971835">More...</a><br /></td></tr>
<tr class="separator:a939d5a59dace820aed80f27a34971835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a920a8643bf855d07ca13801d57b1a7bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a920a8643bf855d07ca13801d57b1a7bc">REG_USART0_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009811CU)</td></tr>
<tr class="memdesc:a920a8643bf855d07ca13801d57b1a7bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Transmit Next Counter Register  <a href="#a920a8643bf855d07ca13801d57b1a7bc">More...</a><br /></td></tr>
<tr class="separator:a920a8643bf855d07ca13801d57b1a7bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac79297e3d6bb673ac26af75152a9ecd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#ac79297e3d6bb673ac26af75152a9ecd4">REG_USART0_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40098120U)</td></tr>
<tr class="memdesc:ac79297e3d6bb673ac26af75152a9ecd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Transfer Control Register  <a href="#ac79297e3d6bb673ac26af75152a9ecd4">More...</a><br /></td></tr>
<tr class="separator:ac79297e3d6bb673ac26af75152a9ecd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f978474ab115553903fe8d97a3eae52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__usart0_8h.html#a5f978474ab115553903fe8d97a3eae52">REG_USART0_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40098124U)</td></tr>
<tr class="memdesc:a5f978474ab115553903fe8d97a3eae52"><td class="mdescLeft">&#160;</td><td class="mdescRight">(USART0) Transfer Status Register  <a href="#a5f978474ab115553903fe8d97a3eae52">More...</a><br /></td></tr>
<tr class="separator:a5f978474ab115553903fe8d97a3eae52"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a55df9019f1745aff84d2383b186769f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55df9019f1745aff84d2383b186769f3">&#9670;&nbsp;</a></span>REG_USART0_BRGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_BRGR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Baud Rate Generator Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00077">77</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="ada147ade37266f9a0fc9f84e6c3b5df5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada147ade37266f9a0fc9f84e6c3b5df5">&#9670;&nbsp;</a></span>REG_USART0_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_CR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40098000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00069">69</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a3afd1d3c8c37c11e4258ce915e8d5c22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3afd1d3c8c37c11e4258ce915e8d5c22">&#9670;&nbsp;</a></span>REG_USART0_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_CSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40098014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Channel Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00074">74</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="ae20a137cd812296cd1e756dd50c5c96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae20a137cd812296cd1e756dd50c5c96c">&#9670;&nbsp;</a></span>REG_USART0_FIDI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_FIDI&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) FI DI Ratio Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00080">80</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a9a2891d797c3626b5eae492aa34cf07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a2891d797c3626b5eae492aa34cf07b">&#9670;&nbsp;</a></span>REG_USART0_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_IDR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009800CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00072">72</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="ab0d103319b8e7cb97109fabf6e74a64d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d103319b8e7cb97109fabf6e74a64d">&#9670;&nbsp;</a></span>REG_USART0_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_IER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40098008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00071">71</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a710b6bb7e6130b8dc234c2eda47ccbdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a710b6bb7e6130b8dc234c2eda47ccbdd">&#9670;&nbsp;</a></span>REG_USART0_IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_IF&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009804CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) IrDA Filter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00082">82</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a1281c2157839ae280b1687dd8f3d7924"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1281c2157839ae280b1687dd8f3d7924">&#9670;&nbsp;</a></span>REG_USART0_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_IMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40098010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00073">73</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a2c1878765172146f916a4a42b187e4a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c1878765172146f916a4a42b187e4a8">&#9670;&nbsp;</a></span>REG_USART0_LINIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_LINIR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) LIN Identifier Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00085">85</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="aabdaccd1da350007ed2be6138c059170"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabdaccd1da350007ed2be6138c059170">&#9670;&nbsp;</a></span>REG_USART0_LINMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_LINMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) LIN Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00084">84</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a27a0113a18f5cac55899128b8b21de75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a0113a18f5cac55899128b8b21de75">&#9670;&nbsp;</a></span>REG_USART0_MAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_MAN&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Manchester Encoder Decoder Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00083">83</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="acd12dedbcc2b20a6c17d4eccbcc8b915"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd12dedbcc2b20a6c17d4eccbcc8b915">&#9670;&nbsp;</a></span>REG_USART0_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_MR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00070">70</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="ab94791baa16bbff4d08c2d2699b04151"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab94791baa16bbff4d08c2d2699b04151">&#9670;&nbsp;</a></span>REG_USART0_NER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_NER&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40098044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Number of Errors Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00081">81</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="ac79297e3d6bb673ac26af75152a9ecd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac79297e3d6bb673ac26af75152a9ecd4">&#9670;&nbsp;</a></span>REG_USART0_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_PTCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40098120U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00096">96</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a5f978474ab115553903fe8d97a3eae52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f978474ab115553903fe8d97a3eae52">&#9670;&nbsp;</a></span>REG_USART0_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_PTSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40098124U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00097">97</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a434ae9dc2d654846e459b6cc944d5078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a434ae9dc2d654846e459b6cc944d5078">&#9670;&nbsp;</a></span>REG_USART0_RCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_RCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098104U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Receive Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00089">89</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="ae3074301be31119b62dfd4cb69aa46a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3074301be31119b62dfd4cb69aa46a3">&#9670;&nbsp;</a></span>REG_USART0_RHR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_RHR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40098018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Receiver Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00075">75</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a1c8bad3b9efafecbf05b5797977bc37a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c8bad3b9efafecbf05b5797977bc37a">&#9670;&nbsp;</a></span>REG_USART0_RNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_RNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098114U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Receive Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00093">93</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="acd250cff595b8db09484529c24945f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd250cff595b8db09484529c24945f79">&#9670;&nbsp;</a></span>REG_USART0_RNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_RNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098110U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Receive Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00092">92</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a2a85cd70686d89505d9e687b28f93476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a85cd70686d89505d9e687b28f93476">&#9670;&nbsp;</a></span>REG_USART0_RPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_RPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098100U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Receive Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00088">88</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a46a123e8a7713d61aae093502ee0a20e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46a123e8a7713d61aae093502ee0a20e">&#9670;&nbsp;</a></span>REG_USART0_RTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_RTOR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098024U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Receiver Time-out Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00078">78</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a7aa1dd299522de1c44ca8adec60e7c41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa1dd299522de1c44ca8adec60e7c41">&#9670;&nbsp;</a></span>REG_USART0_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_TCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009810CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00091">91</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="ae8ee15e0c2bfef889c6913896aa955c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8ee15e0c2bfef889c6913896aa955c3">&#9670;&nbsp;</a></span>REG_USART0_THR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_THR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009801CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Transmitter Holding Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00076">76</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a920a8643bf855d07ca13801d57b1a7bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a920a8643bf855d07ca13801d57b1a7bc">&#9670;&nbsp;</a></span>REG_USART0_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_TNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009811CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Transmit Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00095">95</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a939d5a59dace820aed80f27a34971835"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a939d5a59dace820aed80f27a34971835">&#9670;&nbsp;</a></span>REG_USART0_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_TNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098118U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Transmit Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00094">94</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a29b77a1b8f913100947fc958136e9b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b77a1b8f913100947fc958136e9b6a">&#9670;&nbsp;</a></span>REG_USART0_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_TPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098108U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Transmit Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00090">90</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a43d4805521b8c4f73fd73ad56466d880"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43d4805521b8c4f73fd73ad56466d880">&#9670;&nbsp;</a></span>REG_USART0_TTGR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_TTGR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40098028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Transmitter Timeguard Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00079">79</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="a33523548f4bce97d9e57df7cd8e8c7da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33523548f4bce97d9e57df7cd8e8c7da">&#9670;&nbsp;</a></span>REG_USART0_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_WPMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400980E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Write Protect Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00086">86</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
<a id="aad2810357a88537d91063a73000efb30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad2810357a88537d91063a73000efb30">&#9670;&nbsp;</a></span>REG_USART0_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_USART0_WPSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400980E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(USART0) Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__usart0_8h_source.html#l00087">87</a> of file <a class="el" href="instance__usart0_8h_source.html">instance_usart0.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
