#-----------------------------------------------------------
# xsim v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Nov  5 00:42:31 2024
# Process ID: 24072
# Current directory: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/systolic_modulate/xsim_script.tcl}
# Log file: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/xsim.log
# Journal file: /home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/xsim.jou
# Running On: silvenchen-ASUS-TUF-Gaming-F15-FX507ZM-FX507ZM, OS: Linux, CPU Frequency: 4051.560 MHz, CPU Physical cores: 14, Host memory: 67037 MB
#-----------------------------------------------------------
source xsim.dir/systolic_modulate/xsim_script.tcl
# xsim {systolic_modulate} -autoloadwcfg -tclbatch {systolic_modulate.tcl}
Time resolution is 1 ps
source systolic_modulate.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "18655000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 18715 ns : File "/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/systolic_modulate/hls/sim/verilog/systolic_modulate.autotb.v" Line 361
## quit
INFO: [Common 17-206] Exiting xsim at Tue Nov  5 00:42:33 2024...
