<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3423" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3423{left:774px;bottom:68px;letter-spacing:0.09px;}
#t2_3423{left:820px;bottom:68px;letter-spacing:0.11px;}
#t3_3423{left:491px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3423{left:76px;bottom:1022px;letter-spacing:-0.16px;}
#t5_3423{left:218px;bottom:1022px;letter-spacing:-0.19px;}
#t6_3423{left:346px;bottom:1022px;letter-spacing:-0.12px;}
#t7_3423{left:536px;bottom:1022px;letter-spacing:-0.13px;}
#t8_3423{left:76px;bottom:998px;letter-spacing:-0.16px;}
#t9_3423{left:218px;bottom:998px;letter-spacing:-0.19px;}
#ta_3423{left:346px;bottom:998px;letter-spacing:-0.11px;}
#tb_3423{left:346px;bottom:981px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tc_3423{left:536px;bottom:998px;letter-spacing:-0.13px;}
#td_3423{left:76px;bottom:956px;letter-spacing:-0.16px;}
#te_3423{left:218px;bottom:956px;letter-spacing:-0.19px;}
#tf_3423{left:346px;bottom:956px;letter-spacing:-0.12px;}
#tg_3423{left:536px;bottom:956px;letter-spacing:-0.13px;}
#th_3423{left:76px;bottom:932px;letter-spacing:-0.14px;}
#ti_3423{left:218px;bottom:932px;letter-spacing:-0.19px;}
#tj_3423{left:346px;bottom:932px;letter-spacing:-0.12px;}
#tk_3423{left:536px;bottom:932px;letter-spacing:-0.13px;}
#tl_3423{left:76px;bottom:907px;letter-spacing:-0.16px;}
#tm_3423{left:218px;bottom:907px;letter-spacing:-0.19px;}
#tn_3423{left:346px;bottom:907px;letter-spacing:-0.12px;}
#to_3423{left:536px;bottom:907px;letter-spacing:-0.12px;}
#tp_3423{left:76px;bottom:883px;letter-spacing:-0.16px;}
#tq_3423{left:218px;bottom:883px;letter-spacing:-0.16px;}
#tr_3423{left:346px;bottom:883px;letter-spacing:-0.13px;}
#ts_3423{left:536px;bottom:883px;letter-spacing:-0.13px;}
#tt_3423{left:76px;bottom:859px;letter-spacing:-0.14px;}
#tu_3423{left:218px;bottom:859px;letter-spacing:-0.17px;}
#tv_3423{left:346px;bottom:859px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tw_3423{left:536px;bottom:859px;letter-spacing:-0.13px;}
#tx_3423{left:76px;bottom:834px;letter-spacing:-0.16px;}
#ty_3423{left:218px;bottom:834px;letter-spacing:-0.16px;}
#tz_3423{left:346px;bottom:834px;letter-spacing:-0.13px;}
#t10_3423{left:536px;bottom:834px;letter-spacing:-0.13px;}
#t11_3423{left:76px;bottom:810px;letter-spacing:-0.16px;}
#t12_3423{left:218px;bottom:810px;letter-spacing:-0.16px;}
#t13_3423{left:346px;bottom:810px;letter-spacing:-0.13px;}
#t14_3423{left:536px;bottom:810px;letter-spacing:-0.13px;}
#t15_3423{left:76px;bottom:785px;letter-spacing:-0.16px;}
#t16_3423{left:218px;bottom:785px;letter-spacing:-0.19px;}
#t17_3423{left:346px;bottom:785px;letter-spacing:-0.11px;}
#t18_3423{left:346px;bottom:768px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t19_3423{left:536px;bottom:785px;letter-spacing:-0.13px;}
#t1a_3423{left:76px;bottom:744px;letter-spacing:-0.17px;}
#t1b_3423{left:217px;bottom:744px;letter-spacing:-0.19px;}
#t1c_3423{left:346px;bottom:744px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1d_3423{left:536px;bottom:744px;letter-spacing:-0.13px;}
#t1e_3423{left:76px;bottom:719px;letter-spacing:-0.17px;}
#t1f_3423{left:217px;bottom:719px;letter-spacing:-0.19px;}
#t1g_3423{left:346px;bottom:719px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1h_3423{left:536px;bottom:719px;letter-spacing:-0.13px;}
#t1i_3423{left:76px;bottom:695px;letter-spacing:-0.16px;}
#t1j_3423{left:218px;bottom:695px;letter-spacing:-0.19px;}
#t1k_3423{left:346px;bottom:695px;letter-spacing:-0.12px;}
#t1l_3423{left:536px;bottom:695px;letter-spacing:-0.13px;}
#t1m_3423{left:76px;bottom:671px;letter-spacing:-0.16px;}
#t1n_3423{left:218px;bottom:671px;letter-spacing:-0.19px;}
#t1o_3423{left:346px;bottom:671px;letter-spacing:-0.12px;}
#t1p_3423{left:536px;bottom:671px;letter-spacing:-0.13px;}
#t1q_3423{left:76px;bottom:646px;letter-spacing:-0.16px;}
#t1r_3423{left:218px;bottom:646px;letter-spacing:-0.19px;}
#t1s_3423{left:346px;bottom:646px;letter-spacing:-0.12px;}
#t1t_3423{left:536px;bottom:646px;letter-spacing:-0.13px;}
#t1u_3423{left:76px;bottom:622px;letter-spacing:-0.16px;}
#t1v_3423{left:218px;bottom:622px;letter-spacing:-0.19px;}
#t1w_3423{left:346px;bottom:622px;letter-spacing:-0.12px;}
#t1x_3423{left:536px;bottom:622px;letter-spacing:-0.13px;}
#t1y_3423{left:76px;bottom:597px;letter-spacing:-0.16px;}
#t1z_3423{left:218px;bottom:597px;letter-spacing:-0.19px;}
#t20_3423{left:346px;bottom:597px;letter-spacing:-0.12px;}
#t21_3423{left:536px;bottom:597px;letter-spacing:-0.13px;}
#t22_3423{left:76px;bottom:573px;letter-spacing:-0.16px;}
#t23_3423{left:218px;bottom:573px;letter-spacing:-0.19px;}
#t24_3423{left:346px;bottom:573px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t25_3423{left:536px;bottom:573px;letter-spacing:-0.12px;}
#t26_3423{left:641px;bottom:573px;letter-spacing:-0.12px;word-spacing:-0.18px;}
#t27_3423{left:641px;bottom:556px;letter-spacing:-0.11px;}
#t28_3423{left:76px;bottom:532px;letter-spacing:-0.16px;}
#t29_3423{left:218px;bottom:532px;letter-spacing:-0.16px;}
#t2a_3423{left:346px;bottom:532px;letter-spacing:-0.12px;}
#t2b_3423{left:536px;bottom:532px;letter-spacing:-0.13px;}
#t2c_3423{left:641px;bottom:532px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2d_3423{left:76px;bottom:507px;letter-spacing:-0.16px;}
#t2e_3423{left:109px;bottom:514px;}
#t2f_3423{left:218px;bottom:507px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t2g_3423{left:346px;bottom:507px;letter-spacing:-0.12px;}
#t2h_3423{left:346px;bottom:490px;letter-spacing:-0.1px;}
#t2i_3423{left:536px;bottom:507px;letter-spacing:-0.12px;}
#t2j_3423{left:641px;bottom:507px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2k_3423{left:76px;bottom:466px;letter-spacing:-0.18px;}
#t2l_3423{left:217px;bottom:466px;letter-spacing:-0.19px;}
#t2m_3423{left:346px;bottom:466px;letter-spacing:-0.12px;}
#t2n_3423{left:536px;bottom:466px;letter-spacing:-0.12px;}
#t2o_3423{left:641px;bottom:466px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2p_3423{left:76px;bottom:441px;letter-spacing:-0.15px;}
#t2q_3423{left:218px;bottom:441px;letter-spacing:-0.19px;}
#t2r_3423{left:346px;bottom:441px;letter-spacing:-0.12px;}
#t2s_3423{left:536px;bottom:441px;letter-spacing:-0.13px;}
#t2t_3423{left:641px;bottom:441px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2u_3423{left:76px;bottom:417px;letter-spacing:-0.16px;}
#t2v_3423{left:218px;bottom:417px;letter-spacing:-0.19px;}
#t2w_3423{left:346px;bottom:417px;letter-spacing:-0.12px;}
#t2x_3423{left:346px;bottom:400px;letter-spacing:-0.12px;}
#t2y_3423{left:536px;bottom:417px;letter-spacing:-0.13px;}
#t2z_3423{left:641px;bottom:417px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t30_3423{left:76px;bottom:376px;letter-spacing:-0.15px;}
#t31_3423{left:218px;bottom:376px;letter-spacing:-0.18px;}
#t32_3423{left:346px;bottom:376px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t33_3423{left:536px;bottom:376px;letter-spacing:-0.13px;}
#t34_3423{left:641px;bottom:376px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t35_3423{left:76px;bottom:351px;letter-spacing:-0.15px;}
#t36_3423{left:218px;bottom:351px;letter-spacing:-0.18px;}
#t37_3423{left:346px;bottom:351px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t38_3423{left:536px;bottom:351px;letter-spacing:-0.13px;}
#t39_3423{left:641px;bottom:351px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3a_3423{left:76px;bottom:327px;letter-spacing:-0.16px;}
#t3b_3423{left:218px;bottom:327px;letter-spacing:-0.19px;}
#t3c_3423{left:346px;bottom:327px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t3d_3423{left:536px;bottom:327px;letter-spacing:-0.13px;}
#t3e_3423{left:641px;bottom:327px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3f_3423{left:76px;bottom:302px;letter-spacing:-0.16px;}
#t3g_3423{left:218px;bottom:302px;letter-spacing:-0.19px;}
#t3h_3423{left:346px;bottom:302px;letter-spacing:-0.1px;}
#t3i_3423{left:346px;bottom:286px;letter-spacing:-0.13px;}
#t3j_3423{left:536px;bottom:302px;letter-spacing:-0.12px;}
#t3k_3423{left:76px;bottom:261px;letter-spacing:-0.15px;}
#t3l_3423{left:218px;bottom:261px;letter-spacing:-0.19px;}
#t3m_3423{left:346px;bottom:261px;letter-spacing:-0.1px;}
#t3n_3423{left:346px;bottom:244px;letter-spacing:-0.13px;}
#t3o_3423{left:536px;bottom:261px;letter-spacing:-0.13px;}
#t3p_3423{left:76px;bottom:220px;letter-spacing:-0.16px;}
#t3q_3423{left:218px;bottom:220px;letter-spacing:-0.16px;}
#t3r_3423{left:346px;bottom:220px;letter-spacing:-0.11px;}
#t3s_3423{left:346px;bottom:203px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t3t_3423{left:536px;bottom:220px;letter-spacing:-0.12px;}
#t3u_3423{left:641px;bottom:220px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3v_3423{left:76px;bottom:179px;letter-spacing:-0.16px;}
#t3w_3423{left:218px;bottom:179px;letter-spacing:-0.12px;}
#t3x_3423{left:346px;bottom:179px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t3y_3423{left:392px;bottom:185px;}
#t3z_3423{left:536px;bottom:179px;letter-spacing:-0.11px;}
#t40_3423{left:641px;bottom:179px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t41_3423{left:71px;bottom:151px;letter-spacing:-0.14px;}
#t42_3423{left:70px;bottom:132px;letter-spacing:-0.12px;}
#t43_3423{left:205px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t44_3423{left:76px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t45_3423{left:76px;bottom:1046px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t46_3423{left:218px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t47_3423{left:218px;bottom:1046px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t48_3423{left:346px;bottom:1055px;letter-spacing:-0.15px;word-spacing:0.07px;}
#t49_3423{left:536px;bottom:1063px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t4a_3423{left:536px;bottom:1046px;letter-spacing:-0.14px;}
#t4b_3423{left:641px;bottom:1055px;letter-spacing:-0.17px;}

.s1_3423{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3423{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3423{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_3423{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_3423{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3423{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3423{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3423" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3423Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3423" style="-webkit-user-select: none;"><object width="935" height="1210" data="3423/3423.svg" type="image/svg+xml" id="pdf3423" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3423" class="t s1_3423">Vol. 3A </span><span id="t2_3423" class="t s1_3423">11-39 </span>
<span id="t3_3423" class="t s2_3423">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3423" class="t s3_3423">817H </span><span id="t5_3423" class="t s3_3423">170H </span><span id="t6_3423" class="t s3_3423">ISR bits 255:224 </span><span id="t7_3423" class="t s3_3423">Read-only </span>
<span id="t8_3423" class="t s3_3423">818H </span><span id="t9_3423" class="t s3_3423">180H </span><span id="ta_3423" class="t s3_3423">Trigger Mode Register (TMR); </span>
<span id="tb_3423" class="t s3_3423">bits 31:0 </span>
<span id="tc_3423" class="t s3_3423">Read-only </span>
<span id="td_3423" class="t s3_3423">819H </span><span id="te_3423" class="t s3_3423">190H </span><span id="tf_3423" class="t s3_3423">TMR bits 63:32 </span><span id="tg_3423" class="t s3_3423">Read-only </span>
<span id="th_3423" class="t s3_3423">81AH </span><span id="ti_3423" class="t s3_3423">1A0H </span><span id="tj_3423" class="t s3_3423">TMR bits 95:64 </span><span id="tk_3423" class="t s3_3423">Read-only </span>
<span id="tl_3423" class="t s3_3423">81BH </span><span id="tm_3423" class="t s3_3423">1B0H </span><span id="tn_3423" class="t s3_3423">TMR bits 127:96 </span><span id="to_3423" class="t s3_3423">Read-only </span>
<span id="tp_3423" class="t s3_3423">81CH </span><span id="tq_3423" class="t s3_3423">1C0H </span><span id="tr_3423" class="t s3_3423">TMR bits 159:128 </span><span id="ts_3423" class="t s3_3423">Read-only </span>
<span id="tt_3423" class="t s3_3423">81DH </span><span id="tu_3423" class="t s3_3423">1D0H </span><span id="tv_3423" class="t s3_3423">TMR bits 191:160 </span><span id="tw_3423" class="t s3_3423">Read-only </span>
<span id="tx_3423" class="t s3_3423">81EH </span><span id="ty_3423" class="t s3_3423">1E0H </span><span id="tz_3423" class="t s3_3423">TMR bits 223:192 </span><span id="t10_3423" class="t s3_3423">Read-only </span>
<span id="t11_3423" class="t s3_3423">81FH </span><span id="t12_3423" class="t s3_3423">1F0H </span><span id="t13_3423" class="t s3_3423">TMR bits 255:224 </span><span id="t14_3423" class="t s3_3423">Read-only </span>
<span id="t15_3423" class="t s3_3423">820H </span><span id="t16_3423" class="t s3_3423">200H </span><span id="t17_3423" class="t s3_3423">Interrupt Request Register </span>
<span id="t18_3423" class="t s3_3423">(IRR); bits 31:0 </span>
<span id="t19_3423" class="t s3_3423">Read-only </span>
<span id="t1a_3423" class="t s3_3423">821H </span><span id="t1b_3423" class="t s3_3423">210H </span><span id="t1c_3423" class="t s3_3423">IRR bits 63:32 </span><span id="t1d_3423" class="t s3_3423">Read-only </span>
<span id="t1e_3423" class="t s3_3423">822H </span><span id="t1f_3423" class="t s3_3423">220H </span><span id="t1g_3423" class="t s3_3423">IRR bits 95:64 </span><span id="t1h_3423" class="t s3_3423">Read-only </span>
<span id="t1i_3423" class="t s3_3423">823H </span><span id="t1j_3423" class="t s3_3423">230H </span><span id="t1k_3423" class="t s3_3423">IRR bits 127:96 </span><span id="t1l_3423" class="t s3_3423">Read-only </span>
<span id="t1m_3423" class="t s3_3423">824H </span><span id="t1n_3423" class="t s3_3423">240H </span><span id="t1o_3423" class="t s3_3423">IRR bits 159:128 </span><span id="t1p_3423" class="t s3_3423">Read-only </span>
<span id="t1q_3423" class="t s3_3423">825H </span><span id="t1r_3423" class="t s3_3423">250H </span><span id="t1s_3423" class="t s3_3423">IRR bits 191:160 </span><span id="t1t_3423" class="t s3_3423">Read-only </span>
<span id="t1u_3423" class="t s3_3423">826H </span><span id="t1v_3423" class="t s3_3423">260H </span><span id="t1w_3423" class="t s3_3423">IRR bits 223:192 </span><span id="t1x_3423" class="t s3_3423">Read-only </span>
<span id="t1y_3423" class="t s3_3423">827H </span><span id="t1z_3423" class="t s3_3423">270H </span><span id="t20_3423" class="t s3_3423">IRR bits 255:224 </span><span id="t21_3423" class="t s3_3423">Read-only </span>
<span id="t22_3423" class="t s3_3423">828H </span><span id="t23_3423" class="t s3_3423">280H </span><span id="t24_3423" class="t s3_3423">Error Status Register (ESR) </span><span id="t25_3423" class="t s3_3423">Read/write </span><span id="t26_3423" class="t s3_3423">WRMSR of a non-zero value causes </span>
<span id="t27_3423" class="t s3_3423">#GP(0). See Section 11.5.3. </span>
<span id="t28_3423" class="t s3_3423">82FH </span><span id="t29_3423" class="t s3_3423">2F0H </span><span id="t2a_3423" class="t s3_3423">LVT CMCI register </span><span id="t2b_3423" class="t s3_3423">Read/write </span><span id="t2c_3423" class="t s3_3423">See Figure 11-8 for reserved bits. </span>
<span id="t2d_3423" class="t s3_3423">830H </span>
<span id="t2e_3423" class="t s4_3423">4 </span>
<span id="t2f_3423" class="t s3_3423">300H and 310H </span><span id="t2g_3423" class="t s3_3423">Interrupt Command Register </span>
<span id="t2h_3423" class="t s3_3423">(ICR) </span>
<span id="t2i_3423" class="t s3_3423">Read/write </span><span id="t2j_3423" class="t s3_3423">See Figure 11-28 for reserved bits </span>
<span id="t2k_3423" class="t s3_3423">832H </span><span id="t2l_3423" class="t s3_3423">320H </span><span id="t2m_3423" class="t s3_3423">LVT Timer register </span><span id="t2n_3423" class="t s3_3423">Read/write </span><span id="t2o_3423" class="t s3_3423">See Figure 11-8 for reserved bits. </span>
<span id="t2p_3423" class="t s3_3423">833H </span><span id="t2q_3423" class="t s3_3423">330H </span><span id="t2r_3423" class="t s3_3423">LVT Thermal Sensor register </span><span id="t2s_3423" class="t s3_3423">Read/write </span><span id="t2t_3423" class="t s3_3423">See Figure 11-8 for reserved bits. </span>
<span id="t2u_3423" class="t s3_3423">834H </span><span id="t2v_3423" class="t s3_3423">340H </span><span id="t2w_3423" class="t s3_3423">LVT Performance Monitoring </span>
<span id="t2x_3423" class="t s3_3423">register </span>
<span id="t2y_3423" class="t s3_3423">Read/write </span><span id="t2z_3423" class="t s3_3423">See Figure 11-8 for reserved bits. </span>
<span id="t30_3423" class="t s3_3423">835H </span><span id="t31_3423" class="t s3_3423">350H </span><span id="t32_3423" class="t s3_3423">LVT LINT0 register </span><span id="t33_3423" class="t s3_3423">Read/write </span><span id="t34_3423" class="t s3_3423">See Figure 11-8 for reserved bits. </span>
<span id="t35_3423" class="t s3_3423">836H </span><span id="t36_3423" class="t s3_3423">360H </span><span id="t37_3423" class="t s3_3423">LVT LINT1 register </span><span id="t38_3423" class="t s3_3423">Read/write </span><span id="t39_3423" class="t s3_3423">See Figure 11-8 for reserved bits. </span>
<span id="t3a_3423" class="t s3_3423">837H </span><span id="t3b_3423" class="t s3_3423">370H </span><span id="t3c_3423" class="t s3_3423">LVT Error register </span><span id="t3d_3423" class="t s3_3423">Read/write </span><span id="t3e_3423" class="t s3_3423">See Figure 11-8 for reserved bits. </span>
<span id="t3f_3423" class="t s3_3423">838H </span><span id="t3g_3423" class="t s3_3423">380H </span><span id="t3h_3423" class="t s3_3423">Initial Count register (for </span>
<span id="t3i_3423" class="t s3_3423">Timer) </span>
<span id="t3j_3423" class="t s3_3423">Read/write </span>
<span id="t3k_3423" class="t s3_3423">839H </span><span id="t3l_3423" class="t s3_3423">390H </span><span id="t3m_3423" class="t s3_3423">Current Count register (for </span>
<span id="t3n_3423" class="t s3_3423">Timer) </span>
<span id="t3o_3423" class="t s3_3423">Read-only </span>
<span id="t3p_3423" class="t s3_3423">83EH </span><span id="t3q_3423" class="t s3_3423">3E0H </span><span id="t3r_3423" class="t s3_3423">Divide Configuration Register </span>
<span id="t3s_3423" class="t s3_3423">(DCR; for Timer) </span>
<span id="t3t_3423" class="t s3_3423">Read/write </span><span id="t3u_3423" class="t s3_3423">See Figure 11-10 for reserved bits. </span>
<span id="t3v_3423" class="t s3_3423">83FH </span><span id="t3w_3423" class="t s3_3423">Not available </span><span id="t3x_3423" class="t s3_3423">SELF IPI </span>
<span id="t3y_3423" class="t s4_3423">5 </span>
<span id="t3z_3423" class="t s3_3423">Write-only </span><span id="t40_3423" class="t s3_3423">Available only in x2APIC mode. </span>
<span id="t41_3423" class="t s5_3423">NOTES: </span>
<span id="t42_3423" class="t s3_3423">1. WRMSR causes #GP(0) for read-only registers. </span>
<span id="t43_3423" class="t s6_3423">Table 11-6. Local APIC Register Address Map Supported by x2APIC (Contd.) </span>
<span id="t44_3423" class="t s7_3423">MSR Address </span>
<span id="t45_3423" class="t s7_3423">(x2APIC mode) </span>
<span id="t46_3423" class="t s7_3423">MMIO Offset </span>
<span id="t47_3423" class="t s7_3423">(xAPIC mode) </span>
<span id="t48_3423" class="t s7_3423">Register Name </span>
<span id="t49_3423" class="t s7_3423">MSR R/W </span>
<span id="t4a_3423" class="t s7_3423">Semantics </span>
<span id="t4b_3423" class="t s7_3423">Comments </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
