
---------- Begin Simulation Statistics ----------
final_tick                               278496153500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82830                       # Simulator instruction rate (inst/s)
host_mem_usage                                 696472                       # Number of bytes of host memory used
host_op_rate                                   150892                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2338.53                       # Real time elapsed on the host
host_tick_rate                              119090276                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   193699288                       # Number of instructions simulated
sim_ops                                     352865325                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.278496                       # Number of seconds simulated
sim_ticks                                278496153500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 1191                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1193                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              1200                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1173                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1191                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               18                       # Number of indirect misses.
system.cpu.branchPred.lookups                    1200                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1185                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   193699288                       # Number of instructions committed
system.cpu.committedOps                     352865325                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.875552                       # CPI: cycles per instruction
system.cpu.discardedOps                      77937761                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.rdAccesses                    37653262                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                         24575                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                    35644928                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            26                       # TLB misses on write requests
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions               1206                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        11126703                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.347759                       # IPC: instructions per cycle
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    94057196                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            54                       # TLB misses on write requests
system.cpu.numCycles                        556992307                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              130318      0.04%      0.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu               296762778     84.10%     84.14% # Class of committed instruction
system.cpu.op_class_0::IntMult                  21402      0.01%     84.14% # Class of committed instruction
system.cpu.op_class_0::IntDiv                      21      0.00%     84.14% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 12464      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    374      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                  10484      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                  11124      0.00%     84.15% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 22900      0.01%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  186      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     84.16% # Class of committed instruction
system.cpu.op_class_0::MemRead               37002843     10.49%     94.65% # Class of committed instruction
system.cpu.op_class_0::MemWrite              18788158      5.32%     99.97% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             48712      0.01%     99.98% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            53561      0.02%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                352865325                       # Class of committed instruction
system.cpu.tickCycles                       545865604                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                  1194                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2091                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       602223                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1205442                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 278496153500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1144                       # Transaction distribution
system.membus.trans_dist::ReadExReq               947                       # Transaction distribution
system.membus.trans_dist::ReadExResp              947                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1144                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         4182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4182                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       133824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       133824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  133824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2091                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2091    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2091                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2536500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           11257250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 278496153500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            565964                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       563433                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        36891                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1897                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37256                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37256                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         37379                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       528586                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       111648                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1697014                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1808662                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4753216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     72273600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               77026816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           603221                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000005                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002230                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 603218    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             603221                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1203045000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         848763000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          56067000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 278496153500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                36492                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               564637                       # number of demand (read+write) hits
system.l2.demand_hits::total                   601129                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               36492                       # number of overall hits
system.l2.overall_hits::.cpu.data              564637                       # number of overall hits
system.l2.overall_hits::total                  601129                       # number of overall hits
system.l2.demand_misses::.cpu.inst                887                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1205                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2092                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               887                       # number of overall misses
system.l2.overall_misses::.cpu.data              1205                       # number of overall misses
system.l2.overall_misses::total                  2092                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     66857000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    102527500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        169384500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     66857000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    102527500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       169384500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            37379                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           565842                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               603221                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           37379                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          565842                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              603221                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.023730                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.002130                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.003468                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.023730                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.002130                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.003468                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75374.295378                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85085.062241                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80967.734226                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75374.295378                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85085.062241                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80967.734226                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1205                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2092                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1205                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2092                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     57997000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     90477500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    148474500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     57997000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     90477500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    148474500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.023730                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.002130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.003468                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.023730                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.002130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.003468                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65385.569335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75085.062241                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70972.514340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65385.569335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75085.062241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70972.514340                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       563433                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           563433                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       563433                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       563433                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        36891                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            36891                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        36891                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        36891                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             36309                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 36309                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             947                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 947                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     80379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      80379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37256                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.025419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.025419                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84878.035903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84878.035903                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          947                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            947                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     70909500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     70909500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.025419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025419                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74878.035903                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74878.035903                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          36492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              36492                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          887                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              887                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     66857000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     66857000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        37379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          37379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.023730                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.023730                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75374.295378                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75374.295378                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          887                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     57997000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     57997000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.023730                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.023730                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65385.569335                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65385.569335                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        528328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            528328                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22148000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22148000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       528586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        528586                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000488                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000488                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85844.961240                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85844.961240                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19568000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19568000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000488                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000488                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75844.961240                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75844.961240                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 278496153500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1994.881004                       # Cycle average of tags in use
system.l2.tags.total_refs                     1205440                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2091                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    576.489718                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       821.227981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1173.653023                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.100248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.143268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.243516                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2091                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2025                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.255249                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9645619                       # Number of tag accesses
system.l2.tags.data_accesses                  9645619                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 278496153500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          56704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          77120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             133824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        56704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56704                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             886                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1205                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2091                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            203608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            276916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                480524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       203608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           203608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           203608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           276916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               480524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               75713                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2091                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2091                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                59                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                75                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     23318000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   10455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                62524250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11151.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29901.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1020                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 48.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2091                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    123.966134                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.549110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   174.563170                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          858     80.71%     80.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           89      8.37%     89.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           34      3.20%     92.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           30      2.82%     95.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      1.03%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      1.32%     97.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            3      0.28%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.75%     98.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      1.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1063                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 133824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  133824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  278496075000                       # Total gap between requests
system.mem_ctrls.avgGap                  133187984.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        56704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        77120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 203607.839057640696                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 276915.853345888318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          886                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1205                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21742500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     40781750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24540.07                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33843.78                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    48.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4241160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2239050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             7375620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     21983828880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4937981820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     102784222560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       129719889090                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.787004                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 267168194500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   9299420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2028539000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3405780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1795035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             7554120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     21983828880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4770875490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     102924943680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       129692402985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.688310                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 267536548000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   9299420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1660185500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    278496153500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 278496153500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     94019817                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         94019817                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     94019817                       # number of overall hits
system.cpu.icache.overall_hits::total        94019817                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        37379                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          37379                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        37379                       # number of overall misses
system.cpu.icache.overall_misses::total         37379                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    543475000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    543475000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    543475000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    543475000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     94057196                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     94057196                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     94057196                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     94057196                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000397                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000397                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000397                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000397                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14539.581048                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14539.581048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14539.581048                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14539.581048                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        36891                       # number of writebacks
system.cpu.icache.writebacks::total             36891                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        37379                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        37379                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        37379                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        37379                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    506097000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    506097000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    506097000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    506097000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000397                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000397                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000397                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000397                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13539.607801                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13539.607801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13539.607801                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13539.607801                       # average overall mshr miss latency
system.cpu.icache.replacements                  36891                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     94019817                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        94019817                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        37379                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         37379                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    543475000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    543475000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     94057196                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     94057196                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000397                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000397                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14539.581048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14539.581048                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        37379                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        37379                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    506097000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    506097000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000397                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000397                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13539.607801                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13539.607801                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 278496153500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           467.357375                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            94057195                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             37378                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2516.378485                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   467.357375                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.912807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.912807                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           86                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          394                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         188151770                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        188151770                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 278496153500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 278496153500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 278496153500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 278496153500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 278496153500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 278496153500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     55859507                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         55859507                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     55859507                       # number of overall hits
system.cpu.dcache.overall_hits::total        55859507                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       596315                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         596315                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       596315                       # number of overall misses
system.cpu.dcache.overall_misses::total        596315                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   7690305000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7690305000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7690305000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7690305000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     56455822                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     56455822                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     56455822                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     56455822                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010563                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010563                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010563                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010563                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12896.380269                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12896.380269                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12896.380269                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12896.380269                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       563433                       # number of writebacks
system.cpu.dcache.writebacks::total            563433                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        30473                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        30473                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        30473                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        30473                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       565842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       565842                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       565842                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       565842                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6909586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6909586000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6909586000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6909586000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.010023                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010023                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010023                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010023                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12211.157885                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12211.157885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12211.157885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12211.157885                       # average overall mshr miss latency
system.cpu.dcache.replacements                 565330                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37083393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37083393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       530509                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        530509                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6940548500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6940548500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37613902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37613902                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014104                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13082.810094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13082.810094                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1923                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1923                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       528586                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       528586                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6389206500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6389206500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014053                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12087.354754                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12087.354754                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     18776114                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       18776114                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        65806                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        65806                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    749756500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    749756500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     18841920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     18841920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 11393.436769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 11393.436769                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        28550                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        28550                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        37256                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        37256                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    520379500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    520379500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001977                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001977                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 13967.669637                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13967.669637                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 278496153500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.996824                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            56425349                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            565842                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             99.719266                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.996824                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996088                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996088                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         113477486                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        113477486                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 278496153500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
