
---------- Begin Simulation Statistics ----------
final_tick                               1940716811500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105714                       # Simulator instruction rate (inst/s)
host_mem_usage                                4564444                       # Number of bytes of host memory used
host_op_rate                                   200110                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 19391.90                       # Real time elapsed on the host
host_tick_rate                               37633324                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000007                       # Number of instructions simulated
sim_ops                                    3880515037                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.729782                       # Number of seconds simulated
sim_ticks                                729781835250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       358513                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        717020                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect        13035                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     81902500                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    619289271                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     90226284                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    391071099                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses    300844815                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     721774501                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      32518435                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted     63263443                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1500122262                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes     1020759195                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     81902509                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        229908759                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    118177294                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           48                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts   2266725359                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000004                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1892299055                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1096721322                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.725415                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.668060                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    611222298     55.73%     55.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    143646798     13.10%     68.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     59641659      5.44%     74.27% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     70737782      6.45%     80.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     37353868      3.41%     84.12% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     25781200      2.35%     86.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     17707192      1.61%     88.09% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     12453231      1.14%     89.22% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    118177294     10.78%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1096721322                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts             5665                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      9729214                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1885841317                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           241042934                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass      6152409      0.33%      0.33% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu   1543783870     81.58%     81.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       177059      0.01%     81.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      4800256      0.25%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd          245      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu          536      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt          994      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc         2591      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt           10      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            1      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            1      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    241042382     12.74%     94.91% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     96338140      5.09%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          552      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            9      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1892299055                       # Class of committed instruction
system.switch_cpus_1.commit.refs            337381083                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000004                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1892299055                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.459564                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.459564                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    327234579                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   5408092395                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      305905721                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       675491954                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     82027779                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     67492157                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         389552041                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses             1336621                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         134317138                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              457143                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         721774501                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       331755875                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           980988579                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes     19756312                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          166                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           3151455122                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           21                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          148                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles     164055558                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.494514                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    395135503                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    122744719                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.159176                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1458152196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     4.107240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.670403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      567833962     38.94%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       29106152      2.00%     40.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       47440634      3.25%     44.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       34580832      2.37%     46.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       38711316      2.65%     49.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       57062773      3.91%     53.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       60552217      4.15%     57.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       25135723      1.72%     59.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      597728587     40.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1458152196                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads           13840                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           6407                       # number of floating regfile writes
system.switch_cpus_1.idleCycles               1411474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts    114985232                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      336319058                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.201709                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          523873856                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        134316935                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles     279603238                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    521548025                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           95                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1335128                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    216732852                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   4159004753                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    389556921                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts    209060444                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   3213534137                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        26460                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents       466070                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     82027779                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       501171                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked         2017                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     15329271                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       954742                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation       196301                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads        60606                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    280505091                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores    120394703                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents       196301                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect    110116805                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      4868427                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      3343014320                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          3139716533                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.708209                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      2367553223                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.151134                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           3168773992                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3733176908                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    2662758182                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.685136                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.685136                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass     50857454      1.49%      1.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu   2782509059     81.30%     82.78% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       638073      0.02%     82.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      5011901      0.15%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd          251      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu          609      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt         1746      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc         3385      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt           25      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            1      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            1      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    431728867     12.61%     95.56% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    151841004      4.44%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead         1534      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          671      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   3422594581                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          9493                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads        18902                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         8656                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes        14139                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt         113359572                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.033121                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu     104078479     91.81%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu           14      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     91.81% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7227419      6.38%     98.19% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      2053494      1.81%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite          166      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   3485087206                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   8473452464                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   3139707877                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   6425866020                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       4159004561                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      3422594581                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded          192                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined   2266705698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     56770436                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          144                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined   2996183851                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1458152196                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.347214                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.721173                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    698573523     47.91%     47.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     91464540      6.27%     54.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     83140249      5.70%     59.88% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     75074917      5.15%     65.03% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     99024952      6.79%     71.82% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5    115997377      7.96%     79.78% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6    153423610     10.52%     90.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     88627785      6.08%     96.38% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8     52825243      3.62%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1458152196                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.344944                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         331755904                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  75                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20449421                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     15225947                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    521548025                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    216732852                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads    1398266146                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           72                       # number of misc regfile writes
system.switch_cpus_1.numCycles             1459563670                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     327211667                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2277656991                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      1530126                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      358677357                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      1070375                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2591240                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups  11466066752                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   4992824761                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   5796074586                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       678766087                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents       646744                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     82027779                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     11468199                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     3518417590                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups        15236                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   6489413877                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         1102                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts           49                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        57747975                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           49                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         5137568416                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        8688461166                       # The number of ROB writes
system.switch_cpus_1.timesIdled                200833                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3276687                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          664                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6149796                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            664                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1194445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         3611                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2135261                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           3611                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             340869                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       270980                       # Transaction distribution
system.membus.trans_dist::CleanEvict            87521                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17638                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17638                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        340869                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      1075527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      1075527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1075527                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     40287168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     40287168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                40287168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            358519                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  358519    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              358519                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1880669500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1966951000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1940716811500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1940716811500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2287929                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1273594                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1017207                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          873107                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          403578                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         403578                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           585180                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          585180                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       2287929                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3051621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      6374862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9426483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    130202496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    182060800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              312263296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          290799                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18226944                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3567486                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000187                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013662                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3566820     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    666      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3567486                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5080903000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2986325131                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1526018583                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst      1014787                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       917504                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1932291                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst      1014787                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       917504                       # number of overall hits
system.l2.overall_hits::total                 1932291                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         2420                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       938398                       # number of demand (read+write) misses
system.l2.demand_misses::total                 940818                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         2420                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       938398                       # number of overall misses
system.l2.overall_misses::total                940818                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    153668000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  54823525000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      54977193000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    153668000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  54823525000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     54977193000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst      1017207                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1855902                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2873109                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      1017207                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1855902                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2873109                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.002379                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.505629                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.327456                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.002379                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.505629                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.327456                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 63499.173554                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 58422.465734                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 58435.524193                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 63499.173554                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 58422.465734                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 58435.524193                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              284795                       # number of writebacks
system.l2.writebacks::total                    284795                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst         2420                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       938398                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            940818                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         2420                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       938398                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           940818                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    129468000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  45439545000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  45569013000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    129468000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  45439545000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  45569013000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.002379                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.505629                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.327456                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.002379                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.505629                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.327456                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 53499.173554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 48422.465734                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48435.524193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 53499.173554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 48422.465734                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48435.524193                       # average overall mshr miss latency
system.l2.replacements                         287188                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       988798                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           988798                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       988798                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       988798                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1017207                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1017207                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1017207                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1017207                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       653664                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        653664                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data       149987                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               149987                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data       253591                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             253591                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data       403578                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           403578                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.628357                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.628357                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data       253591                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        253591                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data   4184650000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   4184650000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.628357                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.628357                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16501.571428                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16501.571428                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       554048                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                554048                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data        31132                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31132                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   2144780500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2144780500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       585180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            585180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.053201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.053201                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 68893.116408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68893.116408                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data        31132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31132                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1833460500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1833460500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.053201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.053201                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 58893.116408                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58893.116408                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      1014787                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       363456                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1378243                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         2420                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       907266                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           909686                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    153668000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  52678744500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  52832412500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      1017207                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      1270722                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        2287929                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.002379                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.713977                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.397602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 63499.173554                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 58063.174967                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 58077.636129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         2420                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       907266                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       909686                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    129468000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  43606084500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  43735552500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.002379                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.713977                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.397602                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 53499.173554                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 48063.174967                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 48077.636129                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3902.750706                       # Cycle average of tags in use
system.l2.tags.total_refs                     4328421                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2009943                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.153504                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    3902.750706                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.952820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.952820                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3933                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          426                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.960205                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51204357                       # Number of tag accesses
system.l2.tags.data_accesses                 51204357                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst         1381                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data       580930                       # number of demand (read+write) hits
system.l3.demand_hits::total                   582311                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst         1381                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data       580930                       # number of overall hits
system.l3.overall_hits::total                  582311                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst         1039                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       357468                       # number of demand (read+write) misses
system.l3.demand_misses::total                 358507                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst         1039                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       357468                       # number of overall misses
system.l3.overall_misses::total                358507                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst     97563500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  32525588000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      32623151500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst     97563500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  32525588000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     32623151500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst         2420                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data       938398                       # number of demand (read+write) accesses
system.l3.demand_accesses::total               940818                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst         2420                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data       938398                       # number of overall (read+write) accesses
system.l3.overall_accesses::total              940818                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.429339                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.380934                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.381059                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.429339                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.380934                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.381059                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 93901.347449                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 90988.810187                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 90997.251100                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 93901.347449                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 90988.810187                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 90997.251100                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              270980                       # number of writebacks
system.l3.writebacks::total                    270980                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst         1039                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       357468                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            358507                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst         1039                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       357468                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           358507                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst     87173500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  28950908000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  29038081500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst     87173500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  28950908000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  29038081500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.429339                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.380934                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.381059                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.429339                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.380934                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.381059                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 83901.347449                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 80988.810187                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 80997.251100                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 83901.347449                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 80988.810187                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 80997.251100                       # average overall mshr miss latency
system.l3.replacements                         361621                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       284795                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           284795                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       284795                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       284795                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          490                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           490                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data       253579                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total               253579                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data           12                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data       253591                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total           253591                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.000047                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.000047                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data           12                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            12                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data       230000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       230000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.000047                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.000047                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 19166.666667                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19166.666667                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        13494                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 13494                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        17638                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17638                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   1477752000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    1477752000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data        31132                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             31132                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.566555                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.566555                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 83782.288241                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 83782.288241                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        17638                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17638                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   1301372000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1301372000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.566555                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.566555                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 73782.288241                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 73782.288241                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst         1381                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       567436                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             568817                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst         1039                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data       339830                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total           340869                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst     97563500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data  31047836000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total  31145399500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst         2420                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       907266                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         909686                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.429339                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.374565                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.374711                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 93901.347449                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 91362.846129                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 91370.583714                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         1039                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data       339830                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total       340869                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     87173500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  27649536000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total  27736709500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.429339                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.374565                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.374711                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 83901.347449                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 81362.846129                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 81370.583714                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     2910595                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    394389                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      7.380011                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     301.381041                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst         0.343442                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data      1005.140270                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst     0.332954                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  1200.202151                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst   107.694087                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 30152.906056                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.009197                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.000010                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.030674                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000010                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.036627                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.003287                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.920194                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         5985                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        26395                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  34525797                       # Number of tag accesses
system.l3.tags.data_accesses                 34525797                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            909686                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       555775                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          746698                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq          253591                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp         253591                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            31132                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           31132                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        909686                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3329670                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side     78439232                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          361621                       # Total snoops (count)
system.tol3bus.snoopTraffic                  17342720                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1556030                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.002321                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.048117                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1552419     99.77%     99.77% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   3611      0.23%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1556030                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1352425500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1538022500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        66496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     22877952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           22944448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        66496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         66496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17342720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17342720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         1039                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       357468                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              358507                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       270980                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             270980                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        91118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     31349029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              31440147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        91118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            91118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23764253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23764253                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23764253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        91118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     31349029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             55204400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    270980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      1039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    357441.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002262620500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15370                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15370                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1165262                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             255845                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      358507                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     270980                       # Number of write requests accepted
system.mem_ctrls.readBursts                    358507                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   270980                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             22322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22630                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             22234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             22632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             22700                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             22105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             22248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             22168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             22658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            22370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            22443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            22175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            22529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            22197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            22686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             16878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             17034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             17019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             16777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             17105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             17096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             16849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             16866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             16674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             17223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            16769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16691                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            16820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            17153                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.79                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7510091000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1792400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14231591000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20949.82                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39699.82                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    13631                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     959                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  3.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                358507                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               270980                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  306851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   51468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  15231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       614853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     65.518672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.024435                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    11.354166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       601109     97.76%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13570      2.21%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          103      0.02%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           32      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       614853                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.323227                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.074434                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      3.476590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14-15            13      0.08%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-17           324      2.11%      2.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19          1473      9.58%     11.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21          3168     20.61%     32.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23          3731     24.27%     56.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25          3016     19.62%     76.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27          1842     11.98%     88.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29          1007      6.55%     94.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31           485      3.16%     97.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-33           176      1.15%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34-35            83      0.54%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-37            29      0.19%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39            15      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-41             4      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::42-43             2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-45             1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::50-51             1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15370                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.629343                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.602262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.961940                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3647     23.73%     23.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               57      0.37%     24.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10029     65.25%     89.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1620     10.54%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15370                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               22942720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                17341632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                22944448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             17342720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        31.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        23.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     31.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  729792545000                       # Total gap between requests
system.mem_ctrls.avgGap                    1159344.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        66496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     22876224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     17341632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 91117.641996694249                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 31346661.282907016575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 23762761.913715366274                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         1039                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       357468                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       270980                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     44333750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  14187257250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 17283745671500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     42669.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     39688.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  63782366.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                     2.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2194700340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1166510895                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1279673640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          706469580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     57608363280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     181138162500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     127698826560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       371792706795                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        509.457332                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 330094647750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  24369001500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 375318186000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2195350080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1166856240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1279873560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          707957280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     57608363280.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     181030868550                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     127789179360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       371778448350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        509.437794                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 330322707000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  24369001500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 375090126750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1352580156                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     67386350                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    330572512                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1750539018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1352580156                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     67386350                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    330572512                       # number of overall hits
system.cpu.icache.overall_hits::total      1750539018                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       285059                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst        13320                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      1183363                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1481742                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       285059                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst        13320                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      1183363                       # number of overall misses
system.cpu.icache.overall_misses::total       1481742                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    174419000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  14320801497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14495220497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    174419000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  14320801497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14495220497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1352865215                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     67399670                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    331755875                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1752020760                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1352865215                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     67399670                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    331755875                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1752020760                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000211                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.003567                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000846                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000211                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.003567                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000846                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13094.519520                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 12101.782375                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9782.553573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13094.519520                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 12101.782375                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9782.553573                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2762                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                39                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.820513                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1315074                       # number of writebacks
system.cpu.icache.writebacks::total           1315074                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst       166156                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       166156                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst       166156                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       166156                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        13320                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      1017207                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1030527                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        13320                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      1017207                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1030527                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    161099000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  12353527498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  12514626498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    161099000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  12353527498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  12514626498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.003066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000588                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.003066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000588                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12094.519520                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12144.556121                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12143.909376                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12094.519520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12144.556121                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12143.909376                       # average overall mshr miss latency
system.cpu.icache.replacements                1315074                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1352580156                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     67386350                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    330572512                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1750539018                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       285059                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        13320                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      1183363                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1481742                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    174419000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  14320801497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14495220497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1352865215                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     67399670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    331755875                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1752020760                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000211                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000198                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.003567                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000846                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13094.519520                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 12101.782375                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9782.553573                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst       166156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       166156                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        13320                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      1017207                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1030527                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    161099000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  12353527498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  12514626498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000198                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.003066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000588                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12094.519520                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12144.556121                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12143.909376                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.553985                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1751854604                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1315586                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1331.615420                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   357.250456                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     3.087030                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   151.216499                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.697755                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.006029                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.295345                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999129                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          340                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        7009398626                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       7009398626                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    373039426                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     16423151                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    466993667                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        856456244                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    373039426                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     16423151                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    466993667                       # number of overall hits
system.cpu.dcache.overall_hits::total       856456244                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10030093                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data        95726                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2877231                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13003050                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10030093                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data        95726                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2877231                       # number of overall misses
system.cpu.dcache.overall_misses::total      13003050                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   3401173000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  91988552987                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  95389725987                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   3401173000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  91988552987                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  95389725987                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383069519                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     16518877                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    469870898                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    869459294                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383069519                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     16518877                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    469870898                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    869459294                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026183                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.005795                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.006123                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014955                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026183                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005795                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.006123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014955                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 35530.294800                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 31971.208772                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7335.950103                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 35530.294800                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 31971.208772                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7335.950103                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41567                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          818                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3382                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.290656                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   204.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10159993                       # number of writebacks
system.cpu.dcache.writebacks::total          10159993                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       625751                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       625751                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       625751                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       625751                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        95726                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      2251480                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2347206                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        95726                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      2251480                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2347206                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   3305447000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  75513138487                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  78818585487                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   3305447000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  75513138487                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  78818585487                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.005795                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.004792                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002700                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.005795                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.004792                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002700                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 34530.294800                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 33539.333455                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33579.747788                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 34530.294800                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 33539.333455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33579.747788                       # average overall mshr miss latency
system.cpu.dcache.replacements               11651045                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    226395386                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11964001                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    371644276                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       610003663                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       905512                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        48838                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1888473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2842823                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   2502679500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  73933647000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  76436326500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    227300898                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12012839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    373532749                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    612846486                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003984                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.005056                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004639                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51244.512470                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 39149.962430                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26887.472945                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       617025                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       617025                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        48838                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1271448                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1320286                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2453841500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  58456586500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  60910428000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.004065                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.003404                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002154                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 50244.512470                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 45976.387945                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46134.267878                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    146644040                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      4459150                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     95349391                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      246452581                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      9124581                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        46888                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       988758                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10160227                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    898493500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  18054905987                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18953399487                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    155768621                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      4506038                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     96338149                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    256612808                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.058578                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.010406                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.010263                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039594                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19162.546920                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 18260.187009                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  1865.450397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         8726                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8726                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        46888                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       980032                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1026920                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    851605500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  17056551987                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17908157487                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.010173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18162.546920                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 17404.076588                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17438.707482                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.996953                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           868843084                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          11651557                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.568840                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   300.422992                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    22.136212                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   189.437750                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.586764                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.043235                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.369996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3489488733                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3489488733                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1940716811500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1123541832500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 817174979000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
