# Car Parking System

This Verilog project simulates a simple car parking system.

## Modules
- `car_parking_tb`: Testbench module.
- `car_parking`: Main car parking module.

## Inputs
- `vehicle_no`: Vehicle number (32-bit).
- `gate`: Gate control output.
- `clk`: Clock input.
- `vehicle_present`: Input signal indicating vehicle presence.
- `password`: Password input (4-bit).
- `password_entered`: Input signal indicating password entry.
- `reset`: Reset input.
- `password_check`: Checks if the entered password is correct.
- `car_parked`: Car parked output.

## Simulation 
![car_parking](https://github.com/Nilesh002/Car-Parking-System/assets/105161049/e658b23d-9db7-4f9d-9356-bd2a7997f67f)

## Usage
1. Clone the repository.
2. Run the simulation using a Verilog simulator.

## License
This project is licensed under the [MIT License](LICENSE).
