-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.3d/815731 Production Release                     
-- Build Date:               Wed Apr 24 14:54:19 PDT 2019                        
                                                                                 
-- Generated by:             695r48@ecegrid-thin4.ecn.purdue.edu                 
-- Generated date:           Sat Nov 13 22:48:05 EST 2021                        

Solution Settings: fir.v21
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/fir_inc.h
      $MGC_HOME/shared/include/ac_fixed.h
        $MGC_HOME/shared/include/ac_int.h
    $PROJECT_HOME/fir.cpp
      $PROJECT_HOME/fir_inc.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /fir/core                          69       3          1            0  0          
    Design Total:                      69       3          1            0  1          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /fir/core                
    
  I/O Data Ranges
    Port                 Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    -------------------- ---- -------- --------- --------- ------- -------- --------
    clk                  IN   Unsigned         1                                     
    rst                  IN   Unsigned         1                                     
    coeffs:rsc.z         IN   Unsigned       512                                     
    in1:rsc.dat          IN   Unsigned        16                                     
    coeffs:rsc.triosy.lz OUT  Unsigned         1                                     
    in1:rsc.triosy.lz    OUT  Unsigned         1                                     
    out1:rsc.dat         OUT  Unsigned        16                                     
    out1:rsc.triosy.lz   OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /fir/core/regs:rsc
      Memory Component: [Register]                   Size:         32 x 16
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable       Indices Phys Memory Address      
      -------------- ------- ------------------------
      /fir/core/regs    0:15 0000001f-00000000 (31-0) 
      
    Resource Name: /fir/coeffs:rsc
      Memory Component: mgc_in_wire                  Size:         1 x 512
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable    Indices Phys Memory Address     
      ----------- ------- -----------------------
      /fir/coeffs   0:511 00000000-00000000 (0-0) 
      
    Resource Name: /fir/in1:rsc
      Memory Component: ccs_in                       Size:         1 x 16
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable Indices Phys Memory Address     
      -------- ------- -----------------------
      /fir/in1    0:15 00000000-00000000 (0-0) 
      
    Resource Name: /fir/out1:rsc
      Memory Component: ccs_out                      Size:         1 x 16
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable  Indices Phys Memory Address     
      --------- ------- -----------------------
      /fir/out1    0:15 00000000-00000000 (0-0) 
      
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process   Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    --------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /fir/core core:rlp           Infinite       0            4  40.00 ns                       
    /fir/core  main              Infinite       4            4  40.00 ns            1          
    
  Loop Execution Profile
    Process   Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    --------- ---------------- ------------ -------------------------- ----------------- --------
    /fir/core core:rlp                   0                        0.00                1           
    /fir/core  main                      4                      100.00                1           
    
  End of Report
