# MAC.v
Multiplyâ€“accumulate operation using verilog

When sclr is high, clear mac.

If you need enable signal just add and modify code.

Very Simple Design. Skip Simulation.

Schematic is below.
<img src="https://github.com/hang-o/MAC.v/blob/main/image/block_diagram.png">
<img src="https://github.com/hang-o/MAC.v/blob/main/image/schematic.png">


