#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Fri Dec 15 22:22:35 2017
# Process ID: 228
# Current directory: Z:/mahmut/park-O-meter/park-O-meter.runs/synth_1
# Command line: vivado.exe -log counter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source counter.tcl
# Log file: Z:/mahmut/park-O-meter/park-O-meter.runs/synth_1/counter.vds
# Journal file: Z:/mahmut/park-O-meter/park-O-meter.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source counter.tcl -notrace
Command: synth_design -top counter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5520 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 343.480 ; gain = 94.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'counter' [Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/seq_det.vhd:18]
INFO: [Synth 8-3491] module 'bin2bcd_12bit' declared at 'Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/bin2bcd.vhd:6' bound to instance 'uut' of component 'bin2bcd_12bit' [Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/seq_det.vhd:57]
INFO: [Synth 8-638] synthesizing module 'bin2bcd_12bit' [Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/bin2bcd.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'bin2bcd_12bit' (1#1) [Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/bin2bcd.vhd:15]
INFO: [Synth 8-3491] module 'display_controller' declared at 'Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/display_controller.vhd:6' bound to instance 'display_out' of component 'display_controller' [Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/seq_det.vhd:65]
INFO: [Synth 8-638] synthesizing module 'display_controller' [Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/display_controller.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'display_controller' (2#1) [Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/display_controller.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'counter' (3#1) [Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/seq_det.vhd:18]
WARNING: [Synth 8-3331] design display_controller has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 384.938 ; gain = 135.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 384.938 ; gain = 135.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/mahmut/park-O-meter/park-O-meter.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [Z:/mahmut/park-O-meter/park-O-meter.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [Z:/mahmut/park-O-meter/park-O-meter.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/counter_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/counter_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 698.547 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 698.547 ; gain = 449.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 698.547 ; gain = 449.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 698.547 ; gain = 449.250
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element q_next_reg was removed.  [Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/display_controller.vhd:29]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/seq_det.vhd:91]
WARNING: [Synth 8-6014] Unused sequential element clk_divider_reg was removed.  [Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/seq_det.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element time_reg was removed.  [Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/seq_det.vhd:92]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 698.547 ; gain = 449.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 35    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 23    
	   4 Input      4 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module bin2bcd_12bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 35    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 23    
Module display_controller 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element display_out/q_next_reg was removed.  [Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/display_controller.vhd:29]
WARNING: [Synth 8-6014] Unused sequential element clk_divider_reg was removed.  [Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/seq_det.vhd:81]
WARNING: [Synth 8-6014] Unused sequential element time_reg was removed.  [Z:/mahmut/park-O-meter/park-O-meter.srcs/sources_1/new/seq_det.vhd:92]
WARNING: [Synth 8-3331] design counter has unconnected port reset
WARNING: [Synth 8-3332] Sequential element (clk_divider_reg[25]) is unused and will be removed from module counter.
WARNING: [Synth 8-3332] Sequential element (time_reg[16]) is unused and will be removed from module counter.
WARNING: [Synth 8-3332] Sequential element (time_reg[17]) is unused and will be removed from module counter.
WARNING: [Synth 8-3332] Sequential element (time_reg[18]) is unused and will be removed from module counter.
WARNING: [Synth 8-3332] Sequential element (time_reg[19]) is unused and will be removed from module counter.
WARNING: [Synth 8-3332] Sequential element (time_reg[20]) is unused and will be removed from module counter.
WARNING: [Synth 8-3332] Sequential element (time_reg[21]) is unused and will be removed from module counter.
WARNING: [Synth 8-3332] Sequential element (time_reg[22]) is unused and will be removed from module counter.
WARNING: [Synth 8-3332] Sequential element (time_reg[23]) is unused and will be removed from module counter.
WARNING: [Synth 8-3332] Sequential element (time_reg[24]) is unused and will be removed from module counter.
WARNING: [Synth 8-3332] Sequential element (time_reg[25]) is unused and will be removed from module counter.
WARNING: [Synth 8-3332] Sequential element (time_reg[26]) is unused and will be removed from module counter.
WARNING: [Synth 8-3332] Sequential element (time_reg[27]) is unused and will be removed from module counter.
WARNING: [Synth 8-3332] Sequential element (time_reg[28]) is unused and will be removed from module counter.
WARNING: [Synth 8-3332] Sequential element (time_reg[29]) is unused and will be removed from module counter.
WARNING: [Synth 8-3332] Sequential element (time_reg[30]) is unused and will be removed from module counter.
WARNING: [Synth 8-3332] Sequential element (time_reg[31]) is unused and will be removed from module counter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 698.547 ; gain = 449.250
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 698.547 ; gain = 449.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 717.902 ; gain = 468.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 717.902 ; gain = 468.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 717.902 ; gain = 468.605
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 717.902 ; gain = 468.605
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 717.902 ; gain = 468.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 717.902 ; gain = 468.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 717.902 ; gain = 468.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 717.902 ; gain = 468.605
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    28|
|3     |LUT1   |    13|
|4     |LUT2   |    20|
|5     |LUT3   |    18|
|6     |LUT4   |    16|
|7     |LUT5   |    27|
|8     |LUT6   |    57|
|9     |FDRE   |    77|
|10    |IBUF   |     5|
|11    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-------------------+------+
|      |Instance      |Module             |Cells |
+------+--------------+-------------------+------+
|1     |top           |                   |   274|
|2     |  display_out |display_controller |    47|
+------+--------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 717.902 ; gain = 468.605
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 717.902 ; gain = 154.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 717.902 ; gain = 468.605
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 717.902 ; gain = 480.426
INFO: [Common 17-1381] The checkpoint 'Z:/mahmut/park-O-meter/park-O-meter.runs/synth_1/counter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file counter_utilization_synth.rpt -pb display_controller_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 717.902 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 22:23:14 2017...
