description = "eFUSE Control"
[[bank]]
  name = "EFUSE"
  address = "0xffcc0000"
[[register]]
  name = "WR_LOCK"
  type = "rw"
  width = 16
  description = "Write Lock"
  default = "0x00000001"
  offset = "0x00000000"
  [[register.field]]
    name = "LOCK"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Write 0xDF0D to this regiter to enable writing to the EFUSE registers.'''
    longdesc = '''Any other value will lock access to the EFUSE registers. Reading this register returns the lock status of the EFUSE registers. 0x0 = unlocked 0x1 = locked'''
[[register]]
  name = "CFG"
  type = "rw"
  width = 32
  description = "Configuration"
  default = "0x00000000"
  offset = "0x00000004"
  [[register.field]]
    name = "SLVERR_ENABLE"
    bits = "5"
    type = "rw"
    shortdesc = '''By default, invalid address requests are ignored.'''
    longdesc = '''However, a maskable interrupt exsists. By enabling this slverr_enable invalid address requests cause a slverr to occur. Enable/Disable SLVERR during address decode failure. 0: SLVERR is disabled. For request address: Writes are ignored. Read returns 0. 1: SLVERR is enabled. For requestes address, SLVERR is asserted. Writes are ignored. Read returns 0.'''
  [[register.field]]
    name = "MARGIN_RD"
    bits = "3:2"
    type = "rw"
  [[register.field]]
    name = "PGM_EN"
    bits = "1"
    type = "rw"
  [[register.field]]
    name = "EFUSE_CLK_SEL"
    bits = "0"
    type = "rw"
    shortdesc = '''Selects the source of the eFuse clock.'''
    longdesc = '''The PS_REF_CLK MUST be used when programming the eFuse and a very accurate clock is required (+/- 5%). The default value of the timing parameters are set for the Internal ring oscillator and must be changed when the clock source is changed. 0: Internal Ring Oscillator 1: PS_REF_CLK'''
[[register]]
  name = "STATUS"
  type = "ro"
  width = 32
  description = "Status"
  default = "0x00000000"
  offset = "0x00000008"
  [[register.field]]
    name = "AES_CRC_PASS"
    bits = "7"
    type = "ro"
    shortdesc = '''Indicates that the AES key integrity check passed.'''
    longdesc = '''This bit is only valid when AES_CRC_DONE is set.'''
  [[register.field]]
    name = "AES_CRC_DONE"
    bits = "6"
    type = "ro"
    shortdesc = '''Indicates that the AES key integrity chck has finished.'''
    longdesc = '''Pass/Fail is indicated in the AES_CRC_PASS bit.'''
  [[register.field]]
    name = "CACHE_DONE"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "CACHE_LOAD"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "EFUSE_0_TBIT"
    bits = "0"
    type = "ro"
    shortdesc = '''Indicates if the TBIT pattern was successfully read from eFuse 0.'''
    longdesc = '''If the TBIT pattern fails, RSA Authentication and AES eFuse key are disabled. 0: fail 1: pass'''
[[register]]
  name = "EFUSE_PGM_ADDR"
  type = "wo"
  width = 32
  description = "eFuse Program Bit Address"
  default = "0x00000000"
  offset = "0x0000000C"
  [[register.field]]
    name = "EFUSE"
    bits = "12:11"
    type = "wo"
    shortdesc = '''Type of eFuse to write to.'''
    longdesc = '''0: Main eFuse array. 1: reserved 2: PUF Syndrome data (LSB). 3: PUF Syndrome data (MSB).'''
  [[register.field]]
    name = "ROW"
    bits = "10:5"
    type = "wo"
  [[register.field]]
    name = "COLUMN"
    bits = "4:0"
    type = "wo"
[[register]]
  name = "EFUSE_RD_ADDR"
  type = "mixed"
  width = 32
  description = "eFuse Read Address"
  default = "0x00000000"
  offset = "0x00000010"
  [[register.field]]
    name = "EFUSE"
    bits = "12:11"
    type = "wo"
    shortdesc = '''Type of eFuse to read from.'''
    longdesc = '''0: Main eFuse array. 1: reserved 2: PUF Syndrome data (LSB). 3: PUF Syndrome data (MSB).'''
  [[register.field]]
    name = "ROW"
    bits = "10:5"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "4:0"
    type = "waz"
[[register]]
  name = "EFUSE_RD_DATA"
  type = "ro"
  width = 32
  description = "eFuse Read Data"
  default = "0x00000000"
  offset = "0x00000014"
  [[register.field]]
    name = "DATA"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "TPGM"
  type = "rw"
  width = 32
  description = "Program Strobe Width"
  default = "0x00000000"
  offset = "0x00000018"
  [[register.field]]
    name = "VALUE"
    bits = "15:0"
    type = "rw"
    shortdesc = '''Count value for program strobe duration with resepct to reference clock.'''
    longdesc = '''This value must be set before the EFUSE can be programmed. Set this value to ceiling(5us / pss_ref_clk period)'''
[[register]]
  name = "TRD"
  type = "rw"
  width = 32
  description = "Read Strobe Width"
  default = "0x0000001B"
  offset = "0x0000001C"
  [[register.field]]
    name = "VALUE"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Count value for read strobe duration with respect to the SYSOSC clock.'''
    longdesc = '''Default value assumes 220MHz reference clock and 150ns strobe width. This value can be adjusted based on the following equation ceiling(150ns / efuse_clk period) where efuse_clk is selected by the CFG register.'''
[[register]]
  name = "TSU_H_PS"
  type = "rw"
  width = 32
  description = "PS to STROBE timing"
  default = "0x000000FF"
  offset = "0x00000020"
  [[register.field]]
    name = "VALUE"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Count value for the PS to STROBE setup/hold timing parameter.'''
    longdesc = '''The default value is set to max and should be reconfigured for the efuse_clk used to program the EFUSE. This value is calculated using the following equation: ceiling(67ns / efuse_clk period)'''
[[register]]
  name = "TSU_H_PS_CS"
  type = "rw"
  width = 32
  description = "PS to CS timing"
  default = "0x0000000B"
  offset = "0x00000024"
  [[register.field]]
    name = "VALUE"
    bits = "7:0"
    type = "rw"
    shortdesc = '''Count value for the PS to CSB setup/hold timing paramter.'''
    longdesc = '''The default value is set for a 220MHz clock. This value can be reconfigured using the following equation: ceiling(46ns / efuse_clk period) where efuse_clk is selected by the CFG register.'''
[[register]]
  name = "TSU_H_CS"
  type = "rw"
  width = 32
  description = "CS to STROBE timing"
  default = "0x00000007"
  offset = "0x0000002C"
  [[register.field]]
    name = "VALUE"
    bits = "3:0"
    type = "rw"
    shortdesc = '''Count value for the CSB/LOAD/PGENB to STROBE setup/hold timing parameter.'''
    longdesc = '''The default value is set for a 220MHz clock. This value can be reconfigured using the following equation: ceiling(30ns / efuse_clk period) where efuse_clk is selected by the CFG register.'''
[[register]]
  name = "EFUSE_ISR"
  type = "mixed"
  width = 32
  description = "eFuse Interrupt Status"
  default = "0x00000000"
  offset = "0x00000030"
  [[register.field]]
    name = "APB_SLVERR"
    bits = "31"
    type = "wtc"
  [[register.field]]
    name = "RESERVED"
    bits = "30:5"
    type = "raz"
  [[register.field]]
    name = "CACHE_ERROR"
    bits = "4"
    type = "wtc"
  [[register.field]]
    name = "RD_ERROR"
    bits = "3"
    type = "wtc"
    shortdesc = '''Indicatest that a RD was requested to a restricted FUSE.'''
    longdesc = '''RD operation aborted.'''
  [[register.field]]
    name = "RD_DONE"
    bits = "2"
    type = "wtc"
    shortdesc = '''Indicates that the RD operation has completed.'''
    longdesc = '''RD data is now available in the EFUSE_RD_DATA register.'''
  [[register.field]]
    name = "PGM_ERROR"
    bits = "1"
    type = "wtc"
    shortdesc = '''Inidcates that PGM was requested to a restricted FUSE.'''
    longdesc = '''PGM operation was aborted.'''
  [[register.field]]
    name = "PGM_DONE"
    bits = "0"
    type = "wtc"
[[register]]
  name = "EFUSE_IMR"
  type = "ro"
  width = 32
  description = "eFuse Interrupt Mask Status"
  default = "0x8000001F"
  offset = "0x00000034"
  [[register.field]]
    name = "APB_SLVERR"
    bits = "31"
    type = "ro"
  [[register.field]]
    name = "RESERVED"
    bits = "30:5"
    type = "ro"
  [[register.field]]
    name = "CACHE_ERROR"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "RD_ERROR"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "RD_DONE"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "PGM_ERROR"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "PGM_DONE"
    bits = "0"
    type = "ro"
[[register]]
  name = "EFUSE_IER"
  type = "wo"
  width = 32
  description = "eFuse Interrupt Enable"
  default = "0x00000000"
  offset = "0x00000038"
  [[register.field]]
    name = "APB_SLVERR"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "30:5"
    type = "wo"
  [[register.field]]
    name = "CACHE_ERROR"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "RD_ERROR"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "RD_DONE"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "PGM_ERROR"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "PGM_DONE"
    bits = "0"
    type = "wo"
[[register]]
  name = "EFUSE_IDR"
  type = "wo"
  width = 32
  description = "eFuse Interrupt Disable"
  default = "0x00000000"
  offset = "0x0000003C"
  [[register.field]]
    name = "APB_SLVERR"
    bits = "31"
    type = "wo"
  [[register.field]]
    name = "RESERVED"
    bits = "30:5"
    type = "wo"
  [[register.field]]
    name = "CACHE_ERROR"
    bits = "4"
    type = "wo"
  [[register.field]]
    name = "RD_ERROR"
    bits = "3"
    type = "wo"
  [[register.field]]
    name = "RD_DONE"
    bits = "2"
    type = "wo"
  [[register.field]]
    name = "PGM_ERROR"
    bits = "1"
    type = "wo"
  [[register.field]]
    name = "PGM_DONE"
    bits = "0"
    type = "wo"
[[register]]
  name = "EFUSE_CACHE_LOAD"
  type = "wo"
  width = 32
  description = "eFuse Cache Load"
  default = "0x00000000"
  offset = "0x00000040"
  [[register.field]]
    name = "LOAD"
    bits = "0"
    type = "wo"
    shortdesc = '''Writing to this bit will reload the eFuse cache.'''
    longdesc = '''This should only be done if a cache error occurs. Excessive reading of the eFuse can degrade the values. This bit is self-clearing.'''
[[register]]
  name = "EFUSE_PGM_LOCK"
  type = "rwso"
  width = 32
  description = "eFuse Program Lock"
  default = "0x00000000"
  offset = "0x00000044"
  [[register.field]]
    name = "SPK_ID_LOCK"
    bits = "0"
    type = "rwso"
    shortdesc = '''Setting this bit prevents programming the SPK_ID fuses.'''
    longdesc = '''This bit is set only and can only be cleared by POR reset.'''
[[register]]
  name = "EFUSE_AES_CRC"
  type = "wo"
  width = 32
  description = "EFUSE AES Key Integrity Check"
  default = "0x00000000"
  offset = "0x00000048"
  [[register.field]]
    name = "AES_CRC_VALUE"
    bits = "31:0"
    type = "wo"
    shortdesc = '''Writing the AES key CRC value to this register will start the AES integrity check.'''
    longdesc = '''When the check is finished, the AES_CRC_DONE bit in the EFUSE_STATUS register will be set. If the value calculated by the EFUSE controller matches the value writen to this register, then the AES_CRC_PASS bit will also be set. The AES key must be cached in the EFUSE controller for this feature to work. After burning the key, reload the cache then write the CRC value to this register. The CRC check can be disabled by blowing the AES_RD_LOCK fuse.'''
[[register]]
  name = "EFUSE_MISC"
  type = "rw"
  width = 32
  description = "eFuse Miscellaneous Control"
  default = "0x00000000"
  offset = "0x000000FC"
  [[register.field]]
    name = "GF_STAGES"
    bits = "3:0"
    type = "rw"
    shortdesc = '''Configures the number of stages to be used for the PL -> PS security signals passing through the glitch filters.'''
    longdesc = '''Default is 0 delay. Valid values are from 0x2 to 0xF. Recommended setting is 0x6 or 0x7 for a 1ms filter.'''
[[register]]
  name = "DNA_0"
  type = "ro"
  width = 32
  description = "Device DNA 0"
  default = "0x00000000"
  offset = "0x0000100C"
  [[register.field]]
    name = "DNA"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "DNA_1"
  type = "ro"
  width = 32
  description = "Device DNA 1"
  default = "0x00000000"
  offset = "0x00001010"
  [[register.field]]
    name = "DNA"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "DNA_2"
  type = "ro"
  width = 32
  description = "Device DNA 2"
  default = "0x00000000"
  offset = "0x00001014"
  [[register.field]]
    name = "DNA"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "EXTENDED_IDCODE"
  type = "ro"
  width = 32
  description = "Available Functionality"
  default = "0x00000000"
  offset = "0x00001018"
  [[register.field]]
    name = "VCU_DIS"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "GPU_DIS"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "APU3_DIS"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "APU2_DIS"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "APU1_DIS"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "APU0_DIS"
    bits = "0"
    type = "ro"
[[register]]
  name = "USER_0"
  type = "ro"
  width = 32
  description = "User Fuses 0"
  default = "0x00000000"
  offset = "0x00001020"
  [[register.field]]
    name = "USER"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "USER_1"
  type = "ro"
  width = 32
  description = "User Fuses 1"
  default = "0x00000000"
  offset = "0x00001024"
  [[register.field]]
    name = "USER"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "USER_2"
  type = "ro"
  width = 32
  description = "User Fuses 2"
  default = "0x00000000"
  offset = "0x00001028"
  [[register.field]]
    name = "USER"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "USER_3"
  type = "ro"
  width = 32
  description = "User Fuses 3"
  default = "0x00000000"
  offset = "0x0000102C"
  [[register.field]]
    name = "USER"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "USER_4"
  type = "ro"
  width = 32
  description = "User Fuses 4"
  default = "0x00000000"
  offset = "0x00001030"
  [[register.field]]
    name = "USER"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "USER_5"
  type = "ro"
  width = 32
  description = "User Fuses 5"
  default = "0x00000000"
  offset = "0x00001034"
  [[register.field]]
    name = "USER"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "USER_6"
  type = "ro"
  width = 32
  description = "User Fuses 6"
  default = "0x00000000"
  offset = "0x00001038"
  [[register.field]]
    name = "USER"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "USER_7"
  type = "ro"
  width = 32
  description = "User Fuses 7"
  default = "0x00000000"
  offset = "0x0000103C"
  [[register.field]]
    name = "USER"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "MISC_USER_CTRL"
  type = "ro"
  width = 32
  description = "Miscellaneous User Control"
  default = "0x00000000"
  offset = "0x00001040"
  [[register.field]]
    name = "USR_WRLK_7"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "USR_WRLK_6"
    bits = "6"
    type = "ro"
  [[register.field]]
    name = "USR_WRLK_5"
    bits = "5"
    type = "ro"
  [[register.field]]
    name = "USR_WRLK_4"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "USR_WRLK_3"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "USR_WRLK_2"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "USR_WRLK_1"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "USR_WRLK_0"
    bits = "0"
    type = "ro"
[[register]]
  name = "SEC_CTRL"
  type = "ro"
  width = 32
  description = "Security Control"
  default = "0x00000000"
  offset = "0x00001058"
  [[register.field]]
    name = "PPK1_INVLD"
    bits = "31:30"
    type = "ro"
  [[register.field]]
    name = "PPK1_WRLK"
    bits = "29"
    type = "ro"
  [[register.field]]
    name = "PPK0_INVLD"
    bits = "28:27"
    type = "ro"
  [[register.field]]
    name = "PPK0_WRLK"
    bits = "26"
    type = "ro"
  [[register.field]]
    name = "RSA_EN"
    bits = "25:11"
    type = "ro"
    shortdesc = '''Enabels RSA Authentication during boot.'''
    longdesc = '''All boots must be authenticated'''
  [[register.field]]
    name = "SEC_LOCK"
    bits = "10"
    type = "ro"
  [[register.field]]
    name = "PROG_GATE_2"
    bits = "9"
    type = "ro"
  [[register.field]]
    name = "PROG_GATE_1"
    bits = "8"
    type = "ro"
  [[register.field]]
    name = "PROG_GATE_0"
    bits = "7"
    type = "ro"
  [[register.field]]
    name = "DFT_DIS"
    bits = "6"
    type = "ro"
    shortdesc = '''Disables DFT boot mode.'''
    longdesc = '''This boot mode does not execute the PMU / CSU ROM'''
  [[register.field]]
    name = "JTAG_DIS"
    bits = "5"
    type = "ro"
    shortdesc = '''Disables the JTAG controller.'''
    longdesc = '''The only instructions available are BYPASS and IDCODE.'''
  [[register.field]]
    name = "ERROR_DIS"
    bits = "4"
    type = "ro"
  [[register.field]]
    name = "BBRAM_DIS"
    bits = "3"
    type = "ro"
  [[register.field]]
    name = "ENC_ONLY"
    bits = "2"
    type = "ro"
  [[register.field]]
    name = "AES_WRLK"
    bits = "1"
    type = "ro"
  [[register.field]]
    name = "AES_RDLK"
    bits = "0"
    type = "ro"
[[register]]
  name = "SPK_ID"
  type = "ro"
  width = 32
  description = "SPK Identification code"
  default = "0x00000000"
  offset = "0x0000105C"
  [[register.field]]
    name = "SPK_ID"
    bits = "31:0"
    type = "ro"
    shortdesc = '''SPK Identification code.'''
    longdesc = '''This must match with the authenticated identification code in the boot image or the SPK will be rejected.'''
[[register]]
  name = "PPK0_0"
  type = "ro"
  width = 32
  description = "PPK0 0"
  default = "0x00000000"
  offset = "0x000010A0"
  [[register.field]]
    name = "PPK0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK0_1"
  type = "ro"
  width = 32
  description = "PPK0 1"
  default = "0x00000000"
  offset = "0x000010A4"
  [[register.field]]
    name = "PPK0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK0_2"
  type = "ro"
  width = 32
  description = "PPK0 2"
  default = "0x00000000"
  offset = "0x000010A8"
  [[register.field]]
    name = "PPK0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK0_3"
  type = "ro"
  width = 32
  description = "PPK0 3"
  default = "0x00000000"
  offset = "0x000010AC"
  [[register.field]]
    name = "PPK0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK0_4"
  type = "ro"
  width = 32
  description = "PPK0 4"
  default = "0x00000000"
  offset = "0x000010B0"
  [[register.field]]
    name = "PPK0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK0_5"
  type = "ro"
  width = 32
  description = "PPK0 5"
  default = "0x00000000"
  offset = "0x000010B4"
  [[register.field]]
    name = "PPK0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK0_6"
  type = "ro"
  width = 32
  description = "PPK0 6"
  default = "0x00000000"
  offset = "0x000010B8"
  [[register.field]]
    name = "PPK0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK0_7"
  type = "ro"
  width = 32
  description = "PPK0 7"
  default = "0x00000000"
  offset = "0x000010BC"
  [[register.field]]
    name = "PPK0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK0_8"
  type = "ro"
  width = 32
  description = "PPK0 8"
  default = "0x00000000"
  offset = "0x000010C0"
  [[register.field]]
    name = "PPK0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK0_9"
  type = "ro"
  width = 32
  description = "PPK0 9"
  default = "0x00000000"
  offset = "0x000010C4"
  [[register.field]]
    name = "PPK0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK0_10"
  type = "ro"
  width = 32
  description = "PPK0 10"
  default = "0x00000000"
  offset = "0x000010C8"
  [[register.field]]
    name = "PPK0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK0_11"
  type = "ro"
  width = 32
  description = "PPK0 11"
  default = "0x00000000"
  offset = "0x000010CC"
  [[register.field]]
    name = "PPK0"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK1_0"
  type = "ro"
  width = 32
  description = "PPK1 0"
  default = "0x00000000"
  offset = "0x000010D0"
  [[register.field]]
    name = "PPK1"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK1_1"
  type = "ro"
  width = 32
  description = "PPK1 1"
  default = "0x00000000"
  offset = "0x000010D4"
  [[register.field]]
    name = "PPK1"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK1_2"
  type = "ro"
  width = 32
  description = "PPK1 2"
  default = "0x00000000"
  offset = "0x000010D8"
  [[register.field]]
    name = "PPK1"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK1_3"
  type = "ro"
  width = 32
  description = "PPK1 3"
  default = "0x00000000"
  offset = "0x000010DC"
  [[register.field]]
    name = "PPK1"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK1_4"
  type = "ro"
  width = 32
  description = "PPK1 4"
  default = "0x00000000"
  offset = "0x000010E0"
  [[register.field]]
    name = "PPK1"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK1_5"
  type = "ro"
  width = 32
  description = "PPK1 5"
  default = "0x00000000"
  offset = "0x000010E4"
  [[register.field]]
    name = "PPK1"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK1_6"
  type = "ro"
  width = 32
  description = "PPK1 6"
  default = "0x00000000"
  offset = "0x000010E8"
  [[register.field]]
    name = "PPK1"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK1_7"
  type = "ro"
  width = 32
  description = "PPK1 7"
  default = "0x00000000"
  offset = "0x000010EC"
  [[register.field]]
    name = "PPK1"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK1_8"
  type = "ro"
  width = 32
  description = "PPK1 8"
  default = "0x00000000"
  offset = "0x000010F0"
  [[register.field]]
    name = "PPK1"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK1_9"
  type = "ro"
  width = 32
  description = "PPK1 9"
  default = "0x00000000"
  offset = "0x000010F4"
  [[register.field]]
    name = "PPK1"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK1_10"
  type = "ro"
  width = 32
  description = "PPK1 10"
  default = "0x00000000"
  offset = "0x000010F8"
  [[register.field]]
    name = "PPK1"
    bits = "31:0"
    type = "ro"
[[register]]
  name = "PPK1_11"
  type = "ro"
  width = 32
  description = "PPK1 11"
  default = "0x00000000"
  offset = "0x000010FC"
  [[register.field]]
    name = "PPK1"
    bits = "31:0"
    type = "ro"
