[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypedefUnpacked/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv".
AST_DEBUG_BEGIN
Count: 114
LIB: work
FILE f<10>:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv
n<> u<113> t<Top_level_rule> c<1> l<1:1> el<13:1>
  n<> u<1> t<Null_rule> p<113> s<112> l<1:1> el<1:0>
  n<> u<112> t<Source_text> p<113> c<40> l<1:1> el<12:10>
    n<> u<40> t<Description> p<112> c<39> s<111> l<1:1> el<6:11>
      n<> u<39> t<Package_declaration> p<40> c<2> l<1:1> el<6:11>
        n<> u<2> t<PACKAGE> p<39> s<3> l<1:1> el<1:8>
        n<pkg> u<3> t<StringConst> p<39> s<19> l<1:9> el<1:12>
        n<> u<19> t<Package_item> p<39> c<18> s<37> l<2:4> el<4:8>
          n<> u<18> t<Package_or_generate_item_declaration> p<19> c<17> l<2:4> el<4:8>
            n<> u<17> t<Data_declaration> p<18> c<16> l<2:4> el<4:8>
              n<> u<16> t<Type_declaration> p<17> c<14> l<2:4> el<4:8>
                n<> u<14> t<Data_type> p<16> c<5> s<15> l<2:12> el<4:5>
                  n<> u<5> t<Struct_union> p<14> c<4> s<6> l<2:12> el<2:18>
                    n<> u<4> t<Struct_keyword> p<5> l<2:12> el<2:18>
                  n<> u<6> t<Packed_keyword> p<14> s<13> l<2:19> el<2:25>
                  n<> u<13> t<Struct_union_member> p<14> c<9> l<3:7> el<3:18>
                    n<> u<9> t<Data_type_or_void> p<13> c<8> s<12> l<3:7> el<3:12>
                      n<> u<8> t<Data_type> p<9> c<7> l<3:7> el<3:12>
                        n<> u<7> t<IntVec_TypeLogic> p<8> l<3:7> el<3:12>
                    n<> u<12> t<List_of_variable_decl_assignments> p<13> c<11> l<3:16> el<3:17>
                      n<> u<11> t<Variable_decl_assignment> p<12> c<10> l<3:16> el<3:17>
                        n<x> u<10> t<StringConst> p<11> l<3:16> el<3:17>
                n<a> u<15> t<StringConst> p<16> l<4:6> el<4:7>
        n<> u<37> t<Package_item> p<39> c<36> s<38> l<5:4> el<5:21>
          n<> u<36> t<Package_or_generate_item_declaration> p<37> c<35> l<5:4> el<5:21>
            n<> u<35> t<Data_declaration> p<36> c<34> l<5:4> el<5:21>
              n<> u<34> t<Type_declaration> p<35> c<21> l<5:4> el<5:21>
                n<> u<21> t<Data_type> p<34> c<20> s<22> l<5:12> el<5:13>
                  n<a> u<20> t<StringConst> p<21> l<5:12> el<5:13>
                n<b> u<22> t<StringConst> p<34> s<33> l<5:14> el<5:15>
                n<> u<33> t<Variable_dimension> p<34> c<32> l<5:15> el<5:20>
                  n<> u<32> t<Unpacked_dimension> p<33> c<31> l<5:15> el<5:20>
                    n<> u<31> t<Constant_range> p<32> c<26> l<5:16> el<5:19>
                      n<> u<26> t<Constant_expression> p<31> c<25> s<30> l<5:16> el<5:17>
                        n<> u<25> t<Constant_primary> p<26> c<24> l<5:16> el<5:17>
                          n<> u<24> t<Primary_literal> p<25> c<23> l<5:16> el<5:17>
                            n<5> u<23> t<IntConst> p<24> l<5:16> el<5:17>
                      n<> u<30> t<Constant_expression> p<31> c<29> l<5:18> el<5:19>
                        n<> u<29> t<Constant_primary> p<30> c<28> l<5:18> el<5:19>
                          n<> u<28> t<Primary_literal> p<29> c<27> l<5:18> el<5:19>
                            n<0> u<27> t<IntConst> p<28> l<5:18> el<5:19>
        n<> u<38> t<ENDPACKAGE> p<39> l<6:1> el<6:11>
    n<> u<111> t<Description> p<112> c<110> l<8:1> el<12:10>
      n<> u<110> t<Module_declaration> p<111> c<50> l<8:1> el<12:10>
        n<> u<50> t<Module_ansi_header> p<110> c<41> s<65> l<8:1> el<8:22>
          n<module> u<41> t<Module_keyword> p<50> s<42> l<8:1> el<8:7>
          n<dut> u<42> t<StringConst> p<50> s<49> l<8:8> el<8:11>
          n<> u<49> t<List_of_port_declarations> p<50> c<48> l<8:11> el<8:21>
            n<> u<48> t<Ansi_port_declaration> p<49> c<46> l<8:12> el<8:20>
              n<> u<46> t<Net_port_header> p<48> c<43> s<47> l<8:12> el<8:18>
                n<> u<43> t<PortDir_Out> p<46> s<45> l<8:12> el<8:18>
                n<> u<45> t<Net_port_type> p<46> c<44> l<8:19> el<8:19>
                  n<> u<44> t<Data_type_or_implicit> p<45> l<8:19> el<8:19>
              n<o> u<47> t<StringConst> p<48> l<8:19> el<8:20>
        n<> u<65> t<Non_port_module_item> p<110> c<64> s<86> l<9:4> el<9:13>
          n<> u<64> t<Module_or_generate_item> p<65> c<63> l<9:4> el<9:13>
            n<> u<63> t<Module_common_item> p<64> c<62> l<9:4> el<9:13>
              n<> u<62> t<Module_or_generate_item_declaration> p<63> c<61> l<9:4> el<9:13>
                n<> u<61> t<Package_or_generate_item_declaration> p<62> c<60> l<9:4> el<9:13>
                  n<> u<60> t<Data_declaration> p<61> c<59> l<9:4> el<9:13>
                    n<> u<59> t<Variable_declaration> p<60> c<55> l<9:4> el<9:13>
                      n<> u<55> t<Data_type> p<59> c<53> s<58> l<9:4> el<9:10>
                        n<> u<53> t<Class_scope> p<55> c<52> s<54> l<9:4> el<9:9>
                          n<> u<52> t<Class_type> p<53> c<51> l<9:4> el<9:7>
                            n<pkg> u<51> t<StringConst> p<52> l<9:4> el<9:7>
                        n<b> u<54> t<StringConst> p<55> l<9:9> el<9:10>
                      n<> u<58> t<List_of_variable_decl_assignments> p<59> c<57> l<9:11> el<9:12>
                        n<> u<57> t<Variable_decl_assignment> p<58> c<56> l<9:11> el<9:12>
                          n<c> u<56> t<StringConst> p<57> l<9:11> el<9:12>
        n<> u<86> t<Non_port_module_item> p<110> c<85> s<108> l<10:4> el<10:22>
          n<> u<85> t<Module_or_generate_item> p<86> c<84> l<10:4> el<10:22>
            n<> u<84> t<Module_common_item> p<85> c<83> l<10:4> el<10:22>
              n<> u<83> t<Continuous_assign> p<84> c<82> l<10:4> el<10:22>
                n<> u<82> t<List_of_net_assignments> p<83> c<81> l<10:11> el<10:21>
                  n<> u<81> t<Net_assignment> p<82> c<76> l<10:11> el<10:21>
                    n<> u<76> t<Net_lvalue> p<81> c<73> s<80> l<10:11> el<10:17>
                      n<> u<73> t<Ps_or_hierarchical_identifier> p<76> c<72> s<75> l<10:11> el<10:17>
                        n<> u<72> t<Hierarchical_identifier> p<73> c<66> l<10:11> el<10:17>
                          n<c> u<66> t<StringConst> p<72> s<70> l<10:11> el<10:12>
                          n<> u<70> t<Constant_expression> p<72> c<69> s<71> l<10:13> el<10:14>
                            n<> u<69> t<Constant_primary> p<70> c<68> l<10:13> el<10:14>
                              n<> u<68> t<Primary_literal> p<69> c<67> l<10:13> el<10:14>
                                n<1> u<67> t<IntConst> p<68> l<10:13> el<10:14>
                          n<x> u<71> t<StringConst> p<72> l<10:16> el<10:17>
                      n<> u<75> t<Constant_select> p<76> c<74> l<10:18> el<10:18>
                        n<> u<74> t<Constant_bit_select> p<75> l<10:18> el<10:18>
                    n<> u<80> t<Expression> p<81> c<79> l<10:20> el<10:21>
                      n<> u<79> t<Primary> p<80> c<78> l<10:20> el<10:21>
                        n<> u<78> t<Primary_literal> p<79> c<77> l<10:20> el<10:21>
                          n<1> u<77> t<IntConst> p<78> l<10:20> el<10:21>
        n<> u<108> t<Non_port_module_item> p<110> c<107> s<109> l<11:4> el<11:22>
          n<> u<107> t<Module_or_generate_item> p<108> c<106> l<11:4> el<11:22>
            n<> u<106> t<Module_common_item> p<107> c<105> l<11:4> el<11:22>
              n<> u<105> t<Continuous_assign> p<106> c<104> l<11:4> el<11:22>
                n<> u<104> t<List_of_net_assignments> p<105> c<103> l<11:11> el<11:21>
                  n<> u<103> t<Net_assignment> p<104> c<91> l<11:11> el<11:21>
                    n<> u<91> t<Net_lvalue> p<103> c<88> s<102> l<11:11> el<11:12>
                      n<> u<88> t<Ps_or_hierarchical_identifier> p<91> c<87> s<90> l<11:11> el<11:12>
                        n<o> u<87> t<StringConst> p<88> l<11:11> el<11:12>
                      n<> u<90> t<Constant_select> p<91> c<89> l<11:13> el<11:13>
                        n<> u<89> t<Constant_bit_select> p<90> l<11:13> el<11:13>
                    n<> u<102> t<Expression> p<103> c<101> l<11:15> el<11:21>
                      n<> u<101> t<Primary> p<102> c<100> l<11:15> el<11:21>
                        n<> u<100> t<Complex_func_call> p<101> c<92> l<11:15> el<11:21>
                          n<c> u<92> t<StringConst> p<100> s<96> l<11:15> el<11:16>
                          n<> u<96> t<Constant_expression> p<100> c<95> s<97> l<11:17> el<11:18>
                            n<> u<95> t<Constant_primary> p<96> c<94> l<11:17> el<11:18>
                              n<> u<94> t<Primary_literal> p<95> c<93> l<11:17> el<11:18>
                                n<1> u<93> t<IntConst> p<94> l<11:17> el<11:18>
                          n<x> u<97> t<StringConst> p<100> s<99> l<11:20> el<11:21>
                          n<> u<99> t<Select> p<100> c<98> l<11:21> el<11:21>
                            n<> u<98> t<Bit_select> p<99> l<11:21> el<11:21>
        n<> u<109> t<ENDMODULE> p<110> l<12:1> el<12:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv:1:1: No timescale set for "pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv:8:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv:8:1: Compile module "work@dut".
[NTE:CP0309] ${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv:8:19: Implicit port type (wire) for "o".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ArrayTypespec                                          1
BitSelect                                              2
Constant                                               5
ContAssign                                             2
Design                                                 1
HierPath                                               2
LogicNet                                               2
LogicTypespec                                          2
Module                                                 1
Package                                                1
Port                                                   1
Range                                                  1
RefObj                                                 4
RefTypespec                                            3
StructTypespec                                         1
TypespecMember                                         1
UnsupportedTypespec                                    1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypedefUnpacked/slpp_unit/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/TypedefUnpacked/slpp_unit/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/TypedefUnpacked/slpp_unit/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_Package: pkg (pkg::), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:1:1, endln:6:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiTypedef:
  \_StructTypespec: (pkg::a), line:2:12, endln:4:5
    |vpiParent:
    \_Package: pkg (pkg::), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:1:1, endln:6:11
    |vpiName:pkg::a
    |vpiInstance:
    \_Package: pkg (pkg::), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:1:1, endln:6:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (x), line:3:16, endln:3:17
      |vpiParent:
      \_StructTypespec: (pkg::a), line:2:12, endln:4:5
      |vpiName:x
      |vpiTypespec:
      \_RefTypespec: (pkg::pkg::a::x)
        |vpiParent:
        \_TypespecMember: (x), line:3:16, endln:3:17
        |vpiFullName:pkg::pkg::a::x
        |vpiActual:
        \_LogicTypespec: , line:3:7, endln:3:12
      |vpiRefFile:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv
      |vpiRefLineNo:3
      |vpiRefColumnNo:7
      |vpiRefEndLineNo:3
      |vpiRefEndColumnNo:12
  |vpiDefName:pkg
|uhdmallModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.o), line:8:19, endln:8:20
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiName:o
    |vpiFullName:work@dut.o
  |vpiNet:
  \_LogicNet: (work@dut.c), line:9:11, endln:9:12
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.c)
      |vpiParent:
      \_LogicNet: (work@dut.c), line:9:11, endln:9:12
      |vpiFullName:work@dut.c
      |vpiActual:
      \_UnsupportedTypespec: (pkg::b), line:9:4, endln:9:9
    |vpiName:c
    |vpiFullName:work@dut.c
  |vpiPort:
  \_Port: (o), line:8:19, endln:8:20
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_RefObj: (work@dut.o.o), line:8:19, endln:8:20
      |vpiParent:
      \_Port: (o), line:8:19, endln:8:20
      |vpiName:o
      |vpiFullName:work@dut.o.o
      |vpiActual:
      \_LogicNet: (work@dut.o), line:8:19, endln:8:20
    |vpiTypedef:
    \_RefTypespec: (work@dut.o)
      |vpiParent:
      \_Port: (o), line:8:19, endln:8:20
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicTypespec: , line:8:19, endln:8:19
  |vpiContAssign:
  \_ContAssign: , line:10:11, endln:10:21
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiRhs:
    \_Constant: , line:10:20, endln:10:21
      |vpiParent:
      \_ContAssign: , line:10:11, endln:10:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiLhs:
    \_HierPath: (c[1].x), line:10:11, endln:10:12
      |vpiParent:
      \_ContAssign: , line:10:11, endln:10:21
      |vpiActual:
      \_BitSelect: (c[1]), line:10:11, endln:10:12
        |vpiParent:
        \_HierPath: (c[1].x), line:10:11, endln:10:12
        |vpiName:c
        |vpiFullName:c[1]
        |vpiIndex:
        \_Constant: , line:10:13, endln:10:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_RefObj: (c[1].x), line:10:16, endln:10:17
        |vpiParent:
        \_HierPath: (c[1].x), line:10:11, endln:10:12
        |vpiName:x
        |vpiFullName:c[1].x
      |vpiName:c[1].x
  |vpiContAssign:
  \_ContAssign: , line:11:11, endln:11:21
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:8:1, endln:12:10
    |vpiRhs:
    \_HierPath: (c[1].x), line:11:15, endln:11:21
      |vpiParent:
      \_ContAssign: , line:11:11, endln:11:21
      |vpiActual:
      \_BitSelect: (c[1]), line:11:15, endln:11:16
        |vpiParent:
        \_HierPath: (c[1].x), line:11:15, endln:11:21
        |vpiName:c
        |vpiFullName:c[1]
        |vpiIndex:
        \_Constant: , line:11:17, endln:11:18
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiActual:
      \_RefObj: (work@dut.x), line:11:20, endln:11:21
        |vpiParent:
        \_HierPath: (c[1].x), line:11:15, endln:11:21
        |vpiName:x
        |vpiFullName:work@dut.x
      |vpiName:c[1].x
    |vpiLhs:
    \_RefObj: (work@dut.o), line:11:11, endln:11:12
      |vpiParent:
      \_ContAssign: , line:11:11, endln:11:21
      |vpiName:o
      |vpiFullName:work@dut.o
      |vpiActual:
      \_LogicNet: (work@dut.o), line:8:19, endln:8:20
\_weaklyReferenced:
\_LogicTypespec: , line:3:7, endln:3:12
  |vpiParent:
  \_TypespecMember: (x), line:3:16, endln:3:17
  |vpiInstance:
  \_Package: pkg (pkg::), file:${SURELOG_DIR}/tests/TypedefUnpacked/dut.sv, line:1:1, endln:6:11
\_LogicTypespec: , line:8:19, endln:8:19
\_UnsupportedTypespec: (pkg::b), line:9:4, endln:9:9
  |vpiName:pkg::b
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 1
