/* _LWRM_COPYRIGHT_BEGIN_
 *
 * Copyright 2003-2011 by LWPU Corporation.  All rights reserved.  All
 * information contained herein is proprietary and confidential to LWPU
 * Corporation.  Any use, reproduction, or disclosure without the written
 * permission of LWPU Corporation is prohibited.
 *
 * _LWRM_COPYRIGHT_END_
 */

/* This file is autogenerated by ref2h.pl.  Do not edit */
//
// Copyright (c) 2011 LWPU Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the LWPU Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROLWREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARVI2_H_INC_
#define ___ARVI2_H_INC_
#define LW_VI_INCR_SYNCPT_NB_CONDS      19

// Register VI_VI_INCR_SYNCPT_0
#define VI_VI_INCR_SYNCPT_0                     _MK_ADDR_CONST(0x0)
#define VI_VI_INCR_SYNCPT_0_SELWRE                      0x0
#define VI_VI_INCR_SYNCPT_0_WORD_COUNT                  0x1
#define VI_VI_INCR_SYNCPT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_0_RESET_MASK                  _MK_MASK_CONST(0xffff)
#define VI_VI_INCR_SYNCPT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define VI_VI_INCR_SYNCPT_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define VI_VI_INCR_SYNCPT_0_VI_COND_SHIFT                       _MK_SHIFT_CONST(8)
#define VI_VI_INCR_SYNCPT_0_VI_COND_FIELD                       _MK_FIELD_CONST(0xff, VI_VI_INCR_SYNCPT_0_VI_COND_SHIFT)
#define VI_VI_INCR_SYNCPT_0_VI_COND_RANGE                       15:8
#define VI_VI_INCR_SYNCPT_0_VI_COND_WOFFSET                     0x0
#define VI_VI_INCR_SYNCPT_0_VI_COND_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_0_VI_COND_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define VI_VI_INCR_SYNCPT_0_VI_COND_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_0_VI_COND_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_0_VI_COND_IMMEDIATE                   _MK_ENUM_CONST(0)
#define VI_VI_INCR_SYNCPT_0_VI_COND_OP_DONE                     _MK_ENUM_CONST(1)
#define VI_VI_INCR_SYNCPT_0_VI_COND_RD_DONE                     _MK_ENUM_CONST(2)
#define VI_VI_INCR_SYNCPT_0_VI_COND_REG_WR_SAFE                 _MK_ENUM_CONST(3)
#define VI_VI_INCR_SYNCPT_0_VI_COND_VI_MWB_DONE                 _MK_ENUM_CONST(4)
#define VI_VI_INCR_SYNCPT_0_VI_COND_VI_MWC_DONE                 _MK_ENUM_CONST(5)
#define VI_VI_INCR_SYNCPT_0_VI_COND_VI_MWD_DONE                 _MK_ENUM_CONST(6)
#define VI_VI_INCR_SYNCPT_0_VI_COND_VI_ISPA_DONE                        _MK_ENUM_CONST(7)
#define VI_VI_INCR_SYNCPT_0_VI_COND_VI_ISPB_DONE                        _MK_ENUM_CONST(8)
#define VI_VI_INCR_SYNCPT_0_VI_COND_VI_CSI_PPA_FRAME_START                      _MK_ENUM_CONST(9)
#define VI_VI_INCR_SYNCPT_0_VI_COND_VI_CSI_PPB_FRAME_START                      _MK_ENUM_CONST(10)
#define VI_VI_INCR_SYNCPT_0_VI_COND_VI_CSI_PPC_FRAME_START                      _MK_ENUM_CONST(11)
#define VI_VI_INCR_SYNCPT_0_VI_COND_VI_CSI_PPD_FRAME_START                      _MK_ENUM_CONST(12)
#define VI_VI_INCR_SYNCPT_0_VI_COND_VI_VGP0_RCVD                        _MK_ENUM_CONST(13)
#define VI_VI_INCR_SYNCPT_0_VI_COND_VI_VGP1_RCVD                        _MK_ENUM_CONST(14)
#define VI_VI_INCR_SYNCPT_0_VI_COND_VI_CSI_PPA_LINE_START                       _MK_ENUM_CONST(15)

#define VI_VI_INCR_SYNCPT_0_VI_INDX_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_VI_INCR_SYNCPT_0_VI_INDX_FIELD                       _MK_FIELD_CONST(0xff, VI_VI_INCR_SYNCPT_0_VI_INDX_SHIFT)
#define VI_VI_INCR_SYNCPT_0_VI_INDX_RANGE                       7:0
#define VI_VI_INCR_SYNCPT_0_VI_INDX_WOFFSET                     0x0
#define VI_VI_INCR_SYNCPT_0_VI_INDX_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_0_VI_INDX_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define VI_VI_INCR_SYNCPT_0_VI_INDX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_0_VI_INDX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register VI_VI_INCR_SYNCPT_CNTRL_0
#define VI_VI_INCR_SYNCPT_CNTRL_0                       _MK_ADDR_CONST(0x1)
#define VI_VI_INCR_SYNCPT_CNTRL_0_SELWRE                        0x0
#define VI_VI_INCR_SYNCPT_CNTRL_0_WORD_COUNT                    0x1
#define VI_VI_INCR_SYNCPT_CNTRL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_CNTRL_0_RESET_MASK                    _MK_MASK_CONST(0x101)
#define VI_VI_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_CNTRL_0_READ_MASK                     _MK_MASK_CONST(0x101)
#define VI_VI_INCR_SYNCPT_CNTRL_0_WRITE_MASK                    _MK_MASK_CONST(0x101)
#define VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_NO_STALL_SHIFT                 _MK_SHIFT_CONST(8)
#define VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_NO_STALL_FIELD                 _MK_FIELD_CONST(0x1, VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_NO_STALL_SHIFT)
#define VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_NO_STALL_RANGE                 8:8
#define VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_NO_STALL_WOFFSET                       0x0
#define VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_NO_STALL_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_NO_STALL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_SOFT_RESET_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_SOFT_RESET_FIELD                       _MK_FIELD_CONST(0x1, VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_SOFT_RESET_RANGE                       0:0
#define VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_SOFT_RESET_WOFFSET                     0x0
#define VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_SOFT_RESET_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_CNTRL_0_VI_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register VI_VI_INCR_SYNCPT_ERROR_0
#define VI_VI_INCR_SYNCPT_ERROR_0                       _MK_ADDR_CONST(0x2)
#define VI_VI_INCR_SYNCPT_ERROR_0_SELWRE                        0x0
#define VI_VI_INCR_SYNCPT_ERROR_0_WORD_COUNT                    0x1
#define VI_VI_INCR_SYNCPT_ERROR_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_ERROR_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_ERROR_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_INCR_SYNCPT_ERROR_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define VI_VI_INCR_SYNCPT_ERROR_0_VI_COND_STATUS_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_VI_INCR_SYNCPT_ERROR_0_VI_COND_STATUS_FIELD                  _MK_FIELD_CONST(0xffffffff, VI_VI_INCR_SYNCPT_ERROR_0_VI_COND_STATUS_SHIFT)
#define VI_VI_INCR_SYNCPT_ERROR_0_VI_COND_STATUS_RANGE                  31:0
#define VI_VI_INCR_SYNCPT_ERROR_0_VI_COND_STATUS_WOFFSET                        0x0
#define VI_VI_INCR_SYNCPT_ERROR_0_VI_COND_STATUS_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_ERROR_0_VI_COND_STATUS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_ERROR_0_VI_COND_STATUS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_INCR_SYNCPT_ERROR_0_VI_COND_STATUS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 3 [0x3]

// Reserved address 4 [0x4]

// Reserved address 5 [0x5]

// Reserved address 6 [0x6]

// Reserved address 7 [0x7]

// Register VI_CTXSW_0
#define VI_CTXSW_0                      _MK_ADDR_CONST(0x8)
#define VI_CTXSW_0_SELWRE                       0x0
#define VI_CTXSW_0_WORD_COUNT                   0x1
#define VI_CTXSW_0_RESET_VAL                    _MK_MASK_CONST(0xf000f800)
#define VI_CTXSW_0_RESET_MASK                   _MK_MASK_CONST(0xf3fffbff)
#define VI_CTXSW_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_READ_MASK                    _MK_MASK_CONST(0xf3fffbff)
#define VI_CTXSW_0_WRITE_MASK                   _MK_MASK_CONST(0xfbff)
#define VI_CTXSW_0_LWRR_CLASS_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_CTXSW_0_LWRR_CLASS_FIELD                     _MK_FIELD_CONST(0x3ff, VI_CTXSW_0_LWRR_CLASS_SHIFT)
#define VI_CTXSW_0_LWRR_CLASS_RANGE                     9:0
#define VI_CTXSW_0_LWRR_CLASS_WOFFSET                   0x0
#define VI_CTXSW_0_LWRR_CLASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_LWRR_CLASS_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define VI_CTXSW_0_LWRR_CLASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_LWRR_CLASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_CTXSW_0_AUTO_ACK_SHIFT                       _MK_SHIFT_CONST(11)
#define VI_CTXSW_0_AUTO_ACK_FIELD                       _MK_FIELD_CONST(0x1, VI_CTXSW_0_AUTO_ACK_SHIFT)
#define VI_CTXSW_0_AUTO_ACK_RANGE                       11:11
#define VI_CTXSW_0_AUTO_ACK_WOFFSET                     0x0
#define VI_CTXSW_0_AUTO_ACK_DEFAULT                     _MK_MASK_CONST(0x1)
#define VI_CTXSW_0_AUTO_ACK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_CTXSW_0_AUTO_ACK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_AUTO_ACK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_AUTO_ACK_MANUAL                      _MK_ENUM_CONST(0)
#define VI_CTXSW_0_AUTO_ACK_AUTOACK                     _MK_ENUM_CONST(1)

#define VI_CTXSW_0_LWRR_CHANNEL_SHIFT                   _MK_SHIFT_CONST(12)
#define VI_CTXSW_0_LWRR_CHANNEL_FIELD                   _MK_FIELD_CONST(0xf, VI_CTXSW_0_LWRR_CHANNEL_SHIFT)
#define VI_CTXSW_0_LWRR_CHANNEL_RANGE                   15:12
#define VI_CTXSW_0_LWRR_CHANNEL_WOFFSET                 0x0
#define VI_CTXSW_0_LWRR_CHANNEL_DEFAULT                 _MK_MASK_CONST(0xf)
#define VI_CTXSW_0_LWRR_CHANNEL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define VI_CTXSW_0_LWRR_CHANNEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_LWRR_CHANNEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define VI_CTXSW_0_NEXT_CLASS_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_CTXSW_0_NEXT_CLASS_FIELD                     _MK_FIELD_CONST(0x3ff, VI_CTXSW_0_NEXT_CLASS_SHIFT)
#define VI_CTXSW_0_NEXT_CLASS_RANGE                     25:16
#define VI_CTXSW_0_NEXT_CLASS_WOFFSET                   0x0
#define VI_CTXSW_0_NEXT_CLASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_NEXT_CLASS_DEFAULT_MASK                      _MK_MASK_CONST(0x3ff)
#define VI_CTXSW_0_NEXT_CLASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_NEXT_CLASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_CTXSW_0_NEXT_CHANNEL_SHIFT                   _MK_SHIFT_CONST(28)
#define VI_CTXSW_0_NEXT_CHANNEL_FIELD                   _MK_FIELD_CONST(0xf, VI_CTXSW_0_NEXT_CHANNEL_SHIFT)
#define VI_CTXSW_0_NEXT_CHANNEL_RANGE                   31:28
#define VI_CTXSW_0_NEXT_CHANNEL_WOFFSET                 0x0
#define VI_CTXSW_0_NEXT_CHANNEL_DEFAULT                 _MK_MASK_CONST(0xf)
#define VI_CTXSW_0_NEXT_CHANNEL_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define VI_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_INTSTATUS_0
#define VI_INTSTATUS_0                  _MK_ADDR_CONST(0x9)
#define VI_INTSTATUS_0_SELWRE                   0x0
#define VI_INTSTATUS_0_WORD_COUNT                       0x1
#define VI_INTSTATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_INTSTATUS_0_RESET_MASK                       _MK_MASK_CONST(0x1)
#define VI_INTSTATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_INTSTATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_INTSTATUS_0_READ_MASK                        _MK_MASK_CONST(0x1)
#define VI_INTSTATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define VI_INTSTATUS_0_CTXSW_INT_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_INTSTATUS_0_CTXSW_INT_FIELD                  _MK_FIELD_CONST(0x1, VI_INTSTATUS_0_CTXSW_INT_SHIFT)
#define VI_INTSTATUS_0_CTXSW_INT_RANGE                  0:0
#define VI_INTSTATUS_0_CTXSW_INT_WOFFSET                        0x0
#define VI_INTSTATUS_0_CTXSW_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_INTSTATUS_0_CTXSW_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define VI_INTSTATUS_0_CTXSW_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_INTSTATUS_0_CTXSW_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_PWM_CONTROL_0
#define VI_PWM_CONTROL_0                        _MK_ADDR_CONST(0xa)
#define VI_PWM_CONTROL_0_SELWRE                         0x0
#define VI_PWM_CONTROL_0_WORD_COUNT                     0x1
#define VI_PWM_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0xff300011)
#define VI_PWM_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0xff300011)
#define VI_PWM_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0xff300011)
#define VI_PWM_CONTROL_0_PWM_ENABLE_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_PWM_CONTROL_0_PWM_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, VI_PWM_CONTROL_0_PWM_ENABLE_SHIFT)
#define VI_PWM_CONTROL_0_PWM_ENABLE_RANGE                       0:0
#define VI_PWM_CONTROL_0_PWM_ENABLE_WOFFSET                     0x0
#define VI_PWM_CONTROL_0_PWM_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_PWM_CONTROL_0_PWM_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_ENABLE_DISABLED                    _MK_ENUM_CONST(0)
#define VI_PWM_CONTROL_0_PWM_ENABLE_ENABLED                     _MK_ENUM_CONST(1)

#define VI_PWM_CONTROL_0_PWM_DIRECTION_SHIFT                    _MK_SHIFT_CONST(4)
#define VI_PWM_CONTROL_0_PWM_DIRECTION_FIELD                    _MK_FIELD_CONST(0x1, VI_PWM_CONTROL_0_PWM_DIRECTION_SHIFT)
#define VI_PWM_CONTROL_0_PWM_DIRECTION_RANGE                    4:4
#define VI_PWM_CONTROL_0_PWM_DIRECTION_WOFFSET                  0x0
#define VI_PWM_CONTROL_0_PWM_DIRECTION_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_DIRECTION_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_PWM_CONTROL_0_PWM_DIRECTION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_DIRECTION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_DIRECTION_INCR                     _MK_ENUM_CONST(0)
#define VI_PWM_CONTROL_0_PWM_DIRECTION_DECR                     _MK_ENUM_CONST(1)

#define VI_PWM_CONTROL_0_PWM_MODE_SHIFT                 _MK_SHIFT_CONST(20)
#define VI_PWM_CONTROL_0_PWM_MODE_FIELD                 _MK_FIELD_CONST(0x3, VI_PWM_CONTROL_0_PWM_MODE_SHIFT)
#define VI_PWM_CONTROL_0_PWM_MODE_RANGE                 21:20
#define VI_PWM_CONTROL_0_PWM_MODE_WOFFSET                       0x0
#define VI_PWM_CONTROL_0_PWM_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define VI_PWM_CONTROL_0_PWM_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_MODE_CONTINUOUS                    _MK_ENUM_CONST(0)
#define VI_PWM_CONTROL_0_PWM_MODE_SINGLE                        _MK_ENUM_CONST(1)
#define VI_PWM_CONTROL_0_PWM_MODE_COUNTER                       _MK_ENUM_CONST(2)

#define VI_PWM_CONTROL_0_PWM_COUNTER_SHIFT                      _MK_SHIFT_CONST(24)
#define VI_PWM_CONTROL_0_PWM_COUNTER_FIELD                      _MK_FIELD_CONST(0xff, VI_PWM_CONTROL_0_PWM_COUNTER_SHIFT)
#define VI_PWM_CONTROL_0_PWM_COUNTER_RANGE                      31:24
#define VI_PWM_CONTROL_0_PWM_COUNTER_WOFFSET                    0x0
#define VI_PWM_CONTROL_0_PWM_COUNTER_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_COUNTER_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define VI_PWM_CONTROL_0_PWM_COUNTER_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PWM_CONTROL_0_PWM_COUNTER_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_PWM_HIGH_PULSE_0
#define VI_PWM_HIGH_PULSE_0                     _MK_ADDR_CONST(0xb)
#define VI_PWM_HIGH_PULSE_0_SELWRE                      0x0
#define VI_PWM_HIGH_PULSE_0_WORD_COUNT                  0x1
#define VI_PWM_HIGH_PULSE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_PWM_HIGH_PULSE_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_PWM_HIGH_PULSE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_PWM_HIGH_PULSE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_PWM_HIGH_PULSE_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define VI_PWM_HIGH_PULSE_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_PWM_HIGH_PULSE_0_PWM_HIGH_PULSE_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_PWM_HIGH_PULSE_0_PWM_HIGH_PULSE_FIELD                        _MK_FIELD_CONST(0xffffffff, VI_PWM_HIGH_PULSE_0_PWM_HIGH_PULSE_SHIFT)
#define VI_PWM_HIGH_PULSE_0_PWM_HIGH_PULSE_RANGE                        31:0
#define VI_PWM_HIGH_PULSE_0_PWM_HIGH_PULSE_WOFFSET                      0x0
#define VI_PWM_HIGH_PULSE_0_PWM_HIGH_PULSE_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PWM_HIGH_PULSE_0_PWM_HIGH_PULSE_DEFAULT_MASK                 _MK_MASK_CONST(0xffffffff)
#define VI_PWM_HIGH_PULSE_0_PWM_HIGH_PULSE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PWM_HIGH_PULSE_0_PWM_HIGH_PULSE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_PWM_LOW_PULSE_0
#define VI_PWM_LOW_PULSE_0                      _MK_ADDR_CONST(0xc)
#define VI_PWM_LOW_PULSE_0_SELWRE                       0x0
#define VI_PWM_LOW_PULSE_0_WORD_COUNT                   0x1
#define VI_PWM_LOW_PULSE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_PWM_LOW_PULSE_0_RESET_MASK                   _MK_MASK_CONST(0xffffffff)
#define VI_PWM_LOW_PULSE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_PWM_LOW_PULSE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PWM_LOW_PULSE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define VI_PWM_LOW_PULSE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define VI_PWM_LOW_PULSE_0_PWM_LOW_PULSE_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_PWM_LOW_PULSE_0_PWM_LOW_PULSE_FIELD                  _MK_FIELD_CONST(0xffffffff, VI_PWM_LOW_PULSE_0_PWM_LOW_PULSE_SHIFT)
#define VI_PWM_LOW_PULSE_0_PWM_LOW_PULSE_RANGE                  31:0
#define VI_PWM_LOW_PULSE_0_PWM_LOW_PULSE_WOFFSET                        0x0
#define VI_PWM_LOW_PULSE_0_PWM_LOW_PULSE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PWM_LOW_PULSE_0_PWM_LOW_PULSE_DEFAULT_MASK                   _MK_MASK_CONST(0xffffffff)
#define VI_PWM_LOW_PULSE_0_PWM_LOW_PULSE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PWM_LOW_PULSE_0_PWM_LOW_PULSE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_PWM_SELECT_PULSE_A_0
#define VI_PWM_SELECT_PULSE_A_0                 _MK_ADDR_CONST(0xd)
#define VI_PWM_SELECT_PULSE_A_0_SELWRE                  0x0
#define VI_PWM_SELECT_PULSE_A_0_WORD_COUNT                      0x1
#define VI_PWM_SELECT_PULSE_A_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_A_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_A_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_A_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_A_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define VI_PWM_SELECT_PULSE_A_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_FIELD                      _MK_FIELD_CONST(0xffffffff, VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_SHIFT)
#define VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_RANGE                      31:0
#define VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_WOFFSET                    0x0
#define VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_A_0_PWM_SELECT_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_PWM_SELECT_PULSE_B_0
#define VI_PWM_SELECT_PULSE_B_0                 _MK_ADDR_CONST(0xe)
#define VI_PWM_SELECT_PULSE_B_0_SELWRE                  0x0
#define VI_PWM_SELECT_PULSE_B_0_WORD_COUNT                      0x1
#define VI_PWM_SELECT_PULSE_B_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_B_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_B_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_B_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_B_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define VI_PWM_SELECT_PULSE_B_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_FIELD                      _MK_FIELD_CONST(0xffffffff, VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_SHIFT)
#define VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_RANGE                      31:0
#define VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_WOFFSET                    0x0
#define VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_B_0_PWM_SELECT_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_PWM_SELECT_PULSE_C_0
#define VI_PWM_SELECT_PULSE_C_0                 _MK_ADDR_CONST(0xf)
#define VI_PWM_SELECT_PULSE_C_0_SELWRE                  0x0
#define VI_PWM_SELECT_PULSE_C_0_WORD_COUNT                      0x1
#define VI_PWM_SELECT_PULSE_C_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_C_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_C_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_C_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_C_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define VI_PWM_SELECT_PULSE_C_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_FIELD                      _MK_FIELD_CONST(0xffffffff, VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_SHIFT)
#define VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_RANGE                      31:0
#define VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_WOFFSET                    0x0
#define VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_C_0_PWM_SELECT_C_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_PWM_SELECT_PULSE_D_0
#define VI_PWM_SELECT_PULSE_D_0                 _MK_ADDR_CONST(0x10)
#define VI_PWM_SELECT_PULSE_D_0_SELWRE                  0x0
#define VI_PWM_SELECT_PULSE_D_0_WORD_COUNT                      0x1
#define VI_PWM_SELECT_PULSE_D_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_D_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_D_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_D_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_D_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define VI_PWM_SELECT_PULSE_D_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_FIELD                      _MK_FIELD_CONST(0xffffffff, VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_SHIFT)
#define VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_RANGE                      31:0
#define VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_WOFFSET                    0x0
#define VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PWM_SELECT_PULSE_D_0_PWM_SELECT_D_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_PIN_INPUT_ENABLE_0
#define VI_PIN_INPUT_ENABLE_0                   _MK_ADDR_CONST(0x11)
#define VI_PIN_INPUT_ENABLE_0_SELWRE                    0x0
#define VI_PIN_INPUT_ENABLE_0_WORD_COUNT                        0x1
#define VI_PIN_INPUT_ENABLE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_RESET_MASK                        _MK_MASK_CONST(0x3f)
#define VI_PIN_INPUT_ENABLE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_READ_MASK                         _MK_MASK_CONST(0x3f)
#define VI_PIN_INPUT_ENABLE_0_WRITE_MASK                        _MK_MASK_CONST(0x3f)
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_RANGE                   0:0
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_WOFFSET                 0x0
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VGP1_INPUT_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_SHIFT                   _MK_SHIFT_CONST(1)
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_RANGE                   1:1
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_WOFFSET                 0x0
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VGP2_INPUT_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_SHIFT                   _MK_SHIFT_CONST(2)
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_RANGE                   2:2
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_WOFFSET                 0x0
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VGP3_INPUT_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_SHIFT                   _MK_SHIFT_CONST(3)
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_RANGE                   3:3
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_WOFFSET                 0x0
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VGP4_INPUT_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_SHIFT                   _MK_SHIFT_CONST(4)
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_RANGE                   4:4
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_WOFFSET                 0x0
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VGP5_INPUT_ENABLE_ENABLED                 _MK_ENUM_CONST(1)

#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_SHIFT                   _MK_SHIFT_CONST(5)
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_SHIFT)
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_RANGE                   5:5
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_WOFFSET                 0x0
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_DISABLED                        _MK_ENUM_CONST(0)
#define VI_PIN_INPUT_ENABLE_0_VGP6_INPUT_ENABLE_ENABLED                 _MK_ENUM_CONST(1)


// Register VI_PIN_OUTPUT_ENABLE_0
#define VI_PIN_OUTPUT_ENABLE_0                  _MK_ADDR_CONST(0x12)
#define VI_PIN_OUTPUT_ENABLE_0_SELWRE                   0x0
#define VI_PIN_OUTPUT_ENABLE_0_WORD_COUNT                       0x1
#define VI_PIN_OUTPUT_ENABLE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_RESET_MASK                       _MK_MASK_CONST(0x3f)
#define VI_PIN_OUTPUT_ENABLE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_READ_MASK                        _MK_MASK_CONST(0x3f)
#define VI_PIN_OUTPUT_ENABLE_0_WRITE_MASK                       _MK_MASK_CONST(0x3f)
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_RANGE                 0:0
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_WOFFSET                       0x0
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP1_OUTPUT_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_SHIFT                 _MK_SHIFT_CONST(1)
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_RANGE                 1:1
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_WOFFSET                       0x0
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP2_OUTPUT_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_SHIFT                 _MK_SHIFT_CONST(2)
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_RANGE                 2:2
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_WOFFSET                       0x0
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP3_OUTPUT_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_SHIFT                 _MK_SHIFT_CONST(3)
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_RANGE                 3:3
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_WOFFSET                       0x0
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP4_OUTPUT_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_SHIFT                 _MK_SHIFT_CONST(4)
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_RANGE                 4:4
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_WOFFSET                       0x0
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP5_OUTPUT_ENABLE_ENABLED                       _MK_ENUM_CONST(1)

#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_SHIFT                 _MK_SHIFT_CONST(5)
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_SHIFT)
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_RANGE                 5:5
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_WOFFSET                       0x0
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_DISABLED                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_ENABLE_0_VGP6_OUTPUT_ENABLE_ENABLED                       _MK_ENUM_CONST(1)


// Register VI_PIN_INPUT_DATA_0
#define VI_PIN_INPUT_DATA_0                     _MK_ADDR_CONST(0x13)
#define VI_PIN_INPUT_DATA_0_SELWRE                      0x0
#define VI_PIN_INPUT_DATA_0_WORD_COUNT                  0x1
#define VI_PIN_INPUT_DATA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_READ_MASK                   _MK_MASK_CONST(0x3f)
#define VI_PIN_INPUT_DATA_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_FIELD                       _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_RANGE                       0:0
#define VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_WOFFSET                     0x0
#define VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP1_INPUT_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_SHIFT                       _MK_SHIFT_CONST(1)
#define VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_FIELD                       _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_RANGE                       1:1
#define VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_WOFFSET                     0x0
#define VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP2_INPUT_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_SHIFT                       _MK_SHIFT_CONST(2)
#define VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_FIELD                       _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_RANGE                       2:2
#define VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_WOFFSET                     0x0
#define VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP3_INPUT_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_SHIFT                       _MK_SHIFT_CONST(3)
#define VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_FIELD                       _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_RANGE                       3:3
#define VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_WOFFSET                     0x0
#define VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP4_INPUT_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_SHIFT                       _MK_SHIFT_CONST(4)
#define VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_FIELD                       _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_RANGE                       4:4
#define VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_WOFFSET                     0x0
#define VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP5_INPUT_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_SHIFT                       _MK_SHIFT_CONST(5)
#define VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_FIELD                       _MK_FIELD_CONST(0x1, VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_SHIFT)
#define VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_RANGE                       5:5
#define VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_WOFFSET                     0x0
#define VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_PIN_INPUT_DATA_0_VGP6_INPUT_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register VI_PIN_OUTPUT_DATA_0
#define VI_PIN_OUTPUT_DATA_0                    _MK_ADDR_CONST(0x14)
#define VI_PIN_OUTPUT_DATA_0_SELWRE                     0x0
#define VI_PIN_OUTPUT_DATA_0_WORD_COUNT                         0x1
#define VI_PIN_OUTPUT_DATA_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define VI_PIN_OUTPUT_DATA_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_RANGE                     0:0
#define VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_WOFFSET                   0x0
#define VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP1_OUTPUT_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_SHIFT                     _MK_SHIFT_CONST(1)
#define VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_RANGE                     1:1
#define VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_WOFFSET                   0x0
#define VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP2_OUTPUT_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_SHIFT                     _MK_SHIFT_CONST(2)
#define VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_RANGE                     2:2
#define VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_WOFFSET                   0x0
#define VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP3_OUTPUT_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_SHIFT                     _MK_SHIFT_CONST(3)
#define VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_RANGE                     3:3
#define VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_WOFFSET                   0x0
#define VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP4_OUTPUT_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_SHIFT                     _MK_SHIFT_CONST(4)
#define VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_RANGE                     4:4
#define VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_WOFFSET                   0x0
#define VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP5_OUTPUT_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_SHIFT                     _MK_SHIFT_CONST(5)
#define VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_SHIFT)
#define VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_RANGE                     5:5
#define VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_WOFFSET                   0x0
#define VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_DATA_0_VGP6_OUTPUT_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_PIN_OUTPUT_SELECT_0
#define VI_PIN_OUTPUT_SELECT_0                  _MK_ADDR_CONST(0x15)
#define VI_PIN_OUTPUT_SELECT_0_SELWRE                   0x0
#define VI_PIN_OUTPUT_SELECT_0_WORD_COUNT                       0x1
#define VI_PIN_OUTPUT_SELECT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_RESET_MASK                       _MK_MASK_CONST(0x3f)
#define VI_PIN_OUTPUT_SELECT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_READ_MASK                        _MK_MASK_CONST(0x3f)
#define VI_PIN_OUTPUT_SELECT_0_WRITE_MASK                       _MK_MASK_CONST(0x3f)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_RANGE                     0:0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_WOFFSET                   0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_SHIFT                     _MK_SHIFT_CONST(1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_RANGE                     1:1
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_WOFFSET                   0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_SHIFT                     _MK_SHIFT_CONST(2)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_RANGE                     2:2
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_WOFFSET                   0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_SHIFT                     _MK_SHIFT_CONST(3)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_RANGE                     3:3
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_WOFFSET                   0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp4_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_SHIFT                     _MK_SHIFT_CONST(4)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_RANGE                     4:4
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_WOFFSET                   0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp5_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_SHIFT                     _MK_SHIFT_CONST(5)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_FIELD                     _MK_FIELD_CONST(0x1, VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_SHIFT)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_RANGE                     5:5
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_WOFFSET                   0x0
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_DATA                      _MK_ENUM_CONST(0)
#define VI_PIN_OUTPUT_SELECT_0_PIN_OUTPUT_SELECT_vgp6_PWM                       _MK_ENUM_CONST(1)


// Register VI_VI_MCCIF_FIFOCTRL_0
#define VI_VI_MCCIF_FIFOCTRL_0                  _MK_ADDR_CONST(0x16)
#define VI_VI_MCCIF_FIFOCTRL_0_SELWRE                   0x0
#define VI_VI_MCCIF_FIFOCTRL_0_WORD_COUNT                       0x1
#define VI_VI_MCCIF_FIFOCTRL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_RESET_MASK                       _MK_MASK_CONST(0x30003)
#define VI_VI_MCCIF_FIFOCTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_READ_MASK                        _MK_MASK_CONST(0x30003)
#define VI_VI_MCCIF_FIFOCTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x30003)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_FIELD                       _MK_FIELD_CONST(0x1, VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_SHIFT)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_RANGE                       0:0
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_WOFFSET                     0x0
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_INIT_ENUM                   DISABLE
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_DISABLE                     _MK_ENUM_CONST(0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_WRCL_MCLE2X_ENABLE                      _MK_ENUM_CONST(1)

#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_SHIFT                       _MK_SHIFT_CONST(1)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_FIELD                       _MK_FIELD_CONST(0x1, VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_SHIFT)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_RANGE                       1:1
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_WOFFSET                     0x0
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_INIT_ENUM                   DISABLE
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_DISABLE                     _MK_ENUM_CONST(0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_MCCIF_RDMC_RDFAST_ENABLE                      _MK_ENUM_CONST(1)

#define VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_SHIFT)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_RANGE                   16:16
#define VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_WOFFSET                 0x0
#define VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_WCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_SHIFT                   _MK_SHIFT_CONST(17)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_FIELD                   _MK_FIELD_CONST(0x1, VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_SHIFT)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_RANGE                   17:17
#define VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_WOFFSET                 0x0
#define VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_MCCIF_FIFOCTRL_0_VI_RCLK_OVERRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_TIMEOUT_WCOAL_VI_0
#define VI_TIMEOUT_WCOAL_VI_0                   _MK_ADDR_CONST(0x17)
#define VI_TIMEOUT_WCOAL_VI_0_SELWRE                    0x0
#define VI_TIMEOUT_WCOAL_VI_0_WORD_COUNT                        0x1
#define VI_TIMEOUT_WCOAL_VI_0_RESET_VAL                         _MK_MASK_CONST(0x32323232)
#define VI_TIMEOUT_WCOAL_VI_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define VI_TIMEOUT_WCOAL_VI_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_TIMEOUT_WCOAL_VI_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_TIMEOUT_WCOAL_VI_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define VI_TIMEOUT_WCOAL_VI_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define VI_TIMEOUT_WCOAL_VI_0_VIWA_WCOAL_TMVAL_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_TIMEOUT_WCOAL_VI_0_VIWA_WCOAL_TMVAL_FIELD                    _MK_FIELD_CONST(0xff, VI_TIMEOUT_WCOAL_VI_0_VIWA_WCOAL_TMVAL_SHIFT)
#define VI_TIMEOUT_WCOAL_VI_0_VIWA_WCOAL_TMVAL_RANGE                    7:0
#define VI_TIMEOUT_WCOAL_VI_0_VIWA_WCOAL_TMVAL_WOFFSET                  0x0
#define VI_TIMEOUT_WCOAL_VI_0_VIWA_WCOAL_TMVAL_DEFAULT                  _MK_MASK_CONST(0x32)
#define VI_TIMEOUT_WCOAL_VI_0_VIWA_WCOAL_TMVAL_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define VI_TIMEOUT_WCOAL_VI_0_VIWA_WCOAL_TMVAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_TIMEOUT_WCOAL_VI_0_VIWA_WCOAL_TMVAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_TIMEOUT_WCOAL_VI_0_VIWB_WCOAL_TMVAL_SHIFT                    _MK_SHIFT_CONST(8)
#define VI_TIMEOUT_WCOAL_VI_0_VIWB_WCOAL_TMVAL_FIELD                    _MK_FIELD_CONST(0xff, VI_TIMEOUT_WCOAL_VI_0_VIWB_WCOAL_TMVAL_SHIFT)
#define VI_TIMEOUT_WCOAL_VI_0_VIWB_WCOAL_TMVAL_RANGE                    15:8
#define VI_TIMEOUT_WCOAL_VI_0_VIWB_WCOAL_TMVAL_WOFFSET                  0x0
#define VI_TIMEOUT_WCOAL_VI_0_VIWB_WCOAL_TMVAL_DEFAULT                  _MK_MASK_CONST(0x32)
#define VI_TIMEOUT_WCOAL_VI_0_VIWB_WCOAL_TMVAL_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define VI_TIMEOUT_WCOAL_VI_0_VIWB_WCOAL_TMVAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_TIMEOUT_WCOAL_VI_0_VIWB_WCOAL_TMVAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_TIMEOUT_WCOAL_VI_0_VIWC_WCOAL_TMVAL_SHIFT                    _MK_SHIFT_CONST(16)
#define VI_TIMEOUT_WCOAL_VI_0_VIWC_WCOAL_TMVAL_FIELD                    _MK_FIELD_CONST(0xff, VI_TIMEOUT_WCOAL_VI_0_VIWC_WCOAL_TMVAL_SHIFT)
#define VI_TIMEOUT_WCOAL_VI_0_VIWC_WCOAL_TMVAL_RANGE                    23:16
#define VI_TIMEOUT_WCOAL_VI_0_VIWC_WCOAL_TMVAL_WOFFSET                  0x0
#define VI_TIMEOUT_WCOAL_VI_0_VIWC_WCOAL_TMVAL_DEFAULT                  _MK_MASK_CONST(0x32)
#define VI_TIMEOUT_WCOAL_VI_0_VIWC_WCOAL_TMVAL_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define VI_TIMEOUT_WCOAL_VI_0_VIWC_WCOAL_TMVAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_TIMEOUT_WCOAL_VI_0_VIWC_WCOAL_TMVAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_TIMEOUT_WCOAL_VI_0_VIWD_WCOAL_TMVAL_SHIFT                    _MK_SHIFT_CONST(24)
#define VI_TIMEOUT_WCOAL_VI_0_VIWD_WCOAL_TMVAL_FIELD                    _MK_FIELD_CONST(0xff, VI_TIMEOUT_WCOAL_VI_0_VIWD_WCOAL_TMVAL_SHIFT)
#define VI_TIMEOUT_WCOAL_VI_0_VIWD_WCOAL_TMVAL_RANGE                    31:24
#define VI_TIMEOUT_WCOAL_VI_0_VIWD_WCOAL_TMVAL_WOFFSET                  0x0
#define VI_TIMEOUT_WCOAL_VI_0_VIWD_WCOAL_TMVAL_DEFAULT                  _MK_MASK_CONST(0x32)
#define VI_TIMEOUT_WCOAL_VI_0_VIWD_WCOAL_TMVAL_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define VI_TIMEOUT_WCOAL_VI_0_VIWD_WCOAL_TMVAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_TIMEOUT_WCOAL_VI_0_VIWD_WCOAL_TMVAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register VI_RESERVE_0_0
#define VI_RESERVE_0_0                  _MK_ADDR_CONST(0x18)
#define VI_RESERVE_0_0_SELWRE                   0x0
#define VI_RESERVE_0_0_WORD_COUNT                       0x1
#define VI_RESERVE_0_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define VI_RESERVE_0_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define VI_RESERVE_0_0_nc_RESERVE_0_0_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_RESERVE_0_0_nc_RESERVE_0_0_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_0_0_nc_RESERVE_0_0_SHIFT)
#define VI_RESERVE_0_0_nc_RESERVE_0_0_RANGE                     3:0
#define VI_RESERVE_0_0_nc_RESERVE_0_0_WOFFSET                   0x0
#define VI_RESERVE_0_0_nc_RESERVE_0_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_0_0_nc_RESERVE_0_1_SHIFT                     _MK_SHIFT_CONST(4)
#define VI_RESERVE_0_0_nc_RESERVE_0_1_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_0_0_nc_RESERVE_0_1_SHIFT)
#define VI_RESERVE_0_0_nc_RESERVE_0_1_RANGE                     7:4
#define VI_RESERVE_0_0_nc_RESERVE_0_1_WOFFSET                   0x0
#define VI_RESERVE_0_0_nc_RESERVE_0_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_0_0_nc_RESERVE_0_2_SHIFT                     _MK_SHIFT_CONST(8)
#define VI_RESERVE_0_0_nc_RESERVE_0_2_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_0_0_nc_RESERVE_0_2_SHIFT)
#define VI_RESERVE_0_0_nc_RESERVE_0_2_RANGE                     11:8
#define VI_RESERVE_0_0_nc_RESERVE_0_2_WOFFSET                   0x0
#define VI_RESERVE_0_0_nc_RESERVE_0_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_0_0_nc_RESERVE_0_3_SHIFT                     _MK_SHIFT_CONST(12)
#define VI_RESERVE_0_0_nc_RESERVE_0_3_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_0_0_nc_RESERVE_0_3_SHIFT)
#define VI_RESERVE_0_0_nc_RESERVE_0_3_RANGE                     15:12
#define VI_RESERVE_0_0_nc_RESERVE_0_3_WOFFSET                   0x0
#define VI_RESERVE_0_0_nc_RESERVE_0_3_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_0_0_nc_RESERVE_0_3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_RESERVE_1_0
#define VI_RESERVE_1_0                  _MK_ADDR_CONST(0x19)
#define VI_RESERVE_1_0_SELWRE                   0x0
#define VI_RESERVE_1_0_WORD_COUNT                       0x1
#define VI_RESERVE_1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define VI_RESERVE_1_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define VI_RESERVE_1_0_nc_RESERVE_1_0_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_RESERVE_1_0_nc_RESERVE_1_0_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_1_0_nc_RESERVE_1_0_SHIFT)
#define VI_RESERVE_1_0_nc_RESERVE_1_0_RANGE                     3:0
#define VI_RESERVE_1_0_nc_RESERVE_1_0_WOFFSET                   0x0
#define VI_RESERVE_1_0_nc_RESERVE_1_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_1_0_nc_RESERVE_1_1_SHIFT                     _MK_SHIFT_CONST(4)
#define VI_RESERVE_1_0_nc_RESERVE_1_1_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_1_0_nc_RESERVE_1_1_SHIFT)
#define VI_RESERVE_1_0_nc_RESERVE_1_1_RANGE                     7:4
#define VI_RESERVE_1_0_nc_RESERVE_1_1_WOFFSET                   0x0
#define VI_RESERVE_1_0_nc_RESERVE_1_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_1_0_nc_RESERVE_1_2_SHIFT                     _MK_SHIFT_CONST(8)
#define VI_RESERVE_1_0_nc_RESERVE_1_2_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_1_0_nc_RESERVE_1_2_SHIFT)
#define VI_RESERVE_1_0_nc_RESERVE_1_2_RANGE                     11:8
#define VI_RESERVE_1_0_nc_RESERVE_1_2_WOFFSET                   0x0
#define VI_RESERVE_1_0_nc_RESERVE_1_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_1_0_nc_RESERVE_1_3_SHIFT                     _MK_SHIFT_CONST(12)
#define VI_RESERVE_1_0_nc_RESERVE_1_3_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_1_0_nc_RESERVE_1_3_SHIFT)
#define VI_RESERVE_1_0_nc_RESERVE_1_3_RANGE                     15:12
#define VI_RESERVE_1_0_nc_RESERVE_1_3_WOFFSET                   0x0
#define VI_RESERVE_1_0_nc_RESERVE_1_3_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_1_0_nc_RESERVE_1_3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_RESERVE_2_0
#define VI_RESERVE_2_0                  _MK_ADDR_CONST(0x1a)
#define VI_RESERVE_2_0_SELWRE                   0x0
#define VI_RESERVE_2_0_WORD_COUNT                       0x1
#define VI_RESERVE_2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define VI_RESERVE_2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define VI_RESERVE_2_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define VI_RESERVE_2_0_nc_RESERVE_2_0_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_RESERVE_2_0_nc_RESERVE_2_0_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_2_0_nc_RESERVE_2_0_SHIFT)
#define VI_RESERVE_2_0_nc_RESERVE_2_0_RANGE                     3:0
#define VI_RESERVE_2_0_nc_RESERVE_2_0_WOFFSET                   0x0
#define VI_RESERVE_2_0_nc_RESERVE_2_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_0_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define VI_RESERVE_2_0_nc_RESERVE_2_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_2_0_nc_RESERVE_2_1_SHIFT                     _MK_SHIFT_CONST(4)
#define VI_RESERVE_2_0_nc_RESERVE_2_1_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_2_0_nc_RESERVE_2_1_SHIFT)
#define VI_RESERVE_2_0_nc_RESERVE_2_1_RANGE                     7:4
#define VI_RESERVE_2_0_nc_RESERVE_2_1_WOFFSET                   0x0
#define VI_RESERVE_2_0_nc_RESERVE_2_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_2_0_nc_RESERVE_2_2_SHIFT                     _MK_SHIFT_CONST(8)
#define VI_RESERVE_2_0_nc_RESERVE_2_2_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_2_0_nc_RESERVE_2_2_SHIFT)
#define VI_RESERVE_2_0_nc_RESERVE_2_2_RANGE                     11:8
#define VI_RESERVE_2_0_nc_RESERVE_2_2_WOFFSET                   0x0
#define VI_RESERVE_2_0_nc_RESERVE_2_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_2_0_nc_RESERVE_2_3_SHIFT                     _MK_SHIFT_CONST(12)
#define VI_RESERVE_2_0_nc_RESERVE_2_3_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_2_0_nc_RESERVE_2_3_SHIFT)
#define VI_RESERVE_2_0_nc_RESERVE_2_3_RANGE                     15:12
#define VI_RESERVE_2_0_nc_RESERVE_2_3_WOFFSET                   0x0
#define VI_RESERVE_2_0_nc_RESERVE_2_3_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_2_0_nc_RESERVE_2_3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_RESERVE_3_0
#define VI_RESERVE_3_0                  _MK_ADDR_CONST(0x1b)
#define VI_RESERVE_3_0_SELWRE                   0x0
#define VI_RESERVE_3_0_WORD_COUNT                       0x1
#define VI_RESERVE_3_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define VI_RESERVE_3_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define VI_RESERVE_3_0_nc_RESERVE_3_0_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_RESERVE_3_0_nc_RESERVE_3_0_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_3_0_nc_RESERVE_3_0_SHIFT)
#define VI_RESERVE_3_0_nc_RESERVE_3_0_RANGE                     3:0
#define VI_RESERVE_3_0_nc_RESERVE_3_0_WOFFSET                   0x0
#define VI_RESERVE_3_0_nc_RESERVE_3_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_3_0_nc_RESERVE_3_1_SHIFT                     _MK_SHIFT_CONST(4)
#define VI_RESERVE_3_0_nc_RESERVE_3_1_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_3_0_nc_RESERVE_3_1_SHIFT)
#define VI_RESERVE_3_0_nc_RESERVE_3_1_RANGE                     7:4
#define VI_RESERVE_3_0_nc_RESERVE_3_1_WOFFSET                   0x0
#define VI_RESERVE_3_0_nc_RESERVE_3_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_3_0_nc_RESERVE_3_2_SHIFT                     _MK_SHIFT_CONST(8)
#define VI_RESERVE_3_0_nc_RESERVE_3_2_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_3_0_nc_RESERVE_3_2_SHIFT)
#define VI_RESERVE_3_0_nc_RESERVE_3_2_RANGE                     11:8
#define VI_RESERVE_3_0_nc_RESERVE_3_2_WOFFSET                   0x0
#define VI_RESERVE_3_0_nc_RESERVE_3_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_3_0_nc_RESERVE_3_3_SHIFT                     _MK_SHIFT_CONST(12)
#define VI_RESERVE_3_0_nc_RESERVE_3_3_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_3_0_nc_RESERVE_3_3_SHIFT)
#define VI_RESERVE_3_0_nc_RESERVE_3_3_RANGE                     15:12
#define VI_RESERVE_3_0_nc_RESERVE_3_3_WOFFSET                   0x0
#define VI_RESERVE_3_0_nc_RESERVE_3_3_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_3_0_nc_RESERVE_3_3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_RESERVE_4_0
#define VI_RESERVE_4_0                  _MK_ADDR_CONST(0x1c)
#define VI_RESERVE_4_0_SELWRE                   0x0
#define VI_RESERVE_4_0_WORD_COUNT                       0x1
#define VI_RESERVE_4_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define VI_RESERVE_4_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define VI_RESERVE_4_0_nc_RESERVE_4_0_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_RESERVE_4_0_nc_RESERVE_4_0_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_4_0_nc_RESERVE_4_0_SHIFT)
#define VI_RESERVE_4_0_nc_RESERVE_4_0_RANGE                     3:0
#define VI_RESERVE_4_0_nc_RESERVE_4_0_WOFFSET                   0x0
#define VI_RESERVE_4_0_nc_RESERVE_4_0_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_0_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_0_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_4_0_nc_RESERVE_4_1_SHIFT                     _MK_SHIFT_CONST(4)
#define VI_RESERVE_4_0_nc_RESERVE_4_1_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_4_0_nc_RESERVE_4_1_SHIFT)
#define VI_RESERVE_4_0_nc_RESERVE_4_1_RANGE                     7:4
#define VI_RESERVE_4_0_nc_RESERVE_4_1_WOFFSET                   0x0
#define VI_RESERVE_4_0_nc_RESERVE_4_1_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_4_0_nc_RESERVE_4_2_SHIFT                     _MK_SHIFT_CONST(8)
#define VI_RESERVE_4_0_nc_RESERVE_4_2_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_4_0_nc_RESERVE_4_2_SHIFT)
#define VI_RESERVE_4_0_nc_RESERVE_4_2_RANGE                     11:8
#define VI_RESERVE_4_0_nc_RESERVE_4_2_WOFFSET                   0x0
#define VI_RESERVE_4_0_nc_RESERVE_4_2_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_RESERVE_4_0_nc_RESERVE_4_3_SHIFT                     _MK_SHIFT_CONST(12)
#define VI_RESERVE_4_0_nc_RESERVE_4_3_FIELD                     _MK_FIELD_CONST(0xf, VI_RESERVE_4_0_nc_RESERVE_4_3_SHIFT)
#define VI_RESERVE_4_0_nc_RESERVE_4_3_RANGE                     15:12
#define VI_RESERVE_4_0_nc_RESERVE_4_3_WOFFSET                   0x0
#define VI_RESERVE_4_0_nc_RESERVE_4_3_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_3_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_3_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_RESERVE_4_0_nc_RESERVE_4_3_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_VI_IMAGE_DEF_SENSOR_A_0
#define VI_VI_IMAGE_DEF_SENSOR_A_0                      _MK_ADDR_CONST(0x1d)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SELWRE                       0x0
#define VI_VI_IMAGE_DEF_SENSOR_A_0_WORD_COUNT                   0x1
#define VI_VI_IMAGE_DEF_SENSOR_A_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_RESET_MASK                   _MK_MASK_CONST(0xff0037)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_READ_MASK                    _MK_MASK_CONST(0xff0037)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_WRITE_MASK                   _MK_MASK_CONST(0xff0037)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_MEM_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_MEM_FIELD                      _MK_FIELD_CONST(0x1, VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_MEM_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_MEM_RANGE                      0:0
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_MEM_WOFFSET                    0x0
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_MEM_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_MEM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_MEM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_MEM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPA_SHIFT                     _MK_SHIFT_CONST(1)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPA_FIELD                     _MK_FIELD_CONST(0x1, VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPA_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPA_RANGE                     1:1
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPA_WOFFSET                   0x0
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPB_SHIFT                     _MK_SHIFT_CONST(2)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPB_FIELD                     _MK_FIELD_CONST(0x1, VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPB_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPB_RANGE                     2:2
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPB_WOFFSET                   0x0
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPB_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_DEST_ISPB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_SAP_ENABLED_SHIFT                   _MK_SHIFT_CONST(4)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_SAP_ENABLED_FIELD                   _MK_FIELD_CONST(0x1, VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_SAP_ENABLED_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_SAP_ENABLED_RANGE                   4:4
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_SAP_ENABLED_WOFFSET                 0x0
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_SAP_ENABLED_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_SAP_ENABLED_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_SAP_ENABLED_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_SAP_ENABLED_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_OR_ENABLED_SHIFT                    _MK_SHIFT_CONST(5)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_OR_ENABLED_FIELD                    _MK_FIELD_CONST(0x1, VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_OR_ENABLED_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_OR_ENABLED_RANGE                    5:5
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_OR_ENABLED_WOFFSET                  0x0
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_OR_ENABLED_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_OR_ENABLED_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_OR_ENABLED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_OR_ENABLED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_FORMAT_SHIFT                        _MK_SHIFT_CONST(16)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_FORMAT_FIELD                        _MK_FIELD_CONST(0xff, VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_FORMAT_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_FORMAT_RANGE                        23:16
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_FORMAT_WOFFSET                      0x0
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_FORMAT_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_FORMAT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_FORMAT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_A_0_SENSOR_A_FORMAT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_VI_IMAGE_DEF_SENSOR_B_0
#define VI_VI_IMAGE_DEF_SENSOR_B_0                      _MK_ADDR_CONST(0x1e)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SELWRE                       0x0
#define VI_VI_IMAGE_DEF_SENSOR_B_0_WORD_COUNT                   0x1
#define VI_VI_IMAGE_DEF_SENSOR_B_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_RESET_MASK                   _MK_MASK_CONST(0xff0037)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_READ_MASK                    _MK_MASK_CONST(0xff0037)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_WRITE_MASK                   _MK_MASK_CONST(0xff0037)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_MEM_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_MEM_FIELD                      _MK_FIELD_CONST(0x1, VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_MEM_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_MEM_RANGE                      0:0
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_MEM_WOFFSET                    0x0
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_MEM_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_MEM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_MEM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_MEM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPA_SHIFT                     _MK_SHIFT_CONST(1)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPA_FIELD                     _MK_FIELD_CONST(0x1, VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPA_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPA_RANGE                     1:1
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPA_WOFFSET                   0x0
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPB_SHIFT                     _MK_SHIFT_CONST(2)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPB_FIELD                     _MK_FIELD_CONST(0x1, VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPB_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPB_RANGE                     2:2
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPB_WOFFSET                   0x0
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPB_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_DEST_ISPB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_SAP_ENABLED_SHIFT                   _MK_SHIFT_CONST(4)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_SAP_ENABLED_FIELD                   _MK_FIELD_CONST(0x1, VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_SAP_ENABLED_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_SAP_ENABLED_RANGE                   4:4
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_SAP_ENABLED_WOFFSET                 0x0
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_SAP_ENABLED_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_SAP_ENABLED_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_SAP_ENABLED_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_SAP_ENABLED_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_OR_ENABLED_SHIFT                    _MK_SHIFT_CONST(5)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_OR_ENABLED_FIELD                    _MK_FIELD_CONST(0x1, VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_OR_ENABLED_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_OR_ENABLED_RANGE                    5:5
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_OR_ENABLED_WOFFSET                  0x0
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_OR_ENABLED_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_OR_ENABLED_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_OR_ENABLED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_OR_ENABLED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_FORMAT_SHIFT                        _MK_SHIFT_CONST(16)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_FORMAT_FIELD                        _MK_FIELD_CONST(0xff, VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_FORMAT_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_FORMAT_RANGE                        23:16
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_FORMAT_WOFFSET                      0x0
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_FORMAT_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_FORMAT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_FORMAT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_B_0_SENSOR_B_FORMAT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_VI_IMAGE_DEF_SENSOR_C_0
#define VI_VI_IMAGE_DEF_SENSOR_C_0                      _MK_ADDR_CONST(0x1f)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SELWRE                       0x0
#define VI_VI_IMAGE_DEF_SENSOR_C_0_WORD_COUNT                   0x1
#define VI_VI_IMAGE_DEF_SENSOR_C_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_RESET_MASK                   _MK_MASK_CONST(0xff0007)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_READ_MASK                    _MK_MASK_CONST(0xff0007)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_WRITE_MASK                   _MK_MASK_CONST(0xff0007)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_MEM_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_MEM_FIELD                      _MK_FIELD_CONST(0x1, VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_MEM_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_MEM_RANGE                      0:0
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_MEM_WOFFSET                    0x0
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_MEM_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_MEM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_MEM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_MEM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPA_SHIFT                     _MK_SHIFT_CONST(1)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPA_FIELD                     _MK_FIELD_CONST(0x1, VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPA_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPA_RANGE                     1:1
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPA_WOFFSET                   0x0
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPB_SHIFT                     _MK_SHIFT_CONST(2)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPB_FIELD                     _MK_FIELD_CONST(0x1, VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPB_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPB_RANGE                     2:2
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPB_WOFFSET                   0x0
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPB_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_DEST_ISPB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_FORMAT_SHIFT                        _MK_SHIFT_CONST(16)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_FORMAT_FIELD                        _MK_FIELD_CONST(0xff, VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_FORMAT_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_FORMAT_RANGE                        23:16
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_FORMAT_WOFFSET                      0x0
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_FORMAT_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_FORMAT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_FORMAT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_C_0_SENSOR_C_FORMAT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_VI_IMAGE_DEF_SENSOR_D_0
#define VI_VI_IMAGE_DEF_SENSOR_D_0                      _MK_ADDR_CONST(0x20)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SELWRE                       0x0
#define VI_VI_IMAGE_DEF_SENSOR_D_0_WORD_COUNT                   0x1
#define VI_VI_IMAGE_DEF_SENSOR_D_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_RESET_MASK                   _MK_MASK_CONST(0xff0007)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_READ_MASK                    _MK_MASK_CONST(0xff0007)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_WRITE_MASK                   _MK_MASK_CONST(0xff0007)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_MEM_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_MEM_FIELD                      _MK_FIELD_CONST(0x1, VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_MEM_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_MEM_RANGE                      0:0
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_MEM_WOFFSET                    0x0
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_MEM_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_MEM_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_MEM_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_MEM_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPA_SHIFT                     _MK_SHIFT_CONST(1)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPA_FIELD                     _MK_FIELD_CONST(0x1, VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPA_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPA_RANGE                     1:1
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPA_WOFFSET                   0x0
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPA_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPA_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPB_SHIFT                     _MK_SHIFT_CONST(2)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPB_FIELD                     _MK_FIELD_CONST(0x1, VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPB_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPB_RANGE                     2:2
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPB_WOFFSET                   0x0
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPB_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPB_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_DEST_ISPB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_FORMAT_SHIFT                        _MK_SHIFT_CONST(16)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_FORMAT_FIELD                        _MK_FIELD_CONST(0xff, VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_FORMAT_SHIFT)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_FORMAT_RANGE                        23:16
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_FORMAT_WOFFSET                      0x0
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_FORMAT_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_FORMAT_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_FORMAT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_VI_IMAGE_DEF_SENSOR_D_0_SENSOR_D_FORMAT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_VI_MEM_TILING_SENSOR_A_0
#define VI_VI_MEM_TILING_SENSOR_A_0                     _MK_ADDR_CONST(0x21)
#define VI_VI_MEM_TILING_SENSOR_A_0_SELWRE                      0x0
#define VI_VI_MEM_TILING_SENSOR_A_0_WORD_COUNT                  0x1
#define VI_VI_MEM_TILING_SENSOR_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_A_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define VI_VI_MEM_TILING_SENSOR_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_A_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define VI_VI_MEM_TILING_SENSOR_A_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define VI_VI_MEM_TILING_SENSOR_A_0_SENSOR_A_TILING_OFF_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_VI_MEM_TILING_SENSOR_A_0_SENSOR_A_TILING_OFF_FIELD                   _MK_FIELD_CONST(0xff, VI_VI_MEM_TILING_SENSOR_A_0_SENSOR_A_TILING_OFF_SHIFT)
#define VI_VI_MEM_TILING_SENSOR_A_0_SENSOR_A_TILING_OFF_RANGE                   7:0
#define VI_VI_MEM_TILING_SENSOR_A_0_SENSOR_A_TILING_OFF_WOFFSET                 0x0
#define VI_VI_MEM_TILING_SENSOR_A_0_SENSOR_A_TILING_OFF_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_A_0_SENSOR_A_TILING_OFF_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define VI_VI_MEM_TILING_SENSOR_A_0_SENSOR_A_TILING_OFF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_A_0_SENSOR_A_TILING_OFF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_A_0_SENSOR_A_TILING_OFF_BLOCK_LINEAR                    _MK_ENUM_CONST(254)
#define VI_VI_MEM_TILING_SENSOR_A_0_SENSOR_A_TILING_OFF_PITCH_LINEAR                    _MK_ENUM_CONST(0)


// Register VI_VI_MEM_TILING_SENSOR_B_0
#define VI_VI_MEM_TILING_SENSOR_B_0                     _MK_ADDR_CONST(0x22)
#define VI_VI_MEM_TILING_SENSOR_B_0_SELWRE                      0x0
#define VI_VI_MEM_TILING_SENSOR_B_0_WORD_COUNT                  0x1
#define VI_VI_MEM_TILING_SENSOR_B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_B_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define VI_VI_MEM_TILING_SENSOR_B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_B_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define VI_VI_MEM_TILING_SENSOR_B_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define VI_VI_MEM_TILING_SENSOR_B_0_SENSOR_B_TILING_OFF_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_VI_MEM_TILING_SENSOR_B_0_SENSOR_B_TILING_OFF_FIELD                   _MK_FIELD_CONST(0xff, VI_VI_MEM_TILING_SENSOR_B_0_SENSOR_B_TILING_OFF_SHIFT)
#define VI_VI_MEM_TILING_SENSOR_B_0_SENSOR_B_TILING_OFF_RANGE                   7:0
#define VI_VI_MEM_TILING_SENSOR_B_0_SENSOR_B_TILING_OFF_WOFFSET                 0x0
#define VI_VI_MEM_TILING_SENSOR_B_0_SENSOR_B_TILING_OFF_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_B_0_SENSOR_B_TILING_OFF_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define VI_VI_MEM_TILING_SENSOR_B_0_SENSOR_B_TILING_OFF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_B_0_SENSOR_B_TILING_OFF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_B_0_SENSOR_B_TILING_OFF_BLOCK_LINEAR                    _MK_ENUM_CONST(254)
#define VI_VI_MEM_TILING_SENSOR_B_0_SENSOR_B_TILING_OFF_PITCH_LINEAR                    _MK_ENUM_CONST(0)


// Register VI_VI_MEM_TILING_SENSOR_C_0
#define VI_VI_MEM_TILING_SENSOR_C_0                     _MK_ADDR_CONST(0x23)
#define VI_VI_MEM_TILING_SENSOR_C_0_SELWRE                      0x0
#define VI_VI_MEM_TILING_SENSOR_C_0_WORD_COUNT                  0x1
#define VI_VI_MEM_TILING_SENSOR_C_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_C_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define VI_VI_MEM_TILING_SENSOR_C_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_C_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_C_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define VI_VI_MEM_TILING_SENSOR_C_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define VI_VI_MEM_TILING_SENSOR_C_0_SENSOR_C_TILING_OFF_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_VI_MEM_TILING_SENSOR_C_0_SENSOR_C_TILING_OFF_FIELD                   _MK_FIELD_CONST(0xff, VI_VI_MEM_TILING_SENSOR_C_0_SENSOR_C_TILING_OFF_SHIFT)
#define VI_VI_MEM_TILING_SENSOR_C_0_SENSOR_C_TILING_OFF_RANGE                   7:0
#define VI_VI_MEM_TILING_SENSOR_C_0_SENSOR_C_TILING_OFF_WOFFSET                 0x0
#define VI_VI_MEM_TILING_SENSOR_C_0_SENSOR_C_TILING_OFF_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_C_0_SENSOR_C_TILING_OFF_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define VI_VI_MEM_TILING_SENSOR_C_0_SENSOR_C_TILING_OFF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_C_0_SENSOR_C_TILING_OFF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_C_0_SENSOR_C_TILING_OFF_BLOCK_LINEAR                    _MK_ENUM_CONST(254)
#define VI_VI_MEM_TILING_SENSOR_C_0_SENSOR_C_TILING_OFF_PITCH_LINEAR                    _MK_ENUM_CONST(0)


// Register VI_VI_MEM_TILING_SENSOR_D_0
#define VI_VI_MEM_TILING_SENSOR_D_0                     _MK_ADDR_CONST(0x24)
#define VI_VI_MEM_TILING_SENSOR_D_0_SELWRE                      0x0
#define VI_VI_MEM_TILING_SENSOR_D_0_WORD_COUNT                  0x1
#define VI_VI_MEM_TILING_SENSOR_D_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_D_0_RESET_MASK                  _MK_MASK_CONST(0xff)
#define VI_VI_MEM_TILING_SENSOR_D_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_D_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_D_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define VI_VI_MEM_TILING_SENSOR_D_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define VI_VI_MEM_TILING_SENSOR_D_0_SENSOR_D_TILING_OFF_SHIFT                   _MK_SHIFT_CONST(0)
#define VI_VI_MEM_TILING_SENSOR_D_0_SENSOR_D_TILING_OFF_FIELD                   _MK_FIELD_CONST(0xff, VI_VI_MEM_TILING_SENSOR_D_0_SENSOR_D_TILING_OFF_SHIFT)
#define VI_VI_MEM_TILING_SENSOR_D_0_SENSOR_D_TILING_OFF_RANGE                   7:0
#define VI_VI_MEM_TILING_SENSOR_D_0_SENSOR_D_TILING_OFF_WOFFSET                 0x0
#define VI_VI_MEM_TILING_SENSOR_D_0_SENSOR_D_TILING_OFF_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_D_0_SENSOR_D_TILING_OFF_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define VI_VI_MEM_TILING_SENSOR_D_0_SENSOR_D_TILING_OFF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_D_0_SENSOR_D_TILING_OFF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define VI_VI_MEM_TILING_SENSOR_D_0_SENSOR_D_TILING_OFF_BLOCK_LINEAR                    _MK_ENUM_CONST(254)
#define VI_VI_MEM_TILING_SENSOR_D_0_SENSOR_D_TILING_OFF_PITCH_LINEAR                    _MK_ENUM_CONST(0)


// Register VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0                 _MK_ADDR_CONST(0x25)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SELWRE                  0x0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_WORD_COUNT                      0x1
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_WIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_WIDTH_FIELD                    _MK_FIELD_CONST(0xffff, VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_WIDTH_SHIFT)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_WIDTH_RANGE                    15:0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_WIDTH_WOFFSET                  0x0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_WIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_WIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_WIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_WIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_HEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_HEIGHT_FIELD                   _MK_FIELD_CONST(0xffff, VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_HEIGHT_SHIFT)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_HEIGHT_RANGE                   31:16
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_HEIGHT_WOFFSET                 0x0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_HEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_HEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_HEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0_SENSOR_A_HEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0                 _MK_ADDR_CONST(0x26)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SELWRE                  0x0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_WORD_COUNT                      0x1
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_WIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_WIDTH_FIELD                    _MK_FIELD_CONST(0xffff, VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_WIDTH_SHIFT)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_WIDTH_RANGE                    15:0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_WIDTH_WOFFSET                  0x0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_WIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_WIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_WIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_WIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_HEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_HEIGHT_FIELD                   _MK_FIELD_CONST(0xffff, VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_HEIGHT_SHIFT)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_HEIGHT_RANGE                   31:16
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_HEIGHT_WOFFSET                 0x0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_HEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_HEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_HEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0_SENSOR_B_HEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0                 _MK_ADDR_CONST(0x27)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SELWRE                  0x0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_WORD_COUNT                      0x1
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_WIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_WIDTH_FIELD                    _MK_FIELD_CONST(0xffff, VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_WIDTH_SHIFT)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_WIDTH_RANGE                    15:0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_WIDTH_WOFFSET                  0x0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_WIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_WIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_WIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_WIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_HEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_HEIGHT_FIELD                   _MK_FIELD_CONST(0xffff, VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_HEIGHT_SHIFT)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_HEIGHT_RANGE                   31:16
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_HEIGHT_WOFFSET                 0x0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_HEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_HEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_HEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0_SENSOR_C_HEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0                 _MK_ADDR_CONST(0x28)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SELWRE                  0x0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_WORD_COUNT                      0x1
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_WIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_WIDTH_FIELD                    _MK_FIELD_CONST(0xffff, VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_WIDTH_SHIFT)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_WIDTH_RANGE                    15:0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_WIDTH_WOFFSET                  0x0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_WIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_WIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0xffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_WIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_WIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_HEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_HEIGHT_FIELD                   _MK_FIELD_CONST(0xffff, VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_HEIGHT_SHIFT)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_HEIGHT_RANGE                   31:16
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_HEIGHT_WOFFSET                 0x0
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_HEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_HEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_HEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0_SENSOR_D_HEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0                 _MK_ADDR_CONST(0x29)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_SELWRE                  0x0
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_WORD_COUNT                      0x1
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_SENSOR_A_WORDCOUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_SENSOR_A_WORDCOUNT_FIELD                        _MK_FIELD_CONST(0xffff, VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_SENSOR_A_WORDCOUNT_SHIFT)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_SENSOR_A_WORDCOUNT_RANGE                        15:0
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_SENSOR_A_WORDCOUNT_WOFFSET                      0x0
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_SENSOR_A_WORDCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_SENSOR_A_WORDCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_SENSOR_A_WORDCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0_SENSOR_A_WORDCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0                 _MK_ADDR_CONST(0x2a)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_SELWRE                  0x0
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_WORD_COUNT                      0x1
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_SENSOR_B_WORDCOUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_SENSOR_B_WORDCOUNT_FIELD                        _MK_FIELD_CONST(0xffff, VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_SENSOR_B_WORDCOUNT_SHIFT)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_SENSOR_B_WORDCOUNT_RANGE                        15:0
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_SENSOR_B_WORDCOUNT_WOFFSET                      0x0
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_SENSOR_B_WORDCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_SENSOR_B_WORDCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_SENSOR_B_WORDCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0_SENSOR_B_WORDCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0                 _MK_ADDR_CONST(0x2b)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_SELWRE                  0x0
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_WORD_COUNT                      0x1
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_SENSOR_C_WORDCOUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_SENSOR_C_WORDCOUNT_FIELD                        _MK_FIELD_CONST(0xffff, VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_SENSOR_C_WORDCOUNT_SHIFT)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_SENSOR_C_WORDCOUNT_RANGE                        15:0
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_SENSOR_C_WORDCOUNT_WOFFSET                      0x0
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_SENSOR_C_WORDCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_SENSOR_C_WORDCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_SENSOR_C_WORDCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0_SENSOR_C_WORDCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0                 _MK_ADDR_CONST(0x2c)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_SELWRE                  0x0
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_WORD_COUNT                      0x1
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_SENSOR_D_WORDCOUNT_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_SENSOR_D_WORDCOUNT_FIELD                        _MK_FIELD_CONST(0xffff, VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_SENSOR_D_WORDCOUNT_SHIFT)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_SENSOR_D_WORDCOUNT_RANGE                        15:0
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_SENSOR_D_WORDCOUNT_WOFFSET                      0x0
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_SENSOR_D_WORDCOUNT_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_SENSOR_D_WORDCOUNT_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_SENSOR_D_WORDCOUNT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0_SENSOR_D_WORDCOUNT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_CSI_VI_IMAGE_DT_SENSOR_A_0
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0                   _MK_ADDR_CONST(0x2d)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SELWRE                    0x0
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_WORD_COUNT                        0x1
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_RESET_MASK                        _MK_MASK_CONST(0x33f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_READ_MASK                         _MK_MASK_CONST(0x33f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_WRITE_MASK                        _MK_MASK_CONST(0x33f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_FIELD                  _MK_FIELD_CONST(0x3f, VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_SHIFT)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_RANGE                  5:0
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_WOFFSET                        0x0
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_YUV420_8                       _MK_ENUM_CONST(24)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_YUV420_10                      _MK_ENUM_CONST(25)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_LEG_YUV420_8                   _MK_ENUM_CONST(26)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_YUV420CSPS_8                   _MK_ENUM_CONST(28)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_YUV420CSPS_10                  _MK_ENUM_CONST(29)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_YUV422_8                       _MK_ENUM_CONST(30)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_YUV422_10                      _MK_ENUM_CONST(31)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_RGB444                 _MK_ENUM_CONST(32)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_RGB555                 _MK_ENUM_CONST(33)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_RGB565                 _MK_ENUM_CONST(34)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_RGB666                 _MK_ENUM_CONST(35)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_RGB888                 _MK_ENUM_CONST(36)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_RAW6                   _MK_ENUM_CONST(40)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_RAW7                   _MK_ENUM_CONST(41)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_RAW8                   _MK_ENUM_CONST(42)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_RAW10                  _MK_ENUM_CONST(43)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_RAW12                  _MK_ENUM_CONST(44)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_RAW14                  _MK_ENUM_CONST(45)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_ARB_DT1                        _MK_ENUM_CONST(48)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_ARB_DT2                        _MK_ENUM_CONST(49)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_ARB_DT3                        _MK_ENUM_CONST(50)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_DATA_TYPE_ARB_DT4                        _MK_ENUM_CONST(51)

#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_VC_SHIFT                 _MK_SHIFT_CONST(8)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_VC_FIELD                 _MK_FIELD_CONST(0x3, VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_VC_SHIFT)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_VC_RANGE                 9:8
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_VC_WOFFSET                       0x0
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_VC_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_VC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_VC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_A_0_SENSOR_A_VC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_CSI_VI_IMAGE_DT_SENSOR_B_0
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0                   _MK_ADDR_CONST(0x2e)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SELWRE                    0x0
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_WORD_COUNT                        0x1
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_RESET_MASK                        _MK_MASK_CONST(0x33f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_READ_MASK                         _MK_MASK_CONST(0x33f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_WRITE_MASK                        _MK_MASK_CONST(0x33f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_FIELD                  _MK_FIELD_CONST(0x3f, VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_SHIFT)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_RANGE                  5:0
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_WOFFSET                        0x0
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_YUV420_8                       _MK_ENUM_CONST(24)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_YUV420_10                      _MK_ENUM_CONST(25)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_LEG_YUV420_8                   _MK_ENUM_CONST(26)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_YUV420CSPS_8                   _MK_ENUM_CONST(28)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_YUV420CSPS_10                  _MK_ENUM_CONST(29)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_YUV422_8                       _MK_ENUM_CONST(30)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_YUV422_10                      _MK_ENUM_CONST(31)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_RGB444                 _MK_ENUM_CONST(32)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_RGB555                 _MK_ENUM_CONST(33)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_RGB565                 _MK_ENUM_CONST(34)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_RGB666                 _MK_ENUM_CONST(35)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_RGB888                 _MK_ENUM_CONST(36)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_RAW6                   _MK_ENUM_CONST(40)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_RAW7                   _MK_ENUM_CONST(41)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_RAW8                   _MK_ENUM_CONST(42)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_RAW10                  _MK_ENUM_CONST(43)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_RAW12                  _MK_ENUM_CONST(44)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_RAW14                  _MK_ENUM_CONST(45)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_ARB_DT1                        _MK_ENUM_CONST(48)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_ARB_DT2                        _MK_ENUM_CONST(49)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_ARB_DT3                        _MK_ENUM_CONST(50)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_DATA_TYPE_ARB_DT4                        _MK_ENUM_CONST(51)

#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_VC_SHIFT                 _MK_SHIFT_CONST(8)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_VC_FIELD                 _MK_FIELD_CONST(0x3, VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_VC_SHIFT)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_VC_RANGE                 9:8
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_VC_WOFFSET                       0x0
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_VC_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_VC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_VC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_B_0_SENSOR_B_VC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_CSI_VI_IMAGE_DT_SENSOR_C_0
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0                   _MK_ADDR_CONST(0x2f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SELWRE                    0x0
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_WORD_COUNT                        0x1
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_RESET_MASK                        _MK_MASK_CONST(0x33f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_READ_MASK                         _MK_MASK_CONST(0x33f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_WRITE_MASK                        _MK_MASK_CONST(0x33f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_FIELD                  _MK_FIELD_CONST(0x3f, VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_SHIFT)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_RANGE                  5:0
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_WOFFSET                        0x0
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_YUV420_8                       _MK_ENUM_CONST(24)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_YUV420_10                      _MK_ENUM_CONST(25)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_LEG_YUV420_8                   _MK_ENUM_CONST(26)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_YUV420CSPS_8                   _MK_ENUM_CONST(28)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_YUV420CSPS_10                  _MK_ENUM_CONST(29)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_YUV422_8                       _MK_ENUM_CONST(30)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_YUV422_10                      _MK_ENUM_CONST(31)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_RGB444                 _MK_ENUM_CONST(32)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_RGB555                 _MK_ENUM_CONST(33)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_RGB565                 _MK_ENUM_CONST(34)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_RGB666                 _MK_ENUM_CONST(35)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_RGB888                 _MK_ENUM_CONST(36)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_RAW6                   _MK_ENUM_CONST(40)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_RAW7                   _MK_ENUM_CONST(41)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_RAW8                   _MK_ENUM_CONST(42)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_RAW10                  _MK_ENUM_CONST(43)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_RAW12                  _MK_ENUM_CONST(44)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_RAW14                  _MK_ENUM_CONST(45)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_ARB_DT1                        _MK_ENUM_CONST(48)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_ARB_DT2                        _MK_ENUM_CONST(49)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_ARB_DT3                        _MK_ENUM_CONST(50)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_DATA_TYPE_ARB_DT4                        _MK_ENUM_CONST(51)

#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_VC_SHIFT                 _MK_SHIFT_CONST(8)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_VC_FIELD                 _MK_FIELD_CONST(0x3, VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_VC_SHIFT)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_VC_RANGE                 9:8
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_VC_WOFFSET                       0x0
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_VC_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_VC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_VC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_C_0_SENSOR_C_VC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_CSI_VI_IMAGE_DT_SENSOR_D_0
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0                   _MK_ADDR_CONST(0x30)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SELWRE                    0x0
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_WORD_COUNT                        0x1
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_RESET_MASK                        _MK_MASK_CONST(0x33f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_READ_MASK                         _MK_MASK_CONST(0x33f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_WRITE_MASK                        _MK_MASK_CONST(0x33f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_FIELD                  _MK_FIELD_CONST(0x3f, VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_SHIFT)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_RANGE                  5:0
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_WOFFSET                        0x0
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_DEFAULT_MASK                   _MK_MASK_CONST(0x3f)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_YUV420_8                       _MK_ENUM_CONST(24)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_YUV420_10                      _MK_ENUM_CONST(25)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_LEG_YUV420_8                   _MK_ENUM_CONST(26)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_YUV420CSPS_8                   _MK_ENUM_CONST(28)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_YUV420CSPS_10                  _MK_ENUM_CONST(29)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_YUV422_8                       _MK_ENUM_CONST(30)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_YUV422_10                      _MK_ENUM_CONST(31)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_RGB444                 _MK_ENUM_CONST(32)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_RGB555                 _MK_ENUM_CONST(33)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_RGB565                 _MK_ENUM_CONST(34)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_RGB666                 _MK_ENUM_CONST(35)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_RGB888                 _MK_ENUM_CONST(36)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_RAW6                   _MK_ENUM_CONST(40)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_RAW7                   _MK_ENUM_CONST(41)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_RAW8                   _MK_ENUM_CONST(42)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_RAW10                  _MK_ENUM_CONST(43)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_RAW12                  _MK_ENUM_CONST(44)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_RAW14                  _MK_ENUM_CONST(45)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_ARB_DT1                        _MK_ENUM_CONST(48)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_ARB_DT2                        _MK_ENUM_CONST(49)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_ARB_DT3                        _MK_ENUM_CONST(50)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_DATA_TYPE_ARB_DT4                        _MK_ENUM_CONST(51)

#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_VC_SHIFT                 _MK_SHIFT_CONST(8)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_VC_FIELD                 _MK_FIELD_CONST(0x3, VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_VC_SHIFT)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_VC_RANGE                 9:8
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_VC_WOFFSET                       0x0
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_VC_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_VC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_VC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_CSI_VI_IMAGE_DT_SENSOR_D_0_SENSOR_D_VC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_OFFSET0_SENSOR_A_0
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0                        _MK_ADDR_CONST(0x31)
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0_SELWRE                         0x0
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0_SENSOR_A_OFFSET0_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0_SENSOR_A_OFFSET0_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_OFFSET0_SENSOR_A_0_SENSOR_A_OFFSET0_SHIFT)
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0_SENSOR_A_OFFSET0_RANGE                 31:0
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0_SENSOR_A_OFFSET0_WOFFSET                       0x0
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0_SENSOR_A_OFFSET0_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0_SENSOR_A_OFFSET0_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0_SENSOR_A_OFFSET0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_A_0_SENSOR_A_OFFSET0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_OFFSET0_SENSOR_B_0
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0                        _MK_ADDR_CONST(0x32)
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0_SELWRE                         0x0
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0_SENSOR_B_OFFSET0_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0_SENSOR_B_OFFSET0_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_OFFSET0_SENSOR_B_0_SENSOR_B_OFFSET0_SHIFT)
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0_SENSOR_B_OFFSET0_RANGE                 31:0
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0_SENSOR_B_OFFSET0_WOFFSET                       0x0
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0_SENSOR_B_OFFSET0_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0_SENSOR_B_OFFSET0_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0_SENSOR_B_OFFSET0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_B_0_SENSOR_B_OFFSET0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_OFFSET0_SENSOR_C_0
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0                        _MK_ADDR_CONST(0x33)
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0_SELWRE                         0x0
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0_SENSOR_C_OFFSET0_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0_SENSOR_C_OFFSET0_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_OFFSET0_SENSOR_C_0_SENSOR_C_OFFSET0_SHIFT)
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0_SENSOR_C_OFFSET0_RANGE                 31:0
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0_SENSOR_C_OFFSET0_WOFFSET                       0x0
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0_SENSOR_C_OFFSET0_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0_SENSOR_C_OFFSET0_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0_SENSOR_C_OFFSET0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_C_0_SENSOR_C_OFFSET0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_OFFSET0_SENSOR_D_0
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0                        _MK_ADDR_CONST(0x34)
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0_SELWRE                         0x0
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0_SENSOR_D_OFFSET0_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0_SENSOR_D_OFFSET0_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_OFFSET0_SENSOR_D_0_SENSOR_D_OFFSET0_SHIFT)
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0_SENSOR_D_OFFSET0_RANGE                 31:0
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0_SENSOR_D_OFFSET0_WOFFSET                       0x0
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0_SENSOR_D_OFFSET0_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0_SENSOR_D_OFFSET0_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0_SENSOR_D_OFFSET0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET0_SENSOR_D_0_SENSOR_D_OFFSET0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_OFFSET1_SENSOR_A_0
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0                        _MK_ADDR_CONST(0x35)
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0_SELWRE                         0x0
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0_SENSOR_A_OFFSET1_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0_SENSOR_A_OFFSET1_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_OFFSET1_SENSOR_A_0_SENSOR_A_OFFSET1_SHIFT)
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0_SENSOR_A_OFFSET1_RANGE                 31:0
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0_SENSOR_A_OFFSET1_WOFFSET                       0x0
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0_SENSOR_A_OFFSET1_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0_SENSOR_A_OFFSET1_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0_SENSOR_A_OFFSET1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_A_0_SENSOR_A_OFFSET1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_OFFSET1_SENSOR_B_0
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0                        _MK_ADDR_CONST(0x36)
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0_SELWRE                         0x0
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0_SENSOR_B_OFFSET1_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0_SENSOR_B_OFFSET1_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_OFFSET1_SENSOR_B_0_SENSOR_B_OFFSET1_SHIFT)
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0_SENSOR_B_OFFSET1_RANGE                 31:0
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0_SENSOR_B_OFFSET1_WOFFSET                       0x0
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0_SENSOR_B_OFFSET1_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0_SENSOR_B_OFFSET1_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0_SENSOR_B_OFFSET1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_B_0_SENSOR_B_OFFSET1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_OFFSET1_SENSOR_C_0
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0                        _MK_ADDR_CONST(0x37)
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0_SELWRE                         0x0
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0_SENSOR_C_OFFSET1_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0_SENSOR_C_OFFSET1_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_OFFSET1_SENSOR_C_0_SENSOR_C_OFFSET1_SHIFT)
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0_SENSOR_C_OFFSET1_RANGE                 31:0
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0_SENSOR_C_OFFSET1_WOFFSET                       0x0
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0_SENSOR_C_OFFSET1_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0_SENSOR_C_OFFSET1_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0_SENSOR_C_OFFSET1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_C_0_SENSOR_C_OFFSET1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_OFFSET1_SENSOR_D_0
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0                        _MK_ADDR_CONST(0x38)
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0_SELWRE                         0x0
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0_SENSOR_D_OFFSET1_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0_SENSOR_D_OFFSET1_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_OFFSET1_SENSOR_D_0_SENSOR_D_OFFSET1_SHIFT)
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0_SENSOR_D_OFFSET1_RANGE                 31:0
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0_SENSOR_D_OFFSET1_WOFFSET                       0x0
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0_SENSOR_D_OFFSET1_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0_SENSOR_D_OFFSET1_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0_SENSOR_D_OFFSET1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET1_SENSOR_D_0_SENSOR_D_OFFSET1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_OFFSET2_SENSOR_A_0
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0                        _MK_ADDR_CONST(0x39)
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0_SELWRE                         0x0
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0_SENSOR_A_OFFSET2_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0_SENSOR_A_OFFSET2_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_OFFSET2_SENSOR_A_0_SENSOR_A_OFFSET2_SHIFT)
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0_SENSOR_A_OFFSET2_RANGE                 31:0
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0_SENSOR_A_OFFSET2_WOFFSET                       0x0
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0_SENSOR_A_OFFSET2_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0_SENSOR_A_OFFSET2_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0_SENSOR_A_OFFSET2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_A_0_SENSOR_A_OFFSET2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_OFFSET2_SENSOR_B_0
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0                        _MK_ADDR_CONST(0x3a)
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0_SELWRE                         0x0
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0_SENSOR_B_OFFSET2_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0_SENSOR_B_OFFSET2_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_OFFSET2_SENSOR_B_0_SENSOR_B_OFFSET2_SHIFT)
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0_SENSOR_B_OFFSET2_RANGE                 31:0
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0_SENSOR_B_OFFSET2_WOFFSET                       0x0
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0_SENSOR_B_OFFSET2_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0_SENSOR_B_OFFSET2_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0_SENSOR_B_OFFSET2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_B_0_SENSOR_B_OFFSET2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_OFFSET2_SENSOR_C_0
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0                        _MK_ADDR_CONST(0x3b)
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0_SELWRE                         0x0
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0_SENSOR_C_OFFSET2_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0_SENSOR_C_OFFSET2_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_OFFSET2_SENSOR_C_0_SENSOR_C_OFFSET2_SHIFT)
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0_SENSOR_C_OFFSET2_RANGE                 31:0
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0_SENSOR_C_OFFSET2_WOFFSET                       0x0
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0_SENSOR_C_OFFSET2_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0_SENSOR_C_OFFSET2_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0_SENSOR_C_OFFSET2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_C_0_SENSOR_C_OFFSET2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_OFFSET2_SENSOR_D_0
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0                        _MK_ADDR_CONST(0x3c)
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0_SELWRE                         0x0
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0_SENSOR_D_OFFSET2_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0_SENSOR_D_OFFSET2_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_OFFSET2_SENSOR_D_0_SENSOR_D_OFFSET2_SHIFT)
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0_SENSOR_D_OFFSET2_RANGE                 31:0
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0_SENSOR_D_OFFSET2_WOFFSET                       0x0
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0_SENSOR_D_OFFSET2_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0_SENSOR_D_OFFSET2_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0_SENSOR_D_OFFSET2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_OFFSET2_SENSOR_D_0_SENSOR_D_OFFSET2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_STRIDE0_SENSOR_A_0
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0                        _MK_ADDR_CONST(0x3d)
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0_SELWRE                         0x0
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0_SENSOR_A_STRIDE0_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0_SENSOR_A_STRIDE0_FIELD                 _MK_FIELD_CONST(0xffff, VI_VI_SURFACE_STRIDE0_SENSOR_A_0_SENSOR_A_STRIDE0_SHIFT)
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0_SENSOR_A_STRIDE0_RANGE                 15:0
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0_SENSOR_A_STRIDE0_WOFFSET                       0x0
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0_SENSOR_A_STRIDE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0_SENSOR_A_STRIDE0_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0_SENSOR_A_STRIDE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_A_0_SENSOR_A_STRIDE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_STRIDE0_SENSOR_B_0
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0                        _MK_ADDR_CONST(0x3e)
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0_SELWRE                         0x0
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0_SENSOR_B_STRIDE0_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0_SENSOR_B_STRIDE0_FIELD                 _MK_FIELD_CONST(0xffff, VI_VI_SURFACE_STRIDE0_SENSOR_B_0_SENSOR_B_STRIDE0_SHIFT)
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0_SENSOR_B_STRIDE0_RANGE                 15:0
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0_SENSOR_B_STRIDE0_WOFFSET                       0x0
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0_SENSOR_B_STRIDE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0_SENSOR_B_STRIDE0_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0_SENSOR_B_STRIDE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_B_0_SENSOR_B_STRIDE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_STRIDE0_SENSOR_C_0
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0                        _MK_ADDR_CONST(0x3f)
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0_SELWRE                         0x0
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0_SENSOR_C_STRIDE0_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0_SENSOR_C_STRIDE0_FIELD                 _MK_FIELD_CONST(0xffff, VI_VI_SURFACE_STRIDE0_SENSOR_C_0_SENSOR_C_STRIDE0_SHIFT)
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0_SENSOR_C_STRIDE0_RANGE                 15:0
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0_SENSOR_C_STRIDE0_WOFFSET                       0x0
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0_SENSOR_C_STRIDE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0_SENSOR_C_STRIDE0_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0_SENSOR_C_STRIDE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_C_0_SENSOR_C_STRIDE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_STRIDE0_SENSOR_D_0
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0                        _MK_ADDR_CONST(0x40)
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0_SELWRE                         0x0
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0_SENSOR_D_STRIDE0_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0_SENSOR_D_STRIDE0_FIELD                 _MK_FIELD_CONST(0xffff, VI_VI_SURFACE_STRIDE0_SENSOR_D_0_SENSOR_D_STRIDE0_SHIFT)
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0_SENSOR_D_STRIDE0_RANGE                 15:0
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0_SENSOR_D_STRIDE0_WOFFSET                       0x0
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0_SENSOR_D_STRIDE0_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0_SENSOR_D_STRIDE0_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0_SENSOR_D_STRIDE0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE0_SENSOR_D_0_SENSOR_D_STRIDE0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_STRIDE1_SENSOR_A_0
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0                        _MK_ADDR_CONST(0x41)
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0_SELWRE                         0x0
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0_SENSOR_A_STRIDE1_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0_SENSOR_A_STRIDE1_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_STRIDE1_SENSOR_A_0_SENSOR_A_STRIDE1_SHIFT)
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0_SENSOR_A_STRIDE1_RANGE                 31:0
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0_SENSOR_A_STRIDE1_WOFFSET                       0x0
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0_SENSOR_A_STRIDE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0_SENSOR_A_STRIDE1_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0_SENSOR_A_STRIDE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_A_0_SENSOR_A_STRIDE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_STRIDE1_SENSOR_B_0
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0                        _MK_ADDR_CONST(0x42)
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0_SELWRE                         0x0
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0_SENSOR_B_STRIDE1_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0_SENSOR_B_STRIDE1_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_STRIDE1_SENSOR_B_0_SENSOR_B_STRIDE1_SHIFT)
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0_SENSOR_B_STRIDE1_RANGE                 31:0
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0_SENSOR_B_STRIDE1_WOFFSET                       0x0
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0_SENSOR_B_STRIDE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0_SENSOR_B_STRIDE1_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0_SENSOR_B_STRIDE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_B_0_SENSOR_B_STRIDE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_STRIDE1_SENSOR_C_0
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0                        _MK_ADDR_CONST(0x43)
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0_SELWRE                         0x0
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0_SENSOR_C_STRIDE1_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0_SENSOR_C_STRIDE1_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_STRIDE1_SENSOR_C_0_SENSOR_C_STRIDE1_SHIFT)
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0_SENSOR_C_STRIDE1_RANGE                 31:0
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0_SENSOR_C_STRIDE1_WOFFSET                       0x0
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0_SENSOR_C_STRIDE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0_SENSOR_C_STRIDE1_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0_SENSOR_C_STRIDE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_C_0_SENSOR_C_STRIDE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_STRIDE1_SENSOR_D_0
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0                        _MK_ADDR_CONST(0x44)
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0_SELWRE                         0x0
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0_SENSOR_D_STRIDE1_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0_SENSOR_D_STRIDE1_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_STRIDE1_SENSOR_D_0_SENSOR_D_STRIDE1_SHIFT)
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0_SENSOR_D_STRIDE1_RANGE                 31:0
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0_SENSOR_D_STRIDE1_WOFFSET                       0x0
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0_SENSOR_D_STRIDE1_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0_SENSOR_D_STRIDE1_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0_SENSOR_D_STRIDE1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE1_SENSOR_D_0_SENSOR_D_STRIDE1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_STRIDE2_SENSOR_A_0
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0                        _MK_ADDR_CONST(0x45)
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0_SELWRE                         0x0
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0_SENSOR_A_STRIDE2_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0_SENSOR_A_STRIDE2_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_STRIDE2_SENSOR_A_0_SENSOR_A_STRIDE2_SHIFT)
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0_SENSOR_A_STRIDE2_RANGE                 31:0
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0_SENSOR_A_STRIDE2_WOFFSET                       0x0
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0_SENSOR_A_STRIDE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0_SENSOR_A_STRIDE2_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0_SENSOR_A_STRIDE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_A_0_SENSOR_A_STRIDE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_STRIDE2_SENSOR_B_0
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0                        _MK_ADDR_CONST(0x46)
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0_SELWRE                         0x0
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0_SENSOR_B_STRIDE2_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0_SENSOR_B_STRIDE2_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_STRIDE2_SENSOR_B_0_SENSOR_B_STRIDE2_SHIFT)
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0_SENSOR_B_STRIDE2_RANGE                 31:0
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0_SENSOR_B_STRIDE2_WOFFSET                       0x0
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0_SENSOR_B_STRIDE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0_SENSOR_B_STRIDE2_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0_SENSOR_B_STRIDE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_B_0_SENSOR_B_STRIDE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_STRIDE2_SENSOR_C_0
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0                        _MK_ADDR_CONST(0x47)
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0_SELWRE                         0x0
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0_SENSOR_C_STRIDE2_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0_SENSOR_C_STRIDE2_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_STRIDE2_SENSOR_C_0_SENSOR_C_STRIDE2_SHIFT)
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0_SENSOR_C_STRIDE2_RANGE                 31:0
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0_SENSOR_C_STRIDE2_WOFFSET                       0x0
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0_SENSOR_C_STRIDE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0_SENSOR_C_STRIDE2_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0_SENSOR_C_STRIDE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_C_0_SENSOR_C_STRIDE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_STRIDE2_SENSOR_D_0
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0                        _MK_ADDR_CONST(0x48)
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0_SELWRE                         0x0
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0_SENSOR_D_STRIDE2_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0_SENSOR_D_STRIDE2_FIELD                 _MK_FIELD_CONST(0xffffffff, VI_VI_SURFACE_STRIDE2_SENSOR_D_0_SENSOR_D_STRIDE2_SHIFT)
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0_SENSOR_D_STRIDE2_RANGE                 31:0
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0_SENSOR_D_STRIDE2_WOFFSET                       0x0
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0_SENSOR_D_STRIDE2_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0_SENSOR_D_STRIDE2_DEFAULT_MASK                  _MK_MASK_CONST(0xffffffff)
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0_SENSOR_D_STRIDE2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_STRIDE2_SENSOR_D_0_SENSOR_D_STRIDE2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_HEIGHT0_SENSOR_A_0
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0                        _MK_ADDR_CONST(0x49)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_SELWRE                         0x0
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_RESET_VAL                      _MK_MASK_CONST(0x1)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_SENSOR_A_GOBS_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_SENSOR_A_GOBS_FIELD                    _MK_FIELD_CONST(0xf, VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_SENSOR_A_GOBS_SHIFT)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_SENSOR_A_GOBS_RANGE                    3:0
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_SENSOR_A_GOBS_WOFFSET                  0x0
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_SENSOR_A_GOBS_DEFAULT                  _MK_MASK_CONST(0x1)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_SENSOR_A_GOBS_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_SENSOR_A_GOBS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_A_0_SENSOR_A_GOBS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_HEIGHT0_SENSOR_B_0
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0                        _MK_ADDR_CONST(0x4a)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_SELWRE                         0x0
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_RESET_VAL                      _MK_MASK_CONST(0x1)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_SENSOR_B_GOBS_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_SENSOR_B_GOBS_FIELD                    _MK_FIELD_CONST(0xf, VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_SENSOR_B_GOBS_SHIFT)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_SENSOR_B_GOBS_RANGE                    3:0
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_SENSOR_B_GOBS_WOFFSET                  0x0
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_SENSOR_B_GOBS_DEFAULT                  _MK_MASK_CONST(0x1)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_SENSOR_B_GOBS_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_SENSOR_B_GOBS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_B_0_SENSOR_B_GOBS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_HEIGHT0_SENSOR_C_0
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0                        _MK_ADDR_CONST(0x4b)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_SELWRE                         0x0
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_RESET_VAL                      _MK_MASK_CONST(0x1)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_SENSOR_C_GOBS_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_SENSOR_C_GOBS_FIELD                    _MK_FIELD_CONST(0xf, VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_SENSOR_C_GOBS_SHIFT)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_SENSOR_C_GOBS_RANGE                    3:0
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_SENSOR_C_GOBS_WOFFSET                  0x0
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_SENSOR_C_GOBS_DEFAULT                  _MK_MASK_CONST(0x1)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_SENSOR_C_GOBS_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_SENSOR_C_GOBS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_C_0_SENSOR_C_GOBS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register VI_VI_SURFACE_HEIGHT0_SENSOR_D_0
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0                        _MK_ADDR_CONST(0x4c)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_SELWRE                         0x0
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_WORD_COUNT                     0x1
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_RESET_VAL                      _MK_MASK_CONST(0x1)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_RESET_MASK                     _MK_MASK_CONST(0xf)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_SENSOR_D_GOBS_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_SENSOR_D_GOBS_FIELD                    _MK_FIELD_CONST(0xf, VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_SENSOR_D_GOBS_SHIFT)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_SENSOR_D_GOBS_RANGE                    3:0
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_SENSOR_D_GOBS_WOFFSET                  0x0
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_SENSOR_D_GOBS_DEFAULT                  _MK_MASK_CONST(0x1)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_SENSOR_D_GOBS_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_SENSOR_D_GOBS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_VI_SURFACE_HEIGHT0_SENSOR_D_0_SENSOR_D_GOBS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0                     _MK_ADDR_CONST(0x4d)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_SELWRE                      0x0
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_WORD_COUNT                  0x1
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_RESET_MASK                  _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_SENSOR_A_LINE_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_SENSOR_A_LINE_OFFSET_FIELD                  _MK_FIELD_CONST(0xfff, VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_SENSOR_A_LINE_OFFSET_SHIFT)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_SENSOR_A_LINE_OFFSET_RANGE                  11:0
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_SENSOR_A_LINE_OFFSET_WOFFSET                        0x0
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_SENSOR_A_LINE_OFFSET_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_SENSOR_A_LINE_OFFSET_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_SENSOR_A_LINE_OFFSET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0_SENSOR_A_LINE_OFFSET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0                     _MK_ADDR_CONST(0x4e)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_SELWRE                      0x0
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_WORD_COUNT                  0x1
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_RESET_MASK                  _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_SENSOR_B_LINE_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_SENSOR_B_LINE_OFFSET_FIELD                  _MK_FIELD_CONST(0xfff, VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_SENSOR_B_LINE_OFFSET_SHIFT)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_SENSOR_B_LINE_OFFSET_RANGE                  11:0
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_SENSOR_B_LINE_OFFSET_WOFFSET                        0x0
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_SENSOR_B_LINE_OFFSET_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_SENSOR_B_LINE_OFFSET_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_SENSOR_B_LINE_OFFSET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0_SENSOR_B_LINE_OFFSET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0                     _MK_ADDR_CONST(0x4f)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_SELWRE                      0x0
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_WORD_COUNT                  0x1
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_RESET_MASK                  _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_SENSOR_C_LINE_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_SENSOR_C_LINE_OFFSET_FIELD                  _MK_FIELD_CONST(0xfff, VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_SENSOR_C_LINE_OFFSET_SHIFT)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_SENSOR_C_LINE_OFFSET_RANGE                  11:0
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_SENSOR_C_LINE_OFFSET_WOFFSET                        0x0
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_SENSOR_C_LINE_OFFSET_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_SENSOR_C_LINE_OFFSET_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_SENSOR_C_LINE_OFFSET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0_SENSOR_C_LINE_OFFSET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0                     _MK_ADDR_CONST(0x50)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_SELWRE                      0x0
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_WORD_COUNT                  0x1
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_RESET_MASK                  _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_SENSOR_D_LINE_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_SENSOR_D_LINE_OFFSET_FIELD                  _MK_FIELD_CONST(0xfff, VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_SENSOR_D_LINE_OFFSET_SHIFT)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_SENSOR_D_LINE_OFFSET_RANGE                  11:0
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_SENSOR_D_LINE_OFFSET_WOFFSET                        0x0
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_SENSOR_D_LINE_OFFSET_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_SENSOR_D_LINE_OFFSET_DEFAULT_MASK                   _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_SENSOR_D_LINE_OFFSET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0_SENSOR_D_LINE_OFFSET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0                       _MK_ADDR_CONST(0x51)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_SELWRE                        0x0
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_WORD_COUNT                    0x1
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_RESET_MASK                    _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_READ_MASK                     _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_WRITE_MASK                    _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_SENSOR_A_LINE_SIZE_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_SENSOR_A_LINE_SIZE_FIELD                      _MK_FIELD_CONST(0xfff, VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_SENSOR_A_LINE_SIZE_SHIFT)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_SENSOR_A_LINE_SIZE_RANGE                      11:0
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_SENSOR_A_LINE_SIZE_WOFFSET                    0x0
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_SENSOR_A_LINE_SIZE_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_SENSOR_A_LINE_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_SENSOR_A_LINE_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0_SENSOR_A_LINE_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0                       _MK_ADDR_CONST(0x52)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_SELWRE                        0x0
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_WORD_COUNT                    0x1
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_RESET_MASK                    _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_READ_MASK                     _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_WRITE_MASK                    _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_SENSOR_B_LINE_SIZE_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_SENSOR_B_LINE_SIZE_FIELD                      _MK_FIELD_CONST(0xfff, VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_SENSOR_B_LINE_SIZE_SHIFT)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_SENSOR_B_LINE_SIZE_RANGE                      11:0
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_SENSOR_B_LINE_SIZE_WOFFSET                    0x0
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_SENSOR_B_LINE_SIZE_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_SENSOR_B_LINE_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_SENSOR_B_LINE_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0_SENSOR_B_LINE_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0                       _MK_ADDR_CONST(0x53)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_SELWRE                        0x0
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_WORD_COUNT                    0x1
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_RESET_MASK                    _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_READ_MASK                     _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_WRITE_MASK                    _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_SENSOR_C_LINE_SIZE_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_SENSOR_C_LINE_SIZE_FIELD                      _MK_FIELD_CONST(0xfff, VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_SENSOR_C_LINE_SIZE_SHIFT)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_SENSOR_C_LINE_SIZE_RANGE                      11:0
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_SENSOR_C_LINE_SIZE_WOFFSET                    0x0
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_SENSOR_C_LINE_SIZE_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_SENSOR_C_LINE_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_SENSOR_C_LINE_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0_SENSOR_C_LINE_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0                       _MK_ADDR_CONST(0x54)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_SELWRE                        0x0
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_WORD_COUNT                    0x1
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_RESET_MASK                    _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_READ_MASK                     _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_WRITE_MASK                    _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_SENSOR_D_LINE_SIZE_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_SENSOR_D_LINE_SIZE_FIELD                      _MK_FIELD_CONST(0xfff, VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_SENSOR_D_LINE_SIZE_SHIFT)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_SENSOR_D_LINE_SIZE_RANGE                      11:0
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_SENSOR_D_LINE_SIZE_WOFFSET                    0x0
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_SENSOR_D_LINE_SIZE_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_SENSOR_D_LINE_SIZE_DEFAULT_MASK                       _MK_MASK_CONST(0xfff)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_SENSOR_D_LINE_SIZE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0_SENSOR_D_LINE_SIZE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_SINGLE_SHOT_A_0
#define VI_SINGLE_SHOT_A_0                      _MK_ADDR_CONST(0x55)
#define VI_SINGLE_SHOT_A_0_SELWRE                       0x0
#define VI_SINGLE_SHOT_A_0_WORD_COUNT                   0x1
#define VI_SINGLE_SHOT_A_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_A_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_A_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_A_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_A_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_A_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_A_0_CAPTURE_A_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_SINGLE_SHOT_A_0_CAPTURE_A_FIELD                      _MK_FIELD_CONST(0x1, VI_SINGLE_SHOT_A_0_CAPTURE_A_SHIFT)
#define VI_SINGLE_SHOT_A_0_CAPTURE_A_RANGE                      0:0
#define VI_SINGLE_SHOT_A_0_CAPTURE_A_WOFFSET                    0x0
#define VI_SINGLE_SHOT_A_0_CAPTURE_A_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_A_0_CAPTURE_A_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_A_0_CAPTURE_A_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_A_0_CAPTURE_A_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_SINGLE_SHOT_UPDATE_A_0
#define VI_SINGLE_SHOT_UPDATE_A_0                       _MK_ADDR_CONST(0x56)
#define VI_SINGLE_SHOT_UPDATE_A_0_SELWRE                        0x0
#define VI_SINGLE_SHOT_UPDATE_A_0_WORD_COUNT                    0x1
#define VI_SINGLE_SHOT_UPDATE_A_0_RESET_VAL                     _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_A_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_A_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_UPDATE_A_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_UPDATE_A_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_A_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_A_0_CAPTURE_GOOD_FRAME_A_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_SINGLE_SHOT_UPDATE_A_0_CAPTURE_GOOD_FRAME_A_FIELD                    _MK_FIELD_CONST(0x1, VI_SINGLE_SHOT_UPDATE_A_0_CAPTURE_GOOD_FRAME_A_SHIFT)
#define VI_SINGLE_SHOT_UPDATE_A_0_CAPTURE_GOOD_FRAME_A_RANGE                    0:0
#define VI_SINGLE_SHOT_UPDATE_A_0_CAPTURE_GOOD_FRAME_A_WOFFSET                  0x0
#define VI_SINGLE_SHOT_UPDATE_A_0_CAPTURE_GOOD_FRAME_A_DEFAULT                  _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_A_0_CAPTURE_GOOD_FRAME_A_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_A_0_CAPTURE_GOOD_FRAME_A_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_UPDATE_A_0_CAPTURE_GOOD_FRAME_A_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register VI_SINGLE_SHOT_B_0
#define VI_SINGLE_SHOT_B_0                      _MK_ADDR_CONST(0x57)
#define VI_SINGLE_SHOT_B_0_SELWRE                       0x0
#define VI_SINGLE_SHOT_B_0_WORD_COUNT                   0x1
#define VI_SINGLE_SHOT_B_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_B_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_B_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_B_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_B_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_B_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_B_0_CAPTURE_B_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_SINGLE_SHOT_B_0_CAPTURE_B_FIELD                      _MK_FIELD_CONST(0x1, VI_SINGLE_SHOT_B_0_CAPTURE_B_SHIFT)
#define VI_SINGLE_SHOT_B_0_CAPTURE_B_RANGE                      0:0
#define VI_SINGLE_SHOT_B_0_CAPTURE_B_WOFFSET                    0x0
#define VI_SINGLE_SHOT_B_0_CAPTURE_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_B_0_CAPTURE_B_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_B_0_CAPTURE_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_B_0_CAPTURE_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_SINGLE_SHOT_UPDATE_B_0
#define VI_SINGLE_SHOT_UPDATE_B_0                       _MK_ADDR_CONST(0x58)
#define VI_SINGLE_SHOT_UPDATE_B_0_SELWRE                        0x0
#define VI_SINGLE_SHOT_UPDATE_B_0_WORD_COUNT                    0x1
#define VI_SINGLE_SHOT_UPDATE_B_0_RESET_VAL                     _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_B_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_B_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_UPDATE_B_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_UPDATE_B_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_B_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_B_0_CAPTURE_GOOD_FRAME_B_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_SINGLE_SHOT_UPDATE_B_0_CAPTURE_GOOD_FRAME_B_FIELD                    _MK_FIELD_CONST(0x1, VI_SINGLE_SHOT_UPDATE_B_0_CAPTURE_GOOD_FRAME_B_SHIFT)
#define VI_SINGLE_SHOT_UPDATE_B_0_CAPTURE_GOOD_FRAME_B_RANGE                    0:0
#define VI_SINGLE_SHOT_UPDATE_B_0_CAPTURE_GOOD_FRAME_B_WOFFSET                  0x0
#define VI_SINGLE_SHOT_UPDATE_B_0_CAPTURE_GOOD_FRAME_B_DEFAULT                  _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_B_0_CAPTURE_GOOD_FRAME_B_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_B_0_CAPTURE_GOOD_FRAME_B_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_UPDATE_B_0_CAPTURE_GOOD_FRAME_B_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register VI_SINGLE_SHOT_C_0
#define VI_SINGLE_SHOT_C_0                      _MK_ADDR_CONST(0x59)
#define VI_SINGLE_SHOT_C_0_SELWRE                       0x0
#define VI_SINGLE_SHOT_C_0_WORD_COUNT                   0x1
#define VI_SINGLE_SHOT_C_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_C_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_C_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_C_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_C_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_C_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_C_0_CAPTURE_C_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_SINGLE_SHOT_C_0_CAPTURE_C_FIELD                      _MK_FIELD_CONST(0x1, VI_SINGLE_SHOT_C_0_CAPTURE_C_SHIFT)
#define VI_SINGLE_SHOT_C_0_CAPTURE_C_RANGE                      0:0
#define VI_SINGLE_SHOT_C_0_CAPTURE_C_WOFFSET                    0x0
#define VI_SINGLE_SHOT_C_0_CAPTURE_C_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_C_0_CAPTURE_C_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_C_0_CAPTURE_C_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_C_0_CAPTURE_C_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_SINGLE_SHOT_UPDATE_C_0
#define VI_SINGLE_SHOT_UPDATE_C_0                       _MK_ADDR_CONST(0x5a)
#define VI_SINGLE_SHOT_UPDATE_C_0_SELWRE                        0x0
#define VI_SINGLE_SHOT_UPDATE_C_0_WORD_COUNT                    0x1
#define VI_SINGLE_SHOT_UPDATE_C_0_RESET_VAL                     _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_C_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_C_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_UPDATE_C_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_UPDATE_C_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_C_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_C_0_CAPTURE_GOOD_FRAME_C_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_SINGLE_SHOT_UPDATE_C_0_CAPTURE_GOOD_FRAME_C_FIELD                    _MK_FIELD_CONST(0x1, VI_SINGLE_SHOT_UPDATE_C_0_CAPTURE_GOOD_FRAME_C_SHIFT)
#define VI_SINGLE_SHOT_UPDATE_C_0_CAPTURE_GOOD_FRAME_C_RANGE                    0:0
#define VI_SINGLE_SHOT_UPDATE_C_0_CAPTURE_GOOD_FRAME_C_WOFFSET                  0x0
#define VI_SINGLE_SHOT_UPDATE_C_0_CAPTURE_GOOD_FRAME_C_DEFAULT                  _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_C_0_CAPTURE_GOOD_FRAME_C_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_C_0_CAPTURE_GOOD_FRAME_C_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_UPDATE_C_0_CAPTURE_GOOD_FRAME_C_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register VI_SINGLE_SHOT_D_0
#define VI_SINGLE_SHOT_D_0                      _MK_ADDR_CONST(0x5b)
#define VI_SINGLE_SHOT_D_0_SELWRE                       0x0
#define VI_SINGLE_SHOT_D_0_WORD_COUNT                   0x1
#define VI_SINGLE_SHOT_D_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_D_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_D_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_D_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_D_0_READ_MASK                    _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_D_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_D_0_CAPTURE_D_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_SINGLE_SHOT_D_0_CAPTURE_D_FIELD                      _MK_FIELD_CONST(0x1, VI_SINGLE_SHOT_D_0_CAPTURE_D_SHIFT)
#define VI_SINGLE_SHOT_D_0_CAPTURE_D_RANGE                      0:0
#define VI_SINGLE_SHOT_D_0_CAPTURE_D_WOFFSET                    0x0
#define VI_SINGLE_SHOT_D_0_CAPTURE_D_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_D_0_CAPTURE_D_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_D_0_CAPTURE_D_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_D_0_CAPTURE_D_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_SINGLE_SHOT_UPDATE_D_0
#define VI_SINGLE_SHOT_UPDATE_D_0                       _MK_ADDR_CONST(0x5c)
#define VI_SINGLE_SHOT_UPDATE_D_0_SELWRE                        0x0
#define VI_SINGLE_SHOT_UPDATE_D_0_WORD_COUNT                    0x1
#define VI_SINGLE_SHOT_UPDATE_D_0_RESET_VAL                     _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_D_0_RESET_MASK                    _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_D_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_UPDATE_D_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_UPDATE_D_0_READ_MASK                     _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_D_0_WRITE_MASK                    _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_D_0_CAPTURE_GOOD_FRAME_D_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_SINGLE_SHOT_UPDATE_D_0_CAPTURE_GOOD_FRAME_D_FIELD                    _MK_FIELD_CONST(0x1, VI_SINGLE_SHOT_UPDATE_D_0_CAPTURE_GOOD_FRAME_D_SHIFT)
#define VI_SINGLE_SHOT_UPDATE_D_0_CAPTURE_GOOD_FRAME_D_RANGE                    0:0
#define VI_SINGLE_SHOT_UPDATE_D_0_CAPTURE_GOOD_FRAME_D_WOFFSET                  0x0
#define VI_SINGLE_SHOT_UPDATE_D_0_CAPTURE_GOOD_FRAME_D_DEFAULT                  _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_D_0_CAPTURE_GOOD_FRAME_D_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_SINGLE_SHOT_UPDATE_D_0_CAPTURE_GOOD_FRAME_D_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_SINGLE_SHOT_UPDATE_D_0_CAPTURE_GOOD_FRAME_D_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register VI_SYNCPT_CONFIG_0
#define VI_SYNCPT_CONFIG_0                      _MK_ADDR_CONST(0x5d)
#define VI_SYNCPT_CONFIG_0_SELWRE                       0x0
#define VI_SYNCPT_CONFIG_0_WORD_COUNT                   0x1
#define VI_SYNCPT_CONFIG_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define VI_SYNCPT_CONFIG_0_RESET_MASK                   _MK_MASK_CONST(0x77)
#define VI_SYNCPT_CONFIG_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define VI_SYNCPT_CONFIG_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define VI_SYNCPT_CONFIG_0_READ_MASK                    _MK_MASK_CONST(0x77)
#define VI_SYNCPT_CONFIG_0_WRITE_MASK                   _MK_MASK_CONST(0x77)
#define VI_SYNCPT_CONFIG_0_SYNCPT_VGPX_SELECT_SHIFT                     _MK_SHIFT_CONST(0)
#define VI_SYNCPT_CONFIG_0_SYNCPT_VGPX_SELECT_FIELD                     _MK_FIELD_CONST(0x7, VI_SYNCPT_CONFIG_0_SYNCPT_VGPX_SELECT_SHIFT)
#define VI_SYNCPT_CONFIG_0_SYNCPT_VGPX_SELECT_RANGE                     2:0
#define VI_SYNCPT_CONFIG_0_SYNCPT_VGPX_SELECT_WOFFSET                   0x0
#define VI_SYNCPT_CONFIG_0_SYNCPT_VGPX_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_SYNCPT_CONFIG_0_SYNCPT_VGPX_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define VI_SYNCPT_CONFIG_0_SYNCPT_VGPX_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_SYNCPT_CONFIG_0_SYNCPT_VGPX_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_SYNCPT_CONFIG_0_SYNCPT_VGPY_SELECT_SHIFT                     _MK_SHIFT_CONST(4)
#define VI_SYNCPT_CONFIG_0_SYNCPT_VGPY_SELECT_FIELD                     _MK_FIELD_CONST(0x7, VI_SYNCPT_CONFIG_0_SYNCPT_VGPY_SELECT_SHIFT)
#define VI_SYNCPT_CONFIG_0_SYNCPT_VGPY_SELECT_RANGE                     6:4
#define VI_SYNCPT_CONFIG_0_SYNCPT_VGPY_SELECT_WOFFSET                   0x0
#define VI_SYNCPT_CONFIG_0_SYNCPT_VGPY_SELECT_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_SYNCPT_CONFIG_0_SYNCPT_VGPY_SELECT_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define VI_SYNCPT_CONFIG_0_SYNCPT_VGPY_SELECT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_SYNCPT_CONFIG_0_SYNCPT_VGPY_SELECT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_SAP_A_CONFIG_0
#define VI_SAP_A_CONFIG_0                       _MK_ADDR_CONST(0x5e)
#define VI_SAP_A_CONFIG_0_SELWRE                        0x0
#define VI_SAP_A_CONFIG_0_WORD_COUNT                    0x1
#define VI_SAP_A_CONFIG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_SAP_A_CONFIG_0_RESET_MASK                    _MK_MASK_CONST(0x1f0f3fff)
#define VI_SAP_A_CONFIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_SAP_A_CONFIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_SAP_A_CONFIG_0_READ_MASK                     _MK_MASK_CONST(0x1f0f3fff)
#define VI_SAP_A_CONFIG_0_WRITE_MASK                    _MK_MASK_CONST(0x1f0f3fff)
#define VI_SAP_A_CONFIG_0_SAP_A_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_SAP_A_CONFIG_0_SAP_A_THRESHOLD_FIELD                 _MK_FIELD_CONST(0x3fff, VI_SAP_A_CONFIG_0_SAP_A_THRESHOLD_SHIFT)
#define VI_SAP_A_CONFIG_0_SAP_A_THRESHOLD_RANGE                 13:0
#define VI_SAP_A_CONFIG_0_SAP_A_THRESHOLD_WOFFSET                       0x0
#define VI_SAP_A_CONFIG_0_SAP_A_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_SAP_A_CONFIG_0_SAP_A_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define VI_SAP_A_CONFIG_0_SAP_A_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_SAP_A_CONFIG_0_SAP_A_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_SAP_A_CONFIG_0_SAP_A_LO_COEFF_SHIFT                  _MK_SHIFT_CONST(16)
#define VI_SAP_A_CONFIG_0_SAP_A_LO_COEFF_FIELD                  _MK_FIELD_CONST(0xf, VI_SAP_A_CONFIG_0_SAP_A_LO_COEFF_SHIFT)
#define VI_SAP_A_CONFIG_0_SAP_A_LO_COEFF_RANGE                  19:16
#define VI_SAP_A_CONFIG_0_SAP_A_LO_COEFF_WOFFSET                        0x0
#define VI_SAP_A_CONFIG_0_SAP_A_LO_COEFF_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_SAP_A_CONFIG_0_SAP_A_LO_COEFF_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define VI_SAP_A_CONFIG_0_SAP_A_LO_COEFF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_SAP_A_CONFIG_0_SAP_A_LO_COEFF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define VI_SAP_A_CONFIG_0_SAP_A_HI_COEFF_SHIFT                  _MK_SHIFT_CONST(24)
#define VI_SAP_A_CONFIG_0_SAP_A_HI_COEFF_FIELD                  _MK_FIELD_CONST(0x1f, VI_SAP_A_CONFIG_0_SAP_A_HI_COEFF_SHIFT)
#define VI_SAP_A_CONFIG_0_SAP_A_HI_COEFF_RANGE                  28:24
#define VI_SAP_A_CONFIG_0_SAP_A_HI_COEFF_WOFFSET                        0x0
#define VI_SAP_A_CONFIG_0_SAP_A_HI_COEFF_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_SAP_A_CONFIG_0_SAP_A_HI_COEFF_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define VI_SAP_A_CONFIG_0_SAP_A_HI_COEFF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_SAP_A_CONFIG_0_SAP_A_HI_COEFF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_OR_A_RELAX_0
#define VI_OR_A_RELAX_0                 _MK_ADDR_CONST(0x5f)
#define VI_OR_A_RELAX_0_SELWRE                  0x0
#define VI_OR_A_RELAX_0_WORD_COUNT                      0x1
#define VI_OR_A_RELAX_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_OR_A_RELAX_0_RESET_MASK                      _MK_MASK_CONST(0xf3fff)
#define VI_OR_A_RELAX_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_OR_A_RELAX_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_OR_A_RELAX_0_READ_MASK                       _MK_MASK_CONST(0xf3fff)
#define VI_OR_A_RELAX_0_WRITE_MASK                      _MK_MASK_CONST(0xf3fff)
#define VI_OR_A_RELAX_0_OR_A_RELAX_START_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_OR_A_RELAX_0_OR_A_RELAX_START_FIELD                  _MK_FIELD_CONST(0x3fff, VI_OR_A_RELAX_0_OR_A_RELAX_START_SHIFT)
#define VI_OR_A_RELAX_0_OR_A_RELAX_START_RANGE                  13:0
#define VI_OR_A_RELAX_0_OR_A_RELAX_START_WOFFSET                        0x0
#define VI_OR_A_RELAX_0_OR_A_RELAX_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_OR_A_RELAX_0_OR_A_RELAX_START_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)
#define VI_OR_A_RELAX_0_OR_A_RELAX_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_OR_A_RELAX_0_OR_A_RELAX_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define VI_OR_A_RELAX_0_OR_A_RELAX_WIDTH_BITS_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_OR_A_RELAX_0_OR_A_RELAX_WIDTH_BITS_FIELD                     _MK_FIELD_CONST(0xf, VI_OR_A_RELAX_0_OR_A_RELAX_WIDTH_BITS_SHIFT)
#define VI_OR_A_RELAX_0_OR_A_RELAX_WIDTH_BITS_RANGE                     19:16
#define VI_OR_A_RELAX_0_OR_A_RELAX_WIDTH_BITS_WOFFSET                   0x0
#define VI_OR_A_RELAX_0_OR_A_RELAX_WIDTH_BITS_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_OR_A_RELAX_0_OR_A_RELAX_WIDTH_BITS_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define VI_OR_A_RELAX_0_OR_A_RELAX_WIDTH_BITS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_OR_A_RELAX_0_OR_A_RELAX_WIDTH_BITS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_OR_A_THRESHOLDS_0
#define VI_OR_A_THRESHOLDS_0                    _MK_ADDR_CONST(0x60)
#define VI_OR_A_THRESHOLDS_0_SELWRE                     0x0
#define VI_OR_A_THRESHOLDS_0_WORD_COUNT                         0x1
#define VI_OR_A_THRESHOLDS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_OR_A_THRESHOLDS_0_RESET_MASK                         _MK_MASK_CONST(0x1f1f1f1f)
#define VI_OR_A_THRESHOLDS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_OR_A_THRESHOLDS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_OR_A_THRESHOLDS_0_READ_MASK                  _MK_MASK_CONST(0x1f1f1f1f)
#define VI_OR_A_THRESHOLDS_0_WRITE_MASK                         _MK_MASK_CONST(0x1f1f1f1f)
#define VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF0_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF0_FIELD                        _MK_FIELD_CONST(0x1f, VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF0_SHIFT)
#define VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF0_RANGE                        4:0
#define VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF0_WOFFSET                      0x0
#define VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF0_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF0_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF1_SHIFT                        _MK_SHIFT_CONST(8)
#define VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF1_FIELD                        _MK_FIELD_CONST(0x1f, VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF1_SHIFT)
#define VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF1_RANGE                        12:8
#define VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF1_WOFFSET                      0x0
#define VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF1_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF1_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_OR_A_THRESHOLDS_0_OR_A_LO_THRESH_COEFF1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF0_SHIFT                        _MK_SHIFT_CONST(16)
#define VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF0_FIELD                        _MK_FIELD_CONST(0x1f, VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF0_SHIFT)
#define VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF0_RANGE                        20:16
#define VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF0_WOFFSET                      0x0
#define VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF0_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF0_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF1_SHIFT                        _MK_SHIFT_CONST(24)
#define VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF1_FIELD                        _MK_FIELD_CONST(0x1f, VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF1_SHIFT)
#define VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF1_RANGE                        28:24
#define VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF1_WOFFSET                      0x0
#define VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF1_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF1_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_OR_A_THRESHOLDS_0_OR_A_HI_THRESH_COEFF1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_SAP_B_CONFIG_0
#define VI_SAP_B_CONFIG_0                       _MK_ADDR_CONST(0x61)
#define VI_SAP_B_CONFIG_0_SELWRE                        0x0
#define VI_SAP_B_CONFIG_0_WORD_COUNT                    0x1
#define VI_SAP_B_CONFIG_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_SAP_B_CONFIG_0_RESET_MASK                    _MK_MASK_CONST(0x1f0f3fff)
#define VI_SAP_B_CONFIG_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_SAP_B_CONFIG_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_SAP_B_CONFIG_0_READ_MASK                     _MK_MASK_CONST(0x1f0f3fff)
#define VI_SAP_B_CONFIG_0_WRITE_MASK                    _MK_MASK_CONST(0x1f0f3fff)
#define VI_SAP_B_CONFIG_0_SAP_B_THRESHOLD_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_SAP_B_CONFIG_0_SAP_B_THRESHOLD_FIELD                 _MK_FIELD_CONST(0x3fff, VI_SAP_B_CONFIG_0_SAP_B_THRESHOLD_SHIFT)
#define VI_SAP_B_CONFIG_0_SAP_B_THRESHOLD_RANGE                 13:0
#define VI_SAP_B_CONFIG_0_SAP_B_THRESHOLD_WOFFSET                       0x0
#define VI_SAP_B_CONFIG_0_SAP_B_THRESHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_SAP_B_CONFIG_0_SAP_B_THRESHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define VI_SAP_B_CONFIG_0_SAP_B_THRESHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_SAP_B_CONFIG_0_SAP_B_THRESHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_SAP_B_CONFIG_0_SAP_B_LO_COEFF_SHIFT                  _MK_SHIFT_CONST(16)
#define VI_SAP_B_CONFIG_0_SAP_B_LO_COEFF_FIELD                  _MK_FIELD_CONST(0xf, VI_SAP_B_CONFIG_0_SAP_B_LO_COEFF_SHIFT)
#define VI_SAP_B_CONFIG_0_SAP_B_LO_COEFF_RANGE                  19:16
#define VI_SAP_B_CONFIG_0_SAP_B_LO_COEFF_WOFFSET                        0x0
#define VI_SAP_B_CONFIG_0_SAP_B_LO_COEFF_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_SAP_B_CONFIG_0_SAP_B_LO_COEFF_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define VI_SAP_B_CONFIG_0_SAP_B_LO_COEFF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_SAP_B_CONFIG_0_SAP_B_LO_COEFF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define VI_SAP_B_CONFIG_0_SAP_B_HI_COEFF_SHIFT                  _MK_SHIFT_CONST(24)
#define VI_SAP_B_CONFIG_0_SAP_B_HI_COEFF_FIELD                  _MK_FIELD_CONST(0x1f, VI_SAP_B_CONFIG_0_SAP_B_HI_COEFF_SHIFT)
#define VI_SAP_B_CONFIG_0_SAP_B_HI_COEFF_RANGE                  28:24
#define VI_SAP_B_CONFIG_0_SAP_B_HI_COEFF_WOFFSET                        0x0
#define VI_SAP_B_CONFIG_0_SAP_B_HI_COEFF_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_SAP_B_CONFIG_0_SAP_B_HI_COEFF_DEFAULT_MASK                   _MK_MASK_CONST(0x1f)
#define VI_SAP_B_CONFIG_0_SAP_B_HI_COEFF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_SAP_B_CONFIG_0_SAP_B_HI_COEFF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register VI_OR_B_RELAX_0
#define VI_OR_B_RELAX_0                 _MK_ADDR_CONST(0x62)
#define VI_OR_B_RELAX_0_SELWRE                  0x0
#define VI_OR_B_RELAX_0_WORD_COUNT                      0x1
#define VI_OR_B_RELAX_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define VI_OR_B_RELAX_0_RESET_MASK                      _MK_MASK_CONST(0xf3fff)
#define VI_OR_B_RELAX_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define VI_OR_B_RELAX_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define VI_OR_B_RELAX_0_READ_MASK                       _MK_MASK_CONST(0xf3fff)
#define VI_OR_B_RELAX_0_WRITE_MASK                      _MK_MASK_CONST(0xf3fff)
#define VI_OR_B_RELAX_0_OR_B_RELAX_START_SHIFT                  _MK_SHIFT_CONST(0)
#define VI_OR_B_RELAX_0_OR_B_RELAX_START_FIELD                  _MK_FIELD_CONST(0x3fff, VI_OR_B_RELAX_0_OR_B_RELAX_START_SHIFT)
#define VI_OR_B_RELAX_0_OR_B_RELAX_START_RANGE                  13:0
#define VI_OR_B_RELAX_0_OR_B_RELAX_START_WOFFSET                        0x0
#define VI_OR_B_RELAX_0_OR_B_RELAX_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_OR_B_RELAX_0_OR_B_RELAX_START_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)
#define VI_OR_B_RELAX_0_OR_B_RELAX_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_OR_B_RELAX_0_OR_B_RELAX_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define VI_OR_B_RELAX_0_OR_B_RELAX_WIDTH_BITS_SHIFT                     _MK_SHIFT_CONST(16)
#define VI_OR_B_RELAX_0_OR_B_RELAX_WIDTH_BITS_FIELD                     _MK_FIELD_CONST(0xf, VI_OR_B_RELAX_0_OR_B_RELAX_WIDTH_BITS_SHIFT)
#define VI_OR_B_RELAX_0_OR_B_RELAX_WIDTH_BITS_RANGE                     19:16
#define VI_OR_B_RELAX_0_OR_B_RELAX_WIDTH_BITS_WOFFSET                   0x0
#define VI_OR_B_RELAX_0_OR_B_RELAX_WIDTH_BITS_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_OR_B_RELAX_0_OR_B_RELAX_WIDTH_BITS_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define VI_OR_B_RELAX_0_OR_B_RELAX_WIDTH_BITS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_OR_B_RELAX_0_OR_B_RELAX_WIDTH_BITS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register VI_OR_B_THRESHOLDS_0
#define VI_OR_B_THRESHOLDS_0                    _MK_ADDR_CONST(0x63)
#define VI_OR_B_THRESHOLDS_0_SELWRE                     0x0
#define VI_OR_B_THRESHOLDS_0_WORD_COUNT                         0x1
#define VI_OR_B_THRESHOLDS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_OR_B_THRESHOLDS_0_RESET_MASK                         _MK_MASK_CONST(0x1f1f1f1f)
#define VI_OR_B_THRESHOLDS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_OR_B_THRESHOLDS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_OR_B_THRESHOLDS_0_READ_MASK                  _MK_MASK_CONST(0x1f1f1f1f)
#define VI_OR_B_THRESHOLDS_0_WRITE_MASK                         _MK_MASK_CONST(0x1f1f1f1f)
#define VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF0_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF0_FIELD                        _MK_FIELD_CONST(0x1f, VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF0_SHIFT)
#define VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF0_RANGE                        4:0
#define VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF0_WOFFSET                      0x0
#define VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF0_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF0_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF1_SHIFT                        _MK_SHIFT_CONST(8)
#define VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF1_FIELD                        _MK_FIELD_CONST(0x1f, VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF1_SHIFT)
#define VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF1_RANGE                        12:8
#define VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF1_WOFFSET                      0x0
#define VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF1_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF1_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_OR_B_THRESHOLDS_0_OR_B_LO_THRESH_COEFF1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF0_SHIFT                        _MK_SHIFT_CONST(16)
#define VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF0_FIELD                        _MK_FIELD_CONST(0x1f, VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF0_SHIFT)
#define VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF0_RANGE                        20:16
#define VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF0_WOFFSET                      0x0
#define VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF0_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF0_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF1_SHIFT                        _MK_SHIFT_CONST(24)
#define VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF1_FIELD                        _MK_FIELD_CONST(0x1f, VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF1_SHIFT)
#define VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF1_RANGE                        28:24
#define VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF1_WOFFSET                      0x0
#define VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF1_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF1_DEFAULT_MASK                 _MK_MASK_CONST(0x1f)
#define VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_OR_B_THRESHOLDS_0_OR_B_HI_THRESH_COEFF1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register VI_DS_A_CTRL_0
#define VI_DS_A_CTRL_0                  _MK_ADDR_CONST(0x64)
#define VI_DS_A_CTRL_0_SELWRE                   0x0
#define VI_DS_A_CTRL_0_WORD_COUNT                       0x1
#define VI_DS_A_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_DS_A_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define VI_DS_A_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_DS_A_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_DS_A_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define VI_DS_A_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define VI_DS_A_CTRL_0_DS_A_HDS_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_DS_A_CTRL_0_DS_A_HDS_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_DS_A_CTRL_0_DS_A_HDS_ENABLE_SHIFT)
#define VI_DS_A_CTRL_0_DS_A_HDS_ENABLE_RANGE                    0:0
#define VI_DS_A_CTRL_0_DS_A_HDS_ENABLE_WOFFSET                  0x0
#define VI_DS_A_CTRL_0_DS_A_HDS_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_DS_A_CTRL_0_DS_A_HDS_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_DS_A_CTRL_0_DS_A_HDS_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_DS_A_CTRL_0_DS_A_HDS_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_DS_A_CTRL_0_DS_A_HDS_MODE_SHIFT                      _MK_SHIFT_CONST(1)
#define VI_DS_A_CTRL_0_DS_A_HDS_MODE_FIELD                      _MK_FIELD_CONST(0x1, VI_DS_A_CTRL_0_DS_A_HDS_MODE_SHIFT)
#define VI_DS_A_CTRL_0_DS_A_HDS_MODE_RANGE                      1:1
#define VI_DS_A_CTRL_0_DS_A_HDS_MODE_WOFFSET                    0x0
#define VI_DS_A_CTRL_0_DS_A_HDS_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_DS_A_CTRL_0_DS_A_HDS_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_DS_A_CTRL_0_DS_A_HDS_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_DS_A_CTRL_0_DS_A_HDS_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_DS_A_CTRL_0_DS_A_HDS_MODE_TRIPLET                    _MK_ENUM_CONST(0)
#define VI_DS_A_CTRL_0_DS_A_HDS_MODE_QUAD                       _MK_ENUM_CONST(1)


// Register VI_DS_A_PI_0
#define VI_DS_A_PI_0                    _MK_ADDR_CONST(0x65)
#define VI_DS_A_PI_0_SELWRE                     0x0
#define VI_DS_A_PI_0_WORD_COUNT                         0x1
#define VI_DS_A_PI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_DS_A_PI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_DS_A_PI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_DS_A_PI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_DS_A_PI_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define VI_DS_A_PI_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define VI_DS_A_PI_0_DS_A_PI_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_DS_A_PI_0_DS_A_PI_FIELD                      _MK_FIELD_CONST(0xffffff, VI_DS_A_PI_0_DS_A_PI_SHIFT)
#define VI_DS_A_PI_0_DS_A_PI_RANGE                      23:0
#define VI_DS_A_PI_0_DS_A_PI_WOFFSET                    0x0
#define VI_DS_A_PI_0_DS_A_PI_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_DS_A_PI_0_DS_A_PI_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_DS_A_PI_0_DS_A_PI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_DS_A_PI_0_DS_A_PI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_DS_A_SIZE_0
#define VI_DS_A_SIZE_0                  _MK_ADDR_CONST(0x66)
#define VI_DS_A_SIZE_0_SELWRE                   0x0
#define VI_DS_A_SIZE_0_WORD_COUNT                       0x1
#define VI_DS_A_SIZE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_DS_A_SIZE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define VI_DS_A_SIZE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_DS_A_SIZE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_DS_A_SIZE_0_READ_MASK                        _MK_MASK_CONST(0xfff)
#define VI_DS_A_SIZE_0_WRITE_MASK                       _MK_MASK_CONST(0xfff)
#define VI_DS_A_SIZE_0_DS_A_DEST_WIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_DS_A_SIZE_0_DS_A_DEST_WIDTH_FIELD                    _MK_FIELD_CONST(0xfff, VI_DS_A_SIZE_0_DS_A_DEST_WIDTH_SHIFT)
#define VI_DS_A_SIZE_0_DS_A_DEST_WIDTH_RANGE                    11:0
#define VI_DS_A_SIZE_0_DS_A_DEST_WIDTH_WOFFSET                  0x0
#define VI_DS_A_SIZE_0_DS_A_DEST_WIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_DS_A_SIZE_0_DS_A_DEST_WIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_DS_A_SIZE_0_DS_A_DEST_WIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_DS_A_SIZE_0_DS_A_DEST_WIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register VI_DS_A_BW_BIAS_0
#define VI_DS_A_BW_BIAS_0                       _MK_ADDR_CONST(0x67)
#define VI_DS_A_BW_BIAS_0_SELWRE                        0x0
#define VI_DS_A_BW_BIAS_0_WORD_COUNT                    0x1
#define VI_DS_A_BW_BIAS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_DS_A_BW_BIAS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define VI_DS_A_BW_BIAS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_DS_A_BW_BIAS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_DS_A_BW_BIAS_0_READ_MASK                     _MK_MASK_CONST(0x1f1f1f1f)
#define VI_DS_A_BW_BIAS_0_WRITE_MASK                    _MK_MASK_CONST(0x1f1f1f1f)
#define VI_DS_A_BW_BIAS_0_DS_A_RV_BW_BIAS_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_DS_A_BW_BIAS_0_DS_A_RV_BW_BIAS_FIELD                 _MK_FIELD_CONST(0x1f, VI_DS_A_BW_BIAS_0_DS_A_RV_BW_BIAS_SHIFT)
#define VI_DS_A_BW_BIAS_0_DS_A_RV_BW_BIAS_RANGE                 4:0
#define VI_DS_A_BW_BIAS_0_DS_A_RV_BW_BIAS_WOFFSET                       0x0
#define VI_DS_A_BW_BIAS_0_DS_A_RV_BW_BIAS_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_DS_A_BW_BIAS_0_DS_A_RV_BW_BIAS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_DS_A_BW_BIAS_0_DS_A_RV_BW_BIAS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_DS_A_BW_BIAS_0_DS_A_RV_BW_BIAS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_DS_A_BW_BIAS_0_DS_A_GY_BW_BIAS_SHIFT                 _MK_SHIFT_CONST(8)
#define VI_DS_A_BW_BIAS_0_DS_A_GY_BW_BIAS_FIELD                 _MK_FIELD_CONST(0x1f, VI_DS_A_BW_BIAS_0_DS_A_GY_BW_BIAS_SHIFT)
#define VI_DS_A_BW_BIAS_0_DS_A_GY_BW_BIAS_RANGE                 12:8
#define VI_DS_A_BW_BIAS_0_DS_A_GY_BW_BIAS_WOFFSET                       0x0
#define VI_DS_A_BW_BIAS_0_DS_A_GY_BW_BIAS_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_DS_A_BW_BIAS_0_DS_A_GY_BW_BIAS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_DS_A_BW_BIAS_0_DS_A_GY_BW_BIAS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_DS_A_BW_BIAS_0_DS_A_GY_BW_BIAS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_DS_A_BW_BIAS_0_DS_A_BU_BW_BIAS_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_DS_A_BW_BIAS_0_DS_A_BU_BW_BIAS_FIELD                 _MK_FIELD_CONST(0x1f, VI_DS_A_BW_BIAS_0_DS_A_BU_BW_BIAS_SHIFT)
#define VI_DS_A_BW_BIAS_0_DS_A_BU_BW_BIAS_RANGE                 20:16
#define VI_DS_A_BW_BIAS_0_DS_A_BU_BW_BIAS_WOFFSET                       0x0
#define VI_DS_A_BW_BIAS_0_DS_A_BU_BW_BIAS_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_DS_A_BW_BIAS_0_DS_A_BU_BW_BIAS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_DS_A_BW_BIAS_0_DS_A_BU_BW_BIAS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_DS_A_BW_BIAS_0_DS_A_BU_BW_BIAS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_DS_A_BW_BIAS_0_DS_A_BR_BW_BIAS_SHIFT                 _MK_SHIFT_CONST(24)
#define VI_DS_A_BW_BIAS_0_DS_A_BR_BW_BIAS_FIELD                 _MK_FIELD_CONST(0x1f, VI_DS_A_BW_BIAS_0_DS_A_BR_BW_BIAS_SHIFT)
#define VI_DS_A_BW_BIAS_0_DS_A_BR_BW_BIAS_RANGE                 28:24
#define VI_DS_A_BW_BIAS_0_DS_A_BR_BW_BIAS_WOFFSET                       0x0
#define VI_DS_A_BW_BIAS_0_DS_A_BR_BW_BIAS_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_DS_A_BW_BIAS_0_DS_A_BR_BW_BIAS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_DS_A_BW_BIAS_0_DS_A_BR_BW_BIAS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_DS_A_BW_BIAS_0_DS_A_BR_BW_BIAS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_DS_B_CTRL_0
#define VI_DS_B_CTRL_0                  _MK_ADDR_CONST(0x68)
#define VI_DS_B_CTRL_0_SELWRE                   0x0
#define VI_DS_B_CTRL_0_WORD_COUNT                       0x1
#define VI_DS_B_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_DS_B_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define VI_DS_B_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_DS_B_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_DS_B_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x3)
#define VI_DS_B_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x3)
#define VI_DS_B_CTRL_0_DS_B_HDS_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_DS_B_CTRL_0_DS_B_HDS_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, VI_DS_B_CTRL_0_DS_B_HDS_ENABLE_SHIFT)
#define VI_DS_B_CTRL_0_DS_B_HDS_ENABLE_RANGE                    0:0
#define VI_DS_B_CTRL_0_DS_B_HDS_ENABLE_WOFFSET                  0x0
#define VI_DS_B_CTRL_0_DS_B_HDS_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_DS_B_CTRL_0_DS_B_HDS_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_DS_B_CTRL_0_DS_B_HDS_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_DS_B_CTRL_0_DS_B_HDS_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define VI_DS_B_CTRL_0_DS_B_HDS_MODE_SHIFT                      _MK_SHIFT_CONST(1)
#define VI_DS_B_CTRL_0_DS_B_HDS_MODE_FIELD                      _MK_FIELD_CONST(0x1, VI_DS_B_CTRL_0_DS_B_HDS_MODE_SHIFT)
#define VI_DS_B_CTRL_0_DS_B_HDS_MODE_RANGE                      1:1
#define VI_DS_B_CTRL_0_DS_B_HDS_MODE_WOFFSET                    0x0
#define VI_DS_B_CTRL_0_DS_B_HDS_MODE_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_DS_B_CTRL_0_DS_B_HDS_MODE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define VI_DS_B_CTRL_0_DS_B_HDS_MODE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_DS_B_CTRL_0_DS_B_HDS_MODE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_DS_B_CTRL_0_DS_B_HDS_MODE_TRIPLET                    _MK_ENUM_CONST(0)
#define VI_DS_B_CTRL_0_DS_B_HDS_MODE_QUAD                       _MK_ENUM_CONST(1)


// Register VI_DS_B_PI_0
#define VI_DS_B_PI_0                    _MK_ADDR_CONST(0x69)
#define VI_DS_B_PI_0_SELWRE                     0x0
#define VI_DS_B_PI_0_WORD_COUNT                         0x1
#define VI_DS_B_PI_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define VI_DS_B_PI_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define VI_DS_B_PI_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define VI_DS_B_PI_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define VI_DS_B_PI_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define VI_DS_B_PI_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define VI_DS_B_PI_0_DS_B_PI_SHIFT                      _MK_SHIFT_CONST(0)
#define VI_DS_B_PI_0_DS_B_PI_FIELD                      _MK_FIELD_CONST(0xffffff, VI_DS_B_PI_0_DS_B_PI_SHIFT)
#define VI_DS_B_PI_0_DS_B_PI_RANGE                      23:0
#define VI_DS_B_PI_0_DS_B_PI_WOFFSET                    0x0
#define VI_DS_B_PI_0_DS_B_PI_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_DS_B_PI_0_DS_B_PI_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_DS_B_PI_0_DS_B_PI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define VI_DS_B_PI_0_DS_B_PI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register VI_DS_B_SIZE_0
#define VI_DS_B_SIZE_0                  _MK_ADDR_CONST(0x6a)
#define VI_DS_B_SIZE_0_SELWRE                   0x0
#define VI_DS_B_SIZE_0_WORD_COUNT                       0x1
#define VI_DS_B_SIZE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define VI_DS_B_SIZE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define VI_DS_B_SIZE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define VI_DS_B_SIZE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_DS_B_SIZE_0_READ_MASK                        _MK_MASK_CONST(0xfff)
#define VI_DS_B_SIZE_0_WRITE_MASK                       _MK_MASK_CONST(0xfff)
#define VI_DS_B_SIZE_0_DS_B_DEST_WIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define VI_DS_B_SIZE_0_DS_B_DEST_WIDTH_FIELD                    _MK_FIELD_CONST(0xfff, VI_DS_B_SIZE_0_DS_B_DEST_WIDTH_SHIFT)
#define VI_DS_B_SIZE_0_DS_B_DEST_WIDTH_RANGE                    11:0
#define VI_DS_B_SIZE_0_DS_B_DEST_WIDTH_WOFFSET                  0x0
#define VI_DS_B_SIZE_0_DS_B_DEST_WIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_DS_B_SIZE_0_DS_B_DEST_WIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_DS_B_SIZE_0_DS_B_DEST_WIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_DS_B_SIZE_0_DS_B_DEST_WIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register VI_DS_B_BW_BIAS_0
#define VI_DS_B_BW_BIAS_0                       _MK_ADDR_CONST(0x6b)
#define VI_DS_B_BW_BIAS_0_SELWRE                        0x0
#define VI_DS_B_BW_BIAS_0_WORD_COUNT                    0x1
#define VI_DS_B_BW_BIAS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define VI_DS_B_BW_BIAS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define VI_DS_B_BW_BIAS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define VI_DS_B_BW_BIAS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define VI_DS_B_BW_BIAS_0_READ_MASK                     _MK_MASK_CONST(0x1f1f1f1f)
#define VI_DS_B_BW_BIAS_0_WRITE_MASK                    _MK_MASK_CONST(0x1f1f1f1f)
#define VI_DS_B_BW_BIAS_0_DS_B_RV_BW_BIAS_SHIFT                 _MK_SHIFT_CONST(0)
#define VI_DS_B_BW_BIAS_0_DS_B_RV_BW_BIAS_FIELD                 _MK_FIELD_CONST(0x1f, VI_DS_B_BW_BIAS_0_DS_B_RV_BW_BIAS_SHIFT)
#define VI_DS_B_BW_BIAS_0_DS_B_RV_BW_BIAS_RANGE                 4:0
#define VI_DS_B_BW_BIAS_0_DS_B_RV_BW_BIAS_WOFFSET                       0x0
#define VI_DS_B_BW_BIAS_0_DS_B_RV_BW_BIAS_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_DS_B_BW_BIAS_0_DS_B_RV_BW_BIAS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_DS_B_BW_BIAS_0_DS_B_RV_BW_BIAS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_DS_B_BW_BIAS_0_DS_B_RV_BW_BIAS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_DS_B_BW_BIAS_0_DS_B_GY_BW_BIAS_SHIFT                 _MK_SHIFT_CONST(8)
#define VI_DS_B_BW_BIAS_0_DS_B_GY_BW_BIAS_FIELD                 _MK_FIELD_CONST(0x1f, VI_DS_B_BW_BIAS_0_DS_B_GY_BW_BIAS_SHIFT)
#define VI_DS_B_BW_BIAS_0_DS_B_GY_BW_BIAS_RANGE                 12:8
#define VI_DS_B_BW_BIAS_0_DS_B_GY_BW_BIAS_WOFFSET                       0x0
#define VI_DS_B_BW_BIAS_0_DS_B_GY_BW_BIAS_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_DS_B_BW_BIAS_0_DS_B_GY_BW_BIAS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_DS_B_BW_BIAS_0_DS_B_GY_BW_BIAS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_DS_B_BW_BIAS_0_DS_B_GY_BW_BIAS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_DS_B_BW_BIAS_0_DS_B_BU_BW_BIAS_SHIFT                 _MK_SHIFT_CONST(16)
#define VI_DS_B_BW_BIAS_0_DS_B_BU_BW_BIAS_FIELD                 _MK_FIELD_CONST(0x1f, VI_DS_B_BW_BIAS_0_DS_B_BU_BW_BIAS_SHIFT)
#define VI_DS_B_BW_BIAS_0_DS_B_BU_BW_BIAS_RANGE                 20:16
#define VI_DS_B_BW_BIAS_0_DS_B_BU_BW_BIAS_WOFFSET                       0x0
#define VI_DS_B_BW_BIAS_0_DS_B_BU_BW_BIAS_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_DS_B_BW_BIAS_0_DS_B_BU_BW_BIAS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_DS_B_BW_BIAS_0_DS_B_BU_BW_BIAS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_DS_B_BW_BIAS_0_DS_B_BU_BW_BIAS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define VI_DS_B_BW_BIAS_0_DS_B_BR_BW_BIAS_SHIFT                 _MK_SHIFT_CONST(24)
#define VI_DS_B_BW_BIAS_0_DS_B_BR_BW_BIAS_FIELD                 _MK_FIELD_CONST(0x1f, VI_DS_B_BW_BIAS_0_DS_B_BR_BW_BIAS_SHIFT)
#define VI_DS_B_BW_BIAS_0_DS_B_BR_BW_BIAS_RANGE                 28:24
#define VI_DS_B_BW_BIAS_0_DS_B_BR_BW_BIAS_WOFFSET                       0x0
#define VI_DS_B_BW_BIAS_0_DS_B_BR_BW_BIAS_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_DS_B_BW_BIAS_0_DS_B_BR_BW_BIAS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define VI_DS_B_BW_BIAS_0_DS_B_BR_BW_BIAS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define VI_DS_B_BW_BIAS_0_DS_B_BR_BW_BIAS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register VI_ISPINTF_CONFIG_0
#define VI_ISPINTF_CONFIG_0                     _MK_ADDR_CONST(0x6c)
#define VI_ISPINTF_CONFIG_0_SELWRE                      0x0
#define VI_ISPINTF_CONFIG_0_WORD_COUNT                  0x1
#define VI_ISPINTF_CONFIG_0_RESET_VAL                   _MK_MASK_CONST(0x18003)
#define VI_ISPINTF_CONFIG_0_RESET_MASK                  _MK_MASK_CONST(0x38007)
#define VI_ISPINTF_CONFIG_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define VI_ISPINTF_CONFIG_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define VI_ISPINTF_CONFIG_0_READ_MASK                   _MK_MASK_CONST(0x38007)
#define VI_ISPINTF_CONFIG_0_WRITE_MASK                  _MK_MASK_CONST(0x38007)
#define VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_A_SHIFT                       _MK_SHIFT_CONST(0)
#define VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_A_FIELD                       _MK_FIELD_CONST(0x1, VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_A_SHIFT)
#define VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_A_RANGE                       0:0
#define VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_A_WOFFSET                     0x0
#define VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_A_DEFAULT                     _MK_MASK_CONST(0x1)
#define VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_ISPINTF_CONFIG_0_CHROMA_POS_A_SHIFT                  _MK_SHIFT_CONST(1)
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_A_FIELD                  _MK_FIELD_CONST(0x3, VI_ISPINTF_CONFIG_0_CHROMA_POS_A_SHIFT)
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_A_RANGE                  2:1
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_A_WOFFSET                        0x0
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_A_DEFAULT                        _MK_MASK_CONST(0x1)
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_A_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_A_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_A_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_A_MPEG1                  _MK_ENUM_CONST(0)
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_A_MPEG2                  _MK_ENUM_CONST(1)

#define VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_B_SHIFT                       _MK_SHIFT_CONST(15)
#define VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_B_FIELD                       _MK_FIELD_CONST(0x1, VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_B_SHIFT)
#define VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_B_RANGE                       15:15
#define VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_B_WOFFSET                     0x0
#define VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_B_DEFAULT                     _MK_MASK_CONST(0x1)
#define VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_ISPINTF_CONFIG_0_DO_YUV_INTERP_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_ISPINTF_CONFIG_0_CHROMA_POS_B_SHIFT                  _MK_SHIFT_CONST(16)
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_B_FIELD                  _MK_FIELD_CONST(0x3, VI_ISPINTF_CONFIG_0_CHROMA_POS_B_SHIFT)
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_B_RANGE                  17:16
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_B_WOFFSET                        0x0
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_B_DEFAULT                        _MK_MASK_CONST(0x1)
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_B_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_B_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_B_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_B_MPEG1                  _MK_ENUM_CONST(0)
#define VI_ISPINTF_CONFIG_0_CHROMA_POS_B_MPEG2                  _MK_ENUM_CONST(1)


// Register VI_SW_RESET_0
#define VI_SW_RESET_0                   _MK_ADDR_CONST(0x6d)
#define VI_SW_RESET_0_SELWRE                    0x0
#define VI_SW_RESET_0_WORD_COUNT                        0x1
#define VI_SW_RESET_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define VI_SW_RESET_0_RESET_MASK                        _MK_MASK_CONST(0x1f)
#define VI_SW_RESET_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define VI_SW_RESET_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define VI_SW_RESET_0_READ_MASK                         _MK_MASK_CONST(0x1f)
#define VI_SW_RESET_0_WRITE_MASK                        _MK_MASK_CONST(0x1f)
#define VI_SW_RESET_0_MCINTF_RESET_SHIFT                        _MK_SHIFT_CONST(0)
#define VI_SW_RESET_0_MCINTF_RESET_FIELD                        _MK_FIELD_CONST(0x1, VI_SW_RESET_0_MCINTF_RESET_SHIFT)
#define VI_SW_RESET_0_MCINTF_RESET_RANGE                        0:0
#define VI_SW_RESET_0_MCINTF_RESET_WOFFSET                      0x0
#define VI_SW_RESET_0_MCINTF_RESET_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_SW_RESET_0_MCINTF_RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define VI_SW_RESET_0_MCINTF_RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_SW_RESET_0_MCINTF_RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_SW_RESET_0_ISPINTF_RESET_SHIFT                       _MK_SHIFT_CONST(1)
#define VI_SW_RESET_0_ISPINTF_RESET_FIELD                       _MK_FIELD_CONST(0x1, VI_SW_RESET_0_ISPINTF_RESET_SHIFT)
#define VI_SW_RESET_0_ISPINTF_RESET_RANGE                       1:1
#define VI_SW_RESET_0_ISPINTF_RESET_WOFFSET                     0x0
#define VI_SW_RESET_0_ISPINTF_RESET_DEFAULT                     _MK_MASK_CONST(0x0)
#define VI_SW_RESET_0_ISPINTF_RESET_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define VI_SW_RESET_0_ISPINTF_RESET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_SW_RESET_0_ISPINTF_RESET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define VI_SW_RESET_0_SHADOW_RESET_SHIFT                        _MK_SHIFT_CONST(2)
#define VI_SW_RESET_0_SHADOW_RESET_FIELD                        _MK_FIELD_CONST(0x1, VI_SW_RESET_0_SHADOW_RESET_SHIFT)
#define VI_SW_RESET_0_SHADOW_RESET_RANGE                        2:2
#define VI_SW_RESET_0_SHADOW_RESET_WOFFSET                      0x0
#define VI_SW_RESET_0_SHADOW_RESET_DEFAULT                      _MK_MASK_CONST(0x0)
#define VI_SW_RESET_0_SHADOW_RESET_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define VI_SW_RESET_0_SHADOW_RESET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_SW_RESET_0_SHADOW_RESET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define VI_SW_RESET_0_SENSORCTL_RESET_SHIFT                     _MK_SHIFT_CONST(3)
#define VI_SW_RESET_0_SENSORCTL_RESET_FIELD                     _MK_FIELD_CONST(0x1, VI_SW_RESET_0_SENSORCTL_RESET_SHIFT)
#define VI_SW_RESET_0_SENSORCTL_RESET_RANGE                     3:3
#define VI_SW_RESET_0_SENSORCTL_RESET_WOFFSET                   0x0
#define VI_SW_RESET_0_SENSORCTL_RESET_DEFAULT                   _MK_MASK_CONST(0x0)
#define VI_SW_RESET_0_SENSORCTL_RESET_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define VI_SW_RESET_0_SENSORCTL_RESET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define VI_SW_RESET_0_SENSORCTL_RESET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define VI_SW_RESET_0_PF_RESET_SHIFT                    _MK_SHIFT_CONST(4)
#define VI_SW_RESET_0_PF_RESET_FIELD                    _MK_FIELD_CONST(0x1, VI_SW_RESET_0_PF_RESET_SHIFT)
#define VI_SW_RESET_0_PF_RESET_RANGE                    4:4
#define VI_SW_RESET_0_PF_RESET_WOFFSET                  0x0
#define VI_SW_RESET_0_PF_RESET_DEFAULT                  _MK_MASK_CONST(0x0)
#define VI_SW_RESET_0_PF_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define VI_SW_RESET_0_PF_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define VI_SW_RESET_0_PF_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CSI_VI_INPUT_STREAM_CONTROL_0
#define CSI_VI_INPUT_STREAM_CONTROL_0                   _MK_ADDR_CONST(0x200)
#define CSI_VI_INPUT_STREAM_CONTROL_0_SELWRE                    0x0
#define CSI_VI_INPUT_STREAM_CONTROL_0_WORD_COUNT                        0x1
#define CSI_VI_INPUT_STREAM_CONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_READ_MASK                         _MK_MASK_CONST(0x80)
#define CSI_VI_INPUT_STREAM_CONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x80)
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_SHIFT                  _MK_SHIFT_CONST(7)
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_FIELD                  _MK_FIELD_CONST(0x1, CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_SHIFT)
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_RANGE                  7:7
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_WOFFSET                        0x0
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_VSYNC_SF                       _MK_ENUM_CONST(0)
#define CSI_VI_INPUT_STREAM_CONTROL_0_VIP_SF_GEN_NO_VSYNC_SF                    _MK_ENUM_CONST(1)


// Reserved address 513 [0x201]

// Register CSI_HOST_INPUT_STREAM_CONTROL_0
#define CSI_HOST_INPUT_STREAM_CONTROL_0                 _MK_ADDR_CONST(0x202)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_SELWRE                  0x0
#define CSI_HOST_INPUT_STREAM_CONTROL_0_WORD_COUNT                      0x1
#define CSI_HOST_INPUT_STREAM_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0x1fff018f)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0x1fff008f)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_SHIFT                  _MK_SHIFT_CONST(0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_FIELD                  _MK_FIELD_CONST(0xf, CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_SHIFT)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_RANGE                  3:0
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_WOFFSET                        0x0
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_PAYLOAD_ONLY                   _MK_ENUM_CONST(0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_DATA_FORMAT_PACKETS                        _MK_ENUM_CONST(1)

#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_SHIFT                       _MK_SHIFT_CONST(7)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_FIELD                       _MK_FIELD_CONST(0x1, CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_SHIFT)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_RANGE                       7:7
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_WOFFSET                     0x0
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_LINE_COUNTER                        _MK_ENUM_CONST(0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_SF_GEN_SHORT_PACKETS                       _MK_ENUM_CONST(1)

#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_SHIFT                        _MK_SHIFT_CONST(8)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_FIELD                        _MK_FIELD_CONST(0x1, CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_SHIFT)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_RANGE                        8:8
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_WOFFSET                      0x0
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_END_OF_PACKET_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_SHIFT                 _MK_SHIFT_CONST(16)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_FIELD                 _MK_FIELD_CONST(0x1fff, CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_SHIFT)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_RANGE                 28:16
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_WOFFSET                       0x0
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_HOST_INPUT_STREAM_CONTROL_0_HOST_FRAME_HEIGHT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 515 [0x203]

// Register CSI_INPUT_STREAM_A_CONTROL_0
#define CSI_INPUT_STREAM_A_CONTROL_0                    _MK_ADDR_CONST(0x204)
#define CSI_INPUT_STREAM_A_CONTROL_0_SELWRE                     0x0
#define CSI_INPUT_STREAM_A_CONTROL_0_WORD_COUNT                         0x1
#define CSI_INPUT_STREAM_A_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0xff0000)
#define CSI_INPUT_STREAM_A_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x1ff0013)
#define CSI_INPUT_STREAM_A_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_A_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_A_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x1ff0013)
#define CSI_INPUT_STREAM_A_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x1ff0013)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_FIELD                      _MK_FIELD_CONST(0x3, CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_SHIFT)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_RANGE                      1:0
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_WOFFSET                    0x0
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_DATA_LANE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_SHIFT                   _MK_SHIFT_CONST(4)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_SHIFT)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_RANGE                   4:4
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_WOFFSET                 0x0
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_FIELD                  _MK_FIELD_CONST(0x1ff, CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_SHIFT)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_RANGE                  24:16
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_WOFFSET                        0x0
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_DEFAULT                        _MK_MASK_CONST(0xff)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_A_CONTROL_0_CSI_A_SKIP_PACKET_THRESHOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 517 [0x205]

// Register CSI_PIXEL_STREAM_A_CONTROL0_0
#define CSI_PIXEL_STREAM_A_CONTROL0_0                   _MK_ADDR_CONST(0x206)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_SELWRE                    0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_WORD_COUNT                        0x1
#define CSI_PIXEL_STREAM_A_CONTROL0_0_RESET_VAL                         _MK_MASK_CONST(0x100)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_RESET_MASK                        _MK_MASK_CONST(0x107)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_READ_MASK                         _MK_MASK_CONST(0x3b3f01f7)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_WRITE_MASK                        _MK_MASK_CONST(0x3b3f01f7)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_FIELD                       _MK_FIELD_CONST(0x7, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_RANGE                       2:0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_CSI_A                       _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_CSI_B                       _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_CSI_C                       _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_CSI_D                       _MK_ENUM_CONST(3)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_VI_PORT                     _MK_ENUM_CONST(6)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_STREAM_SOURCE_HOST                        _MK_ENUM_CONST(7)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_SHIFT                       _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_FIELD                       _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_RANGE                       4:4
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_NOT_SENT                    _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PACKET_HEADER_SENT                        _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_SHIFT                     _MK_SHIFT_CONST(5)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_FIELD                     _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_RANGE                     5:5
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_DATA_IDENTIFIER_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_SHIFT                   _MK_SHIFT_CONST(6)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_FIELD                   _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_RANGE                   6:6
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_REGISTER                        _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WORD_COUNT_SELECT_HEADER                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_SHIFT                   _MK_SHIFT_CONST(7)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_FIELD                   _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_RANGE                   7:7
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_DISABLE                 _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_CRC_CHECK_ENABLE                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WC_CHECK_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WC_CHECK_FIELD                    _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WC_CHECK_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WC_CHECK_RANGE                    8:8
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WC_CHECK_WOFFSET                  0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WC_CHECK_DEFAULT                  _MK_MASK_CONST(0x1)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WC_CHECK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WC_CHECK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WC_CHECK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WC_CHECK_DISABLE                  _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_WC_CHECK_ENABLE                   _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_SHIFT                       _MK_SHIFT_CONST(16)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_FIELD                       _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_RANGE                       19:16
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_ARBITRARY                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_PIXEL                       _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_PIXEL_REP                   _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_OUTPUT_FORMAT_OPTIONS_STORE                       _MK_ENUM_CONST(3)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_SHIFT                       _MK_SHIFT_CONST(20)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_FIELD                       _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_RANGE                       21:20
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_DISCARD                     _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_EMBEDDED_DATA_OPTIONS_EMBEDDED                    _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_SHIFT                      _MK_SHIFT_CONST(24)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_FIELD                      _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_RANGE                      25:24
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_WOFFSET                    0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_PAD0S                      _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_PAD1S                      _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_SHORT_LINE_NOPAD                      _MK_ENUM_CONST(2)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_SHIFT                    _MK_SHIFT_CONST(27)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_RANGE                    27:27
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_WOFFSET                  0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_HEADER_EC_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_SHIFT                   _MK_SHIFT_CONST(28)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_FIELD                   _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_RANGE                   29:28
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_PAD0S                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_PAD1S                   _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_A_CONTROL0_0_CSI_PPA_PAD_FRAME_NOPAD                   _MK_ENUM_CONST(2)


// Register CSI_PIXEL_STREAM_A_CONTROL1_0
#define CSI_PIXEL_STREAM_A_CONTROL1_0                   _MK_ADDR_CONST(0x207)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_SELWRE                    0x0
#define CSI_PIXEL_STREAM_A_CONTROL1_0_WORD_COUNT                        0x1
#define CSI_PIXEL_STREAM_A_CONTROL1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_RANGE                     3:0
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_FIELD                        _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_SHIFT)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_RANGE                        7:4
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_CONTROL1_0_CSI_PPA_TOP_FIELD_FRAME_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_A_GAP_0
#define CSI_PIXEL_STREAM_A_GAP_0                        _MK_ADDR_CONST(0x208)
#define CSI_PIXEL_STREAM_A_GAP_0_SELWRE                         0x0
#define CSI_PIXEL_STREAM_A_GAP_0_WORD_COUNT                     0x1
#define CSI_PIXEL_STREAM_A_GAP_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_GAP_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_A_GAP_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_GAP_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_GAP_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_A_GAP_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_SHIFT                 _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_FIELD                 _MK_FIELD_CONST(0xffff, CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_SHIFT)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_RANGE                 15:0
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_WOFFSET                       0x0
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_LINE_MIN_GAP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_SHIFT                        _MK_SHIFT_CONST(16)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_FIELD                        _MK_FIELD_CONST(0xffff, CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_SHIFT)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_RANGE                        31:16
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_GAP_0_PPA_FRAME_MIN_GAP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_PPA_COMMAND_0
#define CSI_PIXEL_STREAM_PPA_COMMAND_0                  _MK_ADDR_CONST(0x209)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_SELWRE                   0x0
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_WORD_COUNT                       0x1
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_READ_MASK                        _MK_MASK_CONST(0xff17)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_WRITE_MASK                       _MK_MASK_CONST(0xff17)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_FIELD                     _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_SHIFT)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_RANGE                     1:0
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_NOP                       _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_ENABLE                    _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_DISABLE                   _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_ENABLE_RST                       _MK_ENUM_CONST(3)

#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_SHIFT                        _MK_SHIFT_CONST(2)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_FIELD                        _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_SHIFT)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_RANGE                        2:2
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_DISABLE                      _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_SINGLE_SHOT_ENABLE                       _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_SHIFT                 _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_FIELD                 _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_SHIFT)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_RANGE                 4:4
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_WOFFSET                       0x0
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_FSPKT                 _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_VSYNC_START_MARKER_VSYNC                 _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_SHIFT)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_RANGE                     11:8
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MIN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_SHIFT                     _MK_SHIFT_CONST(12)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_SHIFT)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_RANGE                     15:12
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPA_COMMAND_0_CSI_PPA_START_MARKER_FRAME_MAX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 522 [0x20a]

// Reserved address 523 [0x20b]

// Reserved address 524 [0x20c]

// Reserved address 525 [0x20d]

// Register CSI_INPUT_STREAM_B_CONTROL_0
#define CSI_INPUT_STREAM_B_CONTROL_0                    _MK_ADDR_CONST(0x20e)
#define CSI_INPUT_STREAM_B_CONTROL_0_SELWRE                     0x0
#define CSI_INPUT_STREAM_B_CONTROL_0_WORD_COUNT                         0x1
#define CSI_INPUT_STREAM_B_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x7f0000)
#define CSI_INPUT_STREAM_B_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0xff0013)
#define CSI_INPUT_STREAM_B_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_B_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_B_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0xff0013)
#define CSI_INPUT_STREAM_B_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0xff0013)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_FIELD                      _MK_FIELD_CONST(0x3, CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_SHIFT)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_RANGE                      1:0
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_WOFFSET                    0x0
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_DATA_LANE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_SHIFT                   _MK_SHIFT_CONST(4)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_SHIFT)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_RANGE                   4:4
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_WOFFSET                 0x0
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_FIELD                  _MK_FIELD_CONST(0xff, CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_SHIFT)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_RANGE                  23:16
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_WOFFSET                        0x0
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_DEFAULT                        _MK_MASK_CONST(0x7f)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_B_CONTROL_0_CSI_B_SKIP_PACKET_THRESHOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 527 [0x20f]

// Register CSI_PIXEL_STREAM_B_CONTROL0_0
#define CSI_PIXEL_STREAM_B_CONTROL0_0                   _MK_ADDR_CONST(0x210)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_SELWRE                    0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_WORD_COUNT                        0x1
#define CSI_PIXEL_STREAM_B_CONTROL0_0_RESET_VAL                         _MK_MASK_CONST(0x100)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_RESET_MASK                        _MK_MASK_CONST(0x107)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_READ_MASK                         _MK_MASK_CONST(0x3b3f01f7)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_WRITE_MASK                        _MK_MASK_CONST(0x3b3f01f7)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_FIELD                       _MK_FIELD_CONST(0x7, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_RANGE                       2:0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_CSI_A                       _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_CSI_B                       _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_CSI_C                       _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_CSI_D                       _MK_ENUM_CONST(3)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_VI_PORT                     _MK_ENUM_CONST(6)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_STREAM_SOURCE_HOST                        _MK_ENUM_CONST(7)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_SHIFT                       _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_FIELD                       _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_RANGE                       4:4
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_NOT_SENT                    _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PACKET_HEADER_SENT                        _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_SHIFT                     _MK_SHIFT_CONST(5)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_FIELD                     _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_RANGE                     5:5
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_DATA_IDENTIFIER_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_SHIFT                   _MK_SHIFT_CONST(6)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_FIELD                   _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_RANGE                   6:6
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_REGISTER                        _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WORD_COUNT_SELECT_HEADER                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_SHIFT                   _MK_SHIFT_CONST(7)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_FIELD                   _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_RANGE                   7:7
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_DISABLE                 _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_CRC_CHECK_ENABLE                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WC_CHECK_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WC_CHECK_FIELD                    _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WC_CHECK_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WC_CHECK_RANGE                    8:8
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WC_CHECK_WOFFSET                  0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WC_CHECK_DEFAULT                  _MK_MASK_CONST(0x1)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WC_CHECK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WC_CHECK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WC_CHECK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WC_CHECK_DISABLE                  _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_WC_CHECK_ENABLE                   _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_SHIFT                       _MK_SHIFT_CONST(16)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_FIELD                       _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_RANGE                       19:16
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_ARBITRARY                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_PIXEL                       _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_PIXEL_REP                   _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_OUTPUT_FORMAT_OPTIONS_STORE                       _MK_ENUM_CONST(3)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_SHIFT                       _MK_SHIFT_CONST(20)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_FIELD                       _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_RANGE                       21:20
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_DISCARD                     _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_EMBEDDED_DATA_OPTIONS_EMBEDDED                    _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_SHIFT                      _MK_SHIFT_CONST(24)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_FIELD                      _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_RANGE                      25:24
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_WOFFSET                    0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_PAD0S                      _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_PAD1S                      _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_SHORT_LINE_NOPAD                      _MK_ENUM_CONST(2)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_SHIFT                    _MK_SHIFT_CONST(27)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_RANGE                    27:27
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_WOFFSET                  0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_HEADER_EC_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_SHIFT                   _MK_SHIFT_CONST(28)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_FIELD                   _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_RANGE                   29:28
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_PAD0S                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_PAD1S                   _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_B_CONTROL0_0_CSI_PPB_PAD_FRAME_NOPAD                   _MK_ENUM_CONST(2)


// Register CSI_PIXEL_STREAM_B_CONTROL1_0
#define CSI_PIXEL_STREAM_B_CONTROL1_0                   _MK_ADDR_CONST(0x211)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_SELWRE                    0x0
#define CSI_PIXEL_STREAM_B_CONTROL1_0_WORD_COUNT                        0x1
#define CSI_PIXEL_STREAM_B_CONTROL1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_RANGE                     3:0
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_FIELD                        _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_SHIFT)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_RANGE                        7:4
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_CONTROL1_0_CSI_PPB_TOP_FIELD_FRAME_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_B_GAP_0
#define CSI_PIXEL_STREAM_B_GAP_0                        _MK_ADDR_CONST(0x212)
#define CSI_PIXEL_STREAM_B_GAP_0_SELWRE                         0x0
#define CSI_PIXEL_STREAM_B_GAP_0_WORD_COUNT                     0x1
#define CSI_PIXEL_STREAM_B_GAP_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_GAP_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_B_GAP_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_GAP_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_GAP_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_B_GAP_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_SHIFT                 _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_FIELD                 _MK_FIELD_CONST(0xffff, CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_SHIFT)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_RANGE                 15:0
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_WOFFSET                       0x0
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_LINE_MIN_GAP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_SHIFT                        _MK_SHIFT_CONST(16)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_FIELD                        _MK_FIELD_CONST(0xffff, CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_SHIFT)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_RANGE                        31:16
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_GAP_0_PPB_FRAME_MIN_GAP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_PPB_COMMAND_0
#define CSI_PIXEL_STREAM_PPB_COMMAND_0                  _MK_ADDR_CONST(0x213)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_SELWRE                   0x0
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_WORD_COUNT                       0x1
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_READ_MASK                        _MK_MASK_CONST(0xff17)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_WRITE_MASK                       _MK_MASK_CONST(0xff17)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_FIELD                     _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_SHIFT)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_RANGE                     1:0
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_NOP                       _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_ENABLE                    _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_DISABLE                   _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_ENABLE_RST                       _MK_ENUM_CONST(3)

#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_SHIFT                        _MK_SHIFT_CONST(2)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_FIELD                        _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_SHIFT)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_RANGE                        2:2
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_DISABLE                      _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_SINGLE_SHOT_ENABLE                       _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_SHIFT                 _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_FIELD                 _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_SHIFT)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_RANGE                 4:4
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_WOFFSET                       0x0
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_FSPKT                 _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_VSYNC_START_MARKER_VSYNC                 _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_SHIFT)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_RANGE                     11:8
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MIN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_SHIFT                     _MK_SHIFT_CONST(12)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_SHIFT)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_RANGE                     15:12
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPB_COMMAND_0_CSI_PPB_START_MARKER_FRAME_MAX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 532 [0x214]

// Reserved address 533 [0x215]

// Reserved address 534 [0x216]

// Reserved address 535 [0x217]

// Register CSI_INPUT_STREAM_C_CONTROL_0
#define CSI_INPUT_STREAM_C_CONTROL_0                    _MK_ADDR_CONST(0x218)
#define CSI_INPUT_STREAM_C_CONTROL_0_SELWRE                     0x0
#define CSI_INPUT_STREAM_C_CONTROL_0_WORD_COUNT                         0x1
#define CSI_INPUT_STREAM_C_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0xff0000)
#define CSI_INPUT_STREAM_C_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x1ff0013)
#define CSI_INPUT_STREAM_C_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_C_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_C_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x1ff0013)
#define CSI_INPUT_STREAM_C_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x1ff0013)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_DATA_LANE_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_DATA_LANE_FIELD                      _MK_FIELD_CONST(0x3, CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_DATA_LANE_SHIFT)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_DATA_LANE_RANGE                      1:0
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_DATA_LANE_WOFFSET                    0x0
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_DATA_LANE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_DATA_LANE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_DATA_LANE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_DATA_LANE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_ENABLE_SHIFT                   _MK_SHIFT_CONST(4)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_ENABLE_SHIFT)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_ENABLE_RANGE                   4:4
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_ENABLE_WOFFSET                 0x0
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_FIELD                  _MK_FIELD_CONST(0x1ff, CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_SHIFT)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_RANGE                  24:16
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_WOFFSET                        0x0
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_DEFAULT                        _MK_MASK_CONST(0xff)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1ff)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_C_CONTROL_0_CSI_C_SKIP_PACKET_THRESHOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 537 [0x219]

// Register CSI_PIXEL_STREAM_C_CONTROL0_0
#define CSI_PIXEL_STREAM_C_CONTROL0_0                   _MK_ADDR_CONST(0x21a)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_SELWRE                    0x0
#define CSI_PIXEL_STREAM_C_CONTROL0_0_WORD_COUNT                        0x1
#define CSI_PIXEL_STREAM_C_CONTROL0_0_RESET_VAL                         _MK_MASK_CONST(0x100)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_RESET_MASK                        _MK_MASK_CONST(0x107)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_READ_MASK                         _MK_MASK_CONST(0x3b3f01f7)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_WRITE_MASK                        _MK_MASK_CONST(0x3b3f01f7)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_STREAM_SOURCE_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_STREAM_SOURCE_FIELD                       _MK_FIELD_CONST(0x7, CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_STREAM_SOURCE_SHIFT)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_STREAM_SOURCE_RANGE                       2:0
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_STREAM_SOURCE_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_STREAM_SOURCE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_STREAM_SOURCE_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_STREAM_SOURCE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_STREAM_SOURCE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_STREAM_SOURCE_CSI_A                       _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_STREAM_SOURCE_CSI_B                       _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_STREAM_SOURCE_CSI_C                       _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_STREAM_SOURCE_CSI_D                       _MK_ENUM_CONST(3)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_STREAM_SOURCE_VI_PORT                     _MK_ENUM_CONST(6)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_STREAM_SOURCE_HOST                        _MK_ENUM_CONST(7)

#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PACKET_HEADER_SHIFT                       _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PACKET_HEADER_FIELD                       _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PACKET_HEADER_SHIFT)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PACKET_HEADER_RANGE                       4:4
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PACKET_HEADER_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PACKET_HEADER_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PACKET_HEADER_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PACKET_HEADER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PACKET_HEADER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PACKET_HEADER_NOT_SENT                    _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PACKET_HEADER_SENT                        _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_DATA_IDENTIFIER_SHIFT                     _MK_SHIFT_CONST(5)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_DATA_IDENTIFIER_FIELD                     _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_DATA_IDENTIFIER_SHIFT)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_DATA_IDENTIFIER_RANGE                     5:5
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_DATA_IDENTIFIER_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_DATA_IDENTIFIER_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_DATA_IDENTIFIER_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_DATA_IDENTIFIER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_DATA_IDENTIFIER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_DATA_IDENTIFIER_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_DATA_IDENTIFIER_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WORD_COUNT_SELECT_SHIFT                   _MK_SHIFT_CONST(6)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WORD_COUNT_SELECT_FIELD                   _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WORD_COUNT_SELECT_SHIFT)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WORD_COUNT_SELECT_RANGE                   6:6
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WORD_COUNT_SELECT_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WORD_COUNT_SELECT_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WORD_COUNT_SELECT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WORD_COUNT_SELECT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WORD_COUNT_SELECT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WORD_COUNT_SELECT_REGISTER                        _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WORD_COUNT_SELECT_HEADER                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_CRC_CHECK_SHIFT                   _MK_SHIFT_CONST(7)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_CRC_CHECK_FIELD                   _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_CRC_CHECK_SHIFT)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_CRC_CHECK_RANGE                   7:7
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_CRC_CHECK_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_CRC_CHECK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_CRC_CHECK_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_CRC_CHECK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_CRC_CHECK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_CRC_CHECK_DISABLE                 _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_CRC_CHECK_ENABLE                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WC_CHECK_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WC_CHECK_FIELD                    _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WC_CHECK_SHIFT)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WC_CHECK_RANGE                    8:8
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WC_CHECK_WOFFSET                  0x0
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WC_CHECK_DEFAULT                  _MK_MASK_CONST(0x1)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WC_CHECK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WC_CHECK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WC_CHECK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WC_CHECK_DISABLE                  _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_WC_CHECK_ENABLE                   _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_OUTPUT_FORMAT_OPTIONS_SHIFT                       _MK_SHIFT_CONST(16)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_OUTPUT_FORMAT_OPTIONS_FIELD                       _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_OUTPUT_FORMAT_OPTIONS_SHIFT)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_OUTPUT_FORMAT_OPTIONS_RANGE                       19:16
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_OUTPUT_FORMAT_OPTIONS_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_OUTPUT_FORMAT_OPTIONS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_OUTPUT_FORMAT_OPTIONS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_OUTPUT_FORMAT_OPTIONS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_OUTPUT_FORMAT_OPTIONS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_OUTPUT_FORMAT_OPTIONS_ARBITRARY                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_OUTPUT_FORMAT_OPTIONS_PIXEL                       _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_OUTPUT_FORMAT_OPTIONS_PIXEL_REP                   _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_OUTPUT_FORMAT_OPTIONS_STORE                       _MK_ENUM_CONST(3)

#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_EMBEDDED_DATA_OPTIONS_SHIFT                       _MK_SHIFT_CONST(20)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_EMBEDDED_DATA_OPTIONS_FIELD                       _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_EMBEDDED_DATA_OPTIONS_SHIFT)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_EMBEDDED_DATA_OPTIONS_RANGE                       21:20
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_EMBEDDED_DATA_OPTIONS_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_EMBEDDED_DATA_OPTIONS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_EMBEDDED_DATA_OPTIONS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_EMBEDDED_DATA_OPTIONS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_EMBEDDED_DATA_OPTIONS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_EMBEDDED_DATA_OPTIONS_DISCARD                     _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_EMBEDDED_DATA_OPTIONS_EMBEDDED                    _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_SHORT_LINE_SHIFT                      _MK_SHIFT_CONST(24)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_SHORT_LINE_FIELD                      _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_SHORT_LINE_SHIFT)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_SHORT_LINE_RANGE                      25:24
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_SHORT_LINE_WOFFSET                    0x0
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_SHORT_LINE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_SHORT_LINE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_SHORT_LINE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_SHORT_LINE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_SHORT_LINE_PAD0S                      _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_SHORT_LINE_PAD1S                      _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_SHORT_LINE_NOPAD                      _MK_ENUM_CONST(2)

#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_HEADER_EC_ENABLE_SHIFT                    _MK_SHIFT_CONST(27)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_HEADER_EC_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_HEADER_EC_ENABLE_SHIFT)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_HEADER_EC_ENABLE_RANGE                    27:27
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_HEADER_EC_ENABLE_WOFFSET                  0x0
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_HEADER_EC_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_HEADER_EC_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_HEADER_EC_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_HEADER_EC_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_HEADER_EC_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_HEADER_EC_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_FRAME_SHIFT                   _MK_SHIFT_CONST(28)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_FRAME_FIELD                   _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_FRAME_SHIFT)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_FRAME_RANGE                   29:28
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_FRAME_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_FRAME_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_FRAME_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_FRAME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_FRAME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_FRAME_PAD0S                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_FRAME_PAD1S                   _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_C_CONTROL0_0_CSI_PPC_PAD_FRAME_NOPAD                   _MK_ENUM_CONST(2)


// Register CSI_PIXEL_STREAM_C_CONTROL1_0
#define CSI_PIXEL_STREAM_C_CONTROL1_0                   _MK_ADDR_CONST(0x21b)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_SELWRE                    0x0
#define CSI_PIXEL_STREAM_C_CONTROL1_0_WORD_COUNT                        0x1
#define CSI_PIXEL_STREAM_C_CONTROL1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_SHIFT)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_RANGE                     3:0
#define CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_MASK_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_MASK_FIELD                        _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_MASK_SHIFT)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_MASK_RANGE                        7:4
#define CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_MASK_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_CONTROL1_0_CSI_PPC_TOP_FIELD_FRAME_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_C_GAP_0
#define CSI_PIXEL_STREAM_C_GAP_0                        _MK_ADDR_CONST(0x21c)
#define CSI_PIXEL_STREAM_C_GAP_0_SELWRE                         0x0
#define CSI_PIXEL_STREAM_C_GAP_0_WORD_COUNT                     0x1
#define CSI_PIXEL_STREAM_C_GAP_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_GAP_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_C_GAP_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_GAP_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_GAP_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_C_GAP_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_C_GAP_0_PPC_LINE_MIN_GAP_SHIFT                 _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_C_GAP_0_PPC_LINE_MIN_GAP_FIELD                 _MK_FIELD_CONST(0xffff, CSI_PIXEL_STREAM_C_GAP_0_PPC_LINE_MIN_GAP_SHIFT)
#define CSI_PIXEL_STREAM_C_GAP_0_PPC_LINE_MIN_GAP_RANGE                 15:0
#define CSI_PIXEL_STREAM_C_GAP_0_PPC_LINE_MIN_GAP_WOFFSET                       0x0
#define CSI_PIXEL_STREAM_C_GAP_0_PPC_LINE_MIN_GAP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_GAP_0_PPC_LINE_MIN_GAP_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define CSI_PIXEL_STREAM_C_GAP_0_PPC_LINE_MIN_GAP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_GAP_0_PPC_LINE_MIN_GAP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_C_GAP_0_PPC_FRAME_MIN_GAP_SHIFT                        _MK_SHIFT_CONST(16)
#define CSI_PIXEL_STREAM_C_GAP_0_PPC_FRAME_MIN_GAP_FIELD                        _MK_FIELD_CONST(0xffff, CSI_PIXEL_STREAM_C_GAP_0_PPC_FRAME_MIN_GAP_SHIFT)
#define CSI_PIXEL_STREAM_C_GAP_0_PPC_FRAME_MIN_GAP_RANGE                        31:16
#define CSI_PIXEL_STREAM_C_GAP_0_PPC_FRAME_MIN_GAP_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_C_GAP_0_PPC_FRAME_MIN_GAP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_GAP_0_PPC_FRAME_MIN_GAP_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define CSI_PIXEL_STREAM_C_GAP_0_PPC_FRAME_MIN_GAP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_GAP_0_PPC_FRAME_MIN_GAP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_PPC_COMMAND_0
#define CSI_PIXEL_STREAM_PPC_COMMAND_0                  _MK_ADDR_CONST(0x21d)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_SELWRE                   0x0
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_WORD_COUNT                       0x1
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_READ_MASK                        _MK_MASK_CONST(0xff17)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_WRITE_MASK                       _MK_MASK_CONST(0xff17)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_ENABLE_FIELD                     _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_ENABLE_SHIFT)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_ENABLE_RANGE                     1:0
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_ENABLE_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_ENABLE_NOP                       _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_ENABLE_ENABLE                    _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_ENABLE_DISABLE                   _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_ENABLE_RST                       _MK_ENUM_CONST(3)

#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_SINGLE_SHOT_SHIFT                        _MK_SHIFT_CONST(2)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_SINGLE_SHOT_FIELD                        _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_SINGLE_SHOT_SHIFT)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_SINGLE_SHOT_RANGE                        2:2
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_SINGLE_SHOT_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_SINGLE_SHOT_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_SINGLE_SHOT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_SINGLE_SHOT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_SINGLE_SHOT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_SINGLE_SHOT_DISABLE                      _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_SINGLE_SHOT_ENABLE                       _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_VSYNC_START_MARKER_SHIFT                 _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_VSYNC_START_MARKER_FIELD                 _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_VSYNC_START_MARKER_SHIFT)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_VSYNC_START_MARKER_RANGE                 4:4
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_VSYNC_START_MARKER_WOFFSET                       0x0
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_VSYNC_START_MARKER_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_VSYNC_START_MARKER_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_VSYNC_START_MARKER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_VSYNC_START_MARKER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_VSYNC_START_MARKER_FSPKT                 _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_VSYNC_START_MARKER_VSYNC                 _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MIN_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MIN_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MIN_SHIFT)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MIN_RANGE                     11:8
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MIN_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MIN_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MIN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MIN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MIN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MAX_SHIFT                     _MK_SHIFT_CONST(12)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MAX_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MAX_SHIFT)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MAX_RANGE                     15:12
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MAX_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MAX_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MAX_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MAX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPC_COMMAND_0_CSI_PPC_START_MARKER_FRAME_MAX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 542 [0x21e]

// Reserved address 543 [0x21f]

// Reserved address 544 [0x220]

// Reserved address 545 [0x221]

// Register CSI_INPUT_STREAM_D_CONTROL_0
#define CSI_INPUT_STREAM_D_CONTROL_0                    _MK_ADDR_CONST(0x222)
#define CSI_INPUT_STREAM_D_CONTROL_0_SELWRE                     0x0
#define CSI_INPUT_STREAM_D_CONTROL_0_WORD_COUNT                         0x1
#define CSI_INPUT_STREAM_D_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x7f0000)
#define CSI_INPUT_STREAM_D_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0xff0013)
#define CSI_INPUT_STREAM_D_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_D_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_D_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0xff0013)
#define CSI_INPUT_STREAM_D_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0xff0013)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_DATA_LANE_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_DATA_LANE_FIELD                      _MK_FIELD_CONST(0x3, CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_DATA_LANE_SHIFT)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_DATA_LANE_RANGE                      1:0
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_DATA_LANE_WOFFSET                    0x0
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_DATA_LANE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_DATA_LANE_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_DATA_LANE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_DATA_LANE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_ENABLE_SHIFT                   _MK_SHIFT_CONST(4)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_ENABLE_SHIFT)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_ENABLE_RANGE                   4:4
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_ENABLE_WOFFSET                 0x0
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_FIELD                  _MK_FIELD_CONST(0xff, CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_SHIFT)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_RANGE                  23:16
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_WOFFSET                        0x0
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_DEFAULT                        _MK_MASK_CONST(0x7f)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_INPUT_STREAM_D_CONTROL_0_CSI_D_SKIP_PACKET_THRESHOLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 547 [0x223]

// Register CSI_PIXEL_STREAM_D_CONTROL0_0
#define CSI_PIXEL_STREAM_D_CONTROL0_0                   _MK_ADDR_CONST(0x224)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_SELWRE                    0x0
#define CSI_PIXEL_STREAM_D_CONTROL0_0_WORD_COUNT                        0x1
#define CSI_PIXEL_STREAM_D_CONTROL0_0_RESET_VAL                         _MK_MASK_CONST(0x100)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_RESET_MASK                        _MK_MASK_CONST(0x107)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_READ_MASK                         _MK_MASK_CONST(0x3b3f01f7)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_WRITE_MASK                        _MK_MASK_CONST(0x3b3f01f7)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_STREAM_SOURCE_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_STREAM_SOURCE_FIELD                       _MK_FIELD_CONST(0x7, CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_STREAM_SOURCE_SHIFT)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_STREAM_SOURCE_RANGE                       2:0
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_STREAM_SOURCE_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_STREAM_SOURCE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_STREAM_SOURCE_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_STREAM_SOURCE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_STREAM_SOURCE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_STREAM_SOURCE_CSI_A                       _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_STREAM_SOURCE_CSI_B                       _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_STREAM_SOURCE_CSI_C                       _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_STREAM_SOURCE_CSI_D                       _MK_ENUM_CONST(3)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_STREAM_SOURCE_VI_PORT                     _MK_ENUM_CONST(6)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_STREAM_SOURCE_HOST                        _MK_ENUM_CONST(7)

#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PACKET_HEADER_SHIFT                       _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PACKET_HEADER_FIELD                       _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PACKET_HEADER_SHIFT)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PACKET_HEADER_RANGE                       4:4
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PACKET_HEADER_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PACKET_HEADER_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PACKET_HEADER_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PACKET_HEADER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PACKET_HEADER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PACKET_HEADER_NOT_SENT                    _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PACKET_HEADER_SENT                        _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_DATA_IDENTIFIER_SHIFT                     _MK_SHIFT_CONST(5)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_DATA_IDENTIFIER_FIELD                     _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_DATA_IDENTIFIER_SHIFT)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_DATA_IDENTIFIER_RANGE                     5:5
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_DATA_IDENTIFIER_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_DATA_IDENTIFIER_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_DATA_IDENTIFIER_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_DATA_IDENTIFIER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_DATA_IDENTIFIER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_DATA_IDENTIFIER_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_DATA_IDENTIFIER_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WORD_COUNT_SELECT_SHIFT                   _MK_SHIFT_CONST(6)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WORD_COUNT_SELECT_FIELD                   _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WORD_COUNT_SELECT_SHIFT)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WORD_COUNT_SELECT_RANGE                   6:6
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WORD_COUNT_SELECT_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WORD_COUNT_SELECT_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WORD_COUNT_SELECT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WORD_COUNT_SELECT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WORD_COUNT_SELECT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WORD_COUNT_SELECT_REGISTER                        _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WORD_COUNT_SELECT_HEADER                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_CRC_CHECK_SHIFT                   _MK_SHIFT_CONST(7)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_CRC_CHECK_FIELD                   _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_CRC_CHECK_SHIFT)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_CRC_CHECK_RANGE                   7:7
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_CRC_CHECK_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_CRC_CHECK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_CRC_CHECK_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_CRC_CHECK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_CRC_CHECK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_CRC_CHECK_DISABLE                 _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_CRC_CHECK_ENABLE                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WC_CHECK_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WC_CHECK_FIELD                    _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WC_CHECK_SHIFT)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WC_CHECK_RANGE                    8:8
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WC_CHECK_WOFFSET                  0x0
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WC_CHECK_DEFAULT                  _MK_MASK_CONST(0x1)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WC_CHECK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WC_CHECK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WC_CHECK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WC_CHECK_DISABLE                  _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_WC_CHECK_ENABLE                   _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_OUTPUT_FORMAT_OPTIONS_SHIFT                       _MK_SHIFT_CONST(16)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_OUTPUT_FORMAT_OPTIONS_FIELD                       _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_OUTPUT_FORMAT_OPTIONS_SHIFT)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_OUTPUT_FORMAT_OPTIONS_RANGE                       19:16
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_OUTPUT_FORMAT_OPTIONS_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_OUTPUT_FORMAT_OPTIONS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_OUTPUT_FORMAT_OPTIONS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_OUTPUT_FORMAT_OPTIONS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_OUTPUT_FORMAT_OPTIONS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_OUTPUT_FORMAT_OPTIONS_ARBITRARY                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_OUTPUT_FORMAT_OPTIONS_PIXEL                       _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_OUTPUT_FORMAT_OPTIONS_PIXEL_REP                   _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_OUTPUT_FORMAT_OPTIONS_STORE                       _MK_ENUM_CONST(3)

#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_EMBEDDED_DATA_OPTIONS_SHIFT                       _MK_SHIFT_CONST(20)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_EMBEDDED_DATA_OPTIONS_FIELD                       _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_EMBEDDED_DATA_OPTIONS_SHIFT)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_EMBEDDED_DATA_OPTIONS_RANGE                       21:20
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_EMBEDDED_DATA_OPTIONS_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_EMBEDDED_DATA_OPTIONS_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_EMBEDDED_DATA_OPTIONS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_EMBEDDED_DATA_OPTIONS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_EMBEDDED_DATA_OPTIONS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_EMBEDDED_DATA_OPTIONS_DISCARD                     _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_EMBEDDED_DATA_OPTIONS_EMBEDDED                    _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_SHORT_LINE_SHIFT                      _MK_SHIFT_CONST(24)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_SHORT_LINE_FIELD                      _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_SHORT_LINE_SHIFT)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_SHORT_LINE_RANGE                      25:24
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_SHORT_LINE_WOFFSET                    0x0
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_SHORT_LINE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_SHORT_LINE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_SHORT_LINE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_SHORT_LINE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_SHORT_LINE_PAD0S                      _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_SHORT_LINE_PAD1S                      _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_SHORT_LINE_NOPAD                      _MK_ENUM_CONST(2)

#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_HEADER_EC_ENABLE_SHIFT                    _MK_SHIFT_CONST(27)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_HEADER_EC_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_HEADER_EC_ENABLE_SHIFT)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_HEADER_EC_ENABLE_RANGE                    27:27
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_HEADER_EC_ENABLE_WOFFSET                  0x0
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_HEADER_EC_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_HEADER_EC_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_HEADER_EC_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_HEADER_EC_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_HEADER_EC_ENABLE_ENABLE                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_HEADER_EC_ENABLE_DISABLE                  _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_FRAME_SHIFT                   _MK_SHIFT_CONST(28)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_FRAME_FIELD                   _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_FRAME_SHIFT)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_FRAME_RANGE                   29:28
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_FRAME_WOFFSET                 0x0
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_FRAME_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_FRAME_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_FRAME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_FRAME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_FRAME_PAD0S                   _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_FRAME_PAD1S                   _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_D_CONTROL0_0_CSI_PPD_PAD_FRAME_NOPAD                   _MK_ENUM_CONST(2)


// Register CSI_PIXEL_STREAM_D_CONTROL1_0
#define CSI_PIXEL_STREAM_D_CONTROL1_0                   _MK_ADDR_CONST(0x225)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_SELWRE                    0x0
#define CSI_PIXEL_STREAM_D_CONTROL1_0_WORD_COUNT                        0x1
#define CSI_PIXEL_STREAM_D_CONTROL1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_SHIFT)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_RANGE                     3:0
#define CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_MASK_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_MASK_FIELD                        _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_MASK_SHIFT)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_MASK_RANGE                        7:4
#define CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_MASK_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0xf)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_CONTROL1_0_CSI_PPD_TOP_FIELD_FRAME_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_D_GAP_0
#define CSI_PIXEL_STREAM_D_GAP_0                        _MK_ADDR_CONST(0x226)
#define CSI_PIXEL_STREAM_D_GAP_0_SELWRE                         0x0
#define CSI_PIXEL_STREAM_D_GAP_0_WORD_COUNT                     0x1
#define CSI_PIXEL_STREAM_D_GAP_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_GAP_0_RESET_MASK                     _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_D_GAP_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_GAP_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_GAP_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_D_GAP_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define CSI_PIXEL_STREAM_D_GAP_0_PPD_LINE_MIN_GAP_SHIFT                 _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_D_GAP_0_PPD_LINE_MIN_GAP_FIELD                 _MK_FIELD_CONST(0xffff, CSI_PIXEL_STREAM_D_GAP_0_PPD_LINE_MIN_GAP_SHIFT)
#define CSI_PIXEL_STREAM_D_GAP_0_PPD_LINE_MIN_GAP_RANGE                 15:0
#define CSI_PIXEL_STREAM_D_GAP_0_PPD_LINE_MIN_GAP_WOFFSET                       0x0
#define CSI_PIXEL_STREAM_D_GAP_0_PPD_LINE_MIN_GAP_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_GAP_0_PPD_LINE_MIN_GAP_DEFAULT_MASK                  _MK_MASK_CONST(0xffff)
#define CSI_PIXEL_STREAM_D_GAP_0_PPD_LINE_MIN_GAP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_GAP_0_PPD_LINE_MIN_GAP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_D_GAP_0_PPD_FRAME_MIN_GAP_SHIFT                        _MK_SHIFT_CONST(16)
#define CSI_PIXEL_STREAM_D_GAP_0_PPD_FRAME_MIN_GAP_FIELD                        _MK_FIELD_CONST(0xffff, CSI_PIXEL_STREAM_D_GAP_0_PPD_FRAME_MIN_GAP_SHIFT)
#define CSI_PIXEL_STREAM_D_GAP_0_PPD_FRAME_MIN_GAP_RANGE                        31:16
#define CSI_PIXEL_STREAM_D_GAP_0_PPD_FRAME_MIN_GAP_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_D_GAP_0_PPD_FRAME_MIN_GAP_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_GAP_0_PPD_FRAME_MIN_GAP_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define CSI_PIXEL_STREAM_D_GAP_0_PPD_FRAME_MIN_GAP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_GAP_0_PPD_FRAME_MIN_GAP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_PPD_COMMAND_0
#define CSI_PIXEL_STREAM_PPD_COMMAND_0                  _MK_ADDR_CONST(0x227)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_SELWRE                   0x0
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_WORD_COUNT                       0x1
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_READ_MASK                        _MK_MASK_CONST(0xff17)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_WRITE_MASK                       _MK_MASK_CONST(0xff17)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_ENABLE_FIELD                     _MK_FIELD_CONST(0x3, CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_ENABLE_SHIFT)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_ENABLE_RANGE                     1:0
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_ENABLE_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_ENABLE_NOP                       _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_ENABLE_ENABLE                    _MK_ENUM_CONST(1)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_ENABLE_DISABLE                   _MK_ENUM_CONST(2)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_ENABLE_RST                       _MK_ENUM_CONST(3)

#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_SINGLE_SHOT_SHIFT                        _MK_SHIFT_CONST(2)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_SINGLE_SHOT_FIELD                        _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_SINGLE_SHOT_SHIFT)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_SINGLE_SHOT_RANGE                        2:2
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_SINGLE_SHOT_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_SINGLE_SHOT_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_SINGLE_SHOT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_SINGLE_SHOT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_SINGLE_SHOT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_SINGLE_SHOT_DISABLE                      _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_SINGLE_SHOT_ENABLE                       _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_VSYNC_START_MARKER_SHIFT                 _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_VSYNC_START_MARKER_FIELD                 _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_VSYNC_START_MARKER_SHIFT)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_VSYNC_START_MARKER_RANGE                 4:4
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_VSYNC_START_MARKER_WOFFSET                       0x0
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_VSYNC_START_MARKER_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_VSYNC_START_MARKER_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_VSYNC_START_MARKER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_VSYNC_START_MARKER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_VSYNC_START_MARKER_FSPKT                 _MK_ENUM_CONST(0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_VSYNC_START_MARKER_VSYNC                 _MK_ENUM_CONST(1)

#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MIN_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MIN_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MIN_SHIFT)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MIN_RANGE                     11:8
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MIN_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MIN_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MIN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MIN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MIN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MAX_SHIFT                     _MK_SHIFT_CONST(12)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MAX_FIELD                     _MK_FIELD_CONST(0xf, CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MAX_SHIFT)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MAX_RANGE                     15:12
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MAX_WOFFSET                   0x0
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MAX_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MAX_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MAX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_PPD_COMMAND_0_CSI_PPD_START_MARKER_FRAME_MAX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Reserved address 552 [0x228]

// Reserved address 553 [0x229]

// Reserved address 554 [0x22a]

// Reserved address 555 [0x22b]

// Register CSI_PHY_CIL_COMMAND_0
#define CSI_PHY_CIL_COMMAND_0                   _MK_ADDR_CONST(0x22c)
#define CSI_PHY_CIL_COMMAND_0_SELWRE                    0x0
#define CSI_PHY_CIL_COMMAND_0_WORD_COUNT                        0x1
#define CSI_PHY_CIL_COMMAND_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_RESET_MASK                        _MK_MASK_CONST(0x33030303)
#define CSI_PHY_CIL_COMMAND_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_READ_MASK                         _MK_MASK_CONST(0x33030303)
#define CSI_PHY_CIL_COMMAND_0_WRITE_MASK                        _MK_MASK_CONST(0x33030303)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_FIELD                        _MK_FIELD_CONST(0x3, CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_SHIFT)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_RANGE                        1:0
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_WOFFSET                      0x0
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_NOP                  _MK_ENUM_CONST(0)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define CSI_PHY_CIL_COMMAND_0_CSI_A_PHY_CIL_ENABLE_DISABLE                      _MK_ENUM_CONST(2)

#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_SHIFT                        _MK_SHIFT_CONST(8)
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_FIELD                        _MK_FIELD_CONST(0x3, CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_SHIFT)
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_RANGE                        9:8
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_WOFFSET                      0x0
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_NOP                  _MK_ENUM_CONST(0)
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define CSI_PHY_CIL_COMMAND_0_CSI_B_PHY_CIL_ENABLE_DISABLE                      _MK_ENUM_CONST(2)

#define CSI_PHY_CIL_COMMAND_0_CSI_C_PHY_CIL_ENABLE_SHIFT                        _MK_SHIFT_CONST(16)
#define CSI_PHY_CIL_COMMAND_0_CSI_C_PHY_CIL_ENABLE_FIELD                        _MK_FIELD_CONST(0x3, CSI_PHY_CIL_COMMAND_0_CSI_C_PHY_CIL_ENABLE_SHIFT)
#define CSI_PHY_CIL_COMMAND_0_CSI_C_PHY_CIL_ENABLE_RANGE                        17:16
#define CSI_PHY_CIL_COMMAND_0_CSI_C_PHY_CIL_ENABLE_WOFFSET                      0x0
#define CSI_PHY_CIL_COMMAND_0_CSI_C_PHY_CIL_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_C_PHY_CIL_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CSI_PHY_CIL_COMMAND_0_CSI_C_PHY_CIL_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_C_PHY_CIL_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_C_PHY_CIL_ENABLE_NOP                  _MK_ENUM_CONST(0)
#define CSI_PHY_CIL_COMMAND_0_CSI_C_PHY_CIL_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define CSI_PHY_CIL_COMMAND_0_CSI_C_PHY_CIL_ENABLE_DISABLE                      _MK_ENUM_CONST(2)

#define CSI_PHY_CIL_COMMAND_0_CSI_D_PHY_CIL_ENABLE_SHIFT                        _MK_SHIFT_CONST(24)
#define CSI_PHY_CIL_COMMAND_0_CSI_D_PHY_CIL_ENABLE_FIELD                        _MK_FIELD_CONST(0x3, CSI_PHY_CIL_COMMAND_0_CSI_D_PHY_CIL_ENABLE_SHIFT)
#define CSI_PHY_CIL_COMMAND_0_CSI_D_PHY_CIL_ENABLE_RANGE                        25:24
#define CSI_PHY_CIL_COMMAND_0_CSI_D_PHY_CIL_ENABLE_WOFFSET                      0x0
#define CSI_PHY_CIL_COMMAND_0_CSI_D_PHY_CIL_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_D_PHY_CIL_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CSI_PHY_CIL_COMMAND_0_CSI_D_PHY_CIL_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_D_PHY_CIL_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_D_PHY_CIL_ENABLE_NOP                  _MK_ENUM_CONST(0)
#define CSI_PHY_CIL_COMMAND_0_CSI_D_PHY_CIL_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define CSI_PHY_CIL_COMMAND_0_CSI_D_PHY_CIL_ENABLE_DISABLE                      _MK_ENUM_CONST(2)

#define CSI_PHY_CIL_COMMAND_0_CSI_E_PHY_CIL_ENABLE_SHIFT                        _MK_SHIFT_CONST(28)
#define CSI_PHY_CIL_COMMAND_0_CSI_E_PHY_CIL_ENABLE_FIELD                        _MK_FIELD_CONST(0x3, CSI_PHY_CIL_COMMAND_0_CSI_E_PHY_CIL_ENABLE_SHIFT)
#define CSI_PHY_CIL_COMMAND_0_CSI_E_PHY_CIL_ENABLE_RANGE                        29:28
#define CSI_PHY_CIL_COMMAND_0_CSI_E_PHY_CIL_ENABLE_WOFFSET                      0x0
#define CSI_PHY_CIL_COMMAND_0_CSI_E_PHY_CIL_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_E_PHY_CIL_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define CSI_PHY_CIL_COMMAND_0_CSI_E_PHY_CIL_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_E_PHY_CIL_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CIL_COMMAND_0_CSI_E_PHY_CIL_ENABLE_NOP                  _MK_ENUM_CONST(0)
#define CSI_PHY_CIL_COMMAND_0_CSI_E_PHY_CIL_ENABLE_ENABLE                       _MK_ENUM_CONST(1)
#define CSI_PHY_CIL_COMMAND_0_CSI_E_PHY_CIL_ENABLE_DISABLE                      _MK_ENUM_CONST(2)


// Register CSI_PHY_CILA_CONTROL0_0
#define CSI_PHY_CILA_CONTROL0_0                 _MK_ADDR_CONST(0x22d)
#define CSI_PHY_CILA_CONTROL0_0_SELWRE                  0x0
#define CSI_PHY_CILA_CONTROL0_0_WORD_COUNT                      0x1
#define CSI_PHY_CILA_CONTROL0_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define CSI_PHY_CILA_CONTROL0_0_RESET_MASK                      _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILA_CONTROL0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_PHY_CILA_CONTROL0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_PHY_CILA_CONTROL0_0_READ_MASK                       _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILA_CONTROL0_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_FIELD                   _MK_FIELD_CONST(0xf, CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_SHIFT)
#define CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_RANGE                   3:0
#define CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_WOFFSET                 0x0
#define CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_DEFAULT                 _MK_MASK_CONST(0x2)
#define CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILA_CONTROL0_0_CILA_THS_SETTLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_SHIFT                        _MK_SHIFT_CONST(5)
#define CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_FIELD                        _MK_FIELD_CONST(0x1, CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_SHIFT)
#define CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_RANGE                        5:5
#define CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_WOFFSET                      0x0
#define CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PHY_CILA_CONTROL0_0_CILA_BYPASS_LP_SEQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_SHIFT                   _MK_SHIFT_CONST(8)
#define CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_FIELD                   _MK_FIELD_CONST(0xf, CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_SHIFT)
#define CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_RANGE                   11:8
#define CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_WOFFSET                 0x0
#define CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILA_CONTROL0_0_CILA_CLK_SETTLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_PHY_CILB_CONTROL0_0
#define CSI_PHY_CILB_CONTROL0_0                 _MK_ADDR_CONST(0x22e)
#define CSI_PHY_CILB_CONTROL0_0_SELWRE                  0x0
#define CSI_PHY_CILB_CONTROL0_0_WORD_COUNT                      0x1
#define CSI_PHY_CILB_CONTROL0_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define CSI_PHY_CILB_CONTROL0_0_RESET_MASK                      _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILB_CONTROL0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_PHY_CILB_CONTROL0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_PHY_CILB_CONTROL0_0_READ_MASK                       _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILB_CONTROL0_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_FIELD                   _MK_FIELD_CONST(0xf, CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_SHIFT)
#define CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_RANGE                   3:0
#define CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_WOFFSET                 0x0
#define CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_DEFAULT                 _MK_MASK_CONST(0x2)
#define CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILB_CONTROL0_0_CILB_THS_SETTLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_SHIFT                        _MK_SHIFT_CONST(5)
#define CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_FIELD                        _MK_FIELD_CONST(0x1, CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_SHIFT)
#define CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_RANGE                        5:5
#define CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_WOFFSET                      0x0
#define CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PHY_CILB_CONTROL0_0_CILB_BYPASS_LP_SEQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_SHIFT                   _MK_SHIFT_CONST(8)
#define CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_FIELD                   _MK_FIELD_CONST(0xf, CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_SHIFT)
#define CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_RANGE                   11:8
#define CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_WOFFSET                 0x0
#define CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILB_CONTROL0_0_CILB_CLK_SETTLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_PHY_CILC_CONTROL0_0
#define CSI_PHY_CILC_CONTROL0_0                 _MK_ADDR_CONST(0x22f)
#define CSI_PHY_CILC_CONTROL0_0_SELWRE                  0x0
#define CSI_PHY_CILC_CONTROL0_0_WORD_COUNT                      0x1
#define CSI_PHY_CILC_CONTROL0_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define CSI_PHY_CILC_CONTROL0_0_RESET_MASK                      _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILC_CONTROL0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_PHY_CILC_CONTROL0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_PHY_CILC_CONTROL0_0_READ_MASK                       _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILC_CONTROL0_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILC_CONTROL0_0_CILC_THS_SETTLE_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_PHY_CILC_CONTROL0_0_CILC_THS_SETTLE_FIELD                   _MK_FIELD_CONST(0xf, CSI_PHY_CILC_CONTROL0_0_CILC_THS_SETTLE_SHIFT)
#define CSI_PHY_CILC_CONTROL0_0_CILC_THS_SETTLE_RANGE                   3:0
#define CSI_PHY_CILC_CONTROL0_0_CILC_THS_SETTLE_WOFFSET                 0x0
#define CSI_PHY_CILC_CONTROL0_0_CILC_THS_SETTLE_DEFAULT                 _MK_MASK_CONST(0x2)
#define CSI_PHY_CILC_CONTROL0_0_CILC_THS_SETTLE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CSI_PHY_CILC_CONTROL0_0_CILC_THS_SETTLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILC_CONTROL0_0_CILC_THS_SETTLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_PHY_CILC_CONTROL0_0_CILC_BYPASS_LP_SEQ_SHIFT                        _MK_SHIFT_CONST(5)
#define CSI_PHY_CILC_CONTROL0_0_CILC_BYPASS_LP_SEQ_FIELD                        _MK_FIELD_CONST(0x1, CSI_PHY_CILC_CONTROL0_0_CILC_BYPASS_LP_SEQ_SHIFT)
#define CSI_PHY_CILC_CONTROL0_0_CILC_BYPASS_LP_SEQ_RANGE                        5:5
#define CSI_PHY_CILC_CONTROL0_0_CILC_BYPASS_LP_SEQ_WOFFSET                      0x0
#define CSI_PHY_CILC_CONTROL0_0_CILC_BYPASS_LP_SEQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILC_CONTROL0_0_CILC_BYPASS_LP_SEQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_PHY_CILC_CONTROL0_0_CILC_BYPASS_LP_SEQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PHY_CILC_CONTROL0_0_CILC_BYPASS_LP_SEQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_PHY_CILC_CONTROL0_0_CILC_CLK_SETTLE_SHIFT                   _MK_SHIFT_CONST(8)
#define CSI_PHY_CILC_CONTROL0_0_CILC_CLK_SETTLE_FIELD                   _MK_FIELD_CONST(0xf, CSI_PHY_CILC_CONTROL0_0_CILC_CLK_SETTLE_SHIFT)
#define CSI_PHY_CILC_CONTROL0_0_CILC_CLK_SETTLE_RANGE                   11:8
#define CSI_PHY_CILC_CONTROL0_0_CILC_CLK_SETTLE_WOFFSET                 0x0
#define CSI_PHY_CILC_CONTROL0_0_CILC_CLK_SETTLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PHY_CILC_CONTROL0_0_CILC_CLK_SETTLE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CSI_PHY_CILC_CONTROL0_0_CILC_CLK_SETTLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILC_CONTROL0_0_CILC_CLK_SETTLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_PHY_CILD_CONTROL0_0
#define CSI_PHY_CILD_CONTROL0_0                 _MK_ADDR_CONST(0x230)
#define CSI_PHY_CILD_CONTROL0_0_SELWRE                  0x0
#define CSI_PHY_CILD_CONTROL0_0_WORD_COUNT                      0x1
#define CSI_PHY_CILD_CONTROL0_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define CSI_PHY_CILD_CONTROL0_0_RESET_MASK                      _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILD_CONTROL0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_PHY_CILD_CONTROL0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_PHY_CILD_CONTROL0_0_READ_MASK                       _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILD_CONTROL0_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILD_CONTROL0_0_CILD_THS_SETTLE_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_PHY_CILD_CONTROL0_0_CILD_THS_SETTLE_FIELD                   _MK_FIELD_CONST(0xf, CSI_PHY_CILD_CONTROL0_0_CILD_THS_SETTLE_SHIFT)
#define CSI_PHY_CILD_CONTROL0_0_CILD_THS_SETTLE_RANGE                   3:0
#define CSI_PHY_CILD_CONTROL0_0_CILD_THS_SETTLE_WOFFSET                 0x0
#define CSI_PHY_CILD_CONTROL0_0_CILD_THS_SETTLE_DEFAULT                 _MK_MASK_CONST(0x2)
#define CSI_PHY_CILD_CONTROL0_0_CILD_THS_SETTLE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CSI_PHY_CILD_CONTROL0_0_CILD_THS_SETTLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILD_CONTROL0_0_CILD_THS_SETTLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_PHY_CILD_CONTROL0_0_CILD_BYPASS_LP_SEQ_SHIFT                        _MK_SHIFT_CONST(5)
#define CSI_PHY_CILD_CONTROL0_0_CILD_BYPASS_LP_SEQ_FIELD                        _MK_FIELD_CONST(0x1, CSI_PHY_CILD_CONTROL0_0_CILD_BYPASS_LP_SEQ_SHIFT)
#define CSI_PHY_CILD_CONTROL0_0_CILD_BYPASS_LP_SEQ_RANGE                        5:5
#define CSI_PHY_CILD_CONTROL0_0_CILD_BYPASS_LP_SEQ_WOFFSET                      0x0
#define CSI_PHY_CILD_CONTROL0_0_CILD_BYPASS_LP_SEQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILD_CONTROL0_0_CILD_BYPASS_LP_SEQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_PHY_CILD_CONTROL0_0_CILD_BYPASS_LP_SEQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PHY_CILD_CONTROL0_0_CILD_BYPASS_LP_SEQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_PHY_CILD_CONTROL0_0_CILD_CLK_SETTLE_SHIFT                   _MK_SHIFT_CONST(8)
#define CSI_PHY_CILD_CONTROL0_0_CILD_CLK_SETTLE_FIELD                   _MK_FIELD_CONST(0xf, CSI_PHY_CILD_CONTROL0_0_CILD_CLK_SETTLE_SHIFT)
#define CSI_PHY_CILD_CONTROL0_0_CILD_CLK_SETTLE_RANGE                   11:8
#define CSI_PHY_CILD_CONTROL0_0_CILD_CLK_SETTLE_WOFFSET                 0x0
#define CSI_PHY_CILD_CONTROL0_0_CILD_CLK_SETTLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PHY_CILD_CONTROL0_0_CILD_CLK_SETTLE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CSI_PHY_CILD_CONTROL0_0_CILD_CLK_SETTLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILD_CONTROL0_0_CILD_CLK_SETTLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_PHY_CILE_CONTROL0_0
#define CSI_PHY_CILE_CONTROL0_0                 _MK_ADDR_CONST(0x231)
#define CSI_PHY_CILE_CONTROL0_0_SELWRE                  0x0
#define CSI_PHY_CILE_CONTROL0_0_WORD_COUNT                      0x1
#define CSI_PHY_CILE_CONTROL0_0_RESET_VAL                       _MK_MASK_CONST(0x2)
#define CSI_PHY_CILE_CONTROL0_0_RESET_MASK                      _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILE_CONTROL0_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_PHY_CILE_CONTROL0_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_PHY_CILE_CONTROL0_0_READ_MASK                       _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILE_CONTROL0_0_WRITE_MASK                      _MK_MASK_CONST(0xf2f)
#define CSI_PHY_CILE_CONTROL0_0_CILE_THS_SETTLE_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_PHY_CILE_CONTROL0_0_CILE_THS_SETTLE_FIELD                   _MK_FIELD_CONST(0xf, CSI_PHY_CILE_CONTROL0_0_CILE_THS_SETTLE_SHIFT)
#define CSI_PHY_CILE_CONTROL0_0_CILE_THS_SETTLE_RANGE                   3:0
#define CSI_PHY_CILE_CONTROL0_0_CILE_THS_SETTLE_WOFFSET                 0x0
#define CSI_PHY_CILE_CONTROL0_0_CILE_THS_SETTLE_DEFAULT                 _MK_MASK_CONST(0x2)
#define CSI_PHY_CILE_CONTROL0_0_CILE_THS_SETTLE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CSI_PHY_CILE_CONTROL0_0_CILE_THS_SETTLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILE_CONTROL0_0_CILE_THS_SETTLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_PHY_CILE_CONTROL0_0_CILE_BYPASS_LP_SEQ_SHIFT                        _MK_SHIFT_CONST(5)
#define CSI_PHY_CILE_CONTROL0_0_CILE_BYPASS_LP_SEQ_FIELD                        _MK_FIELD_CONST(0x1, CSI_PHY_CILE_CONTROL0_0_CILE_BYPASS_LP_SEQ_SHIFT)
#define CSI_PHY_CILE_CONTROL0_0_CILE_BYPASS_LP_SEQ_RANGE                        5:5
#define CSI_PHY_CILE_CONTROL0_0_CILE_BYPASS_LP_SEQ_WOFFSET                      0x0
#define CSI_PHY_CILE_CONTROL0_0_CILE_BYPASS_LP_SEQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILE_CONTROL0_0_CILE_BYPASS_LP_SEQ_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_PHY_CILE_CONTROL0_0_CILE_BYPASS_LP_SEQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PHY_CILE_CONTROL0_0_CILE_BYPASS_LP_SEQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_PHY_CILE_CONTROL0_0_CILE_CLK_SETTLE_SHIFT                   _MK_SHIFT_CONST(8)
#define CSI_PHY_CILE_CONTROL0_0_CILE_CLK_SETTLE_FIELD                   _MK_FIELD_CONST(0xf, CSI_PHY_CILE_CONTROL0_0_CILE_CLK_SETTLE_SHIFT)
#define CSI_PHY_CILE_CONTROL0_0_CILE_CLK_SETTLE_RANGE                   11:8
#define CSI_PHY_CILE_CONTROL0_0_CILE_CLK_SETTLE_WOFFSET                 0x0
#define CSI_PHY_CILE_CONTROL0_0_CILE_CLK_SETTLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PHY_CILE_CONTROL0_0_CILE_CLK_SETTLE_DEFAULT_MASK                    _MK_MASK_CONST(0xf)
#define CSI_PHY_CILE_CONTROL0_0_CILE_CLK_SETTLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PHY_CILE_CONTROL0_0_CILE_CLK_SETTLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 562 [0x232]

// Register CSI_CSI_PIXEL_PARSER_A_STATUS_0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0                 _MK_ADDR_CONST(0x233)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_SELWRE                  0x0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_WORD_COUNT                      0x1
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_READ_MASK                       _MK_MASK_CONST(0xc0004fff)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_HDR_ERR_COR_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_HDR_ERR_COR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_HDR_ERR_COR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_HDR_ERR_COR_RANGE                   0:0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_HDR_ERR_COR_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_HDR_ERR_COR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_HDR_ERR_COR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_HDR_ERR_COR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_HDR_ERR_COR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_ILL_WD_CNT_SHIFT                    _MK_SHIFT_CONST(1)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_ILL_WD_CNT_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_ILL_WD_CNT_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_ILL_WD_CNT_RANGE                    1:1
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_ILL_WD_CNT_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_ILL_WD_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_ILL_WD_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_ILL_WD_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_ILL_WD_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PROCESSED_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PROCESSED_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PROCESSED_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PROCESSED_RANGE                  2:2
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PROCESSED_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PROCESSED_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PROCESSED_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PROCESSED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PROCESSED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PKT_DROPPED_SHIFT                        _MK_SHIFT_CONST(3)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PKT_DROPPED_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PKT_DROPPED_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PKT_DROPPED_RANGE                        3:3
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PKT_DROPPED_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PKT_DROPPED_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PKT_DROPPED_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PKT_DROPPED_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SL_PKT_DROPPED_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_PL_CRC_ERR_SHIFT                    _MK_SHIFT_CONST(4)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_PL_CRC_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_PL_CRC_ERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_PL_CRC_ERR_RANGE                    4:4
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_PL_CRC_ERR_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_PL_CRC_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_PL_CRC_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_PL_CRC_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_PL_CRC_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_FIFO_OVRF_SHIFT                     _MK_SHIFT_CONST(5)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_FIFO_OVRF_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_FIFO_OVRF_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_FIFO_OVRF_RANGE                     5:5
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_FIFO_OVRF_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_FIFO_OVRF_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_FIFO_OVRF_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_FIFO_OVRF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_FIFO_OVRF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_STMERR_SHIFT                        _MK_SHIFT_CONST(6)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_STMERR_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_STMERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_STMERR_RANGE                        6:6
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_STMERR_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_STMERR_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_STMERR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_STMERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_STMERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SHORT_FRAME_SHIFT                   _MK_SHIFT_CONST(7)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SHORT_FRAME_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SHORT_FRAME_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SHORT_FRAME_RANGE                   7:7
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SHORT_FRAME_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SHORT_FRAME_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SHORT_FRAME_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SHORT_FRAME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SHORT_FRAME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_EXTRA_SF_SHIFT                      _MK_SHIFT_CONST(8)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_EXTRA_SF_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_EXTRA_SF_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_EXTRA_SF_RANGE                      8:8
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_EXTRA_SF_WOFFSET                    0x0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_EXTRA_SF_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_EXTRA_SF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_EXTRA_SF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_EXTRA_SF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_INTERFRAME_LINE_SHIFT                       _MK_SHIFT_CONST(9)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_INTERFRAME_LINE_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_INTERFRAME_LINE_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_INTERFRAME_LINE_RANGE                       9:9
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_INTERFRAME_LINE_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_INTERFRAME_LINE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_INTERFRAME_LINE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_INTERFRAME_LINE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_INTERFRAME_LINE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_1_SHIFT                        _MK_SHIFT_CONST(10)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_1_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_1_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_1_RANGE                        10:10
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_1_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_2_SHIFT                        _MK_SHIFT_CONST(11)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_2_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_2_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_2_RANGE                        11:11
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_2_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_PPA_SPARE_STATUS_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPA_UNC_HDR_ERR_SHIFT                   _MK_SHIFT_CONST(14)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPA_UNC_HDR_ERR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPA_UNC_HDR_ERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPA_UNC_HDR_ERR_RANGE                   14:14
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPA_UNC_HDR_ERR_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPA_UNC_HDR_ERR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPA_UNC_HDR_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPA_UNC_HDR_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPA_UNC_HDR_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPV_UNC_HDR_ERR_SHIFT                   _MK_SHIFT_CONST(30)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPV_UNC_HDR_ERR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPV_UNC_HDR_ERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPV_UNC_HDR_ERR_RANGE                   30:30
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPV_UNC_HDR_ERR_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPV_UNC_HDR_ERR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPV_UNC_HDR_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPV_UNC_HDR_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPV_UNC_HDR_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPH_UNC_HDR_ERR_SHIFT                   _MK_SHIFT_CONST(31)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPH_UNC_HDR_ERR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPH_UNC_HDR_ERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPH_UNC_HDR_ERR_RANGE                   31:31
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPH_UNC_HDR_ERR_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPH_UNC_HDR_ERR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPH_UNC_HDR_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPH_UNC_HDR_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_STATUS_0_HPH_UNC_HDR_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Reserved address 564 [0x234]

// Register CSI_CSI_PIXEL_PARSER_B_STATUS_0
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0                 _MK_ADDR_CONST(0x235)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_SELWRE                  0x0
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_WORD_COUNT                      0x1
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x4fff)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_HPB_UNC_HDR_ERR_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_HPB_UNC_HDR_ERR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_STATUS_0_HPB_UNC_HDR_ERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_HPB_UNC_HDR_ERR_RANGE                   0:0
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_HPB_UNC_HDR_ERR_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_HPB_UNC_HDR_ERR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_HPB_UNC_HDR_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_HPB_UNC_HDR_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_HPB_UNC_HDR_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_HDR_ERR_COR_SHIFT                   _MK_SHIFT_CONST(1)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_HDR_ERR_COR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_HDR_ERR_COR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_HDR_ERR_COR_RANGE                   1:1
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_HDR_ERR_COR_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_HDR_ERR_COR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_HDR_ERR_COR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_HDR_ERR_COR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_HDR_ERR_COR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_ILL_WD_CNT_SHIFT                    _MK_SHIFT_CONST(2)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_ILL_WD_CNT_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_ILL_WD_CNT_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_ILL_WD_CNT_RANGE                    2:2
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_ILL_WD_CNT_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_ILL_WD_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_ILL_WD_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_ILL_WD_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_ILL_WD_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PROCESSED_SHIFT                  _MK_SHIFT_CONST(3)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PROCESSED_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PROCESSED_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PROCESSED_RANGE                  3:3
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PROCESSED_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PROCESSED_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PROCESSED_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PROCESSED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PROCESSED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PKT_DROPPED_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PKT_DROPPED_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PKT_DROPPED_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PKT_DROPPED_RANGE                        4:4
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PKT_DROPPED_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PKT_DROPPED_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PKT_DROPPED_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PKT_DROPPED_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SL_PKT_DROPPED_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_PL_CRC_ERR_SHIFT                    _MK_SHIFT_CONST(5)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_PL_CRC_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_PL_CRC_ERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_PL_CRC_ERR_RANGE                    5:5
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_PL_CRC_ERR_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_PL_CRC_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_PL_CRC_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_PL_CRC_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_PL_CRC_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_FIFO_OVRF_SHIFT                     _MK_SHIFT_CONST(6)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_FIFO_OVRF_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_FIFO_OVRF_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_FIFO_OVRF_RANGE                     6:6
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_FIFO_OVRF_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_FIFO_OVRF_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_FIFO_OVRF_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_FIFO_OVRF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_FIFO_OVRF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_STMERR_SHIFT                        _MK_SHIFT_CONST(7)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_STMERR_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_STMERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_STMERR_RANGE                        7:7
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_STMERR_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_STMERR_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_STMERR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_STMERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_STMERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SHORT_FRAME_SHIFT                   _MK_SHIFT_CONST(8)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SHORT_FRAME_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SHORT_FRAME_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SHORT_FRAME_RANGE                   8:8
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SHORT_FRAME_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SHORT_FRAME_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SHORT_FRAME_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SHORT_FRAME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SHORT_FRAME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_EXTRA_SF_SHIFT                      _MK_SHIFT_CONST(9)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_EXTRA_SF_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_EXTRA_SF_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_EXTRA_SF_RANGE                      9:9
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_EXTRA_SF_WOFFSET                    0x0
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_EXTRA_SF_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_EXTRA_SF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_EXTRA_SF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_EXTRA_SF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_INTERFRAME_LINE_SHIFT                       _MK_SHIFT_CONST(10)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_INTERFRAME_LINE_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_INTERFRAME_LINE_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_INTERFRAME_LINE_RANGE                       10:10
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_INTERFRAME_LINE_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_INTERFRAME_LINE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_INTERFRAME_LINE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_INTERFRAME_LINE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_INTERFRAME_LINE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_1_SHIFT                        _MK_SHIFT_CONST(11)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_1_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_1_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_1_RANGE                        11:11
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_1_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_2_SHIFT                        _MK_SHIFT_CONST(14)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_2_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_2_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_2_RANGE                        14:14
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_2_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_STATUS_0_PPB_SPARE_STATUS_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 566 [0x236]

// Register CSI_CSI_PIXEL_PARSER_C_STATUS_0
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0                 _MK_ADDR_CONST(0x237)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_SELWRE                  0x0
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_WORD_COUNT                      0x1
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x4fff)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_HPC_UNC_HDR_ERR_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_HPC_UNC_HDR_ERR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_STATUS_0_HPC_UNC_HDR_ERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_HPC_UNC_HDR_ERR_RANGE                   0:0
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_HPC_UNC_HDR_ERR_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_HPC_UNC_HDR_ERR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_HPC_UNC_HDR_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_HPC_UNC_HDR_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_HPC_UNC_HDR_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_HDR_ERR_COR_SHIFT                   _MK_SHIFT_CONST(1)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_HDR_ERR_COR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_HDR_ERR_COR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_HDR_ERR_COR_RANGE                   1:1
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_HDR_ERR_COR_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_HDR_ERR_COR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_HDR_ERR_COR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_HDR_ERR_COR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_HDR_ERR_COR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_ILL_WD_CNT_SHIFT                    _MK_SHIFT_CONST(2)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_ILL_WD_CNT_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_ILL_WD_CNT_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_ILL_WD_CNT_RANGE                    2:2
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_ILL_WD_CNT_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_ILL_WD_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_ILL_WD_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_ILL_WD_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_ILL_WD_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PROCESSED_SHIFT                  _MK_SHIFT_CONST(3)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PROCESSED_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PROCESSED_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PROCESSED_RANGE                  3:3
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PROCESSED_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PROCESSED_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PROCESSED_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PROCESSED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PROCESSED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PKT_DROPPED_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PKT_DROPPED_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PKT_DROPPED_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PKT_DROPPED_RANGE                        4:4
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PKT_DROPPED_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PKT_DROPPED_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PKT_DROPPED_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PKT_DROPPED_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SL_PKT_DROPPED_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_PL_CRC_ERR_SHIFT                    _MK_SHIFT_CONST(5)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_PL_CRC_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_PL_CRC_ERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_PL_CRC_ERR_RANGE                    5:5
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_PL_CRC_ERR_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_PL_CRC_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_PL_CRC_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_PL_CRC_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_PL_CRC_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_FIFO_OVRF_SHIFT                     _MK_SHIFT_CONST(6)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_FIFO_OVRF_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_FIFO_OVRF_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_FIFO_OVRF_RANGE                     6:6
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_FIFO_OVRF_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_FIFO_OVRF_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_FIFO_OVRF_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_FIFO_OVRF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_FIFO_OVRF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_STMERR_SHIFT                        _MK_SHIFT_CONST(7)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_STMERR_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_STMERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_STMERR_RANGE                        7:7
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_STMERR_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_STMERR_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_STMERR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_STMERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_STMERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SHORT_FRAME_SHIFT                   _MK_SHIFT_CONST(8)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SHORT_FRAME_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SHORT_FRAME_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SHORT_FRAME_RANGE                   8:8
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SHORT_FRAME_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SHORT_FRAME_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SHORT_FRAME_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SHORT_FRAME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SHORT_FRAME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_EXTRA_SF_SHIFT                      _MK_SHIFT_CONST(9)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_EXTRA_SF_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_EXTRA_SF_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_EXTRA_SF_RANGE                      9:9
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_EXTRA_SF_WOFFSET                    0x0
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_EXTRA_SF_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_EXTRA_SF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_EXTRA_SF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_EXTRA_SF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_INTERFRAME_LINE_SHIFT                       _MK_SHIFT_CONST(10)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_INTERFRAME_LINE_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_INTERFRAME_LINE_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_INTERFRAME_LINE_RANGE                       10:10
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_INTERFRAME_LINE_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_INTERFRAME_LINE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_INTERFRAME_LINE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_INTERFRAME_LINE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_INTERFRAME_LINE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_1_SHIFT                        _MK_SHIFT_CONST(11)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_1_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_1_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_1_RANGE                        11:11
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_1_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_2_SHIFT                        _MK_SHIFT_CONST(14)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_2_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_2_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_2_RANGE                        14:14
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_2_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_STATUS_0_PPC_SPARE_STATUS_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Reserved address 568 [0x238]

// Register CSI_CSI_PIXEL_PARSER_D_STATUS_0
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0                 _MK_ADDR_CONST(0x239)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_SELWRE                  0x0
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_WORD_COUNT                      0x1
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_READ_MASK                       _MK_MASK_CONST(0x4fff)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_HPD_UNC_HDR_ERR_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_HPD_UNC_HDR_ERR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_STATUS_0_HPD_UNC_HDR_ERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_HPD_UNC_HDR_ERR_RANGE                   0:0
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_HPD_UNC_HDR_ERR_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_HPD_UNC_HDR_ERR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_HPD_UNC_HDR_ERR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_HPD_UNC_HDR_ERR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_HPD_UNC_HDR_ERR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_HDR_ERR_COR_SHIFT                   _MK_SHIFT_CONST(1)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_HDR_ERR_COR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_HDR_ERR_COR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_HDR_ERR_COR_RANGE                   1:1
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_HDR_ERR_COR_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_HDR_ERR_COR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_HDR_ERR_COR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_HDR_ERR_COR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_HDR_ERR_COR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_ILL_WD_CNT_SHIFT                    _MK_SHIFT_CONST(2)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_ILL_WD_CNT_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_ILL_WD_CNT_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_ILL_WD_CNT_RANGE                    2:2
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_ILL_WD_CNT_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_ILL_WD_CNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_ILL_WD_CNT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_ILL_WD_CNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_ILL_WD_CNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PROCESSED_SHIFT                  _MK_SHIFT_CONST(3)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PROCESSED_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PROCESSED_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PROCESSED_RANGE                  3:3
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PROCESSED_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PROCESSED_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PROCESSED_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PROCESSED_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PROCESSED_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PKT_DROPPED_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PKT_DROPPED_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PKT_DROPPED_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PKT_DROPPED_RANGE                        4:4
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PKT_DROPPED_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PKT_DROPPED_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PKT_DROPPED_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PKT_DROPPED_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SL_PKT_DROPPED_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_PL_CRC_ERR_SHIFT                    _MK_SHIFT_CONST(5)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_PL_CRC_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_PL_CRC_ERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_PL_CRC_ERR_RANGE                    5:5
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_PL_CRC_ERR_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_PL_CRC_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_PL_CRC_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_PL_CRC_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_PL_CRC_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_FIFO_OVRF_SHIFT                     _MK_SHIFT_CONST(6)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_FIFO_OVRF_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_FIFO_OVRF_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_FIFO_OVRF_RANGE                     6:6
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_FIFO_OVRF_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_FIFO_OVRF_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_FIFO_OVRF_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_FIFO_OVRF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_FIFO_OVRF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_STMERR_SHIFT                        _MK_SHIFT_CONST(7)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_STMERR_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_STMERR_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_STMERR_RANGE                        7:7
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_STMERR_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_STMERR_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_STMERR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_STMERR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_STMERR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SHORT_FRAME_SHIFT                   _MK_SHIFT_CONST(8)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SHORT_FRAME_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SHORT_FRAME_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SHORT_FRAME_RANGE                   8:8
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SHORT_FRAME_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SHORT_FRAME_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SHORT_FRAME_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SHORT_FRAME_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SHORT_FRAME_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_EXTRA_SF_SHIFT                      _MK_SHIFT_CONST(9)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_EXTRA_SF_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_EXTRA_SF_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_EXTRA_SF_RANGE                      9:9
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_EXTRA_SF_WOFFSET                    0x0
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_EXTRA_SF_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_EXTRA_SF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_EXTRA_SF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_EXTRA_SF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_INTERFRAME_LINE_SHIFT                       _MK_SHIFT_CONST(10)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_INTERFRAME_LINE_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_INTERFRAME_LINE_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_INTERFRAME_LINE_RANGE                       10:10
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_INTERFRAME_LINE_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_INTERFRAME_LINE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_INTERFRAME_LINE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_INTERFRAME_LINE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_INTERFRAME_LINE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_1_SHIFT                        _MK_SHIFT_CONST(11)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_1_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_1_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_1_RANGE                        11:11
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_1_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_2_SHIFT                        _MK_SHIFT_CONST(14)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_2_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_2_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_2_RANGE                        14:14
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_2_WOFFSET                      0x0
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_STATUS_0_PPD_SPARE_STATUS_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_CSI_CIL_A_STATUS_0
#define CSI_CSI_CIL_A_STATUS_0                  _MK_ADDR_CONST(0x23a)
#define CSI_CSI_CIL_A_STATUS_0_SELWRE                   0x0
#define CSI_CSI_CIL_A_STATUS_0_WORD_COUNT                       0x1
#define CSI_CSI_CIL_A_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define CSI_CSI_CIL_A_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SOT_SB_ERR_SHIFT                    _MK_SHIFT_CONST(0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SOT_SB_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CIL_A_STATUS_0_CILA_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SOT_SB_ERR_RANGE                    0:0
#define CSI_CSI_CIL_A_STATUS_0_CILA_SOT_SB_ERR_WOFFSET                  0x0
#define CSI_CSI_CIL_A_STATUS_0_CILA_SOT_SB_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SOT_SB_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SOT_SB_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SOT_SB_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_A_STATUS_0_CILA_SOT_MB_ERR_SHIFT                    _MK_SHIFT_CONST(1)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SOT_MB_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CIL_A_STATUS_0_CILA_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SOT_MB_ERR_RANGE                    1:1
#define CSI_CSI_CIL_A_STATUS_0_CILA_SOT_MB_ERR_WOFFSET                  0x0
#define CSI_CSI_CIL_A_STATUS_0_CILA_SOT_MB_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SOT_MB_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SOT_MB_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SOT_MB_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_A_STATUS_0_CILA_SYNC_ESC_ERR_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SYNC_ESC_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CIL_A_STATUS_0_CILA_SYNC_ESC_ERR_SHIFT)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SYNC_ESC_ERR_RANGE                  2:2
#define CSI_CSI_CIL_A_STATUS_0_CILA_SYNC_ESC_ERR_WOFFSET                        0x0
#define CSI_CSI_CIL_A_STATUS_0_CILA_SYNC_ESC_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SYNC_ESC_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SYNC_ESC_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SYNC_ESC_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_ENTRY_ERR_SHIFT                 _MK_SHIFT_CONST(3)
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_ENTRY_ERR_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_CIL_A_STATUS_0_CILA_ESC_ENTRY_ERR_SHIFT)
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_ENTRY_ERR_RANGE                 3:3
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_ENTRY_ERR_WOFFSET                       0x0
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_ENTRY_ERR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_ENTRY_ERR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_ENTRY_ERR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_ENTRY_ERR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_A_STATUS_0_CILA_CTRL_ERR_SHIFT                      _MK_SHIFT_CONST(4)
#define CSI_CSI_CIL_A_STATUS_0_CILA_CTRL_ERR_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CIL_A_STATUS_0_CILA_CTRL_ERR_SHIFT)
#define CSI_CSI_CIL_A_STATUS_0_CILA_CTRL_ERR_RANGE                      4:4
#define CSI_CSI_CIL_A_STATUS_0_CILA_CTRL_ERR_WOFFSET                    0x0
#define CSI_CSI_CIL_A_STATUS_0_CILA_CTRL_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_CTRL_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_CTRL_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_CTRL_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_CMD_REC_SHIFT                   _MK_SHIFT_CONST(5)
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_CMD_REC_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_CIL_A_STATUS_0_CILA_ESC_CMD_REC_SHIFT)
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_CMD_REC_RANGE                   5:5
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_CMD_REC_WOFFSET                 0x0
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_CMD_REC_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_CMD_REC_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_CMD_REC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_CMD_REC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_DATA_REC_SHIFT                  _MK_SHIFT_CONST(6)
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_DATA_REC_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CIL_A_STATUS_0_CILA_ESC_DATA_REC_SHIFT)
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_DATA_REC_RANGE                  6:6
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_DATA_REC_WOFFSET                        0x0
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_DATA_REC_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_DATA_REC_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_DATA_REC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_ESC_DATA_REC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_1_SHIFT                        _MK_SHIFT_CONST(7)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_1_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_1_SHIFT)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_1_RANGE                        7:7
#define CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_1_WOFFSET                      0x0
#define CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_2_SHIFT                        _MK_SHIFT_CONST(8)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_2_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_2_SHIFT)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_2_RANGE                        8:8
#define CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_2_WOFFSET                      0x0
#define CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_A_STATUS_0_CILA_SPARE_STATUS_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_CSI_CIL_B_STATUS_0
#define CSI_CSI_CIL_B_STATUS_0                  _MK_ADDR_CONST(0x23b)
#define CSI_CSI_CIL_B_STATUS_0_SELWRE                   0x0
#define CSI_CSI_CIL_B_STATUS_0_WORD_COUNT                       0x1
#define CSI_CSI_CIL_B_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define CSI_CSI_CIL_B_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SOT_SB_ERR_SHIFT                    _MK_SHIFT_CONST(0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SOT_SB_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CIL_B_STATUS_0_CILB_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SOT_SB_ERR_RANGE                    0:0
#define CSI_CSI_CIL_B_STATUS_0_CILB_SOT_SB_ERR_WOFFSET                  0x0
#define CSI_CSI_CIL_B_STATUS_0_CILB_SOT_SB_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SOT_SB_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SOT_SB_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SOT_SB_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_B_STATUS_0_CILB_SOT_MB_ERR_SHIFT                    _MK_SHIFT_CONST(1)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SOT_MB_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CIL_B_STATUS_0_CILB_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SOT_MB_ERR_RANGE                    1:1
#define CSI_CSI_CIL_B_STATUS_0_CILB_SOT_MB_ERR_WOFFSET                  0x0
#define CSI_CSI_CIL_B_STATUS_0_CILB_SOT_MB_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SOT_MB_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SOT_MB_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SOT_MB_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_B_STATUS_0_CILB_SYNC_ESC_ERR_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SYNC_ESC_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CIL_B_STATUS_0_CILB_SYNC_ESC_ERR_SHIFT)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SYNC_ESC_ERR_RANGE                  2:2
#define CSI_CSI_CIL_B_STATUS_0_CILB_SYNC_ESC_ERR_WOFFSET                        0x0
#define CSI_CSI_CIL_B_STATUS_0_CILB_SYNC_ESC_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SYNC_ESC_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SYNC_ESC_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SYNC_ESC_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_ENTRY_ERR_SHIFT                 _MK_SHIFT_CONST(3)
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_ENTRY_ERR_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_CIL_B_STATUS_0_CILB_ESC_ENTRY_ERR_SHIFT)
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_ENTRY_ERR_RANGE                 3:3
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_ENTRY_ERR_WOFFSET                       0x0
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_ENTRY_ERR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_ENTRY_ERR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_ENTRY_ERR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_ENTRY_ERR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_B_STATUS_0_CILB_CTRL_ERR_SHIFT                      _MK_SHIFT_CONST(4)
#define CSI_CSI_CIL_B_STATUS_0_CILB_CTRL_ERR_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CIL_B_STATUS_0_CILB_CTRL_ERR_SHIFT)
#define CSI_CSI_CIL_B_STATUS_0_CILB_CTRL_ERR_RANGE                      4:4
#define CSI_CSI_CIL_B_STATUS_0_CILB_CTRL_ERR_WOFFSET                    0x0
#define CSI_CSI_CIL_B_STATUS_0_CILB_CTRL_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_CTRL_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_CTRL_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_CTRL_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_CMD_REC_SHIFT                   _MK_SHIFT_CONST(5)
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_CMD_REC_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_CIL_B_STATUS_0_CILB_ESC_CMD_REC_SHIFT)
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_CMD_REC_RANGE                   5:5
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_CMD_REC_WOFFSET                 0x0
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_CMD_REC_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_CMD_REC_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_CMD_REC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_CMD_REC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_DATA_REC_SHIFT                  _MK_SHIFT_CONST(6)
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_DATA_REC_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CIL_B_STATUS_0_CILB_ESC_DATA_REC_SHIFT)
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_DATA_REC_RANGE                  6:6
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_DATA_REC_WOFFSET                        0x0
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_DATA_REC_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_DATA_REC_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_DATA_REC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_ESC_DATA_REC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_1_SHIFT                        _MK_SHIFT_CONST(7)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_1_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_1_SHIFT)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_1_RANGE                        7:7
#define CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_1_WOFFSET                      0x0
#define CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_2_SHIFT                        _MK_SHIFT_CONST(8)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_2_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_2_SHIFT)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_2_RANGE                        8:8
#define CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_2_WOFFSET                      0x0
#define CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_B_STATUS_0_CILB_SPARE_STATUS_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_CSI_CIL_C_STATUS_0
#define CSI_CSI_CIL_C_STATUS_0                  _MK_ADDR_CONST(0x23c)
#define CSI_CSI_CIL_C_STATUS_0_SELWRE                   0x0
#define CSI_CSI_CIL_C_STATUS_0_WORD_COUNT                       0x1
#define CSI_CSI_CIL_C_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define CSI_CSI_CIL_C_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SOT_SB_ERR_SHIFT                    _MK_SHIFT_CONST(0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SOT_SB_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CIL_C_STATUS_0_CILC_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SOT_SB_ERR_RANGE                    0:0
#define CSI_CSI_CIL_C_STATUS_0_CILC_SOT_SB_ERR_WOFFSET                  0x0
#define CSI_CSI_CIL_C_STATUS_0_CILC_SOT_SB_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SOT_SB_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SOT_SB_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SOT_SB_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_C_STATUS_0_CILC_SOT_MB_ERR_SHIFT                    _MK_SHIFT_CONST(1)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SOT_MB_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CIL_C_STATUS_0_CILC_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SOT_MB_ERR_RANGE                    1:1
#define CSI_CSI_CIL_C_STATUS_0_CILC_SOT_MB_ERR_WOFFSET                  0x0
#define CSI_CSI_CIL_C_STATUS_0_CILC_SOT_MB_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SOT_MB_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SOT_MB_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SOT_MB_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_C_STATUS_0_CILC_SYNC_ESC_ERR_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SYNC_ESC_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CIL_C_STATUS_0_CILC_SYNC_ESC_ERR_SHIFT)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SYNC_ESC_ERR_RANGE                  2:2
#define CSI_CSI_CIL_C_STATUS_0_CILC_SYNC_ESC_ERR_WOFFSET                        0x0
#define CSI_CSI_CIL_C_STATUS_0_CILC_SYNC_ESC_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SYNC_ESC_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SYNC_ESC_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SYNC_ESC_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_ENTRY_ERR_SHIFT                 _MK_SHIFT_CONST(3)
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_ENTRY_ERR_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_CIL_C_STATUS_0_CILC_ESC_ENTRY_ERR_SHIFT)
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_ENTRY_ERR_RANGE                 3:3
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_ENTRY_ERR_WOFFSET                       0x0
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_ENTRY_ERR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_ENTRY_ERR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_ENTRY_ERR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_ENTRY_ERR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_C_STATUS_0_CILC_CTRL_ERR_SHIFT                      _MK_SHIFT_CONST(4)
#define CSI_CSI_CIL_C_STATUS_0_CILC_CTRL_ERR_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CIL_C_STATUS_0_CILC_CTRL_ERR_SHIFT)
#define CSI_CSI_CIL_C_STATUS_0_CILC_CTRL_ERR_RANGE                      4:4
#define CSI_CSI_CIL_C_STATUS_0_CILC_CTRL_ERR_WOFFSET                    0x0
#define CSI_CSI_CIL_C_STATUS_0_CILC_CTRL_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_CTRL_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_CTRL_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_CTRL_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_CMD_REC_SHIFT                   _MK_SHIFT_CONST(5)
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_CMD_REC_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_CIL_C_STATUS_0_CILC_ESC_CMD_REC_SHIFT)
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_CMD_REC_RANGE                   5:5
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_CMD_REC_WOFFSET                 0x0
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_CMD_REC_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_CMD_REC_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_CMD_REC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_CMD_REC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_DATA_REC_SHIFT                  _MK_SHIFT_CONST(6)
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_DATA_REC_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CIL_C_STATUS_0_CILC_ESC_DATA_REC_SHIFT)
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_DATA_REC_RANGE                  6:6
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_DATA_REC_WOFFSET                        0x0
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_DATA_REC_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_DATA_REC_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_DATA_REC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_ESC_DATA_REC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_1_SHIFT                        _MK_SHIFT_CONST(7)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_1_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_1_SHIFT)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_1_RANGE                        7:7
#define CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_1_WOFFSET                      0x0
#define CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_2_SHIFT                        _MK_SHIFT_CONST(8)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_2_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_2_SHIFT)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_2_RANGE                        8:8
#define CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_2_WOFFSET                      0x0
#define CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_C_STATUS_0_CILC_SPARE_STATUS_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_CSI_CIL_D_STATUS_0
#define CSI_CSI_CIL_D_STATUS_0                  _MK_ADDR_CONST(0x23d)
#define CSI_CSI_CIL_D_STATUS_0_SELWRE                   0x0
#define CSI_CSI_CIL_D_STATUS_0_WORD_COUNT                       0x1
#define CSI_CSI_CIL_D_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define CSI_CSI_CIL_D_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SOT_SB_ERR_SHIFT                    _MK_SHIFT_CONST(0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SOT_SB_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CIL_D_STATUS_0_CILD_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SOT_SB_ERR_RANGE                    0:0
#define CSI_CSI_CIL_D_STATUS_0_CILD_SOT_SB_ERR_WOFFSET                  0x0
#define CSI_CSI_CIL_D_STATUS_0_CILD_SOT_SB_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SOT_SB_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SOT_SB_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SOT_SB_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_D_STATUS_0_CILD_SOT_MB_ERR_SHIFT                    _MK_SHIFT_CONST(1)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SOT_MB_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CIL_D_STATUS_0_CILD_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SOT_MB_ERR_RANGE                    1:1
#define CSI_CSI_CIL_D_STATUS_0_CILD_SOT_MB_ERR_WOFFSET                  0x0
#define CSI_CSI_CIL_D_STATUS_0_CILD_SOT_MB_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SOT_MB_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SOT_MB_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SOT_MB_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_D_STATUS_0_CILD_SYNC_ESC_ERR_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SYNC_ESC_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CIL_D_STATUS_0_CILD_SYNC_ESC_ERR_SHIFT)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SYNC_ESC_ERR_RANGE                  2:2
#define CSI_CSI_CIL_D_STATUS_0_CILD_SYNC_ESC_ERR_WOFFSET                        0x0
#define CSI_CSI_CIL_D_STATUS_0_CILD_SYNC_ESC_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SYNC_ESC_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SYNC_ESC_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SYNC_ESC_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_ENTRY_ERR_SHIFT                 _MK_SHIFT_CONST(3)
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_ENTRY_ERR_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_CIL_D_STATUS_0_CILD_ESC_ENTRY_ERR_SHIFT)
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_ENTRY_ERR_RANGE                 3:3
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_ENTRY_ERR_WOFFSET                       0x0
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_ENTRY_ERR_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_ENTRY_ERR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_ENTRY_ERR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_ENTRY_ERR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_D_STATUS_0_CILD_CTRL_ERR_SHIFT                      _MK_SHIFT_CONST(4)
#define CSI_CSI_CIL_D_STATUS_0_CILD_CTRL_ERR_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CIL_D_STATUS_0_CILD_CTRL_ERR_SHIFT)
#define CSI_CSI_CIL_D_STATUS_0_CILD_CTRL_ERR_RANGE                      4:4
#define CSI_CSI_CIL_D_STATUS_0_CILD_CTRL_ERR_WOFFSET                    0x0
#define CSI_CSI_CIL_D_STATUS_0_CILD_CTRL_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_CTRL_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_CTRL_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_CTRL_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_CMD_REC_SHIFT                   _MK_SHIFT_CONST(5)
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_CMD_REC_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_CIL_D_STATUS_0_CILD_ESC_CMD_REC_SHIFT)
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_CMD_REC_RANGE                   5:5
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_CMD_REC_WOFFSET                 0x0
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_CMD_REC_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_CMD_REC_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_CMD_REC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_CMD_REC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_DATA_REC_SHIFT                  _MK_SHIFT_CONST(6)
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_DATA_REC_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CIL_D_STATUS_0_CILD_ESC_DATA_REC_SHIFT)
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_DATA_REC_RANGE                  6:6
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_DATA_REC_WOFFSET                        0x0
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_DATA_REC_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_DATA_REC_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_DATA_REC_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_ESC_DATA_REC_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_1_SHIFT                        _MK_SHIFT_CONST(7)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_1_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_1_SHIFT)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_1_RANGE                        7:7
#define CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_1_WOFFSET                      0x0
#define CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_1_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_2_SHIFT                        _MK_SHIFT_CONST(8)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_2_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_2_SHIFT)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_2_RANGE                        8:8
#define CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_2_WOFFSET                      0x0
#define CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_2_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CIL_D_STATUS_0_CILD_SPARE_STATUS_2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0                 _MK_ADDR_CONST(0x23e)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_SELWRE                  0x0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_WORD_COUNT                      0x1
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_RESET_MASK                      _MK_MASK_CONST(0xc0004fff)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_READ_MASK                       _MK_MASK_CONST(0xc0004fff)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_WRITE_MASK                      _MK_MASK_CONST(0xc0004fff)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_SHIFT                  _MK_SHIFT_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_RANGE                  0:0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_HDR_ERR_COR_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_SHIFT                   _MK_SHIFT_CONST(1)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_RANGE                   1:1
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_ILL_WD_CNT_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_SHIFT                 _MK_SHIFT_CONST(2)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_RANGE                 2:2
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PROCESSED_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_SHIFT                       _MK_SHIFT_CONST(3)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_RANGE                       3:3
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SL_PKT_DROPPED_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_SHIFT                   _MK_SHIFT_CONST(4)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_RANGE                   4:4
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_PL_CRC_ERR_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_SHIFT                    _MK_SHIFT_CONST(5)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_RANGE                    5:5
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_FIFO_OVRF_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_SHIFT                       _MK_SHIFT_CONST(6)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_RANGE                       6:6
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_STMERR_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_SHIFT                  _MK_SHIFT_CONST(7)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_RANGE                  7:7
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SHORT_FRAME_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_RANGE                     8:8
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_EXTRA_SF_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_SHIFT                      _MK_SHIFT_CONST(9)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_RANGE                      9:9
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_WOFFSET                    0x0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_DISABLED                   _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_INTERFRAME_LINE_INT_MASK_ENABLED                    _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_SHIFT                       _MK_SHIFT_CONST(10)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_RANGE                       10:10
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_1_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_SHIFT                       _MK_SHIFT_CONST(11)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_RANGE                       11:11
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_PPA_SPARE_STATUS_2_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_SHIFT                  _MK_SHIFT_CONST(14)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_RANGE                  14:14
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPA_UNC_HDR_ERR_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_SHIFT                  _MK_SHIFT_CONST(30)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_RANGE                  30:30
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPV_UNC_HDR_ERR_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_SHIFT                  _MK_SHIFT_CONST(31)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_RANGE                  31:31
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0_HPH_UNC_HDR_ERR_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)


// Register CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0                 _MK_ADDR_CONST(0x23f)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_SELWRE                  0x0
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_WORD_COUNT                      0x1
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_RESET_MASK                      _MK_MASK_CONST(0x4fff)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_READ_MASK                       _MK_MASK_CONST(0x4fff)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_WRITE_MASK                      _MK_MASK_CONST(0x4fff)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_SHIFT                  _MK_SHIFT_CONST(0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_RANGE                  0:0
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_HDR_ERR_COR_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_SHIFT                   _MK_SHIFT_CONST(1)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_RANGE                   1:1
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_ILL_WD_CNT_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_SHIFT                 _MK_SHIFT_CONST(2)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_RANGE                 2:2
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PROCESSED_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_SHIFT                       _MK_SHIFT_CONST(3)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_RANGE                       3:3
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SL_PKT_DROPPED_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_SHIFT                   _MK_SHIFT_CONST(4)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_RANGE                   4:4
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_PL_CRC_ERR_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_SHIFT                    _MK_SHIFT_CONST(5)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_RANGE                    5:5
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_FIFO_OVRF_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_SHIFT                       _MK_SHIFT_CONST(6)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_RANGE                       6:6
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_STMERR_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_SHIFT                  _MK_SHIFT_CONST(7)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_RANGE                  7:7
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SHORT_FRAME_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_RANGE                     8:8
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_EXTRA_SF_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_SHIFT                      _MK_SHIFT_CONST(9)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_RANGE                      9:9
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_WOFFSET                    0x0
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_DISABLED                   _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_INTERFRAME_LINE_INT_MASK_ENABLED                    _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_SHIFT                       _MK_SHIFT_CONST(10)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_RANGE                       10:10
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_1_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_SHIFT                       _MK_SHIFT_CONST(11)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_RANGE                       11:11
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_PPB_SPARE_STATUS_2_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_SHIFT                  _MK_SHIFT_CONST(14)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_RANGE                  14:14
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0_HPB_UNC_HDR_ERR_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)


// Register CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0                 _MK_ADDR_CONST(0x240)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_SELWRE                  0x0
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_WORD_COUNT                      0x1
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_RESET_MASK                      _MK_MASK_CONST(0x4fff)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_READ_MASK                       _MK_MASK_CONST(0x4fff)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_WRITE_MASK                      _MK_MASK_CONST(0x4fff)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_HDR_ERR_COR_INT_MASK_SHIFT                  _MK_SHIFT_CONST(0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_HDR_ERR_COR_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_HDR_ERR_COR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_HDR_ERR_COR_INT_MASK_RANGE                  0:0
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_HDR_ERR_COR_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_HDR_ERR_COR_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_HDR_ERR_COR_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_HDR_ERR_COR_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_HDR_ERR_COR_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_HDR_ERR_COR_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_HDR_ERR_COR_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_ILL_WD_CNT_INT_MASK_SHIFT                   _MK_SHIFT_CONST(1)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_ILL_WD_CNT_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_ILL_WD_CNT_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_ILL_WD_CNT_INT_MASK_RANGE                   1:1
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_ILL_WD_CNT_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_ILL_WD_CNT_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_ILL_WD_CNT_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_ILL_WD_CNT_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_ILL_WD_CNT_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_ILL_WD_CNT_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_ILL_WD_CNT_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PROCESSED_INT_MASK_SHIFT                 _MK_SHIFT_CONST(2)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PROCESSED_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PROCESSED_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PROCESSED_INT_MASK_RANGE                 2:2
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PROCESSED_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PROCESSED_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PROCESSED_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PROCESSED_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PROCESSED_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PROCESSED_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PROCESSED_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PKT_DROPPED_INT_MASK_SHIFT                       _MK_SHIFT_CONST(3)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PKT_DROPPED_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PKT_DROPPED_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PKT_DROPPED_INT_MASK_RANGE                       3:3
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PKT_DROPPED_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PKT_DROPPED_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PKT_DROPPED_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PKT_DROPPED_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PKT_DROPPED_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PKT_DROPPED_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SL_PKT_DROPPED_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_PL_CRC_ERR_INT_MASK_SHIFT                   _MK_SHIFT_CONST(4)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_PL_CRC_ERR_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_PL_CRC_ERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_PL_CRC_ERR_INT_MASK_RANGE                   4:4
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_PL_CRC_ERR_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_PL_CRC_ERR_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_PL_CRC_ERR_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_PL_CRC_ERR_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_PL_CRC_ERR_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_PL_CRC_ERR_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_PL_CRC_ERR_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_FIFO_OVRF_INT_MASK_SHIFT                    _MK_SHIFT_CONST(5)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_FIFO_OVRF_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_FIFO_OVRF_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_FIFO_OVRF_INT_MASK_RANGE                    5:5
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_FIFO_OVRF_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_FIFO_OVRF_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_FIFO_OVRF_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_FIFO_OVRF_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_FIFO_OVRF_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_FIFO_OVRF_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_FIFO_OVRF_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_STMERR_INT_MASK_SHIFT                       _MK_SHIFT_CONST(6)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_STMERR_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_STMERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_STMERR_INT_MASK_RANGE                       6:6
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_STMERR_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_STMERR_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_STMERR_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_STMERR_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_STMERR_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_STMERR_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_STMERR_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SHORT_FRAME_INT_MASK_SHIFT                  _MK_SHIFT_CONST(7)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SHORT_FRAME_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SHORT_FRAME_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SHORT_FRAME_INT_MASK_RANGE                  7:7
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SHORT_FRAME_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SHORT_FRAME_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SHORT_FRAME_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SHORT_FRAME_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SHORT_FRAME_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SHORT_FRAME_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SHORT_FRAME_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_EXTRA_SF_INT_MASK_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_EXTRA_SF_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_EXTRA_SF_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_EXTRA_SF_INT_MASK_RANGE                     8:8
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_EXTRA_SF_INT_MASK_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_EXTRA_SF_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_EXTRA_SF_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_EXTRA_SF_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_EXTRA_SF_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_EXTRA_SF_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_EXTRA_SF_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_INTERFRAME_LINE_INT_MASK_SHIFT                      _MK_SHIFT_CONST(9)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_INTERFRAME_LINE_INT_MASK_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_INTERFRAME_LINE_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_INTERFRAME_LINE_INT_MASK_RANGE                      9:9
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_INTERFRAME_LINE_INT_MASK_WOFFSET                    0x0
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_INTERFRAME_LINE_INT_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_INTERFRAME_LINE_INT_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_INTERFRAME_LINE_INT_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_INTERFRAME_LINE_INT_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_INTERFRAME_LINE_INT_MASK_DISABLED                   _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_INTERFRAME_LINE_INT_MASK_ENABLED                    _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_1_INT_MASK_SHIFT                       _MK_SHIFT_CONST(10)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_1_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_1_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_1_INT_MASK_RANGE                       10:10
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_1_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_1_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_1_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_1_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_1_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_1_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_1_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_2_INT_MASK_SHIFT                       _MK_SHIFT_CONST(11)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_2_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_2_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_2_INT_MASK_RANGE                       11:11
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_2_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_2_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_2_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_2_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_2_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_2_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_PPC_SPARE_STATUS_2_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_HPC_UNC_HDR_ERR_INT_MASK_SHIFT                  _MK_SHIFT_CONST(14)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_HPC_UNC_HDR_ERR_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_HPC_UNC_HDR_ERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_HPC_UNC_HDR_ERR_INT_MASK_RANGE                  14:14
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_HPC_UNC_HDR_ERR_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_HPC_UNC_HDR_ERR_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_HPC_UNC_HDR_ERR_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_HPC_UNC_HDR_ERR_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_HPC_UNC_HDR_ERR_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_HPC_UNC_HDR_ERR_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0_HPC_UNC_HDR_ERR_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)


// Register CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0                 _MK_ADDR_CONST(0x241)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_SELWRE                  0x0
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_WORD_COUNT                      0x1
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_RESET_MASK                      _MK_MASK_CONST(0x4fff)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_READ_MASK                       _MK_MASK_CONST(0x4fff)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_WRITE_MASK                      _MK_MASK_CONST(0x4fff)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_HDR_ERR_COR_INT_MASK_SHIFT                  _MK_SHIFT_CONST(0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_HDR_ERR_COR_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_HDR_ERR_COR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_HDR_ERR_COR_INT_MASK_RANGE                  0:0
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_HDR_ERR_COR_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_HDR_ERR_COR_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_HDR_ERR_COR_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_HDR_ERR_COR_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_HDR_ERR_COR_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_HDR_ERR_COR_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_HDR_ERR_COR_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_ILL_WD_CNT_INT_MASK_SHIFT                   _MK_SHIFT_CONST(1)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_ILL_WD_CNT_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_ILL_WD_CNT_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_ILL_WD_CNT_INT_MASK_RANGE                   1:1
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_ILL_WD_CNT_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_ILL_WD_CNT_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_ILL_WD_CNT_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_ILL_WD_CNT_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_ILL_WD_CNT_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_ILL_WD_CNT_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_ILL_WD_CNT_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PROCESSED_INT_MASK_SHIFT                 _MK_SHIFT_CONST(2)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PROCESSED_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PROCESSED_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PROCESSED_INT_MASK_RANGE                 2:2
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PROCESSED_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PROCESSED_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PROCESSED_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PROCESSED_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PROCESSED_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PROCESSED_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PROCESSED_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PKT_DROPPED_INT_MASK_SHIFT                       _MK_SHIFT_CONST(3)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PKT_DROPPED_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PKT_DROPPED_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PKT_DROPPED_INT_MASK_RANGE                       3:3
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PKT_DROPPED_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PKT_DROPPED_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PKT_DROPPED_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PKT_DROPPED_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PKT_DROPPED_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PKT_DROPPED_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SL_PKT_DROPPED_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_PL_CRC_ERR_INT_MASK_SHIFT                   _MK_SHIFT_CONST(4)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_PL_CRC_ERR_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_PL_CRC_ERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_PL_CRC_ERR_INT_MASK_RANGE                   4:4
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_PL_CRC_ERR_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_PL_CRC_ERR_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_PL_CRC_ERR_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_PL_CRC_ERR_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_PL_CRC_ERR_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_PL_CRC_ERR_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_PL_CRC_ERR_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_FIFO_OVRF_INT_MASK_SHIFT                    _MK_SHIFT_CONST(5)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_FIFO_OVRF_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_FIFO_OVRF_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_FIFO_OVRF_INT_MASK_RANGE                    5:5
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_FIFO_OVRF_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_FIFO_OVRF_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_FIFO_OVRF_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_FIFO_OVRF_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_FIFO_OVRF_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_FIFO_OVRF_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_FIFO_OVRF_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_STMERR_INT_MASK_SHIFT                       _MK_SHIFT_CONST(6)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_STMERR_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_STMERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_STMERR_INT_MASK_RANGE                       6:6
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_STMERR_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_STMERR_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_STMERR_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_STMERR_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_STMERR_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_STMERR_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_STMERR_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SHORT_FRAME_INT_MASK_SHIFT                  _MK_SHIFT_CONST(7)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SHORT_FRAME_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SHORT_FRAME_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SHORT_FRAME_INT_MASK_RANGE                  7:7
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SHORT_FRAME_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SHORT_FRAME_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SHORT_FRAME_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SHORT_FRAME_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SHORT_FRAME_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SHORT_FRAME_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SHORT_FRAME_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_EXTRA_SF_INT_MASK_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_EXTRA_SF_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_EXTRA_SF_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_EXTRA_SF_INT_MASK_RANGE                     8:8
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_EXTRA_SF_INT_MASK_WOFFSET                   0x0
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_EXTRA_SF_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_EXTRA_SF_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_EXTRA_SF_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_EXTRA_SF_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_EXTRA_SF_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_EXTRA_SF_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_INTERFRAME_LINE_INT_MASK_SHIFT                      _MK_SHIFT_CONST(9)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_INTERFRAME_LINE_INT_MASK_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_INTERFRAME_LINE_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_INTERFRAME_LINE_INT_MASK_RANGE                      9:9
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_INTERFRAME_LINE_INT_MASK_WOFFSET                    0x0
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_INTERFRAME_LINE_INT_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_INTERFRAME_LINE_INT_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_INTERFRAME_LINE_INT_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_INTERFRAME_LINE_INT_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_INTERFRAME_LINE_INT_MASK_DISABLED                   _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_INTERFRAME_LINE_INT_MASK_ENABLED                    _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_1_INT_MASK_SHIFT                       _MK_SHIFT_CONST(10)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_1_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_1_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_1_INT_MASK_RANGE                       10:10
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_1_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_1_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_1_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_1_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_1_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_1_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_1_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_2_INT_MASK_SHIFT                       _MK_SHIFT_CONST(11)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_2_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_2_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_2_INT_MASK_RANGE                       11:11
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_2_INT_MASK_WOFFSET                     0x0
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_2_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_2_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_2_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_2_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_2_INT_MASK_DISABLED                    _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_PPD_SPARE_STATUS_2_INT_MASK_ENABLED                     _MK_ENUM_CONST(1)

#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_HPD_UNC_HDR_ERR_INT_MASK_SHIFT                  _MK_SHIFT_CONST(14)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_HPD_UNC_HDR_ERR_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_HPD_UNC_HDR_ERR_INT_MASK_SHIFT)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_HPD_UNC_HDR_ERR_INT_MASK_RANGE                  14:14
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_HPD_UNC_HDR_ERR_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_HPD_UNC_HDR_ERR_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_HPD_UNC_HDR_ERR_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_HPD_UNC_HDR_ERR_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_HPD_UNC_HDR_ERR_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_HPD_UNC_HDR_ERR_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0_HPD_UNC_HDR_ERR_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)


// Register CSI_CSI_CILA_INTERRUPT_MASK_0
#define CSI_CSI_CILA_INTERRUPT_MASK_0                   _MK_ADDR_CONST(0x242)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_SELWRE                    0x0
#define CSI_CSI_CILA_INTERRUPT_MASK_0_WORD_COUNT                        0x1
#define CSI_CSI_CILA_INTERRUPT_MASK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_RESET_MASK                        _MK_MASK_CONST(0x3ff)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_READ_MASK                         _MK_MASK_CONST(0x3ff)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_RANGE                    0:0
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_SB_ERR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(1)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_RANGE                    1:1
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SOT_MB_ERR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_RANGE                  2:2
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SYNC_ESC_ERR_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_SHIFT                 _MK_SHIFT_CONST(3)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_RANGE                 3:3
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_ENTRY_ERR_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_SHIFT                      _MK_SHIFT_CONST(4)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_RANGE                      4:4
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_WOFFSET                    0x0
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_DISABLED                   _MK_ENUM_CONST(0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CTRL_ERR_INT_MASK_ENABLED                    _MK_ENUM_CONST(1)

#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_SHIFT                   _MK_SHIFT_CONST(5)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_SHIFT)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_RANGE                   5:5
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_CMD_REC_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_SHIFT                  _MK_SHIFT_CONST(6)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_SHIFT)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_RANGE                  6:6
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_ESC_DATA_REC_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_SHIFT                        _MK_SHIFT_CONST(7)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_SHIFT)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_RANGE                        7:7
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_WOFFSET                      0x0
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_DISABLED                     _MK_ENUM_CONST(0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_1_INT_MASK_ENABLED                      _MK_ENUM_CONST(1)

#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_SHIFT                        _MK_SHIFT_CONST(8)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_SHIFT)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_RANGE                        8:8
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_WOFFSET                      0x0
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_DISABLED                     _MK_ENUM_CONST(0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_SPARE_STATUS_2_INT_MASK_ENABLED                      _MK_ENUM_CONST(1)

#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_SHIFT                     _MK_SHIFT_CONST(9)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_RANGE                     9:9
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_WOFFSET                   0x0
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_CSI_CILA_INTERRUPT_MASK_0_CILA_CLK_LANE_CTRL_ERR_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)


// Register CSI_CSI_CILB_INTERRUPT_MASK_0
#define CSI_CSI_CILB_INTERRUPT_MASK_0                   _MK_ADDR_CONST(0x243)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_SELWRE                    0x0
#define CSI_CSI_CILB_INTERRUPT_MASK_0_WORD_COUNT                        0x1
#define CSI_CSI_CILB_INTERRUPT_MASK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_RESET_MASK                        _MK_MASK_CONST(0x3ff)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_READ_MASK                         _MK_MASK_CONST(0x3ff)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_RANGE                    0:0
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_SB_ERR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(1)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_RANGE                    1:1
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SOT_MB_ERR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_RANGE                  2:2
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SYNC_ESC_ERR_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_SHIFT                 _MK_SHIFT_CONST(3)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_RANGE                 3:3
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_ENTRY_ERR_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_SHIFT                      _MK_SHIFT_CONST(4)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_RANGE                      4:4
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_WOFFSET                    0x0
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_DISABLED                   _MK_ENUM_CONST(0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CTRL_ERR_INT_MASK_ENABLED                    _MK_ENUM_CONST(1)

#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_SHIFT                   _MK_SHIFT_CONST(5)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_SHIFT)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_RANGE                   5:5
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_CMD_REC_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_SHIFT                  _MK_SHIFT_CONST(6)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_SHIFT)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_RANGE                  6:6
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_ESC_DATA_REC_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_SHIFT                        _MK_SHIFT_CONST(7)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_SHIFT)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_RANGE                        7:7
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_WOFFSET                      0x0
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_DISABLED                     _MK_ENUM_CONST(0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_1_INT_MASK_ENABLED                      _MK_ENUM_CONST(1)

#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_SHIFT                        _MK_SHIFT_CONST(8)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_SHIFT)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_RANGE                        8:8
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_WOFFSET                      0x0
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_DISABLED                     _MK_ENUM_CONST(0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_SPARE_STATUS_2_INT_MASK_ENABLED                      _MK_ENUM_CONST(1)

#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_SHIFT                     _MK_SHIFT_CONST(9)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_RANGE                     9:9
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_WOFFSET                   0x0
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_CSI_CILB_INTERRUPT_MASK_0_CILB_CLK_LANE_CTRL_ERR_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)


// Register CSI_CSI_CILC_INTERRUPT_MASK_0
#define CSI_CSI_CILC_INTERRUPT_MASK_0                   _MK_ADDR_CONST(0x244)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_SELWRE                    0x0
#define CSI_CSI_CILC_INTERRUPT_MASK_0_WORD_COUNT                        0x1
#define CSI_CSI_CILC_INTERRUPT_MASK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_RESET_MASK                        _MK_MASK_CONST(0x3ff)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_READ_MASK                         _MK_MASK_CONST(0x3ff)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_SB_ERR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_SB_ERR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_SB_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_SB_ERR_INT_MASK_RANGE                    0:0
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_SB_ERR_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_SB_ERR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_SB_ERR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_SB_ERR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_SB_ERR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_SB_ERR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_SB_ERR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_MB_ERR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(1)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_MB_ERR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_MB_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_MB_ERR_INT_MASK_RANGE                    1:1
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_MB_ERR_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_MB_ERR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_MB_ERR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_MB_ERR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_MB_ERR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_MB_ERR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SOT_MB_ERR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SYNC_ESC_ERR_INT_MASK_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SYNC_ESC_ERR_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SYNC_ESC_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SYNC_ESC_ERR_INT_MASK_RANGE                  2:2
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SYNC_ESC_ERR_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SYNC_ESC_ERR_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SYNC_ESC_ERR_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SYNC_ESC_ERR_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SYNC_ESC_ERR_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SYNC_ESC_ERR_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SYNC_ESC_ERR_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_ENTRY_ERR_INT_MASK_SHIFT                 _MK_SHIFT_CONST(3)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_ENTRY_ERR_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_ENTRY_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_ENTRY_ERR_INT_MASK_RANGE                 3:3
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_ENTRY_ERR_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_ENTRY_ERR_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_ENTRY_ERR_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_ENTRY_ERR_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_ENTRY_ERR_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_ENTRY_ERR_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_ENTRY_ERR_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CTRL_ERR_INT_MASK_SHIFT                      _MK_SHIFT_CONST(4)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CTRL_ERR_INT_MASK_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CTRL_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CTRL_ERR_INT_MASK_RANGE                      4:4
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CTRL_ERR_INT_MASK_WOFFSET                    0x0
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CTRL_ERR_INT_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CTRL_ERR_INT_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CTRL_ERR_INT_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CTRL_ERR_INT_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CTRL_ERR_INT_MASK_DISABLED                   _MK_ENUM_CONST(0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CTRL_ERR_INT_MASK_ENABLED                    _MK_ENUM_CONST(1)

#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_CMD_REC_INT_MASK_SHIFT                   _MK_SHIFT_CONST(5)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_CMD_REC_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_CMD_REC_INT_MASK_SHIFT)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_CMD_REC_INT_MASK_RANGE                   5:5
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_CMD_REC_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_CMD_REC_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_CMD_REC_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_CMD_REC_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_CMD_REC_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_CMD_REC_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_CMD_REC_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_DATA_REC_INT_MASK_SHIFT                  _MK_SHIFT_CONST(6)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_DATA_REC_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_DATA_REC_INT_MASK_SHIFT)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_DATA_REC_INT_MASK_RANGE                  6:6
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_DATA_REC_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_DATA_REC_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_DATA_REC_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_DATA_REC_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_DATA_REC_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_DATA_REC_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_ESC_DATA_REC_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_1_INT_MASK_SHIFT                        _MK_SHIFT_CONST(7)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_1_INT_MASK_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_1_INT_MASK_SHIFT)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_1_INT_MASK_RANGE                        7:7
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_1_INT_MASK_WOFFSET                      0x0
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_1_INT_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_1_INT_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_1_INT_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_1_INT_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_1_INT_MASK_DISABLED                     _MK_ENUM_CONST(0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_1_INT_MASK_ENABLED                      _MK_ENUM_CONST(1)

#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_2_INT_MASK_SHIFT                        _MK_SHIFT_CONST(8)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_2_INT_MASK_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_2_INT_MASK_SHIFT)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_2_INT_MASK_RANGE                        8:8
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_2_INT_MASK_WOFFSET                      0x0
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_2_INT_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_2_INT_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_2_INT_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_2_INT_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_2_INT_MASK_DISABLED                     _MK_ENUM_CONST(0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_SPARE_STATUS_2_INT_MASK_ENABLED                      _MK_ENUM_CONST(1)

#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CLK_LANE_CTRL_ERR_INT_MASK_SHIFT                     _MK_SHIFT_CONST(9)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CLK_LANE_CTRL_ERR_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CLK_LANE_CTRL_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CLK_LANE_CTRL_ERR_INT_MASK_RANGE                     9:9
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CLK_LANE_CTRL_ERR_INT_MASK_WOFFSET                   0x0
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CLK_LANE_CTRL_ERR_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CLK_LANE_CTRL_ERR_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CLK_LANE_CTRL_ERR_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CLK_LANE_CTRL_ERR_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CLK_LANE_CTRL_ERR_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_CSI_CILC_INTERRUPT_MASK_0_CILC_CLK_LANE_CTRL_ERR_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)


// Register CSI_CSI_CILD_INTERRUPT_MASK_0
#define CSI_CSI_CILD_INTERRUPT_MASK_0                   _MK_ADDR_CONST(0x245)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_SELWRE                    0x0
#define CSI_CSI_CILD_INTERRUPT_MASK_0_WORD_COUNT                        0x1
#define CSI_CSI_CILD_INTERRUPT_MASK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_RESET_MASK                        _MK_MASK_CONST(0x3ff)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_READ_MASK                         _MK_MASK_CONST(0x3ff)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_SB_ERR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_SB_ERR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_SB_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_SB_ERR_INT_MASK_RANGE                    0:0
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_SB_ERR_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_SB_ERR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_SB_ERR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_SB_ERR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_SB_ERR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_SB_ERR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_SB_ERR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_MB_ERR_INT_MASK_SHIFT                    _MK_SHIFT_CONST(1)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_MB_ERR_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_MB_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_MB_ERR_INT_MASK_RANGE                    1:1
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_MB_ERR_INT_MASK_WOFFSET                  0x0
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_MB_ERR_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_MB_ERR_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_MB_ERR_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_MB_ERR_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_MB_ERR_INT_MASK_DISABLED                 _MK_ENUM_CONST(0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SOT_MB_ERR_INT_MASK_ENABLED                  _MK_ENUM_CONST(1)

#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SYNC_ESC_ERR_INT_MASK_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SYNC_ESC_ERR_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SYNC_ESC_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SYNC_ESC_ERR_INT_MASK_RANGE                  2:2
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SYNC_ESC_ERR_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SYNC_ESC_ERR_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SYNC_ESC_ERR_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SYNC_ESC_ERR_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SYNC_ESC_ERR_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SYNC_ESC_ERR_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SYNC_ESC_ERR_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_ENTRY_ERR_INT_MASK_SHIFT                 _MK_SHIFT_CONST(3)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_ENTRY_ERR_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_ENTRY_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_ENTRY_ERR_INT_MASK_RANGE                 3:3
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_ENTRY_ERR_INT_MASK_WOFFSET                       0x0
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_ENTRY_ERR_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_ENTRY_ERR_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_ENTRY_ERR_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_ENTRY_ERR_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_ENTRY_ERR_INT_MASK_DISABLED                      _MK_ENUM_CONST(0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_ENTRY_ERR_INT_MASK_ENABLED                       _MK_ENUM_CONST(1)

#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CTRL_ERR_INT_MASK_SHIFT                      _MK_SHIFT_CONST(4)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CTRL_ERR_INT_MASK_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CTRL_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CTRL_ERR_INT_MASK_RANGE                      4:4
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CTRL_ERR_INT_MASK_WOFFSET                    0x0
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CTRL_ERR_INT_MASK_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CTRL_ERR_INT_MASK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CTRL_ERR_INT_MASK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CTRL_ERR_INT_MASK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CTRL_ERR_INT_MASK_DISABLED                   _MK_ENUM_CONST(0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CTRL_ERR_INT_MASK_ENABLED                    _MK_ENUM_CONST(1)

#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_CMD_REC_INT_MASK_SHIFT                   _MK_SHIFT_CONST(5)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_CMD_REC_INT_MASK_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_CMD_REC_INT_MASK_SHIFT)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_CMD_REC_INT_MASK_RANGE                   5:5
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_CMD_REC_INT_MASK_WOFFSET                 0x0
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_CMD_REC_INT_MASK_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_CMD_REC_INT_MASK_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_CMD_REC_INT_MASK_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_CMD_REC_INT_MASK_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_CMD_REC_INT_MASK_DISABLED                        _MK_ENUM_CONST(0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_CMD_REC_INT_MASK_ENABLED                 _MK_ENUM_CONST(1)

#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_DATA_REC_INT_MASK_SHIFT                  _MK_SHIFT_CONST(6)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_DATA_REC_INT_MASK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_DATA_REC_INT_MASK_SHIFT)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_DATA_REC_INT_MASK_RANGE                  6:6
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_DATA_REC_INT_MASK_WOFFSET                        0x0
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_DATA_REC_INT_MASK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_DATA_REC_INT_MASK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_DATA_REC_INT_MASK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_DATA_REC_INT_MASK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_DATA_REC_INT_MASK_DISABLED                       _MK_ENUM_CONST(0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_ESC_DATA_REC_INT_MASK_ENABLED                        _MK_ENUM_CONST(1)

#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_1_INT_MASK_SHIFT                        _MK_SHIFT_CONST(7)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_1_INT_MASK_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_1_INT_MASK_SHIFT)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_1_INT_MASK_RANGE                        7:7
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_1_INT_MASK_WOFFSET                      0x0
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_1_INT_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_1_INT_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_1_INT_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_1_INT_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_1_INT_MASK_DISABLED                     _MK_ENUM_CONST(0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_1_INT_MASK_ENABLED                      _MK_ENUM_CONST(1)

#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_2_INT_MASK_SHIFT                        _MK_SHIFT_CONST(8)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_2_INT_MASK_FIELD                        _MK_FIELD_CONST(0x1, CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_2_INT_MASK_SHIFT)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_2_INT_MASK_RANGE                        8:8
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_2_INT_MASK_WOFFSET                      0x0
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_2_INT_MASK_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_2_INT_MASK_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_2_INT_MASK_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_2_INT_MASK_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_2_INT_MASK_DISABLED                     _MK_ENUM_CONST(0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_SPARE_STATUS_2_INT_MASK_ENABLED                      _MK_ENUM_CONST(1)

#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CLK_LANE_CTRL_ERR_INT_MASK_SHIFT                     _MK_SHIFT_CONST(9)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CLK_LANE_CTRL_ERR_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CLK_LANE_CTRL_ERR_INT_MASK_SHIFT)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CLK_LANE_CTRL_ERR_INT_MASK_RANGE                     9:9
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CLK_LANE_CTRL_ERR_INT_MASK_WOFFSET                   0x0
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CLK_LANE_CTRL_ERR_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CLK_LANE_CTRL_ERR_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CLK_LANE_CTRL_ERR_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CLK_LANE_CTRL_ERR_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CLK_LANE_CTRL_ERR_INT_MASK_DISABLED                  _MK_ENUM_CONST(0)
#define CSI_CSI_CILD_INTERRUPT_MASK_0_CILD_CLK_LANE_CTRL_ERR_INT_MASK_ENABLED                   _MK_ENUM_CONST(1)


// Register CSI_CSI_READONLY_STATUS_0
#define CSI_CSI_READONLY_STATUS_0                       _MK_ADDR_CONST(0x246)
#define CSI_CSI_READONLY_STATUS_0_SELWRE                        0x0
#define CSI_CSI_READONLY_STATUS_0_WORD_COUNT                    0x1
#define CSI_CSI_READONLY_STATUS_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_READ_MASK                     _MK_MASK_CONST(0x3ff)
#define CSI_CSI_READONLY_STATUS_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_SHIFT                  _MK_SHIFT_CONST(0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_RANGE                  0:0
#define CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_WOFFSET                        0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPA_ACTIVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_SHIFT                  _MK_SHIFT_CONST(1)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_RANGE                  1:1
#define CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_WOFFSET                        0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPB_ACTIVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_READONLY_STATUS_0_CSI_PPC_ACTIVE_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPC_ACTIVE_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_PPC_ACTIVE_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPC_ACTIVE_RANGE                  2:2
#define CSI_CSI_READONLY_STATUS_0_CSI_PPC_ACTIVE_WOFFSET                        0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_PPC_ACTIVE_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPC_ACTIVE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPC_ACTIVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPC_ACTIVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_READONLY_STATUS_0_CSI_PPD_ACTIVE_SHIFT                  _MK_SHIFT_CONST(3)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPD_ACTIVE_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_PPD_ACTIVE_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPD_ACTIVE_RANGE                  3:3
#define CSI_CSI_READONLY_STATUS_0_CSI_PPD_ACTIVE_WOFFSET                        0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_PPD_ACTIVE_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPD_ACTIVE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPD_ACTIVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_PPD_ACTIVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_SHIFT                   _MK_SHIFT_CONST(4)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_RANGE                   4:4
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_WOFFSET                 0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_SHIFT                   _MK_SHIFT_CONST(5)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_RANGE                   5:5
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_WOFFSET                 0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_SHIFT                   _MK_SHIFT_CONST(6)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_RANGE                   6:6
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_WOFFSET                 0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_SHIFT                   _MK_SHIFT_CONST(7)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_RANGE                   7:7
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_WOFFSET                 0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_SHIFT                   _MK_SHIFT_CONST(8)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_RANGE                   8:8
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_WOFFSET                 0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_SHIFT                   _MK_SHIFT_CONST(9)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_FIELD                   _MK_FIELD_CONST(0x1, CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_SHIFT)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_RANGE                   9:9
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_WOFFSET                 0x0
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CSI_READONLY_STATUS_0_CSI_RO_SPARE7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_ESCAPE_MODE_COMMAND_0
#define CSI_ESCAPE_MODE_COMMAND_0                       _MK_ADDR_CONST(0x247)
#define CSI_ESCAPE_MODE_COMMAND_0_SELWRE                        0x0
#define CSI_ESCAPE_MODE_COMMAND_0_WORD_COUNT                    0x1
#define CSI_ESCAPE_MODE_COMMAND_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define CSI_ESCAPE_MODE_COMMAND_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_FIELD                       _MK_FIELD_CONST(0xff, CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_SHIFT)
#define CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_RANGE                       7:0
#define CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_WOFFSET                     0x0
#define CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILA_ESC_CMD_BYTE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_SHIFT                       _MK_SHIFT_CONST(8)
#define CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_FIELD                       _MK_FIELD_CONST(0xff, CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_SHIFT)
#define CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_RANGE                       15:8
#define CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_WOFFSET                     0x0
#define CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILB_ESC_CMD_BYTE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_ESCAPE_MODE_COMMAND_0_CILC_ESC_CMD_BYTE_SHIFT                       _MK_SHIFT_CONST(16)
#define CSI_ESCAPE_MODE_COMMAND_0_CILC_ESC_CMD_BYTE_FIELD                       _MK_FIELD_CONST(0xff, CSI_ESCAPE_MODE_COMMAND_0_CILC_ESC_CMD_BYTE_SHIFT)
#define CSI_ESCAPE_MODE_COMMAND_0_CILC_ESC_CMD_BYTE_RANGE                       23:16
#define CSI_ESCAPE_MODE_COMMAND_0_CILC_ESC_CMD_BYTE_WOFFSET                     0x0
#define CSI_ESCAPE_MODE_COMMAND_0_CILC_ESC_CMD_BYTE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILC_ESC_CMD_BYTE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILC_ESC_CMD_BYTE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILC_ESC_CMD_BYTE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_ESCAPE_MODE_COMMAND_0_CILD_ESC_CMD_BYTE_SHIFT                       _MK_SHIFT_CONST(24)
#define CSI_ESCAPE_MODE_COMMAND_0_CILD_ESC_CMD_BYTE_FIELD                       _MK_FIELD_CONST(0xff, CSI_ESCAPE_MODE_COMMAND_0_CILD_ESC_CMD_BYTE_SHIFT)
#define CSI_ESCAPE_MODE_COMMAND_0_CILD_ESC_CMD_BYTE_RANGE                       31:24
#define CSI_ESCAPE_MODE_COMMAND_0_CILD_ESC_CMD_BYTE_WOFFSET                     0x0
#define CSI_ESCAPE_MODE_COMMAND_0_CILD_ESC_CMD_BYTE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILD_ESC_CMD_BYTE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILD_ESC_CMD_BYTE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_COMMAND_0_CILD_ESC_CMD_BYTE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CSI_ESCAPE_MODE_DATA_0
#define CSI_ESCAPE_MODE_DATA_0                  _MK_ADDR_CONST(0x248)
#define CSI_ESCAPE_MODE_DATA_0_SELWRE                   0x0
#define CSI_ESCAPE_MODE_DATA_0_WORD_COUNT                       0x1
#define CSI_ESCAPE_MODE_DATA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define CSI_ESCAPE_MODE_DATA_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_SHIFT                 _MK_SHIFT_CONST(0)
#define CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_FIELD                 _MK_FIELD_CONST(0xff, CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_SHIFT)
#define CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_RANGE                 7:0
#define CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_WOFFSET                       0x0
#define CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILA_ESC_DATA_BYTE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_SHIFT                 _MK_SHIFT_CONST(8)
#define CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_FIELD                 _MK_FIELD_CONST(0xff, CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_SHIFT)
#define CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_RANGE                 15:8
#define CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_WOFFSET                       0x0
#define CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILB_ESC_DATA_BYTE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_ESCAPE_MODE_DATA_0_CILC_ESC_DATA_BYTE_SHIFT                 _MK_SHIFT_CONST(16)
#define CSI_ESCAPE_MODE_DATA_0_CILC_ESC_DATA_BYTE_FIELD                 _MK_FIELD_CONST(0xff, CSI_ESCAPE_MODE_DATA_0_CILC_ESC_DATA_BYTE_SHIFT)
#define CSI_ESCAPE_MODE_DATA_0_CILC_ESC_DATA_BYTE_RANGE                 23:16
#define CSI_ESCAPE_MODE_DATA_0_CILC_ESC_DATA_BYTE_WOFFSET                       0x0
#define CSI_ESCAPE_MODE_DATA_0_CILC_ESC_DATA_BYTE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILC_ESC_DATA_BYTE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILC_ESC_DATA_BYTE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILC_ESC_DATA_BYTE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_ESCAPE_MODE_DATA_0_CILD_ESC_DATA_BYTE_SHIFT                 _MK_SHIFT_CONST(24)
#define CSI_ESCAPE_MODE_DATA_0_CILD_ESC_DATA_BYTE_FIELD                 _MK_FIELD_CONST(0xff, CSI_ESCAPE_MODE_DATA_0_CILD_ESC_DATA_BYTE_SHIFT)
#define CSI_ESCAPE_MODE_DATA_0_CILD_ESC_DATA_BYTE_RANGE                 31:24
#define CSI_ESCAPE_MODE_DATA_0_CILD_ESC_DATA_BYTE_WOFFSET                       0x0
#define CSI_ESCAPE_MODE_DATA_0_CILD_ESC_DATA_BYTE_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILD_ESC_DATA_BYTE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILD_ESC_DATA_BYTE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_ESCAPE_MODE_DATA_0_CILD_ESC_DATA_BYTE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CSI_CILA_PAD_CONFIG0_0
#define CSI_CILA_PAD_CONFIG0_0                  _MK_ADDR_CONST(0x249)
#define CSI_CILA_PAD_CONFIG0_0_SELWRE                   0x0
#define CSI_CILA_PAD_CONFIG0_0_WORD_COUNT                       0x1
#define CSI_CILA_PAD_CONFIG0_0_RESET_VAL                        _MK_MASK_CONST(0x7)
#define CSI_CILA_PAD_CONFIG0_0_RESET_MASK                       _MK_MASK_CONST(0xf7f7777f)
#define CSI_CILA_PAD_CONFIG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_READ_MASK                        _MK_MASK_CONST(0xf7f7777f)
#define CSI_CILA_PAD_CONFIG0_0_WRITE_MASK                       _MK_MASK_CONST(0xf7f7777f)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_FIELD                      _MK_FIELD_CONST(0x3, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_RANGE                      1:0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_WOFFSET                    0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_DEFAULT                    _MK_MASK_CONST(0x3)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_RANGE                  2:2
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_WOFFSET                        0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_DEFAULT                        _MK_MASK_CONST(0x1)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PDIO_CLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_SHIFT                 _MK_SHIFT_CONST(3)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_FIELD                 _MK_FIELD_CONST(0x1, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_RANGE                 3:3
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_WOFFSET                       0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_PREEMP_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_SHIFT                  _MK_SHIFT_CONST(4)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_FIELD                  _MK_FIELD_CONST(0x7, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_RANGE                  6:4
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_WOFFSET                        0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJCLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_FIELD                    _MK_FIELD_CONST(0x7, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_RANGE                    10:8
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_WOFFSET                  0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_SHIFT                    _MK_SHIFT_CONST(12)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_FIELD                    _MK_FIELD_CONST(0x7, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_RANGE                    14:12
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_WOFFSET                  0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_INADJ1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_SHIFT                 _MK_SHIFT_CONST(16)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_FIELD                 _MK_FIELD_CONST(0x1, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_RANGE                 16:16
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_WOFFSET                       0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_BANDWD_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_SHIFT                     _MK_SHIFT_CONST(17)
#define CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_FIELD                     _MK_FIELD_CONST(0x3, CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_RANGE                     18:17
#define CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_WOFFSET                   0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_AB_BK_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_SHIFT                   _MK_SHIFT_CONST(20)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_FIELD                   _MK_FIELD_CONST(0x3, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_RANGE                   21:20
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_WOFFSET                 0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPUPADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_SHIFT                   _MK_SHIFT_CONST(22)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_FIELD                   _MK_FIELD_CONST(0x3, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_RANGE                   23:22
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_WOFFSET                 0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_LPDNADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_SHIFT                 _MK_SHIFT_CONST(24)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_FIELD                 _MK_FIELD_CONST(0x7, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_RANGE                 26:24
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_WOFFSET                       0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWUPADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_SHIFT                 _MK_SHIFT_CONST(28)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_FIELD                 _MK_FIELD_CONST(0x7, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_RANGE                 30:28
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_WOFFSET                       0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_SLEWDNADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_E_TXBW_SHIFT                    _MK_SHIFT_CONST(31)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_E_TXBW_FIELD                    _MK_FIELD_CONST(0x1, CSI_CILA_PAD_CONFIG0_0_PAD_CILA_E_TXBW_SHIFT)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_E_TXBW_RANGE                    31:31
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_E_TXBW_WOFFSET                  0x0
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_E_TXBW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_E_TXBW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_E_TXBW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG0_0_PAD_CILA_E_TXBW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CSI_CILA_PAD_CONFIG1_0
#define CSI_CILA_PAD_CONFIG1_0                  _MK_ADDR_CONST(0x24a)
#define CSI_CILA_PAD_CONFIG1_0_SELWRE                   0x0
#define CSI_CILA_PAD_CONFIG1_0_WORD_COUNT                       0x1
#define CSI_CILA_PAD_CONFIG1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG1_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_CILA_PAD_CONFIG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define CSI_CILA_PAD_CONFIG1_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_FIELD                     _MK_FIELD_CONST(0xffff, CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_SHIFT)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RANGE                     15:0
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_WOFFSET                   0x0
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_FIELD                  _MK_FIELD_CONST(0xffff, CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_SHIFT)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_RANGE                  31:16
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_WOFFSET                        0x0
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILA_PAD_CONFIG1_0_PAD_CILA_SPARE_RO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CSI_CILB_PAD_CONFIG0_0
#define CSI_CILB_PAD_CONFIG0_0                  _MK_ADDR_CONST(0x24b)
#define CSI_CILB_PAD_CONFIG0_0_SELWRE                   0x0
#define CSI_CILB_PAD_CONFIG0_0_WORD_COUNT                       0x1
#define CSI_CILB_PAD_CONFIG0_0_RESET_VAL                        _MK_MASK_CONST(0x7)
#define CSI_CILB_PAD_CONFIG0_0_RESET_MASK                       _MK_MASK_CONST(0xf7f1777f)
#define CSI_CILB_PAD_CONFIG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_READ_MASK                        _MK_MASK_CONST(0xf7f1777f)
#define CSI_CILB_PAD_CONFIG0_0_WRITE_MASK                       _MK_MASK_CONST(0xf7f1777f)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_FIELD                      _MK_FIELD_CONST(0x3, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_RANGE                      1:0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_WOFFSET                    0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_DEFAULT                    _MK_MASK_CONST(0x3)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_RANGE                  2:2
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_WOFFSET                        0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_DEFAULT                        _MK_MASK_CONST(0x1)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PDIO_CLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_SHIFT                 _MK_SHIFT_CONST(3)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_FIELD                 _MK_FIELD_CONST(0x1, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_RANGE                 3:3
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_WOFFSET                       0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_PREEMP_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_SHIFT                  _MK_SHIFT_CONST(4)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_FIELD                  _MK_FIELD_CONST(0x7, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_RANGE                  6:4
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_WOFFSET                        0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJCLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_FIELD                    _MK_FIELD_CONST(0x7, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_RANGE                    10:8
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_WOFFSET                  0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_SHIFT                    _MK_SHIFT_CONST(12)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_FIELD                    _MK_FIELD_CONST(0x7, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_RANGE                    14:12
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_WOFFSET                  0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_INADJ1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_SHIFT                 _MK_SHIFT_CONST(16)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_FIELD                 _MK_FIELD_CONST(0x1, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_RANGE                 16:16
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_WOFFSET                       0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_BANDWD_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_SHIFT                   _MK_SHIFT_CONST(20)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_FIELD                   _MK_FIELD_CONST(0x3, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_RANGE                   21:20
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_WOFFSET                 0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPUPADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_SHIFT                   _MK_SHIFT_CONST(22)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_FIELD                   _MK_FIELD_CONST(0x3, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_RANGE                   23:22
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_WOFFSET                 0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_LPDNADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_SHIFT                 _MK_SHIFT_CONST(24)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_FIELD                 _MK_FIELD_CONST(0x7, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_RANGE                 26:24
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_WOFFSET                       0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWUPADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_SHIFT                 _MK_SHIFT_CONST(28)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_FIELD                 _MK_FIELD_CONST(0x7, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_RANGE                 30:28
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_WOFFSET                       0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_SLEWDNADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_E_TXBW_SHIFT                    _MK_SHIFT_CONST(31)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_E_TXBW_FIELD                    _MK_FIELD_CONST(0x1, CSI_CILB_PAD_CONFIG0_0_PAD_CILB_E_TXBW_SHIFT)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_E_TXBW_RANGE                    31:31
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_E_TXBW_WOFFSET                  0x0
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_E_TXBW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_E_TXBW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_E_TXBW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG0_0_PAD_CILB_E_TXBW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CSI_CILB_PAD_CONFIG1_0
#define CSI_CILB_PAD_CONFIG1_0                  _MK_ADDR_CONST(0x24c)
#define CSI_CILB_PAD_CONFIG1_0_SELWRE                   0x0
#define CSI_CILB_PAD_CONFIG1_0_WORD_COUNT                       0x1
#define CSI_CILB_PAD_CONFIG1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG1_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_CILB_PAD_CONFIG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define CSI_CILB_PAD_CONFIG1_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_FIELD                     _MK_FIELD_CONST(0xffff, CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_SHIFT)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RANGE                     15:0
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_WOFFSET                   0x0
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_FIELD                  _MK_FIELD_CONST(0xffff, CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_SHIFT)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_RANGE                  31:16
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_WOFFSET                        0x0
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILB_PAD_CONFIG1_0_PAD_CILB_SPARE_RO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CSI_CILC_PAD_CONFIG0_0
#define CSI_CILC_PAD_CONFIG0_0                  _MK_ADDR_CONST(0x24d)
#define CSI_CILC_PAD_CONFIG0_0_SELWRE                   0x0
#define CSI_CILC_PAD_CONFIG0_0_WORD_COUNT                       0x1
#define CSI_CILC_PAD_CONFIG0_0_RESET_VAL                        _MK_MASK_CONST(0x7)
#define CSI_CILC_PAD_CONFIG0_0_RESET_MASK                       _MK_MASK_CONST(0xf7f7777f)
#define CSI_CILC_PAD_CONFIG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_READ_MASK                        _MK_MASK_CONST(0xf7f7777f)
#define CSI_CILC_PAD_CONFIG0_0_WRITE_MASK                       _MK_MASK_CONST(0xf7f7777f)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_FIELD                      _MK_FIELD_CONST(0x3, CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_SHIFT)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_RANGE                      1:0
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_WOFFSET                    0x0
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_DEFAULT                    _MK_MASK_CONST(0x3)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_CLK_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_CLK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_CLK_SHIFT)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_CLK_RANGE                  2:2
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_CLK_WOFFSET                        0x0
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_CLK_DEFAULT                        _MK_MASK_CONST(0x1)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_CLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_CLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PDIO_CLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PREEMP_EN_SHIFT                 _MK_SHIFT_CONST(3)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PREEMP_EN_FIELD                 _MK_FIELD_CONST(0x1, CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PREEMP_EN_SHIFT)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PREEMP_EN_RANGE                 3:3
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PREEMP_EN_WOFFSET                       0x0
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PREEMP_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PREEMP_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PREEMP_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_PREEMP_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJCLK_SHIFT                  _MK_SHIFT_CONST(4)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJCLK_FIELD                  _MK_FIELD_CONST(0x7, CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJCLK_SHIFT)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJCLK_RANGE                  6:4
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJCLK_WOFFSET                        0x0
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJCLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJCLK_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJCLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJCLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ0_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ0_FIELD                    _MK_FIELD_CONST(0x7, CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ0_SHIFT)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ0_RANGE                    10:8
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ0_WOFFSET                  0x0
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ0_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ0_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ1_SHIFT                    _MK_SHIFT_CONST(12)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ1_FIELD                    _MK_FIELD_CONST(0x7, CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ1_SHIFT)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ1_RANGE                    14:12
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ1_WOFFSET                  0x0
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ1_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ1_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_INADJ1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_BANDWD_IN_SHIFT                 _MK_SHIFT_CONST(16)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_BANDWD_IN_FIELD                 _MK_FIELD_CONST(0x1, CSI_CILC_PAD_CONFIG0_0_PAD_CILC_BANDWD_IN_SHIFT)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_BANDWD_IN_RANGE                 16:16
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_BANDWD_IN_WOFFSET                       0x0
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_BANDWD_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_BANDWD_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_BANDWD_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_BANDWD_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILC_PAD_CONFIG0_0_PAD_CD_BK_MODE_SHIFT                     _MK_SHIFT_CONST(17)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CD_BK_MODE_FIELD                     _MK_FIELD_CONST(0x3, CSI_CILC_PAD_CONFIG0_0_PAD_CD_BK_MODE_SHIFT)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CD_BK_MODE_RANGE                     18:17
#define CSI_CILC_PAD_CONFIG0_0_PAD_CD_BK_MODE_WOFFSET                   0x0
#define CSI_CILC_PAD_CONFIG0_0_PAD_CD_BK_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CD_BK_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CD_BK_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CD_BK_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPUPADJ_SHIFT                   _MK_SHIFT_CONST(20)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPUPADJ_FIELD                   _MK_FIELD_CONST(0x3, CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPUPADJ_SHIFT)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPUPADJ_RANGE                   21:20
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPUPADJ_WOFFSET                 0x0
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPUPADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPUPADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPUPADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPUPADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPDNADJ_SHIFT                   _MK_SHIFT_CONST(22)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPDNADJ_FIELD                   _MK_FIELD_CONST(0x3, CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPDNADJ_SHIFT)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPDNADJ_RANGE                   23:22
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPDNADJ_WOFFSET                 0x0
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPDNADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPDNADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPDNADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_LPDNADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWUPADJ_SHIFT                 _MK_SHIFT_CONST(24)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWUPADJ_FIELD                 _MK_FIELD_CONST(0x7, CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWUPADJ_SHIFT)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWUPADJ_RANGE                 26:24
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWUPADJ_WOFFSET                       0x0
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWUPADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWUPADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWUPADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWUPADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWDNADJ_SHIFT                 _MK_SHIFT_CONST(28)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWDNADJ_FIELD                 _MK_FIELD_CONST(0x7, CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWDNADJ_SHIFT)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWDNADJ_RANGE                 30:28
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWDNADJ_WOFFSET                       0x0
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWDNADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWDNADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWDNADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_SLEWDNADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_E_TXBW_SHIFT                    _MK_SHIFT_CONST(31)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_E_TXBW_FIELD                    _MK_FIELD_CONST(0x1, CSI_CILC_PAD_CONFIG0_0_PAD_CILC_E_TXBW_SHIFT)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_E_TXBW_RANGE                    31:31
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_E_TXBW_WOFFSET                  0x0
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_E_TXBW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_E_TXBW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_E_TXBW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG0_0_PAD_CILC_E_TXBW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CSI_CILC_PAD_CONFIG1_0
#define CSI_CILC_PAD_CONFIG1_0                  _MK_ADDR_CONST(0x24e)
#define CSI_CILC_PAD_CONFIG1_0_SELWRE                   0x0
#define CSI_CILC_PAD_CONFIG1_0_WORD_COUNT                       0x1
#define CSI_CILC_PAD_CONFIG1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG1_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_CILC_PAD_CONFIG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define CSI_CILC_PAD_CONFIG1_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_FIELD                     _MK_FIELD_CONST(0xffff, CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_SHIFT)
#define CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_RANGE                     15:0
#define CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_WOFFSET                   0x0
#define CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_RO_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_RO_FIELD                  _MK_FIELD_CONST(0xffff, CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_RO_SHIFT)
#define CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_RO_RANGE                  31:16
#define CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_RO_WOFFSET                        0x0
#define CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_RO_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_RO_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_RO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILC_PAD_CONFIG1_0_PAD_CILC_SPARE_RO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CSI_CILD_PAD_CONFIG0_0
#define CSI_CILD_PAD_CONFIG0_0                  _MK_ADDR_CONST(0x24f)
#define CSI_CILD_PAD_CONFIG0_0_SELWRE                   0x0
#define CSI_CILD_PAD_CONFIG0_0_WORD_COUNT                       0x1
#define CSI_CILD_PAD_CONFIG0_0_RESET_VAL                        _MK_MASK_CONST(0x7)
#define CSI_CILD_PAD_CONFIG0_0_RESET_MASK                       _MK_MASK_CONST(0xf7f1777f)
#define CSI_CILD_PAD_CONFIG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_READ_MASK                        _MK_MASK_CONST(0xf7f1777f)
#define CSI_CILD_PAD_CONFIG0_0_WRITE_MASK                       _MK_MASK_CONST(0xf7f1777f)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_FIELD                      _MK_FIELD_CONST(0x3, CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_SHIFT)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_RANGE                      1:0
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_WOFFSET                    0x0
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_DEFAULT                    _MK_MASK_CONST(0x3)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_CLK_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_CLK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_CLK_SHIFT)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_CLK_RANGE                  2:2
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_CLK_WOFFSET                        0x0
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_CLK_DEFAULT                        _MK_MASK_CONST(0x1)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_CLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_CLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PDIO_CLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PREEMP_EN_SHIFT                 _MK_SHIFT_CONST(3)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PREEMP_EN_FIELD                 _MK_FIELD_CONST(0x1, CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PREEMP_EN_SHIFT)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PREEMP_EN_RANGE                 3:3
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PREEMP_EN_WOFFSET                       0x0
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PREEMP_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PREEMP_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PREEMP_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_PREEMP_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJCLK_SHIFT                  _MK_SHIFT_CONST(4)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJCLK_FIELD                  _MK_FIELD_CONST(0x7, CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJCLK_SHIFT)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJCLK_RANGE                  6:4
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJCLK_WOFFSET                        0x0
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJCLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJCLK_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJCLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJCLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ0_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ0_FIELD                    _MK_FIELD_CONST(0x7, CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ0_SHIFT)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ0_RANGE                    10:8
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ0_WOFFSET                  0x0
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ0_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ0_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ1_SHIFT                    _MK_SHIFT_CONST(12)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ1_FIELD                    _MK_FIELD_CONST(0x7, CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ1_SHIFT)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ1_RANGE                    14:12
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ1_WOFFSET                  0x0
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ1_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ1_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_INADJ1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_BANDWD_IN_SHIFT                 _MK_SHIFT_CONST(16)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_BANDWD_IN_FIELD                 _MK_FIELD_CONST(0x1, CSI_CILD_PAD_CONFIG0_0_PAD_CILD_BANDWD_IN_SHIFT)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_BANDWD_IN_RANGE                 16:16
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_BANDWD_IN_WOFFSET                       0x0
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_BANDWD_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_BANDWD_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_BANDWD_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_BANDWD_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPUPADJ_SHIFT                   _MK_SHIFT_CONST(20)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPUPADJ_FIELD                   _MK_FIELD_CONST(0x3, CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPUPADJ_SHIFT)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPUPADJ_RANGE                   21:20
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPUPADJ_WOFFSET                 0x0
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPUPADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPUPADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPUPADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPUPADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPDNADJ_SHIFT                   _MK_SHIFT_CONST(22)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPDNADJ_FIELD                   _MK_FIELD_CONST(0x3, CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPDNADJ_SHIFT)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPDNADJ_RANGE                   23:22
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPDNADJ_WOFFSET                 0x0
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPDNADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPDNADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPDNADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_LPDNADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWUPADJ_SHIFT                 _MK_SHIFT_CONST(24)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWUPADJ_FIELD                 _MK_FIELD_CONST(0x7, CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWUPADJ_SHIFT)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWUPADJ_RANGE                 26:24
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWUPADJ_WOFFSET                       0x0
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWUPADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWUPADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWUPADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWUPADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWDNADJ_SHIFT                 _MK_SHIFT_CONST(28)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWDNADJ_FIELD                 _MK_FIELD_CONST(0x7, CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWDNADJ_SHIFT)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWDNADJ_RANGE                 30:28
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWDNADJ_WOFFSET                       0x0
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWDNADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWDNADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWDNADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_SLEWDNADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_E_TXBW_SHIFT                    _MK_SHIFT_CONST(31)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_E_TXBW_FIELD                    _MK_FIELD_CONST(0x1, CSI_CILD_PAD_CONFIG0_0_PAD_CILD_E_TXBW_SHIFT)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_E_TXBW_RANGE                    31:31
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_E_TXBW_WOFFSET                  0x0
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_E_TXBW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_E_TXBW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_E_TXBW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG0_0_PAD_CILD_E_TXBW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CSI_CILD_PAD_CONFIG1_0
#define CSI_CILD_PAD_CONFIG1_0                  _MK_ADDR_CONST(0x250)
#define CSI_CILD_PAD_CONFIG1_0_SELWRE                   0x0
#define CSI_CILD_PAD_CONFIG1_0_WORD_COUNT                       0x1
#define CSI_CILD_PAD_CONFIG1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG1_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_CILD_PAD_CONFIG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG1_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define CSI_CILD_PAD_CONFIG1_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_FIELD                     _MK_FIELD_CONST(0xffff, CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_SHIFT)
#define CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_RANGE                     15:0
#define CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_WOFFSET                   0x0
#define CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_RO_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_RO_FIELD                  _MK_FIELD_CONST(0xffff, CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_RO_SHIFT)
#define CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_RO_RANGE                  31:16
#define CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_RO_WOFFSET                        0x0
#define CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_RO_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_RO_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_RO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILD_PAD_CONFIG1_0_PAD_CILD_SPARE_RO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CSI_CILE_PAD_CONFIG0_0
#define CSI_CILE_PAD_CONFIG0_0                  _MK_ADDR_CONST(0x251)
#define CSI_CILE_PAD_CONFIG0_0_SELWRE                   0x0
#define CSI_CILE_PAD_CONFIG0_0_WORD_COUNT                       0x1
#define CSI_CILE_PAD_CONFIG0_0_RESET_VAL                        _MK_MASK_CONST(0x5)
#define CSI_CILE_PAD_CONFIG0_0_RESET_MASK                       _MK_MASK_CONST(0xf7f0877d)
#define CSI_CILE_PAD_CONFIG0_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_READ_MASK                        _MK_MASK_CONST(0xf7f0877d)
#define CSI_CILE_PAD_CONFIG0_0_WRITE_MASK                       _MK_MASK_CONST(0xf7f0877d)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_FIELD                      _MK_FIELD_CONST(0x1, CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_SHIFT)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_RANGE                      0:0
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_WOFFSET                    0x0
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_DEFAULT                    _MK_MASK_CONST(0x1)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_CLK_SHIFT                  _MK_SHIFT_CONST(2)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_CLK_FIELD                  _MK_FIELD_CONST(0x1, CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_CLK_SHIFT)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_CLK_RANGE                  2:2
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_CLK_WOFFSET                        0x0
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_CLK_DEFAULT                        _MK_MASK_CONST(0x1)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_CLK_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_CLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PDIO_CLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PREEMP_EN_SHIFT                 _MK_SHIFT_CONST(3)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PREEMP_EN_FIELD                 _MK_FIELD_CONST(0x1, CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PREEMP_EN_SHIFT)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PREEMP_EN_RANGE                 3:3
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PREEMP_EN_WOFFSET                       0x0
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PREEMP_EN_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PREEMP_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PREEMP_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_PREEMP_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJCLK_SHIFT                  _MK_SHIFT_CONST(4)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJCLK_FIELD                  _MK_FIELD_CONST(0x7, CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJCLK_SHIFT)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJCLK_RANGE                  6:4
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJCLK_WOFFSET                        0x0
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJCLK_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJCLK_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJCLK_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJCLK_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJ0_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJ0_FIELD                    _MK_FIELD_CONST(0x7, CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJ0_SHIFT)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJ0_RANGE                    10:8
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJ0_WOFFSET                  0x0
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJ0_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJ0_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJ0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_INADJ0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_BANDWD_IN_SHIFT                 _MK_SHIFT_CONST(15)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_BANDWD_IN_FIELD                 _MK_FIELD_CONST(0x1, CSI_CILE_PAD_CONFIG0_0_PAD_CILE_BANDWD_IN_SHIFT)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_BANDWD_IN_RANGE                 15:15
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_BANDWD_IN_WOFFSET                       0x0
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_BANDWD_IN_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_BANDWD_IN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_BANDWD_IN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_BANDWD_IN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPUPADJ_SHIFT                   _MK_SHIFT_CONST(20)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPUPADJ_FIELD                   _MK_FIELD_CONST(0x3, CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPUPADJ_SHIFT)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPUPADJ_RANGE                   21:20
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPUPADJ_WOFFSET                 0x0
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPUPADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPUPADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPUPADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPUPADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPDNADJ_SHIFT                   _MK_SHIFT_CONST(22)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPDNADJ_FIELD                   _MK_FIELD_CONST(0x3, CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPDNADJ_SHIFT)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPDNADJ_RANGE                   23:22
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPDNADJ_WOFFSET                 0x0
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPDNADJ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPDNADJ_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPDNADJ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_LPDNADJ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWUPADJ_SHIFT                 _MK_SHIFT_CONST(24)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWUPADJ_FIELD                 _MK_FIELD_CONST(0x7, CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWUPADJ_SHIFT)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWUPADJ_RANGE                 26:24
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWUPADJ_WOFFSET                       0x0
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWUPADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWUPADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWUPADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWUPADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWDNADJ_SHIFT                 _MK_SHIFT_CONST(28)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWDNADJ_FIELD                 _MK_FIELD_CONST(0x7, CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWDNADJ_SHIFT)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWDNADJ_RANGE                 30:28
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWDNADJ_WOFFSET                       0x0
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWDNADJ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWDNADJ_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWDNADJ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_SLEWDNADJ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_E_TXBW_SHIFT                    _MK_SHIFT_CONST(31)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_E_TXBW_FIELD                    _MK_FIELD_CONST(0x1, CSI_CILE_PAD_CONFIG0_0_PAD_CILE_E_TXBW_SHIFT)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_E_TXBW_RANGE                    31:31
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_E_TXBW_WOFFSET                  0x0
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_E_TXBW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_E_TXBW_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_E_TXBW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CILE_PAD_CONFIG0_0_PAD_CILE_E_TXBW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CSI_CIL_PAD_CONFIG0_0
#define CSI_CIL_PAD_CONFIG0_0                   _MK_ADDR_CONST(0x252)
#define CSI_CIL_PAD_CONFIG0_0_SELWRE                    0x0
#define CSI_CIL_PAD_CONFIG0_0_WORD_COUNT                        0x1
#define CSI_CIL_PAD_CONFIG0_0_RESET_VAL                         _MK_MASK_CONST(0x2)
#define CSI_CIL_PAD_CONFIG0_0_RESET_MASK                        _MK_MASK_CONST(0xff73)
#define CSI_CIL_PAD_CONFIG0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_READ_MASK                         _MK_MASK_CONST(0xff73)
#define CSI_CIL_PAD_CONFIG0_0_WRITE_MASK                        _MK_MASK_CONST(0xff73)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_FIELD                     _MK_FIELD_CONST(0x1, CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_SHIFT)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_RANGE                     0:0
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_WOFFSET                   0x0
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VBYPASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_SHIFT                      _MK_SHIFT_CONST(1)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_FIELD                      _MK_FIELD_CONST(0x1, CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_SHIFT)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_RANGE                      1:1
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_WOFFSET                    0x0
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_DEFAULT                    _MK_MASK_CONST(0x1)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_PDVREG_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_FIELD                        _MK_FIELD_CONST(0x7, CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_SHIFT)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_RANGE                        6:4
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_WOFFSET                      0x0
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_VADJ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_SHIFT                       _MK_SHIFT_CONST(8)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_FIELD                       _MK_FIELD_CONST(0xff, CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_SHIFT)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_RANGE                       15:8
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_WOFFSET                     0x0
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CIL_PAD_CONFIG0_0_PAD_CIL_SPARE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CSI_CLKEN_OVERRIDE_0
#define CSI_CLKEN_OVERRIDE_0                    _MK_ADDR_CONST(0x253)
#define CSI_CLKEN_OVERRIDE_0_SELWRE                     0x0
#define CSI_CLKEN_OVERRIDE_0_WORD_COUNT                         0x1
#define CSI_CLKEN_OVERRIDE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_RESET_MASK                         _MK_MASK_CONST(0x1fffff)
#define CSI_CLKEN_OVERRIDE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_READ_MASK                  _MK_MASK_CONST(0x1fffff)
#define CSI_CLKEN_OVERRIDE_0_WRITE_MASK                         _MK_MASK_CONST(0x1fffff)
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_RANGE                        0:0
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_WOFFSET                      0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_INIT_ENUM                    CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_CLK_GATED                    _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CLKEN_OVR_CLK_ALWAYS_ON                        _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(1)
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_RANGE                    1:1
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_DBG_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_SHIFT                     _MK_SHIFT_CONST(2)
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_FIELD                     _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_RANGE                     2:2
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_WOFFSET                   0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_INIT_ENUM                 CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_CLK_GATED                 _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FV_CLKEN_OVR_CLK_ALWAYS_ON                     _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_SHIFT                     _MK_SHIFT_CONST(3)
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_FIELD                     _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_RANGE                     3:3
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_WOFFSET                   0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_INIT_ENUM                 CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_CLK_GATED                 _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FA_CLKEN_OVR_CLK_ALWAYS_ON                     _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_SHIFT                     _MK_SHIFT_CONST(4)
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_FIELD                     _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_RANGE                     4:4
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_WOFFSET                   0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_INIT_ENUM                 CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_CLK_GATED                 _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FB_CLKEN_OVR_CLK_ALWAYS_ON                     _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_FC_CLKEN_OVR_SHIFT                     _MK_SHIFT_CONST(5)
#define CSI_CLKEN_OVERRIDE_0_CSI_FC_CLKEN_OVR_FIELD                     _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_FC_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_FC_CLKEN_OVR_RANGE                     5:5
#define CSI_CLKEN_OVERRIDE_0_CSI_FC_CLKEN_OVR_WOFFSET                   0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_FC_CLKEN_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FC_CLKEN_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_FC_CLKEN_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FC_CLKEN_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FC_CLKEN_OVR_INIT_ENUM                 CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_FC_CLKEN_OVR_CLK_GATED                 _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FC_CLKEN_OVR_CLK_ALWAYS_ON                     _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_FD_CLKEN_OVR_SHIFT                     _MK_SHIFT_CONST(6)
#define CSI_CLKEN_OVERRIDE_0_CSI_FD_CLKEN_OVR_FIELD                     _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_FD_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_FD_CLKEN_OVR_RANGE                     6:6
#define CSI_CLKEN_OVERRIDE_0_CSI_FD_CLKEN_OVR_WOFFSET                   0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_FD_CLKEN_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FD_CLKEN_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_FD_CLKEN_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FD_CLKEN_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FD_CLKEN_OVR_INIT_ENUM                 CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_FD_CLKEN_OVR_CLK_GATED                 _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_FD_CLKEN_OVR_CLK_ALWAYS_ON                     _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(7)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_RANGE                    7:7
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPV_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_RANGE                    8:8
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPA_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(9)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_RANGE                    9:9
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPB_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_HPC_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(10)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPC_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_HPC_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPC_CLKEN_OVR_RANGE                    10:10
#define CSI_CLKEN_OVERRIDE_0_CSI_HPC_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_HPC_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPC_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPC_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPC_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPC_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_HPC_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPC_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_HPD_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(11)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPD_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_HPD_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPD_CLKEN_OVR_RANGE                    11:11
#define CSI_CLKEN_OVERRIDE_0_CSI_HPD_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_HPD_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPD_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPD_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPD_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPD_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_HPD_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPD_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(12)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_RANGE                    12:12
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_HPH_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(13)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_RANGE                    13:13
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPA_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(14)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_RANGE                    14:14
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPB_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_PPC_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(15)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPC_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_PPC_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPC_CLKEN_OVR_RANGE                    15:15
#define CSI_CLKEN_OVERRIDE_0_CSI_PPC_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_PPC_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPC_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPC_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPC_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPC_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_PPC_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPC_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_PPD_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(16)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPD_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_PPD_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPD_CLKEN_OVR_RANGE                    16:16
#define CSI_CLKEN_OVERRIDE_0_CSI_PPD_CLKEN_OVR_WOFFSET                  0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_PPD_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPD_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPD_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPD_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPD_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_PPD_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_PPD_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_SHIFT                   _MK_SHIFT_CONST(17)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_RANGE                   17:17
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_WOFFSET                 0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_INIT_ENUM                       CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_CLK_GATED                       _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILA_CLKEN_OVR_CLK_ALWAYS_ON                   _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_SHIFT                   _MK_SHIFT_CONST(18)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_RANGE                   18:18
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_WOFFSET                 0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_INIT_ENUM                       CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_CLK_GATED                       _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILB_CLKEN_OVR_CLK_ALWAYS_ON                   _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_CILC_CLKEN_OVR_SHIFT                   _MK_SHIFT_CONST(19)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILC_CLKEN_OVR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_CILC_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILC_CLKEN_OVR_RANGE                   19:19
#define CSI_CLKEN_OVERRIDE_0_CSI_CILC_CLKEN_OVR_WOFFSET                 0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_CILC_CLKEN_OVR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILC_CLKEN_OVR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILC_CLKEN_OVR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILC_CLKEN_OVR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILC_CLKEN_OVR_INIT_ENUM                       CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_CILC_CLKEN_OVR_CLK_GATED                       _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILC_CLKEN_OVR_CLK_ALWAYS_ON                   _MK_ENUM_CONST(1)

#define CSI_CLKEN_OVERRIDE_0_CSI_CILD_CLKEN_OVR_SHIFT                   _MK_SHIFT_CONST(20)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILD_CLKEN_OVR_FIELD                   _MK_FIELD_CONST(0x1, CSI_CLKEN_OVERRIDE_0_CSI_CILD_CLKEN_OVR_SHIFT)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILD_CLKEN_OVR_RANGE                   20:20
#define CSI_CLKEN_OVERRIDE_0_CSI_CILD_CLKEN_OVR_WOFFSET                 0x0
#define CSI_CLKEN_OVERRIDE_0_CSI_CILD_CLKEN_OVR_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILD_CLKEN_OVR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILD_CLKEN_OVR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILD_CLKEN_OVR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILD_CLKEN_OVR_INIT_ENUM                       CLK_GATED
#define CSI_CLKEN_OVERRIDE_0_CSI_CILD_CLKEN_OVR_CLK_GATED                       _MK_ENUM_CONST(0)
#define CSI_CLKEN_OVERRIDE_0_CSI_CILD_CLKEN_OVR_CLK_ALWAYS_ON                   _MK_ENUM_CONST(1)


// Register CSI_DEBUG_CONTROL_0
#define CSI_DEBUG_CONTROL_0                     _MK_ADDR_CONST(0x254)
#define CSI_DEBUG_CONTROL_0_SELWRE                      0x0
#define CSI_DEBUG_CONTROL_0_WORD_COUNT                  0x1
#define CSI_DEBUG_CONTROL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_RESET_MASK                  _MK_MASK_CONST(0x1)
#define CSI_DEBUG_CONTROL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define CSI_DEBUG_CONTROL_0_WRITE_MASK                  _MK_MASK_CONST(0x7f7f7f01)
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_FIELD                      _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_DEBUG_EN_SHIFT)
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_RANGE                      0:0
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_WOFFSET                    0x0
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_DISABLED                   _MK_ENUM_CONST(0)
#define CSI_DEBUG_CONTROL_0_DEBUG_EN_ENABLED                    _MK_ENUM_CONST(1)

#define CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_SHIFT                   _MK_SHIFT_CONST(1)
#define CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_FIELD                   _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_SHIFT)
#define CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_RANGE                   1:1
#define CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_WOFFSET                 0x0
#define CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSIA_DBG_SF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_SHIFT                   _MK_SHIFT_CONST(2)
#define CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_FIELD                   _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_SHIFT)
#define CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_RANGE                   2:2
#define CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_WOFFSET                 0x0
#define CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSIB_DBG_SF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_CSIC_DBG_SF_SHIFT                   _MK_SHIFT_CONST(3)
#define CSI_DEBUG_CONTROL_0_CSIC_DBG_SF_FIELD                   _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_CSIC_DBG_SF_SHIFT)
#define CSI_DEBUG_CONTROL_0_CSIC_DBG_SF_RANGE                   3:3
#define CSI_DEBUG_CONTROL_0_CSIC_DBG_SF_WOFFSET                 0x0
#define CSI_DEBUG_CONTROL_0_CSIC_DBG_SF_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSIC_DBG_SF_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSIC_DBG_SF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSIC_DBG_SF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_CSID_DBG_SF_SHIFT                   _MK_SHIFT_CONST(4)
#define CSI_DEBUG_CONTROL_0_CSID_DBG_SF_FIELD                   _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_CSID_DBG_SF_SHIFT)
#define CSI_DEBUG_CONTROL_0_CSID_DBG_SF_RANGE                   4:4
#define CSI_DEBUG_CONTROL_0_CSID_DBG_SF_WOFFSET                 0x0
#define CSI_DEBUG_CONTROL_0_CSID_DBG_SF_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSID_DBG_SF_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSID_DBG_SF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CSID_DBG_SF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_SHIFT                 _MK_SHIFT_CONST(5)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_FIELD                 _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_SHIFT)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_RANGE                 5:5
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_WOFFSET                       0x0
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_SHIFT                 _MK_SHIFT_CONST(6)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_FIELD                 _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_SHIFT)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_RANGE                 6:6
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_WOFFSET                       0x0
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_SHIFT                 _MK_SHIFT_CONST(7)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_FIELD                 _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_SHIFT)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_RANGE                 7:7
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_WOFFSET                       0x0
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_CLR_DBG_CNT_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_SHIFT                 _MK_SHIFT_CONST(8)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_FIELD                 _MK_FIELD_CONST(0x7f, CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_SHIFT)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_RANGE                 14:8
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_WOFFSET                       0x0
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_SHIFT                      _MK_SHIFT_CONST(15)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_FIELD                      _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_SHIFT)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_RANGE                      15:15
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_WOFFSET                    0x0
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_SHIFT                 _MK_SHIFT_CONST(16)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_FIELD                 _MK_FIELD_CONST(0x7f, CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_SHIFT)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_RANGE                 22:16
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_WOFFSET                       0x0
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_SHIFT                      _MK_SHIFT_CONST(23)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_FIELD                      _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_SHIFT)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_RANGE                      23:23
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_WOFFSET                    0x0
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_1_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_SHIFT                 _MK_SHIFT_CONST(24)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_FIELD                 _MK_FIELD_CONST(0x7f, CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_SHIFT)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_RANGE                 30:24
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_WOFFSET                       0x0
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_SEL_2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_SHIFT                      _MK_SHIFT_CONST(31)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_FIELD                      _MK_FIELD_CONST(0x1, CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_SHIFT)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_RANGE                      31:31
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_WOFFSET                    0x0
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_CONTROL_0_DBG_CNT_ROLLED_2_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register CSI_DEBUG_COUNTER_0_0
#define CSI_DEBUG_COUNTER_0_0                   _MK_ADDR_CONST(0x255)
#define CSI_DEBUG_COUNTER_0_0_SELWRE                    0x0
#define CSI_DEBUG_COUNTER_0_0_WORD_COUNT                        0x1
#define CSI_DEBUG_COUNTER_0_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_0_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_0_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_0_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_0_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define CSI_DEBUG_COUNTER_0_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_FIELD                   _MK_FIELD_CONST(0xffffffff, CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_SHIFT)
#define CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_RANGE                   31:0
#define CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_WOFFSET                 0x0
#define CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_0_0_DBG_CNT_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_DEBUG_COUNTER_1_0
#define CSI_DEBUG_COUNTER_1_0                   _MK_ADDR_CONST(0x256)
#define CSI_DEBUG_COUNTER_1_0_SELWRE                    0x0
#define CSI_DEBUG_COUNTER_1_0_WORD_COUNT                        0x1
#define CSI_DEBUG_COUNTER_1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_1_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define CSI_DEBUG_COUNTER_1_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_FIELD                   _MK_FIELD_CONST(0xffffffff, CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_SHIFT)
#define CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_RANGE                   31:0
#define CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_WOFFSET                 0x0
#define CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_1_0_DBG_CNT_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_DEBUG_COUNTER_2_0
#define CSI_DEBUG_COUNTER_2_0                   _MK_ADDR_CONST(0x257)
#define CSI_DEBUG_COUNTER_2_0_SELWRE                    0x0
#define CSI_DEBUG_COUNTER_2_0_WORD_COUNT                        0x1
#define CSI_DEBUG_COUNTER_2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_2_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_2_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define CSI_DEBUG_COUNTER_2_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_FIELD                   _MK_FIELD_CONST(0xffffffff, CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_SHIFT)
#define CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_RANGE                   31:0
#define CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_WOFFSET                 0x0
#define CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_DEBUG_COUNTER_2_0_DBG_CNT_2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0                     _MK_ADDR_CONST(0x258)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_SELWRE                      0x0
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_WORD_COUNT                  0x1
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_READ_MASK                   _MK_MASK_CONST(0xfff1)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_WRITE_MASK                  _MK_MASK_CONST(0xfff1)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_FIELD                       _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_SHIFT)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_RANGE                       0:0
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_ENABLE_LINE_TIMEOUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_FIELD                        _MK_FIELD_CONST(0xfff, CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_SHIFT)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_RANGE                        15:4
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0_PPA_MAX_CLOCKS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0                     _MK_ADDR_CONST(0x259)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_SELWRE                      0x0
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_WORD_COUNT                  0x1
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_READ_MASK                   _MK_MASK_CONST(0xfff1)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_WRITE_MASK                  _MK_MASK_CONST(0xfff1)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_FIELD                       _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_SHIFT)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_RANGE                       0:0
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_ENABLE_LINE_TIMEOUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_FIELD                        _MK_FIELD_CONST(0xfff, CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_SHIFT)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_RANGE                        15:4
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0_PPB_MAX_CLOCKS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0                     _MK_ADDR_CONST(0x25a)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_SELWRE                      0x0
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_WORD_COUNT                  0x1
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_READ_MASK                   _MK_MASK_CONST(0xfff1)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_WRITE_MASK                  _MK_MASK_CONST(0xfff1)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_ENABLE_LINE_TIMEOUT_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_ENABLE_LINE_TIMEOUT_FIELD                       _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_ENABLE_LINE_TIMEOUT_SHIFT)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_ENABLE_LINE_TIMEOUT_RANGE                       0:0
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_ENABLE_LINE_TIMEOUT_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_ENABLE_LINE_TIMEOUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_ENABLE_LINE_TIMEOUT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_ENABLE_LINE_TIMEOUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_ENABLE_LINE_TIMEOUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_MAX_CLOCKS_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_MAX_CLOCKS_FIELD                        _MK_FIELD_CONST(0xfff, CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_MAX_CLOCKS_SHIFT)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_MAX_CLOCKS_RANGE                        15:4
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_MAX_CLOCKS_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_MAX_CLOCKS_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_MAX_CLOCKS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_MAX_CLOCKS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0_PPC_MAX_CLOCKS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0                     _MK_ADDR_CONST(0x25b)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_SELWRE                      0x0
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_WORD_COUNT                  0x1
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_READ_MASK                   _MK_MASK_CONST(0xfff1)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_WRITE_MASK                  _MK_MASK_CONST(0xfff1)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_ENABLE_LINE_TIMEOUT_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_ENABLE_LINE_TIMEOUT_FIELD                       _MK_FIELD_CONST(0x1, CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_ENABLE_LINE_TIMEOUT_SHIFT)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_ENABLE_LINE_TIMEOUT_RANGE                       0:0
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_ENABLE_LINE_TIMEOUT_WOFFSET                     0x0
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_ENABLE_LINE_TIMEOUT_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_ENABLE_LINE_TIMEOUT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_ENABLE_LINE_TIMEOUT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_ENABLE_LINE_TIMEOUT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_MAX_CLOCKS_SHIFT                        _MK_SHIFT_CONST(4)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_MAX_CLOCKS_FIELD                        _MK_FIELD_CONST(0xfff, CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_MAX_CLOCKS_SHIFT)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_MAX_CLOCKS_RANGE                        15:4
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_MAX_CLOCKS_WOFFSET                      0x0
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_MAX_CLOCKS_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_MAX_CLOCKS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_MAX_CLOCKS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0_PPD_MAX_CLOCKS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register CSI_MIPIBIAS_PAD_CONFIG0_0
#define CSI_MIPIBIAS_PAD_CONFIG0_0                      _MK_ADDR_CONST(0x25c)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_SELWRE                       0x0
#define CSI_MIPIBIAS_PAD_CONFIG0_0_WORD_COUNT                   0x1
#define CSI_MIPIBIAS_PAD_CONFIG0_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_RESET_MASK                   _MK_MASK_CONST(0x7070707)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_READ_MASK                    _MK_MASK_CONST(0x7070707)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_WRITE_MASK                   _MK_MASK_CONST(0x7070707)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_FIELD                   _MK_FIELD_CONST(0x7, CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_SHIFT)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_RANGE                   2:0
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_WOFFSET                 0x0
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TERM_REF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_SHIFT                        _MK_SHIFT_CONST(8)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_FIELD                        _MK_FIELD_CONST(0x7, CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_SHIFT)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_RANGE                        10:8
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_WOFFSET                      0x0
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_UP_REF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_SHIFT                        _MK_SHIFT_CONST(16)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_FIELD                        _MK_FIELD_CONST(0x7, CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_SHIFT)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_RANGE                        18:16
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_WOFFSET                      0x0
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_DEFAULT_MASK                 _MK_MASK_CONST(0x7)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_DRIV_DN_REF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_SHIFT                   _MK_SHIFT_CONST(24)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_FIELD                   _MK_FIELD_CONST(0x7, CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_SHIFT)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_RANGE                   26:24
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_WOFFSET                 0x0
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_DEFAULT_MASK                    _MK_MASK_CONST(0x7)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_MIPIBIAS_PAD_CONFIG0_0_PAD_TEST_SEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_CSI_CILA_STATUS_0
#define CSI_CSI_CILA_STATUS_0                   _MK_ADDR_CONST(0x25d)
#define CSI_CSI_CILA_STATUS_0_SELWRE                    0x0
#define CSI_CSI_CILA_STATUS_0_WORD_COUNT                        0x1
#define CSI_CSI_CILA_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x70071)
#define CSI_CSI_CILA_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_SHIFT)
#define CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_RANGE                      0:0
#define CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_WOFFSET                    0x0
#define CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_CLK_LANE_CTRL_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_SHIFT                  _MK_SHIFT_CONST(4)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_RANGE                  4:4
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_SB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_SHIFT                  _MK_SHIFT_CONST(5)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_RANGE                  5:5
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_SOT_MB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_SHIFT                    _MK_SHIFT_CONST(6)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_SHIFT)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_RANGE                    6:6
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_WOFFSET                  0x0
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE0_CTRL_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_RANGE                  16:16
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_SB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_SHIFT                  _MK_SHIFT_CONST(17)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_RANGE                  17:17
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_SOT_MB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_SHIFT                    _MK_SHIFT_CONST(18)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_SHIFT)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_RANGE                    18:18
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_WOFFSET                  0x0
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILA_STATUS_0_CILA_DATA_LANE1_CTRL_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CSI_CSI_CILB_STATUS_0
#define CSI_CSI_CILB_STATUS_0                   _MK_ADDR_CONST(0x25e)
#define CSI_CSI_CILB_STATUS_0_SELWRE                    0x0
#define CSI_CSI_CILB_STATUS_0_WORD_COUNT                        0x1
#define CSI_CSI_CILB_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x70071)
#define CSI_CSI_CILB_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_SHIFT)
#define CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_RANGE                      0:0
#define CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_WOFFSET                    0x0
#define CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_CLK_LANE_CTRL_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_SHIFT                  _MK_SHIFT_CONST(4)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_RANGE                  4:4
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_SB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_SHIFT                  _MK_SHIFT_CONST(5)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_RANGE                  5:5
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_SOT_MB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_SHIFT                    _MK_SHIFT_CONST(6)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_SHIFT)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_RANGE                    6:6
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_WOFFSET                  0x0
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE0_CTRL_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_RANGE                  16:16
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_SB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_SHIFT                  _MK_SHIFT_CONST(17)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_RANGE                  17:17
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_SOT_MB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_SHIFT                    _MK_SHIFT_CONST(18)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_SHIFT)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_RANGE                    18:18
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_WOFFSET                  0x0
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILB_STATUS_0_CILB_DATA_LANE1_CTRL_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CSI_CSI_CILC_STATUS_0
#define CSI_CSI_CILC_STATUS_0                   _MK_ADDR_CONST(0x25f)
#define CSI_CSI_CILC_STATUS_0_SELWRE                    0x0
#define CSI_CSI_CILC_STATUS_0_WORD_COUNT                        0x1
#define CSI_CSI_CILC_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x70071)
#define CSI_CSI_CILC_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_CLK_LANE_CTRL_ERR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_CSI_CILC_STATUS_0_CILC_CLK_LANE_CTRL_ERR_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CILC_STATUS_0_CILC_CLK_LANE_CTRL_ERR_SHIFT)
#define CSI_CSI_CILC_STATUS_0_CILC_CLK_LANE_CTRL_ERR_RANGE                      0:0
#define CSI_CSI_CILC_STATUS_0_CILC_CLK_LANE_CTRL_ERR_WOFFSET                    0x0
#define CSI_CSI_CILC_STATUS_0_CILC_CLK_LANE_CTRL_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_CLK_LANE_CTRL_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_CLK_LANE_CTRL_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_CLK_LANE_CTRL_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_SB_ERR_SHIFT                  _MK_SHIFT_CONST(4)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_SB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_SB_ERR_RANGE                  4:4
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_SB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_SB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_SB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_SB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_SB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_MB_ERR_SHIFT                  _MK_SHIFT_CONST(5)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_MB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_MB_ERR_RANGE                  5:5
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_MB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_MB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_MB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_MB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_SOT_MB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_CTRL_ERR_SHIFT                    _MK_SHIFT_CONST(6)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_CTRL_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_CTRL_ERR_SHIFT)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_CTRL_ERR_RANGE                    6:6
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_CTRL_ERR_WOFFSET                  0x0
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_CTRL_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_CTRL_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_CTRL_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE0_CTRL_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_SB_ERR_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_SB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_SB_ERR_RANGE                  16:16
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_SB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_SB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_SB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_SB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_SB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_MB_ERR_SHIFT                  _MK_SHIFT_CONST(17)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_MB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_MB_ERR_RANGE                  17:17
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_MB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_MB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_MB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_MB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_SOT_MB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_CTRL_ERR_SHIFT                    _MK_SHIFT_CONST(18)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_CTRL_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_CTRL_ERR_SHIFT)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_CTRL_ERR_RANGE                    18:18
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_CTRL_ERR_WOFFSET                  0x0
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_CTRL_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_CTRL_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_CTRL_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILC_STATUS_0_CILC_DATA_LANE1_CTRL_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CSI_CSI_CILD_STATUS_0
#define CSI_CSI_CILD_STATUS_0                   _MK_ADDR_CONST(0x260)
#define CSI_CSI_CILD_STATUS_0_SELWRE                    0x0
#define CSI_CSI_CILD_STATUS_0_WORD_COUNT                        0x1
#define CSI_CSI_CILD_STATUS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_READ_MASK                         _MK_MASK_CONST(0x70071)
#define CSI_CSI_CILD_STATUS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_CLK_LANE_CTRL_ERR_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_CSI_CILD_STATUS_0_CILD_CLK_LANE_CTRL_ERR_FIELD                      _MK_FIELD_CONST(0x1, CSI_CSI_CILD_STATUS_0_CILD_CLK_LANE_CTRL_ERR_SHIFT)
#define CSI_CSI_CILD_STATUS_0_CILD_CLK_LANE_CTRL_ERR_RANGE                      0:0
#define CSI_CSI_CILD_STATUS_0_CILD_CLK_LANE_CTRL_ERR_WOFFSET                    0x0
#define CSI_CSI_CILD_STATUS_0_CILD_CLK_LANE_CTRL_ERR_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_CLK_LANE_CTRL_ERR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_CLK_LANE_CTRL_ERR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_CLK_LANE_CTRL_ERR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_SB_ERR_SHIFT                  _MK_SHIFT_CONST(4)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_SB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_SB_ERR_RANGE                  4:4
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_SB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_SB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_SB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_SB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_SB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_MB_ERR_SHIFT                  _MK_SHIFT_CONST(5)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_MB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_MB_ERR_RANGE                  5:5
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_MB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_MB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_MB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_MB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_SOT_MB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_CTRL_ERR_SHIFT                    _MK_SHIFT_CONST(6)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_CTRL_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_CTRL_ERR_SHIFT)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_CTRL_ERR_RANGE                    6:6
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_CTRL_ERR_WOFFSET                  0x0
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_CTRL_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_CTRL_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_CTRL_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE0_CTRL_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_SB_ERR_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_SB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_SB_ERR_SHIFT)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_SB_ERR_RANGE                  16:16
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_SB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_SB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_SB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_SB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_SB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_MB_ERR_SHIFT                  _MK_SHIFT_CONST(17)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_MB_ERR_FIELD                  _MK_FIELD_CONST(0x1, CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_MB_ERR_SHIFT)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_MB_ERR_RANGE                  17:17
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_MB_ERR_WOFFSET                        0x0
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_MB_ERR_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_MB_ERR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_MB_ERR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_SOT_MB_ERR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_CTRL_ERR_SHIFT                    _MK_SHIFT_CONST(18)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_CTRL_ERR_FIELD                    _MK_FIELD_CONST(0x1, CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_CTRL_ERR_SHIFT)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_CTRL_ERR_RANGE                    18:18
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_CTRL_ERR_WOFFSET                  0x0
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_CTRL_ERR_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_CTRL_ERR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_CTRL_ERR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_CSI_CILD_STATUS_0_CILD_DATA_LANE1_CTRL_ERR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register CSI_STALL_COUNTER_0
#define CSI_STALL_COUNTER_0                     _MK_ADDR_CONST(0x261)
#define CSI_STALL_COUNTER_0_SELWRE                      0x0
#define CSI_STALL_COUNTER_0_WORD_COUNT                  0x1
#define CSI_STALL_COUNTER_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CSI_STALL_COUNTER_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define CSI_STALL_COUNTER_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CSI_STALL_COUNTER_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_STALL_COUNTER_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define CSI_STALL_COUNTER_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_A_COUNT_SHIFT                  _MK_SHIFT_CONST(0)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_A_COUNT_FIELD                  _MK_FIELD_CONST(0xff, CSI_STALL_COUNTER_0_STALL_SENSOR_A_COUNT_SHIFT)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_A_COUNT_RANGE                  7:0
#define CSI_STALL_COUNTER_0_STALL_SENSOR_A_COUNT_WOFFSET                        0x0
#define CSI_STALL_COUNTER_0_STALL_SENSOR_A_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_A_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_A_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_A_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_STALL_COUNTER_0_STALL_SENSOR_B_COUNT_SHIFT                  _MK_SHIFT_CONST(8)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_B_COUNT_FIELD                  _MK_FIELD_CONST(0xff, CSI_STALL_COUNTER_0_STALL_SENSOR_B_COUNT_SHIFT)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_B_COUNT_RANGE                  15:8
#define CSI_STALL_COUNTER_0_STALL_SENSOR_B_COUNT_WOFFSET                        0x0
#define CSI_STALL_COUNTER_0_STALL_SENSOR_B_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_B_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_B_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_B_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_STALL_COUNTER_0_STALL_SENSOR_C_COUNT_SHIFT                  _MK_SHIFT_CONST(16)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_C_COUNT_FIELD                  _MK_FIELD_CONST(0xff, CSI_STALL_COUNTER_0_STALL_SENSOR_C_COUNT_SHIFT)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_C_COUNT_RANGE                  23:16
#define CSI_STALL_COUNTER_0_STALL_SENSOR_C_COUNT_WOFFSET                        0x0
#define CSI_STALL_COUNTER_0_STALL_SENSOR_C_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_C_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_C_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_C_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_STALL_COUNTER_0_STALL_SENSOR_D_COUNT_SHIFT                  _MK_SHIFT_CONST(24)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_D_COUNT_FIELD                  _MK_FIELD_CONST(0xff, CSI_STALL_COUNTER_0_STALL_SENSOR_D_COUNT_SHIFT)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_D_COUNT_RANGE                  31:24
#define CSI_STALL_COUNTER_0_STALL_SENSOR_D_COUNT_WOFFSET                        0x0
#define CSI_STALL_COUNTER_0_STALL_SENSOR_D_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_D_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_D_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_STALL_COUNTER_0_STALL_SENSOR_D_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CSI_PATTERN_GENERATOR_0
#define CSI_PATTERN_GENERATOR_0                 _MK_ADDR_CONST(0x262)
#define CSI_PATTERN_GENERATOR_0_SELWRE                  0x0
#define CSI_PATTERN_GENERATOR_0_WORD_COUNT                      0x1
#define CSI_PATTERN_GENERATOR_0_RESET_VAL                       _MK_MASK_CONST(0x8080000)
#define CSI_PATTERN_GENERATOR_0_RESET_MASK                      _MK_MASK_CONST(0xffffffff)
#define CSI_PATTERN_GENERATOR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define CSI_PATTERN_GENERATOR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_A_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_A_FIELD                       _MK_FIELD_CONST(0x1, CSI_PATTERN_GENERATOR_0_PG_ENABLE_A_SHIFT)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_A_RANGE                       0:0
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_A_WOFFSET                     0x0
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_A_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_A_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_A_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_A_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_B_SHIFT                       _MK_SHIFT_CONST(1)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_B_FIELD                       _MK_FIELD_CONST(0x1, CSI_PATTERN_GENERATOR_0_PG_ENABLE_B_SHIFT)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_B_RANGE                       1:1
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_B_WOFFSET                     0x0
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_B_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_B_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_B_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_B_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_C_SHIFT                       _MK_SHIFT_CONST(2)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_C_FIELD                       _MK_FIELD_CONST(0x1, CSI_PATTERN_GENERATOR_0_PG_ENABLE_C_SHIFT)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_C_RANGE                       2:2
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_C_WOFFSET                     0x0
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_C_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_C_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_C_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_C_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_D_SHIFT                       _MK_SHIFT_CONST(3)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_D_FIELD                       _MK_FIELD_CONST(0x1, CSI_PATTERN_GENERATOR_0_PG_ENABLE_D_SHIFT)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_D_RANGE                       3:3
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_D_WOFFSET                     0x0
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_D_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_ENABLE_D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_A_SHIFT                     _MK_SHIFT_CONST(4)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_A_FIELD                     _MK_FIELD_CONST(0x1, CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_A_SHIFT)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_A_RANGE                     4:4
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_A_WOFFSET                   0x0
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_A_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_A_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_A_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_A_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_B_SHIFT                     _MK_SHIFT_CONST(5)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_B_FIELD                     _MK_FIELD_CONST(0x1, CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_B_SHIFT)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_B_RANGE                     5:5
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_B_WOFFSET                   0x0
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_B_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_C_SHIFT                     _MK_SHIFT_CONST(6)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_C_FIELD                     _MK_FIELD_CONST(0x1, CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_C_SHIFT)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_C_RANGE                     6:6
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_C_WOFFSET                   0x0
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_C_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_C_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_C_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_C_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_D_SHIFT                     _MK_SHIFT_CONST(7)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_D_FIELD                     _MK_FIELD_CONST(0x1, CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_D_SHIFT)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_D_RANGE                     7:7
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_D_WOFFSET                   0x0
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_D_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_D_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_D_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_AUTO_INC_D_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PATTERN_GENERATOR_0_PG_MODE_A_SHIFT                 _MK_SHIFT_CONST(8)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_A_FIELD                 _MK_FIELD_CONST(0x3, CSI_PATTERN_GENERATOR_0_PG_MODE_A_SHIFT)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_A_RANGE                 9:8
#define CSI_PATTERN_GENERATOR_0_PG_MODE_A_WOFFSET                       0x0
#define CSI_PATTERN_GENERATOR_0_PG_MODE_A_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_A_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_A_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_A_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_A_DIRECT                        _MK_ENUM_CONST(0)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_A_SINE_LUT                      _MK_ENUM_CONST(1)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_A_PATCH                 _MK_ENUM_CONST(2)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_A_RSVD                  _MK_ENUM_CONST(3)

#define CSI_PATTERN_GENERATOR_0_PG_MODE_B_SHIFT                 _MK_SHIFT_CONST(10)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_B_FIELD                 _MK_FIELD_CONST(0x3, CSI_PATTERN_GENERATOR_0_PG_MODE_B_SHIFT)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_B_RANGE                 11:10
#define CSI_PATTERN_GENERATOR_0_PG_MODE_B_WOFFSET                       0x0
#define CSI_PATTERN_GENERATOR_0_PG_MODE_B_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_B_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_B_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_B_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_B_DIRECT                        _MK_ENUM_CONST(0)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_B_SINE_LUT                      _MK_ENUM_CONST(1)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_B_PATCH                 _MK_ENUM_CONST(2)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_B_RSVD                  _MK_ENUM_CONST(3)

#define CSI_PATTERN_GENERATOR_0_PG_MODE_C_SHIFT                 _MK_SHIFT_CONST(12)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_C_FIELD                 _MK_FIELD_CONST(0x3, CSI_PATTERN_GENERATOR_0_PG_MODE_C_SHIFT)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_C_RANGE                 13:12
#define CSI_PATTERN_GENERATOR_0_PG_MODE_C_WOFFSET                       0x0
#define CSI_PATTERN_GENERATOR_0_PG_MODE_C_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_C_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_C_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_C_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_C_DIRECT                        _MK_ENUM_CONST(0)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_C_SINE_LUT                      _MK_ENUM_CONST(1)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_C_PATCH                 _MK_ENUM_CONST(2)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_C_RSVD                  _MK_ENUM_CONST(3)

#define CSI_PATTERN_GENERATOR_0_PG_MODE_D_SHIFT                 _MK_SHIFT_CONST(14)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_D_FIELD                 _MK_FIELD_CONST(0x3, CSI_PATTERN_GENERATOR_0_PG_MODE_D_SHIFT)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_D_RANGE                 15:14
#define CSI_PATTERN_GENERATOR_0_PG_MODE_D_WOFFSET                       0x0
#define CSI_PATTERN_GENERATOR_0_PG_MODE_D_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_D_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_D_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_D_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_D_DIRECT                        _MK_ENUM_CONST(0)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_D_SINE_LUT                      _MK_ENUM_CONST(1)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_D_PATCH                 _MK_ENUM_CONST(2)
#define CSI_PATTERN_GENERATOR_0_PG_MODE_D_RSVD                  _MK_ENUM_CONST(3)

#define CSI_PATTERN_GENERATOR_0_PG_HBLANK_SHIFT                 _MK_SHIFT_CONST(16)
#define CSI_PATTERN_GENERATOR_0_PG_HBLANK_FIELD                 _MK_FIELD_CONST(0xff, CSI_PATTERN_GENERATOR_0_PG_HBLANK_SHIFT)
#define CSI_PATTERN_GENERATOR_0_PG_HBLANK_RANGE                 23:16
#define CSI_PATTERN_GENERATOR_0_PG_HBLANK_WOFFSET                       0x0
#define CSI_PATTERN_GENERATOR_0_PG_HBLANK_DEFAULT                       _MK_MASK_CONST(0x8)
#define CSI_PATTERN_GENERATOR_0_PG_HBLANK_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CSI_PATTERN_GENERATOR_0_PG_HBLANK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_HBLANK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define CSI_PATTERN_GENERATOR_0_PG_VBLANK_SHIFT                 _MK_SHIFT_CONST(24)
#define CSI_PATTERN_GENERATOR_0_PG_VBLANK_FIELD                 _MK_FIELD_CONST(0xff, CSI_PATTERN_GENERATOR_0_PG_VBLANK_SHIFT)
#define CSI_PATTERN_GENERATOR_0_PG_VBLANK_RANGE                 31:24
#define CSI_PATTERN_GENERATOR_0_PG_VBLANK_WOFFSET                       0x0
#define CSI_PATTERN_GENERATOR_0_PG_VBLANK_DEFAULT                       _MK_MASK_CONST(0x8)
#define CSI_PATTERN_GENERATOR_0_PG_VBLANK_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define CSI_PATTERN_GENERATOR_0_PG_VBLANK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PATTERN_GENERATOR_0_PG_VBLANK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CSI_PG_PHASE_0
#define CSI_PG_PHASE_0                  _MK_ADDR_CONST(0x263)
#define CSI_PG_PHASE_0_SELWRE                   0x0
#define CSI_PG_PHASE_0_WORD_COUNT                       0x1
#define CSI_PG_PHASE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_PG_PHASE_0_RESET_MASK                       _MK_MASK_CONST(0x3fff)
#define CSI_PG_PHASE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_PG_PHASE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PG_PHASE_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define CSI_PG_PHASE_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define CSI_PG_PHASE_0_PG_PHASE_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_PG_PHASE_0_PG_PHASE_FIELD                   _MK_FIELD_CONST(0x3fff, CSI_PG_PHASE_0_PG_PHASE_SHIFT)
#define CSI_PG_PHASE_0_PG_PHASE_RANGE                   13:0
#define CSI_PG_PHASE_0_PG_PHASE_WOFFSET                 0x0
#define CSI_PG_PHASE_0_PG_PHASE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PG_PHASE_0_PG_PHASE_DEFAULT_MASK                    _MK_MASK_CONST(0x3fff)
#define CSI_PG_PHASE_0_PG_PHASE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PG_PHASE_0_PG_PHASE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_PG_RED_FREQ_0
#define CSI_PG_RED_FREQ_0                       _MK_ADDR_CONST(0x264)
#define CSI_PG_RED_FREQ_0_SELWRE                        0x0
#define CSI_PG_RED_FREQ_0_WORD_COUNT                    0x1
#define CSI_PG_RED_FREQ_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define CSI_PG_RED_FREQ_0_RESET_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define CSI_PG_RED_FREQ_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define CSI_PG_RED_FREQ_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define CSI_PG_RED_FREQ_0_READ_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define CSI_PG_RED_FREQ_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define CSI_PG_RED_FREQ_0_PG_RED_HOR_INIT_FREQ_SHIFT                    _MK_SHIFT_CONST(0)
#define CSI_PG_RED_FREQ_0_PG_RED_HOR_INIT_FREQ_FIELD                    _MK_FIELD_CONST(0x3fff, CSI_PG_RED_FREQ_0_PG_RED_HOR_INIT_FREQ_SHIFT)
#define CSI_PG_RED_FREQ_0_PG_RED_HOR_INIT_FREQ_RANGE                    13:0
#define CSI_PG_RED_FREQ_0_PG_RED_HOR_INIT_FREQ_WOFFSET                  0x0
#define CSI_PG_RED_FREQ_0_PG_RED_HOR_INIT_FREQ_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PG_RED_FREQ_0_PG_RED_HOR_INIT_FREQ_DEFAULT_MASK                     _MK_MASK_CONST(0x3fff)
#define CSI_PG_RED_FREQ_0_PG_RED_HOR_INIT_FREQ_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PG_RED_FREQ_0_PG_RED_HOR_INIT_FREQ_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define CSI_PG_RED_FREQ_0_PG_RED_VERT_INIT_FREQ_SHIFT                   _MK_SHIFT_CONST(16)
#define CSI_PG_RED_FREQ_0_PG_RED_VERT_INIT_FREQ_FIELD                   _MK_FIELD_CONST(0x3fff, CSI_PG_RED_FREQ_0_PG_RED_VERT_INIT_FREQ_SHIFT)
#define CSI_PG_RED_FREQ_0_PG_RED_VERT_INIT_FREQ_RANGE                   29:16
#define CSI_PG_RED_FREQ_0_PG_RED_VERT_INIT_FREQ_WOFFSET                 0x0
#define CSI_PG_RED_FREQ_0_PG_RED_VERT_INIT_FREQ_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PG_RED_FREQ_0_PG_RED_VERT_INIT_FREQ_DEFAULT_MASK                    _MK_MASK_CONST(0x3fff)
#define CSI_PG_RED_FREQ_0_PG_RED_VERT_INIT_FREQ_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PG_RED_FREQ_0_PG_RED_VERT_INIT_FREQ_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register CSI_PG_RED_FREQ_RATE_0
#define CSI_PG_RED_FREQ_RATE_0                  _MK_ADDR_CONST(0x265)
#define CSI_PG_RED_FREQ_RATE_0_SELWRE                   0x0
#define CSI_PG_RED_FREQ_RATE_0_WORD_COUNT                       0x1
#define CSI_PG_RED_FREQ_RATE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define CSI_PG_RED_FREQ_RATE_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_PG_RED_FREQ_RATE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define CSI_PG_RED_FREQ_RATE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define CSI_PG_RED_FREQ_RATE_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define CSI_PG_RED_FREQ_RATE_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_PG_RED_FREQ_RATE_0_PG_RED_HOR_FREQ_RATE_SHIFT                       _MK_SHIFT_CONST(0)
#define CSI_PG_RED_FREQ_RATE_0_PG_RED_HOR_FREQ_RATE_FIELD                       _MK_FIELD_CONST(0xff, CSI_PG_RED_FREQ_RATE_0_PG_RED_HOR_FREQ_RATE_SHIFT)
#define CSI_PG_RED_FREQ_RATE_0_PG_RED_HOR_FREQ_RATE_RANGE                       7:0
#define CSI_PG_RED_FREQ_RATE_0_PG_RED_HOR_FREQ_RATE_WOFFSET                     0x0
#define CSI_PG_RED_FREQ_RATE_0_PG_RED_HOR_FREQ_RATE_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PG_RED_FREQ_RATE_0_PG_RED_HOR_FREQ_RATE_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define CSI_PG_RED_FREQ_RATE_0_PG_RED_HOR_FREQ_RATE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PG_RED_FREQ_RATE_0_PG_RED_HOR_FREQ_RATE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define CSI_PG_RED_FREQ_RATE_0_PG_RED_VERT_FREQ_RATE_SHIFT                      _MK_SHIFT_CONST(8)
#define CSI_PG_RED_FREQ_RATE_0_PG_RED_VERT_FREQ_RATE_FIELD                      _MK_FIELD_CONST(0xff, CSI_PG_RED_FREQ_RATE_0_PG_RED_VERT_FREQ_RATE_SHIFT)
#define CSI_PG_RED_FREQ_RATE_0_PG_RED_VERT_FREQ_RATE_RANGE                      15:8
#define CSI_PG_RED_FREQ_RATE_0_PG_RED_VERT_FREQ_RATE_WOFFSET                    0x0
#define CSI_PG_RED_FREQ_RATE_0_PG_RED_VERT_FREQ_RATE_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PG_RED_FREQ_RATE_0_PG_RED_VERT_FREQ_RATE_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define CSI_PG_RED_FREQ_RATE_0_PG_RED_VERT_FREQ_RATE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PG_RED_FREQ_RATE_0_PG_RED_VERT_FREQ_RATE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register CSI_PG_GREEN_FREQ_0
#define CSI_PG_GREEN_FREQ_0                     _MK_ADDR_CONST(0x266)
#define CSI_PG_GREEN_FREQ_0_SELWRE                      0x0
#define CSI_PG_GREEN_FREQ_0_WORD_COUNT                  0x1
#define CSI_PG_GREEN_FREQ_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define CSI_PG_GREEN_FREQ_0_RESET_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define CSI_PG_GREEN_FREQ_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define CSI_PG_GREEN_FREQ_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define CSI_PG_GREEN_FREQ_0_READ_MASK                   _MK_MASK_CONST(0x3fff3fff)
#define CSI_PG_GREEN_FREQ_0_WRITE_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define CSI_PG_GREEN_FREQ_0_PG_GREEN_HOR_INIT_FREQ_SHIFT                        _MK_SHIFT_CONST(0)
#define CSI_PG_GREEN_FREQ_0_PG_GREEN_HOR_INIT_FREQ_FIELD                        _MK_FIELD_CONST(0x3fff, CSI_PG_GREEN_FREQ_0_PG_GREEN_HOR_INIT_FREQ_SHIFT)
#define CSI_PG_GREEN_FREQ_0_PG_GREEN_HOR_INIT_FREQ_RANGE                        13:0
#define CSI_PG_GREEN_FREQ_0_PG_GREEN_HOR_INIT_FREQ_WOFFSET                      0x0
#define CSI_PG_GREEN_FREQ_0_PG_GREEN_HOR_INIT_FREQ_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PG_GREEN_FREQ_0_PG_GREEN_HOR_INIT_FREQ_DEFAULT_MASK                 _MK_MASK_CONST(0x3fff)
#define CSI_PG_GREEN_FREQ_0_PG_GREEN_HOR_INIT_FREQ_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PG_GREEN_FREQ_0_PG_GREEN_HOR_INIT_FREQ_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define CSI_PG_GREEN_FREQ_0_PG_GREEN_VERT_INIT_FREQ_SHIFT                       _MK_SHIFT_CONST(16)
#define CSI_PG_GREEN_FREQ_0_PG_GREEN_VERT_INIT_FREQ_FIELD                       _MK_FIELD_CONST(0x3fff, CSI_PG_GREEN_FREQ_0_PG_GREEN_VERT_INIT_FREQ_SHIFT)
#define CSI_PG_GREEN_FREQ_0_PG_GREEN_VERT_INIT_FREQ_RANGE                       29:16
#define CSI_PG_GREEN_FREQ_0_PG_GREEN_VERT_INIT_FREQ_WOFFSET                     0x0
#define CSI_PG_GREEN_FREQ_0_PG_GREEN_VERT_INIT_FREQ_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PG_GREEN_FREQ_0_PG_GREEN_VERT_INIT_FREQ_DEFAULT_MASK                        _MK_MASK_CONST(0x3fff)
#define CSI_PG_GREEN_FREQ_0_PG_GREEN_VERT_INIT_FREQ_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PG_GREEN_FREQ_0_PG_GREEN_VERT_INIT_FREQ_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register CSI_PG_GREEN_FREQ_RATE_0
#define CSI_PG_GREEN_FREQ_RATE_0                        _MK_ADDR_CONST(0x267)
#define CSI_PG_GREEN_FREQ_RATE_0_SELWRE                         0x0
#define CSI_PG_GREEN_FREQ_RATE_0_WORD_COUNT                     0x1
#define CSI_PG_GREEN_FREQ_RATE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define CSI_PG_GREEN_FREQ_RATE_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define CSI_PG_GREEN_FREQ_RATE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define CSI_PG_GREEN_FREQ_RATE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define CSI_PG_GREEN_FREQ_RATE_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define CSI_PG_GREEN_FREQ_RATE_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_HOR_FREQ_RATE_SHIFT                   _MK_SHIFT_CONST(0)
#define CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_HOR_FREQ_RATE_FIELD                   _MK_FIELD_CONST(0xff, CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_HOR_FREQ_RATE_SHIFT)
#define CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_HOR_FREQ_RATE_RANGE                   7:0
#define CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_HOR_FREQ_RATE_WOFFSET                 0x0
#define CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_HOR_FREQ_RATE_DEFAULT                 _MK_MASK_CONST(0x0)
#define CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_HOR_FREQ_RATE_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_HOR_FREQ_RATE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_HOR_FREQ_RATE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_VERT_FREQ_RATE_SHIFT                  _MK_SHIFT_CONST(8)
#define CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_VERT_FREQ_RATE_FIELD                  _MK_FIELD_CONST(0xff, CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_VERT_FREQ_RATE_SHIFT)
#define CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_VERT_FREQ_RATE_RANGE                  15:8
#define CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_VERT_FREQ_RATE_WOFFSET                        0x0
#define CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_VERT_FREQ_RATE_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_VERT_FREQ_RATE_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_VERT_FREQ_RATE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PG_GREEN_FREQ_RATE_0_PG_GREEN_VERT_FREQ_RATE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register CSI_PG_BLUE_FREQ_0
#define CSI_PG_BLUE_FREQ_0                      _MK_ADDR_CONST(0x268)
#define CSI_PG_BLUE_FREQ_0_SELWRE                       0x0
#define CSI_PG_BLUE_FREQ_0_WORD_COUNT                   0x1
#define CSI_PG_BLUE_FREQ_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define CSI_PG_BLUE_FREQ_0_RESET_MASK                   _MK_MASK_CONST(0x3fff3fff)
#define CSI_PG_BLUE_FREQ_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define CSI_PG_BLUE_FREQ_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define CSI_PG_BLUE_FREQ_0_READ_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define CSI_PG_BLUE_FREQ_0_WRITE_MASK                   _MK_MASK_CONST(0x3fff3fff)
#define CSI_PG_BLUE_FREQ_0_PG_BLUE_HOR_INIT_FREQ_SHIFT                  _MK_SHIFT_CONST(0)
#define CSI_PG_BLUE_FREQ_0_PG_BLUE_HOR_INIT_FREQ_FIELD                  _MK_FIELD_CONST(0x3fff, CSI_PG_BLUE_FREQ_0_PG_BLUE_HOR_INIT_FREQ_SHIFT)
#define CSI_PG_BLUE_FREQ_0_PG_BLUE_HOR_INIT_FREQ_RANGE                  13:0
#define CSI_PG_BLUE_FREQ_0_PG_BLUE_HOR_INIT_FREQ_WOFFSET                        0x0
#define CSI_PG_BLUE_FREQ_0_PG_BLUE_HOR_INIT_FREQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PG_BLUE_FREQ_0_PG_BLUE_HOR_INIT_FREQ_DEFAULT_MASK                   _MK_MASK_CONST(0x3fff)
#define CSI_PG_BLUE_FREQ_0_PG_BLUE_HOR_INIT_FREQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define CSI_PG_BLUE_FREQ_0_PG_BLUE_HOR_INIT_FREQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define CSI_PG_BLUE_FREQ_0_PG_BLUE_VERT_INIT_FREQ_SHIFT                 _MK_SHIFT_CONST(16)
#define CSI_PG_BLUE_FREQ_0_PG_BLUE_VERT_INIT_FREQ_FIELD                 _MK_FIELD_CONST(0x3fff, CSI_PG_BLUE_FREQ_0_PG_BLUE_VERT_INIT_FREQ_SHIFT)
#define CSI_PG_BLUE_FREQ_0_PG_BLUE_VERT_INIT_FREQ_RANGE                 29:16
#define CSI_PG_BLUE_FREQ_0_PG_BLUE_VERT_INIT_FREQ_WOFFSET                       0x0
#define CSI_PG_BLUE_FREQ_0_PG_BLUE_VERT_INIT_FREQ_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PG_BLUE_FREQ_0_PG_BLUE_VERT_INIT_FREQ_DEFAULT_MASK                  _MK_MASK_CONST(0x3fff)
#define CSI_PG_BLUE_FREQ_0_PG_BLUE_VERT_INIT_FREQ_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define CSI_PG_BLUE_FREQ_0_PG_BLUE_VERT_INIT_FREQ_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register CSI_PG_BLUE_FREQ_RATE_0
#define CSI_PG_BLUE_FREQ_RATE_0                 _MK_ADDR_CONST(0x269)
#define CSI_PG_BLUE_FREQ_RATE_0_SELWRE                  0x0
#define CSI_PG_BLUE_FREQ_RATE_0_WORD_COUNT                      0x1
#define CSI_PG_BLUE_FREQ_RATE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define CSI_PG_BLUE_FREQ_RATE_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define CSI_PG_BLUE_FREQ_RATE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define CSI_PG_BLUE_FREQ_RATE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define CSI_PG_BLUE_FREQ_RATE_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define CSI_PG_BLUE_FREQ_RATE_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_HOR_FREQ_RATE_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_HOR_FREQ_RATE_FIELD                     _MK_FIELD_CONST(0xff, CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_HOR_FREQ_RATE_SHIFT)
#define CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_HOR_FREQ_RATE_RANGE                     7:0
#define CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_HOR_FREQ_RATE_WOFFSET                   0x0
#define CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_HOR_FREQ_RATE_DEFAULT                   _MK_MASK_CONST(0x0)
#define CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_HOR_FREQ_RATE_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_HOR_FREQ_RATE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_HOR_FREQ_RATE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_VERT_FREQ_RATE_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_VERT_FREQ_RATE_FIELD                    _MK_FIELD_CONST(0xff, CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_VERT_FREQ_RATE_SHIFT)
#define CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_VERT_FREQ_RATE_RANGE                    15:8
#define CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_VERT_FREQ_RATE_WOFFSET                  0x0
#define CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_VERT_FREQ_RATE_DEFAULT                  _MK_MASK_CONST(0x0)
#define CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_VERT_FREQ_RATE_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_VERT_FREQ_RATE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define CSI_PG_BLUE_FREQ_RATE_0_PG_BLUE_VERT_FREQ_RATE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Packet SENSOR2CIL_PKT
#define SENSOR2CIL_PKT_SIZE 10

#define SENSOR2CIL_PKT_BYTE_SHIFT                       _MK_SHIFT_CONST(0)
#define SENSOR2CIL_PKT_BYTE_FIELD                       _MK_FIELD_CONST(0xff, SENSOR2CIL_PKT_BYTE_SHIFT)
#define SENSOR2CIL_PKT_BYTE_RANGE                       _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define SENSOR2CIL_PKT_BYTE_ROW                 0

#define SENSOR2CIL_PKT_SOT_SHIFT                        _MK_SHIFT_CONST(8)
#define SENSOR2CIL_PKT_SOT_FIELD                        _MK_FIELD_CONST(0x1, SENSOR2CIL_PKT_SOT_SHIFT)
#define SENSOR2CIL_PKT_SOT_RANGE                        _MK_SHIFT_CONST(8):_MK_SHIFT_CONST(8)
#define SENSOR2CIL_PKT_SOT_ROW                  0

#define SENSOR2CIL_PKT_EOT_SHIFT                        _MK_SHIFT_CONST(9)
#define SENSOR2CIL_PKT_EOT_FIELD                        _MK_FIELD_CONST(0x1, SENSOR2CIL_PKT_EOT_SHIFT)
#define SENSOR2CIL_PKT_EOT_RANGE                        _MK_SHIFT_CONST(9):_MK_SHIFT_CONST(9)
#define SENSOR2CIL_PKT_EOT_ROW                  0


// Packet CIL2CSI_PKT
#define CIL2CSI_PKT_SIZE 8

#define CIL2CSI_PKT_BYTE_SHIFT                  _MK_SHIFT_CONST(0)
#define CIL2CSI_PKT_BYTE_FIELD                  _MK_FIELD_CONST(0xff, CIL2CSI_PKT_BYTE_SHIFT)
#define CIL2CSI_PKT_BYTE_RANGE                  _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CIL2CSI_PKT_BYTE_ROW                    0


// Packet VI2CSI_HOST_PKT
#define VI2CSI_HOST_PKT_SIZE 33

#define VI2CSI_HOST_PKT_HOSTDATA_SHIFT                  _MK_SHIFT_CONST(0)
#define VI2CSI_HOST_PKT_HOSTDATA_FIELD                  _MK_FIELD_CONST(0xffffffff, VI2CSI_HOST_PKT_HOSTDATA_SHIFT)
#define VI2CSI_HOST_PKT_HOSTDATA_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define VI2CSI_HOST_PKT_HOSTDATA_ROW                    0

#define VI2CSI_HOST_PKT_TAG_SHIFT                       _MK_SHIFT_CONST(32)
#define VI2CSI_HOST_PKT_TAG_FIELD                       _MK_FIELD_CONST(0x1, VI2CSI_HOST_PKT_TAG_SHIFT)
#define VI2CSI_HOST_PKT_TAG_RANGE                       _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define VI2CSI_HOST_PKT_TAG_ROW                 0


// Packet VI2CSI_VIP_PKT
#define VI2CSI_VIP_PKT_SIZE 16

#define VI2CSI_VIP_PKT_VIPDATA_SHIFT                    _MK_SHIFT_CONST(0)
#define VI2CSI_VIP_PKT_VIPDATA_FIELD                    _MK_FIELD_CONST(0xffff, VI2CSI_VIP_PKT_VIPDATA_SHIFT)
#define VI2CSI_VIP_PKT_VIPDATA_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(0)
#define VI2CSI_VIP_PKT_VIPDATA_ROW                      0


// Packet CSI2VI_PKT
#define CSI2VI_PKT_SIZE 29

#define CSI2VI_PKT_VIDEO_DATA_Y_R_SHIFT                 _MK_SHIFT_CONST(0)
#define CSI2VI_PKT_VIDEO_DATA_Y_R_FIELD                 _MK_FIELD_CONST(0xff, CSI2VI_PKT_VIDEO_DATA_Y_R_SHIFT)
#define CSI2VI_PKT_VIDEO_DATA_Y_R_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CSI2VI_PKT_VIDEO_DATA_Y_R_ROW                   0

#define CSI2VI_PKT_VIDEO_DATA_U_G_SHIFT                 _MK_SHIFT_CONST(8)
#define CSI2VI_PKT_VIDEO_DATA_U_G_FIELD                 _MK_FIELD_CONST(0xff, CSI2VI_PKT_VIDEO_DATA_U_G_SHIFT)
#define CSI2VI_PKT_VIDEO_DATA_U_G_RANGE                 _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CSI2VI_PKT_VIDEO_DATA_U_G_ROW                   0

#define CSI2VI_PKT_VIDEO_DATA_V_B_SHIFT                 _MK_SHIFT_CONST(16)
#define CSI2VI_PKT_VIDEO_DATA_V_B_FIELD                 _MK_FIELD_CONST(0xff, CSI2VI_PKT_VIDEO_DATA_V_B_SHIFT)
#define CSI2VI_PKT_VIDEO_DATA_V_B_RANGE                 _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CSI2VI_PKT_VIDEO_DATA_V_B_ROW                   0

#define CSI2VI_PKT_VIDEO_CONTROL_SHIFT                  _MK_SHIFT_CONST(24)
#define CSI2VI_PKT_VIDEO_CONTROL_FIELD                  _MK_FIELD_CONST(0xf, CSI2VI_PKT_VIDEO_CONTROL_SHIFT)
#define CSI2VI_PKT_VIDEO_CONTROL_RANGE                  _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(24)
#define CSI2VI_PKT_VIDEO_CONTROL_ROW                    0

#define CSI2VI_PKT_FRAME_ERROR_SHIFT                    _MK_SHIFT_CONST(28)
#define CSI2VI_PKT_FRAME_ERROR_FIELD                    _MK_FIELD_CONST(0x1, CSI2VI_PKT_FRAME_ERROR_SHIFT)
#define CSI2VI_PKT_FRAME_ERROR_RANGE                    _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(28)
#define CSI2VI_PKT_FRAME_ERROR_ROW                      0


// Packet SENSOR2CIL_TIMING_PKT
#define SENSOR2CIL_TIMING_PKT_SIZE 73

#define SENSOR2CIL_TIMING_PKT_LPX_SHIFT                 _MK_SHIFT_CONST(0)
#define SENSOR2CIL_TIMING_PKT_LPX_FIELD                 _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_LPX_SHIFT)
#define SENSOR2CIL_TIMING_PKT_LPX_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define SENSOR2CIL_TIMING_PKT_LPX_ROW                   0

#define SENSOR2CIL_TIMING_PKT_HS_PREPARE_SHIFT                  _MK_SHIFT_CONST(8)
#define SENSOR2CIL_TIMING_PKT_HS_PREPARE_FIELD                  _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_HS_PREPARE_SHIFT)
#define SENSOR2CIL_TIMING_PKT_HS_PREPARE_RANGE                  _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define SENSOR2CIL_TIMING_PKT_HS_PREPARE_ROW                    0

#define SENSOR2CIL_TIMING_PKT_HS_ZERO_SHIFT                     _MK_SHIFT_CONST(16)
#define SENSOR2CIL_TIMING_PKT_HS_ZERO_FIELD                     _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_HS_ZERO_SHIFT)
#define SENSOR2CIL_TIMING_PKT_HS_ZERO_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define SENSOR2CIL_TIMING_PKT_HS_ZERO_ROW                       0

#define SENSOR2CIL_TIMING_PKT_HS_TRAIL_SHIFT                    _MK_SHIFT_CONST(24)
#define SENSOR2CIL_TIMING_PKT_HS_TRAIL_FIELD                    _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_HS_TRAIL_SHIFT)
#define SENSOR2CIL_TIMING_PKT_HS_TRAIL_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define SENSOR2CIL_TIMING_PKT_HS_TRAIL_ROW                      0

#define SENSOR2CIL_TIMING_PKT_CLK_ZERO_SHIFT                    _MK_SHIFT_CONST(32)
#define SENSOR2CIL_TIMING_PKT_CLK_ZERO_FIELD                    _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_CLK_ZERO_SHIFT)
#define SENSOR2CIL_TIMING_PKT_CLK_ZERO_RANGE                    _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(32)
#define SENSOR2CIL_TIMING_PKT_CLK_ZERO_ROW                      0

#define SENSOR2CIL_TIMING_PKT_CLK_PRE_SHIFT                     _MK_SHIFT_CONST(40)
#define SENSOR2CIL_TIMING_PKT_CLK_PRE_FIELD                     _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_CLK_PRE_SHIFT)
#define SENSOR2CIL_TIMING_PKT_CLK_PRE_RANGE                     _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(40)
#define SENSOR2CIL_TIMING_PKT_CLK_PRE_ROW                       0

#define SENSOR2CIL_TIMING_PKT_CLK_POST_SHIFT                    _MK_SHIFT_CONST(48)
#define SENSOR2CIL_TIMING_PKT_CLK_POST_FIELD                    _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_CLK_POST_SHIFT)
#define SENSOR2CIL_TIMING_PKT_CLK_POST_RANGE                    _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(48)
#define SENSOR2CIL_TIMING_PKT_CLK_POST_ROW                      0

#define SENSOR2CIL_TIMING_PKT_CLK_TRAIL_SHIFT                   _MK_SHIFT_CONST(56)
#define SENSOR2CIL_TIMING_PKT_CLK_TRAIL_FIELD                   _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_CLK_TRAIL_SHIFT)
#define SENSOR2CIL_TIMING_PKT_CLK_TRAIL_RANGE                   _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(56)
#define SENSOR2CIL_TIMING_PKT_CLK_TRAIL_ROW                     0

#define SENSOR2CIL_TIMING_PKT_HS_EXIT_SHIFT                     _MK_SHIFT_CONST(64)
#define SENSOR2CIL_TIMING_PKT_HS_EXIT_FIELD                     _MK_FIELD_CONST(0xff, SENSOR2CIL_TIMING_PKT_HS_EXIT_SHIFT)
#define SENSOR2CIL_TIMING_PKT_HS_EXIT_RANGE                     _MK_SHIFT_CONST(71):_MK_SHIFT_CONST(64)
#define SENSOR2CIL_TIMING_PKT_HS_EXIT_ROW                       0

#define SENSOR2CIL_TIMING_PKT_RANDOM_SHIFT                      _MK_SHIFT_CONST(72)
#define SENSOR2CIL_TIMING_PKT_RANDOM_FIELD                      _MK_FIELD_CONST(0x1, SENSOR2CIL_TIMING_PKT_RANDOM_SHIFT)
#define SENSOR2CIL_TIMING_PKT_RANDOM_RANGE                      _MK_SHIFT_CONST(72):_MK_SHIFT_CONST(72)
#define SENSOR2CIL_TIMING_PKT_RANDOM_ROW                        0


// Packet SENSOR2CIL_COMMAND_PKT
#define SENSOR2CIL_COMMAND_PKT_SIZE 33

#define SENSOR2CIL_COMMAND_PKT_CMD_SHIFT                        _MK_SHIFT_CONST(0)
#define SENSOR2CIL_COMMAND_PKT_CMD_FIELD                        _MK_FIELD_CONST(0x1f, SENSOR2CIL_COMMAND_PKT_CMD_SHIFT)
#define SENSOR2CIL_COMMAND_PKT_CMD_RANGE                        _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define SENSOR2CIL_COMMAND_PKT_CMD_ROW                  0

#define SENSOR2CIL_COMMAND_PKT_PARAM_SHIFT                      _MK_SHIFT_CONST(5)
#define SENSOR2CIL_COMMAND_PKT_PARAM_FIELD                      _MK_FIELD_CONST(0xff, SENSOR2CIL_COMMAND_PKT_PARAM_SHIFT)
#define SENSOR2CIL_COMMAND_PKT_PARAM_RANGE                      _MK_SHIFT_CONST(12):_MK_SHIFT_CONST(5)
#define SENSOR2CIL_COMMAND_PKT_PARAM_ROW                        0

#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_ENTRY_SEQ_SHIFT                 _MK_SHIFT_CONST(13)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_ENTRY_SEQ_FIELD                 _MK_FIELD_CONST(0xff, SENSOR2CIL_COMMAND_PKT_ESC_MODE_ENTRY_SEQ_SHIFT)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_ENTRY_SEQ_RANGE                 _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(13)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_ENTRY_SEQ_ROW                   0

#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_CODE_SHIFT                      _MK_SHIFT_CONST(21)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_CODE_FIELD                      _MK_FIELD_CONST(0xff, SENSOR2CIL_COMMAND_PKT_ESC_MODE_CODE_SHIFT)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_CODE_RANGE                      _MK_SHIFT_CONST(28):_MK_SHIFT_CONST(21)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_CODE_ROW                        0

#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_WIDTH_SHIFT                     _MK_SHIFT_CONST(29)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_WIDTH_FIELD                     _MK_FIELD_CONST(0xf, SENSOR2CIL_COMMAND_PKT_ESC_MODE_WIDTH_SHIFT)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_WIDTH_RANGE                     _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(29)
#define SENSOR2CIL_COMMAND_PKT_ESC_MODE_WIDTH_ROW                       0


// Packet CSI_HEADER
#define CSI_HEADER_SIZE 32

#define CSI_HEADER_DATA_TYPE_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_HEADER_DATA_TYPE_FIELD                      _MK_FIELD_CONST(0x3f, CSI_HEADER_DATA_TYPE_SHIFT)
#define CSI_HEADER_DATA_TYPE_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define CSI_HEADER_DATA_TYPE_ROW                        0

#define CSI_HEADER_VIRTUAL_CHANNEL_SHIFT                        _MK_SHIFT_CONST(6)
#define CSI_HEADER_VIRTUAL_CHANNEL_FIELD                        _MK_FIELD_CONST(0x3, CSI_HEADER_VIRTUAL_CHANNEL_SHIFT)
#define CSI_HEADER_VIRTUAL_CHANNEL_RANGE                        _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(6)
#define CSI_HEADER_VIRTUAL_CHANNEL_ROW                  0

#define CSI_HEADER_WORD_COUNT_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_HEADER_WORD_COUNT_FIELD                     _MK_FIELD_CONST(0xffff, CSI_HEADER_WORD_COUNT_SHIFT)
#define CSI_HEADER_WORD_COUNT_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(8)
#define CSI_HEADER_WORD_COUNT_ROW                       0

#define CSI_HEADER_ECC_SHIFT                    _MK_SHIFT_CONST(24)
#define CSI_HEADER_ECC_FIELD                    _MK_FIELD_CONST(0xff, CSI_HEADER_ECC_SHIFT)
#define CSI_HEADER_ECC_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define CSI_HEADER_ECC_ROW                      0


// Packet CSI_RAISE
#define CSI_RAISE_SIZE 20

#define CSI_RAISE_VECTOR_SHIFT                  _MK_SHIFT_CONST(0)
#define CSI_RAISE_VECTOR_FIELD                  _MK_FIELD_CONST(0x1f, CSI_RAISE_VECTOR_SHIFT)
#define CSI_RAISE_VECTOR_RANGE                  _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define CSI_RAISE_VECTOR_ROW                    0

#define CSI_RAISE_COUNT_SHIFT                   _MK_SHIFT_CONST(8)
#define CSI_RAISE_COUNT_FIELD                   _MK_FIELD_CONST(0xff, CSI_RAISE_COUNT_SHIFT)
#define CSI_RAISE_COUNT_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CSI_RAISE_COUNT_ROW                     0

#define CSI_RAISE_CHID_SHIFT                    _MK_SHIFT_CONST(16)
#define CSI_RAISE_CHID_FIELD                    _MK_FIELD_CONST(0xf, CSI_RAISE_CHID_SHIFT)
#define CSI_RAISE_CHID_RANGE                    _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(16)
#define CSI_RAISE_CHID_ROW                      0


// Packet CSI_GENERIC_BYTE
#define CSI_GENERIC_BYTE_SIZE 72

#define CSI_GENERIC_BYTE_BYTE0_SHIFT                    _MK_SHIFT_CONST(0)
#define CSI_GENERIC_BYTE_BYTE0_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE0_SHIFT)
#define CSI_GENERIC_BYTE_BYTE0_RANGE                    _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CSI_GENERIC_BYTE_BYTE0_ROW                      0

#define CSI_GENERIC_BYTE_BYTE1_SHIFT                    _MK_SHIFT_CONST(8)
#define CSI_GENERIC_BYTE_BYTE1_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE1_SHIFT)
#define CSI_GENERIC_BYTE_BYTE1_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CSI_GENERIC_BYTE_BYTE1_ROW                      0

#define CSI_GENERIC_BYTE_BYTE2_SHIFT                    _MK_SHIFT_CONST(16)
#define CSI_GENERIC_BYTE_BYTE2_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE2_SHIFT)
#define CSI_GENERIC_BYTE_BYTE2_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CSI_GENERIC_BYTE_BYTE2_ROW                      0

#define CSI_GENERIC_BYTE_BYTE3_SHIFT                    _MK_SHIFT_CONST(24)
#define CSI_GENERIC_BYTE_BYTE3_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE3_SHIFT)
#define CSI_GENERIC_BYTE_BYTE3_RANGE                    _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define CSI_GENERIC_BYTE_BYTE3_ROW                      0

#define CSI_GENERIC_BYTE_BYTE4_SHIFT                    _MK_SHIFT_CONST(32)
#define CSI_GENERIC_BYTE_BYTE4_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE4_SHIFT)
#define CSI_GENERIC_BYTE_BYTE4_RANGE                    _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(32)
#define CSI_GENERIC_BYTE_BYTE4_ROW                      0

#define CSI_GENERIC_BYTE_BYTE5_SHIFT                    _MK_SHIFT_CONST(40)
#define CSI_GENERIC_BYTE_BYTE5_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE5_SHIFT)
#define CSI_GENERIC_BYTE_BYTE5_RANGE                    _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(40)
#define CSI_GENERIC_BYTE_BYTE5_ROW                      0

#define CSI_GENERIC_BYTE_BYTE6_SHIFT                    _MK_SHIFT_CONST(48)
#define CSI_GENERIC_BYTE_BYTE6_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE6_SHIFT)
#define CSI_GENERIC_BYTE_BYTE6_RANGE                    _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(48)
#define CSI_GENERIC_BYTE_BYTE6_ROW                      0

#define CSI_GENERIC_BYTE_BYTE7_SHIFT                    _MK_SHIFT_CONST(56)
#define CSI_GENERIC_BYTE_BYTE7_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE7_SHIFT)
#define CSI_GENERIC_BYTE_BYTE7_RANGE                    _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(56)
#define CSI_GENERIC_BYTE_BYTE7_ROW                      0

#define CSI_GENERIC_BYTE_BYTE8_SHIFT                    _MK_SHIFT_CONST(64)
#define CSI_GENERIC_BYTE_BYTE8_FIELD                    _MK_FIELD_CONST(0xff, CSI_GENERIC_BYTE_BYTE8_SHIFT)
#define CSI_GENERIC_BYTE_BYTE8_RANGE                    _MK_SHIFT_CONST(71):_MK_SHIFT_CONST(64)
#define CSI_GENERIC_BYTE_BYTE8_ROW                      0


// Packet CSI_RGB_666
#define CSI_RGB_666_SIZE 72

#define CSI_RGB_666_B0_SHIFT                    _MK_SHIFT_CONST(0)
#define CSI_RGB_666_B0_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_B0_SHIFT)
#define CSI_RGB_666_B0_RANGE                    _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define CSI_RGB_666_B0_ROW                      0

#define CSI_RGB_666_G0_SHIFT                    _MK_SHIFT_CONST(6)
#define CSI_RGB_666_G0_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_G0_SHIFT)
#define CSI_RGB_666_G0_RANGE                    _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(6)
#define CSI_RGB_666_G0_ROW                      0

#define CSI_RGB_666_R0_SHIFT                    _MK_SHIFT_CONST(12)
#define CSI_RGB_666_R0_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_R0_SHIFT)
#define CSI_RGB_666_R0_RANGE                    _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(12)
#define CSI_RGB_666_R0_ROW                      0

#define CSI_RGB_666_B1_SHIFT                    _MK_SHIFT_CONST(18)
#define CSI_RGB_666_B1_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_B1_SHIFT)
#define CSI_RGB_666_B1_RANGE                    _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(18)
#define CSI_RGB_666_B1_ROW                      0

#define CSI_RGB_666_G1_SHIFT                    _MK_SHIFT_CONST(24)
#define CSI_RGB_666_G1_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_G1_SHIFT)
#define CSI_RGB_666_G1_RANGE                    _MK_SHIFT_CONST(29):_MK_SHIFT_CONST(24)
#define CSI_RGB_666_G1_ROW                      0

#define CSI_RGB_666_R1_SHIFT                    _MK_SHIFT_CONST(30)
#define CSI_RGB_666_R1_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_R1_SHIFT)
#define CSI_RGB_666_R1_RANGE                    _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(30)
#define CSI_RGB_666_R1_ROW                      0

#define CSI_RGB_666_B2_SHIFT                    _MK_SHIFT_CONST(36)
#define CSI_RGB_666_B2_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_B2_SHIFT)
#define CSI_RGB_666_B2_RANGE                    _MK_SHIFT_CONST(41):_MK_SHIFT_CONST(36)
#define CSI_RGB_666_B2_ROW                      0

#define CSI_RGB_666_G2_SHIFT                    _MK_SHIFT_CONST(42)
#define CSI_RGB_666_G2_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_G2_SHIFT)
#define CSI_RGB_666_G2_RANGE                    _MK_SHIFT_CONST(47):_MK_SHIFT_CONST(42)
#define CSI_RGB_666_G2_ROW                      0

#define CSI_RGB_666_R2_SHIFT                    _MK_SHIFT_CONST(48)
#define CSI_RGB_666_R2_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_R2_SHIFT)
#define CSI_RGB_666_R2_RANGE                    _MK_SHIFT_CONST(53):_MK_SHIFT_CONST(48)
#define CSI_RGB_666_R2_ROW                      0

#define CSI_RGB_666_B3_SHIFT                    _MK_SHIFT_CONST(54)
#define CSI_RGB_666_B3_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_B3_SHIFT)
#define CSI_RGB_666_B3_RANGE                    _MK_SHIFT_CONST(59):_MK_SHIFT_CONST(54)
#define CSI_RGB_666_B3_ROW                      0

#define CSI_RGB_666_G3_SHIFT                    _MK_SHIFT_CONST(60)
#define CSI_RGB_666_G3_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_G3_SHIFT)
#define CSI_RGB_666_G3_RANGE                    _MK_SHIFT_CONST(65):_MK_SHIFT_CONST(60)
#define CSI_RGB_666_G3_ROW                      0

#define CSI_RGB_666_R3_SHIFT                    _MK_SHIFT_CONST(66)
#define CSI_RGB_666_R3_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_666_R3_SHIFT)
#define CSI_RGB_666_R3_RANGE                    _MK_SHIFT_CONST(71):_MK_SHIFT_CONST(66)
#define CSI_RGB_666_R3_ROW                      0


// Packet CSI_RGB_565
#define CSI_RGB_565_SIZE 16

#define CSI_RGB_565_B0_SHIFT                    _MK_SHIFT_CONST(0)
#define CSI_RGB_565_B0_FIELD                    _MK_FIELD_CONST(0x1f, CSI_RGB_565_B0_SHIFT)
#define CSI_RGB_565_B0_RANGE                    _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define CSI_RGB_565_B0_ROW                      0

#define CSI_RGB_565_G0_SHIFT                    _MK_SHIFT_CONST(5)
#define CSI_RGB_565_G0_FIELD                    _MK_FIELD_CONST(0x3f, CSI_RGB_565_G0_SHIFT)
#define CSI_RGB_565_G0_RANGE                    _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(5)
#define CSI_RGB_565_G0_ROW                      0

#define CSI_RGB_565_R0_SHIFT                    _MK_SHIFT_CONST(11)
#define CSI_RGB_565_R0_FIELD                    _MK_FIELD_CONST(0x1f, CSI_RGB_565_R0_SHIFT)
#define CSI_RGB_565_R0_RANGE                    _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(11)
#define CSI_RGB_565_R0_ROW                      0


// Packet CSI_RAW_6
#define CSI_RAW_6_SIZE 24

#define CSI_RAW_6_S0_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_RAW_6_S0_FIELD                      _MK_FIELD_CONST(0x3f, CSI_RAW_6_S0_SHIFT)
#define CSI_RAW_6_S0_RANGE                      _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define CSI_RAW_6_S0_ROW                        0

#define CSI_RAW_6_S1_SHIFT                      _MK_SHIFT_CONST(6)
#define CSI_RAW_6_S1_FIELD                      _MK_FIELD_CONST(0x3f, CSI_RAW_6_S1_SHIFT)
#define CSI_RAW_6_S1_RANGE                      _MK_SHIFT_CONST(11):_MK_SHIFT_CONST(6)
#define CSI_RAW_6_S1_ROW                        0

#define CSI_RAW_6_S2_SHIFT                      _MK_SHIFT_CONST(12)
#define CSI_RAW_6_S2_FIELD                      _MK_FIELD_CONST(0x3f, CSI_RAW_6_S2_SHIFT)
#define CSI_RAW_6_S2_RANGE                      _MK_SHIFT_CONST(17):_MK_SHIFT_CONST(12)
#define CSI_RAW_6_S2_ROW                        0

#define CSI_RAW_6_S3_SHIFT                      _MK_SHIFT_CONST(18)
#define CSI_RAW_6_S3_FIELD                      _MK_FIELD_CONST(0x3f, CSI_RAW_6_S3_SHIFT)
#define CSI_RAW_6_S3_RANGE                      _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(18)
#define CSI_RAW_6_S3_ROW                        0


// Packet CSI_RAW_7
#define CSI_RAW_7_SIZE 56

#define CSI_RAW_7_S0_SHIFT                      _MK_SHIFT_CONST(0)
#define CSI_RAW_7_S0_FIELD                      _MK_FIELD_CONST(0x7f, CSI_RAW_7_S0_SHIFT)
#define CSI_RAW_7_S0_RANGE                      _MK_SHIFT_CONST(6):_MK_SHIFT_CONST(0)
#define CSI_RAW_7_S0_ROW                        0

#define CSI_RAW_7_S1_SHIFT                      _MK_SHIFT_CONST(7)
#define CSI_RAW_7_S1_FIELD                      _MK_FIELD_CONST(0x7f, CSI_RAW_7_S1_SHIFT)
#define CSI_RAW_7_S1_RANGE                      _MK_SHIFT_CONST(13):_MK_SHIFT_CONST(7)
#define CSI_RAW_7_S1_ROW                        0

#define CSI_RAW_7_S2_SHIFT                      _MK_SHIFT_CONST(14)
#define CSI_RAW_7_S2_FIELD                      _MK_FIELD_CONST(0x7f, CSI_RAW_7_S2_SHIFT)
#define CSI_RAW_7_S2_RANGE                      _MK_SHIFT_CONST(20):_MK_SHIFT_CONST(14)
#define CSI_RAW_7_S2_ROW                        0

#define CSI_RAW_7_S3_SHIFT                      _MK_SHIFT_CONST(21)
#define CSI_RAW_7_S3_FIELD                      _MK_FIELD_CONST(0x7f, CSI_RAW_7_S3_SHIFT)
#define CSI_RAW_7_S3_RANGE                      _MK_SHIFT_CONST(27):_MK_SHIFT_CONST(21)
#define CSI_RAW_7_S3_ROW                        0

#define CSI_RAW_7_S4_SHIFT                      _MK_SHIFT_CONST(28)
#define CSI_RAW_7_S4_FIELD                      _MK_FIELD_CONST(0x7f, CSI_RAW_7_S4_SHIFT)
#define CSI_RAW_7_S4_RANGE                      _MK_SHIFT_CONST(34):_MK_SHIFT_CONST(28)
#define CSI_RAW_7_S4_ROW                        0

#define CSI_RAW_7_S5_SHIFT                      _MK_SHIFT_CONST(35)
#define CSI_RAW_7_S5_FIELD                      _MK_FIELD_CONST(0x7f, CSI_RAW_7_S5_SHIFT)
#define CSI_RAW_7_S5_RANGE                      _MK_SHIFT_CONST(41):_MK_SHIFT_CONST(35)
#define CSI_RAW_7_S5_ROW                        0

#define CSI_RAW_7_S6_SHIFT                      _MK_SHIFT_CONST(42)
#define CSI_RAW_7_S6_FIELD                      _MK_FIELD_CONST(0x7f, CSI_RAW_7_S6_SHIFT)
#define CSI_RAW_7_S6_RANGE                      _MK_SHIFT_CONST(48):_MK_SHIFT_CONST(42)
#define CSI_RAW_7_S6_ROW                        0

#define CSI_RAW_7_S7_SHIFT                      _MK_SHIFT_CONST(49)
#define CSI_RAW_7_S7_FIELD                      _MK_FIELD_CONST(0x7f, CSI_RAW_7_S7_SHIFT)
#define CSI_RAW_7_S7_RANGE                      _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(49)
#define CSI_RAW_7_S7_ROW                        0


// Packet CSI_RAW_10
#define CSI_RAW_10_SIZE 40

#define CSI_RAW_10_S0_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_RAW_10_S0_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_10_S0_SHIFT)
#define CSI_RAW_10_S0_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CSI_RAW_10_S0_ROW                       0

#define CSI_RAW_10_S1_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_RAW_10_S1_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_10_S1_SHIFT)
#define CSI_RAW_10_S1_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CSI_RAW_10_S1_ROW                       0

#define CSI_RAW_10_S2_SHIFT                     _MK_SHIFT_CONST(16)
#define CSI_RAW_10_S2_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_10_S2_SHIFT)
#define CSI_RAW_10_S2_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CSI_RAW_10_S2_ROW                       0

#define CSI_RAW_10_S3_SHIFT                     _MK_SHIFT_CONST(24)
#define CSI_RAW_10_S3_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_10_S3_SHIFT)
#define CSI_RAW_10_S3_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define CSI_RAW_10_S3_ROW                       0

#define CSI_RAW_10_L0_SHIFT                     _MK_SHIFT_CONST(32)
#define CSI_RAW_10_L0_FIELD                     _MK_FIELD_CONST(0x3, CSI_RAW_10_L0_SHIFT)
#define CSI_RAW_10_L0_RANGE                     _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(32)
#define CSI_RAW_10_L0_ROW                       0

#define CSI_RAW_10_L1_SHIFT                     _MK_SHIFT_CONST(34)
#define CSI_RAW_10_L1_FIELD                     _MK_FIELD_CONST(0x3, CSI_RAW_10_L1_SHIFT)
#define CSI_RAW_10_L1_RANGE                     _MK_SHIFT_CONST(35):_MK_SHIFT_CONST(34)
#define CSI_RAW_10_L1_ROW                       0

#define CSI_RAW_10_L2_SHIFT                     _MK_SHIFT_CONST(36)
#define CSI_RAW_10_L2_FIELD                     _MK_FIELD_CONST(0x3, CSI_RAW_10_L2_SHIFT)
#define CSI_RAW_10_L2_RANGE                     _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(36)
#define CSI_RAW_10_L2_ROW                       0

#define CSI_RAW_10_L3_SHIFT                     _MK_SHIFT_CONST(38)
#define CSI_RAW_10_L3_FIELD                     _MK_FIELD_CONST(0x3, CSI_RAW_10_L3_SHIFT)
#define CSI_RAW_10_L3_RANGE                     _MK_SHIFT_CONST(39):_MK_SHIFT_CONST(38)
#define CSI_RAW_10_L3_ROW                       0


// Packet CSI_RAW_12
#define CSI_RAW_12_SIZE 24

#define CSI_RAW_12_S0_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_RAW_12_S0_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_12_S0_SHIFT)
#define CSI_RAW_12_S0_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CSI_RAW_12_S0_ROW                       0

#define CSI_RAW_12_S1_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_RAW_12_S1_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_12_S1_SHIFT)
#define CSI_RAW_12_S1_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CSI_RAW_12_S1_ROW                       0

#define CSI_RAW_12_L0_SHIFT                     _MK_SHIFT_CONST(16)
#define CSI_RAW_12_L0_FIELD                     _MK_FIELD_CONST(0xf, CSI_RAW_12_L0_SHIFT)
#define CSI_RAW_12_L0_RANGE                     _MK_SHIFT_CONST(19):_MK_SHIFT_CONST(16)
#define CSI_RAW_12_L0_ROW                       0

#define CSI_RAW_12_L1_SHIFT                     _MK_SHIFT_CONST(20)
#define CSI_RAW_12_L1_FIELD                     _MK_FIELD_CONST(0xf, CSI_RAW_12_L1_SHIFT)
#define CSI_RAW_12_L1_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(20)
#define CSI_RAW_12_L1_ROW                       0


// Packet CSI_RAW_14
#define CSI_RAW_14_SIZE 56

#define CSI_RAW_14_S0_SHIFT                     _MK_SHIFT_CONST(0)
#define CSI_RAW_14_S0_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_14_S0_SHIFT)
#define CSI_RAW_14_S0_RANGE                     _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define CSI_RAW_14_S0_ROW                       0

#define CSI_RAW_14_S1_SHIFT                     _MK_SHIFT_CONST(8)
#define CSI_RAW_14_S1_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_14_S1_SHIFT)
#define CSI_RAW_14_S1_RANGE                     _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define CSI_RAW_14_S1_ROW                       0

#define CSI_RAW_14_S2_SHIFT                     _MK_SHIFT_CONST(16)
#define CSI_RAW_14_S2_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_14_S2_SHIFT)
#define CSI_RAW_14_S2_RANGE                     _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define CSI_RAW_14_S2_ROW                       0

#define CSI_RAW_14_S3_SHIFT                     _MK_SHIFT_CONST(24)
#define CSI_RAW_14_S3_FIELD                     _MK_FIELD_CONST(0xff, CSI_RAW_14_S3_SHIFT)
#define CSI_RAW_14_S3_RANGE                     _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define CSI_RAW_14_S3_ROW                       0

#define CSI_RAW_14_L0_SHIFT                     _MK_SHIFT_CONST(32)
#define CSI_RAW_14_L0_FIELD                     _MK_FIELD_CONST(0x3f, CSI_RAW_14_L0_SHIFT)
#define CSI_RAW_14_L0_RANGE                     _MK_SHIFT_CONST(37):_MK_SHIFT_CONST(32)
#define CSI_RAW_14_L0_ROW                       0

#define CSI_RAW_14_L1_SHIFT                     _MK_SHIFT_CONST(38)
#define CSI_RAW_14_L1_FIELD                     _MK_FIELD_CONST(0x3f, CSI_RAW_14_L1_SHIFT)
#define CSI_RAW_14_L1_RANGE                     _MK_SHIFT_CONST(43):_MK_SHIFT_CONST(38)
#define CSI_RAW_14_L1_ROW                       0

#define CSI_RAW_14_L2_SHIFT                     _MK_SHIFT_CONST(44)
#define CSI_RAW_14_L2_FIELD                     _MK_FIELD_CONST(0x3f, CSI_RAW_14_L2_SHIFT)
#define CSI_RAW_14_L2_RANGE                     _MK_SHIFT_CONST(49):_MK_SHIFT_CONST(44)
#define CSI_RAW_14_L2_ROW                       0

#define CSI_RAW_14_L3_SHIFT                     _MK_SHIFT_CONST(50)
#define CSI_RAW_14_L3_FIELD                     _MK_FIELD_CONST(0x3f, CSI_RAW_14_L3_SHIFT)
#define CSI_RAW_14_L3_RANGE                     _MK_SHIFT_CONST(55):_MK_SHIFT_CONST(50)
#define CSI_RAW_14_L3_ROW                       0

#define CSI_DT_SSP_FS   0
#define CSI_DT_SSP_FE   1
#define CSI_DT_SSP_LS   2
#define CSI_DT_SSP_LE   3
#define CSI_DT_SSP_R1   4
#define CSI_DT_SSP_R2   5
#define CSI_DT_SSP_R3   6
#define CSI_DT_SSP_R4   7
#define CSI_DT_GSP_G1   8
#define CSI_DT_GSP_G2   9
#define CSI_DT_GSP_G3   10
#define CSI_DT_GSP_G4   11
#define CSI_DT_GSP_G5   12
#define CSI_DT_GSP_G6   13
#define CSI_DT_GSP_G7   14
#define CSI_DT_GSP_G8   15
#define CSI_DT_GED_NULL 16
#define CSI_DT_GED_BLANK        17
#define CSI_DT_GED_ED   18
#define CSI_DT_GED_R1   19
#define CSI_DT_GED_R2   20
#define CSI_DT_GED_R3   21
#define CSI_DT_GED_R4   22
#define CSI_DT_GED_R5   23
#define CSI_DT_YUV_420_8        24
#define CSI_DT_YUV_420_10       25
#define CSI_DT_YUV_420_L_8      26
#define CSI_DT_YUV_R1   27
#define CSI_DT_YUV_420_CSPS_8   28
#define CSI_DT_YUV_420_CSPS_10  29
#define CSI_DT_YUV_422_8        30
#define CSI_DT_YUV_422_10       31
#define CSI_DT_RGB_444  32
#define CSI_DT_RGB_555  33
#define CSI_DT_RGB_565  34
#define CSI_DT_RGB_666  35
#define CSI_DT_RGB_888  36
#define CSI_DT_RGB_R1   37
#define CSI_DT_RGB_R2   38
#define CSI_DT_RGB_R3   39
#define CSI_DT_RAW_6    40
#define CSI_DT_RAW_7    41
#define CSI_DT_RAW_8    42
#define CSI_DT_RAW_10   43
#define CSI_DT_RAW_12   44
#define CSI_DT_RAW_14   45
#define CSI_DT_RAW_R1   46
#define CSI_DT_RAW_R2   47
#define CSI_DT_UED_U1   48
#define CSI_DT_UED_U2   49
#define CSI_DT_UED_U3   50
#define CSI_DT_UED_U4   51
#define CSI_DT_UED_R1   52
#define CSI_DT_UED_R2   53
#define CSI_DT_UED_R3   54
#define CSI_DT_UED_R4   55

// Packet D
#define D_SIZE 6

#define D_T_SHIFT                       _MK_SHIFT_CONST(0)
#define D_T_FIELD                       _MK_FIELD_CONST(0x3f, D_T_SHIFT)
#define D_T_RANGE                       _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(0)
#define D_T_ROW                 0
#define D_T_SSP_FS                      _MK_ENUM_CONST(0)
#define D_T_SSP_FE                      _MK_ENUM_CONST(1)
#define D_T_SSP_LS                      _MK_ENUM_CONST(2)
#define D_T_SSP_LE                      _MK_ENUM_CONST(3)
#define D_T_SSP_R1                      _MK_ENUM_CONST(4)
#define D_T_SSP_R2                      _MK_ENUM_CONST(5)
#define D_T_SSP_R3                      _MK_ENUM_CONST(6)
#define D_T_SSP_R4                      _MK_ENUM_CONST(7)
#define D_T_GSP_G1                      _MK_ENUM_CONST(8)
#define D_T_GSP_G2                      _MK_ENUM_CONST(9)
#define D_T_GSP_G3                      _MK_ENUM_CONST(10)
#define D_T_GSP_G4                      _MK_ENUM_CONST(11)
#define D_T_GSP_G5                      _MK_ENUM_CONST(12)
#define D_T_GSP_G6                      _MK_ENUM_CONST(13)
#define D_T_GSP_G7                      _MK_ENUM_CONST(14)
#define D_T_GSP_G8                      _MK_ENUM_CONST(15)
#define D_T_GED_NULL                    _MK_ENUM_CONST(16)
#define D_T_GED_BLANK                   _MK_ENUM_CONST(17)
#define D_T_GED_ED                      _MK_ENUM_CONST(18)
#define D_T_GED_R1                      _MK_ENUM_CONST(19)
#define D_T_GED_R2                      _MK_ENUM_CONST(20)
#define D_T_GED_R3                      _MK_ENUM_CONST(21)
#define D_T_GED_R4                      _MK_ENUM_CONST(22)
#define D_T_GED_R5                      _MK_ENUM_CONST(23)
#define D_T_YUV_420_8                   _MK_ENUM_CONST(24)
#define D_T_YUV_420_10                  _MK_ENUM_CONST(25)
#define D_T_YUV_420_L_8                 _MK_ENUM_CONST(26)
#define D_T_YUV_R1                      _MK_ENUM_CONST(27)
#define D_T_YUV_420_CSPS_8                      _MK_ENUM_CONST(28)
#define D_T_YUV_420_CSPS_10                     _MK_ENUM_CONST(29)
#define D_T_YUV_422_8                   _MK_ENUM_CONST(30)
#define D_T_YUV_422_10                  _MK_ENUM_CONST(31)
#define D_T_RGB_444                     _MK_ENUM_CONST(32)
#define D_T_RGB_555                     _MK_ENUM_CONST(33)
#define D_T_RGB_565                     _MK_ENUM_CONST(34)
#define D_T_RGB_666                     _MK_ENUM_CONST(35)
#define D_T_RGB_888                     _MK_ENUM_CONST(36)
#define D_T_RGB_R1                      _MK_ENUM_CONST(37)
#define D_T_RGB_R2                      _MK_ENUM_CONST(38)
#define D_T_RGB_R3                      _MK_ENUM_CONST(39)
#define D_T_RAW_6                       _MK_ENUM_CONST(40)
#define D_T_RAW_7                       _MK_ENUM_CONST(41)
#define D_T_RAW_8                       _MK_ENUM_CONST(42)
#define D_T_RAW_10                      _MK_ENUM_CONST(43)
#define D_T_RAW_12                      _MK_ENUM_CONST(44)
#define D_T_RAW_14                      _MK_ENUM_CONST(45)
#define D_T_RAW_R1                      _MK_ENUM_CONST(46)
#define D_T_RAW_R2                      _MK_ENUM_CONST(47)
#define D_T_UED_U1                      _MK_ENUM_CONST(48)
#define D_T_UED_U2                      _MK_ENUM_CONST(49)
#define D_T_UED_U3                      _MK_ENUM_CONST(50)
#define D_T_UED_U4                      _MK_ENUM_CONST(51)
#define D_T_UED_R1                      _MK_ENUM_CONST(52)
#define D_T_UED_R2                      _MK_ENUM_CONST(53)
#define D_T_UED_R3                      _MK_ENUM_CONST(54)
#define D_T_UED_R4                      _MK_ENUM_CONST(55)


//
// REGISTER LIST
//
#define LIST_ARVI2_REGS(_op_) \
_op_(VI_VI_INCR_SYNCPT_0) \
_op_(VI_VI_INCR_SYNCPT_CNTRL_0) \
_op_(VI_VI_INCR_SYNCPT_ERROR_0) \
_op_(VI_CTXSW_0) \
_op_(VI_INTSTATUS_0) \
_op_(VI_PWM_CONTROL_0) \
_op_(VI_PWM_HIGH_PULSE_0) \
_op_(VI_PWM_LOW_PULSE_0) \
_op_(VI_PWM_SELECT_PULSE_A_0) \
_op_(VI_PWM_SELECT_PULSE_B_0) \
_op_(VI_PWM_SELECT_PULSE_C_0) \
_op_(VI_PWM_SELECT_PULSE_D_0) \
_op_(VI_PIN_INPUT_ENABLE_0) \
_op_(VI_PIN_OUTPUT_ENABLE_0) \
_op_(VI_PIN_INPUT_DATA_0) \
_op_(VI_PIN_OUTPUT_DATA_0) \
_op_(VI_PIN_OUTPUT_SELECT_0) \
_op_(VI_VI_MCCIF_FIFOCTRL_0) \
_op_(VI_TIMEOUT_WCOAL_VI_0) \
_op_(VI_RESERVE_0_0) \
_op_(VI_RESERVE_1_0) \
_op_(VI_RESERVE_2_0) \
_op_(VI_RESERVE_3_0) \
_op_(VI_RESERVE_4_0) \
_op_(VI_VI_IMAGE_DEF_SENSOR_A_0) \
_op_(VI_VI_IMAGE_DEF_SENSOR_B_0) \
_op_(VI_VI_IMAGE_DEF_SENSOR_C_0) \
_op_(VI_VI_IMAGE_DEF_SENSOR_D_0) \
_op_(VI_VI_MEM_TILING_SENSOR_A_0) \
_op_(VI_VI_MEM_TILING_SENSOR_B_0) \
_op_(VI_VI_MEM_TILING_SENSOR_C_0) \
_op_(VI_VI_MEM_TILING_SENSOR_D_0) \
_op_(VI_CSI_VI_IMAGE_SIZE_SENSOR_A_0) \
_op_(VI_CSI_VI_IMAGE_SIZE_SENSOR_B_0) \
_op_(VI_CSI_VI_IMAGE_SIZE_SENSOR_C_0) \
_op_(VI_CSI_VI_IMAGE_SIZE_SENSOR_D_0) \
_op_(VI_CSI_IMAGE_SIZE_WC_SENSOR_A_0) \
_op_(VI_CSI_IMAGE_SIZE_WC_SENSOR_B_0) \
_op_(VI_CSI_IMAGE_SIZE_WC_SENSOR_C_0) \
_op_(VI_CSI_IMAGE_SIZE_WC_SENSOR_D_0) \
_op_(VI_CSI_VI_IMAGE_DT_SENSOR_A_0) \
_op_(VI_CSI_VI_IMAGE_DT_SENSOR_B_0) \
_op_(VI_CSI_VI_IMAGE_DT_SENSOR_C_0) \
_op_(VI_CSI_VI_IMAGE_DT_SENSOR_D_0) \
_op_(VI_VI_SURFACE_OFFSET0_SENSOR_A_0) \
_op_(VI_VI_SURFACE_OFFSET0_SENSOR_B_0) \
_op_(VI_VI_SURFACE_OFFSET0_SENSOR_C_0) \
_op_(VI_VI_SURFACE_OFFSET0_SENSOR_D_0) \
_op_(VI_VI_SURFACE_OFFSET1_SENSOR_A_0) \
_op_(VI_VI_SURFACE_OFFSET1_SENSOR_B_0) \
_op_(VI_VI_SURFACE_OFFSET1_SENSOR_C_0) \
_op_(VI_VI_SURFACE_OFFSET1_SENSOR_D_0) \
_op_(VI_VI_SURFACE_OFFSET2_SENSOR_A_0) \
_op_(VI_VI_SURFACE_OFFSET2_SENSOR_B_0) \
_op_(VI_VI_SURFACE_OFFSET2_SENSOR_C_0) \
_op_(VI_VI_SURFACE_OFFSET2_SENSOR_D_0) \
_op_(VI_VI_SURFACE_STRIDE0_SENSOR_A_0) \
_op_(VI_VI_SURFACE_STRIDE0_SENSOR_B_0) \
_op_(VI_VI_SURFACE_STRIDE0_SENSOR_C_0) \
_op_(VI_VI_SURFACE_STRIDE0_SENSOR_D_0) \
_op_(VI_VI_SURFACE_STRIDE1_SENSOR_A_0) \
_op_(VI_VI_SURFACE_STRIDE1_SENSOR_B_0) \
_op_(VI_VI_SURFACE_STRIDE1_SENSOR_C_0) \
_op_(VI_VI_SURFACE_STRIDE1_SENSOR_D_0) \
_op_(VI_VI_SURFACE_STRIDE2_SENSOR_A_0) \
_op_(VI_VI_SURFACE_STRIDE2_SENSOR_B_0) \
_op_(VI_VI_SURFACE_STRIDE2_SENSOR_C_0) \
_op_(VI_VI_SURFACE_STRIDE2_SENSOR_D_0) \
_op_(VI_VI_SURFACE_HEIGHT0_SENSOR_A_0) \
_op_(VI_VI_SURFACE_HEIGHT0_SENSOR_B_0) \
_op_(VI_VI_SURFACE_HEIGHT0_SENSOR_C_0) \
_op_(VI_VI_SURFACE_HEIGHT0_SENSOR_D_0) \
_op_(VI_VI_LINE_BUFFER_OFFSET_SENSOR_A_0) \
_op_(VI_VI_LINE_BUFFER_OFFSET_SENSOR_B_0) \
_op_(VI_VI_LINE_BUFFER_OFFSET_SENSOR_C_0) \
_op_(VI_VI_LINE_BUFFER_OFFSET_SENSOR_D_0) \
_op_(VI_VI_LINE_BUFFER_SIZE_SENSOR_A_0) \
_op_(VI_VI_LINE_BUFFER_SIZE_SENSOR_B_0) \
_op_(VI_VI_LINE_BUFFER_SIZE_SENSOR_C_0) \
_op_(VI_VI_LINE_BUFFER_SIZE_SENSOR_D_0) \
_op_(VI_SINGLE_SHOT_A_0) \
_op_(VI_SINGLE_SHOT_UPDATE_A_0) \
_op_(VI_SINGLE_SHOT_B_0) \
_op_(VI_SINGLE_SHOT_UPDATE_B_0) \
_op_(VI_SINGLE_SHOT_C_0) \
_op_(VI_SINGLE_SHOT_UPDATE_C_0) \
_op_(VI_SINGLE_SHOT_D_0) \
_op_(VI_SINGLE_SHOT_UPDATE_D_0) \
_op_(VI_SYNCPT_CONFIG_0) \
_op_(VI_SAP_A_CONFIG_0) \
_op_(VI_OR_A_RELAX_0) \
_op_(VI_OR_A_THRESHOLDS_0) \
_op_(VI_SAP_B_CONFIG_0) \
_op_(VI_OR_B_RELAX_0) \
_op_(VI_OR_B_THRESHOLDS_0) \
_op_(VI_DS_A_CTRL_0) \
_op_(VI_DS_A_PI_0) \
_op_(VI_DS_A_SIZE_0) \
_op_(VI_DS_A_BW_BIAS_0) \
_op_(VI_DS_B_CTRL_0) \
_op_(VI_DS_B_PI_0) \
_op_(VI_DS_B_SIZE_0) \
_op_(VI_DS_B_BW_BIAS_0) \
_op_(VI_ISPINTF_CONFIG_0) \
_op_(VI_SW_RESET_0) \
_op_(CSI_VI_INPUT_STREAM_CONTROL_0) \
_op_(CSI_HOST_INPUT_STREAM_CONTROL_0) \
_op_(CSI_INPUT_STREAM_A_CONTROL_0) \
_op_(CSI_PIXEL_STREAM_A_CONTROL0_0) \
_op_(CSI_PIXEL_STREAM_A_CONTROL1_0) \
_op_(CSI_PIXEL_STREAM_A_GAP_0) \
_op_(CSI_PIXEL_STREAM_PPA_COMMAND_0) \
_op_(CSI_INPUT_STREAM_B_CONTROL_0) \
_op_(CSI_PIXEL_STREAM_B_CONTROL0_0) \
_op_(CSI_PIXEL_STREAM_B_CONTROL1_0) \
_op_(CSI_PIXEL_STREAM_B_GAP_0) \
_op_(CSI_PIXEL_STREAM_PPB_COMMAND_0) \
_op_(CSI_INPUT_STREAM_C_CONTROL_0) \
_op_(CSI_PIXEL_STREAM_C_CONTROL0_0) \
_op_(CSI_PIXEL_STREAM_C_CONTROL1_0) \
_op_(CSI_PIXEL_STREAM_C_GAP_0) \
_op_(CSI_PIXEL_STREAM_PPC_COMMAND_0) \
_op_(CSI_INPUT_STREAM_D_CONTROL_0) \
_op_(CSI_PIXEL_STREAM_D_CONTROL0_0) \
_op_(CSI_PIXEL_STREAM_D_CONTROL1_0) \
_op_(CSI_PIXEL_STREAM_D_GAP_0) \
_op_(CSI_PIXEL_STREAM_PPD_COMMAND_0) \
_op_(CSI_PHY_CIL_COMMAND_0) \
_op_(CSI_PHY_CILA_CONTROL0_0) \
_op_(CSI_PHY_CILB_CONTROL0_0) \
_op_(CSI_PHY_CILC_CONTROL0_0) \
_op_(CSI_PHY_CILD_CONTROL0_0) \
_op_(CSI_PHY_CILE_CONTROL0_0) \
_op_(CSI_CSI_PIXEL_PARSER_A_STATUS_0) \
_op_(CSI_CSI_PIXEL_PARSER_B_STATUS_0) \
_op_(CSI_CSI_PIXEL_PARSER_C_STATUS_0) \
_op_(CSI_CSI_PIXEL_PARSER_D_STATUS_0) \
_op_(CSI_CSI_CIL_A_STATUS_0) \
_op_(CSI_CSI_CIL_B_STATUS_0) \
_op_(CSI_CSI_CIL_C_STATUS_0) \
_op_(CSI_CSI_CIL_D_STATUS_0) \
_op_(CSI_CSI_PIXEL_PARSER_A_INTERRUPT_MASK_0) \
_op_(CSI_CSI_PIXEL_PARSER_B_INTERRUPT_MASK_0) \
_op_(CSI_CSI_PIXEL_PARSER_C_INTERRUPT_MASK_0) \
_op_(CSI_CSI_PIXEL_PARSER_D_INTERRUPT_MASK_0) \
_op_(CSI_CSI_CILA_INTERRUPT_MASK_0) \
_op_(CSI_CSI_CILB_INTERRUPT_MASK_0) \
_op_(CSI_CSI_CILC_INTERRUPT_MASK_0) \
_op_(CSI_CSI_CILD_INTERRUPT_MASK_0) \
_op_(CSI_CSI_READONLY_STATUS_0) \
_op_(CSI_ESCAPE_MODE_COMMAND_0) \
_op_(CSI_ESCAPE_MODE_DATA_0) \
_op_(CSI_CILA_PAD_CONFIG0_0) \
_op_(CSI_CILA_PAD_CONFIG1_0) \
_op_(CSI_CILB_PAD_CONFIG0_0) \
_op_(CSI_CILB_PAD_CONFIG1_0) \
_op_(CSI_CILC_PAD_CONFIG0_0) \
_op_(CSI_CILC_PAD_CONFIG1_0) \
_op_(CSI_CILD_PAD_CONFIG0_0) \
_op_(CSI_CILD_PAD_CONFIG1_0) \
_op_(CSI_CILE_PAD_CONFIG0_0) \
_op_(CSI_CIL_PAD_CONFIG0_0) \
_op_(CSI_CLKEN_OVERRIDE_0) \
_op_(CSI_DEBUG_CONTROL_0) \
_op_(CSI_DEBUG_COUNTER_0_0) \
_op_(CSI_DEBUG_COUNTER_1_0) \
_op_(CSI_DEBUG_COUNTER_2_0) \
_op_(CSI_PIXEL_STREAM_A_EXPECTED_FRAME_0) \
_op_(CSI_PIXEL_STREAM_B_EXPECTED_FRAME_0) \
_op_(CSI_PIXEL_STREAM_C_EXPECTED_FRAME_0) \
_op_(CSI_PIXEL_STREAM_D_EXPECTED_FRAME_0) \
_op_(CSI_MIPIBIAS_PAD_CONFIG0_0) \
_op_(CSI_CSI_CILA_STATUS_0) \
_op_(CSI_CSI_CILB_STATUS_0) \
_op_(CSI_CSI_CILC_STATUS_0) \
_op_(CSI_CSI_CILD_STATUS_0) \
_op_(CSI_STALL_COUNTER_0) \
_op_(CSI_PATTERN_GENERATOR_0) \
_op_(CSI_PG_PHASE_0) \
_op_(CSI_PG_RED_FREQ_0) \
_op_(CSI_PG_RED_FREQ_RATE_0) \
_op_(CSI_PG_GREEN_FREQ_0) \
_op_(CSI_PG_GREEN_FREQ_RATE_0) \
_op_(CSI_PG_BLUE_FREQ_0) \
_op_(CSI_PG_BLUE_FREQ_RATE_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_VI 0x00000000
#define BASE_ADDRESS_CSI        0x00000200

//
// ARVI2 REGISTER BANKS
//

#define VI0_FIRST_REG 0x0000 // VI_VI_INCR_SYNCPT_0
#define VI0_LAST_REG 0x0002 // VI_VI_INCR_SYNCPT_ERROR_0
#define VI1_FIRST_REG 0x0008 // VI_CTXSW_0
#define VI1_LAST_REG 0x006d // VI_SW_RESET_0
#define CSI0_FIRST_REG 0x0200 // CSI_VI_INPUT_STREAM_CONTROL_0
#define CSI0_LAST_REG 0x0200 // CSI_VI_INPUT_STREAM_CONTROL_0
#define CSI1_FIRST_REG 0x0202 // CSI_HOST_INPUT_STREAM_CONTROL_0
#define CSI1_LAST_REG 0x0202 // CSI_HOST_INPUT_STREAM_CONTROL_0
#define CSI2_FIRST_REG 0x0204 // CSI_INPUT_STREAM_A_CONTROL_0
#define CSI2_LAST_REG 0x0204 // CSI_INPUT_STREAM_A_CONTROL_0
#define CSI3_FIRST_REG 0x0206 // CSI_PIXEL_STREAM_A_CONTROL0_0
#define CSI3_LAST_REG 0x0209 // CSI_PIXEL_STREAM_PPA_COMMAND_0
#define CSI4_FIRST_REG 0x020e // CSI_INPUT_STREAM_B_CONTROL_0
#define CSI4_LAST_REG 0x020e // CSI_INPUT_STREAM_B_CONTROL_0
#define CSI5_FIRST_REG 0x0210 // CSI_PIXEL_STREAM_B_CONTROL0_0
#define CSI5_LAST_REG 0x0213 // CSI_PIXEL_STREAM_PPB_COMMAND_0
#define CSI6_FIRST_REG 0x0218 // CSI_INPUT_STREAM_C_CONTROL_0
#define CSI6_LAST_REG 0x0218 // CSI_INPUT_STREAM_C_CONTROL_0
#define CSI7_FIRST_REG 0x021a // CSI_PIXEL_STREAM_C_CONTROL0_0
#define CSI7_LAST_REG 0x021d // CSI_PIXEL_STREAM_PPC_COMMAND_0
#define CSI8_FIRST_REG 0x0222 // CSI_INPUT_STREAM_D_CONTROL_0
#define CSI8_LAST_REG 0x0222 // CSI_INPUT_STREAM_D_CONTROL_0
#define CSI9_FIRST_REG 0x0224 // CSI_PIXEL_STREAM_D_CONTROL0_0
#define CSI9_LAST_REG 0x0227 // CSI_PIXEL_STREAM_PPD_COMMAND_0
#define CSI10_FIRST_REG 0x022c // CSI_PHY_CIL_COMMAND_0
#define CSI10_LAST_REG 0x0231 // CSI_PHY_CILE_CONTROL0_0
#define CSI11_FIRST_REG 0x0233 // CSI_CSI_PIXEL_PARSER_A_STATUS_0
#define CSI11_LAST_REG 0x0233 // CSI_CSI_PIXEL_PARSER_A_STATUS_0
#define CSI12_FIRST_REG 0x0235 // CSI_CSI_PIXEL_PARSER_B_STATUS_0
#define CSI12_LAST_REG 0x0235 // CSI_CSI_PIXEL_PARSER_B_STATUS_0
#define CSI13_FIRST_REG 0x0237 // CSI_CSI_PIXEL_PARSER_C_STATUS_0
#define CSI13_LAST_REG 0x0237 // CSI_CSI_PIXEL_PARSER_C_STATUS_0
#define CSI14_FIRST_REG 0x0239 // CSI_CSI_PIXEL_PARSER_D_STATUS_0
#define CSI14_LAST_REG 0x0269 // CSI_PG_BLUE_FREQ_RATE_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARVI2_H_INC_
