// Seed: 1680531653
module module_0 (
    input tri id_0,
    input supply1 id_1,
    input uwire id_2,
    input tri0 id_3,
    input tri id_4,
    output wor id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri0 id_8
);
  wire id_10;
  wor  id_11 = id_1;
endmodule
module module_1 (
    output wand id_0,
    inout tri1 id_1,
    input wand id_2
    , id_11,
    input tri0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wor id_7,
    output tri0 id_8
    , id_12,
    output wand id_9
);
  assign id_9 = 1 ? id_12 / id_11 : 1;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_5,
      id_6,
      id_9,
      id_5,
      id_7,
      id_1
  );
  assign modCall_1.type_16 = 0;
endmodule
