# do /home/borg/.local/lib/python3.8/site-packages/vunit/sim_if/tcl_read_eval_loop.tcl
# vsim -modelsimini /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_binarydigit.all_26ea1dfa5414b7fcca8a8e18db0f194e16fdf9b4/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_binarydigit(tb) -L vunit_lib -L lib -g/tb_binarydigit/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_binarydigit.all_26ea1dfa5414b7fcca8a8e18db0f194e16fdf9b4/,tb path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 15:39:08 on Apr 13,2022
# ** Warning: Design size of 21489 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 15:39:08 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register64.all_4b3d7424596cd97dd7902eed2c07b57d4cde18f3/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_register64(tb) -L vunit_lib -L lib -g/tb_register64/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_register64.all_4b3d7424596cd97dd7902eed2c07b57d4cde18f3/,tb path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 15:39:08 on Apr 13,2022
# ** Warning: Design size of 25416 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# End time: 15:39:08 on Apr 13,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim -modelsimini /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram4k.all_1ebeffcc215f6d79a04097ce7ccb46918c662a20/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_ram4k(tb) -L vunit_lib -L lib -g/tb_ram4k/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/vunit_out/test_output/lib.tb_ram4k.all_1ebeffcc215f6d79a04097ce7ccb46918c662a20/,tb path : /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/,use_color : true" 
# Start time: 15:39:08 on Apr 13,2022
# ** Warning: Design size of 4002328 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Error: Falha em teste: 3
#    Time: 800 ps  Iteration: 0  Process: /tb_ram4k/main File: /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Ram4K.vhd
# Break in Process main at /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Ram4K.vhd line 62
# Stopped at /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Ram4K.vhd line 62
# 
# Test Run Failed!
# 
# Stack trace result from 'tb' command
#  /home/borg/Documents/Elesis/Z01.1--Dio/Projetos/D-LogicaSequencial/testes/tb_Ram4K.vhd 62 return [address 0xf6d64d59] Process main
# 
# 
# Surrounding code from 'see' command
#   57 : 		assert(outOutput = "0000000000000000")  report "Falha em teste: 2" severity error;
#   58 : 
#   59 : 		-- Teste: 3
#   60 : 		inInput <= "0010101101100111"; inAddress <= "000000000001"; inLoad <= '1'; 
#   61 : 		wait for 200 ps;
# ->62 : 		assert(outOutput = "0010101101100111")  report "Falha em teste: 3" severity error;
#   63 : 
#   64 : 		-- Teste: 4
#   65 : 		inInput <= "0010101101100111"; inAddress <= "000000000000"; inLoad <= '0'; 
#   66 : 		wait for 200 ps;
# 
# End time: 15:39:12 on Apr 13,2022, Elapsed time: 0:00:04
# Errors: 1, Warnings: 1
