
<div style="width:100%; overflow:hidden;">
  <img src="https://github.com/Karan-nevage/Karan-nevage.github.io/blob/main/images/KARANUMAR_NEVAGE_GITHUB.gif?raw=true" style="width:1920px; object-fit:cover; object-position:center 20%;">
</div>
---

<img align="right" src="https://visitor-badge.laobi.icu/badge?page_id=karan-nevage.karan-nevage&left_color=orange&right_color=orange&left_text=Visitors" />

<img align="center" src="https://readme-typing-svg.herokuapp.com/?font=Satisfy&size=35&center=true&vCenter=true&width=500&color=F73B14&height=70&duration=4000&lines=Hi+There!+ðŸ‘‹;+I'm+Karankumar+Nevage!;" />
<br><br>
<br><br>

## Hi, I'm Karankumar Nevage ðŸ‘‹

**Frontend VLSI Design & Verification Engineer**

A passionate and results-driven Design Verification professional with a strong foundation in UVM methodology and digital design principles. My focus is on creating robust and reusable testbenches to ensure the quality and reliability of hardware products.


## ðŸ’» Technical Skills

* **Languages:** System Verilog, Verilog, C, C++, Python 
* **Methodologies & Tools:** UVM, Synopsys VCS, Synopsys Verdi, QuestaSim, Vivado, Git, Linux
* **Protocols:** AXI, AHB, APB, I2C, SPI
* **Concepts:** RTL Designing, Design Verification, Functional Coverage, Assertion-Based Verification

---

## âœ¨ Featured Projects
**âœ¤ AXI Universal Verification Component (UVC)** [(View Repo)](https://github.com/Karan-nevage/APB-Protocol-UVM-Based-Verification)  <br>
**âœ¤ APB Protocol UVM Based Verification** [(View Repo)](https://github.com/Karan-nevage/APB-Protocol-UVM-Based-Verification)  <br>
**âœ¤ Asynchronous FIFO Design and Verificationn** [(View Repo)](https://github.com/Karan-nevage/Asynchronous-FIFO-Design-and-Verification)  <br>
**âœ¤ Memory UVM Based Verification (Single Port RAM)** [(View Repo)](https://github.com/Karan-nevage/Memory-UVM-Verificationn) <br>
**âœ¤ Automatic Washing Mashine Controller** [(View Repo)](https://github.com/Karan-nevage/Automatic-Washing-Machine-Controller-Using-Verilog)  <br>
**âœ¤ Full Adder UVM Verification** [(View Repo)](https://github.com/Karan-nevage/full-adder-uvm-verification)  <br>
**âœ¤ Single Cycle RISC-V Processor Implementation** [(View Repo)](https://github.com/Karan-nevage/RISC-V-Single-Cycle-Core-Verilog-)  <br>
**âœ¤ APB Protocol Implementation** [(View Repo)](https://github.com/Karan-nevage/APB-Protocol-Using-Verilog)  <br>
**âœ¤ Nexas A7 Accelerometer** [(View Repo)](https://github.com/Karan-nevage/Nexys-A7-Accelerometer-FPGA)  <br>

## ðŸ§© VLSI Community Contribution
**âœ¦ HDL Bits Solutions** [(â†ªView Contribtion)](https://github.com/Karan-nevage/HDLBits-Complete-Solutions)  <br>
**âœ¦ Beginer Verilog Program** [(â†ªView Contribtion)](https://github.com/Karan-nevage/VLSI-Basic-Program)  <br>
**âœ¦ SystemVerilog Pattern Generations** [(â†ªView Contribtion)](https://github.com/Karan-nevage/SystemVerilog-Pattern-Generation-Interview-Questions)  <br>

## GitHub Stats
![GitHub Stats](https://github-readme-stats.vercel.app/api?username=Karan-nevage&show_icons=true&theme=radical&theme=light)
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=Karan-nevage&layout=compact&theme=light)

## Connect with Me
<a href="https://twitter.com/KarankumarNeva1" target="_blank" rel="noopener noreferrer"><Icon /> Twitter</a> | <a href="https://youtube.com/@FluxrayElectronics" target="_blank" rel="noopener noreferrer"><Icon /> Youtube</a> | <a href="https://instagram.com/ind_karanog/" target="_blank" rel="noopener noreferrer"><Icon /> Instagram</a>

---
<img align="right" src="https://i.pinimg.com/originals/90/70/32/9070324cdfc07c68d60eed0c39e77573.gif" /> 
