/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [26:0] _00_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [13:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [17:0] celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = !(in_data[128] ? in_data[149] : in_data[175]);
  assign celloutsig_1_9z = ~((celloutsig_1_1z | in_data[107]) & (celloutsig_1_6z | celloutsig_1_5z[0]));
  assign celloutsig_0_3z = celloutsig_0_2z | in_data[80];
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 27'h0000000;
    else _00_ <= { in_data[45:26], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z };
  reg [8:0] _05_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 9'h000;
    else _05_ <= { celloutsig_0_11z[2:1], celloutsig_0_6z };
  assign out_data[8:0] = _05_;
  assign celloutsig_1_19z = { celloutsig_1_17z[16:2], celloutsig_1_0z, celloutsig_1_8z } & { celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_14z };
  assign celloutsig_0_11z = _00_[17:7] / { 1'h1, in_data[25:16] };
  assign celloutsig_0_2z = in_data[48:32] >= in_data[87:71];
  assign celloutsig_1_10z = { celloutsig_1_7z[2], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z } > { in_data[154:152], celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_1z = in_data[116:113] <= { in_data[170:169], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = { celloutsig_0_1z[7:5], celloutsig_0_3z } && { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z } && { celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_8z = in_data[146:138] && { celloutsig_1_5z[5:4], celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_11z = { celloutsig_1_7z, celloutsig_1_9z } && in_data[150:145];
  assign celloutsig_1_12z = { in_data[132:129], celloutsig_1_11z } && { in_data[178:175], celloutsig_1_9z };
  assign celloutsig_1_13z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z } && { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_5z = ! { in_data[75:40], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_0z = in_data[25:21] < in_data[86:82];
  assign celloutsig_0_6z = - { celloutsig_0_1z[7:2], celloutsig_0_0z };
  assign celloutsig_1_2z = - in_data[189:187];
  assign celloutsig_1_7z = - celloutsig_1_5z[4:0];
  assign celloutsig_1_3z = { in_data[169:162], celloutsig_1_1z } !== in_data[176:168];
  assign celloutsig_1_4z = celloutsig_1_2z[0] & celloutsig_1_3z;
  assign celloutsig_1_16z = ^ { celloutsig_1_14z[9:8], celloutsig_1_8z, celloutsig_1_2z };
  assign celloutsig_1_5z = { in_data[162:160], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z } - { in_data[184:180], celloutsig_1_0z };
  assign celloutsig_1_14z = { in_data[177:165], celloutsig_1_11z } - in_data[182:169];
  assign celloutsig_1_17z = { celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_14z } - { celloutsig_1_14z[10:3], celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_5z[4:0], celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_3z } ~^ { celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_1z = { in_data[17:11], celloutsig_0_0z } ^ in_data[63:56];
  assign { out_data[137:128], out_data[112:96], out_data[42:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z };
endmodule
