<p><a href="https://www.google.com.lb/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjQwvzX55j9AhUlDkQIHUCCACEQFnoECAgQAg&usg=AOvVaw2--Y8OqB1vzyxim1eWqjih">Optimal Placement of Cores and Caches </a></p>
<p><a href="https://www.google.com.lb/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjQwvzX55j9AhUlDkQIHUCCACEQFnoECAgQAg&usg=AOvVaw2--Y8OqB1vzyxim1eWqjih">Optimal Placement of Cores and Caches </a></p>
<p><a href="https://www.google.com.lb/url?q=https://sites.psu.edu/farshidfarhat/2015/07/01/optimal-placement-of-cores-caches-and-memory-controllers-in-network-on-chip/&sa=U&ved=2ahUKEwjQwvzX55j9AhUlDkQIHUCCACEQFnoECAgQAg&usg=AOvVaw2--Y8OqB1vzyxim1eWqjih">Optimal Placement of Cores and Caches </a></p>
