
# ###############################################################################
# Joseph Zambreno
# Phillip Jones
# Department of Electrical and Computer Engineering
# Iowa State University
# ###############################################################################
 PARAMETER VERSION = 2.1.0


# PS7 ports
 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB_pin = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
# ZedBoard FMC I2C Controller
 PORT IIC_FMC_SCL = IIC_FMC_SCL, DIR = IO
 PORT IIC_FMC_SDA = IIC_FMC_SDA, DIR = IO
# FMC-IMAGEON HDMI in (for SPDIF passthrough)
 PORT fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin = fmc_imageon_hdmi_in_0_io_hdmii_spdif, DIR = I
# FMC-IMAGEON HDMI out
 PORT fmc_imageon_hdmi_out_0_io_hdmio_spdif_pin = fmc_imageon_hdmi_out_0_io_hdmio_spdif, DIR = O
 PORT fmc_imageon_hdmi_out_0_io_hdmio_video_pin = fmc_imageon_hdmi_out_0_io_hdmio_video, DIR = O, VEC = [15:0]
 PORT fmc_imageon_hdmi_out_0_io_hdmio_clk_pin = fmc_imageon_hdmi_out_0_io_hdmio_clk, DIR = O
 PORT fmc_imageon_video_clk1 = fmc_imageon_video_clk1, DIR = I, SIGIS = CLK, CLK_FREQ = 148500000
 PORT fmc_imageon_iic_0_Rst_pin = fmc_imageon_iic_0_Rst, DIR = O
 PORT fmc_imageon_iic_0_Sda_pin = fmc_imageon_iic_0_Sda, DIR = IO
 PORT fmc_imageon_iic_0_Scl_pin = fmc_imageon_iic_0_Scl, DIR = IO
# GPIO
 PORT BTNs_5Bits_GPIO = BTNs_5Bits_GPIO_IO, DIR = IO, VEC = [4:0]
 PORT SWs_8Bits_GPIO = SWs_8Bits_GPIO_IO, DIR = IO, VEC = [7:0]
 PORT fmc_imageon_vita_receiver_0_io_vita_clk_pll_pin = fmc_imageon_vita_receiver_0_io_vita_clk_pll, DIR = O
 PORT fmc_imageon_vita_receiver_0_io_vita_reset_n_pin = fmc_imageon_vita_receiver_0_io_vita_reset_n, DIR = O
 PORT fmc_imageon_vita_receiver_0_io_vita_trigger_pin = fmc_imageon_vita_receiver_0_io_vita_trigger, DIR = O, VEC = [2:0]
 PORT fmc_imageon_vita_receiver_0_io_vita_monitor_pin = fmc_imageon_vita_receiver_0_io_vita_monitor, DIR = I, VEC = [1:0]
 PORT fmc_imageon_vita_receiver_0_io_vita_spi_sclk_pin = fmc_imageon_vita_receiver_0_io_vita_spi_sclk, DIR = O
 PORT fmc_imageon_vita_receiver_0_io_vita_spi_ssel_n_pin = fmc_imageon_vita_receiver_0_io_vita_spi_ssel_n, DIR = O
 PORT fmc_imageon_vita_receiver_0_io_vita_spi_mosi_pin = fmc_imageon_vita_receiver_0_io_vita_spi_mosi, DIR = O
 PORT fmc_imageon_vita_receiver_0_io_vita_spi_miso_pin = fmc_imageon_vita_receiver_0_io_vita_spi_miso, DIR = I
 PORT fmc_imageon_vita_receiver_0_io_vita_clk_out_p_pin = fmc_imageon_vita_receiver_0_io_vita_clk_out_p, DIR = I
 PORT fmc_imageon_vita_receiver_0_io_vita_clk_out_n_pin = fmc_imageon_vita_receiver_0_io_vita_clk_out_n, DIR = I
 PORT fmc_imageon_vita_receiver_0_io_vita_sync_p_pin = fmc_imageon_vita_receiver_0_io_vita_sync_p, DIR = I
 PORT fmc_imageon_vita_receiver_0_io_vita_sync_n_pin = fmc_imageon_vita_receiver_0_io_vita_sync_n, DIR = I
 PORT fmc_imageon_vita_receiver_0_io_vita_data_p_pin = fmc_imageon_vita_receiver_0_io_vita_data_p, DIR = I, VEC = [7:0]
 PORT fmc_imageon_vita_receiver_0_io_vita_data_n_pin = fmc_imageon_vita_receiver_0_io_vita_data_n, DIR = I, VEC = [7:0]


# Video In
BEGIN v_vid_in_axi4s
 PARAMETER INSTANCE = v_vid_in_axi4s_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_M_AXIS_VIDEO_FORMAT = 12
 PARAMETER C_M_AXIS_VIDEO_DATA_WIDTH = 8
 BUS_INTERFACE M_AXIS_VIDEO = v_vid_in_axi4s_0_M_AXIS_VIDEO
 BUS_INTERFACE VTIMING_OUT = v_vid_in_axi4s_0_VTIMING_OUT
 PORT vid_in_clk = vid_out_clk
 PORT vid_de = fmc_imageon_vita_receiver_0_xsvi_active_video_o
 PORT aclk = vid_out_clk
 PORT aclken = net_vcc
 PORT aresetn = net_vcc
 PORT vid_vblank = fmc_imageon_vita_receiver_0_xsvi_vblank_o
 PORT vid_hblank = fmc_imageon_vita_receiver_0_xsvi_hblank_o
 PORT vid_vsync = fmc_imageon_vita_receiver_0_xsvi_vysnc_o
 PORT vid_hsync = fmc_imageon_vita_receiver_0_xsvi_hysnc_o
 PORT vid_data = fmc_imageon_vita_receiver_0_xsvi_video_data_o
END

# Video Timing Generator
BEGIN v_tc
 PARAMETER INSTANCE = v_tc_1
 PARAMETER HW_VER = 5.00.a
 PARAMETER C_GENERATE_EN = 1
 PARAMETER C_NUM_FSYNCS = 1
 PARAMETER C_DETECT_EN = 0
 PARAMETER C_BASEADDR = 0x51100000
 PARAMETER C_HIGHADDR = 0x5110ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT active_video_out = v_tc_1_VTIMING_OUT_active_video
 PORT vblank_out = v_tc_1_VTIMING_OUT_vblank
 PORT hblank_out = v_tc_1_VTIMING_OUT_hblank
 PORT vsync_out = v_tc_1_VTIMING_OUT_vsync
 PORT hsync_out = v_tc_1_VTIMING_OUT_hsync
 PORT S_AXI_ACLK = axi4lite_0_clk
 PORT clk = vid_out_clk
END

# Timing Detector and Generator
BEGIN v_tc
 PARAMETER INSTANCE = v_tc_0
 PARAMETER HW_VER = 5.00.a
 PARAMETER C_GENERATE_EN = 1
 PARAMETER C_NUM_FSYNCS = 1
 PARAMETER C_DETECT_EN = 1
 PARAMETER C_BASEADDR = 0x52200000
 PARAMETER C_HIGHADDR = 0x5220ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE VTIMING_IN = v_vid_in_axi4s_0_VTIMING_OUT
 BUS_INTERFACE VTIMING_OUT = v_tc_0_VTIMING_OUT
 PORT S_AXI_ACLK = axi4lite_0_clk
 PORT clk = vid_out_clk
 PORT gen_clken = vtc_gen_clken
END

BEGIN v_rgb2ycrcb
 PARAMETER INSTANCE = v_rgb2ycrcb_0
 PARAMETER HW_VER = 6.01.a
 PARAMETER C_BASEADDR = 0x52400000
 PARAMETER C_HIGHADDR = 0x5240FFFF
 PARAMETER Standard_Sel = 3
 PARAMETER Input_Range = 2
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE S_AXIS_VIDEO = v_cfa_0_M_AXIS_VIDEO
 BUS_INTERFACE M_AXIS_VIDEO = v_rgb2ycrcb_0_M_AXIS_VIDEO
 PORT s_axi_aclk = axi4lite_0_clk
 PORT aclken = net_vcc
 PORT aresetn = net_vcc
 PORT s_axi_aclken = net_vcc
END

BEGIN v_cresample
 PARAMETER INSTANCE = v_cresample_0
 PARAMETER HW_VER = 3.01.a
 PARAMETER C_BASEADDR = 0x52500000
 PARAMETER C_HIGHADDR = 0x5250FFFF
 PARAMETER C_S_AXIS_VIDEO_FORMAT = 1
 PARAMETER C_M_AXIS_VIDEO_FORMAT = 0
 PARAMETER C_CONVERT_TYPE = 2
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE S_AXIS_VIDEO = v_rgb2ycrcb_0_M_AXIS_VIDEO
 BUS_INTERFACE M_AXIS_VIDEO = v_cresample_0_M_AXIS_VIDEO
 PORT s_axi_aclk = axi4lite_0_clk
 PORT aclk = vid_out_clk
 PORT aclken = net_vcc
 PORT aresetn = net_vcc
 PORT s_axi_aclken = net_vcc
END

BEGIN v_cfa
 PARAMETER INSTANCE = v_cfa_0
 PARAMETER HW_VER = 6.01.a
 PARAMETER C_BASEADDR = 0x52300000
 PARAMETER C_HIGHADDR = 0x5230FFFF
 BUS_INTERFACE S_AXI = axi4lite_0
 BUS_INTERFACE S_AXIS_VIDEO = v_vid_in_axi4s_0_M_AXIS_VIDEO
 BUS_INTERFACE M_AXIS_VIDEO = v_cfa_0_M_AXIS_VIDEO
 PORT s_axi_aclk = axi4lite_0_clk
 PORT aclk = vid_out_clk
 PORT aclken = net_vcc
 PORT aresetn = net_vcc
 PORT s_axi_aclken = net_vcc
END

# Video out
BEGIN v_axi4s_vid_out
 PARAMETER INSTANCE = v_axi4s_vid_out_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_S_AXIS_VIDEO_FORMAT = 0
 PARAMETER VTG_MASTER_SLAVE = 0
 BUS_INTERFACE S_AXIS_VIDEO = axi_vdma_0_M_AXIS_MM2S
 BUS_INTERFACE VTIMING_IN = v_tc_0_VTIMING_OUT
 PORT video_out_clk = vid_out_clk
 PORT aclk = vid_out_clk
 PORT vtg_ce = vtc_gen_clken
 PORT video_de = vid_out_de
 PORT video_vsync = vid_out_vsync
 PORT video_hsync = vid_out_hsync
 PORT video_vblank = vid_out_vblank
 PORT video_hblank = vid_out_hblank
 PORT video_data = vid_out_data
 PORT locked = vid_out_locked
END

BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.01.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_USE_M_AXI_GP0 = 1
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 0
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 0
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 0
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 0
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 50000000
 PARAMETER C_FCLK_CLK1_FREQ = 200000000
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 142857132
 PARAMETER C_USE_CR_FABRIC = 1
 PARAMETER C_USE_S_AXI_HP0 = 1
 PARAMETER C_INTERCONNECT_S_AXI_HP0_MASTERS = axi_vdma_0.M_AXI_MM2S & axi_vdma_0.M_AXI_S2MM
 PARAMETER C_S_AXI_HP0_BASEADDR = 0x00000000
 PARAMETER C_S_AXI_HP0_HIGHADDR = 0x1FFFFFFF
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 BUS_INTERFACE M_AXI_GP0 = axi4lite_0
 BUS_INTERFACE S_AXI_HP0 = axi_interconnect_1
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
 PORT FCLK_CLK0 = axi4lite_0_clk
 PORT FCLK_RESET0_N = axi4lite_0_reset_n
 PORT M_AXI_GP0_ACLK = axi4lite_0_clk
 PORT FCLK_CLK3 = processing_system7_0_FCLK_CLK3
 PORT S_AXI_HP0_ACLK = processing_system7_0_FCLK_CLK3
 PORT FCLK_RESET3_N = processing_system7_0_FCLK_RESET3_N_0
 PORT FCLK_CLK1 = clk_200mhz
END

BEGIN fmc_imageon_vita_receiver
 PARAMETER INSTANCE = fmc_imageon_vita_receiver_0
 PARAMETER HW_VER = 1.13.a
 PARAMETER C_BASEADDR = 0x52100000
 PARAMETER C_HIGHADDR = 0x5210ffff
 PARAMETER C_XSVI_DATA_WIDTH = 8
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = axi4lite_0_clk
 PORT io_vita_clk_pll = fmc_imageon_vita_receiver_0_io_vita_clk_pll
 PORT io_vita_reset_n = fmc_imageon_vita_receiver_0_io_vita_reset_n
 PORT io_vita_trigger = fmc_imageon_vita_receiver_0_io_vita_trigger
 PORT io_vita_monitor = fmc_imageon_vita_receiver_0_io_vita_monitor
 PORT io_vita_spi_sclk = fmc_imageon_vita_receiver_0_io_vita_spi_sclk
 PORT io_vita_spi_ssel_n = fmc_imageon_vita_receiver_0_io_vita_spi_ssel_n
 PORT io_vita_spi_mosi = fmc_imageon_vita_receiver_0_io_vita_spi_mosi
 PORT io_vita_spi_miso = fmc_imageon_vita_receiver_0_io_vita_spi_miso
 PORT io_vita_clk_out_p = fmc_imageon_vita_receiver_0_io_vita_clk_out_p
 PORT io_vita_clk_out_n = fmc_imageon_vita_receiver_0_io_vita_clk_out_n
 PORT io_vita_sync_p = fmc_imageon_vita_receiver_0_io_vita_sync_p
 PORT io_vita_sync_n = fmc_imageon_vita_receiver_0_io_vita_sync_n
 PORT io_vita_data_p = fmc_imageon_vita_receiver_0_io_vita_data_p
 PORT io_vita_data_n = fmc_imageon_vita_receiver_0_io_vita_data_n
 PORT clk = vita_clk_ref
 PORT clk4x = vid_out_clk
 PORT clk200 = clk_200mhz
 PORT reset = net_gnd
 PORT trigger1 = net_gnd
 PORT xsvi_vblank_o = fmc_imageon_vita_receiver_0_xsvi_vblank_o
 PORT xsvi_hblank_o = fmc_imageon_vita_receiver_0_xsvi_hblank_o
 PORT xsvi_vsync_o = fmc_imageon_vita_receiver_0_xsvi_vysnc_o
 PORT xsvi_hsync_o = fmc_imageon_vita_receiver_0_xsvi_hysnc_o
 PORT xsvi_video_data_o = fmc_imageon_vita_receiver_0_xsvi_video_data_o
 PORT xsvi_active_video_o = fmc_imageon_vita_receiver_0_xsvi_active_video_o
 PORT oe = fmc_enable
END

# FMC-IMAGEON I2C Controller
BEGIN axi_iic
 PARAMETER INSTANCE = fmc_imageon_iic_0
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_SCL_INERTIAL_DELAY = 0
 PARAMETER C_SDA_INERTIAL_DELAY = 0
 PARAMETER C_GPO_WIDTH = 8
 PARAMETER C_BASEADDR = 0x50100000
 PARAMETER C_HIGHADDR = 0x5010ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = axi4lite_0_clk
 PORT Gpo = 0b0 & 0b0 & 0b0 & 0b0 & 0b0 & 0b0 & 0b0 & fmc_imageon_iic_0_Rst
 PORT Sda = fmc_imageon_iic_0_Sda
 PORT Scl = fmc_imageon_iic_0_Scl
END

# FMC-IMAGEON HDMI Output
BEGIN fmc_imageon_hdmi_out
 PARAMETER INSTANCE = fmc_imageon_hdmi_out_0
 PARAMETER HW_VER = 1.05.a
# BUS_INTERFACE XSVI_VIDEO_IN = fmc_imageon_hdmi_in_0_XSVI_VIDEO_OUT
 PORT xsvi_vblank_i = vid_out_vblank
 PORT xsvi_hblank_i = vid_out_hblank
 PORT xsvi_active_video_i = vid_out_de
 PORT xsvi_video_data_i = vid_out_data
 PORT audio_spdif = fmc_imageon_hdmi_in_0_io_hdmii_spdif
 PORT clk = vid_out_clk
 PORT reset = net_gnd
 PORT oe = net_vcc
 PORT embed_syncs = net_vcc
 PORT io_hdmio_spdif = fmc_imageon_hdmi_out_0_io_hdmio_spdif
 PORT io_hdmio_video = fmc_imageon_hdmi_out_0_io_hdmio_video
 PORT io_hdmio_clk = fmc_imageon_hdmi_out_0_io_hdmio_clk
END

# Video Clock Sources
BEGIN clock_generator
 PARAMETER INSTANCE = clock_generator_1
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_CLKIN_FREQ = 148500000
 PARAMETER C_CLKOUT0_FREQ = 148500000
 PARAMETER C_CLKOUT1_FREQ = 37125000
 PORT CLKIN = fmc_imageon_video_clk1
 PORT RST = vid_dcm_rst
 PORT CLKOUT0 = vid_out_clk
 PORT CLKOUT1 = vita_clk_ref
END

# VDMA
BEGIN axi_vdma
 PARAMETER INSTANCE = axi_vdma_0
 PARAMETER HW_VER = 5.04.a
 PARAMETER C_USE_FSYNC = 3
 PARAMETER C_FLUSH_ON_FSYNC = 3
 PARAMETER C_M_AXI_MM2S_DATA_WIDTH = 64
 PARAMETER C_M_AXIS_MM2S_TDATA_WIDTH = 16
 PARAMETER C_INCLUDE_MM2S_DRE = 1
 PARAMETER C_MM2S_LINEBUFFER_DEPTH = 4096
 PARAMETER C_M_AXI_S2MM_DATA_WIDTH = 64
 PARAMETER C_S_AXIS_S2MM_TDATA_WIDTH = 16
 PARAMETER C_INCLUDE_S2MM_DRE = 1
 PARAMETER C_S2MM_LINEBUFFER_DEPTH = 4096
 PARAMETER C_BASEADDR = 0x43000000
 PARAMETER C_HIGHADDR = 0x4300ffff
 BUS_INTERFACE S_AXI_LITE = axi4lite_0
 BUS_INTERFACE M_AXI_MM2S = axi_interconnect_1
 BUS_INTERFACE M_AXI_S2MM = axi_interconnect_1
 BUS_INTERFACE M_AXIS_MM2S = axi_vdma_0_M_AXIS_MM2S
 BUS_INTERFACE S_AXIS_S2MM = v_cresample_0_M_AXIS_VIDEO
 PORT s_axi_lite_aclk = axi4lite_0_clk
 PORT m_axi_mm2s_aclk = vid_out_clk
 PORT m_axi_s2mm_aclk = vid_out_clk
 PORT m_axis_mm2s_aclk = vid_out_clk
 PORT s_axis_s2mm_aclk = vid_out_clk
END

# Test Pattern Generator
BEGIN axi_tpg
 PARAMETER INSTANCE = axi_tpg_0
 PARAMETER HW_VER = 2.00.a
 PARAMETER C_NUM_CHANNELS = 2
 PARAMETER C_BASEADDR = 0x51200000
 PARAMETER C_HIGHADDR = 0x5120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT active_video_in = v_tc_1_VTIMING_OUT_active_video
 PORT vblank_in = v_tc_1_VTIMING_OUT_vblank
 PORT hblank_in = v_tc_1_VTIMING_OUT_hblank
 PORT vsync_in = v_tc_1_VTIMING_OUT_vsync
 PORT hsync_in = v_tc_1_VTIMING_OUT_hsync
 PORT S_AXI_ACLK = axi4lite_0_clk
 PORT clk = vid_out_clk
 PORT hsync_out = tpg_0_hsync_out
 PORT vsync_out = tpg_0_vsync_out
 PORT hblank_out = tpg_0_hblank_out
 PORT vblank_out = tpg_0_vblank_out
 PORT active_video_out = tpg_0_active_video_out
 PORT video_data_out = tpg_0_video_data_out
 PORT TPG_debug = axi_tpg_0_TPG_debug
END

# AXI HP0 bus
BEGIN axi_interconnect
 PARAMETER INSTANCE = axi_interconnect_1
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 1
 PORT INTERCONNECT_ACLK = processing_system7_0_FCLK_CLK3
 PORT INTERCONNECT_ARESETN = processing_system7_0_FCLK_RESET3_N_0
END

# AXI GP0 bus
BEGIN axi_interconnect
 PARAMETER INSTANCE = axi4lite_0
 PARAMETER HW_VER = 1.06.a
 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
 PORT INTERCONNECT_ACLK = axi4lite_0_clk
 PORT INTERCONNECT_ARESETN = axi4lite_0_reset_n
END

BEGIN axi_gpio
 PARAMETER INSTANCE = SWs_8Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 8
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_BASEADDR = 0x41240000
 PARAMETER C_HIGHADDR = 0x4124ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = axi4lite_0_clk
 PORT GPIO_IO = SWs_8Bits_GPIO_IO
END

# ZedBoard FMC I2C Controller
BEGIN axi_iic
 PARAMETER INSTANCE = IIC_FMC
 PARAMETER HW_VER = 1.02.a
 PARAMETER C_IIC_FREQ = 100000
 PARAMETER C_TEN_BIT_ADR = 0
 PARAMETER C_GPO_WIDTH = 8
 PARAMETER C_BASEADDR = 0x40100000
 PARAMETER C_HIGHADDR = 0x4010ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = axi4lite_0_clk
 PORT Sda = IIC_FMC_SDA
 PORT Scl = IIC_FMC_SCL
 PORT Gpo = 0b0 & 0b0 & 0b0 & 0b0 & 0b0 & vid_dcm_rst & 0b0 & fmc_enable
END

# PORT Gpo = 0b0 & 0b0 & 0b0 & 0b0 & 0b0 & vid_dcm_rst & 0b0 & 0b0
BEGIN axi_gpio
 PARAMETER INSTANCE = BTNs_5Bits
 PARAMETER HW_VER = 1.01.b
 PARAMETER C_GPIO_WIDTH = 5
 PARAMETER C_ALL_INPUTS = 1
 PARAMETER C_BASEADDR = 0x41200000
 PARAMETER C_HIGHADDR = 0x4120ffff
 BUS_INTERFACE S_AXI = axi4lite_0
 PORT S_AXI_ACLK = axi4lite_0_clk
 PORT GPIO_IO = BTNs_5Bits_GPIO_IO
END

