# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../RISC-V Processor 2.gen/sources_1/ip/clk_wiz_0" \
"../../../../RISC-V Processor 2.gen/sources_1/ip/block_rom_memory/sim/block_rom_memory.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
