18:32:19 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
18:32:19 INFO  : Registering command handlers for Vitis TCF services
18:32:21 INFO  : XSCT server has started successfully.
18:32:21 INFO  : Successfully done setting XSCT server connection channel  
18:32:21 INFO  : plnx-install-location is set to ''
18:32:21 INFO  : Successfully done query RDI_DATADIR 
18:32:21 INFO  : Successfully done setting workspace for the tool. 
18:32:21 INFO  : Platform repository initialization has completed.
18:33:02 INFO  : Result from executing command 'getProjects': conv_accel_hw
18:33:02 INFO  : Result from executing command 'getPlatforms': 
18:33:09 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:33:12 INFO  : (SwPlatform)  Successfully done add_library 
18:33:13 INFO  : (SwPlatform) Successfully done update_mss 
18:33:14 INFO  : Successfully done sdx_reload_mss "C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
18:33:47 INFO  : Result from executing command 'getProjects': conv_accel_hw
18:33:47 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
18:34:32 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:34:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:34:46 INFO  : 'fpga -state' command is executed.
18:34:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:34:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:34:46 INFO  : 'jtag frequency' command is executed.
18:34:46 INFO  : Context for 'APU' is selected.
18:34:46 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:34:46 INFO  : 'configparams force-mem-access 1' command is executed.
18:34:46 INFO  : Context for 'APU' is selected.
18:34:46 INFO  : 'stop' command is executed.
18:34:46 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:34:47 INFO  : 'ps7_init' command is executed.
18:34:47 INFO  : 'ps7_post_config' command is executed.
18:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:47 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:34:47 INFO  : 'configparams force-mem-access 0' command is executed.
18:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:34:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:34:47 INFO  : 'con' command is executed.
18:34:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:34:47 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:35:40 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:35:58 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:36:12 INFO  : Disconnected from the channel tcfchan#3.
18:36:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:36:13 INFO  : 'fpga -state' command is executed.
18:36:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:36:13 INFO  : 'jtag frequency' command is executed.
18:36:13 INFO  : Context for 'APU' is selected.
18:36:13 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:36:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:13 INFO  : Context for 'APU' is selected.
18:36:13 INFO  : 'stop' command is executed.
18:36:13 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:36:13 INFO  : 'ps7_init' command is executed.
18:36:13 INFO  : 'ps7_post_config' command is executed.
18:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:14 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:14 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:14 INFO  : 'con' command is executed.
18:36:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:36:14 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:36:19 INFO  : Disconnected from the channel tcfchan#6.
18:36:22 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:36:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:36:33 INFO  : 'fpga -state' command is executed.
18:36:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:36:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:36:34 INFO  : 'jtag frequency' command is executed.
18:36:34 INFO  : Context for 'APU' is selected.
18:36:34 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:36:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:36:34 INFO  : Context for 'APU' is selected.
18:36:34 INFO  : 'stop' command is executed.
18:36:34 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:36:34 INFO  : 'ps7_init' command is executed.
18:36:34 INFO  : 'ps7_post_config' command is executed.
18:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:34 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:36:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:36:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:36:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:36:34 INFO  : 'con' command is executed.
18:36:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:36:34 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:36:46 INFO  : Disconnected from the channel tcfchan#8.
18:39:11 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:40:43 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:42:49 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:43:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:43:02 INFO  : 'fpga -state' command is executed.
18:43:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:43:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:43:02 INFO  : 'jtag frequency' command is executed.
18:43:02 INFO  : Context for 'APU' is selected.
18:43:02 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:43:02 INFO  : 'configparams force-mem-access 1' command is executed.
18:43:02 INFO  : Context for 'APU' is selected.
18:43:02 INFO  : 'stop' command is executed.
18:43:02 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:43:02 INFO  : 'ps7_init' command is executed.
18:43:02 INFO  : 'ps7_post_config' command is executed.
18:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:43:02 INFO  : 'configparams force-mem-access 0' command is executed.
18:43:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:43:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:43:03 INFO  : 'con' command is executed.
18:43:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:43:03 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:45:11 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:45:20 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:45:31 INFO  : Disconnected from the channel tcfchan#12.
18:45:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:45:31 INFO  : 'fpga -state' command is executed.
18:45:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:45:32 INFO  : 'jtag frequency' command is executed.
18:45:32 INFO  : Context for 'APU' is selected.
18:45:32 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:45:32 INFO  : 'configparams force-mem-access 1' command is executed.
18:45:32 INFO  : Context for 'APU' is selected.
18:45:32 INFO  : 'stop' command is executed.
18:45:32 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:45:32 INFO  : 'ps7_init' command is executed.
18:45:32 INFO  : 'ps7_post_config' command is executed.
18:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:32 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:45:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:45:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:45:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:45:32 INFO  : 'con' command is executed.
18:45:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:45:32 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:45:44 INFO  : Disconnected from the channel tcfchan#15.
18:46:59 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:47:12 INFO  : 'fpga -state' command is executed.
18:47:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:47:13 INFO  : 'jtag frequency' command is executed.
18:47:13 INFO  : Context for 'APU' is selected.
18:47:13 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:47:13 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:13 INFO  : Context for 'APU' is selected.
18:47:13 INFO  : 'stop' command is executed.
18:47:13 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:47:13 INFO  : 'ps7_init' command is executed.
18:47:13 INFO  : 'ps7_post_config' command is executed.
18:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:13 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:47:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:47:13 INFO  : 'con' command is executed.
18:47:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:47:13 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:47:25 INFO  : Disconnected from the channel tcfchan#17.
18:48:12 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:48:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:48:20 INFO  : 'fpga -state' command is executed.
18:48:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:48:20 INFO  : 'jtag frequency' command is executed.
18:48:20 INFO  : Context for 'APU' is selected.
18:48:20 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:48:20 INFO  : 'configparams force-mem-access 1' command is executed.
18:48:20 INFO  : Context for 'APU' is selected.
18:48:20 INFO  : 'stop' command is executed.
18:48:20 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:48:21 INFO  : 'ps7_init' command is executed.
18:48:21 INFO  : 'ps7_post_config' command is executed.
18:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:21 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:48:21 INFO  : 'configparams force-mem-access 0' command is executed.
18:48:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:48:21 INFO  : 'con' command is executed.
18:48:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:48:21 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:49:16 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:49:25 INFO  : Disconnected from the channel tcfchan#19.
18:49:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:49:25 INFO  : 'fpga -state' command is executed.
18:49:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:49:25 INFO  : 'jtag frequency' command is executed.
18:49:25 INFO  : Context for 'APU' is selected.
18:49:25 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:49:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:49:25 INFO  : Context for 'APU' is selected.
18:49:25 INFO  : 'stop' command is executed.
18:49:25 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:49:25 INFO  : 'ps7_init' command is executed.
18:49:25 INFO  : 'ps7_post_config' command is executed.
18:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:49:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:26 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:49:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:49:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:49:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:49:26 INFO  : 'con' command is executed.
18:49:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:49:26 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:51:45 INFO  : Disconnected from the channel tcfchan#21.
18:51:52 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:52:16 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:52:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:52:27 INFO  : 'fpga -state' command is executed.
18:52:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:52:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:52:27 INFO  : 'jtag frequency' command is executed.
18:52:27 INFO  : Context for 'APU' is selected.
18:52:27 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:52:27 INFO  : 'configparams force-mem-access 1' command is executed.
18:52:27 INFO  : Context for 'APU' is selected.
18:52:27 INFO  : 'stop' command is executed.
18:52:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:52:28 INFO  : 'ps7_init' command is executed.
18:52:28 INFO  : 'ps7_post_config' command is executed.
18:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:52:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:52:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:52:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:52:28 INFO  : 'con' command is executed.
18:52:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:52:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:53:49 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:53:57 INFO  : Disconnected from the channel tcfchan#24.
18:53:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:53:57 INFO  : 'fpga -state' command is executed.
18:53:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:53:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:53:57 INFO  : 'jtag frequency' command is executed.
18:53:57 INFO  : Context for 'APU' is selected.
18:53:57 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:53:57 INFO  : 'configparams force-mem-access 1' command is executed.
18:53:57 INFO  : Context for 'APU' is selected.
18:53:57 INFO  : 'stop' command is executed.
18:53:57 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:53:58 INFO  : 'ps7_init' command is executed.
18:53:58 INFO  : 'ps7_post_config' command is executed.
18:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:58 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:53:58 INFO  : 'configparams force-mem-access 0' command is executed.
18:53:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:53:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:53:58 INFO  : 'con' command is executed.
18:53:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:53:58 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:55:32 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:55:44 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
18:55:52 INFO  : Disconnected from the channel tcfchan#26.
18:55:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
18:55:52 INFO  : 'fpga -state' command is executed.
18:55:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:55:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:55:52 INFO  : 'jtag frequency' command is executed.
18:55:52 INFO  : Context for 'APU' is selected.
18:55:52 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
18:55:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:55:52 INFO  : Context for 'APU' is selected.
18:55:52 INFO  : 'stop' command is executed.
18:55:52 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
18:55:52 INFO  : 'ps7_init' command is executed.
18:55:52 INFO  : 'ps7_post_config' command is executed.
18:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:55:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:53 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:55:53 INFO  : 'configparams force-mem-access 0' command is executed.
18:55:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

18:55:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:55:53 INFO  : 'con' command is executed.
18:55:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:55:53 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
18:56:10 INFO  : Disconnected from the channel tcfchan#29.
18:56:52 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
18:56:54 INFO  : XSCT server has started successfully.
18:56:54 INFO  : plnx-install-location is set to ''
18:56:54 INFO  : Successfully done setting XSCT server connection channel  
18:56:54 INFO  : Successfully done setting workspace for the tool. 
18:56:57 INFO  : Platform repository initialization has completed.
18:56:57 INFO  : Registering command handlers for Vitis TCF services
18:56:57 INFO  : Successfully done query RDI_DATADIR 
19:01:21 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:01:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:02:21 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:02:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:06:50 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:06:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:07:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:07:05 INFO  : 'fpga -state' command is executed.
19:07:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:07:05 INFO  : 'jtag frequency' command is executed.
19:07:05 INFO  : Context for 'APU' is selected.
19:07:05 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:07:05 INFO  : 'configparams force-mem-access 1' command is executed.
19:07:05 INFO  : Context for 'APU' is selected.
19:07:05 INFO  : 'stop' command is executed.
19:07:05 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:07:05 INFO  : 'ps7_init' command is executed.
19:07:05 INFO  : 'ps7_post_config' command is executed.
19:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:06 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:07:06 INFO  : 'configparams force-mem-access 0' command is executed.
19:07:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:07:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:07:06 INFO  : 'con' command is executed.
19:07:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:07:06 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:08:29 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:08:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:08:40 INFO  : Disconnected from the channel tcfchan#4.
19:08:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:08:40 INFO  : 'fpga -state' command is executed.
19:08:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:08:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:08:40 INFO  : 'jtag frequency' command is executed.
19:08:40 INFO  : Context for 'APU' is selected.
19:08:42 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:08:42 INFO  : 'configparams force-mem-access 1' command is executed.
19:08:42 INFO  : Context for 'APU' is selected.
19:08:42 INFO  : 'stop' command is executed.
19:08:42 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:08:42 INFO  : 'ps7_init' command is executed.
19:08:42 INFO  : 'ps7_post_config' command is executed.
19:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:08:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:43 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:08:43 INFO  : 'configparams force-mem-access 0' command is executed.
19:08:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:08:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:08:43 INFO  : 'con' command is executed.
19:08:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:08:43 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:14:35 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:14:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:15:21 INFO  : Disconnected from the channel tcfchan#6.
19:15:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:15:22 INFO  : 'fpga -state' command is executed.
19:15:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:15:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:15:22 INFO  : 'jtag frequency' command is executed.
19:15:22 INFO  : Context for 'APU' is selected.
19:15:24 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:15:24 INFO  : 'configparams force-mem-access 1' command is executed.
19:15:24 INFO  : Context for 'APU' is selected.
19:15:24 INFO  : 'stop' command is executed.
19:15:24 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:15:24 INFO  : 'ps7_init' command is executed.
19:15:24 INFO  : 'ps7_post_config' command is executed.
19:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:24 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:15:24 INFO  : 'configparams force-mem-access 0' command is executed.
19:15:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:15:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:15:24 INFO  : 'con' command is executed.
19:15:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:15:24 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:20:28 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:20:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:21:33 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:21:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:21:47 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:21:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:21:59 INFO  : Disconnected from the channel tcfchan#8.
19:21:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:21:59 INFO  : 'fpga -state' command is executed.
19:21:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:21:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:21:59 INFO  : 'jtag frequency' command is executed.
19:21:59 INFO  : Context for 'APU' is selected.
19:22:01 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:22:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:01 INFO  : Context for 'APU' is selected.
19:22:01 INFO  : 'stop' command is executed.
19:22:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:22:02 INFO  : 'ps7_init' command is executed.
19:22:02 INFO  : 'ps7_post_config' command is executed.
19:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:22:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:22:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:22:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:22:02 INFO  : 'con' command is executed.
19:22:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:22:02 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:22:48 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:22:51 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:22:57 INFO  : Disconnected from the channel tcfchan#12.
19:22:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:22:57 INFO  : 'fpga -state' command is executed.
19:22:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:22:58 INFO  : 'jtag frequency' command is executed.
19:22:58 INFO  : Context for 'APU' is selected.
19:22:59 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:22:59 INFO  : 'configparams force-mem-access 1' command is executed.
19:22:59 INFO  : Context for 'APU' is selected.
19:22:59 INFO  : 'stop' command is executed.
19:22:59 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:23:00 INFO  : 'ps7_init' command is executed.
19:23:00 INFO  : 'ps7_post_config' command is executed.
19:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:00 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:23:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:23:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:23:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:23:00 INFO  : 'con' command is executed.
19:23:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:23:00 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:26:23 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:26:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:27:07 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:27:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:27:20 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:27:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:27:28 INFO  : Disconnected from the channel tcfchan#14.
19:27:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:27:28 INFO  : 'fpga -state' command is executed.
19:27:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:27:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:27:29 INFO  : 'jtag frequency' command is executed.
19:27:29 INFO  : Context for 'APU' is selected.
19:27:31 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:27:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:27:31 INFO  : Context for 'APU' is selected.
19:27:31 INFO  : 'stop' command is executed.
19:27:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:27:31 INFO  : 'ps7_init' command is executed.
19:27:31 INFO  : 'ps7_post_config' command is executed.
19:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:31 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:27:31 INFO  : 'configparams force-mem-access 0' command is executed.
19:27:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:27:31 INFO  : 'con' command is executed.
19:27:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:27:31 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:28:29 INFO  : Disconnected from the channel tcfchan#18.
19:29:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:29:13 INFO  : 'fpga -state' command is executed.
19:29:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:29:13 INFO  : 'jtag frequency' command is executed.
19:29:13 INFO  : Context for 'APU' is selected.
19:29:15 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:29:15 INFO  : 'configparams force-mem-access 1' command is executed.
19:29:15 INFO  : Context for 'APU' is selected.
19:29:16 INFO  : 'stop' command is executed.
19:29:16 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:30:06 ERROR : Memory write error at 0xF800012C. Cannot flush JTAG server queue. FT_Write failed: io error
19:30:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
----------------End of Script----------------

19:30:06 ERROR : Memory write error at 0xF800012C. Cannot flush JTAG server queue. FT_Write failed: io error
19:30:41 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:30:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:30:50 INFO  : 'fpga -state' command is executed.
19:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:30:50 INFO  : 'jtag frequency' command is executed.
19:30:50 INFO  : Context for 'APU' is selected.
19:30:50 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:30:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:30:50 INFO  : Context for 'APU' is selected.
19:30:50 INFO  : 'stop' command is executed.
19:30:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:30:50 INFO  : 'ps7_init' command is executed.
19:30:50 INFO  : 'ps7_post_config' command is executed.
19:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:30:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:51 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:30:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:30:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:30:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:30:51 INFO  : 'con' command is executed.
19:30:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:30:51 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:33:59 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:34:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:34:10 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:34:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:35:11 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:35:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:39:10 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:39:12 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:39:28 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:39:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:40:05 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:40:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:40:17 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:40:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

19:40:25 INFO  : Disconnected from the channel tcfchan#19.
19:40:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:40:25 INFO  : 'fpga -state' command is executed.
19:40:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:40:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:40:25 INFO  : 'jtag frequency' command is executed.
19:40:25 INFO  : Context for 'APU' is selected.
19:40:27 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:40:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:40:27 INFO  : Context for 'APU' is selected.
19:40:27 INFO  : 'stop' command is executed.
19:40:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:40:28 INFO  : 'ps7_init' command is executed.
19:40:28 INFO  : 'ps7_post_config' command is executed.
19:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:28 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:40:28 INFO  : 'configparams force-mem-access 0' command is executed.
19:40:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:40:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:40:28 INFO  : 'con' command is executed.
19:40:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:40:28 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:41:23 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:41:31 INFO  : Disconnected from the channel tcfchan#28.
19:41:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:41:31 INFO  : 'fpga -state' command is executed.
19:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:41:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:41:31 INFO  : 'jtag frequency' command is executed.
19:41:31 INFO  : Context for 'APU' is selected.
19:41:33 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:41:33 INFO  : 'configparams force-mem-access 1' command is executed.
19:41:33 INFO  : Context for 'APU' is selected.
19:41:33 INFO  : 'stop' command is executed.
19:41:33 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:41:34 INFO  : 'ps7_init' command is executed.
19:41:34 INFO  : 'ps7_post_config' command is executed.
19:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:34 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:41:34 INFO  : 'configparams force-mem-access 0' command is executed.
19:41:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:41:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:41:34 INFO  : 'con' command is executed.
19:41:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:41:34 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:42:32 INFO  : Result from executing command 'getProjects': conv_accel_hw
19:42:32 INFO  : Result from executing command 'getPlatforms': conv_accel_hw|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/conv_accel_hw.xpfm
19:42:32 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:43:06 INFO  : Disconnected from the channel tcfchan#30.
19:43:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:43:06 INFO  : 'fpga -state' command is executed.
19:43:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:43:06 INFO  : 'jtag frequency' command is executed.
19:43:06 INFO  : Context for 'APU' is selected.
19:43:06 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:43:06 INFO  : 'configparams force-mem-access 1' command is executed.
19:43:06 INFO  : Context for 'APU' is selected.
19:43:06 INFO  : 'stop' command is executed.
19:43:06 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:43:06 INFO  : 'ps7_init' command is executed.
19:43:06 INFO  : 'ps7_post_config' command is executed.
19:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:43:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:07 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:43:07 INFO  : 'configparams force-mem-access 0' command is executed.
19:43:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:43:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:43:07 INFO  : 'con' command is executed.
19:43:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:43:07 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:44:14 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:44:26 INFO  : Disconnected from the channel tcfchan#34.
19:44:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:44:26 INFO  : 'fpga -state' command is executed.
19:44:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:44:27 INFO  : 'jtag frequency' command is executed.
19:44:27 INFO  : Context for 'APU' is selected.
19:44:27 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:44:27 INFO  : 'configparams force-mem-access 1' command is executed.
19:44:27 INFO  : Context for 'APU' is selected.
19:44:27 INFO  : 'stop' command is executed.
19:44:27 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:44:27 INFO  : 'ps7_init' command is executed.
19:44:27 INFO  : 'ps7_post_config' command is executed.
19:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:27 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:44:27 INFO  : 'configparams force-mem-access 0' command is executed.
19:44:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:44:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:44:27 INFO  : 'con' command is executed.
19:44:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:44:27 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:45:12 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:45:32 INFO  : Disconnected from the channel tcfchan#36.
19:45:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:45:32 INFO  : 'fpga -state' command is executed.
19:45:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:45:32 INFO  : 'jtag frequency' command is executed.
19:45:32 INFO  : Context for 'APU' is selected.
19:45:32 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:45:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:32 INFO  : Context for 'APU' is selected.
19:45:32 INFO  : 'stop' command is executed.
19:45:32 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:45:33 INFO  : 'ps7_init' command is executed.
19:45:33 INFO  : 'ps7_post_config' command is executed.
19:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:33 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:33 INFO  : 'con' command is executed.
19:45:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:45:33 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:46:48 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:47:03 INFO  : Disconnected from the channel tcfchan#38.
19:47:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:47:03 INFO  : 'fpga -state' command is executed.
19:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:47:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:47:03 INFO  : 'jtag frequency' command is executed.
19:47:03 INFO  : Context for 'APU' is selected.
19:47:03 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:47:03 INFO  : 'configparams force-mem-access 1' command is executed.
19:47:03 INFO  : Context for 'APU' is selected.
19:47:03 INFO  : 'stop' command is executed.
19:47:03 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:47:04 INFO  : 'ps7_init' command is executed.
19:47:04 INFO  : 'ps7_post_config' command is executed.
19:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:04 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:47:04 INFO  : 'configparams force-mem-access 0' command is executed.
19:47:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:47:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:47:04 INFO  : 'con' command is executed.
19:47:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:47:04 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:47:51 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:48:01 INFO  : Disconnected from the channel tcfchan#40.
19:48:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:48:01 INFO  : 'fpga -state' command is executed.
19:48:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:48:01 INFO  : 'jtag frequency' command is executed.
19:48:01 INFO  : Context for 'APU' is selected.
19:48:01 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:48:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:01 INFO  : Context for 'APU' is selected.
19:48:01 INFO  : 'stop' command is executed.
19:48:01 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:48:01 INFO  : 'ps7_init' command is executed.
19:48:01 INFO  : 'ps7_post_config' command is executed.
19:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:02 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:02 INFO  : 'con' command is executed.
19:48:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:48:02 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:48:42 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:48:50 INFO  : Disconnected from the channel tcfchan#42.
19:48:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:48:50 INFO  : 'fpga -state' command is executed.
19:48:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:48:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:48:50 INFO  : 'jtag frequency' command is executed.
19:48:50 INFO  : Context for 'APU' is selected.
19:48:50 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:48:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:48:50 INFO  : Context for 'APU' is selected.
19:48:50 INFO  : 'stop' command is executed.
19:48:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:48:50 INFO  : 'ps7_init' command is executed.
19:48:50 INFO  : 'ps7_post_config' command is executed.
19:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:48:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:51 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:48:51 INFO  : 'configparams force-mem-access 0' command is executed.
19:48:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:48:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:48:51 INFO  : 'con' command is executed.
19:48:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:48:51 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:49:17 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:49:40 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:53:34 INFO  : Disconnected from the channel tcfchan#44.
19:54:23 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:54:32 INFO  : 'fpga -state' command is executed.
19:54:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:54:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:54:32 INFO  : 'jtag frequency' command is executed.
19:54:32 INFO  : Context for 'APU' is selected.
19:54:32 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:54:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:54:32 INFO  : Context for 'APU' is selected.
19:54:32 INFO  : 'stop' command is executed.
19:54:32 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:54:33 INFO  : 'ps7_init' command is executed.
19:54:33 INFO  : 'ps7_post_config' command is executed.
19:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:33 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:54:33 INFO  : 'configparams force-mem-access 0' command is executed.
19:54:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:54:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:54:33 INFO  : 'con' command is executed.
19:54:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:54:33 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:54:54 INFO  : Disconnected from the channel tcfchan#48.
19:55:21 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:55:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:55:32 INFO  : 'fpga -state' command is executed.
19:55:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:55:32 INFO  : 'jtag frequency' command is executed.
19:55:32 INFO  : Context for 'APU' is selected.
19:55:32 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:55:32 INFO  : 'configparams force-mem-access 1' command is executed.
19:55:32 INFO  : Context for 'APU' is selected.
19:55:32 INFO  : 'stop' command is executed.
19:55:32 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:55:32 INFO  : 'ps7_init' command is executed.
19:55:32 INFO  : 'ps7_post_config' command is executed.
19:55:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:55:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:32 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:55:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:55:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:55:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:55:33 INFO  : 'con' command is executed.
19:55:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:55:33 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:57:20 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:57:31 INFO  : Disconnected from the channel tcfchan#50.
19:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:57:31 INFO  : 'fpga -state' command is executed.
19:57:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:57:31 INFO  : 'jtag frequency' command is executed.
19:57:31 INFO  : Context for 'APU' is selected.
19:57:31 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:57:31 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:31 INFO  : Context for 'APU' is selected.
19:57:31 INFO  : 'stop' command is executed.
19:57:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:57:32 INFO  : 'ps7_init' command is executed.
19:57:32 INFO  : 'ps7_post_config' command is executed.
19:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:32 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:57:32 INFO  : 'configparams force-mem-access 0' command is executed.
19:57:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:57:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:57:32 INFO  : 'con' command is executed.
19:57:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:57:32 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:58:30 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:58:36 INFO  : Disconnected from the channel tcfchan#52.
19:58:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:58:37 INFO  : 'fpga -state' command is executed.
19:58:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:58:37 INFO  : 'jtag frequency' command is executed.
19:58:37 INFO  : Context for 'APU' is selected.
19:58:37 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:58:37 INFO  : 'configparams force-mem-access 1' command is executed.
19:58:37 INFO  : Context for 'APU' is selected.
19:58:37 INFO  : 'stop' command is executed.
19:58:37 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:58:38 INFO  : 'ps7_init' command is executed.
19:58:38 INFO  : 'ps7_post_config' command is executed.
19:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:38 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:58:38 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:58:38 INFO  : 'con' command is executed.
19:58:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:58:38 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:59:05 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:59:12 INFO  : Disconnected from the channel tcfchan#54.
19:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:59:13 INFO  : 'fpga -state' command is executed.
19:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:13 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:59:13 INFO  : 'jtag frequency' command is executed.
19:59:13 INFO  : Context for 'APU' is selected.
19:59:13 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:59:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:13 INFO  : Context for 'APU' is selected.
19:59:13 INFO  : 'stop' command is executed.
19:59:13 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:59:13 INFO  : 'ps7_init' command is executed.
19:59:13 INFO  : 'ps7_post_config' command is executed.
19:59:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:13 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:14 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:14 INFO  : 'con' command is executed.
19:59:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:59:14 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
19:59:42 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
19:59:49 INFO  : Disconnected from the channel tcfchan#56.
19:59:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
19:59:49 INFO  : 'fpga -state' command is executed.
19:59:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:59:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:59:49 INFO  : 'jtag frequency' command is executed.
19:59:50 INFO  : Context for 'APU' is selected.
19:59:50 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
19:59:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:59:50 INFO  : Context for 'APU' is selected.
19:59:50 INFO  : 'stop' command is executed.
19:59:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
19:59:50 INFO  : 'ps7_init' command is executed.
19:59:50 INFO  : 'ps7_post_config' command is executed.
19:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:50 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:59:50 INFO  : 'configparams force-mem-access 0' command is executed.
19:59:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

19:59:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:59:50 INFO  : 'con' command is executed.
19:59:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

19:59:50 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
20:00:14 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
20:00:21 INFO  : Disconnected from the channel tcfchan#58.
20:00:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:00:21 INFO  : 'fpga -state' command is executed.
20:00:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:00:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:00:22 INFO  : 'jtag frequency' command is executed.
20:00:22 INFO  : Context for 'APU' is selected.
20:00:22 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
20:00:22 INFO  : 'configparams force-mem-access 1' command is executed.
20:00:22 INFO  : Context for 'APU' is selected.
20:00:22 INFO  : 'stop' command is executed.
20:00:22 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
20:00:22 INFO  : 'ps7_init' command is executed.
20:00:22 INFO  : 'ps7_post_config' command is executed.
20:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:22 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:00:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:00:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:00:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:00:22 INFO  : 'con' command is executed.
20:00:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:00:22 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
20:05:11 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
20:05:48 INFO  : Disconnected from the channel tcfchan#60.
20:07:31 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
20:07:34 INFO  : XSCT server has started successfully.
20:07:34 INFO  : Successfully done setting XSCT server connection channel  
20:07:34 INFO  : plnx-install-location is set to ''
20:07:34 INFO  : Successfully done setting workspace for the tool. 
20:07:36 INFO  : Platform repository initialization has completed.
20:07:36 INFO  : Successfully done query RDI_DATADIR 
20:07:36 INFO  : Registering command handlers for Vitis TCF services
20:08:23 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
20:08:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

20:09:07 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
20:09:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

20:09:44 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
20:09:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

20:09:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:09:56 INFO  : 'fpga -state' command is executed.
20:09:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:09:56 INFO  : 'jtag frequency' command is executed.
20:09:56 INFO  : Context for 'APU' is selected.
20:09:56 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
20:09:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:09:56 INFO  : Context for 'APU' is selected.
20:09:56 INFO  : 'stop' command is executed.
20:09:56 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
20:09:57 INFO  : 'ps7_init' command is executed.
20:09:57 INFO  : 'ps7_post_config' command is executed.
20:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:57 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:09:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:09:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:09:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:09:57 INFO  : 'con' command is executed.
20:09:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:09:57 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
20:34:31 INFO  : Disconnected from the channel tcfchan#4.
20:55:51 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
20:55:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

20:56:10 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
20:56:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

20:57:12 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
20:57:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

20:57:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
20:57:24 INFO  : 'fpga -state' command is executed.
20:57:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:57:24 INFO  : 'jtag frequency' command is executed.
20:57:24 INFO  : Context for 'APU' is selected.
20:57:24 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
20:57:24 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:24 INFO  : Context for 'APU' is selected.
20:57:24 INFO  : 'stop' command is executed.
20:57:24 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
20:57:25 INFO  : 'ps7_init' command is executed.
20:57:25 INFO  : 'ps7_post_config' command is executed.
20:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
20:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:25 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:57:25 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:57:25 INFO  : 'con' command is executed.
20:57:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:57:25 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
21:04:19 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
21:04:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

21:04:28 INFO  : Disconnected from the channel tcfchan#8.
21:04:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
21:04:29 INFO  : 'fpga -state' command is executed.
21:04:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:04:29 INFO  : 'jtag frequency' command is executed.
21:04:29 INFO  : Context for 'APU' is selected.
21:04:31 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
21:04:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:31 INFO  : Context for 'APU' is selected.
21:04:31 INFO  : 'stop' command is executed.
21:04:31 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
21:04:31 INFO  : 'ps7_init' command is executed.
21:04:31 INFO  : 'ps7_post_config' command is executed.
21:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:31 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:31 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:32 INFO  : 'con' command is executed.
21:04:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:04:32 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
22:50:01 INFO  : Disconnected from the channel tcfchan#10.
00:36:49 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\temp_xsdb_launch_script.tcl
00:36:51 INFO  : XSCT server has started successfully.
00:36:51 INFO  : Successfully done setting XSCT server connection channel  
00:36:51 INFO  : plnx-install-location is set to ''
00:36:51 INFO  : Successfully done setting workspace for the tool. 
00:36:55 INFO  : Platform repository initialization has completed.
00:36:55 INFO  : Registering command handlers for Vitis TCF services
00:36:57 INFO  : Successfully done query RDI_DATADIR 
00:37:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:37:03 INFO  : 'fpga -state' command is executed.
00:37:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:37:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:37:04 INFO  : 'jtag frequency' command is executed.
00:37:04 INFO  : Context for 'APU' is selected.
00:37:04 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
00:37:04 INFO  : 'configparams force-mem-access 1' command is executed.
00:37:04 INFO  : Context for 'APU' is selected.
00:37:04 INFO  : 'stop' command is executed.
00:37:04 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
00:37:04 INFO  : 'ps7_init' command is executed.
00:37:04 INFO  : 'ps7_post_config' command is executed.
00:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:37:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:04 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:37:04 INFO  : 'configparams force-mem-access 0' command is executed.
00:37:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:37:05 INFO  : 'con' command is executed.
00:37:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:37:05 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
00:37:13 INFO  : Disconnected from the channel tcfchan#1.
00:37:18 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:37:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:40:05 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:40:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:43:35 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:43:37 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:44:23 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:44:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:44:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:44:50 INFO  : 'fpga -state' command is executed.
00:44:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:44:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:44:50 INFO  : 'jtag frequency' command is executed.
00:44:50 INFO  : Context for 'APU' is selected.
00:44:50 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
00:44:50 INFO  : 'configparams force-mem-access 1' command is executed.
00:44:50 INFO  : Context for 'APU' is selected.
00:44:50 INFO  : 'stop' command is executed.
00:44:50 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
00:44:51 INFO  : 'ps7_init' command is executed.
00:44:51 INFO  : 'ps7_post_config' command is executed.
00:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:51 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:44:51 INFO  : 'configparams force-mem-access 0' command is executed.
00:44:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:44:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:44:51 INFO  : 'con' command is executed.
00:44:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:44:51 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
00:46:58 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:47:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:47:07 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:47:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:47:22 INFO  : Disconnected from the channel tcfchan#6.
00:47:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:47:22 INFO  : 'fpga -state' command is executed.
00:47:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:47:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:47:23 INFO  : 'jtag frequency' command is executed.
00:47:23 INFO  : Context for 'APU' is selected.
00:47:24 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
00:47:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:47:24 INFO  : Context for 'APU' is selected.
00:47:24 INFO  : 'stop' command is executed.
00:47:24 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
00:47:25 INFO  : 'ps7_init' command is executed.
00:47:25 INFO  : 'ps7_post_config' command is executed.
00:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:25 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:47:25 INFO  : 'configparams force-mem-access 0' command is executed.
00:47:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:47:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:47:25 INFO  : 'con' command is executed.
00:47:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:47:25 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
00:49:11 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:49:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:49:21 INFO  : Disconnected from the channel tcfchan#9.
00:49:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:49:21 INFO  : 'fpga -state' command is executed.
00:49:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:49:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:49:21 INFO  : 'jtag frequency' command is executed.
00:49:21 INFO  : Context for 'APU' is selected.
00:49:23 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
00:49:24 INFO  : 'configparams force-mem-access 1' command is executed.
00:49:24 INFO  : Context for 'APU' is selected.
00:49:24 INFO  : 'stop' command is executed.
00:49:24 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
00:49:24 INFO  : 'ps7_init' command is executed.
00:49:24 INFO  : 'ps7_post_config' command is executed.
00:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:24 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:49:24 INFO  : 'configparams force-mem-access 0' command is executed.
00:49:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:49:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:49:24 INFO  : 'con' command is executed.
00:49:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:49:24 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
00:50:03 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:50:05 INFO  : Disconnected from the channel tcfchan#11.
00:50:21 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:50:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:50:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:50:29 INFO  : 'fpga -state' command is executed.
00:50:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:50:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:50:29 INFO  : 'jtag frequency' command is executed.
00:50:29 INFO  : Context for 'APU' is selected.
00:50:29 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
00:50:29 INFO  : 'configparams force-mem-access 1' command is executed.
00:50:29 INFO  : Context for 'APU' is selected.
00:50:29 INFO  : 'stop' command is executed.
00:50:29 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
00:50:29 INFO  : 'ps7_init' command is executed.
00:50:29 INFO  : 'ps7_post_config' command is executed.
00:50:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:50:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:30 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:50:30 INFO  : 'configparams force-mem-access 0' command is executed.
00:50:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:50:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:50:30 INFO  : 'con' command is executed.
00:50:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:50:30 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
00:50:50 INFO  : Disconnected from the channel tcfchan#14.
00:51:06 INFO  : Checking for BSP changes to sync application flags for project 'conv_accel_sw'...
00:51:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa is already opened

00:51:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:51:15 INFO  : 'fpga -state' command is executed.
00:51:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:51:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:51:15 INFO  : 'jtag frequency' command is executed.
00:51:15 INFO  : Context for 'APU' is selected.
00:51:15 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
00:51:15 INFO  : 'configparams force-mem-access 1' command is executed.
00:51:15 INFO  : Context for 'APU' is selected.
00:51:15 INFO  : 'stop' command is executed.
00:51:15 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
00:51:16 INFO  : 'ps7_init' command is executed.
00:51:16 INFO  : 'ps7_post_config' command is executed.
00:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:16 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:51:16 INFO  : 'configparams force-mem-access 0' command is executed.
00:51:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:51:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:51:16 INFO  : 'con' command is executed.
00:51:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:51:16 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
00:52:37 INFO  : Disconnected from the channel tcfchan#16.
00:52:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
00:52:37 INFO  : 'fpga -state' command is executed.
00:52:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:52:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
00:52:37 INFO  : 'jtag frequency' command is executed.
00:52:37 INFO  : Context for 'APU' is selected.
00:52:39 INFO  : Hardware design and registers information is loaded from 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa'.
00:52:39 INFO  : 'configparams force-mem-access 1' command is executed.
00:52:39 INFO  : Context for 'APU' is selected.
00:52:39 INFO  : 'stop' command is executed.
00:52:39 INFO  : Sourcing of 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl' is done.
00:52:40 INFO  : 'ps7_init' command is executed.
00:52:40 INFO  : 'ps7_post_config' command is executed.
00:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
00:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:40 INFO  : The application 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:52:40 INFO  : 'configparams force-mem-access 0' command is executed.
00:52:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_hw/export/conv_accel_hw/hw/CPE_Wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
stop
source C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
rst -processor
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_d/ConvolutionAccel_d.vitis/conv_accel_sw/Debug/conv_accel_sw.elf
configparams force-mem-access 0
----------------End of Script----------------

00:52:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:52:40 INFO  : 'con' command is executed.
00:52:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:52:40 INFO  : Launch script is exported to file 'C:\GitHub\ReconHardware\FPGA_Files\Projects\ConvolutionAccel_d\ConvolutionAccel_d.vitis\.sdk\launch_scripts\single_application_debug\systemdebugger_conv_accel_sw_system_standalone.tcl'
00:54:15 INFO  : Disconnected from the channel tcfchan#17.
