# RELU_DECODER_TEST

## TEST_0 (reset)

### TEST_0, step = -1

ADDR_SRC_VEC : [-1, -1, -1, -1, -1, -1, -1, -1]
ADDR_DST_VEC : [-1, -1, -1, -1, -1, -1, -1, -1]
ISVALID_SRC_VEC : [0, 0, 0, 0, 0, 0, 0, 0]
STATUS_REG : [2]

## TEST_1 (run)

### TEST_1, step = 0

ADDR_SRC_VEC : [0, 3, 6, 9, 12, 15, 18, 21]
ADDR_DST_VEC : [0, 3, 6, 9, 12, 15, 18, 21]
ISVALID_SRC_VEC : [1, 1, 1, 1, 1, 1, 1, 1]
STATUS_REG : [1]

### TEST_1, step = 1

ADDR_SRC_VEC : [1, 4, 7, 10, 13, 16, 19, 22]
ADDR_DST_VEC : [1, 4, 7, 10, 13, 16, 19, 22]
ISVALID_SRC_VEC : [1, 1, 1, 1, 1, 1, 1, 1]
STATUS_REG : [1]

### TEST_1, step = 2

ADDR_SRC_VEC : [2, 5, 8, 11, 14, 17, 20, 23]
ADDR_DST_VEC : [2, 5, 8, 11, 14, 17, 20, 23]
ISVALID_SRC_VEC : [1, 1, 1, 1, 1, 1, 1, 1]
STATUS_REG : [1]

### TEST_1, step = 3

ADDR_SRC_VEC : [24, 27, 30, 33, 36, 39, 42, 45]
ADDR_DST_VEC : [24, 27, 30, 33, 36, 39, 42, 45]
ISVALID_SRC_VEC : [1, 1, 1, 1, 1, 1, 1, 1]
STATUS_REG : [1]

### TEST_1, step = 4

ADDR_SRC_VEC : [25, 28, 31, 34, 37, 40, 43, 46]
ADDR_DST_VEC : [25, 28, 31, 34, 37, 40, 43, 46]
ISVALID_SRC_VEC : [1, 1, 1, 1, 1, 1, 1, 1]
STATUS_REG : [1]

### TEST_1, step = 5

ADDR_SRC_VEC : [26, 29, 32, 35, 38, 41, 44, 47]
ADDR_DST_VEC : [26, 29, 32, 35, 38, 41, 44, 47]
ISVALID_SRC_VEC : [1, 1, 1, 1, 1, 1, 1, 1]
STATUS_REG : [1]

### TEST_1, step = 6

ADDR_SRC_VEC : [48, 51, 54, 57, 60, 63, 66, 69]
ADDR_DST_VEC : [48, 51, 54, 57, 60, 63, 66, 69]
ISVALID_SRC_VEC : [1, 1, 1, 1, 1, 1, 1, 1]
STATUS_REG : [1]

### TEST_1, step = 7

ADDR_SRC_VEC : [49, 52, 55, 58, 61, 64, 67, 70]
ADDR_DST_VEC : [49, 52, 55, 58, 61, 64, 67, 70]
ISVALID_SRC_VEC : [1, 1, 1, 1, 1, 1, 1, 1]
STATUS_REG : [1]

### TEST_1, step = 8

ADDR_SRC_VEC : [50, 53, 56, 59, 62, 65, 68, 71]
ADDR_DST_VEC : [50, 53, 56, 59, 62, 65, 68, 71]
ISVALID_SRC_VEC : [1, 1, 1, 1, 1, 1, 1, 1]
STATUS_REG : [1]

### TEST_1, step = 9

ADDR_SRC_VEC : [72, 75, 78, 81, 84, 87, 90, 93]
ADDR_DST_VEC : [72, 75, 78, 81, 84, 87, 90, 93]
ISVALID_SRC_VEC : [1, 1, 1, 1, 1, 1, 1, 1]
STATUS_REG : [1]

### TEST_1, step = 10

ADDR_SRC_VEC : [73, 76, 79, 82, 85, 88, 91, 94]
ADDR_DST_VEC : [73, 76, 79, 82, 85, 88, 91, 94]
ISVALID_SRC_VEC : [1, 1, 1, 1, 1, 1, 1, 1]
STATUS_REG : [1]

### TEST_1, step = 11

ADDR_SRC_VEC : [74, 77, 80, 83, 86, 89, 92, 95]
ADDR_DST_VEC : [74, 77, 80, 83, 86, 89, 92, 95]
ISVALID_SRC_VEC : [1, 1, 1, 1, 1, 1, 1, 1]
STATUS_REG : [1]

### TEST_1, step = 12

ADDR_SRC_VEC : [96, 99, 102, -1, -1, -1, -1, -1]
ADDR_DST_VEC : [96, 99, 102, -1, -1, -1, -1, -1]
ISVALID_SRC_VEC : [1, 1, 1, 0, 0, 0, 0, 0]
STATUS_REG : [1]

### TEST_1, step = 13

ADDR_SRC_VEC : [97, 100, 103, -1, -1, -1, -1, -1]
ADDR_DST_VEC : [97, 100, 103, -1, -1, -1, -1, -1]
ISVALID_SRC_VEC : [1, 1, 1, 0, 0, 0, 0, 0]
STATUS_REG : [1]

### TEST_1, step = 14

ADDR_SRC_VEC : [98, 101, 104, -1, -1, -1, -1, -1]
ADDR_DST_VEC : [98, 101, 104, -1, -1, -1, -1, -1]
ISVALID_SRC_VEC : [1, 1, 1, 0, 0, 0, 0, 0]
STATUS_REG : [1]

