PPA Report for Distributed Priority Encoder
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 11
FF Count: 5
IO Count: 23
Cell Count: 80

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 280.19 MHz
Reg-to-Reg Critical Path Delay: 2.869 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
