Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec 18 20:36:43 2023
| Host         : LAPTOP-4TSITKQT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab8_control_sets_placed.rpt
| Design       : lab8
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   160 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    32 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             487 |          148 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              43 |           16 |
| Yes          | No                    | No                     |              40 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             342 |          112 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+------------------------------+------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |         Enable Signal        |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG        |                              |                                    |                3 |              3 |         1.00 |
|  slow_clk_BUFG        | txt[0][20]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                2 |              4 |         2.00 |
|  slow_clk_BUFG        | txt[0][44]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG        | lcd0/icode                   |                                    |                1 |              4 |         4.00 |
|  slow_clk_BUFG        | txt[0][28]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG        | timer[35]_i_1_n_0            | m1/FSM_onehot_P_reg[1]             |                1 |              4 |         4.00 |
|  slow_clk_BUFG        | txt[0][4]_i_1_n_0            | m1/FSM_onehot_P_reg[1]             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG        | lcd0/tcode[3]_i_1_n_0        |                                    |                4 |              4 |         1.00 |
|  slow_clk_BUFG        | txt[0][36]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG        | timer[27]_i_1_n_0            | m1/FSM_onehot_P_reg[1]             |                2 |              4 |         2.00 |
|  slow_clk_BUFG        | txt[0][12]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG        | timer[19]_i_1_n_0            | m1/FSM_onehot_P_reg[1]             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG        | timer[3]_i_1_n_0             | m1/FSM_onehot_P_reg[1]             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG        | timer[51]_i_1_n_0            | m1/FSM_onehot_P_reg[1]             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG        | timer[11]_i_1_n_0            | m1/FSM_onehot_P_reg[1]             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG        | timer[43]_i_1_n_0            | m1/FSM_onehot_P_reg[1]             |                1 |              4 |         4.00 |
|  slow_clk_BUFG        | txt[1][20]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                2 |              4 |         2.00 |
|  slow_clk_BUFG        |                              |                                    |                3 |              4 |         1.33 |
|  slow_clk_BUFG        | txt[1][12]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                1 |              4 |         4.00 |
|  slow_clk_BUFG        | txt[1][28]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                2 |              4 |         2.00 |
|  slow_clk_BUFG        | txt[2][52]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                2 |              4 |         2.00 |
|  slow_clk_BUFG        | txt[1][36]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                2 |              4 |         2.00 |
|  slow_clk_BUFG        | txt[1][44]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                2 |              4 |         2.00 |
|  slow_clk_BUFG        | txt[2][36]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                3 |              4 |         1.33 |
|  slow_clk_BUFG        | txt[2][28]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                3 |              4 |         1.33 |
|  slow_clk_BUFG        | txt[2][44]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                3 |              4 |         1.33 |
|  slow_clk_BUFG        | txt[2][4]_i_1_n_0            | m1/FSM_onehot_P_reg[1]             |                1 |              4 |         4.00 |
|  slow_clk_BUFG        | txt[2][20]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                1 |              4 |         4.00 |
|  slow_clk_BUFG        | txt[2][12]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                3 |              4 |         1.33 |
|  slow_clk_BUFG        | txt[1][52]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                1 |              4 |         4.00 |
|  slow_clk_BUFG        | txt[1][4]_i_2_n_0            | m1/FSM_onehot_P_reg[1]             |                1 |              4 |         4.00 |
|  slow_clk_BUFG        | txt[0][52]_i_1_n_0           | m1/FSM_onehot_P_reg[1]             |                2 |              4 |         2.00 |
|  slow_clk_BUFG        |                              | lcd0/reset0                        |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG        | lcd0/lcd_initialized_reg_n_0 | lcd0/reset0                        |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG        |                              | clk_divider0/counter[7]_i_1_n_0    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG        |                              | clk_divider1/counter[7]_i_1__0_n_0 |                3 |              8 |         2.67 |
|  slow_clk_BUFG        | FSM_onehot_P_reg_n_0_[3]     | m1/FSM_onehot_P_reg[1]             |                8 |             12 |         1.50 |
|  clk_IBUF_BUFG        | counter[0]_i_2_n_0           | counter[0]_i_1__2_n_0              |                5 |             17 |         3.40 |
|  slow_clk_BUFG        |                              | btn_db0/counter[0]_i_1__0_n_0      |                6 |             22 |         3.67 |
|  clk_IBUF_BUFG        | lcd0/lcd_initialized_reg_n_0 | lcd0/text_count[0]_i_1_n_0         |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG        | lcd0/init_e_i_1_n_0          | lcd0/reset0                        |               11 |             32 |         2.91 |
|  slow_clk_BUFG        | m0/E[0]                      |                                    |               15 |             32 |         2.13 |
|  slow_clk_BUFG        | row_A[123]_i_1_n_0           | lcd0/reset0                        |               28 |            137 |         4.89 |
|  double_slow_clk_BUFG |                              |                                    |              142 |            480 |         3.38 |
+-----------------------+------------------------------+------------------------------------+------------------+----------------+--------------+


