// Seed: 224931316
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_16 = 32'd44
) (
    input uwire id_0,
    input wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    input supply0 id_4,
    input wand id_5,
    input uwire id_6,
    input wor id_7,
    input tri1 id_8,
    input tri1 id_9,
    input tri id_10,
    output uwire id_11,
    input tri0 id_12,
    output wire id_13,
    input wor id_14,
    output tri0 id_15,
    output wire _id_16,
    input supply1 id_17,
    input supply1 id_18,
    output uwire id_19
    , id_23,
    input wand id_20,
    output tri0 id_21
);
  wire id_24;
  logic [1 : (  id_16  == 'd0 &&  1 'b0 -  1  )  !=  1] id_25;
  ;
  or primCall (
      id_2,
      id_9,
      id_6,
      id_14,
      id_24,
      id_23,
      id_18,
      id_5,
      id_25,
      id_20,
      id_10,
      id_0,
      id_8,
      id_3,
      id_4,
      id_1,
      id_7
  );
  module_0 modCall_1 (
      id_24,
      id_25,
      id_23,
      id_25,
      id_24
  );
  assign id_11 = id_18;
endmodule
