# RISK_V_single_cycle_implementation
verilog description of single cycle risk v proccessor
to test program input a instruction file int directory and run testbench

فخ to
