# uart-rtl-design
UART protocol implementation in Verilog with TX, RX and shared baud-rate generator (8x oversampling).
