LISA MP+poreleaseonce+poonceacquire
"PodWWReleaseOnce RfeOnceOnce PodRROnceAcquire FreAcquireRelease"
Cycle=FreAcquireRelease PodWWReleaseOnce RfeOnceOnce PodRROnceAcquire
Relax=FreAcquireRelease
Safe=PodRROnceAcquire RfeOnceOnce PodWWReleaseOnce
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=PodWWReleaseOnce RfeOnceOnce PodRROnceAcquire FreAcquireRelease
{
}
 P0             | P1              ;
 w[release] x 1 | r[once] r0 y    ;
 w[once] y 1    | r[acquire] r1 x ;
exists
(1:r0=1 /\ 1:r1=0)
