/******************************************************************************
 * COPYRIGHT CRAY INC. ar_nl_cclk_mmr_values.h
 * FILE: ar_nl_cclk_mmr_values.h
 * Created by v2h.c on Wed Oct  8 14:38:59 2014
 ******************************************************************************/

#ifndef _AR_NL_CCLK_MMR_VALUES_H_
#define _AR_NL_CCLK_MMR_VALUES_H_

/*
 *  AR NL_CCLK MMR VALUES DEFINES
 */
#define AR_NL_CCLK_DBG_LM_CTL_RDMASK                                	0x003f03ff03ff0fffull
#define AR_NL_CCLK_DBG_LM_CTL_WRTMASK                               	0x800003ff03ff0fffull
#define AR_NL_CCLK_DBG_LM_CTL_RSTMASK                               	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_CTL_RSTDATA                               	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_CTL_XSMASK                                	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_CTL_WSEMASK                               	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_CTL_RSEMASK                               	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_CTL_W1SMASK                               	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_CTL_W1CMASK                               	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_CTL_WRSTMASK                              	0x003f03ff03ff0fffull
#define AR_NL_CCLK_DBG_LM_CTL_HWWMASK                               	0x803f000000000000ull
#define AR_NL_CCLK_DBG_LM_CTL_HWRMASK                               	0x000003ff03ff0fffull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RDMASK_QW0   	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_WRTMASK_QW0  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RSTMASK_QW0  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RSTDATA_QW0  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_XSMASK_QW0   	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_WSEMASK_QW0  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RSEMASK_QW0  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_W1SMASK_QW0  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_W1CMASK_QW0  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_WRSTMASK_QW0 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_HWWMASK_QW0  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_HWRMASK_QW0  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RDMASK_QW1   	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_WRTMASK_QW1  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RSTMASK_QW1  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RSTDATA_QW1  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_XSMASK_QW1   	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_WSEMASK_QW1  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RSEMASK_QW1  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_W1SMASK_QW1  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_W1CMASK_QW1  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_WRSTMASK_QW1 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_HWWMASK_QW1  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_HWRMASK_QW1  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RDMASK_QW2   	0xffffffffffffffffull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_WRTMASK_QW2  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RSTMASK_QW2  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RSTDATA_QW2  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_XSMASK_QW2   	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_WSEMASK_QW2  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_RSEMASK_QW2  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_W1SMASK_QW2  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_W1CMASK_QW2  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_WRSTMASK_QW2 	0xffffffffffffffffull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_HWWMASK_QW2  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_HI_NETLINK_HWRMASK_QW2  	0xffffffffffffffffull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RDMASK_QW0  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_WRTMASK_QW0 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RSTMASK_QW0 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RSTDATA_QW0 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_XSMASK_QW0  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_WSEMASK_QW0 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RSEMASK_QW0 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_W1SMASK_QW0 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_W1CMASK_QW0 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_WRSTMASK_QW0	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_HWWMASK_QW0 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_HWRMASK_QW0 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RDMASK_QW1  	0xffffffffffffffffull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_WRTMASK_QW1 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RSTMASK_QW1 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RSTDATA_QW1 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_XSMASK_QW1  	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_WSEMASK_QW1 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_RSEMASK_QW1 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_W1SMASK_QW1 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_W1CMASK_QW1 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_WRSTMASK_QW1	0xffffffffffffffffull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_HWWMASK_QW1 	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_MID_NETLINK_HWRMASK_QW1 	0xffffffffffffffffull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_RDMASK       	0xffffffffffffffffull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_WRTMASK      	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_RSTMASK      	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_RSTDATA      	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_XSMASK       	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_WSEMASK      	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_RSEMASK      	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_W1SMASK      	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_W1CMASK      	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_WRSTMASK     	0xffffffffffffffffull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_HWWMASK      	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC0_LB_CCLK_0_LO_NETLINK_HWRMASK      	0xffffffffffffffffull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RDMASK_QW0      	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_WRTMASK_QW0     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RSTMASK_QW0     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RSTDATA_QW0     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_XSMASK_QW0      	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_WSEMASK_QW0     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RSEMASK_QW0     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_W1SMASK_QW0     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_W1CMASK_QW0     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_WRSTMASK_QW0    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_HWWMASK_QW0     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_HWRMASK_QW0     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RDMASK_QW1      	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_WRTMASK_QW1     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RSTMASK_QW1     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RSTDATA_QW1     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_XSMASK_QW1      	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_WSEMASK_QW1     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RSEMASK_QW1     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_W1SMASK_QW1     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_W1CMASK_QW1     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_WRSTMASK_QW1    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_HWWMASK_QW1     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_HWRMASK_QW1     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RDMASK_QW2      	0xffffffffffffffffull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_WRTMASK_QW2     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RSTMASK_QW2     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RSTDATA_QW2     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_XSMASK_QW2      	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_WSEMASK_QW2     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_RSEMASK_QW2     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_W1SMASK_QW2     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_W1CMASK_QW2     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_WRSTMASK_QW2    	0xffffffffffffffffull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_HWWMASK_QW2     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_HI_NETLINK_HWRMASK_QW2     	0xffffffffffffffffull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RDMASK_QW0     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_WRTMASK_QW0    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RSTMASK_QW0    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RSTDATA_QW0    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_XSMASK_QW0     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_WSEMASK_QW0    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RSEMASK_QW0    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_W1SMASK_QW0    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_W1CMASK_QW0    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_WRSTMASK_QW0   	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_HWWMASK_QW0    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_HWRMASK_QW0    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RDMASK_QW1     	0xffffffffffffffffull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_WRTMASK_QW1    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RSTMASK_QW1    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RSTDATA_QW1    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_XSMASK_QW1     	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_WSEMASK_QW1    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_RSEMASK_QW1    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_W1SMASK_QW1    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_W1CMASK_QW1    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_WRSTMASK_QW1   	0xffffffffffffffffull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_HWWMASK_QW1    	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_MID_NETLINK_HWRMASK_QW1    	0xffffffffffffffffull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_RDMASK          	0xffffffffffff0000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_WRTMASK         	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_RSTMASK         	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_RSTDATA         	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_XSMASK          	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_WSEMASK         	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_RSEMASK         	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_W1SMASK         	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_W1CMASK         	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_WRSTMASK        	0xffffffffffff0000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_HWWMASK         	0x0000000000000000ull
#define AR_NL_CCLK_REQ_TILETONIC1_CCLK_1_LO_NETLINK_HWRMASK         	0xffffffffffff0000ull
#define AR_NL_CCLK_DBG_LM_PTRS_RDMASK                               	0x00003fffffffffffull
#define AR_NL_CCLK_DBG_LM_PTRS_WRTMASK                              	0x00000000ffff0000ull
#define AR_NL_CCLK_DBG_LM_PTRS_RSTMASK                              	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_PTRS_RSTDATA                              	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_PTRS_XSMASK                               	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_PTRS_WSEMASK                              	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_PTRS_RSEMASK                              	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_PTRS_W1SMASK                              	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_PTRS_W1CMASK                              	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_PTRS_WRSTMASK                             	0x00003fffffffffffull
#define AR_NL_CCLK_DBG_LM_PTRS_HWWMASK                              	0x00003fff0000ffffull
#define AR_NL_CCLK_DBG_LM_PTRS_HWRMASK                              	0x00000000ffff0000ull
#define AR_NL_CCLK_DBG_LM_READ_LO_RDMASK                            	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_LO_WRTMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_LO_RSTMASK                           	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_LO_RSTDATA                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_LO_XSMASK                            	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_LO_WSEMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_LO_RSEMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_LO_W1SMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_LO_W1CMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_LO_WRSTMASK                          	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_LO_HWWMASK                           	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_LO_HWRMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_MID_RDMASK                           	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_MID_WRTMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_MID_RSTMASK                          	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_MID_RSTDATA                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_MID_XSMASK                           	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_MID_WSEMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_MID_RSEMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_MID_W1SMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_MID_W1CMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_MID_WRSTMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_MID_HWWMASK                          	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_MID_HWRMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_HI_RDMASK                            	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_HI_WRTMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_HI_RSTMASK                           	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_HI_RSTDATA                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_HI_XSMASK                            	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_HI_WSEMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_HI_RSEMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_HI_W1SMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_HI_W1CMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_READ_HI_WRSTMASK                          	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_HI_HWWMASK                           	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_READ_HI_HWRMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_RDMASK                           	0x0000000000000007ull
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_WRTMASK                          	0x0000000000000007ull
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_RSTMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_RSTDATA                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_XSMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_WSEMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_RSEMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_W1SMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_W1CMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_WRSTMASK                         	0x0000000000000007ull
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_HWWMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_SEL_HWRMASK                          	0x0000000000000007ull
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_RDMASK                           	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_WRTMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_RSTMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_RSTDATA                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_XSMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_WSEMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_RSEMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_W1SMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_W1CMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_WRSTMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_HWWMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DLO_HWRMASK                          	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_RDMASK                          	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_WRTMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_RSTMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_RSTDATA                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_XSMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_WSEMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_RSEMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_W1SMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_W1CMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_WRSTMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_HWWMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DMID_HWRMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_RDMASK                           	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_WRTMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_RSTMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_RSTDATA                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_XSMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_WSEMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_RSEMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_W1SMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_W1CMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_WRSTMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_HWWMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_SNAP_DHI_HWRMASK                          	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_RDMASK                           	0x01ffffffffffffffull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_WRTMASK                          	0x01ffffffffffffffull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_RSTMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_RSTDATA                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_XSMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_WSEMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_RSEMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_W1SMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_W1CMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_WRSTMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_HWWMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_REM_TRIG_HWRMASK                          	0x01ffffffffffffffull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_RDMASK                           	0x00000000000000ffull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_WRTMASK                          	0x00000000000000ffull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_RSTMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_RSTDATA                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_XSMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_WSEMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_RSEMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_W1SMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_W1CMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_WRSTMASK                         	0x00000000000000ffull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_HWWMASK                          	0x00000000000000ffull
#define AR_NL_CCLK_DBG_LM_TRIG_STS_HWRMASK                          	0x000000000000000full
#define AR_NL_CCLK_DBG_ERRINJ_LM_RDMASK                             	0x000001ff00ff000full
#define AR_NL_CCLK_DBG_ERRINJ_LM_WRTMASK                            	0x000001ff00ff000full
#define AR_NL_CCLK_DBG_ERRINJ_LM_RSTMASK                            	0x0000000000000000ull
#define AR_NL_CCLK_DBG_ERRINJ_LM_RSTDATA                            	0x0000000000000000ull
#define AR_NL_CCLK_DBG_ERRINJ_LM_XSMASK                             	0x0000000000000000ull
#define AR_NL_CCLK_DBG_ERRINJ_LM_WSEMASK                            	0x0000000000000000ull
#define AR_NL_CCLK_DBG_ERRINJ_LM_RSEMASK                            	0x0000000000000000ull
#define AR_NL_CCLK_DBG_ERRINJ_LM_W1SMASK                            	0x0000000000000000ull
#define AR_NL_CCLK_DBG_ERRINJ_LM_W1CMASK                            	0x0000000000000000ull
#define AR_NL_CCLK_DBG_ERRINJ_LM_WRSTMASK                           	0x000001ff00ff0007ull
#define AR_NL_CCLK_DBG_ERRINJ_LM_HWWMASK                            	0x0000000000000008ull
#define AR_NL_CCLK_DBG_ERRINJ_LM_HWRMASK                            	0x000001ff00ff0007ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_RDMASK                          	0x00000000001ff008ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_WRTMASK                         	0x00000000001ff008ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_RSTMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_RSTDATA                         	0x0000000000000000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_XSMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_WSEMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_RSEMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_W1SMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_W1CMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_WRSTMASK                        	0x00000000001ff000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_HWWMASK                         	0x00000000001ff008ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_HWRMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_RDMASK                      	0xffffffffffffffffull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_WRTMASK                     	0xffffffffffffffffull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_RSTMASK                     	0x0000000000000000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_RSTDATA                     	0x0000000000000000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_XSMASK                      	0x0000000000000000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_WSEMASK                     	0x0000000000000000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_RSEMASK                     	0x0000000000000000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_W1SMASK                     	0x0000000000000000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_W1CMASK                     	0x0000000000000000ull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_WRSTMASK                    	0xffffffffffffffffull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_HWWMASK                     	0xffffffffffffffffull
#define AR_NL_CCLK_ERR_INFO_LM_PERR_CNT_HWRMASK                     	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_CAP_SEL_RDMASK                            	0x00000000000000ffull
#define AR_NL_CCLK_DBG_LM_CAP_SEL_WRTMASK                           	0x00000000000000ffull
#define AR_NL_CCLK_DBG_LM_CAP_SEL_RSTMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_CAP_SEL_RSTDATA                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_CAP_SEL_XSMASK                            	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_CAP_SEL_WSEMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_CAP_SEL_RSEMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_CAP_SEL_W1SMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_CAP_SEL_W1CMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_CAP_SEL_WRSTMASK                          	0x00000000000000ffull
#define AR_NL_CCLK_DBG_LM_CAP_SEL_HWWMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_CAP_SEL_HWRMASK                           	0x00000000000000ffull
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_RDMASK                          	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_WRTMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_RSTMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_RSTDATA                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_XSMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_WSEMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_RSEMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_W1SMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_W1CMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_WRSTMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_HWWMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_LO_HWRMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_RDMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_WRTMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_RSTMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_RSTDATA                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_XSMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_WSEMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_RSEMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_W1SMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_W1CMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_WRSTMASK                       	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_HWWMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_MID_HWRMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_RDMASK                          	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_WRTMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_RSTMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_RSTDATA                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_XSMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_WSEMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_RSEMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_W1SMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_W1CMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_WRSTMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_HWWMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_CMP_HI_HWRMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_MODE_RDMASK                            	0x0000000000000003ull
#define AR_NL_CCLK_DBG_LM_T0_MODE_WRTMASK                           	0x0000000000000003ull
#define AR_NL_CCLK_DBG_LM_T0_MODE_RSTMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MODE_RSTDATA                           	0x0000000000000003ull
#define AR_NL_CCLK_DBG_LM_T0_MODE_XSMASK                            	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MODE_WSEMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MODE_RSEMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MODE_W1SMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MODE_W1CMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MODE_WRSTMASK                          	0x0000000000000003ull
#define AR_NL_CCLK_DBG_LM_T0_MODE_HWWMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MODE_HWRMASK                           	0x0000000000000003ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_RDMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_WRTMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_RSTMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_RSTDATA                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_XSMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_WSEMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_RSEMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_W1SMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_W1CMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_WRSTMASK                       	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_HWWMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_LO_HWRMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_RDMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_WRTMASK                       	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_RSTMASK                       	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_RSTDATA                       	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_XSMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_WSEMASK                       	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_RSEMASK                       	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_W1SMASK                       	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_W1CMASK                       	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_WRSTMASK                      	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_HWWMASK                       	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_MID_HWRMASK                       	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_RDMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_WRTMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_RSTMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_RSTDATA                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_XSMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_WSEMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_RSEMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_W1SMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_W1CMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_WRSTMASK                       	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_HWWMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T0_MASK_HI_HWRMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_RDMASK                           	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_WRTMASK                          	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_RSTMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_RSTDATA                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_XSMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_WSEMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_RSEMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_W1SMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_W1CMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_WRSTMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_HWWMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_TRIG_SEL_HWRMASK                          	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_RDMASK                          	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_WRTMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_RSTMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_RSTDATA                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_XSMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_WSEMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_RSEMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_W1SMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_W1CMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_WRSTMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_HWWMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_LO_HWRMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_RDMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_WRTMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_RSTMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_RSTDATA                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_XSMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_WSEMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_RSEMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_W1SMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_W1CMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_WRSTMASK                       	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_HWWMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_MID_HWRMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_RDMASK                          	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_WRTMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_RSTMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_RSTDATA                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_XSMASK                          	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_WSEMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_RSEMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_W1SMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_W1CMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_WRSTMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_HWWMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_CMP_HI_HWRMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_MODE_RDMASK                            	0x0000000000000003ull
#define AR_NL_CCLK_DBG_LM_T1_MODE_WRTMASK                           	0x0000000000000003ull
#define AR_NL_CCLK_DBG_LM_T1_MODE_RSTMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MODE_RSTDATA                           	0x0000000000000003ull
#define AR_NL_CCLK_DBG_LM_T1_MODE_XSMASK                            	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MODE_WSEMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MODE_RSEMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MODE_W1SMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MODE_W1CMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MODE_WRSTMASK                          	0x0000000000000003ull
#define AR_NL_CCLK_DBG_LM_T1_MODE_HWWMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MODE_HWRMASK                           	0x0000000000000003ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_RDMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_WRTMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_RSTMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_RSTDATA                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_XSMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_WSEMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_RSEMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_W1SMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_W1CMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_WRSTMASK                       	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_HWWMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_LO_HWRMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_RDMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_WRTMASK                       	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_RSTMASK                       	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_RSTDATA                       	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_XSMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_WSEMASK                       	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_RSEMASK                       	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_W1SMASK                       	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_W1CMASK                       	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_WRSTMASK                      	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_HWWMASK                       	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_MID_HWRMASK                       	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_RDMASK                         	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_WRTMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_RSTMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_RSTDATA                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_XSMASK                         	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_WSEMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_RSEMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_W1SMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_W1CMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_WRSTMASK                       	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_HWWMASK                        	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_T1_MASK_HI_HWRMASK                        	0xffffffffffffffffull
#define AR_NL_CCLK_DBG_LM_MUX_SEL_RDMASK                            	0x0000000000ffffffull
#define AR_NL_CCLK_DBG_LM_MUX_SEL_WRTMASK                           	0x0000000000ffffffull
#define AR_NL_CCLK_DBG_LM_MUX_SEL_RSTMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_MUX_SEL_RSTDATA                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_MUX_SEL_XSMASK                            	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_MUX_SEL_WSEMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_MUX_SEL_RSEMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_MUX_SEL_W1SMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_MUX_SEL_W1CMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_MUX_SEL_WRSTMASK                          	0x0000000000ffffffull
#define AR_NL_CCLK_DBG_LM_MUX_SEL_HWWMASK                           	0x0000000000000000ull
#define AR_NL_CCLK_DBG_LM_MUX_SEL_HWRMASK                           	0x0000000000ffffffull

#endif
