{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 16 01:45:52 2014 " "Info: Processing started: Tue Dec 16 01:45:52 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub CU.v(7) " "Info (10281): Verilog HDL Declaration information at CU.v(7): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt halt CU.v(7) " "Info (10281): Verilog HDL Declaration information at CU.v(7): object \"Halt\" differs only in case from object \"halt\" in the same scope" {  } { { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file CU.v" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Info: Found entity 1: CU" {  } { { "CU.v" "" { Text "C:/Users/snowm bear/Desktop/microP/CU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GeneralDatapath.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file GeneralDatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeneralDatapath " "Info: Found entity 1: GeneralDatapath" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/snowm bear/Desktop/microP/GeneralDatapath.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file microprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 microprocessor " "Info: Found entity 1: microprocessor" {  } { { "microprocessor.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file microprocessor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 microprocessor_tb " "Info: Found entity 1: microprocessor_tb" {  } { { "microprocessor_tb.v" "" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessor " "Info: Elaborating entity \"microprocessor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeneralDatapath GeneralDatapath:dataPath " "Info: Elaborating entity \"GeneralDatapath\" for hierarchy \"GeneralDatapath:dataPath\"" {  } { { "microprocessor.v" "dataPath" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 GeneralDatapath.v(23) " "Warning (10230): Verilog HDL assignment warning at GeneralDatapath.v(23): truncated value with size 32 to match size of target (1)" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/snowm bear/Desktop/microP/GeneralDatapath.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "increment_out GeneralDatapath.v(45) " "Warning (10235): Verilog HDL Always Construct warning at GeneralDatapath.v(45): variable \"increment_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "GeneralDatapath.v" "" { Text "C:/Users/snowm bear/Desktop/microP/GeneralDatapath.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Mux4to1_8bits.v 1 1 " "Warning: Using design file Mux4to1_8bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1_8bits " "Info: Found entity 1: Mux4to1_8bits" {  } { { "Mux4to1_8bits.v" "" { Text "C:/Users/snowm bear/Desktop/microP/Mux4to1_8bits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1_8bits GeneralDatapath:dataPath\|Mux4to1_8bits:mux4to1 " "Info: Elaborating entity \"Mux4to1_8bits\" for hierarchy \"GeneralDatapath:dataPath\|Mux4to1_8bits:mux4to1\"" {  } { { "GeneralDatapath.v" "mux4to1" { Text "C:/Users/snowm bear/Desktop/microP/GeneralDatapath.v" 17 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Register_8bits.v 1 1 " "Warning: Using design file Register_8bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register_8bits " "Info: Found entity 1: Register_8bits" {  } { { "Register_8bits.v" "" { Text "C:/Users/snowm bear/Desktop/microP/Register_8bits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_8bits GeneralDatapath:dataPath\|Register_8bits:ARegister " "Info: Elaborating entity \"Register_8bits\" for hierarchy \"GeneralDatapath:dataPath\|Register_8bits:ARegister\"" {  } { { "GeneralDatapath.v" "ARegister" { Text "C:/Users/snowm bear/Desktop/microP/GeneralDatapath.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "RAM_8bits.v 1 1 " "Warning: Using design file RAM_8bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_8bits " "Info: Found entity 1: RAM_8bits" {  } { { "RAM_8bits.v" "" { Text "C:/Users/snowm bear/Desktop/microP/RAM_8bits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_8bits GeneralDatapath:dataPath\|RAM_8bits:RAM " "Info: Elaborating entity \"RAM_8bits\" for hierarchy \"GeneralDatapath:dataPath\|RAM_8bits:RAM\"" {  } { { "GeneralDatapath.v" "RAM" { Text "C:/Users/snowm bear/Desktop/microP/GeneralDatapath.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "Register_5bits.v 1 1 " "Warning: Using design file Register_5bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register_5bits " "Info: Found entity 1: Register_5bits" {  } { { "Register_5bits.v" "" { Text "C:/Users/snowm bear/Desktop/microP/Register_5bits.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_5bits GeneralDatapath:dataPath\|Register_5bits:registerPC " "Info: Elaborating entity \"Register_5bits\" for hierarchy \"GeneralDatapath:dataPath\|Register_5bits:registerPC\"" {  } { { "GeneralDatapath.v" "registerPC" { Text "C:/Users/snowm bear/Desktop/microP/GeneralDatapath.v" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU CU:controlUnit " "Info: Elaborating entity \"CU\" for hierarchy \"CU:controlUnit\"" {  } { { "microprocessor.v" "controlUnit" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ordered port 9 controlUnit 1 4 " "Warning (12030): Port \"ordered port 9\" on the entity instantiation of \"controlUnit\" is connected to a signal of width 1. The formal width of the signal in the module is 4.  The extra bits will be left dangling without any fan-out logic." {  } { { "microprocessor.v" "controlUnit" { Text "C:/Users/snowm bear/Desktop/microP/microprocessor.v" 19 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CU:controlUnit\|State~14 " "Info: Register \"CU:controlUnit\|State~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CU:controlUnit\|State~15 " "Info: Register \"CU:controlUnit\|State~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CU:controlUnit\|State~16 " "Info: Register \"CU:controlUnit\|State~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CU:controlUnit\|State~17 " "Info: Register \"CU:controlUnit\|State~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/snowm bear/Desktop/microP/microprocessor.map.smsg " "Info: Generated suppressed messages file C:/Users/snowm bear/Desktop/microP/microprocessor.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "583 " "Info: Implemented 583 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "561 " "Info: Implemented 561 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "209 " "Info: Peak virtual memory: 209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 16 01:45:56 2014 " "Info: Processing ended: Tue Dec 16 01:45:56 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
