// Seed: 3953771564
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output wand id_4,
    input supply1 id_5,
    output tri1 id_6,
    input tri0 id_7,
    input uwire id_8,
    output logic id_9
);
  wire id_11, id_12, id_13, id_14;
  for (id_15 = 1 == -1; id_13; id_9 = -1) begin : LABEL_0
    wire id_16;
    ;
    assign {-1'b0, id_15, -1} = id_5;
    begin : LABEL_1
      wire  id_17;
      logic id_18;
    end
  end
  parameter id_19 = 1 & 1;
  assign id_13 = id_2;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1
    , id_4 = -1,
    output wire  id_2
);
  bit id_5 = 1;
  assign #(id_1, id_1) id_0 = -1'b0;
  always_latch
    if (-1) begin : LABEL_0
      @(posedge 1)
      if (1) id_0 <= -1;
      else forever id_4 = id_1;
      begin : LABEL_1
        @(posedge "" or id_5 or negedge 1) id_5 = -1;
      end
    end
  wire id_6, id_7, id_8;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_0
  );
endmodule
