//Revision 15
//NOTE
// Default template for spectreVerilog
// Note:
//      Please remember to replace Top Cell Library, Cell, and View
//      fields with the actual names used by your design.
//END_NOTE

config \10T_DUAL_SRAM_Test ;
design \16nm_Tests .\10T_DUAL_SRAM_Test :schematic;

const \default  spectre, spice, verilog, behavioral, functional, hdl, system, verilogNetlist, schematic, \cmos.sch , cmos_sch, veriloga, ahdl;
const digital verilog, behavioral, functional, hdl, system, verilogNetlist, schematic, \cmos.sch , cmos_sch;
const analog spectre, spice, schematic, \cmos.sch , cmos_sch, veriloga, ahdl;
liblist myLib;

viewlist $\default ;
stoplist spectre, spice, verilog, verilogNetlist;


inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I1[31:0] binding :functional;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I3[31:0] binding :functional;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I5 binding :functional;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I7 binding :functional;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I9[31:0] binding :functional;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I11[31:0] binding :functional;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I13[4:0] binding :functional;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I15[4:0] binding :functional;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I24 binding :functional;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I25 binding :functional;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I27[7:0] binding :functional;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I28 binding :functional;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I30 binding :functional;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I31 binding :schematic;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I29 binding :schematic;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I26[7:0] binding :schematic;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I22 binding :schematic;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I16[4:0] binding :schematic;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I21 binding :schematic;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I14[4:0] binding :schematic;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I12[31:0] binding :schematic;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I10[31:0] binding :schematic;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I8 binding :schematic;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I6 binding :schematic;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I4[31:0] binding :schematic;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I2[31:0] binding :schematic;
inst (\16nm_Tests .\10T_DUAL_SRAM_Test :schematic).I0 binding :schematic;

inst (\16nm .\10T_DUAL_SRAM_REGFILE :schematic).I0 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_REGFILE :schematic).I1 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_REGFILE :schematic).I2 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_REGFILE :schematic).I11 binding :schematic;
inst (\16nm .\10T :schematic).I0 binding :schematic;
inst (\16nm .\10T :schematic).I1 binding :schematic;
inst (\16nm .Decode_4to16:schematic).I8 binding :schematic;
inst (\16nm .Decode_4to16:schematic).I9 binding :schematic;
inst (\16nm .Decode_4to16:schematic).I10 binding :schematic;
inst (\16nm .Decode_4to16:schematic).I11 binding :schematic;
cell \16nm .and3 binding :schematic;
inst (\16nm .and3:schematic).I7 binding :schematic;
inst (\16nm .and2:schematic).I8 binding :schematic;
inst (\16nm .or2_1x:schematic).I7 binding :schematic;
inst (\16nm .Decode_1to2:schematic).I4 binding :schematic;
inst (\16nm .Decode_1to2:schematic).I6 binding :schematic;
inst (\16nm .Decode_1to2:schematic).I0 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_AddrCtrl :schematic).I3 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_AddrCtrl :schematic).I5 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_AddrCtrl :schematic).I4 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_AddrCtrl :schematic).I6 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_AddrCtrl :schematic).I1 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_AddrCtrl :schematic).I0 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I0[31:0] binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I1[31:0] binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I2[31:0] binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I3[31:0] binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I30 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I31 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I32 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I33 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I34 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I36 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I37 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I35 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I42 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I45 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I52 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I56 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I59 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I63 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I66 binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I70[3:0] binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I72[3:0] binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I71[3:0] binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I73[3:0] binding :schematic;
inst (\16nm .\10T_DUAL_SRAM_CompDetect :schematic).I49 binding :schematic;


endconfig
