INFO: [VRFC 10-2263] Analyzing Verilog file "D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sources_1/new/execute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/computer_organization/SUSTC_CS214_MINISYS_CPU/Minisys_CPU/Minisys_CPU.srcs/sim_1/new/execute_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module execute_sim
