#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Mar 28 14:23:41 2025
# Process ID: 17432
# Current directory: D:/test/250328_final_project/250328_final_project.runs/synth_1
# Command line: vivado.exe -log MAIN_Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source MAIN_Top.tcl
# Log file: D:/test/250328_final_project/250328_final_project.runs/synth_1/MAIN_Top.vds
# Journal file: D:/test/250328_final_project/250328_final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MAIN_Top.tcl -notrace
Command: synth_design -top MAIN_Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9308
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MAIN_Top' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/new/Real_Top.v:3]
INFO: [Synth 8-6157] synthesizing module 'Top_module' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/new/Top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_tx' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file_tx' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/fifo.v:43]
INFO: [Synth 8-6155] done synthesizing module 'register_file_tx' (1#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/fifo.v:43]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit_tx' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/fifo.v:67]
INFO: [Synth 8-155] case statement is not full and has no default [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/fifo.v:110]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit_tx' (2#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/fifo.v:67]
INFO: [Synth 8-6155] done synthesizing module 'fifo_tx' (3#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo_rx' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/new/fifo_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'register_file' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/new/fifo_rx.v:43]
INFO: [Synth 8-6155] done synthesizing module 'register_file' (4#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/new/fifo_rx.v:43]
INFO: [Synth 8-6157] synthesizing module 'fifo_control_unit' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/new/fifo_rx.v:67]
INFO: [Synth 8-155] case statement is not full and has no default [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/new/fifo_rx.v:110]
INFO: [Synth 8-6155] done synthesizing module 'fifo_control_unit' (5#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/new/fifo_rx.v:67]
INFO: [Synth 8-6155] done synthesizing module 'fifo_rx' (6#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/new/fifo_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_fsm' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/uart_fsm.v:5]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/uart_fsm.v:50]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter SEND bound to: 1 - type: integer 
	Parameter START bound to: 2 - type: integer 
	Parameter DATA bound to: 3 - type: integer 
	Parameter STOP bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/uart_fsm.v:93]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (7#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/uart_fsm.v:50]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/uart_fsm.v:155]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter STOP bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (8#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/uart_fsm.v:155]
INFO: [Synth 8-6157] synthesizing module 'baud_tick_gen' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/uart_fsm.v:254]
	Parameter BAUD_RATE bound to: 9600 - type: integer 
	Parameter BAUD_COUNT bound to: 651 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_tick_gen' (9#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/uart_fsm.v:254]
INFO: [Synth 8-6155] done synthesizing module 'uart_fsm' (10#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/uart_fsm.v:5]
INFO: [Synth 8-6157] synthesizing module 'data_save' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/new/Top_module.v:68]
INFO: [Synth 8-6155] done synthesizing module 'data_save' (11#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/new/Top_module.v:68]
INFO: [Synth 8-6155] done synthesizing module 'Top_module' (12#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/new/Top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/btn_debounce.v:3]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/btn_debounce.v:46]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (13#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/btn_debounce.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_cu' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/new/uart_cu.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/new/uart_cu.v:39]
INFO: [Synth 8-6155] done synthesizing module 'uart_cu' (14#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/new/uart_cu.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_cu' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_cu.v:3]
	Parameter STOP bound to: 2'b00 
	Parameter RUN bound to: 2'b01 
	Parameter CLEAR bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_cu.v:33]
INFO: [Synth 8-155] case statement is not full and has no default [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_cu.v:58]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_cu' (15#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_cu.v:3]
WARNING: [Synth 8-7071] port 'com_run' of module 'stopwatch_cu' is unconnected for instance 'U_Stopwatch' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:81]
WARNING: [Synth 8-7071] port 'com_clear' of module 'stopwatch_cu' is unconnected for instance 'U_Stopwatch' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:81]
WARNING: [Synth 8-7023] instance 'U_Stopwatch' of module 'stopwatch_cu' has 8 connections declared, but only 6 given [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:81]
INFO: [Synth 8-6157] synthesizing module 'fnd_controller' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:109]
	Parameter FCOUNT bound to: 200000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (16#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:109]
INFO: [Synth 8-6157] synthesizing module 'counter_8' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:140]
INFO: [Synth 8-6155] done synthesizing module 'counter_8' (17#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:140]
INFO: [Synth 8-6157] synthesizing module 'decoder_3x8' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:159]
INFO: [Synth 8-226] default block is never used [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:166]
INFO: [Synth 8-6155] done synthesizing module 'decoder_3x8' (18#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:159]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:181]
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter' (19#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:181]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized0' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:181]
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized0' (19#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:181]
WARNING: [Synth 8-689] width (7) of port connection 'bcd' does not match port width (6) of module 'digit_splitter__parameterized0' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:50]
WARNING: [Synth 8-689] width (7) of port connection 'bcd' does not match port width (6) of module 'digit_splitter__parameterized0' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:55]
INFO: [Synth 8-6157] synthesizing module 'digit_splitter__parameterized1' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:181]
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'digit_splitter__parameterized1' (19#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:181]
WARNING: [Synth 8-689] width (7) of port connection 'bcd' does not match port width (5) of module 'digit_splitter__parameterized1' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:60]
INFO: [Synth 8-6157] synthesizing module 'MUX_8X1' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:191]
INFO: [Synth 8-226] default block is never used [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:205]
INFO: [Synth 8-6155] done synthesizing module 'MUX_8X1' (20#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:191]
INFO: [Synth 8-6157] synthesizing module 'comparartor_msec' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:263]
INFO: [Synth 8-6155] done synthesizing module 'comparartor_msec' (21#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:263]
INFO: [Synth 8-6157] synthesizing module 'MUX_2X1' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:219]
INFO: [Synth 8-226] default block is never used [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:226]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2X1' (22#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:219]
INFO: [Synth 8-6157] synthesizing module 'bcdtoseg' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:234]
INFO: [Synth 8-226] default block is never used [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:241]
INFO: [Synth 8-6155] done synthesizing module 'bcdtoseg' (23#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:234]
INFO: [Synth 8-6155] done synthesizing module 'fnd_controller' (24#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/imports/250310_stopwatch_fsm/fnd_controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_dp' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'time_counter' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:65]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter' (25#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:65]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized0' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:65]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized0' (25#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:65]
WARNING: [Synth 8-689] width (6) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized0' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:32]
WARNING: [Synth 8-689] width (6) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized0' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:41]
INFO: [Synth 8-6157] synthesizing module 'time_counter__parameterized1' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:65]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_counter__parameterized1' (25#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:65]
WARNING: [Synth 8-689] width (5) of port connection 'o_time' does not match port width (7) of module 'time_counter__parameterized1' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:50]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:112]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100' (26#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:112]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_dp' (27#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/stopwatch_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'clock_dp' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'time_msec_counter' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:75]
	Parameter TICK_COUNT bound to: 100 - type: integer 
	Parameter BIT_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_msec_counter' (28#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:75]
INFO: [Synth 8-6157] synthesizing module 'time_sec_counter' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:117]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_sec_counter' (29#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:117]
WARNING: [Synth 8-689] width (6) of port connection 'o_time' does not match port width (7) of module 'time_sec_counter' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:36]
WARNING: [Synth 8-7071] port 'com_sec' of module 'time_sec_counter' is unconnected for instance 'U_Time_Sec' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:31]
WARNING: [Synth 8-7023] instance 'U_Time_Sec' of module 'time_sec_counter' has 7 connections declared, but only 6 given [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:31]
INFO: [Synth 8-6157] synthesizing module 'time_min_counter' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:168]
	Parameter TICK_COUNT bound to: 60 - type: integer 
	Parameter BIT_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_min_counter' (30#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:168]
WARNING: [Synth 8-689] width (6) of port connection 'o_time' does not match port width (7) of module 'time_min_counter' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:45]
WARNING: [Synth 8-7071] port 'com_min' of module 'time_min_counter' is unconnected for instance 'U_Time_Min' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:40]
WARNING: [Synth 8-7023] instance 'U_Time_Min' of module 'time_min_counter' has 7 connections declared, but only 6 given [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:40]
INFO: [Synth 8-6157] synthesizing module 'time_hour_counter' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:219]
	Parameter TICK_COUNT bound to: 24 - type: integer 
	Parameter BIT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'time_hour_counter' (31#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:219]
WARNING: [Synth 8-689] width (5) of port connection 'o_time' does not match port width (7) of module 'time_hour_counter' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:54]
WARNING: [Synth 8-7071] port 'com_hour' of module 'time_hour_counter' is unconnected for instance 'U_Time_Hour' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:49]
WARNING: [Synth 8-7023] instance 'U_Time_Hour' of module 'time_hour_counter' has 7 connections declared, but only 6 given [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:49]
INFO: [Synth 8-6157] synthesizing module 'clk_div_100_watch' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:269]
	Parameter FCOUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clk_div_100_watch' (32#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:269]
INFO: [Synth 8-6157] synthesizing module 'clock_cu' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:311]
	Parameter STOP bound to: 1'b0 
	Parameter RUN bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:331]
INFO: [Synth 8-6155] done synthesizing module 'clock_cu' (33#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:311]
WARNING: [Synth 8-7071] port 'com_start' of module 'clock_cu' is unconnected for instance 'U_Clock_Cu' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:64]
WARNING: [Synth 8-7023] instance 'U_Clock_Cu' of module 'clock_cu' has 5 connections declared, but only 4 given [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:64]
INFO: [Synth 8-6155] done synthesizing module 'clock_dp' (34#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/new/clock_dp.v:3]
INFO: [Synth 8-6157] synthesizing module 'top_stopwatch_encoder' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:216]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch_encoder' (35#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:216]
WARNING: [Synth 8-689] width (7) of port connection 'o_watch_sec' does not match port width (6) of module 'top_stopwatch_encoder' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:136]
WARNING: [Synth 8-689] width (7) of port connection 'o_watch_min' does not match port width (6) of module 'top_stopwatch_encoder' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:137]
WARNING: [Synth 8-689] width (7) of port connection 'o_watch_hour' does not match port width (5) of module 'top_stopwatch_encoder' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:138]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_led' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:147]
INFO: [Synth 8-226] default block is never used [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:152]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_led' (36#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:147]
INFO: [Synth 8-6155] done synthesizing module 'top_stopwatch' (37#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/new/top_stopwatch.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MAIN_Top' (38#1) [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/new/Real_Top.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1103.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1103.051 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'stopwatch_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                    SEND |                              001 |                             0001
                   START |                              010 |                             0010
                    DATA |                              011 |                             0011
                    STOP |                              100 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
WARNING: [Synth 8-327] inferring latch for variable 'rx_data_next_reg' [D:/test/250328_final_project/250328_final_project.srcs/sources_1/imports/sources_1/imports/new/uart_fsm.v:221]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                               00 |                               00
                     RUN |                               01 |                               01
                   CLEAR |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'stopwatch_cu'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1103.051 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 6     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 9     
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input   20 Bit        Muxes := 3     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 6     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 19    
	   2 Input    1 Bit        Muxes := 30    
	   5 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                                | Inference | Size (Depth x Width) | Primitives  | 
+------------+-------------------------------------------+-----------+----------------------+-------------+
|MAIN_Top    | U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
+------------+-------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+-------------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                                | Inference | Size (Depth x Width) | Primitives  | 
+------------+-------------------------------------------+-----------+----------------------+-------------+
|MAIN_Top    | U_Top_Module/U_FIFO_RX/U_REG_FILE/mem_reg | Implied   | 16 x 8               | RAM32M x 2	 | 
+------------+-------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1103.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.051 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    23|
|3     |LUT1   |    17|
|4     |LUT2   |   109|
|5     |LUT3   |    50|
|6     |LUT4   |    70|
|7     |LUT5   |    54|
|8     |LUT6   |   104|
|9     |MUXF7  |     1|
|10    |RAM32M |     2|
|11    |FDCE   |   237|
|12    |FDPE   |     2|
|13    |FDRE   |    13|
|14    |LD     |     8|
|15    |IBUF   |     7|
|16    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-------------------------------+------+
|      |Instance              |Module                         |Cells |
+------+----------------------+-------------------------------+------+
|1     |top                   |                               |   715|
|2     |  U_Top_Module        |Top_module                     |   201|
|3     |    U_Data_Save       |data_save                      |    10|
|4     |    U_FIFO_RX         |fifo_rx                        |    27|
|5     |      U_FIFO_CU       |fifo_control_unit              |    25|
|6     |      U_REG_FILE      |register_file                  |     2|
|7     |    U_FIFO_TX         |fifo_tx                        |    26|
|8     |      U_FIFO_CU       |fifo_control_unit_tx           |    26|
|9     |    U_Uart_FSM        |uart_fsm                       |   138|
|10    |      U_BAUD_Tick_Gen |baud_tick_gen                  |    28|
|11    |      U_UART_TX       |uart_tx                        |    33|
|12    |      U_Uart_rx       |uart_rx                        |    77|
|13    |  U_Top_StopWatch     |top_stopwatch                  |   485|
|14    |    U_Btn_Clear_DB    |btn_debounce                   |    56|
|15    |    U_Btn_Run_DB      |btn_debounce_0                 |    56|
|16    |    U_Fnd_Ctrl        |fnd_controller                 |    66|
|17    |      U_Clk_Divider   |clk_divider                    |    47|
|18    |      U_counter_8     |counter_8                      |    19|
|19    |    U_StopWatch_dp    |stopwatch_dp                   |    94|
|20    |      U_CLK_Div       |clk_div_100                    |    31|
|21    |      U_Time_Hour     |time_counter__parameterized1   |    11|
|22    |      U_Time_Min      |time_counter__parameterized0   |    17|
|23    |      U_Time_Msec     |time_counter                   |    19|
|24    |      U_Time_Sec      |time_counter__parameterized0_1 |    16|
|25    |    U_Stopwatch       |stopwatch_cu                   |    35|
|26    |    U_Uart_Cu         |uart_cu                        |    11|
|27    |    U_clock_dp        |clock_dp                       |   167|
|28    |      U_CLK_Div       |clk_div_100_watch              |    51|
|29    |      U_Clock_Cu      |clock_cu                       |     2|
|30    |      U_Time_Hour     |time_hour_counter              |    18|
|31    |      U_Time_Min      |time_min_counter               |    30|
|32    |      U_Time_Msec     |time_msec_counter              |    39|
|33    |      U_Time_Sec      |time_sec_counter               |    27|
+------+----------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.051 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 25 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.051 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1103.051 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1103.051 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1103.051 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
114 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1103.051 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/test/250328_final_project/250328_final_project.runs/synth_1/MAIN_Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MAIN_Top_utilization_synth.rpt -pb MAIN_Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 14:24:00 2025...
