-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity poly_S3_tobytes is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    msg_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    msg_ce0 : OUT STD_LOGIC;
    msg_we0 : OUT STD_LOGIC;
    msg_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    msg_offset : IN STD_LOGIC_VECTOR (8 downto 0);
    a_coeffs_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    a_coeffs_ce0 : OUT STD_LOGIC;
    a_coeffs_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    a_coeffs_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    a_coeffs_ce1 : OUT STD_LOGIC;
    a_coeffs_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of poly_S3_tobytes is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv64_2A3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001010100011";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv8_87 : STD_LOGIC_VECTOR (7 downto 0) := "10000111";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv10_4 : STD_LOGIC_VECTOR (9 downto 0) := "0000000100";
    constant ap_const_lv10_3 : STD_LOGIC_VECTOR (9 downto 0) := "0000000011";
    constant ap_const_lv10_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv9_87 : STD_LOGIC_VECTOR (8 downto 0) := "010000111";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal i_4_fu_147_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_4_reg_342 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_fu_161_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_reg_347 : STD_LOGIC_VECTOR (9 downto 0);
    signal exitcond_fu_141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c_1_fu_215_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_1_reg_369 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal sum_fu_235_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum_reg_380 : STD_LOGIC_VECTOR (8 downto 0);
    signal c_2_fu_254_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_2_reg_385 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal c_3_fu_288_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_3_reg_401 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal tmp_138_fu_294_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_138_reg_407 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_reg_125 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal tmp_115_fu_173_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_118_fu_184_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_122_fu_226_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_125_fu_265_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_127_fu_270_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum_cast_fu_314_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sum2_cast_fu_328_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal c_4_fu_308_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_121_fu_318_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_shl7_fu_153_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_cast1_fu_137_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_fu_167_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_117_fu_178_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_129_fu_193_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl6_fu_197_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal c_fu_189_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_116_fu_205_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_132_fu_211_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_120_fu_221_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_135_cast_fu_231_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_133_fu_240_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_134_fu_250_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_119_fu_245_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_124_fu_260_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_135_fu_274_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_136_fu_284_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_123_fu_279_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_137_fu_298_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_126_fu_303_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sum2_fu_323_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    i_reg_125_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                i_reg_125 <= i_4_reg_342;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                i_reg_125 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                c_1_reg_369 <= c_1_fu_215_p2;
                sum_reg_380 <= sum_fu_235_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                c_2_reg_385 <= c_2_fu_254_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                c_3_reg_401 <= c_3_fu_288_p2;
                tmp_138_reg_407 <= tmp_138_fu_294_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_4_reg_342 <= i_4_fu_147_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond_fu_141_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_reg_347 <= tmp_fu_161_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, exitcond_fu_141_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond_fu_141_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;

    a_coeffs_address0_assign_proc : process(ap_CS_fsm_state2, exitcond_fu_141_p2, ap_CS_fsm_state4, tmp_115_fu_173_p1, tmp_125_fu_265_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            a_coeffs_address0 <= tmp_125_fu_265_p1(10 - 1 downto 0);
        elsif (((exitcond_fu_141_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            a_coeffs_address0 <= ap_const_lv64_2A3(10 - 1 downto 0);
        elsif (((exitcond_fu_141_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            a_coeffs_address0 <= tmp_115_fu_173_p1(10 - 1 downto 0);
        else 
            a_coeffs_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    a_coeffs_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, tmp_118_fu_184_p1, tmp_122_fu_226_p1, tmp_127_fu_270_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            a_coeffs_address1 <= tmp_127_fu_270_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            a_coeffs_address1 <= tmp_122_fu_226_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            a_coeffs_address1 <= tmp_118_fu_184_p1(10 - 1 downto 0);
        else 
            a_coeffs_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    a_coeffs_ce0_assign_proc : process(ap_CS_fsm_state2, exitcond_fu_141_p2, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or ((exitcond_fu_141_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((exitcond_fu_141_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            a_coeffs_ce0 <= ap_const_logic_1;
        else 
            a_coeffs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    a_coeffs_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            a_coeffs_ce1 <= ap_const_logic_1;
        else 
            a_coeffs_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    c_1_fu_215_p2 <= std_logic_vector(unsigned(tmp_116_fu_205_p2) + unsigned(tmp_132_fu_211_p1));
    c_2_fu_254_p2 <= std_logic_vector(unsigned(tmp_134_fu_250_p1) + unsigned(tmp_119_fu_245_p2));
    c_3_fu_288_p2 <= std_logic_vector(unsigned(tmp_136_fu_284_p1) + unsigned(tmp_123_fu_279_p2));
    c_4_fu_308_p2 <= std_logic_vector(unsigned(tmp_138_reg_407) + unsigned(tmp_126_fu_303_p2));
    c_fu_189_p1 <= a_coeffs_q0(8 - 1 downto 0);
    exitcond_fu_141_p2 <= "1" when (i_reg_125 = ap_const_lv8_87) else "0";
    i_4_fu_147_p2 <= std_logic_vector(unsigned(i_reg_125) + unsigned(ap_const_lv8_1));
    i_cast1_fu_137_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_125),10));

    msg_address0_assign_proc : process(ap_CS_fsm_state6, sum_cast_fu_314_p1, sum2_cast_fu_328_p1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            msg_address0 <= sum2_cast_fu_328_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            msg_address0 <= sum_cast_fu_314_p1(9 - 1 downto 0);
        else 
            msg_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    msg_ce0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            msg_ce0 <= ap_const_logic_1;
        else 
            msg_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    msg_d0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7, c_4_fu_308_p2, tmp_121_fu_318_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            msg_d0 <= tmp_121_fu_318_p1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            msg_d0 <= c_4_fu_308_p2;
        else 
            msg_d0 <= "XXXXXXXX";
        end if; 
    end process;


    msg_we0_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            msg_we0 <= ap_const_logic_1;
        else 
            msg_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl6_fu_197_p3 <= (tmp_129_fu_193_p1 & ap_const_lv2_0);
    p_shl7_fu_153_p3 <= (i_reg_125 & ap_const_lv2_0);
    sum2_cast_fu_328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum2_fu_323_p2),64));
    sum2_fu_323_p2 <= std_logic_vector(unsigned(ap_const_lv9_87) + unsigned(msg_offset));
    sum_cast_fu_314_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sum_reg_380),64));
    sum_fu_235_p2 <= std_logic_vector(unsigned(msg_offset) + unsigned(tmp_135_cast_fu_231_p1));
    tmp_115_fu_173_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_167_p2),64));
    tmp_116_fu_205_p2 <= std_logic_vector(unsigned(p_shl6_fu_197_p3) - unsigned(c_fu_189_p1));
    tmp_117_fu_178_p2 <= std_logic_vector(unsigned(ap_const_lv10_3) + unsigned(tmp_fu_161_p2));
    tmp_118_fu_184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_117_fu_178_p2),64));
    tmp_119_fu_245_p2 <= std_logic_vector(unsigned(tmp_133_fu_240_p2) - unsigned(c_1_reg_369));
    tmp_120_fu_221_p2 <= std_logic_vector(unsigned(ap_const_lv10_2) + unsigned(tmp_reg_347));
    tmp_121_fu_318_p1 <= a_coeffs_q0(8 - 1 downto 0);
    tmp_122_fu_226_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_120_fu_221_p2),64));
    tmp_123_fu_279_p2 <= std_logic_vector(unsigned(tmp_135_fu_274_p2) - unsigned(c_2_reg_385));
    tmp_124_fu_260_p2 <= std_logic_vector(unsigned(ap_const_lv10_1) + unsigned(tmp_reg_347));
    tmp_125_fu_265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_124_fu_260_p2),64));
    tmp_126_fu_303_p2 <= std_logic_vector(unsigned(tmp_137_fu_298_p2) - unsigned(c_3_reg_401));
    tmp_127_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_reg_347),64));
    tmp_129_fu_193_p1 <= a_coeffs_q0(6 - 1 downto 0);
    tmp_132_fu_211_p1 <= a_coeffs_q1(8 - 1 downto 0);
    tmp_133_fu_240_p2 <= std_logic_vector(shift_left(unsigned(c_1_reg_369),to_integer(unsigned('0' & ap_const_lv8_2(8-1 downto 0)))));
    tmp_134_fu_250_p1 <= a_coeffs_q1(8 - 1 downto 0);
    tmp_135_cast_fu_231_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_reg_125),9));
    tmp_135_fu_274_p2 <= std_logic_vector(shift_left(unsigned(c_2_reg_385),to_integer(unsigned('0' & ap_const_lv8_2(8-1 downto 0)))));
    tmp_136_fu_284_p1 <= a_coeffs_q0(8 - 1 downto 0);
    tmp_137_fu_298_p2 <= std_logic_vector(shift_left(unsigned(c_3_reg_401),to_integer(unsigned('0' & ap_const_lv8_2(8-1 downto 0)))));
    tmp_138_fu_294_p1 <= a_coeffs_q1(8 - 1 downto 0);
    tmp_fu_161_p2 <= std_logic_vector(unsigned(p_shl7_fu_153_p3) + unsigned(i_cast1_fu_137_p1));
    tmp_s_fu_167_p2 <= std_logic_vector(unsigned(ap_const_lv10_4) + unsigned(tmp_fu_161_p2));
end behav;
