#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include <cydevice.h>
#include <cydevice_trm.h>

/* Disp_LCDPort */
#define Disp_LCDPort__0__MASK 0x01u
#define Disp_LCDPort__0__PC CYREG_PRT4_PC0
#define Disp_LCDPort__0__PORT 4u
#define Disp_LCDPort__0__SHIFT 0
#define Disp_LCDPort__1__MASK 0x02u
#define Disp_LCDPort__1__PC CYREG_PRT4_PC1
#define Disp_LCDPort__1__PORT 4u
#define Disp_LCDPort__1__SHIFT 1
#define Disp_LCDPort__2__MASK 0x04u
#define Disp_LCDPort__2__PC CYREG_PRT4_PC2
#define Disp_LCDPort__2__PORT 4u
#define Disp_LCDPort__2__SHIFT 2
#define Disp_LCDPort__3__MASK 0x08u
#define Disp_LCDPort__3__PC CYREG_PRT4_PC3
#define Disp_LCDPort__3__PORT 4u
#define Disp_LCDPort__3__SHIFT 3
#define Disp_LCDPort__4__MASK 0x10u
#define Disp_LCDPort__4__PC CYREG_PRT4_PC4
#define Disp_LCDPort__4__PORT 4u
#define Disp_LCDPort__4__SHIFT 4
#define Disp_LCDPort__5__MASK 0x20u
#define Disp_LCDPort__5__PC CYREG_PRT4_PC5
#define Disp_LCDPort__5__PORT 4u
#define Disp_LCDPort__5__SHIFT 5
#define Disp_LCDPort__6__MASK 0x40u
#define Disp_LCDPort__6__PC CYREG_PRT4_PC6
#define Disp_LCDPort__6__PORT 4u
#define Disp_LCDPort__6__SHIFT 6
#define Disp_LCDPort__AG CYREG_PRT4_AG
#define Disp_LCDPort__AMUX CYREG_PRT4_AMUX
#define Disp_LCDPort__BIE CYREG_PRT4_BIE
#define Disp_LCDPort__BIT_MASK CYREG_PRT4_BIT_MASK
#define Disp_LCDPort__BYP CYREG_PRT4_BYP
#define Disp_LCDPort__CTL CYREG_PRT4_CTL
#define Disp_LCDPort__DM0 CYREG_PRT4_DM0
#define Disp_LCDPort__DM1 CYREG_PRT4_DM1
#define Disp_LCDPort__DM2 CYREG_PRT4_DM2
#define Disp_LCDPort__DR CYREG_PRT4_DR
#define Disp_LCDPort__INP_DIS CYREG_PRT4_INP_DIS
#define Disp_LCDPort__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Disp_LCDPort__LCD_EN CYREG_PRT4_LCD_EN
#define Disp_LCDPort__MASK 0x7Fu
#define Disp_LCDPort__PORT 4u
#define Disp_LCDPort__PRT CYREG_PRT4_PRT
#define Disp_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Disp_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Disp_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Disp_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Disp_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Disp_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Disp_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Disp_LCDPort__PS CYREG_PRT4_PS
#define Disp_LCDPort__SHIFT 0
#define Disp_LCDPort__SLW CYREG_PRT4_SLW

/* Cont_Reg */
#define Cont_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Cont_Reg_Sync_ctrl_reg__0__POS 0
#define Cont_Reg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Cont_Reg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Cont_Reg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Cont_Reg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Cont_Reg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Cont_Reg_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Cont_Reg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Cont_Reg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Cont_Reg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Cont_Reg_Sync_ctrl_reg__1__MASK 0x02u
#define Cont_Reg_Sync_ctrl_reg__1__POS 1
#define Cont_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Cont_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Cont_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Cont_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define Cont_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Cont_Reg_Sync_ctrl_reg__MASK 0x03u
#define Cont_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Cont_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK
#define Cont_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* LED_Down */
#define LED_Down__0__MASK 0x01u
#define LED_Down__0__PC CYREG_PRT2_PC0
#define LED_Down__0__PORT 2u
#define LED_Down__0__SHIFT 0
#define LED_Down__AG CYREG_PRT2_AG
#define LED_Down__AMUX CYREG_PRT2_AMUX
#define LED_Down__BIE CYREG_PRT2_BIE
#define LED_Down__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_Down__BYP CYREG_PRT2_BYP
#define LED_Down__CTL CYREG_PRT2_CTL
#define LED_Down__DM0 CYREG_PRT2_DM0
#define LED_Down__DM1 CYREG_PRT2_DM1
#define LED_Down__DM2 CYREG_PRT2_DM2
#define LED_Down__DR CYREG_PRT2_DR
#define LED_Down__INP_DIS CYREG_PRT2_INP_DIS
#define LED_Down__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_Down__LCD_EN CYREG_PRT2_LCD_EN
#define LED_Down__MASK 0x01u
#define LED_Down__PORT 2u
#define LED_Down__PRT CYREG_PRT2_PRT
#define LED_Down__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_Down__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_Down__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_Down__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_Down__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_Down__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_Down__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_Down__PS CYREG_PRT2_PS
#define LED_Down__SHIFT 0
#define LED_Down__SLW CYREG_PRT2_SLW

/* Pin_Down */
#define Pin_Down__0__MASK 0x02u
#define Pin_Down__0__PC CYREG_PRT2_PC1
#define Pin_Down__0__PORT 2u
#define Pin_Down__0__SHIFT 1
#define Pin_Down__AG CYREG_PRT2_AG
#define Pin_Down__AMUX CYREG_PRT2_AMUX
#define Pin_Down__BIE CYREG_PRT2_BIE
#define Pin_Down__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Down__BYP CYREG_PRT2_BYP
#define Pin_Down__CTL CYREG_PRT2_CTL
#define Pin_Down__DM0 CYREG_PRT2_DM0
#define Pin_Down__DM1 CYREG_PRT2_DM1
#define Pin_Down__DM2 CYREG_PRT2_DM2
#define Pin_Down__DR CYREG_PRT2_DR
#define Pin_Down__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Down__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Down__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Down__MASK 0x02u
#define Pin_Down__PORT 2u
#define Pin_Down__PRT CYREG_PRT2_PRT
#define Pin_Down__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Down__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Down__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Down__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Down__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Down__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Down__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Down__PS CYREG_PRT2_PS
#define Pin_Down__SHIFT 1
#define Pin_Down__SLW CYREG_PRT2_SLW

/* pinStart */
#define pinStart__0__MASK 0x10u
#define pinStart__0__PC CYREG_PRT2_PC4
#define pinStart__0__PORT 2u
#define pinStart__0__SHIFT 4
#define pinStart__AG CYREG_PRT2_AG
#define pinStart__AMUX CYREG_PRT2_AMUX
#define pinStart__BIE CYREG_PRT2_BIE
#define pinStart__BIT_MASK CYREG_PRT2_BIT_MASK
#define pinStart__BYP CYREG_PRT2_BYP
#define pinStart__CTL CYREG_PRT2_CTL
#define pinStart__DM0 CYREG_PRT2_DM0
#define pinStart__DM1 CYREG_PRT2_DM1
#define pinStart__DM2 CYREG_PRT2_DM2
#define pinStart__DR CYREG_PRT2_DR
#define pinStart__INP_DIS CYREG_PRT2_INP_DIS
#define pinStart__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define pinStart__LCD_EN CYREG_PRT2_LCD_EN
#define pinStart__MASK 0x10u
#define pinStart__PORT 2u
#define pinStart__PRT CYREG_PRT2_PRT
#define pinStart__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define pinStart__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define pinStart__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define pinStart__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define pinStart__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define pinStart__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define pinStart__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define pinStart__PS CYREG_PRT2_PS
#define pinStart__SHIFT 4
#define pinStart__SLW CYREG_PRT2_SLW

/* But_Reg */
#define But_Reg_sts_sts_reg__0__MASK 0x01u
#define But_Reg_sts_sts_reg__0__POS 0
#define But_Reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define But_Reg_sts_sts_reg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define But_Reg_sts_sts_reg__1__MASK 0x02u
#define But_Reg_sts_sts_reg__1__POS 1
#define But_Reg_sts_sts_reg__2__MASK 0x04u
#define But_Reg_sts_sts_reg__2__POS 2
#define But_Reg_sts_sts_reg__3__MASK 0x08u
#define But_Reg_sts_sts_reg__3__POS 3
#define But_Reg_sts_sts_reg__4__MASK 0x10u
#define But_Reg_sts_sts_reg__4__POS 4
#define But_Reg_sts_sts_reg__MASK 0x1Fu
#define But_Reg_sts_sts_reg__MASK_REG CYREG_B0_UDB13_MSK
#define But_Reg_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define But_Reg_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define But_Reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define But_Reg_sts_sts_reg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define But_Reg_sts_sts_reg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define But_Reg_sts_sts_reg__STATUS_REG CYREG_B0_UDB13_ST

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* LED_Up */
#define LED_Up__0__MASK 0x04u
#define LED_Up__0__PC CYREG_PRT2_PC2
#define LED_Up__0__PORT 2u
#define LED_Up__0__SHIFT 2
#define LED_Up__AG CYREG_PRT2_AG
#define LED_Up__AMUX CYREG_PRT2_AMUX
#define LED_Up__BIE CYREG_PRT2_BIE
#define LED_Up__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_Up__BYP CYREG_PRT2_BYP
#define LED_Up__CTL CYREG_PRT2_CTL
#define LED_Up__DM0 CYREG_PRT2_DM0
#define LED_Up__DM1 CYREG_PRT2_DM1
#define LED_Up__DM2 CYREG_PRT2_DM2
#define LED_Up__DR CYREG_PRT2_DR
#define LED_Up__INP_DIS CYREG_PRT2_INP_DIS
#define LED_Up__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_Up__LCD_EN CYREG_PRT2_LCD_EN
#define LED_Up__MASK 0x04u
#define LED_Up__PORT 2u
#define LED_Up__PRT CYREG_PRT2_PRT
#define LED_Up__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_Up__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_Up__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_Up__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_Up__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_Up__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_Up__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_Up__PS CYREG_PRT2_PS
#define LED_Up__SHIFT 2
#define LED_Up__SLW CYREG_PRT2_SLW

/* Pin_Up */
#define Pin_Up__0__MASK 0x08u
#define Pin_Up__0__PC CYREG_PRT2_PC3
#define Pin_Up__0__PORT 2u
#define Pin_Up__0__SHIFT 3
#define Pin_Up__AG CYREG_PRT2_AG
#define Pin_Up__AMUX CYREG_PRT2_AMUX
#define Pin_Up__BIE CYREG_PRT2_BIE
#define Pin_Up__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_Up__BYP CYREG_PRT2_BYP
#define Pin_Up__CTL CYREG_PRT2_CTL
#define Pin_Up__DM0 CYREG_PRT2_DM0
#define Pin_Up__DM1 CYREG_PRT2_DM1
#define Pin_Up__DM2 CYREG_PRT2_DM2
#define Pin_Up__DR CYREG_PRT2_DR
#define Pin_Up__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_Up__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_Up__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_Up__MASK 0x08u
#define Pin_Up__PORT 2u
#define Pin_Up__PRT CYREG_PRT2_PRT
#define Pin_Up__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_Up__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_Up__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_Up__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_Up__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_Up__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_Up__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_Up__PS CYREG_PRT2_PS
#define Pin_Up__SHIFT 3
#define Pin_Up__SLW CYREG_PRT2_SLW

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_1__INTC_MASK 0x01u
#define isr_1__INTC_NUMBER 0u
#define isr_1__INTC_PRIOR_NUM 7u
#define isr_1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Back */
#define Back__0__MASK 0x80u
#define Back__0__PC CYREG_PRT2_PC7
#define Back__0__PORT 2u
#define Back__0__SHIFT 7
#define Back__AG CYREG_PRT2_AG
#define Back__AMUX CYREG_PRT2_AMUX
#define Back__BIE CYREG_PRT2_BIE
#define Back__BIT_MASK CYREG_PRT2_BIT_MASK
#define Back__BYP CYREG_PRT2_BYP
#define Back__CTL CYREG_PRT2_CTL
#define Back__DM0 CYREG_PRT2_DM0
#define Back__DM1 CYREG_PRT2_DM1
#define Back__DM2 CYREG_PRT2_DM2
#define Back__DR CYREG_PRT2_DR
#define Back__INP_DIS CYREG_PRT2_INP_DIS
#define Back__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Back__LCD_EN CYREG_PRT2_LCD_EN
#define Back__MASK 0x80u
#define Back__PORT 2u
#define Back__PRT CYREG_PRT2_PRT
#define Back__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Back__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Back__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Back__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Back__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Back__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Back__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Back__PS CYREG_PRT2_PS
#define Back__SHIFT 7
#define Back__SLW CYREG_PRT2_SLW

/* Down */
#define Down__0__MASK 0x04u
#define Down__0__PC CYREG_PRT1_PC2
#define Down__0__PORT 1u
#define Down__0__SHIFT 2
#define Down__AG CYREG_PRT1_AG
#define Down__AMUX CYREG_PRT1_AMUX
#define Down__BIE CYREG_PRT1_BIE
#define Down__BIT_MASK CYREG_PRT1_BIT_MASK
#define Down__BYP CYREG_PRT1_BYP
#define Down__CTL CYREG_PRT1_CTL
#define Down__DM0 CYREG_PRT1_DM0
#define Down__DM1 CYREG_PRT1_DM1
#define Down__DM2 CYREG_PRT1_DM2
#define Down__DR CYREG_PRT1_DR
#define Down__INP_DIS CYREG_PRT1_INP_DIS
#define Down__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Down__LCD_EN CYREG_PRT1_LCD_EN
#define Down__MASK 0x04u
#define Down__PORT 1u
#define Down__PRT CYREG_PRT1_PRT
#define Down__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Down__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Down__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Down__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Down__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Down__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Down__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Down__PS CYREG_PRT1_PS
#define Down__SHIFT 2
#define Down__SLW CYREG_PRT1_SLW

/* Menu */
#define Menu__0__MASK 0x20u
#define Menu__0__PC CYREG_PRT2_PC5
#define Menu__0__PORT 2u
#define Menu__0__SHIFT 5
#define Menu__AG CYREG_PRT2_AG
#define Menu__AMUX CYREG_PRT2_AMUX
#define Menu__BIE CYREG_PRT2_BIE
#define Menu__BIT_MASK CYREG_PRT2_BIT_MASK
#define Menu__BYP CYREG_PRT2_BYP
#define Menu__CTL CYREG_PRT2_CTL
#define Menu__DM0 CYREG_PRT2_DM0
#define Menu__DM1 CYREG_PRT2_DM1
#define Menu__DM2 CYREG_PRT2_DM2
#define Menu__DR CYREG_PRT2_DR
#define Menu__INP_DIS CYREG_PRT2_INP_DIS
#define Menu__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Menu__LCD_EN CYREG_PRT2_LCD_EN
#define Menu__MASK 0x20u
#define Menu__PORT 2u
#define Menu__PRT CYREG_PRT2_PRT
#define Menu__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Menu__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Menu__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Menu__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Menu__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Menu__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Menu__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Menu__PS CYREG_PRT2_PS
#define Menu__SHIFT 5
#define Menu__SLW CYREG_PRT2_SLW

/* stop */
#define stop__0__MASK 0x20u
#define stop__0__PC CYREG_PRT6_PC5
#define stop__0__PORT 6u
#define stop__0__SHIFT 5
#define stop__AG CYREG_PRT6_AG
#define stop__AMUX CYREG_PRT6_AMUX
#define stop__BIE CYREG_PRT6_BIE
#define stop__BIT_MASK CYREG_PRT6_BIT_MASK
#define stop__BYP CYREG_PRT6_BYP
#define stop__CTL CYREG_PRT6_CTL
#define stop__DM0 CYREG_PRT6_DM0
#define stop__DM1 CYREG_PRT6_DM1
#define stop__DM2 CYREG_PRT6_DM2
#define stop__DR CYREG_PRT6_DR
#define stop__INP_DIS CYREG_PRT6_INP_DIS
#define stop__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define stop__LCD_EN CYREG_PRT6_LCD_EN
#define stop__MASK 0x20u
#define stop__PORT 6u
#define stop__PRT CYREG_PRT6_PRT
#define stop__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define stop__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define stop__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define stop__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define stop__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define stop__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define stop__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define stop__PS CYREG_PRT6_PS
#define stop__SHIFT 5
#define stop__SLW CYREG_PRT6_SLW

/* Up */
#define Up__0__MASK 0x10u
#define Up__0__PC CYREG_PRT1_PC4
#define Up__0__PORT 1u
#define Up__0__SHIFT 4
#define Up__AG CYREG_PRT1_AG
#define Up__AMUX CYREG_PRT1_AMUX
#define Up__BIE CYREG_PRT1_BIE
#define Up__BIT_MASK CYREG_PRT1_BIT_MASK
#define Up__BYP CYREG_PRT1_BYP
#define Up__CTL CYREG_PRT1_CTL
#define Up__DM0 CYREG_PRT1_DM0
#define Up__DM1 CYREG_PRT1_DM1
#define Up__DM2 CYREG_PRT1_DM2
#define Up__DR CYREG_PRT1_DR
#define Up__INP_DIS CYREG_PRT1_INP_DIS
#define Up__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Up__LCD_EN CYREG_PRT1_LCD_EN
#define Up__MASK 0x10u
#define Up__PORT 1u
#define Up__PRT CYREG_PRT1_PRT
#define Up__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Up__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Up__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Up__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Up__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Up__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Up__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Up__PS CYREG_PRT1_PS
#define Up__SHIFT 4
#define Up__SLW CYREG_PRT1_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_MEMBER_5B 4u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_DIE_PSOC5LP 4u
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_DIE_PSOC5LP
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 3u
#define CYDEV_CHIP_DIE_PSOC4A 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 2u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x4000
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5
#define CYDEV_VIO3_MV 5000
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
