git clone --depth 1 --no-tags https://github.com/skyline123-boomer/mini_RISC-V_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/525152230
git clone --depth 1 --no-tags https://github.com/GuzTech/tinytapeout-tinysoc.git f:/verilog_sva_gh_scraper/data/full_repos/529994701
git clone --depth 1 --no-tags https://github.com/marcusmueller/hamming74-tapeout.git f:/verilog_sva_gh_scraper/data/full_repos/530254271
git clone --depth 1 --no-tags https://github.com/Muhamed-Sayed/Design-of-AES-Advanced-Encryption-Standard-128-Bits.git f:/verilog_sva_gh_scraper/data/full_repos/525553037
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/PIPLENED_RISCV_PROCESSOR.git f:/verilog_sva_gh_scraper/data/full_repos/524873523
git clone --depth 1 --no-tags https://github.com/zcj-debug/temperature_ds18b20.git f:/verilog_sva_gh_scraper/data/full_repos/525200855
git clone --depth 1 --no-tags https://github.com/lara-arikan/ask.git f:/verilog_sva_gh_scraper/data/full_repos/529445994
git clone --depth 1 --no-tags https://github.com/mathis-s/CaravelSoomRV.git f:/verilog_sva_gh_scraper/data/full_repos/527729206
git clone --depth 1 --no-tags https://github.com/mole99/wokwi-1bit-alu.git f:/verilog_sva_gh_scraper/data/full_repos/526144744
git clone --depth 1 --no-tags https://github.com/MuballighHossain/Moore_Machine_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/526942989
git clone --depth 1 --no-tags https://github.com/wuzirui/SimPU.git f:/verilog_sva_gh_scraper/data/full_repos/527411889
git clone --depth 1 --no-tags https://github.com/SamueleGerminiani/dea_benchmarks.git f:/verilog_sva_gh_scraper/data/full_repos/528404943
git clone --depth 1 --no-tags https://github.com/vaibhavmustilwar/16-bit-booth-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/529331466
git clone --depth 1 --no-tags https://github.com/yoshiyuki-takeda/Tang_Nano_1k_RISC-V_Project.git f:/verilog_sva_gh_scraper/data/full_repos/525608017
git clone --depth 1 --no-tags https://github.com/sonic55567/IC-Contest.git f:/verilog_sva_gh_scraper/data/full_repos/528545639
git clone --depth 1 --no-tags https://github.com/bodasanthosh/ahb2apb_bridge.git f:/verilog_sva_gh_scraper/data/full_repos/526846191
git clone --depth 1 --no-tags https://github.com/thanavignesh/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/530310505
git clone --depth 1 --no-tags https://github.com/theRTLmaker/100DaysOfRTL.git f:/verilog_sva_gh_scraper/data/full_repos/530244636
git clone --depth 1 --no-tags https://github.com/EnesErcin/Convolutional_Neural_Network_wFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/525747262
git clone --depth 1 --no-tags https://github.com/GaneshKumarShaw/Asynchronous_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/527237724
git clone --depth 1 --no-tags https://github.com/AntrikshMehta/Elevator_control_system.git f:/verilog_sva_gh_scraper/data/full_repos/529898717
git clone --depth 1 --no-tags https://github.com/wpi-ece574-f22/ho-gcd.git f:/verilog_sva_gh_scraper/data/full_repos/530887620
git clone --depth 1 --no-tags https://github.com/arabaod/PianoProject.git f:/verilog_sva_gh_scraper/data/full_repos/526004741
git clone --depth 1 --no-tags https://github.com/Ikarthikmb/VerilogClocks.git f:/verilog_sva_gh_scraper/data/full_repos/529980195
git clone --depth 1 --no-tags https://github.com/30shubhvish/Dadda_multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/525539463
git clone --depth 1 --no-tags https://github.com/Soumya2754/Modified-booth-algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/531086926
git clone --depth 1 --no-tags https://github.com/mattvenn/tinytapeout-7seg-seconds-counter.git f:/verilog_sva_gh_scraper/data/full_repos/528104333
git clone --depth 1 --no-tags https://github.com/1475015695/easy_riscv_soc.git f:/verilog_sva_gh_scraper/data/full_repos/527107737
git clone --depth 1 --no-tags https://github.com/ericlewis/analogue-draw.git f:/verilog_sva_gh_scraper/data/full_repos/530049777
git clone --depth 1 --no-tags https://github.com/elecclubiitg/FruitNinja.git f:/verilog_sva_gh_scraper/data/full_repos/531135537
git clone --depth 1 --no-tags https://github.com/MuballighHossain/VLSI_FSM_Verilog_Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/526943484
git clone --depth 1 --no-tags https://github.com/islam-nasser0/RTL-to-GDSII-implementation-of-low-power-configurable-multi-clock-system.git f:/verilog_sva_gh_scraper/data/full_repos/527310816
git clone --depth 1 --no-tags https://github.com/NabilYasser/Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/526416971
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-TankBattalion_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/527250665
git clone --depth 1 --no-tags https://github.com/shubham-sai47/Image_Processing_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/530541027
git clone --depth 1 --no-tags https://github.com/rares-fodor/Verilog-FPU.git f:/verilog_sva_gh_scraper/data/full_repos/524843579
git clone --depth 1 --no-tags https://github.com/SaurabhSahu38/Design-and-Verification-of-Synchronous-FIFO-on-Icarus-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/527897554
git clone --depth 1 --no-tags https://github.com/iandailis/SDRAM-Suite.git f:/verilog_sva_gh_scraper/data/full_repos/529145792
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/LCD_Interface_with_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/530972982
git clone --depth 1 --no-tags https://github.com/sqduan/YuCore.git f:/verilog_sva_gh_scraper/data/full_repos/527238894
git clone --depth 1 --no-tags https://github.com/rajukatala/32-bit-RISC-MIPS-Processor-.git f:/verilog_sva_gh_scraper/data/full_repos/529110072
git clone --depth 1 --no-tags https://github.com/Spaced-Cowboy/gowin-modelsim-test.git f:/verilog_sva_gh_scraper/data/full_repos/529394000
git clone --depth 1 --no-tags https://github.com/tachyon121/32-bit-ALU-ECN-project.git f:/verilog_sva_gh_scraper/data/full_repos/529173746
git clone --depth 1 --no-tags https://github.com/asdplk0410/b-icc-2021.git f:/verilog_sva_gh_scraper/data/full_repos/524944515
git clone --depth 1 --no-tags https://github.com/kisek/rvcore_chip1.git f:/verilog_sva_gh_scraper/data/full_repos/531012469
git clone --depth 1 --no-tags https://github.com/jglim/tinytapeout_bcd-7seg.git f:/verilog_sva_gh_scraper/data/full_repos/529659930
git clone --depth 1 --no-tags https://github.com/gregdavill/tinytapeout_spin0.git f:/verilog_sva_gh_scraper/data/full_repos/525662162
git clone --depth 1 --no-tags https://github.com/mamuneeb/A-Pipelined-RISCV-Core.git f:/verilog_sva_gh_scraper/data/full_repos/530133633
git clone --depth 1 --no-tags https://github.com/MahmoudH2000/Pipelined_MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/529551429
git clone --depth 1 --no-tags https://github.com/CarlosCraveiro/LabProjectSEL0606.git f:/verilog_sva_gh_scraper/data/full_repos/529331441
git clone --depth 1 --no-tags https://github.com/lara-arikan/dpsk.git f:/verilog_sva_gh_scraper/data/full_repos/529437918
git clone --depth 1 --no-tags https://github.com/GaneshKumarShaw/Multiplication_Pipelining.git f:/verilog_sva_gh_scraper/data/full_repos/527213160
git clone --depth 1 --no-tags https://github.com/libokuohai/tinytapeout-2022-08.git f:/verilog_sva_gh_scraper/data/full_repos/529595371
git clone --depth 1 --no-tags https://github.com/Kyp069/AY-3-891x.git f:/verilog_sva_gh_scraper/data/full_repos/525892268
git clone --depth 1 --no-tags https://github.com/GaneshKumarShaw/Booth_Multiplication.git f:/verilog_sva_gh_scraper/data/full_repos/527210508
git clone --depth 1 --no-tags https://github.com/pauvrepetit/XuLin-F.git f:/verilog_sva_gh_scraper/data/full_repos/526815571
git clone --depth 1 --no-tags https://github.com/dailing57/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/527597746
git clone --depth 1 --no-tags https://github.com/97Albino/IDEC-Synopsys-IC-design.git f:/verilog_sva_gh_scraper/data/full_repos/524980675
git clone --depth 1 --no-tags https://github.com/bakkalzade/verilog-finite-state-machine.git f:/verilog_sva_gh_scraper/data/full_repos/526130730
git clone --depth 1 --no-tags https://github.com/Grad-Project2023/Single_Cycle_MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/525087733
git clone --depth 1 --no-tags https://github.com/muse-coder/DARIC.git f:/verilog_sva_gh_scraper/data/full_repos/524990991
git clone --depth 1 --no-tags https://github.com/GaneshKumarShaw/Extreme_Learning_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/527235816
git clone --depth 1 --no-tags https://github.com/sjkeller/smart-sensors-project.git f:/verilog_sva_gh_scraper/data/full_repos/529003192
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Galivan_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/531041697
git clone --depth 1 --no-tags https://github.com/luchLasarya/LRF.git f:/verilog_sva_gh_scraper/data/full_repos/528547082
git clone --depth 1 --no-tags https://github.com/i212431/SPATIAL_SD_ADC.git f:/verilog_sva_gh_scraper/data/full_repos/530555749
git clone --depth 1 --no-tags https://github.com/adamgreig/tinytapeout-prn.git f:/verilog_sva_gh_scraper/data/full_repos/529661469
git clone --depth 1 --no-tags https://github.com/nayanesh-reddy/2-Bit_Add_Mul_Comp.git f:/verilog_sva_gh_scraper/data/full_repos/531183436
git clone --depth 1 --no-tags https://github.com/s100projects/T35_GPIO_TEST.git f:/verilog_sva_gh_scraper/data/full_repos/531194570
git clone --depth 1 --no-tags https://github.com/MuballighHossain/Mealy_Machine_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/526942253
git clone --depth 1 --no-tags https://github.com/nihonge/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/527945549
git clone --depth 1 --no-tags https://github.com/mouer-hub/AHT10.git f:/verilog_sva_gh_scraper/data/full_repos/530588713
git clone --depth 1 --no-tags https://github.com/mohammedsaber10/apb_spi_lite.git f:/verilog_sva_gh_scraper/data/full_repos/524780635
git clone --depth 1 --no-tags https://github.com/SalazarBryan/Proyecto_Electrico.git f:/verilog_sva_gh_scraper/data/full_repos/528209328
git clone --depth 1 --no-tags https://github.com/Only-FPGA/Bus-Handshakes.git f:/verilog_sva_gh_scraper/data/full_repos/527099148
git clone --depth 1 --no-tags https://github.com/MuballighHossain/Full_Adder_Priority_Encoder_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/526940610
git clone --depth 1 --no-tags https://github.com/ThorKn/tinytapeout_shiftregister_challenge.git f:/verilog_sva_gh_scraper/data/full_repos/531151827
git clone --depth 1 --no-tags https://github.com/nic24-rgb/Arcade-TankBattalion-MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/526934429
git clone --depth 1 --no-tags https://github.com/islam-nasser0/MIPS_single_cycle_Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/527273473
git clone --depth 1 --no-tags https://github.com/karanmgandhi/DSD-Lab-Sem-3.git f:/verilog_sva_gh_scraper/data/full_repos/528700671
git clone --depth 1 --no-tags https://github.com/feybm2002/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/528980344
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/UART-implementation-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/529793545
git clone --depth 1 --no-tags https://github.com/zhou886/LittleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/527156293
git clone --depth 1 --no-tags https://github.com/TrungNgoc20172869/SNN_in_Linux_on_LiteX_VexRiscV.git f:/verilog_sva_gh_scraper/data/full_repos/527558668
git clone --depth 1 --no-tags https://github.com/msuadOf/DDS.git f:/verilog_sva_gh_scraper/data/full_repos/528282257
git clone --depth 1 --no-tags https://github.com/JohnBagshaw/SoC-FPGA-ASIC-AXI-based-Digital-Designs.git f:/verilog_sva_gh_scraper/data/full_repos/528366622
git clone --depth 1 --no-tags https://github.com/Ikarthikmb/rtl_designs.git f:/verilog_sva_gh_scraper/data/full_repos/530697671
git clone --depth 1 --no-tags https://github.com/anniezfy/STAP_algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/526535116
git clone --depth 1 --no-tags https://github.com/pretentious7/tinytapeout.git f:/verilog_sva_gh_scraper/data/full_repos/529620313
git clone --depth 1 --no-tags https://github.com/dhanush904/Traffic_lights_4_way_junction.git f:/verilog_sva_gh_scraper/data/full_repos/527099582
git clone --depth 1 --no-tags https://github.com/MuballighHossain/CMOS_3_To_8_Decoder_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/526944593
git clone --depth 1 --no-tags https://github.com/cornell-ece4750/ece4750-tut3-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/530940598
git clone --depth 1 --no-tags https://github.com/smunaut/tinytapeout-smolram.git f:/verilog_sva_gh_scraper/data/full_repos/530683145
git clone --depth 1 --no-tags https://github.com/siriusm46/tinytapeout_calculator.git f:/verilog_sva_gh_scraper/data/full_repos/530914068
git clone --depth 1 --no-tags https://github.com/WazaAbdulkadir/PWM.git f:/verilog_sva_gh_scraper/data/full_repos/527603686
git clone --depth 1 --no-tags https://github.com/skerr92/tinytapeout_frequency_div.git f:/verilog_sva_gh_scraper/data/full_repos/529637817
git clone --depth 1 --no-tags https://github.com/Grad-Project2023/Pipelined_MIPS_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/529655730
git clone --depth 1 --no-tags https://github.com/ahmed-elhoseiny/a-32-bit-single-cycle-microarchitecture-MIPS-processor-based-on-Harvard-Architecture..git f:/verilog_sva_gh_scraper/data/full_repos/525076578
git clone --depth 1 --no-tags https://github.com/tonyalfred/Universal-Asynchronous-Receiver-Transmitter-UART.git f:/verilog_sva_gh_scraper/data/full_repos/525055029
git clone --depth 1 --no-tags https://github.com/amrkhalid-star902/SPI-Communication-Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/529817574
