# Load sources
read_verilog [ glob src/*.v ]

check_syntax

