 
****************************************
Report : clock_gating
        -gated
        -ungated
        -verbose
        -multi_stage
        -nosplit
Design : stap
Version: L-2016.03-SP3
Date   : Mon Jan 14 10:36:20 2019
****************************************


 Information:  No Gated Register Found

Warning: There is no information on why registers are ungated. (PWR-764)

--------------------------------------------------------------------------------
                             Ungated Register Report
--------------------------------------------------------------------------------
           Ungated Register     |  Reason                  |  What Next?
--------------------------------------------------------------------------------
    i_stap_fsm/state_ps_reg_14  |  Not Available           |  -
    i_stap_fsm/state_ps_reg_12  |  Not Available           |  -
    i_stap_fsm/state_ps_reg_10  |  Not Available           |  -
    i_stap_fsm/state_ps_reg_2   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_1   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_5   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_13  |  Not Available           |  -
    i_stap_fsm/state_ps_reg_7   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_6   |  Not Available           |  -
    i_stap_fsm/tms_bit_reg_1    |  Not Available           |  -
    i_stap_fsm/tms_bit_reg_2    |  Not Available           |  -
    i_stap_fsm/tms_bit_reg_0    |  Not Available           |  -
    i_stap_fsm/state_ps_reg_9   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_3   |  Not Available           |  -
    i_stap_fsm/tms_bit_reg_3    |  Not Available           |  -
    i_stap_fsm/state_ps_reg_11  |  Not Available           |  -
    i_stap_fsm/state_ps_reg_4   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_0   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_8   |  Not Available           |  -
    i_stap_fsm/state_ps_reg_15  |  Not Available           |  -
    i_stap_irreg/shift_reg_reg_0 | Not Available           |  -
    i_stap_irreg/shift_reg_reg_3 | Not Available           |  -
    i_stap_irreg/shift_reg_reg_6 | Not Available           |  -
    i_stap_irreg/shift_reg_reg_1 | Not Available           |  -
    i_stap_irreg/shift_reg_reg_7 | Not Available           |  -
    i_stap_irreg/shift_reg_reg_4 | Not Available           |  -
    i_stap_irreg/shift_reg_reg_2 | Not Available           |  -
    i_stap_irreg/shift_reg_reg_5 | Not Available           |  -
    i_stap_irreg/stap_irreg_ireg_reg_0 | Not Available     |  -
    i_stap_irreg/stap_irreg_ireg_reg_5 | Not Available     |  -
    i_stap_irreg/stap_irreg_ireg_reg_6 | Not Available     |  -
    i_stap_irreg/stap_irreg_ireg_reg_7 | Not Available     |  -
    i_stap_irreg/stap_irreg_ireg_reg_3 | Not Available     |  -
    i_stap_irreg/stap_irreg_ireg_reg_1 | Not Available     |  -
    i_stap_irreg/stap_irreg_ireg_reg_4 | Not Available     |  -
    i_stap_irreg/stap_irreg_ireg_reg_2 | Not Available     |  -
    i_stap_irdecoder/stap_irdecoder_drselect_reg_2 | Not Available | -
    i_stap_irdecoder/stap_irdecoder_drselect_reg_3 | Not Available | -
    i_stap_irdecoder/stap_irdecoder_drselect_reg_0 | Not Available | -
    i_stap_irdecoder/stap_irdecoder_drselect_reg_1 | Not Available | -
    i_stap_drreg/slvidcode_reg_reg_18 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_5 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_13 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_8 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_4 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_15 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_30 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_22 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_2 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_31 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_28 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_7 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_25 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_19 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_24 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_29 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_9 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_14 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_16 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_21 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_26 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_23 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_3 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_11 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_27 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_6 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_12 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_17 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_20 | Not Available      |  -
    i_stap_drreg/slvidcode_reg_reg_10 | Not Available      |  -
    i_stap_drreg/reset_pulse1_reg | Not Available          |  -
    i_stap_drreg/reset_pulse0_reg | Not Available          |  -
    i_stap_drreg/slvidcode_reg_reg_1 | Not Available       |  -
    i_stap_drreg/slvidcode_reg_reg_0 | Not Available       |  -
    i_stap_drreg/bypass_reg_reg |  Not Available           |  -
    i_stap_tdomux/stap_mux_tdo_int_reg | Not Available     |  -
    i_stap_tdomux/stap_tdomux_tdoen_reg | Not Available    |  -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_firstfail_cnt_reg_5 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_sticky_fail_lo_reg | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_firstfail_cnt_reg_2 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_firstfail_cnt_reg_3 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_firstfail_cnt_reg_6 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_sticky_fail_hi_reg | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_firstfail_cnt_reg_4 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_firstfail_cnt_reg_7 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_firstfail_cnt_reg_1 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/cmp_firstfail_cnt_reg_0 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_1 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_6 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_2 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_3 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_5 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_7 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_9 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_4 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_8 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcomp/serial_windowreg_reg_0 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_1 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_2 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_14 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_11 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_41 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_13 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_9 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_40 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_8 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_3 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_5 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_27 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_34 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_7 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_4 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_12 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_36 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_6 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_42 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_16 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_17 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_30 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_31 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_25 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_32 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_24 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_39 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_38 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_22 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_37 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_35 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_28 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_10 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_18 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_19 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_15 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_20 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_29 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_21 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_23 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_26 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_33 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_25 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_22 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_3 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_30 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_42 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_6 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_13 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_27 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_26 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_17 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_23 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_24 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_5 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_20 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_29 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_2 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_21 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_38 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_9 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_32 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_14 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_37 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_19 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_18 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_4 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_28 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_31 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_36 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_11 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_35 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_7 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_8 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_33 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_10 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_40 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_16 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_34 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_15 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_41 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_39 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_0 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/statusdata_reg_0 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_1 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/serialdata_reg_12 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_0 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_1 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_12 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_11 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_5 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_8 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_30 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_35 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_27 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_33 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_37 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_19 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_3 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_23 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_2 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_36 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_24 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_22 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_34 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_28 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_25 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_20 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_40 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_29 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_38 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_39 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_18 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_26 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_31 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_17 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_41 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_21 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_6 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_42 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_4 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_32 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_9 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_15 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_7 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_13 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_16 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_10 | Not Available | -
    generate_stap_swcomp_rtdr_i_stap_swcomp_rtdr/i_stap_tapswcompreg/pdata_regval_reg_14 | Not Available | -
                                |                          |
--------------------------------------------------------------------------------


                             Clock Gating Summary
          ------------------------------------------------------------
          |    Number of Clock gating elements    |        0         |
          |                                       |                  |
          |    Number of Gated registers          |     0 (0.00%)    |
          |                                       |                  |
          |    Number of Ungated registers        |   226 (100.00%)  |
          |                                       |                  |
          |    Total number of registers          |      226         |
          |                                       |                  |
          |    Number of multi-stage clock gates  |        0         |
          |                                       |                  |
          |    Average multi-stage fanout         |        -         |
          |                                       |                  |
          |    Number of gated cells              |        0         |
          |                                       |                  |
          |    Maximum number of stages           |        -         |
          |                                       |                  |
          |    Average number of stages           |        -         |
          ------------------------------------------------------------



1
