{
  "design": {
    "design_info": {
      "boundary_crc": "0x11AAF76507B9542D",
      "device": "xc7s100fgga676-2",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "spartan_fpga_cpu_0": "",
      "clk_wiz_0": "",
      "proc_sys_reset_0": "",
      "high_const": "",
      "low_const": ""
    },
    "interface_ports": {
      "sys_clock_pin": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "sys_clock_pin_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "sys_clock_pin_clk_p",
            "direction": "I"
          }
        }
      }
    },
    "ports": {
      "reset_button": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "basic_led": {
        "direction": "O"
      }
    },
    "components": {
      "spartan_fpga_cpu_0": {
        "vlnv": "xilinx.com:module_ref:spartan_fpga_cpu:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_spartan_fpga_cpu_0_0",
        "xci_path": "ip/design_1_spartan_fpga_cpu_0_0/design_1_spartan_fpga_cpu_0_0.xci",
        "inst_hier_path": "spartan_fpga_cpu_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "spartan_fpga_cpu",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_1_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "const_prop"
              }
            }
          },
          "led_out": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "14",
        "xci_name": "design_1_clk_wiz_0_1",
        "xci_path": "ip/design_1_clk_wiz_0_1/design_1_clk_wiz_0_1.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_diff_clock"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "proc_sys_reset_0": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "proc_sys_reset_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "high_const": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0.xci",
        "inst_hier_path": "high_const"
      },
      "low_const": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_0_1",
        "xci_path": "ip/design_1_xlconstant_0_1/design_1_xlconstant_0_1.xci",
        "inst_hier_path": "low_const",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "sys_diff_clock_1": {
        "interface_ports": [
          "sys_clock_pin",
          "clk_wiz_0/CLK_IN1_D"
        ]
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "proc_sys_reset_0/slowest_sync_clk",
          "spartan_fpga_cpu_0/clk"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "proc_sys_reset_0/dcm_locked"
        ]
      },
      "high_const_dout": {
        "ports": [
          "high_const/dout",
          "proc_sys_reset_0/aux_reset_in"
        ]
      },
      "low_const_dout": {
        "ports": [
          "low_const/dout",
          "proc_sys_reset_0/mb_debug_sys_rst"
        ]
      },
      "proc_sys_reset_0_mb_reset": {
        "ports": [
          "proc_sys_reset_0/mb_reset",
          "spartan_fpga_cpu_0/rst"
        ]
      },
      "reset_1": {
        "ports": [
          "reset_button",
          "proc_sys_reset_0/ext_reset_in",
          "clk_wiz_0/reset"
        ]
      },
      "spartan_fpga_cpu_0_led_out": {
        "ports": [
          "spartan_fpga_cpu_0/led_out",
          "basic_led"
        ]
      }
    }
  }
}