$date
	Fri Oct 30 16:33:54 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Ejercicio_3 $end
$var wire 1 ! QJK $end
$var reg 1 " Clk $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % enable $end
$var reg 1 & reset $end
$scope module U4 $end
$var wire 1 " CLK $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var wire 1 ! Q $end
$scope module O5 $end
$var wire 1 " CLK $end
$var wire 1 ' D $end
$var wire 1 % enable $end
$var wire 1 & reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
0"
x!
$end
#3
0'
0!
0$
0#
0%
1&
#4
1%
0&
#5
1"
#10
0"
#14
1'
1#
#15
1!
1"
#20
0"
#25
1"
#29
0'
1$
0#
#30
0"
#35
0!
1"
#40
0"
#44
1'
1#
#45
0'
1!
1"
#50
0"
#55
1'
0!
1"
#60
0"
#65
0'
1!
1"
#70
0"
