m255
K3
13
cModel Technology
Z0 dD:\altera\13.0\modelsim_ase\win32aloem
vclk_float_divider
Z1 I>zelOVnO`a77;i:Q@mR:O1
Z2 VM6@GSKNGJSKeSzfzaA9aV3
Z3 dC:\Users\A\Documents\SublimeText\verilog\clk_float_divider
Z4 w1587114397
Z5 8C:/Users/A/Documents/SublimeText/verilog/clk_float_divider/clk_float_diveder.v
Z6 FC:/Users/A/Documents/SublimeText/verilog/clk_float_divider/clk_float_diveder.v
L0 4
Z7 OV;L;10.1d;51
r1
31
Z8 !s90 -reportprogress|300|-work|work|C:/Users/A/Documents/SublimeText/verilog/clk_float_divider/clk_float_diveder.v|
Z9 o-work work -O0
!i10b 1
Z10 !s100 HVo6bIcQGboR^2]1d@DDJ1
!s85 0
Z11 !s108 1587114411.863000
Z12 !s107 C:/Users/A/Documents/SublimeText/verilog/clk_float_divider/clk_float_diveder.v|
!s101 -O0
vtb_clk_float_divider
!i10b 1
Z13 !s100 Rh9G7E[a?L=6RJT>09Y:i2
Z14 I@DMjXjoIYo<7@YBSPSf;U0
Z15 V?zgj<cT;cHRCJo4ikWWT03
R3
Z16 w1587113490
Z17 8C:/Users/A/Documents/SublimeText/verilog/clk_float_divider/tb_clk_float_divider.v
Z18 FC:/Users/A/Documents/SublimeText/verilog/clk_float_divider/tb_clk_float_divider.v
L0 4
R7
r1
!s85 0
31
!s108 1587114411.965000
!s107 C:/Users/A/Documents/SublimeText/verilog/clk_float_divider/tb_clk_float_divider.v|
Z19 !s90 -reportprogress|300|-work|work|C:/Users/A/Documents/SublimeText/verilog/clk_float_divider/tb_clk_float_divider.v|
!s101 -O0
R9
