# Rough floorplan
![image](https://user-images.githubusercontent.com/108848834/179022548-b45e4ef7-60dd-471b-805f-133e42e59811.png)
# Decoders
## Row decoder 
Traditional Decoder (5 bits row address and 32x4 SRAM)
![image](https://user-images.githubusercontent.com/108848834/179021743-9a0bd881-14c0-45c9-b3a3-a269baf1aba3.png)
## Muxes
4 to 1 mux (4 bit input)
![image](https://user-images.githubusercontent.com/108848834/179021964-0f7a96b6-d42c-4c66-8885-a9e9b3119d61.png)
# SRAM cells
Some topologies of SRAM.

![image](https://user-images.githubusercontent.com/108848834/179022103-45523a23-ef1c-4f9f-bb00-fcf36ee5dfa8.png)
![image](https://user-images.githubusercontent.com/108848834/179022170-5f3ce67d-a30f-49c9-9aeb-50b23a203742.png)
# Bitline conditioning
![image](https://user-images.githubusercontent.com/108848834/179022331-4e75ee95-df18-4676-af8e-0b353bcbfa52.png)
 
