


ARM Macro Assembler    Page 1 


    1 00000000         ;*******************************************************
                       *****************
    2 00000000         ; å…¨å±€å˜é‡ 
    3 00000000         ;*******************************************************
                       *****************
    4 00000000                 IMPORT           rt_thread_switch_interrupt_flag
    5 00000000                 IMPORT           rt_interrupt_from_thread
    6 00000000                 IMPORT           rt_interrupt_to_thread
    7 00000000         
    8 00000000         ;*******************************************************
                       *****************
    9 00000000         ; å¸¸é‡ 
   10 00000000         ;*******************************************************
                       *****************
   11 00000000         ;-------------------------------------------------------
                       -----------------
   12 00000000         ;æœ‰å…³å†…æ ¸å¤–è®¾å¯„å­˜å™¨å®šä¹‰å¯å‚è€ƒå®˜æ–¹æ–‡æ¡£ï
                       ¼šSTM32F10xxx Cortex-M3 programming manual
   13 00000000         ;ç³»ç»Ÿæ§åˆ¶å—å¤–è®¾ SCB åœ°å€èŒƒå›´ï¼š0xE000ED00-0xE
                       000ED3F
   14 00000000         ;-------------------------------------------------------
                       -----------------
   15 00000000 E000ED08 
                       SCB_VTOR
                               EQU              0xE000ED08  ; å‘é‡è¡¨åç§»å¯
                                                            „å­˜å™¨
   16 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; ä¸­æ–­æ§åˆ¶çŠ¶æ€
                                                            å¯„å­˜å™¨
   17 00000000 E000ED20 
                       NVIC_SYSPRI2
                               EQU              0xE000ED20  ; ç³»ç»Ÿä¼˜å…ˆçº§å¯
                                                            „å­˜å™¨(2)
   18 00000000 00FF0000 
                       NVIC_PENDSV_PRI
                               EQU              0x00FF0000  ; PendSV ä¼˜å…ˆçº§å
                                                            €¼ (lowest)
   19 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; è§¦å‘ PendSV exc
                                                            eption çš„å€¼
   20 00000000         
   21 00000000         ;*******************************************************
                       *****************
   22 00000000         ; ä»£ç äº§ç”ŸæŒ‡ä»¤ 
   23 00000000         ;*******************************************************
                       *****************
   24 00000000         
   25 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   26 00000000                 THUMB
   27 00000000                 REQUIRE8
   28 00000000                 PRESERVE8
   29 00000000         
   30 00000000         ;/*
   31 00000000         ; *-----------------------------------------------------
                       -----------------
   32 00000000         ; * å‡½æ•°åŸå‹ï¼švoid rt_hw_context_switch_to(rt_uint3



ARM Macro Assembler    Page 2 


                       2 to);
   33 00000000         ; * r0 --> to
   34 00000000         ; * è¯¥å‡½æ•°ç”¨äºå¼€å¯ç¬¬ä¸€æ¬¡çº¿ç¨‹åˆ‡æ¢
   35 00000000         ; *-----------------------------------------------------
                       -----------------
   36 00000000         ; */
   37 00000000         rt_hw_context_switch_to
                               PROC
   38 00000000         
   39 00000000         ; å¯¼å‡º rt_hw_context_switch_toï¼Œè®©å…¶å…·æœ‰å…¨å±€å±
                       æ€§ï¼Œå¯ä»¥åœ¨ C æ–‡ä»¶è°ƒç”¨
   40 00000000                 EXPORT           rt_hw_context_switch_to
   41 00000000         
   42 00000000         ; è®¾ç½® rt_interrupt_to_thread çš„å€¼ 
   43 00000000         ;å°† rt_interrupt_to_thread çš„åœ°å€åŠ è½½åˆ° r1
   44 00000000 4922            LDR              r1, =rt_interrupt_to_thread
   45 00000002         ;å°† r0 çš„å€¼å­˜å‚¨åˆ° rt_interrupt_to_thread 
   46 00000002 6008            STR              r0, [r1]
   47 00000004         
   48 00000004         ; è®¾ç½® rt_interrupt_from_thread çš„å€¼ä¸º 0ï¼Œè¡¨ç¤ºå
                       ¯åŠ¨ç¬¬ä¸€æ¬¡çº¿ç¨‹åˆ‡æ¢ (9)
   49 00000004         ;å°† rt_interrupt_from_thread çš„åœ°å€åŠ è½½åˆ° r1
   50 00000004 4922            LDR              r1, =rt_interrupt_from_thread
   51 00000006         ;é…ç½® r0 ç­‰äº 0
   52 00000006 F04F 0000       MOV              r0, #0x0
   53 0000000A         ;å°† r0 çš„å€¼å­˜å‚¨åˆ° rt_interrupt_from_thread
   54 0000000A 6008            STR              r0, [r1]
   55 0000000C         
   56 0000000C         ; è®¾ç½®ä¸­æ–­æ ‡å¿—ä½ rt_thread_switch_interrupt_flag 
                       çš„å€¼ä¸º 1 (10)
   57 0000000C         ;å°† rt_thread_switch_interrupt_flag çš„åœ°å€åŠ è½½åˆ° 
                       r1
   58 0000000C 4921            LDR              r1, =rt_thread_switch_interrupt
_flag
   59 0000000E         ;é…ç½® r0 ç­‰äº 1
   60 0000000E F04F 0001       MOV              r0, #1
   61 00000012         ;å°† r0 çš„å€¼å­˜å‚¨åˆ° rt_thread_switch_interrupt_flag
   62 00000012 6008            STR              r0, [r1]
   63 00000014         
   64 00000014         ; è®¾ç½® PendSV å¼‚å¸¸çš„ä¼˜å…ˆçº§ 
   65 00000014 4820            LDR              r0, =NVIC_SYSPRI2
   66 00000016 F44F 017F       LDR              r1, =NVIC_PENDSV_PRI
   67 0000001A F8D0 2000       LDR.W            r2, [r0,#0x00] ; è¯»
   68 0000001E EA41 0102       ORR              r1,r1,r2    ; æ”¹
   69 00000022 6001            STR              r1, [r0]    ; å†™
   70 00000024         
   71 00000024         ; è§¦å‘ PendSV å¼‚å¸¸ (äº§ç”Ÿä¸Šä¸‹æ–‡åˆ‡æ¢) 
   72 00000024 481D            LDR              r0, =NVIC_INT_CTRL
   73 00000026 F04F 5180       LDR              r1, =NVIC_PENDSVSET
   74 0000002A 6001            STR              r1, [r0]
   75 0000002C         
   76 0000002C         ; å¼€ä¸­æ–­
   77 0000002C B661            CPSIE            F
   78 0000002E B662            CPSIE            I
   79 00000030         
   80 00000030         ; ä¸ä¼šåˆ°è¿™é‡Œ
   81 00000030                 ENDP
   82 00000030         
   83 00000030         ;/*



ARM Macro Assembler    Page 3 


   84 00000030         ; *-----------------------------------------------------
                       -----------------
   85 00000030         ; * void PendSV_Handler(void);
   86 00000030         ; * r0 --> switch from thread stack
   87 00000030         ; * r1 --> switch to thread stack
   88 00000030         ; * psr, pc, lr, r12, r3, r2, r1, r0 are pushed into [fr
                       om] stack
   89 00000030         ; *-----------------------------------------------------
                       -----------------
   90 00000030         ; */
   91 00000030         
   92 00000030         PendSV_Handler
                               PROC
   93 00000030                 EXPORT           PendSV_Handler
   94 00000030         
   95 00000030         ; å¤±èƒ½ä¸­æ–­ï¼Œä¸ºäº†ä¿æŠ¤ä¸Šä¸‹æ–‡åˆ‡æ¢ä¸è¢«ä¸­æ–­
                        (1)
   96 00000030 F3EF 8210       MRS              r2, PRIMASK
   97 00000034 B672            CPSID            I
   98 00000036         
   99 00000036         ; è·å–ä¸­æ–­æ ‡å¿—ä½ï¼Œçœ‹çœ‹æ˜¯å¦ä¸º 0 (2)
  100 00000036         ; åŠ è½½ rt_thread_switch_interrupt_flag çš„åœ°å€åˆ° r0
                       
  101 00000036 4817            LDR              r0, =rt_thread_switch_interrupt
_flag
  102 00000038         ; åŠ è½½ rt_thread_switch_interrupt_flag çš„å€¼åˆ° r1
  103 00000038 6801            LDR              r1, [r0]
  104 0000003A         ; åˆ¤æ–­ r1 æ˜¯å¦ä¸º 0ï¼Œä¸º 0 åˆ™è·³è½¬åˆ° pendsv_exit
                       
  105 0000003A B191            CBZ              r1, pendsv_exit
  106 0000003C         
  107 0000003C         ; r1 ä¸ä¸º 0 åˆ™æ¸… 0 (3)
  108 0000003C F04F 0100       MOV              r1, #0x00
  109 00000040         ; å°† r1 çš„å€¼å­˜å‚¨åˆ° rt_thread_switch_interrupt_flag
                       ï¼Œå³æ¸… 0
  110 00000040 6001            STR              r1, [r0]
  111 00000042         ; åˆ¤æ–­ rt_interrupt_from_thread çš„å€¼æ˜¯å¦ä¸º 0 (4)
  112 00000042         ; åŠ è½½ rt_interrupt_from_thread çš„åœ°å€åˆ° r0
  113 00000042 4813            LDR              r0, =rt_interrupt_from_thread
  114 00000044         ; åŠ è½½ rt_interrupt_from_thread çš„å€¼åˆ° r1
  115 00000044 6801            LDR              r1, [r0]
  116 00000046         ; åˆ¤æ–­ r1 æ˜¯å¦ä¸º 0ï¼Œä¸º 0 åˆ™è·³è½¬åˆ° switch_to_t
                       hread
  117 00000046         
  118 00000046         ; ç¬¬ä¸€æ¬¡çº¿ç¨‹åˆ‡æ¢æ—¶ rt_interrupt_from_thread è‚¯å
                       ®šä¸º 0ï¼Œåˆ™è·³è½¬åˆ° switch_to_thread
  119 00000046 B129            CBZ              r1, switch_to_thread
  120 00000048         
  121 00000048         ; ========================== ä¸Šæ–‡ä¿å­˜ ==============
                       ========== (6)
  122 00000048         ; å½“è¿›å…¥ PendSVC Handler æ—¶ï¼Œä¸Šä¸€ä¸ªçº¿ç¨‹è¿è¡Œç
                       š„ç¯å¢ƒå³ï¼š
  123 00000048         ; xPSRï¼ŒPCï¼ˆçº¿ç¨‹å…¥å£åœ°å€ï¼‰ï¼ŒR14ï¼ŒR12ï¼ŒR3ï¼ŒR
                       2ï¼ŒR1ï¼ŒR0ï¼ˆçº¿ç¨‹çš„å½¢å‚ï¼‰
  124 00000048         ; è¿™äº› CPU å¯„å­˜å™¨çš„å€¼ä¼šè‡ªåŠ¨ä¿å­˜åˆ°çº¿ç¨‹çš„æ
                        ˆä¸­ï¼Œå‰©ä¸‹çš„ r4~r11 éœ€è¦æ‰‹åŠ¨ä¿å­˜
  125 00000048         ; è·å–çº¿ç¨‹æ ˆæŒ‡é’ˆåˆ° r1
  126 00000048 F3EF 8109       MRS              r1, psp
  127 0000004C         ;å°† CPU å¯„å­˜å™¨ r4~r11 çš„å€¼å­˜å‚¨åˆ° r1 æŒ‡å‘çš„åœ



ARM Macro Assembler    Page 4 


                       °å€(æ¯æ“ä½œä¸€æ¬¡åœ°å€å°†é€’å‡ä¸€æ¬¡)
  128 0000004C E921 0FF0       STMFD            r1!, {r4 - r11}
  129 00000050         ; åŠ è½½ r0 æŒ‡å‘å€¼åˆ° r0ï¼Œå³ r0=rt_interrupt_from_t
                       hread
  130 00000050 6800            LDR              r0, [r0]
  131 00000052         ; å°† r1 çš„å€¼å­˜å‚¨åˆ° r0ï¼Œå³æ›´æ–°çº¿ç¨‹æ ˆ sp
  132 00000052 6001            STR              r1, [r0]
  133 00000054         
  134 00000054         ; ========================== ä¸‹æ–‡åˆ‡æ¢ ==============
                       ============ (5)
  135 00000054         switch_to_thread
  136 00000054         ; åŠ è½½ rt_interrupt_to_thread çš„åœ°å€åˆ° r1
  137 00000054         ;rt_interrupt_to_thread æ˜¯ä¸€ä¸ªå…¨å±€å˜é‡ï¼Œé‡Œé¢å­
                       ˜çš„æ˜¯çº¿ç¨‹æ ˆæŒ‡é’ˆ SP çš„æŒ‡é’ˆ
  138 00000054 490D            LDR              r1, =rt_interrupt_to_thread
  139 00000056         ; åŠ è½½ rt_interrupt_to_thread çš„å€¼åˆ° r1ï¼Œå³ sp æŒ
                       ‡é’ˆçš„æŒ‡é’ˆ
  140 00000056 6809            LDR              r1, [r1]
  141 00000058         ; åŠ è½½ rt_interrupt_to_thread çš„å€¼åˆ° r1ï¼Œå³ sp
  142 00000058 6809            LDR              r1, [r1]
  143 0000005A         
  144 0000005A         ;å°†çº¿ç¨‹æ ˆæŒ‡é’ˆ r1(æ“ä½œä¹‹å‰å…ˆé€’å‡)æŒ‡å‘çš„å†
                       …å®¹åŠ è½½åˆ° CPU å¯„å­˜å™¨ r4~r11
  145 0000005A E8B1 0FF0       LDMFD            r1!, {r4 - r11}
  146 0000005E         ;å°†çº¿ç¨‹æ ˆæŒ‡é’ˆæ›´æ–°åˆ° PSP
  147 0000005E F381 8809       MSR              psp, r1
  148 00000062         
  149 00000062         pendsv_exit
  150 00000062         ; æ¢å¤ä¸­æ–­
  151 00000062 F382 8810       MSR              PRIMASK, r2
  152 00000066         
  153 00000066         ; ç¡®ä¿å¼‚å¸¸è¿”å›ä½¿ç”¨çš„æ ˆæŒ‡é’ˆæ˜¯ PSPï¼Œå³ LR å
                       ¯„å­˜å™¨çš„ä½ 2 è¦ä¸º 1
  154 00000066 F04E 0E04       ORR              lr, lr, #0x04
  155 0000006A         ; å¼‚å¸¸è¿”å›ï¼Œè¿™ä¸ªæ—¶å€™æ ˆä¸­çš„å‰©ä¸‹å†…å®¹å°†ä¼š
                       è‡ªåŠ¨åŠ è½½åˆ° CPU å¯„å­˜å™¨ï¼š
  156 0000006A         ; xPSRï¼ŒPCï¼ˆçº¿ç¨‹å…¥å£åœ°å€ï¼‰ï¼ŒR14ï¼ŒR12ï¼ŒR3ï¼ŒR
                       2ï¼ŒR1ï¼ŒR0ï¼ˆçº¿ç¨‹çš„å½¢å‚ï¼‰
  157 0000006A         ; åŒæ—¶ PSP çš„å€¼ä¹Ÿå°†æ›´æ–°ï¼Œå³æŒ‡å‘çº¿ç¨‹æ ˆçš„æ
                        ˆé¡¶
  158 0000006A 4770            BX               lr
  159 0000006C         
  160 0000006C         ; PendSV_Handler å­ç¨‹åºç»“æŸ
  161 0000006C                 ENDP
  162 0000006C         
  163 0000006C         ;/*
  164 0000006C         ; *-----------------------------------------------------
                       -----------------
  165 0000006C         ; * void rt_hw_context_switch(rt_uint32 from, rt_uint32 
                       to);
  166 0000006C         ; * r0 --> from
  167 0000006C         ; * r1 --> to
  168 0000006C         ; *-----------------------------------------------------
                       -----------------
  169 0000006C         ; */
  170 0000006C         rt_hw_context_switch
                               PROC
  171 0000006C                 EXPORT           rt_hw_context_switch
  172 0000006C         



ARM Macro Assembler    Page 5 


  173 0000006C         ; è®¾ç½®ä¸­æ–­æ ‡å¿—ä½ rt_thread_switch_interrupt_flag 
                       ä¸º 1 (1)
  174 0000006C         ; åŠ è½½ rt_thread_switch_interrupt_flag çš„åœ°å€åˆ° r2
                       
  175 0000006C         
  176 0000006C 4A09            LDR              r2, =rt_thread_switch_interrupt
_flag
  177 0000006E         ; åŠ è½½ rt_thread_switch_interrupt_flag çš„å€¼åˆ° r3
  178 0000006E 6813            LDR              r3, [r2]
  179 00000070         ;r3 ä¸ 1 æ¯”è¾ƒï¼Œç›¸ç­‰åˆ™æ‰§è¡Œ BEQ æŒ‡ä»¤ï¼Œå¦åˆ™ä¸
                       æ‰§è¡Œ
  180 00000070 2B01            CMP              r3, #1
  181 00000072 D004            BEQ              _reswitch
  182 00000074         ; è®¾ç½® r3 çš„å€¼ä¸º 1
  183 00000074 F04F 0301       MOV              r3, #1
  184 00000078         ; å°† r3 çš„å€¼å­˜å‚¨åˆ° rt_thread_switch_interrupt_flag
                       ï¼Œå³ç½® 1
  185 00000078 6013            STR              r3, [r2]
  186 0000007A         
  187 0000007A         ; è®¾ç½® rt_interrupt_from_thread çš„å€¼ (2)
  188 0000007A         ; åŠ è½½ rt_interrupt_from_thread çš„åœ°å€åˆ° r2
  189 0000007A 4A05            LDR              r2, =rt_interrupt_from_thread
  190 0000007C         ; å­˜å‚¨ r0 çš„å€¼åˆ° rt_interrupt_from_threadï¼Œå³ä¸Šä
                       ¸€ä¸ªçº¿ç¨‹æ ˆæŒ‡é’ˆ sp çš„æŒ‡é’ˆ
  191 0000007C 6010            STR              r0, [r2]
  192 0000007E         
  193 0000007E         _reswitch
  194 0000007E         ; è®¾ç½® rt_interrupt_to_thread çš„å€¼ (3)
  195 0000007E         ; åŠ è½½ rt_interrupt_from_thread çš„åœ°å€åˆ° r2
  196 0000007E 4A03            LDR              r2, =rt_interrupt_to_thread
  197 00000080         ; å­˜å‚¨ r1 çš„å€¼åˆ° rt_interrupt_from_threadï¼Œå³ä¸‹ä
                       ¸€ä¸ªçº¿ç¨‹æ ˆæŒ‡é’ˆ sp çš„æŒ‡é’ˆ
  198 00000080 6011            STR              r1, [r2]
  199 00000082         
  200 00000082         ; è§¦å‘ PendSV å¼‚å¸¸ï¼Œå®ç°ä¸Šä¸‹æ–‡åˆ‡æ¢ (4)
  201 00000082 4806            LDR              r0, =NVIC_INT_CTRL
  202 00000084 F04F 5180       LDR              r1, =NVIC_PENDSVSET
  203 00000088 6001            STR              r1, [r0]
  204 0000008A         ; å­ç¨‹åºè¿”å›
  205 0000008A 4770            BX               LR
  206 0000008C         ; å­ç¨‹åºç»“æŸ
  207 0000008C                 ENDP
  208 0000008C         
  209 0000008C                 ALIGN            4
  210 0000008C         
  211 0000008C                 END
              00000000 
              00000000 
              00000000 
              E000ED20 
              E000ED04 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M3 --apcs=interw
ork --depend=.\objects\context_rvds.d -o.\objects\context_rvds.o -I.\RTE\_Targe
t_1 -I"D:\Program Files (x86)\Keil5\PACK\ARM\CMSIS\5.7.0\CMSIS\Core\Include" -I
"D:\Program Files (x86)\Keil5\PACK\ARM\CMSIS\5.7.0\Device\ARM\ARMCM3\Include" -
<<<<<<< HEAD
-predefine="__MICROLIB SETA 1" --predefine="__UVISION_VERSION SETA 532" --prede
fine="_RTE_ SETA 1" --predefine="ARMCM3 SETA 1" --predefine="_RTE_ SETA 1" --li
st=.\listings\context_rvds.lst ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rv
ds.s
=======
-predefine="__UVISION_VERSION SETA 532" --predefine="_RTE_ SETA 1" --predefine=
"ARMCM3 SETA 1" --predefine="_RTE_ SETA 1" --list=.\listings\context_rvds.lst .
.\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
>>>>>>> 15defa99e7e4f7da199465be6f38fedccd8f08cc



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 25 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      None
Comment: .text unused
PendSV_Handler 00000030

Symbol: PendSV_Handler
   Definitions
      At line 92 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 93 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
Comment: PendSV_Handler used once
_reswitch 0000007E

Symbol: _reswitch
   Definitions
      At line 193 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 181 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
Comment: _reswitch used once
pendsv_exit 00000062

Symbol: pendsv_exit
   Definitions
      At line 149 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 105 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
Comment: pendsv_exit used once
rt_hw_context_switch 0000006C

Symbol: rt_hw_context_switch
   Definitions
      At line 170 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 171 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
Comment: rt_hw_context_switch used once
rt_hw_context_switch_to 00000000

Symbol: rt_hw_context_switch_to
   Definitions
      At line 37 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 40 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
Comment: rt_hw_context_switch_to used once
switch_to_thread 00000054

Symbol: switch_to_thread
   Definitions
      At line 135 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 119 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
Comment: switch_to_thread used once
7 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 16 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 72 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
      At line 201 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 19 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 73 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
      At line 202 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s

NVIC_PENDSV_PRI 00FF0000

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 18 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 66 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI2 E000ED20

Symbol: NVIC_SYSPRI2
   Definitions
      At line 17 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 65 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
Comment: NVIC_SYSPRI2 used once
SCB_VTOR E000ED08

Symbol: SCB_VTOR
   Definitions
      At line 15 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      None
Comment: SCB_VTOR unused
5 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

rt_interrupt_from_thread 00000000

Symbol: rt_interrupt_from_thread
   Definitions
      At line 5 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 50 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
      At line 113 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
      At line 189 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s

rt_interrupt_to_thread 00000000

Symbol: rt_interrupt_to_thread
   Definitions
      At line 6 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 44 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
      At line 138 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
      At line 196 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s

rt_thread_switch_interrupt_flag 00000000

Symbol: rt_thread_switch_interrupt_flag
   Definitions
      At line 4 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
   Uses
      At line 58 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
      At line 101 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s
      At line 176 in file ..\rtthread3.0.3\libcpu\arm\cortex-m3\context_rvds.s

3 symbols
<<<<<<< HEAD
351 symbols in table
=======
350 symbols in table
>>>>>>> 15defa99e7e4f7da199465be6f38fedccd8f08cc
