

================================================================
== Vivado HLS Report for 'resnet50_2'
================================================================
* Date:           Sun Jun  6 15:09:48 2021

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        resnet50_2
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+----------+--------+----------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min  |    max   |   min  |    max   |   Type  |
    +--------+----------+--------+----------+---------+
    |  109589|  32708149|  109589|  32708149|   none  |
    +--------+----------+--------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  12544|  12544|         2|          2|          1|  6272|    yes   |
        |- Loop 2  |   3136|   3136|         1|          1|          1|  3136|    yes   |
        |- Loop 3  |   6273|   6273|         3|          1|          1|  6272|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 55
* Pipeline : 3
  Pipeline-0 : II = 2, D = 2, States = { 2 3 }
  Pipeline-1 : II = 1, D = 1, States = { 7 }
  Pipeline-2 : II = 1, D = 3, States = { 50 51 52 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 4 3 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 7 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 53 51 
51 --> 52 
52 --> 50 
53 --> 54 
54 --> 55 
55 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i176* %sw0in_V), !map !194"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i176* %sw0out_V), !map !200"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i128* %ddr_V), !map !204"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %startt_V), !map !210"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %stopt_V), !map !214"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @resnet50_2_str) nounwind"   --->   Operation 61 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str23, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [resnet50_2.cpp:254]   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i176* %sw0in_V, [5 x i8]* @p_str24, i32 1, i32 1, [5 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [resnet50_2.cpp:255]   --->   Operation 63 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i176* %sw0out_V, [5 x i8]* @p_str24, i32 1, i32 1, [5 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [resnet50_2.cpp:256]   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %startt_V, [5 x i8]* @p_str24, i32 1, i32 1, [5 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [resnet50_2.cpp:257]   --->   Operation 65 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %stopt_V, [5 x i8]* @p_str24, i32 1, i32 1, [5 x i8]* @p_str25, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)" [resnet50_2.cpp:258]   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str26, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [resnet50_2.cpp:259]   --->   Operation 67 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6272 x i288]* @buf0_V, [1 x i8]* @p_str, [12 x i8]* @p_str27, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 68 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6272 x i288]* @buf1_V, [1 x i8]* @p_str, [12 x i8]* @p_str27, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 69 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6272 x i288]* @buf2_V, [1 x i8]* @p_str, [12 x i8]* @p_str27, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 70 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([3136 x i1536]* @outbuf_V, [1 x i8]* @p_str, [12 x i8]* @p_str28, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 71 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.65ns)   --->   "br label %0" [resnet50_2.cpp:276]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%l_0 = phi i13 [ 0, %._crit_edge ], [ %l, %hls_label_17 ]"   --->   Operation 73 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.00ns)   --->   "%icmp_ln276 = icmp eq i13 %l_0, -1920" [resnet50_2.cpp:276]   --->   Operation 74 'icmp' 'icmp_ln276' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6272, i64 6272, i64 6272)"   --->   Operation 75 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.82ns)   --->   "%l = add i13 %l_0, 1" [resnet50_2.cpp:276]   --->   Operation 76 'add' 'l' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln276, label %1, label %hls_label_17" [resnet50_2.cpp:276]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sw0in_V_read = call i176 @_ssdm_op_Read.axis.volatile.i176P(i176* %sw0in_V)" [resnet50_2.cpp:280]   --->   Operation 78 'read' 'sw0in_V_read' <Predicate = (!icmp_ln276)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i176 %sw0in_V_read to i8" [resnet50_2.cpp:283]   --->   Operation 79 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%p_Result_0_1 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 8, i32 15)" [resnet50_2.cpp:283]   --->   Operation 80 'partselect' 'p_Result_0_1' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_Result_0_2 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 16, i32 23)" [resnet50_2.cpp:283]   --->   Operation 81 'partselect' 'p_Result_0_2' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_0_3 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 24, i32 31)" [resnet50_2.cpp:283]   --->   Operation 82 'partselect' 'p_Result_0_3' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%p_Result_0_4 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 32, i32 39)" [resnet50_2.cpp:283]   --->   Operation 83 'partselect' 'p_Result_0_4' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%p_Result_0_5 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 40, i32 47)" [resnet50_2.cpp:283]   --->   Operation 84 'partselect' 'p_Result_0_5' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_0_6 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 48, i32 55)" [resnet50_2.cpp:283]   --->   Operation 85 'partselect' 'p_Result_0_6' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_0_7 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 56, i32 63)" [resnet50_2.cpp:283]   --->   Operation 86 'partselect' 'p_Result_0_7' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_0_8 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 64, i32 71)" [resnet50_2.cpp:283]   --->   Operation 87 'partselect' 'p_Result_0_8' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%p_Result_0_9 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 72, i32 79)" [resnet50_2.cpp:283]   --->   Operation 88 'partselect' 'p_Result_0_9' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%p_Result_0_s = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 80, i32 87)" [resnet50_2.cpp:283]   --->   Operation 89 'partselect' 'p_Result_0_s' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%p_Result_0_10 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 88, i32 95)" [resnet50_2.cpp:283]   --->   Operation 90 'partselect' 'p_Result_0_10' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%p_Result_0_11 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 96, i32 103)" [resnet50_2.cpp:283]   --->   Operation 91 'partselect' 'p_Result_0_11' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%p_Result_0_12 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 104, i32 111)" [resnet50_2.cpp:283]   --->   Operation 92 'partselect' 'p_Result_0_12' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%p_Result_0_13 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 112, i32 119)" [resnet50_2.cpp:283]   --->   Operation 93 'partselect' 'p_Result_0_13' <Predicate = (!icmp_ln276)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_0_14 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 120, i32 127)" [resnet50_2.cpp:283]   --->   Operation 94 'partselect' 'p_Result_0_14' <Predicate = (!icmp_ln276)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)" [resnet50_2.cpp:276]   --->   Operation 95 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [resnet50_2.cpp:277]   --->   Operation 96 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln284 = zext i13 %l_0 to i64" [resnet50_2.cpp:284]   --->   Operation 97 'zext' 'zext_ln284' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i8 %trunc_ln647 to i9" [resnet50_2.cpp:284]   --->   Operation 98 'zext' 'zext_ln78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%buf2_V_addr = getelementptr [6272 x i288]* @buf2_V, i64 0, i64 %zext_ln284" [resnet50_2.cpp:284]   --->   Operation 99 'getelementptr' 'buf2_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i8 %p_Result_0_1 to i9" [resnet50_2.cpp:284]   --->   Operation 100 'zext' 'zext_ln78_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i8 %p_Result_0_2 to i9" [resnet50_2.cpp:284]   --->   Operation 101 'zext' 'zext_ln78_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i8 %p_Result_0_3 to i9" [resnet50_2.cpp:284]   --->   Operation 102 'zext' 'zext_ln78_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln78_4 = zext i8 %p_Result_0_4 to i9" [resnet50_2.cpp:284]   --->   Operation 103 'zext' 'zext_ln78_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln78_5 = zext i8 %p_Result_0_5 to i9" [resnet50_2.cpp:284]   --->   Operation 104 'zext' 'zext_ln78_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln78_6 = zext i8 %p_Result_0_6 to i9" [resnet50_2.cpp:284]   --->   Operation 105 'zext' 'zext_ln78_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln78_7 = zext i8 %p_Result_0_7 to i9" [resnet50_2.cpp:284]   --->   Operation 106 'zext' 'zext_ln78_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln78_8 = zext i8 %p_Result_0_8 to i9" [resnet50_2.cpp:284]   --->   Operation 107 'zext' 'zext_ln78_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln78_9 = zext i8 %p_Result_0_9 to i9" [resnet50_2.cpp:284]   --->   Operation 108 'zext' 'zext_ln78_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln78_10 = zext i8 %p_Result_0_s to i9" [resnet50_2.cpp:284]   --->   Operation 109 'zext' 'zext_ln78_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln78_11 = zext i8 %p_Result_0_10 to i9" [resnet50_2.cpp:284]   --->   Operation 110 'zext' 'zext_ln78_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln78_12 = zext i8 %p_Result_0_11 to i9" [resnet50_2.cpp:284]   --->   Operation 111 'zext' 'zext_ln78_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln78_13 = zext i8 %p_Result_0_12 to i9" [resnet50_2.cpp:284]   --->   Operation 112 'zext' 'zext_ln78_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln78_14 = zext i8 %p_Result_0_13 to i9" [resnet50_2.cpp:284]   --->   Operation 113 'zext' 'zext_ln78_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln78_15 = zext i8 %p_Result_0_14 to i9" [resnet50_2.cpp:284]   --->   Operation 114 'zext' 'zext_ln78_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sw0in_V_read_1 = call i176 @_ssdm_op_Read.axis.volatile.i176P(i176* %sw0in_V)" [resnet50_2.cpp:280]   --->   Operation 115 'read' 'sw0in_V_read_1' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i176 %sw0in_V_read_1 to i8" [resnet50_2.cpp:283]   --->   Operation 116 'trunc' 'trunc_ln647_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln78_16 = zext i8 %trunc_ln647_1 to i9" [resnet50_2.cpp:284]   --->   Operation 117 'zext' 'zext_ln78_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_1_1 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 8, i32 15)" [resnet50_2.cpp:283]   --->   Operation 118 'partselect' 'p_Result_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln78_17 = zext i8 %p_Result_1_1 to i9" [resnet50_2.cpp:284]   --->   Operation 119 'zext' 'zext_ln78_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%p_Result_1_2 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 16, i32 23)" [resnet50_2.cpp:283]   --->   Operation 120 'partselect' 'p_Result_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln78_18 = zext i8 %p_Result_1_2 to i9" [resnet50_2.cpp:284]   --->   Operation 121 'zext' 'zext_ln78_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%p_Result_1_3 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 24, i32 31)" [resnet50_2.cpp:283]   --->   Operation 122 'partselect' 'p_Result_1_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln78_19 = zext i8 %p_Result_1_3 to i9" [resnet50_2.cpp:284]   --->   Operation 123 'zext' 'zext_ln78_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%p_Result_1_4 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 32, i32 39)" [resnet50_2.cpp:283]   --->   Operation 124 'partselect' 'p_Result_1_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln78_20 = zext i8 %p_Result_1_4 to i9" [resnet50_2.cpp:284]   --->   Operation 125 'zext' 'zext_ln78_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_1_5 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 40, i32 47)" [resnet50_2.cpp:283]   --->   Operation 126 'partselect' 'p_Result_1_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln78_21 = zext i8 %p_Result_1_5 to i9" [resnet50_2.cpp:284]   --->   Operation 127 'zext' 'zext_ln78_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%p_Result_1_6 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 48, i32 55)" [resnet50_2.cpp:283]   --->   Operation 128 'partselect' 'p_Result_1_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln78_22 = zext i8 %p_Result_1_6 to i9" [resnet50_2.cpp:284]   --->   Operation 129 'zext' 'zext_ln78_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%p_Result_1_7 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 56, i32 63)" [resnet50_2.cpp:283]   --->   Operation 130 'partselect' 'p_Result_1_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln78_23 = zext i8 %p_Result_1_7 to i9" [resnet50_2.cpp:284]   --->   Operation 131 'zext' 'zext_ln78_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_1_8 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 64, i32 71)" [resnet50_2.cpp:283]   --->   Operation 132 'partselect' 'p_Result_1_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln78_24 = zext i8 %p_Result_1_8 to i9" [resnet50_2.cpp:284]   --->   Operation 133 'zext' 'zext_ln78_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_1_9 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 72, i32 79)" [resnet50_2.cpp:283]   --->   Operation 134 'partselect' 'p_Result_1_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln78_25 = zext i8 %p_Result_1_9 to i9" [resnet50_2.cpp:284]   --->   Operation 135 'zext' 'zext_ln78_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%p_Result_1_s = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 80, i32 87)" [resnet50_2.cpp:283]   --->   Operation 136 'partselect' 'p_Result_1_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln78_26 = zext i8 %p_Result_1_s to i9" [resnet50_2.cpp:284]   --->   Operation 137 'zext' 'zext_ln78_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%p_Result_1_10 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 88, i32 95)" [resnet50_2.cpp:283]   --->   Operation 138 'partselect' 'p_Result_1_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln78_27 = zext i8 %p_Result_1_10 to i9" [resnet50_2.cpp:284]   --->   Operation 139 'zext' 'zext_ln78_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%p_Result_1_11 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 96, i32 103)" [resnet50_2.cpp:283]   --->   Operation 140 'partselect' 'p_Result_1_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln78_28 = zext i8 %p_Result_1_11 to i9" [resnet50_2.cpp:284]   --->   Operation 141 'zext' 'zext_ln78_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%p_Result_1_12 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 104, i32 111)" [resnet50_2.cpp:283]   --->   Operation 142 'partselect' 'p_Result_1_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln78_29 = zext i8 %p_Result_1_12 to i9" [resnet50_2.cpp:284]   --->   Operation 143 'zext' 'zext_ln78_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%p_Result_1_13 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 112, i32 119)" [resnet50_2.cpp:283]   --->   Operation 144 'partselect' 'p_Result_1_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln78_30 = zext i8 %p_Result_1_13 to i9" [resnet50_2.cpp:284]   --->   Operation 145 'zext' 'zext_ln78_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%p_Result_1_14 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 120, i32 127)" [resnet50_2.cpp:283]   --->   Operation 146 'partselect' 'p_Result_1_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%tmp = call i287 @_ssdm_op_BitConcatenate.i287.i8.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9(i8 %p_Result_1_14, i9 %zext_ln78_30, i9 %zext_ln78_29, i9 %zext_ln78_28, i9 %zext_ln78_27, i9 %zext_ln78_26, i9 %zext_ln78_25, i9 %zext_ln78_24, i9 %zext_ln78_23, i9 %zext_ln78_22, i9 %zext_ln78_21, i9 %zext_ln78_20, i9 %zext_ln78_19, i9 %zext_ln78_18, i9 %zext_ln78_17, i9 %zext_ln78_16, i9 %zext_ln78_15, i9 %zext_ln78_14, i9 %zext_ln78_13, i9 %zext_ln78_12, i9 %zext_ln78_11, i9 %zext_ln78_10, i9 %zext_ln78_9, i9 %zext_ln78_8, i9 %zext_ln78_7, i9 %zext_ln78_6, i9 %zext_ln78_5, i9 %zext_ln78_4, i9 %zext_ln78_3, i9 %zext_ln78_2, i9 %zext_ln78_1, i9 %zext_ln78)" [resnet50_2.cpp:284]   --->   Operation 147 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i287 %tmp to i288" [resnet50_2.cpp:284]   --->   Operation 148 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (1.23ns)   --->   "store i288 %zext_ln180, i288* %buf2_V_addr, align 8" [resnet50_2.cpp:284]   --->   Operation 149 'store' <Predicate = true> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 6272> <RAM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_s)" [resnet50_2.cpp:287]   --->   Operation 150 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "br label %0" [resnet50_2.cpp:276]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.23>
ST_4 : Operation 152 [2/2] (1.23ns)   --->   "%buf2_V_load = load i288* getelementptr inbounds ([6272 x i288]* @buf2_V, i64 0, i64 6271), align 8" [resnet50_2.cpp:289]   --->   Operation 152 'load' 'buf2_V_load' <Predicate = true> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 6272> <RAM>

State 5 <SV = 3> <Delay = 1.23>
ST_5 : Operation 153 [1/2] (1.23ns)   --->   "%buf2_V_load = load i288* getelementptr inbounds ([6272 x i288]* @buf2_V, i64 0, i64 6271), align 8" [resnet50_2.cpp:289]   --->   Operation 153 'load' 'buf2_V_load' <Predicate = true> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 6272> <RAM>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i288.i32.i32(i288 %buf2_V_load, i32 279, i32 282)" [resnet50_2.cpp:289]   --->   Operation 154 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i4 %trunc_ln to i8" [resnet50_2.cpp:289]   --->   Operation 155 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %startt_V, i8 %zext_ln321)" [resnet50_2.cpp:289]   --->   Operation 156 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 4> <Delay = 0.65>
ST_6 : Operation 157 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %startt_V, i8 %zext_ln321)" [resnet50_2.cpp:289]   --->   Operation 157 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 158 [1/1] (0.65ns)   --->   "br label %2" [resnet50_2.cpp:291]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.65>

State 7 <SV = 5> <Delay = 1.23>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%i1_0 = phi i12 [ 0, %1 ], [ %i, %hls_label_18 ]"   --->   Operation 159 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.97ns)   --->   "%icmp_ln291 = icmp eq i12 %i1_0, -960" [resnet50_2.cpp:291]   --->   Operation 160 'icmp' 'icmp_ln291' <Predicate = true> <Delay = 0.97> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 3136, i64 3136)"   --->   Operation 161 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.80ns)   --->   "%i = add i12 %i1_0, 1" [resnet50_2.cpp:291]   --->   Operation 162 'add' 'i' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "br i1 %icmp_ln291, label %3, label %hls_label_18" [resnet50_2.cpp:291]   --->   Operation 163 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_354 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str30)" [resnet50_2.cpp:291]   --->   Operation 164 'specregionbegin' 'tmp_354' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [resnet50_2.cpp:292]   --->   Operation 165 'specpipeline' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i12 %i1_0 to i64" [resnet50_2.cpp:294]   --->   Operation 166 'zext' 'zext_ln294' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%outbuf_V_addr = getelementptr [3136 x i1536]* @outbuf_V, i64 0, i64 %zext_ln294" [resnet50_2.cpp:294]   --->   Operation 167 'getelementptr' 'outbuf_V_addr' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (1.23ns)   --->   "store i1536 0, i1536* %outbuf_V_addr, align 16" [resnet50_2.cpp:294]   --->   Operation 168 'store' <Predicate = (!icmp_ln291)> <Delay = 1.23> <Core = "RAM_2P_URAM">   --->   Core 43 'RAM_2P_URAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1536> <Depth = 3136> <RAM>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str30, i32 %tmp_354)" [resnet50_2.cpp:296]   --->   Operation 169 'specregionend' 'empty_29' <Predicate = (!icmp_ln291)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "br label %2" [resnet50_2.cpp:291]   --->   Operation 170 'br' <Predicate = (!icmp_ln291)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 8.31>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%p_0114_1 = alloca i169"   --->   Operation 171 'alloca' 'p_0114_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [2/2] (8.31ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 32, i4 1, i4 1, i1 false, i25 0)"   --->   Operation 172 'call' <Predicate = true> <Delay = 8.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 7> <Delay = 0.00>
ST_9 : Operation 173 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 32, i4 1, i4 1, i1 false, i25 0)"   --->   Operation 173 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 8.31>
ST_10 : Operation 174 [2/2] (8.31ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 8, i4 3, i4 1, i1 true, i25 264192)"   --->   Operation 174 'call' <Predicate = true> <Delay = 8.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 175 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 8, i4 3, i4 1, i1 true, i25 264192)"   --->   Operation 175 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 10> <Delay = 8.31>
ST_12 : Operation 176 [2/2] (8.31ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 16, i7 8, i4 1, i4 1, i1 false, i25 856064)"   --->   Operation 176 'call' <Predicate = true> <Delay = 8.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 11> <Delay = 0.00>
ST_13 : Operation 177 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 16, i7 8, i4 1, i4 1, i1 false, i25 856064)"   --->   Operation 177 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 12> <Delay = 4.36>
ST_14 : Operation 178 [2/2] (4.36ns)   --->   "call fastcc void @add([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, i5 14, i8 32, float 0x3FF3D99FA0000000, float 0x3FE2E62C00000000)"   --->   Operation 178 'call' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 13> <Delay = 0.00>
ST_15 : Operation 179 [1/2] (0.00ns)   --->   "call fastcc void @add([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, i5 14, i8 32, float 0x3FF3D99FA0000000, float 0x3FE2E62C00000000)"   --->   Operation 179 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 14> <Delay = 8.31>
ST_16 : Operation 180 [2/2] (8.31ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 32, i4 1, i4 1, i1 false, i25 1126400)"   --->   Operation 180 'call' <Predicate = true> <Delay = 8.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 15> <Delay = 0.00>
ST_17 : Operation 181 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 32, i4 1, i4 1, i1 false, i25 1126400)"   --->   Operation 181 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 16> <Delay = 8.31>
ST_18 : Operation 182 [2/2] (8.31ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf1_V, [6272 x i288]* @buf2_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 8, i4 3, i4 1, i1 true, i25 1390592)"   --->   Operation 182 'call' <Predicate = true> <Delay = 8.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 17> <Delay = 0.00>
ST_19 : Operation 183 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf1_V, [6272 x i288]* @buf2_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 8, i4 3, i4 1, i1 true, i25 1390592)"   --->   Operation 183 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 18> <Delay = 8.31>
ST_20 : Operation 184 [2/2] (8.31ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 16, i7 8, i4 1, i4 1, i1 false, i25 1982464)"   --->   Operation 184 'call' <Predicate = true> <Delay = 8.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 19> <Delay = 0.00>
ST_21 : Operation 185 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 16, i7 8, i4 1, i4 1, i1 false, i25 1982464)"   --->   Operation 185 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 20> <Delay = 4.36>
ST_22 : Operation 186 [2/2] (4.36ns)   --->   "call fastcc void @add([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [6272 x i288]* @buf2_V, i5 14, i8 32, float 0x3FECA06A60000000, float 0x3FE7437B00000000)"   --->   Operation 186 'call' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 21> <Delay = 0.00>
ST_23 : Operation 187 [1/2] (0.00ns)   --->   "call fastcc void @add([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [6272 x i288]* @buf2_V, i5 14, i8 32, float 0x3FECA06A60000000, float 0x3FE7437B00000000)"   --->   Operation 187 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 22> <Delay = 8.31>
ST_24 : Operation 188 [2/2] (8.31ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 32, i4 1, i4 1, i1 false, i25 2252800)"   --->   Operation 188 'call' <Predicate = true> <Delay = 8.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 23> <Delay = 0.00>
ST_25 : Operation 189 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 32, i4 1, i4 1, i1 false, i25 2252800)"   --->   Operation 189 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 24> <Delay = 8.31>
ST_26 : Operation 190 [2/2] (8.31ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 8, i4 3, i4 1, i1 true, i25 2516992)"   --->   Operation 190 'call' <Predicate = true> <Delay = 8.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 25> <Delay = 0.00>
ST_27 : Operation 191 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 8, i4 3, i4 1, i1 true, i25 2516992)"   --->   Operation 191 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 26> <Delay = 8.31>
ST_28 : Operation 192 [2/2] (8.31ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 16, i7 8, i4 1, i4 1, i1 false, i25 3108864)"   --->   Operation 192 'call' <Predicate = true> <Delay = 8.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 27> <Delay = 0.00>
ST_29 : Operation 193 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 16, i7 8, i4 1, i4 1, i1 false, i25 3108864)"   --->   Operation 193 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 28> <Delay = 4.36>
ST_30 : Operation 194 [2/2] (4.36ns)   --->   "call fastcc void @add([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, i5 14, i8 32, float 0x3FEEAB0300000000, float 0x3FE5DCCA60000000)"   --->   Operation 194 'call' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 29> <Delay = 0.00>
ST_31 : Operation 195 [1/2] (0.00ns)   --->   "call fastcc void @add([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, i5 14, i8 32, float 0x3FEEAB0300000000, float 0x3FE5DCCA60000000)"   --->   Operation 195 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 30> <Delay = 8.31>
ST_32 : Operation 196 [2/2] (8.31ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 32, i4 1, i4 1, i1 false, i25 3379200)"   --->   Operation 196 'call' <Predicate = true> <Delay = 8.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 31> <Delay = 0.00>
ST_33 : Operation 197 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 32, i4 1, i4 1, i1 false, i25 3379200)"   --->   Operation 197 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 32> <Delay = 8.31>
ST_34 : Operation 198 [2/2] (8.31ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf1_V, [6272 x i288]* @buf2_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 8, i4 3, i4 1, i1 true, i25 3643392)"   --->   Operation 198 'call' <Predicate = true> <Delay = 8.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 33> <Delay = 0.00>
ST_35 : Operation 199 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf1_V, [6272 x i288]* @buf2_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 4, i7 8, i4 3, i4 1, i1 true, i25 3643392)"   --->   Operation 199 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 34> <Delay = 8.31>
ST_36 : Operation 200 [2/2] (8.31ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 16, i7 8, i4 1, i4 1, i1 false, i25 4235264)"   --->   Operation 200 'call' <Predicate = true> <Delay = 8.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 35> <Delay = 0.00>
ST_37 : Operation 201 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 16, i7 8, i4 1, i4 1, i1 false, i25 4235264)"   --->   Operation 201 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 36> <Delay = 4.36>
ST_38 : Operation 202 [2/2] (4.36ns)   --->   "call fastcc void @add([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [6272 x i288]* @buf2_V, i5 14, i8 32, float 0x3FEA9AB100000000, float 0x3FE9FF0EC0000000)"   --->   Operation 202 'call' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 37> <Delay = 0.00>
ST_39 : Operation 203 [1/2] (0.00ns)   --->   "call fastcc void @add([6272 x i288]* @buf0_V, [6272 x i288]* @buf1_V, [6272 x i288]* @buf2_V, i5 14, i8 32, float 0x3FEA9AB100000000, float 0x3FE9FF0EC0000000)"   --->   Operation 203 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 38> <Delay = 8.31>
ST_40 : Operation 204 [2/2] (8.31ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 7, i7 32, i7 32, i4 1, i4 2, i1 false, i25 4505600)"   --->   Operation 204 'call' <Predicate = true> <Delay = 8.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 39> <Delay = 0.00>
ST_41 : Operation 205 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf1_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 7, i7 32, i7 32, i4 1, i4 2, i1 false, i25 4505600)"   --->   Operation 205 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 40> <Delay = 8.31>
ST_42 : Operation 206 [2/2] (8.31ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf0_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 8, i7 32, i4 1, i4 1, i1 false, i25 6619136)"   --->   Operation 206 'call' <Predicate = true> <Delay = 8.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 41> <Delay = 0.00>
ST_43 : Operation 207 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf0_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 14, i7 8, i7 32, i4 1, i4 1, i1 false, i25 6619136)"   --->   Operation 207 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 42> <Delay = 8.31>
ST_44 : Operation 208 [2/2] (8.31ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf2_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 7, i7 8, i7 16, i4 3, i4 2, i1 true, i25 7147520)"   --->   Operation 208 'call' <Predicate = true> <Delay = 8.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 43> <Delay = 0.00>
ST_45 : Operation 209 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf0_V, [6272 x i288]* @buf2_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 7, i7 8, i7 16, i4 3, i4 2, i1 true, i25 7147520)"   --->   Operation 209 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 44> <Delay = 8.31>
ST_46 : Operation 210 [2/2] (8.31ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf0_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 7, i7 32, i7 16, i4 1, i4 1, i1 false, i25 9510912)"   --->   Operation 210 'call' <Predicate = true> <Delay = 8.31> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 45> <Delay = 0.00>
ST_47 : Operation 211 [1/2] (0.00ns)   --->   "call fastcc void @conv_layer([6272 x i288]* @buf2_V, [6272 x i288]* @buf0_V, [3136 x i1536]* @outbuf_V, i128* %ddr_V, i5 7, i7 32, i7 16, i4 1, i4 1, i1 false, i25 9510912)"   --->   Operation 211 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 46> <Delay = 4.36>
ST_48 : Operation 212 [2/2] (4.36ns)   --->   "call fastcc void @add([6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, [6272 x i288]* @buf2_V, i5 7, i8 64, float 0x3FE70EBF60000000, float 0x3FE8D9D1E0000000)"   --->   Operation 212 'call' <Predicate = true> <Delay = 4.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 47> <Delay = 0.65>
ST_49 : Operation 213 [1/2] (0.00ns)   --->   "call fastcc void @add([6272 x i288]* @buf1_V, [6272 x i288]* @buf0_V, [6272 x i288]* @buf2_V, i5 7, i8 64, float 0x3FE70EBF60000000, float 0x3FE8D9D1E0000000)"   --->   Operation 213 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 214 [1/1] (0.65ns)   --->   "br label %.preheader" [resnet50_2.cpp:324]   --->   Operation 214 'br' <Predicate = true> <Delay = 0.65>

State 50 <SV = 48> <Delay = 2.42>
ST_50 : Operation 215 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 [ 0, %3 ], [ %add_ln324, %hls_label_19 ]" [resnet50_2.cpp:324]   --->   Operation 215 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 216 [1/1] (0.00ns)   --->   "%s_0 = phi i12 [ 0, %3 ], [ %select_ln330_1, %hls_label_19 ]" [resnet50_2.cpp:330]   --->   Operation 216 'phi' 's_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 217 [1/1] (0.00ns)   --->   "%i3_0 = phi i2 [ 0, %3 ], [ %i_1, %hls_label_19 ]"   --->   Operation 217 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 218 [1/1] (1.00ns)   --->   "%icmp_ln324 = icmp eq i13 %indvar_flatten, -1920" [resnet50_2.cpp:324]   --->   Operation 218 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 219 [1/1] (0.82ns)   --->   "%add_ln324 = add i13 %indvar_flatten, 1" [resnet50_2.cpp:324]   --->   Operation 219 'add' 'add_ln324' <Predicate = true> <Delay = 0.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %icmp_ln324, label %4, label %hls_label_19" [resnet50_2.cpp:324]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 221 [1/1] (0.44ns)   --->   "%icmp_ln325 = icmp eq i2 %i3_0, -2" [resnet50_2.cpp:325]   --->   Operation 221 'icmp' 'icmp_ln325' <Predicate = (!icmp_ln324)> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 222 [1/1] (0.17ns)   --->   "%select_ln330 = select i1 %icmp_ln325, i2 0, i2 %i3_0" [resnet50_2.cpp:330]   --->   Operation 222 'select' 'select_ln330' <Predicate = (!icmp_ln324)> <Delay = 0.17> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 223 [1/1] (0.80ns)   --->   "%add_ln324_1 = add i12 %s_0, 1" [resnet50_2.cpp:324]   --->   Operation 223 'add' 'add_ln324_1' <Predicate = (!icmp_ln324)> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 224 [1/1] (0.37ns)   --->   "%select_ln330_1 = select i1 %icmp_ln325, i12 %add_ln324_1, i12 %s_0" [resnet50_2.cpp:330]   --->   Operation 224 'select' 'select_ln330_1' <Predicate = (!icmp_ln324)> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln330 = zext i12 %select_ln330_1 to i64" [resnet50_2.cpp:330]   --->   Operation 225 'zext' 'zext_ln330' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_50 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln214 = trunc i2 %select_ln330 to i1" [resnet50_2.cpp:330]   --->   Operation 226 'trunc' 'trunc_ln214' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_50 : Operation 227 [1/1] (0.00ns)   --->   "%buf2_V_addr_1 = getelementptr [6272 x i288]* @buf2_V, i64 0, i64 %zext_ln330" [resnet50_2.cpp:330]   --->   Operation 227 'getelementptr' 'buf2_V_addr_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_50 : Operation 228 [2/2] (1.23ns)   --->   "%buf2_V_load_2 = load i288* %buf2_V_addr_1, align 8" [resnet50_2.cpp:330]   --->   Operation 228 'load' 'buf2_V_load_2' <Predicate = (!icmp_ln324)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 6272> <RAM>
ST_50 : Operation 229 [1/1] (0.54ns)   --->   "%i_1 = add i2 %select_ln330, 1" [resnet50_2.cpp:325]   --->   Operation 229 'add' 'i_1' <Predicate = (!icmp_ln324)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 49> <Delay = 4.02>
ST_51 : Operation 230 [1/1] (0.00ns)   --->   "%p_0114_1_load = load i169* %p_0114_1" [resnet50_2.cpp:331]   --->   Operation 230 'load' 'p_0114_1_load' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 231 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %trunc_ln214, i4 0)" [resnet50_2.cpp:330]   --->   Operation 231 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 232 [1/2] (1.23ns)   --->   "%buf2_V_load_2 = load i288* %buf2_V_addr_1, align 8" [resnet50_2.cpp:330]   --->   Operation 232 'load' 'buf2_V_load_2' <Predicate = (!icmp_ln324)> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 6272> <RAM>
ST_51 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_358 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i2.i1.i4(i1 %trunc_ln214, i2 0, i1 %trunc_ln214, i4 0)" [resnet50_2.cpp:330]   --->   Operation 233 'bitconcatenate' 'tmp_358' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 234 [1/1] (0.00ns)   --->   "%empty_30 = or i8 %tmp_358, 8" [resnet50_2.cpp:330]   --->   Operation 234 'or' 'empty_30' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 235 [1/1] (0.84ns)   --->   "%icmp_ln214 = icmp ugt i8 %tmp_358, %empty_30" [resnet50_2.cpp:330]   --->   Operation 235 'icmp' 'icmp_ln214' <Predicate = (!icmp_ln324)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i8 %tmp_358 to i9" [resnet50_2.cpp:330]   --->   Operation 236 'zext' 'zext_ln214' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln214_1 = zext i8 %empty_30 to i9" [resnet50_2.cpp:330]   --->   Operation 237 'zext' 'zext_ln214_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214)   --->   "%tmp_517 = call i288 @llvm.part.select.i288(i288 %buf2_V_load_2, i32 287, i32 0)" [resnet50_2.cpp:330]   --->   Operation 238 'partselect' 'tmp_517' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 239 [1/1] (0.76ns)   --->   "%sub_ln214 = sub i9 %zext_ln214, %zext_ln214_1" [resnet50_2.cpp:330]   --->   Operation 239 'sub' 'sub_ln214' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 240 [1/1] (0.77ns)   --->   "%sub_ln214_1 = sub i9 -225, %zext_ln214" [resnet50_2.cpp:330]   --->   Operation 240 'sub' 'sub_ln214_1' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 241 [1/1] (0.76ns)   --->   "%sub_ln214_2 = sub i9 %zext_ln214_1, %zext_ln214" [resnet50_2.cpp:330]   --->   Operation 241 'sub' 'sub_ln214_2' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_3)   --->   "%select_ln214 = select i1 %icmp_ln214, i9 %sub_ln214, i9 %sub_ln214_2" [resnet50_2.cpp:330]   --->   Operation 242 'select' 'select_ln214' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214)   --->   "%select_ln214_1 = select i1 %icmp_ln214, i288 %tmp_517, i288 %buf2_V_load_2" [resnet50_2.cpp:330]   --->   Operation 243 'select' 'select_ln214_1' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214)   --->   "%select_ln214_2 = select i1 %icmp_ln214, i9 %sub_ln214_1, i9 %zext_ln214" [resnet50_2.cpp:330]   --->   Operation 244 'select' 'select_ln214_2' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 245 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_3 = sub i9 -225, %select_ln214" [resnet50_2.cpp:330]   --->   Operation 245 'sub' 'sub_ln214_3' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214)   --->   "%zext_ln214_2 = zext i9 %select_ln214_2 to i288" [resnet50_2.cpp:330]   --->   Operation 246 'zext' 'zext_ln214_2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node and_ln214)   --->   "%zext_ln214_3 = zext i9 %sub_ln214_3 to i288" [resnet50_2.cpp:330]   --->   Operation 247 'zext' 'zext_ln214_3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 248 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214 = lshr i288 %select_ln214_1, %zext_ln214_2" [resnet50_2.cpp:330]   --->   Operation 248 'lshr' 'lshr_ln214' <Predicate = (!icmp_ln324)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln214)   --->   "%lshr_ln214_1 = lshr i288 -1, %zext_ln214_3" [resnet50_2.cpp:330]   --->   Operation 249 'lshr' 'lshr_ln214_1' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 250 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214 = and i288 %lshr_ln214, %lshr_ln214_1" [resnet50_2.cpp:330]   --->   Operation 250 'and' 'and_ln214' <Predicate = (!icmp_ln324)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln214_1 = trunc i288 %and_ln214 to i8" [resnet50_2.cpp:330]   --->   Operation 251 'trunc' 'trunc_ln214_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 252 [1/1] (0.00ns)   --->   "%or_ln214 = or i5 %shl_ln, 1" [resnet50_2.cpp:330]   --->   Operation 252 'or' 'or_ln214' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 253 [1/1] (0.00ns)   --->   "%empty_31 = or i5 %shl_ln, 9" [resnet50_2.cpp:330]   --->   Operation 253 'or' 'empty_31' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_359 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214, i32 2, i32 4)" [resnet50_2.cpp:330]   --->   Operation 254 'partselect' 'tmp_359' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_360 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_359, i5 %empty_31)" [resnet50_2.cpp:330]   --->   Operation 255 'bitconcatenate' 'tmp_360' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 256 [1/1] (0.00ns)   --->   "%p_cast227 = zext i8 %tmp_360 to i10" [resnet50_2.cpp:330]   --->   Operation 256 'zext' 'p_cast227' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 257 [1/1] (0.00ns)   --->   "%p_cast226 = zext i8 %tmp_360 to i9" [resnet50_2.cpp:330]   --->   Operation 257 'zext' 'p_cast226' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 258 [1/1] (0.76ns)   --->   "%empty_32 = add i9 %p_cast226, 8" [resnet50_2.cpp:330]   --->   Operation 258 'add' 'empty_32' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 259 [1/1] (0.00ns)   --->   "%p_cast225 = zext i9 %empty_32 to i10" [resnet50_2.cpp:330]   --->   Operation 259 'zext' 'p_cast225' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 260 [1/1] (0.88ns)   --->   "%icmp_ln214_1 = icmp ugt i10 %p_cast227, %p_cast225" [resnet50_2.cpp:330]   --->   Operation 260 'icmp' 'icmp_ln214_1' <Predicate = (!icmp_ln324)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln214_4 = zext i8 %tmp_360 to i9" [resnet50_2.cpp:330]   --->   Operation 261 'zext' 'zext_ln214_4' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_2)   --->   "%tmp_518 = call i288 @llvm.part.select.i288(i288 %buf2_V_load_2, i32 287, i32 0)" [resnet50_2.cpp:330]   --->   Operation 262 'partselect' 'tmp_518' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 263 [1/1] (0.77ns)   --->   "%sub_ln214_4 = sub i9 %zext_ln214_4, %empty_32" [resnet50_2.cpp:330]   --->   Operation 263 'sub' 'sub_ln214_4' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 264 [1/1] (0.77ns)   --->   "%sub_ln214_5 = sub i9 -225, %zext_ln214_4" [resnet50_2.cpp:330]   --->   Operation 264 'sub' 'sub_ln214_5' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 265 [1/1] (0.77ns)   --->   "%sub_ln214_6 = sub i9 %empty_32, %zext_ln214_4" [resnet50_2.cpp:330]   --->   Operation 265 'sub' 'sub_ln214_6' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_7)   --->   "%select_ln214_3 = select i1 %icmp_ln214_1, i9 %sub_ln214_4, i9 %sub_ln214_6" [resnet50_2.cpp:330]   --->   Operation 266 'select' 'select_ln214_3' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_2)   --->   "%select_ln214_4 = select i1 %icmp_ln214_1, i288 %tmp_518, i288 %buf2_V_load_2" [resnet50_2.cpp:330]   --->   Operation 267 'select' 'select_ln214_4' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_2)   --->   "%select_ln214_5 = select i1 %icmp_ln214_1, i9 %sub_ln214_5, i9 %zext_ln214_4" [resnet50_2.cpp:330]   --->   Operation 268 'select' 'select_ln214_5' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 269 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_7 = sub i9 -225, %select_ln214_3" [resnet50_2.cpp:330]   --->   Operation 269 'sub' 'sub_ln214_7' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_2)   --->   "%zext_ln214_5 = zext i9 %select_ln214_5 to i288" [resnet50_2.cpp:330]   --->   Operation 270 'zext' 'zext_ln214_5' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_1)   --->   "%zext_ln214_6 = zext i9 %sub_ln214_7 to i288" [resnet50_2.cpp:330]   --->   Operation 271 'zext' 'zext_ln214_6' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 272 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_2 = lshr i288 %select_ln214_4, %zext_ln214_5" [resnet50_2.cpp:330]   --->   Operation 272 'lshr' 'lshr_ln214_2' <Predicate = (!icmp_ln324)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_1)   --->   "%lshr_ln214_3 = lshr i288 -1, %zext_ln214_6" [resnet50_2.cpp:330]   --->   Operation 273 'lshr' 'lshr_ln214_3' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 274 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_1 = and i288 %lshr_ln214_2, %lshr_ln214_3" [resnet50_2.cpp:330]   --->   Operation 274 'and' 'and_ln214_1' <Predicate = (!icmp_ln324)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 275 [1/1] (0.00ns)   --->   "%trunc_ln214_2 = trunc i288 %and_ln214_1 to i8" [resnet50_2.cpp:330]   --->   Operation 275 'trunc' 'trunc_ln214_2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 276 [1/1] (0.00ns)   --->   "%or_ln214_1 = or i5 %shl_ln, 2" [resnet50_2.cpp:330]   --->   Operation 276 'or' 'or_ln214_1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln214_2_cast224 = zext i5 %or_ln214_1 to i9" [resnet50_2.cpp:330]   --->   Operation 277 'zext' 'zext_ln214_2_cast224' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 278 [1/1] (0.00ns)   --->   "%p_shl1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_1, i3 0)" [resnet50_2.cpp:330]   --->   Operation 278 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 279 [1/1] (0.00ns)   --->   "%p_shl181_cast = zext i8 %p_shl1 to i9" [resnet50_2.cpp:330]   --->   Operation 279 'zext' 'p_shl181_cast' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 280 [1/1] (0.76ns)   --->   "%empty_33 = add i9 %zext_ln214_2_cast224, %p_shl181_cast" [resnet50_2.cpp:330]   --->   Operation 280 'add' 'empty_33' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 281 [1/1] (0.00ns)   --->   "%empty_34 = or i9 %empty_33, 8" [resnet50_2.cpp:330]   --->   Operation 281 'or' 'empty_34' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 282 [1/1] (0.88ns)   --->   "%icmp_ln214_2 = icmp ugt i9 %empty_33, %empty_34" [resnet50_2.cpp:330]   --->   Operation 282 'icmp' 'icmp_ln214_2' <Predicate = (!icmp_ln324)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_4)   --->   "%tmp_519 = call i288 @llvm.part.select.i288(i288 %buf2_V_load_2, i32 287, i32 0)" [resnet50_2.cpp:330]   --->   Operation 283 'partselect' 'tmp_519' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 284 [1/1] (0.77ns)   --->   "%sub_ln214_8 = sub i9 %empty_33, %empty_34" [resnet50_2.cpp:330]   --->   Operation 284 'sub' 'sub_ln214_8' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 285 [1/1] (0.77ns)   --->   "%sub_ln214_9 = sub i9 -225, %empty_33" [resnet50_2.cpp:330]   --->   Operation 285 'sub' 'sub_ln214_9' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 286 [1/1] (0.77ns)   --->   "%sub_ln214_10 = sub i9 %empty_34, %empty_33" [resnet50_2.cpp:330]   --->   Operation 286 'sub' 'sub_ln214_10' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_11)   --->   "%select_ln214_6 = select i1 %icmp_ln214_2, i9 %sub_ln214_8, i9 %sub_ln214_10" [resnet50_2.cpp:330]   --->   Operation 287 'select' 'select_ln214_6' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_4)   --->   "%select_ln214_7 = select i1 %icmp_ln214_2, i288 %tmp_519, i288 %buf2_V_load_2" [resnet50_2.cpp:330]   --->   Operation 288 'select' 'select_ln214_7' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_4)   --->   "%select_ln214_8 = select i1 %icmp_ln214_2, i9 %sub_ln214_9, i9 %empty_33" [resnet50_2.cpp:330]   --->   Operation 289 'select' 'select_ln214_8' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 290 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_11 = sub i9 -225, %select_ln214_6" [resnet50_2.cpp:330]   --->   Operation 290 'sub' 'sub_ln214_11' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_4)   --->   "%zext_ln214_7 = zext i9 %select_ln214_8 to i288" [resnet50_2.cpp:330]   --->   Operation 291 'zext' 'zext_ln214_7' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_2)   --->   "%zext_ln214_8 = zext i9 %sub_ln214_11 to i288" [resnet50_2.cpp:330]   --->   Operation 292 'zext' 'zext_ln214_8' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 293 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_4 = lshr i288 %select_ln214_7, %zext_ln214_7" [resnet50_2.cpp:330]   --->   Operation 293 'lshr' 'lshr_ln214_4' <Predicate = (!icmp_ln324)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_2)   --->   "%lshr_ln214_5 = lshr i288 -1, %zext_ln214_8" [resnet50_2.cpp:330]   --->   Operation 294 'lshr' 'lshr_ln214_5' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 295 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_2 = and i288 %lshr_ln214_4, %lshr_ln214_5" [resnet50_2.cpp:330]   --->   Operation 295 'and' 'and_ln214_2' <Predicate = (!icmp_ln324)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln214_3 = trunc i288 %and_ln214_2 to i8" [resnet50_2.cpp:330]   --->   Operation 296 'trunc' 'trunc_ln214_3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 297 [1/1] (0.00ns)   --->   "%or_ln214_2 = or i5 %shl_ln, 3" [resnet50_2.cpp:330]   --->   Operation 297 'or' 'or_ln214_2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln214_3_cast221 = zext i5 %or_ln214_2 to i9" [resnet50_2.cpp:330]   --->   Operation 298 'zext' 'zext_ln214_3_cast221' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 299 [1/1] (0.00ns)   --->   "%p_shl2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_2, i3 0)" [resnet50_2.cpp:330]   --->   Operation 299 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 300 [1/1] (0.00ns)   --->   "%p_shl180_cast = zext i8 %p_shl2 to i9" [resnet50_2.cpp:330]   --->   Operation 300 'zext' 'p_shl180_cast' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 301 [1/1] (0.76ns)   --->   "%empty_35 = add i9 %zext_ln214_3_cast221, %p_shl180_cast" [resnet50_2.cpp:330]   --->   Operation 301 'add' 'empty_35' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln214_9 = zext i9 %empty_35 to i288" [resnet50_2.cpp:330]   --->   Operation 302 'zext' 'zext_ln214_9' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 303 [1/1] (1.57ns)   --->   "%lshr_ln214_6 = lshr i288 %buf2_V_load_2, %zext_ln214_9" [resnet50_2.cpp:330]   --->   Operation 303 'lshr' 'lshr_ln214_6' <Predicate = (!icmp_ln324)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 304 [1/1] (0.00ns)   --->   "%trunc_ln214_4 = trunc i288 %lshr_ln214_6 to i8" [resnet50_2.cpp:330]   --->   Operation 304 'trunc' 'trunc_ln214_4' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 305 [1/1] (0.00ns)   --->   "%or_ln214_3 = or i5 %shl_ln, 4" [resnet50_2.cpp:330]   --->   Operation 305 'or' 'or_ln214_3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_361 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_3, i32 2, i32 4)" [resnet50_2.cpp:330]   --->   Operation 306 'partselect' 'tmp_361' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_362 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_361, i5 %or_ln214_3)" [resnet50_2.cpp:330]   --->   Operation 307 'bitconcatenate' 'tmp_362' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 308 [1/1] (0.00ns)   --->   "%empty_36 = or i8 %tmp_362, 8" [resnet50_2.cpp:330]   --->   Operation 308 'or' 'empty_36' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 309 [1/1] (0.84ns)   --->   "%icmp_ln214_3 = icmp ugt i8 %tmp_362, %empty_36" [resnet50_2.cpp:330]   --->   Operation 309 'icmp' 'icmp_ln214_3' <Predicate = (!icmp_ln324)> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln214_10 = zext i8 %tmp_362 to i9" [resnet50_2.cpp:330]   --->   Operation 310 'zext' 'zext_ln214_10' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln214_11 = zext i8 %empty_36 to i9" [resnet50_2.cpp:330]   --->   Operation 311 'zext' 'zext_ln214_11' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_7)   --->   "%tmp_520 = call i288 @llvm.part.select.i288(i288 %buf2_V_load_2, i32 287, i32 0)" [resnet50_2.cpp:330]   --->   Operation 312 'partselect' 'tmp_520' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 313 [1/1] (0.76ns)   --->   "%sub_ln214_12 = sub i9 %zext_ln214_10, %zext_ln214_11" [resnet50_2.cpp:330]   --->   Operation 313 'sub' 'sub_ln214_12' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 314 [1/1] (0.77ns)   --->   "%sub_ln214_13 = sub i9 -225, %zext_ln214_10" [resnet50_2.cpp:330]   --->   Operation 314 'sub' 'sub_ln214_13' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 315 [1/1] (0.76ns)   --->   "%sub_ln214_14 = sub i9 %zext_ln214_11, %zext_ln214_10" [resnet50_2.cpp:330]   --->   Operation 315 'sub' 'sub_ln214_14' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_15)   --->   "%select_ln214_9 = select i1 %icmp_ln214_3, i9 %sub_ln214_12, i9 %sub_ln214_14" [resnet50_2.cpp:330]   --->   Operation 316 'select' 'select_ln214_9' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_7)   --->   "%select_ln214_10 = select i1 %icmp_ln214_3, i288 %tmp_520, i288 %buf2_V_load_2" [resnet50_2.cpp:330]   --->   Operation 317 'select' 'select_ln214_10' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_7)   --->   "%select_ln214_11 = select i1 %icmp_ln214_3, i9 %sub_ln214_13, i9 %zext_ln214_10" [resnet50_2.cpp:330]   --->   Operation 318 'select' 'select_ln214_11' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 319 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_15 = sub i9 -225, %select_ln214_9" [resnet50_2.cpp:330]   --->   Operation 319 'sub' 'sub_ln214_15' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_7)   --->   "%zext_ln214_12 = zext i9 %select_ln214_11 to i288" [resnet50_2.cpp:330]   --->   Operation 320 'zext' 'zext_ln214_12' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_3)   --->   "%zext_ln214_13 = zext i9 %sub_ln214_15 to i288" [resnet50_2.cpp:330]   --->   Operation 321 'zext' 'zext_ln214_13' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 322 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_7 = lshr i288 %select_ln214_10, %zext_ln214_12" [resnet50_2.cpp:330]   --->   Operation 322 'lshr' 'lshr_ln214_7' <Predicate = (!icmp_ln324)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_3)   --->   "%lshr_ln214_8 = lshr i288 -1, %zext_ln214_13" [resnet50_2.cpp:330]   --->   Operation 323 'lshr' 'lshr_ln214_8' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 324 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_3 = and i288 %lshr_ln214_7, %lshr_ln214_8" [resnet50_2.cpp:330]   --->   Operation 324 'and' 'and_ln214_3' <Predicate = (!icmp_ln324)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 325 [1/1] (0.00ns)   --->   "%trunc_ln214_5 = trunc i288 %and_ln214_3 to i8" [resnet50_2.cpp:330]   --->   Operation 325 'trunc' 'trunc_ln214_5' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 326 [1/1] (0.00ns)   --->   "%or_ln214_4 = or i5 %shl_ln, 5" [resnet50_2.cpp:330]   --->   Operation 326 'or' 'or_ln214_4' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 327 [1/1] (0.00ns)   --->   "%empty_37 = or i5 %shl_ln, 13" [resnet50_2.cpp:330]   --->   Operation 327 'or' 'empty_37' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_363 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_4, i32 2, i32 4)" [resnet50_2.cpp:330]   --->   Operation 328 'partselect' 'tmp_363' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_364 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_363, i5 %empty_37)" [resnet50_2.cpp:330]   --->   Operation 329 'bitconcatenate' 'tmp_364' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 330 [1/1] (0.00ns)   --->   "%empty_38 = zext i8 %tmp_364 to i9" [resnet50_2.cpp:330]   --->   Operation 330 'zext' 'empty_38' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 331 [1/1] (0.00ns)   --->   "%p_cast214 = zext i8 %tmp_364 to i10" [resnet50_2.cpp:330]   --->   Operation 331 'zext' 'p_cast214' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 332 [1/1] (0.76ns)   --->   "%empty_39 = add i9 %empty_38, 8" [resnet50_2.cpp:330]   --->   Operation 332 'add' 'empty_39' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 333 [1/1] (0.00ns)   --->   "%p_cast213 = zext i9 %empty_39 to i10" [resnet50_2.cpp:330]   --->   Operation 333 'zext' 'p_cast213' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 334 [1/1] (0.88ns)   --->   "%icmp_ln214_4 = icmp ugt i10 %p_cast214, %p_cast213" [resnet50_2.cpp:330]   --->   Operation 334 'icmp' 'icmp_ln214_4' <Predicate = (!icmp_ln324)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln214_14 = zext i8 %tmp_364 to i9" [resnet50_2.cpp:330]   --->   Operation 335 'zext' 'zext_ln214_14' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_9)   --->   "%tmp_521 = call i288 @llvm.part.select.i288(i288 %buf2_V_load_2, i32 287, i32 0)" [resnet50_2.cpp:330]   --->   Operation 336 'partselect' 'tmp_521' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 337 [1/1] (0.77ns)   --->   "%sub_ln214_16 = sub i9 %zext_ln214_14, %empty_39" [resnet50_2.cpp:330]   --->   Operation 337 'sub' 'sub_ln214_16' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 338 [1/1] (0.77ns)   --->   "%sub_ln214_17 = sub i9 -225, %zext_ln214_14" [resnet50_2.cpp:330]   --->   Operation 338 'sub' 'sub_ln214_17' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 339 [1/1] (0.77ns)   --->   "%sub_ln214_18 = sub i9 %empty_39, %zext_ln214_14" [resnet50_2.cpp:330]   --->   Operation 339 'sub' 'sub_ln214_18' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_19)   --->   "%select_ln214_12 = select i1 %icmp_ln214_4, i9 %sub_ln214_16, i9 %sub_ln214_18" [resnet50_2.cpp:330]   --->   Operation 340 'select' 'select_ln214_12' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_9)   --->   "%select_ln214_13 = select i1 %icmp_ln214_4, i288 %tmp_521, i288 %buf2_V_load_2" [resnet50_2.cpp:330]   --->   Operation 341 'select' 'select_ln214_13' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_9)   --->   "%select_ln214_14 = select i1 %icmp_ln214_4, i9 %sub_ln214_17, i9 %zext_ln214_14" [resnet50_2.cpp:330]   --->   Operation 342 'select' 'select_ln214_14' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 343 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_19 = sub i9 -225, %select_ln214_12" [resnet50_2.cpp:330]   --->   Operation 343 'sub' 'sub_ln214_19' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_9)   --->   "%zext_ln214_15 = zext i9 %select_ln214_14 to i288" [resnet50_2.cpp:330]   --->   Operation 344 'zext' 'zext_ln214_15' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_4)   --->   "%zext_ln214_16 = zext i9 %sub_ln214_19 to i288" [resnet50_2.cpp:330]   --->   Operation 345 'zext' 'zext_ln214_16' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 346 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_9 = lshr i288 %select_ln214_13, %zext_ln214_15" [resnet50_2.cpp:330]   --->   Operation 346 'lshr' 'lshr_ln214_9' <Predicate = (!icmp_ln324)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_4)   --->   "%lshr_ln214_10 = lshr i288 -1, %zext_ln214_16" [resnet50_2.cpp:330]   --->   Operation 347 'lshr' 'lshr_ln214_10' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 348 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_4 = and i288 %lshr_ln214_9, %lshr_ln214_10" [resnet50_2.cpp:330]   --->   Operation 348 'and' 'and_ln214_4' <Predicate = (!icmp_ln324)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln214_6 = trunc i288 %and_ln214_4 to i8" [resnet50_2.cpp:330]   --->   Operation 349 'trunc' 'trunc_ln214_6' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 350 [1/1] (0.00ns)   --->   "%or_ln214_5 = or i5 %shl_ln, 6" [resnet50_2.cpp:330]   --->   Operation 350 'or' 'or_ln214_5' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln214_6_cast212 = zext i5 %or_ln214_5 to i9" [resnet50_2.cpp:330]   --->   Operation 351 'zext' 'zext_ln214_6_cast212' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 352 [1/1] (0.00ns)   --->   "%p_shl3 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_5, i3 0)" [resnet50_2.cpp:330]   --->   Operation 352 'bitconcatenate' 'p_shl3' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 353 [1/1] (0.00ns)   --->   "%p_shl177_cast = zext i8 %p_shl3 to i9" [resnet50_2.cpp:330]   --->   Operation 353 'zext' 'p_shl177_cast' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 354 [1/1] (0.76ns)   --->   "%empty_40 = add i9 %zext_ln214_6_cast212, %p_shl177_cast" [resnet50_2.cpp:330]   --->   Operation 354 'add' 'empty_40' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 355 [1/1] (0.00ns)   --->   "%empty_41 = or i9 %empty_40, 8" [resnet50_2.cpp:330]   --->   Operation 355 'or' 'empty_41' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 356 [1/1] (0.88ns)   --->   "%icmp_ln214_5 = icmp ugt i9 %empty_40, %empty_41" [resnet50_2.cpp:330]   --->   Operation 356 'icmp' 'icmp_ln214_5' <Predicate = (!icmp_ln324)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_11)   --->   "%tmp_522 = call i288 @llvm.part.select.i288(i288 %buf2_V_load_2, i32 287, i32 0)" [resnet50_2.cpp:330]   --->   Operation 357 'partselect' 'tmp_522' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 358 [1/1] (0.77ns)   --->   "%sub_ln214_20 = sub i9 %empty_40, %empty_41" [resnet50_2.cpp:330]   --->   Operation 358 'sub' 'sub_ln214_20' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 359 [1/1] (0.77ns)   --->   "%sub_ln214_21 = sub i9 -225, %empty_40" [resnet50_2.cpp:330]   --->   Operation 359 'sub' 'sub_ln214_21' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 360 [1/1] (0.77ns)   --->   "%sub_ln214_22 = sub i9 %empty_41, %empty_40" [resnet50_2.cpp:330]   --->   Operation 360 'sub' 'sub_ln214_22' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_23)   --->   "%select_ln214_15 = select i1 %icmp_ln214_5, i9 %sub_ln214_20, i9 %sub_ln214_22" [resnet50_2.cpp:330]   --->   Operation 361 'select' 'select_ln214_15' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_11)   --->   "%select_ln214_16 = select i1 %icmp_ln214_5, i288 %tmp_522, i288 %buf2_V_load_2" [resnet50_2.cpp:330]   --->   Operation 362 'select' 'select_ln214_16' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_11)   --->   "%select_ln214_17 = select i1 %icmp_ln214_5, i9 %sub_ln214_21, i9 %empty_40" [resnet50_2.cpp:330]   --->   Operation 363 'select' 'select_ln214_17' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 364 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_23 = sub i9 -225, %select_ln214_15" [resnet50_2.cpp:330]   --->   Operation 364 'sub' 'sub_ln214_23' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_11)   --->   "%zext_ln214_17 = zext i9 %select_ln214_17 to i288" [resnet50_2.cpp:330]   --->   Operation 365 'zext' 'zext_ln214_17' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_5)   --->   "%zext_ln214_18 = zext i9 %sub_ln214_23 to i288" [resnet50_2.cpp:330]   --->   Operation 366 'zext' 'zext_ln214_18' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 367 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_11 = lshr i288 %select_ln214_16, %zext_ln214_17" [resnet50_2.cpp:330]   --->   Operation 367 'lshr' 'lshr_ln214_11' <Predicate = (!icmp_ln324)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_5)   --->   "%lshr_ln214_12 = lshr i288 -1, %zext_ln214_18" [resnet50_2.cpp:330]   --->   Operation 368 'lshr' 'lshr_ln214_12' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 369 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_5 = and i288 %lshr_ln214_11, %lshr_ln214_12" [resnet50_2.cpp:330]   --->   Operation 369 'and' 'and_ln214_5' <Predicate = (!icmp_ln324)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln214_7 = trunc i288 %and_ln214_5 to i8" [resnet50_2.cpp:330]   --->   Operation 370 'trunc' 'trunc_ln214_7' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 371 [1/1] (0.00ns)   --->   "%or_ln214_6 = or i5 %shl_ln, 7" [resnet50_2.cpp:330]   --->   Operation 371 'or' 'or_ln214_6' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln214_7_cast209 = zext i5 %or_ln214_6 to i9" [resnet50_2.cpp:330]   --->   Operation 372 'zext' 'zext_ln214_7_cast209' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 373 [1/1] (0.00ns)   --->   "%p_shl4 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_6, i3 0)" [resnet50_2.cpp:330]   --->   Operation 373 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 374 [1/1] (0.00ns)   --->   "%p_shl176_cast = zext i8 %p_shl4 to i9" [resnet50_2.cpp:330]   --->   Operation 374 'zext' 'p_shl176_cast' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 375 [1/1] (0.76ns)   --->   "%empty_42 = add i9 %zext_ln214_7_cast209, %p_shl176_cast" [resnet50_2.cpp:330]   --->   Operation 375 'add' 'empty_42' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 376 [1/1] (0.00ns)   --->   "%zext_ln214_19 = zext i9 %empty_42 to i288" [resnet50_2.cpp:330]   --->   Operation 376 'zext' 'zext_ln214_19' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 377 [1/1] (1.57ns)   --->   "%lshr_ln214_13 = lshr i288 %buf2_V_load_2, %zext_ln214_19" [resnet50_2.cpp:330]   --->   Operation 377 'lshr' 'lshr_ln214_13' <Predicate = (!icmp_ln324)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln214_8 = trunc i288 %lshr_ln214_13 to i8" [resnet50_2.cpp:330]   --->   Operation 378 'trunc' 'trunc_ln214_8' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 379 [1/1] (0.00ns)   --->   "%or_ln214_7 = or i5 %shl_ln, 8" [resnet50_2.cpp:330]   --->   Operation 379 'or' 'or_ln214_7' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_365 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_7, i32 2, i32 4)" [resnet50_2.cpp:330]   --->   Operation 380 'partselect' 'tmp_365' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_366 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_365, i5 %or_ln214_7)" [resnet50_2.cpp:330]   --->   Operation 381 'bitconcatenate' 'tmp_366' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 382 [1/1] (0.00ns)   --->   "%empty_43 = zext i8 %tmp_366 to i9" [resnet50_2.cpp:330]   --->   Operation 382 'zext' 'empty_43' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 383 [1/1] (0.00ns)   --->   "%p_cast205 = zext i8 %tmp_366 to i10" [resnet50_2.cpp:330]   --->   Operation 383 'zext' 'p_cast205' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 384 [1/1] (0.76ns)   --->   "%empty_44 = add i9 %empty_43, 8" [resnet50_2.cpp:330]   --->   Operation 384 'add' 'empty_44' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 385 [1/1] (0.00ns)   --->   "%p_cast204 = zext i9 %empty_44 to i10" [resnet50_2.cpp:330]   --->   Operation 385 'zext' 'p_cast204' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 386 [1/1] (0.88ns)   --->   "%icmp_ln214_6 = icmp ugt i10 %p_cast205, %p_cast204" [resnet50_2.cpp:330]   --->   Operation 386 'icmp' 'icmp_ln214_6' <Predicate = (!icmp_ln324)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 387 [1/1] (0.00ns)   --->   "%zext_ln214_20 = zext i8 %tmp_366 to i9" [resnet50_2.cpp:330]   --->   Operation 387 'zext' 'zext_ln214_20' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_14)   --->   "%tmp_523 = call i288 @llvm.part.select.i288(i288 %buf2_V_load_2, i32 287, i32 0)" [resnet50_2.cpp:330]   --->   Operation 388 'partselect' 'tmp_523' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 389 [1/1] (0.77ns)   --->   "%sub_ln214_24 = sub i9 %zext_ln214_20, %empty_44" [resnet50_2.cpp:330]   --->   Operation 389 'sub' 'sub_ln214_24' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 390 [1/1] (0.77ns)   --->   "%sub_ln214_25 = sub i9 -225, %zext_ln214_20" [resnet50_2.cpp:330]   --->   Operation 390 'sub' 'sub_ln214_25' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 391 [1/1] (0.77ns)   --->   "%sub_ln214_26 = sub i9 %empty_44, %zext_ln214_20" [resnet50_2.cpp:330]   --->   Operation 391 'sub' 'sub_ln214_26' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_27)   --->   "%select_ln214_18 = select i1 %icmp_ln214_6, i9 %sub_ln214_24, i9 %sub_ln214_26" [resnet50_2.cpp:330]   --->   Operation 392 'select' 'select_ln214_18' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_14)   --->   "%select_ln214_19 = select i1 %icmp_ln214_6, i288 %tmp_523, i288 %buf2_V_load_2" [resnet50_2.cpp:330]   --->   Operation 393 'select' 'select_ln214_19' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_14)   --->   "%select_ln214_20 = select i1 %icmp_ln214_6, i9 %sub_ln214_25, i9 %zext_ln214_20" [resnet50_2.cpp:330]   --->   Operation 394 'select' 'select_ln214_20' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 395 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_27 = sub i9 -225, %select_ln214_18" [resnet50_2.cpp:330]   --->   Operation 395 'sub' 'sub_ln214_27' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_14)   --->   "%zext_ln214_21 = zext i9 %select_ln214_20 to i288" [resnet50_2.cpp:330]   --->   Operation 396 'zext' 'zext_ln214_21' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_6)   --->   "%zext_ln214_22 = zext i9 %sub_ln214_27 to i288" [resnet50_2.cpp:330]   --->   Operation 397 'zext' 'zext_ln214_22' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 398 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_14 = lshr i288 %select_ln214_19, %zext_ln214_21" [resnet50_2.cpp:330]   --->   Operation 398 'lshr' 'lshr_ln214_14' <Predicate = (!icmp_ln324)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_6)   --->   "%lshr_ln214_15 = lshr i288 -1, %zext_ln214_22" [resnet50_2.cpp:330]   --->   Operation 399 'lshr' 'lshr_ln214_15' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 400 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_6 = and i288 %lshr_ln214_14, %lshr_ln214_15" [resnet50_2.cpp:330]   --->   Operation 400 'and' 'and_ln214_6' <Predicate = (!icmp_ln324)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 401 [1/1] (0.00ns)   --->   "%trunc_ln214_9 = trunc i288 %and_ln214_6 to i8" [resnet50_2.cpp:330]   --->   Operation 401 'trunc' 'trunc_ln214_9' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln214_9_cast203 = zext i5 %empty_31 to i9" [resnet50_2.cpp:330]   --->   Operation 402 'zext' 'zext_ln214_9_cast203' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 403 [1/1] (0.00ns)   --->   "%p_shl5 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %empty_31, i3 0)" [resnet50_2.cpp:330]   --->   Operation 403 'bitconcatenate' 'p_shl5' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 404 [1/1] (0.00ns)   --->   "%p_shl174_cast = zext i8 %p_shl5 to i9" [resnet50_2.cpp:330]   --->   Operation 404 'zext' 'p_shl174_cast' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 405 [1/1] (0.76ns)   --->   "%empty_45 = add i9 %zext_ln214_9_cast203, %p_shl174_cast" [resnet50_2.cpp:330]   --->   Operation 405 'add' 'empty_45' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln214_23 = zext i9 %empty_45 to i288" [resnet50_2.cpp:330]   --->   Operation 406 'zext' 'zext_ln214_23' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 407 [1/1] (1.57ns)   --->   "%lshr_ln214_16 = lshr i288 %buf2_V_load_2, %zext_ln214_23" [resnet50_2.cpp:330]   --->   Operation 407 'lshr' 'lshr_ln214_16' <Predicate = (!icmp_ln324)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln214_10 = trunc i288 %lshr_ln214_16 to i8" [resnet50_2.cpp:330]   --->   Operation 408 'trunc' 'trunc_ln214_10' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 409 [1/1] (0.00ns)   --->   "%or_ln214_8 = or i5 %shl_ln, 10" [resnet50_2.cpp:330]   --->   Operation 409 'or' 'or_ln214_8' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 410 [1/1] (0.00ns)   --->   "%zext_ln214_10_cast20 = zext i5 %or_ln214_8 to i9" [resnet50_2.cpp:330]   --->   Operation 410 'zext' 'zext_ln214_10_cast20' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 411 [1/1] (0.00ns)   --->   "%p_shl6 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_8, i3 0)" [resnet50_2.cpp:330]   --->   Operation 411 'bitconcatenate' 'p_shl6' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 412 [1/1] (0.00ns)   --->   "%p_shl173_cast = zext i8 %p_shl6 to i9" [resnet50_2.cpp:330]   --->   Operation 412 'zext' 'p_shl173_cast' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 413 [1/1] (0.76ns)   --->   "%empty_46 = add i9 %zext_ln214_10_cast20, %p_shl173_cast" [resnet50_2.cpp:330]   --->   Operation 413 'add' 'empty_46' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln214_24 = zext i9 %empty_46 to i288" [resnet50_2.cpp:330]   --->   Operation 414 'zext' 'zext_ln214_24' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 415 [1/1] (1.57ns)   --->   "%lshr_ln214_17 = lshr i288 %buf2_V_load_2, %zext_ln214_24" [resnet50_2.cpp:330]   --->   Operation 415 'lshr' 'lshr_ln214_17' <Predicate = (!icmp_ln324)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 416 [1/1] (0.00ns)   --->   "%trunc_ln214_11 = trunc i288 %lshr_ln214_17 to i8" [resnet50_2.cpp:330]   --->   Operation 416 'trunc' 'trunc_ln214_11' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 417 [1/1] (0.00ns)   --->   "%or_ln214_9 = or i5 %shl_ln, 11" [resnet50_2.cpp:330]   --->   Operation 417 'or' 'or_ln214_9' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 418 [1/1] (0.00ns)   --->   "%zext_ln214_11_cast19 = zext i5 %or_ln214_9 to i9" [resnet50_2.cpp:330]   --->   Operation 418 'zext' 'zext_ln214_11_cast19' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 419 [1/1] (0.00ns)   --->   "%p_shl7 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_9, i3 0)" [resnet50_2.cpp:330]   --->   Operation 419 'bitconcatenate' 'p_shl7' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 420 [1/1] (0.00ns)   --->   "%p_shl172_cast = zext i8 %p_shl7 to i9" [resnet50_2.cpp:330]   --->   Operation 420 'zext' 'p_shl172_cast' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 421 [1/1] (0.76ns)   --->   "%empty_47 = add i9 %zext_ln214_11_cast19, %p_shl172_cast" [resnet50_2.cpp:330]   --->   Operation 421 'add' 'empty_47' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln214_25 = zext i9 %empty_47 to i288" [resnet50_2.cpp:330]   --->   Operation 422 'zext' 'zext_ln214_25' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 423 [1/1] (1.57ns)   --->   "%lshr_ln214_18 = lshr i288 %buf2_V_load_2, %zext_ln214_25" [resnet50_2.cpp:330]   --->   Operation 423 'lshr' 'lshr_ln214_18' <Predicate = (!icmp_ln324)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 424 [1/1] (0.00ns)   --->   "%trunc_ln214_12 = trunc i288 %lshr_ln214_18 to i8" [resnet50_2.cpp:330]   --->   Operation 424 'trunc' 'trunc_ln214_12' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 425 [1/1] (0.00ns)   --->   "%or_ln214_10 = or i5 %shl_ln, 12" [resnet50_2.cpp:330]   --->   Operation 425 'or' 'or_ln214_10' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_367 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %or_ln214_10, i32 2, i32 4)" [resnet50_2.cpp:330]   --->   Operation 426 'partselect' 'tmp_367' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_368 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %tmp_367, i5 %or_ln214_10)" [resnet50_2.cpp:330]   --->   Operation 427 'bitconcatenate' 'tmp_368' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 428 [1/1] (0.00ns)   --->   "%empty_48 = zext i8 %tmp_368 to i9" [resnet50_2.cpp:330]   --->   Operation 428 'zext' 'empty_48' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 429 [1/1] (0.00ns)   --->   "%p_cast193 = zext i8 %tmp_368 to i10" [resnet50_2.cpp:330]   --->   Operation 429 'zext' 'p_cast193' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 430 [1/1] (0.76ns)   --->   "%empty_49 = add i9 %empty_48, 8" [resnet50_2.cpp:330]   --->   Operation 430 'add' 'empty_49' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 431 [1/1] (0.00ns)   --->   "%p_cast192 = zext i9 %empty_49 to i10" [resnet50_2.cpp:330]   --->   Operation 431 'zext' 'p_cast192' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 432 [1/1] (0.88ns)   --->   "%icmp_ln214_7 = icmp ugt i10 %p_cast193, %p_cast192" [resnet50_2.cpp:330]   --->   Operation 432 'icmp' 'icmp_ln214_7' <Predicate = (!icmp_ln324)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln214_26 = zext i8 %tmp_368 to i9" [resnet50_2.cpp:330]   --->   Operation 433 'zext' 'zext_ln214_26' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_19)   --->   "%tmp_524 = call i288 @llvm.part.select.i288(i288 %buf2_V_load_2, i32 287, i32 0)" [resnet50_2.cpp:330]   --->   Operation 434 'partselect' 'tmp_524' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 435 [1/1] (0.77ns)   --->   "%sub_ln214_28 = sub i9 %zext_ln214_26, %empty_49" [resnet50_2.cpp:330]   --->   Operation 435 'sub' 'sub_ln214_28' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 436 [1/1] (0.77ns)   --->   "%sub_ln214_29 = sub i9 -225, %zext_ln214_26" [resnet50_2.cpp:330]   --->   Operation 436 'sub' 'sub_ln214_29' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 437 [1/1] (0.77ns)   --->   "%sub_ln214_30 = sub i9 %empty_49, %zext_ln214_26" [resnet50_2.cpp:330]   --->   Operation 437 'sub' 'sub_ln214_30' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node sub_ln214_31)   --->   "%select_ln214_21 = select i1 %icmp_ln214_7, i9 %sub_ln214_28, i9 %sub_ln214_30" [resnet50_2.cpp:330]   --->   Operation 438 'select' 'select_ln214_21' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_19)   --->   "%select_ln214_22 = select i1 %icmp_ln214_7, i288 %tmp_524, i288 %buf2_V_load_2" [resnet50_2.cpp:330]   --->   Operation 439 'select' 'select_ln214_22' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_19)   --->   "%select_ln214_23 = select i1 %icmp_ln214_7, i9 %sub_ln214_29, i9 %zext_ln214_26" [resnet50_2.cpp:330]   --->   Operation 440 'select' 'select_ln214_23' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 441 [1/1] (0.77ns) (out node of the LUT)   --->   "%sub_ln214_31 = sub i9 -225, %select_ln214_21" [resnet50_2.cpp:330]   --->   Operation 441 'sub' 'sub_ln214_31' <Predicate = (!icmp_ln324)> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln214_19)   --->   "%zext_ln214_27 = zext i9 %select_ln214_23 to i288" [resnet50_2.cpp:330]   --->   Operation 442 'zext' 'zext_ln214_27' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_7)   --->   "%zext_ln214_28 = zext i9 %sub_ln214_31 to i288" [resnet50_2.cpp:330]   --->   Operation 443 'zext' 'zext_ln214_28' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 444 [1/1] (1.57ns) (out node of the LUT)   --->   "%lshr_ln214_19 = lshr i288 %select_ln214_22, %zext_ln214_27" [resnet50_2.cpp:330]   --->   Operation 444 'lshr' 'lshr_ln214_19' <Predicate = (!icmp_ln324)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln214_7)   --->   "%lshr_ln214_20 = lshr i288 -1, %zext_ln214_28" [resnet50_2.cpp:330]   --->   Operation 445 'lshr' 'lshr_ln214_20' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 446 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln214_7 = and i288 %lshr_ln214_19, %lshr_ln214_20" [resnet50_2.cpp:330]   --->   Operation 446 'and' 'and_ln214_7' <Predicate = (!icmp_ln324)> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 447 [1/1] (0.00ns)   --->   "%trunc_ln214_13 = trunc i288 %and_ln214_7 to i8" [resnet50_2.cpp:330]   --->   Operation 447 'trunc' 'trunc_ln214_13' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln214_13_cast19 = zext i5 %empty_37 to i9" [resnet50_2.cpp:330]   --->   Operation 448 'zext' 'zext_ln214_13_cast19' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 449 [1/1] (0.00ns)   --->   "%p_shl8 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %empty_37, i3 0)" [resnet50_2.cpp:330]   --->   Operation 449 'bitconcatenate' 'p_shl8' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 450 [1/1] (0.00ns)   --->   "%p_shl170_cast = zext i8 %p_shl8 to i9" [resnet50_2.cpp:330]   --->   Operation 450 'zext' 'p_shl170_cast' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 451 [1/1] (0.76ns)   --->   "%empty_50 = add i9 %zext_ln214_13_cast19, %p_shl170_cast" [resnet50_2.cpp:330]   --->   Operation 451 'add' 'empty_50' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln214_29 = zext i9 %empty_50 to i288" [resnet50_2.cpp:330]   --->   Operation 452 'zext' 'zext_ln214_29' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 453 [1/1] (1.57ns)   --->   "%lshr_ln214_21 = lshr i288 %buf2_V_load_2, %zext_ln214_29" [resnet50_2.cpp:330]   --->   Operation 453 'lshr' 'lshr_ln214_21' <Predicate = (!icmp_ln324)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln214_14 = trunc i288 %lshr_ln214_21 to i8" [resnet50_2.cpp:330]   --->   Operation 454 'trunc' 'trunc_ln214_14' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 455 [1/1] (0.00ns)   --->   "%or_ln214_11 = or i5 %shl_ln, 14" [resnet50_2.cpp:330]   --->   Operation 455 'or' 'or_ln214_11' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln214_14_cast18 = zext i5 %or_ln214_11 to i9" [resnet50_2.cpp:330]   --->   Operation 456 'zext' 'zext_ln214_14_cast18' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 457 [1/1] (0.00ns)   --->   "%p_shl9 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_11, i3 0)" [resnet50_2.cpp:330]   --->   Operation 457 'bitconcatenate' 'p_shl9' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 458 [1/1] (0.00ns)   --->   "%p_shl169_cast = zext i8 %p_shl9 to i9" [resnet50_2.cpp:330]   --->   Operation 458 'zext' 'p_shl169_cast' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 459 [1/1] (0.76ns)   --->   "%empty_51 = add i9 %zext_ln214_14_cast18, %p_shl169_cast" [resnet50_2.cpp:330]   --->   Operation 459 'add' 'empty_51' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln214_30 = zext i9 %empty_51 to i288" [resnet50_2.cpp:330]   --->   Operation 460 'zext' 'zext_ln214_30' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 461 [1/1] (1.57ns)   --->   "%lshr_ln214_22 = lshr i288 %buf2_V_load_2, %zext_ln214_30" [resnet50_2.cpp:330]   --->   Operation 461 'lshr' 'lshr_ln214_22' <Predicate = (!icmp_ln324)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln214_15 = trunc i288 %lshr_ln214_22 to i8" [resnet50_2.cpp:330]   --->   Operation 462 'trunc' 'trunc_ln214_15' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 463 [1/1] (0.00ns)   --->   "%or_ln214_12 = or i5 %shl_ln, 15" [resnet50_2.cpp:330]   --->   Operation 463 'or' 'or_ln214_12' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln214_15_cast18 = zext i5 %or_ln214_12 to i9" [resnet50_2.cpp:330]   --->   Operation 464 'zext' 'zext_ln214_15_cast18' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 465 [1/1] (0.00ns)   --->   "%p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %or_ln214_12, i3 0)" [resnet50_2.cpp:330]   --->   Operation 465 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 466 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i8 %p_shl to i9" [resnet50_2.cpp:330]   --->   Operation 466 'zext' 'p_shl_cast' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 467 [1/1] (0.76ns)   --->   "%empty_52 = add i9 %zext_ln214_15_cast18, %p_shl_cast" [resnet50_2.cpp:330]   --->   Operation 467 'add' 'empty_52' <Predicate = (!icmp_ln324)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln214_31 = zext i9 %empty_52 to i288" [resnet50_2.cpp:330]   --->   Operation 468 'zext' 'zext_ln214_31' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 469 [1/1] (1.57ns)   --->   "%lshr_ln214_23 = lshr i288 %buf2_V_load_2, %zext_ln214_31" [resnet50_2.cpp:330]   --->   Operation 469 'lshr' 'lshr_ln214_23' <Predicate = (!icmp_ln324)> <Delay = 1.57> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 470 [1/1] (0.00ns)   --->   "%trunc_ln214_16 = trunc i288 %lshr_ln214_23 to i8" [resnet50_2.cpp:330]   --->   Operation 470 'trunc' 'trunc_ln214_16' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 471 [1/1] (0.00ns)   --->   "%tmp_369 = call i128 @_ssdm_op_BitConcatenate.i128.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8(i8 %trunc_ln214_16, i8 %trunc_ln214_15, i8 %trunc_ln214_14, i8 %trunc_ln214_13, i8 %trunc_ln214_12, i8 %trunc_ln214_11, i8 %trunc_ln214_10, i8 %trunc_ln214_9, i8 %trunc_ln214_8, i8 %trunc_ln214_7, i8 %trunc_ln214_6, i8 %trunc_ln214_5, i8 %trunc_ln214_4, i8 %trunc_ln214_3, i8 %trunc_ln214_2, i8 %trunc_ln214_1)" [resnet50_2.cpp:331]   --->   Operation 471 'bitconcatenate' 'tmp_369' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 472 [1/1] (0.00ns)   --->   "%p_Result_22_s = call i169 @_ssdm_op_PartSet.i169.i169.i128.i32.i32(i169 %p_0114_1_load, i128 %tmp_369, i32 0, i32 127)" [resnet50_2.cpp:331]   --->   Operation 472 'partset' 'p_Result_22_s' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln332 = zext i169 %p_Result_22_s to i176" [resnet50_2.cpp:333]   --->   Operation 473 'zext' 'zext_ln332' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_51 : Operation 474 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i176P(i176* %sw0out_V, i176 %zext_ln332)" [resnet50_2.cpp:333]   --->   Operation 474 'write' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_51 : Operation 475 [1/1] (0.00ns)   --->   "store i169 %p_Result_22_s, i169* %p_0114_1" [resnet50_2.cpp:325]   --->   Operation 475 'store' <Predicate = (!icmp_ln324)> <Delay = 0.00>

State 52 <SV = 50> <Delay = 0.00>
ST_52 : Operation 476 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6272, i64 6272, i64 6272)"   --->   Operation 476 'speclooptripcount' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_52 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_355 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)" [resnet50_2.cpp:325]   --->   Operation 477 'specregionbegin' 'tmp_355' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_52 : Operation 478 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [resnet50_2.cpp:326]   --->   Operation 478 'specpipeline' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_52 : Operation 479 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i176P(i176* %sw0out_V, i176 %zext_ln332)" [resnet50_2.cpp:333]   --->   Operation 479 'write' <Predicate = (!icmp_ln324)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_52 : Operation 480 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_355)" [resnet50_2.cpp:334]   --->   Operation 480 'specregionend' 'empty_53' <Predicate = (!icmp_ln324)> <Delay = 0.00>
ST_52 : Operation 481 [1/1] (0.00ns)   --->   "br label %.preheader" [resnet50_2.cpp:325]   --->   Operation 481 'br' <Predicate = (!icmp_ln324)> <Delay = 0.00>

State 53 <SV = 49> <Delay = 1.23>
ST_53 : Operation 482 [2/2] (1.23ns)   --->   "%buf2_V_load_1 = load i288* getelementptr inbounds ([6272 x i288]* @buf2_V, i64 0, i64 3135), align 8" [resnet50_2.cpp:337]   --->   Operation 482 'load' 'buf2_V_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 6272> <RAM>

State 54 <SV = 50> <Delay = 1.23>
ST_54 : Operation 483 [1/2] (1.23ns)   --->   "%buf2_V_load_1 = load i288* getelementptr inbounds ([6272 x i288]* @buf2_V, i64 0, i64 3135), align 8" [resnet50_2.cpp:337]   --->   Operation 483 'load' 'buf2_V_load_1' <Predicate = true> <Delay = 1.23> <Core = "RAM_2P_BRAM">   --->   Core 42 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 288> <Depth = 6272> <RAM>
ST_54 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln296_2 = call i4 @_ssdm_op_PartSelect.i4.i288.i32.i32(i288 %buf2_V_load_1, i32 279, i32 282)" [resnet50_2.cpp:337]   --->   Operation 484 'partselect' 'trunc_ln296_2' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i4 %trunc_ln296_2 to i8" [resnet50_2.cpp:337]   --->   Operation 485 'zext' 'zext_ln321_1' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 486 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %stopt_V, i8 %zext_ln321_1)" [resnet50_2.cpp:337]   --->   Operation 486 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 55 <SV = 51> <Delay = 0.00>
ST_55 : Operation 487 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P(i8* %stopt_V, i8 %zext_ln321_1)" [resnet50_2.cpp:337]   --->   Operation 487 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_55 : Operation 488 [1/1] (0.00ns)   --->   "ret void" [resnet50_2.cpp:339]   --->   Operation 488 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('l') with incoming values : ('l', resnet50_2.cpp:276) [30]  (0.656 ns)

 <State 2>: 1.39ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln276', resnet50_2.cpp:276) [31]  (1.01 ns)
	blocking operation 0.379 ns on control path)

 <State 3>: 1.24ns
The critical path consists of the following:
	'getelementptr' operation ('buf2_V_addr', resnet50_2.cpp:284) [42]  (0 ns)
	'store' operation ('store_ln284', resnet50_2.cpp:284) of variable 'zext_ln180', resnet50_2.cpp:284 on array 'buf2_V' [107]  (1.24 ns)

 <State 4>: 1.24ns
The critical path consists of the following:
	'load' operation ('buf2_V_load', resnet50_2.cpp:289) on array 'buf2_V' [111]  (1.24 ns)

 <State 5>: 1.24ns
The critical path consists of the following:
	'load' operation ('buf2_V_load', resnet50_2.cpp:289) on array 'buf2_V' [111]  (1.24 ns)

 <State 6>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', resnet50_2.cpp:291) [117]  (0.656 ns)

 <State 7>: 1.24ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', resnet50_2.cpp:291) [117]  (0 ns)
	'getelementptr' operation ('outbuf_V_addr', resnet50_2.cpp:294) [126]  (0 ns)
	'store' operation ('store_ln294', resnet50_2.cpp:294) of constant 0 on array 'outbuf_V' [127]  (1.24 ns)

 <State 8>: 8.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [132]  (8.31 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 8.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [133]  (8.31 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 8.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [134]  (8.31 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'add' [135]  (4.36 ns)

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 8.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [136]  (8.31 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 8.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [137]  (8.31 ns)

 <State 19>: 0ns
The critical path consists of the following:

 <State 20>: 8.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [138]  (8.31 ns)

 <State 21>: 0ns
The critical path consists of the following:

 <State 22>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'add' [139]  (4.36 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 8.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [140]  (8.31 ns)

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 8.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [141]  (8.31 ns)

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 8.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [142]  (8.31 ns)

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'add' [143]  (4.36 ns)

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 8.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [144]  (8.31 ns)

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 8.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [145]  (8.31 ns)

 <State 35>: 0ns
The critical path consists of the following:

 <State 36>: 8.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [146]  (8.31 ns)

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'add' [147]  (4.36 ns)

 <State 39>: 0ns
The critical path consists of the following:

 <State 40>: 8.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [148]  (8.31 ns)

 <State 41>: 0ns
The critical path consists of the following:

 <State 42>: 8.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [149]  (8.31 ns)

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 8.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [150]  (8.31 ns)

 <State 45>: 0ns
The critical path consists of the following:

 <State 46>: 8.31ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'conv_layer' [151]  (8.31 ns)

 <State 47>: 0ns
The critical path consists of the following:

 <State 48>: 4.36ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'add' [152]  (4.36 ns)

 <State 49>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', resnet50_2.cpp:324) with incoming values : ('add_ln324', resnet50_2.cpp:324) [155]  (0.656 ns)

 <State 50>: 2.42ns
The critical path consists of the following:
	'phi' operation ('s_0', resnet50_2.cpp:330) with incoming values : ('select_ln330_1', resnet50_2.cpp:330) [156]  (0 ns)
	'add' operation ('add_ln324_1', resnet50_2.cpp:324) [166]  (0.809 ns)
	'select' operation ('select_ln330_1', resnet50_2.cpp:330) [167]  (0.375 ns)
	'getelementptr' operation ('buf2_V_addr_1', resnet50_2.cpp:330) [173]  (0 ns)
	'load' operation ('buf2_V_load_2', resnet50_2.cpp:330) on array 'buf2_V' [174]  (1.24 ns)

 <State 51>: 4.02ns
The critical path consists of the following:
	'or' operation ('empty_31', resnet50_2.cpp:330) [195]  (0 ns)
	'add' operation ('empty_32', resnet50_2.cpp:330) [200]  (0.765 ns)
	'icmp' operation ('icmp_ln214_1', resnet50_2.cpp:330) [202]  (0.881 ns)
	'select' operation ('select_ln214_4', resnet50_2.cpp:330) [209]  (0 ns)
	'lshr' operation ('lshr_ln214_2', resnet50_2.cpp:330) [214]  (1.58 ns)
	'and' operation ('and_ln214_1', resnet50_2.cpp:330) [216]  (0.801 ns)

 <State 52>: 0ns
The critical path consists of the following:

 <State 53>: 1.24ns
The critical path consists of the following:
	'load' operation ('buf2_V_load_1', resnet50_2.cpp:337) on array 'buf2_V' [422]  (1.24 ns)

 <State 54>: 1.24ns
The critical path consists of the following:
	'load' operation ('buf2_V_load_1', resnet50_2.cpp:337) on array 'buf2_V' [422]  (1.24 ns)

 <State 55>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
