

================================================================
== Vitis HLS Report for 'main'
================================================================
* Date:           Mon Aug 12 18:53:25 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        covariance
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.842 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    51860|   115348|  0.259 ms|  0.577 ms|  51861|  115349|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_6  |    11776|    43520|  368 ~ 1360|          -|          -|    32|        no|
        |- VITIS_LOOP_24_2  |    11776|    43520|  368 ~ 1360|          -|          -|    32|        no|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 9 
6 --> 7 
7 --> 8 
8 --> 5 
9 --> 10 
10 --> 11 14 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:65]   --->   Operation 16 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%res_1_loc = alloca i64 1"   --->   Operation 17 'alloca' 'res_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%data = alloca i64 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:41]   --->   Operation 18 'alloca' 'data' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cov = alloca i64 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:42]   --->   Operation 19 'alloca' 'cov' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_s = alloca i64 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:43]   --->   Operation 20 'alloca' 'data_s' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%cov_s = alloca i64 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:43]   --->   Operation 21 'alloca' 'cov_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2, i32 %data, i32 %data_s, i32 %cov"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln65 = store i6 0, i6 %j" [benchmarks/jianyicheng/covariance/src/covariance.cpp:65]   --->   Operation 23 'store' 'store_ln65' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_45_1_VITIS_LOOP_46_2, i32 %data, i32 %data_s, i32 %cov"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_55_3, i32 %data_s"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%spectopmodule_ln40 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:40]   --->   Operation 27 'spectopmodule' 'spectopmodule_ln40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_55_3, i32 %data_s"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln64 = br void %VITIS_LOOP_65_7" [benchmarks/jianyicheng/covariance/src/covariance.cpp:64]   --->   Operation 29 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.41>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%i = load i6 %j" [benchmarks/jianyicheng/covariance/src/covariance.cpp:64]   --->   Operation 30 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i6 %i" [benchmarks/jianyicheng/covariance/src/covariance.cpp:64]   --->   Operation 31 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (1.82ns)   --->   "%icmp_ln64 = icmp_eq  i6 %i, i6 32" [benchmarks/jianyicheng/covariance/src/covariance.cpp:64]   --->   Operation 32 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 33 [1/1] (1.82ns)   --->   "%add_ln64 = add i6 %i, i6 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:64]   --->   Operation 33 'add' 'add_ln64' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %VITIS_LOOP_65_7.split, void %loop_0.i.preheader" [benchmarks/jianyicheng/covariance/src/covariance.cpp:64]   --->   Operation 34 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i6 %i" [benchmarks/jianyicheng/covariance/src/covariance.cpp:64]   --->   Operation 35 'zext' 'zext_ln64' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%data_addr_33 = getelementptr i32 %data_s, i64 0, i64 %zext_ln64" [benchmarks/jianyicheng/covariance/src/covariance.cpp:68]   --->   Operation 36 'getelementptr' 'data_addr_33' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 37 [2/2] (3.25ns)   --->   "%data_load_32 = load i10 %data_addr_33" [benchmarks/jianyicheng/covariance/src/covariance.cpp:68]   --->   Operation 37 'load' 'data_load_32' <Predicate = (!icmp_ln64)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln65 = store i6 %add_ln64, i6 %j" [benchmarks/jianyicheng/covariance/src/covariance.cpp:65]   --->   Operation 38 'store' 'store_ln65' <Predicate = (!icmp_ln64)> <Delay = 1.58>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%ii = alloca i32 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:23->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 39 'alloca' 'ii' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:26->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 40 'alloca' 'j_4' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_5 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_12_1, i32 %data"   --->   Operation 41 'call' 'call_ln0' <Predicate = (icmp_ln64)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln26 = store i6 0, i6 %j_4" [benchmarks/jianyicheng/covariance/src/covariance.cpp:26->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 42 'store' 'store_ln26' <Predicate = (icmp_ln64)> <Delay = 1.58>
ST_5 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln23 = store i11 0, i11 %ii" [benchmarks/jianyicheng/covariance/src/covariance.cpp:23->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 43 'store' 'store_ln23' <Predicate = (icmp_ln64)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 44 [1/2] (3.25ns)   --->   "%data_load_32 = load i10 %data_addr_33" [benchmarks/jianyicheng/covariance/src/covariance.cpp:68]   --->   Operation 44 'load' 'data_load_32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 4.84>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln64, i5 0" [benchmarks/jianyicheng/covariance/src/covariance.cpp:64]   --->   Operation 45 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [2/2] (4.84ns)   --->   "%call_ln64 = call void @main_Pipeline_VITIS_LOOP_65_7, i5 %trunc_ln64, i32 %data_s, i32 %data_load_32, i5 %trunc_ln64, i5 %trunc_ln64, i5 %trunc_ln64, i10 %tmp_6, i32 %cov_s" [benchmarks/jianyicheng/covariance/src/covariance.cpp:64]   --->   Operation 46 'call' 'call_ln64' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln64 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [benchmarks/jianyicheng/covariance/src/covariance.cpp:64]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln64 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [benchmarks/jianyicheng/covariance/src/covariance.cpp:64]   --->   Operation 48 'specloopname' 'specloopname_ln64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/2] (0.00ns)   --->   "%call_ln64 = call void @main_Pipeline_VITIS_LOOP_65_7, i5 %trunc_ln64, i32 %data_s, i32 %data_load_32, i5 %trunc_ln64, i5 %trunc_ln64, i5 %trunc_ln64, i10 %tmp_6, i32 %cov_s" [benchmarks/jianyicheng/covariance/src/covariance.cpp:64]   --->   Operation 49 'call' 'call_ln64' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln64 = br void %VITIS_LOOP_65_7" [benchmarks/jianyicheng/covariance/src/covariance.cpp:64]   --->   Operation 50 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_12_1, i32 %data"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln24 = br void %VITIS_LOOP_26_3.i" [benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 52 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 10 <SV = 6> <Delay = 3.41>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%i_1 = load i6 %j_4" [benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 53 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i6 %i_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 54 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (1.82ns)   --->   "%icmp_ln24 = icmp_eq  i6 %i_1, i6 32" [benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 55 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 56 [1/1] (1.82ns)   --->   "%add_ln24 = add i6 %i_1, i6 1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 56 'add' 'add_ln24' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %VITIS_LOOP_26_3.i.split, void %for.inc120.preheader" [benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 57 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %i_1" [benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 58 'zext' 'zext_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%data_addr_33_15 = getelementptr i32 %data, i64 0, i64 %zext_ln24" [benchmarks/jianyicheng/covariance/src/covariance.cpp:30->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 59 'getelementptr' 'data_addr_33_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 60 [2/2] (3.25ns)   --->   "%data_load_32_16 = load i10 %data_addr_33_15" [benchmarks/jianyicheng/covariance/src/covariance.cpp:30->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 60 'load' 'data_load_32_16' <Predicate = (!icmp_ln24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln26 = store i6 %add_ln24, i6 %j_4" [benchmarks/jianyicheng/covariance/src/covariance.cpp:26->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 61 'store' 'store_ln26' <Predicate = (!icmp_ln24)> <Delay = 1.58>
ST_10 : Operation 62 [2/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10, i32 %cov, i32 %cov_s, i11 %res_1_loc"   --->   Operation 62 'call' 'call_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 7> <Delay = 3.25>
ST_11 : Operation 63 [1/2] (3.25ns)   --->   "%data_load_32_16 = load i10 %data_addr_33_15" [benchmarks/jianyicheng/covariance/src/covariance.cpp:30->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 63 'load' 'data_load_32_16' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 12 <SV = 8> <Delay = 4.84>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%ii_load = load i11 %ii" [benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 64 'load' 'ii_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i11 %ii_load" [benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 65 'trunc' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [2/2] (4.84ns)   --->   "%call_ln24 = call void @main_Pipeline_VITIS_LOOP_26_3, i5 %trunc_ln24, i11 %ii_load, i32 %data, i32 %data_load_32_16, i5 %trunc_ln24, i5 %trunc_ln24, i5 %trunc_ln24, i10 %trunc_ln24_1, i32 %cov" [benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 66 'call' 'call_ln24' <Predicate = true> <Delay = 4.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 67 [1/1] (1.63ns)   --->   "%add_ln36 = add i11 %ii_load, i11 32" [benchmarks/jianyicheng/covariance/src/covariance.cpp:36->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 67 'add' 'add_ln36' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln23 = store i11 %add_ln36, i11 %ii" [benchmarks/jianyicheng/covariance/src/covariance.cpp:23->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 68 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln25 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [benchmarks/jianyicheng/covariance/src/covariance.cpp:25->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 70 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln24 = call void @main_Pipeline_VITIS_LOOP_26_3, i5 %trunc_ln24, i11 %ii_load, i32 %data, i32 %data_load_32_16, i5 %trunc_ln24, i5 %trunc_ln24, i5 %trunc_ln24, i10 %trunc_ln24_1, i32 %cov" [benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 71 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln24 = br void %VITIS_LOOP_26_3.i" [benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75]   --->   Operation 72 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 14 <SV = 7> <Delay = 0.00>
ST_14 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln0 = call void @main_Pipeline_VITIS_LOOP_78_9_VITIS_LOOP_79_10, i32 %cov, i32 %cov_s, i11 %res_1_loc"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 8> <Delay = 2.63>
ST_15 : Operation 74 [1/1] (0.00ns)   --->   "%res_1_loc_load = load i11 %res_1_loc"   --->   Operation 74 'load' 'res_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 75 [1/1] (1.63ns)   --->   "%icmp_ln82 = icmp_ne  i11 %res_1_loc_load, i11 1024" [benchmarks/jianyicheng/covariance/src/covariance.cpp:82]   --->   Operation 75 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 76 [1/1] (0.99ns)   --->   "%select_ln86 = select i1 %icmp_ln82, i32 4294967295, i32 0" [benchmarks/jianyicheng/covariance/src/covariance.cpp:86]   --->   Operation 76 'select' 'select_ln86' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 77 [1/1] (0.00ns)   --->   "%ret_ln86 = ret i32 %select_ln86" [benchmarks/jianyicheng/covariance/src/covariance.cpp:86]   --->   Operation 77 'ret' 'ret_ln86' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 6 bit ('j', benchmarks/jianyicheng/covariance/src/covariance.cpp:65) [1]  (0.000 ns)
	'store' operation 0 bit ('store_ln65', benchmarks/jianyicheng/covariance/src/covariance.cpp:65) of constant 0 on local variable 'j', benchmarks/jianyicheng/covariance/src/covariance.cpp:65 [11]  (1.588 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 3.413ns
The critical path consists of the following:
	'load' operation 6 bit ('i', benchmarks/jianyicheng/covariance/src/covariance.cpp:64) on local variable 'j', benchmarks/jianyicheng/covariance/src/covariance.cpp:65 [14]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln64', benchmarks/jianyicheng/covariance/src/covariance.cpp:64) [16]  (1.825 ns)
	'store' operation 0 bit ('store_ln26', benchmarks/jianyicheng/covariance/src/covariance.cpp:26->benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of constant 0 on local variable 'j', benchmarks/jianyicheng/covariance/src/covariance.cpp:26->benchmarks/jianyicheng/covariance/src/covariance.cpp:75 [33]  (1.588 ns)

 <State 6>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('data_load_32', benchmarks/jianyicheng/covariance/src/covariance.cpp:68) on array 'data_', benchmarks/jianyicheng/covariance/src/covariance.cpp:43 [25]  (3.254 ns)

 <State 7>: 4.842ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln64', benchmarks/jianyicheng/covariance/src/covariance.cpp:64) to 'main_Pipeline_VITIS_LOOP_65_7' [26]  (4.842 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 3.413ns
The critical path consists of the following:
	'load' operation 6 bit ('i', benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on local variable 'j', benchmarks/jianyicheng/covariance/src/covariance.cpp:26->benchmarks/jianyicheng/covariance/src/covariance.cpp:75 [37]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln24', benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75) [39]  (1.825 ns)
	'store' operation 0 bit ('store_ln26', benchmarks/jianyicheng/covariance/src/covariance.cpp:26->benchmarks/jianyicheng/covariance/src/covariance.cpp:75) of variable 'add_ln24', benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75 on local variable 'j', benchmarks/jianyicheng/covariance/src/covariance.cpp:26->benchmarks/jianyicheng/covariance/src/covariance.cpp:75 [52]  (1.588 ns)

 <State 11>: 3.254ns
The critical path consists of the following:
	'load' operation 32 bit ('data_load_32_16', benchmarks/jianyicheng/covariance/src/covariance.cpp:30->benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on array 'data', benchmarks/jianyicheng/covariance/src/covariance.cpp:41 [49]  (3.254 ns)

 <State 12>: 4.842ns
The critical path consists of the following:
	'load' operation 11 bit ('ii_load', benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75) on local variable 'ii', benchmarks/jianyicheng/covariance/src/covariance.cpp:23->benchmarks/jianyicheng/covariance/src/covariance.cpp:75 [43]  (0.000 ns)
	'call' operation 0 bit ('call_ln24', benchmarks/jianyicheng/covariance/src/covariance.cpp:24->benchmarks/jianyicheng/covariance/src/covariance.cpp:75) to 'main_Pipeline_VITIS_LOOP_26_3' [50]  (4.842 ns)

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 2.632ns
The critical path consists of the following:
	'load' operation 11 bit ('res_1_loc_load') on local variable 'res_1_loc' [57]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln82', benchmarks/jianyicheng/covariance/src/covariance.cpp:82) [58]  (1.639 ns)
	'select' operation 32 bit ('select_ln86', benchmarks/jianyicheng/covariance/src/covariance.cpp:86) [59]  (0.993 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
