
ADC_OnInterrupts.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000215a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000e  00802000  0000215a  000021ee  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000064  0080200e  0080200e  000021fc  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000021fc  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  0000222c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003a8  00000000  00000000  00002270  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000bdab  00000000  00000000  00002618  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000045af  00000000  00000000  0000e3c3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00004a57  00000000  00000000  00012972  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00001474  00000000  00000000  000173cc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00030ed7  00000000  00000000  00018840  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000043bd  00000000  00000000  00049717  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000320  00000000  00000000  0004dad8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000a893  00000000  00000000  0004ddf8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	fd c0       	rjmp	.+506    	; 0x1fc <__ctors_end>
       2:	00 00       	nop
       4:	1c c1       	rjmp	.+568    	; 0x23e <__bad_interrupt>
       6:	00 00       	nop
       8:	1a c1       	rjmp	.+564    	; 0x23e <__bad_interrupt>
       a:	00 00       	nop
       c:	18 c1       	rjmp	.+560    	; 0x23e <__bad_interrupt>
       e:	00 00       	nop
      10:	16 c1       	rjmp	.+556    	; 0x23e <__bad_interrupt>
      12:	00 00       	nop
      14:	14 c1       	rjmp	.+552    	; 0x23e <__bad_interrupt>
      16:	00 00       	nop
      18:	12 c1       	rjmp	.+548    	; 0x23e <__bad_interrupt>
      1a:	00 00       	nop
      1c:	10 c1       	rjmp	.+544    	; 0x23e <__bad_interrupt>
      1e:	00 00       	nop
      20:	0e c1       	rjmp	.+540    	; 0x23e <__bad_interrupt>
      22:	00 00       	nop
      24:	0c c1       	rjmp	.+536    	; 0x23e <__bad_interrupt>
      26:	00 00       	nop
      28:	0a c1       	rjmp	.+532    	; 0x23e <__bad_interrupt>
      2a:	00 00       	nop
      2c:	08 c1       	rjmp	.+528    	; 0x23e <__bad_interrupt>
      2e:	00 00       	nop
      30:	06 c1       	rjmp	.+524    	; 0x23e <__bad_interrupt>
      32:	00 00       	nop
      34:	04 c1       	rjmp	.+520    	; 0x23e <__bad_interrupt>
      36:	00 00       	nop
      38:	a8 c1       	rjmp	.+848    	; 0x38a <__vector_14>
      3a:	00 00       	nop
      3c:	d3 c1       	rjmp	.+934    	; 0x3e4 <__vector_15>
      3e:	00 00       	nop
      40:	fe c1       	rjmp	.+1020   	; 0x43e <__vector_16>
      42:	00 00       	nop
      44:	29 c2       	rjmp	.+1106   	; 0x498 <__vector_17>
      46:	00 00       	nop
      48:	54 c2       	rjmp	.+1192   	; 0x4f2 <__vector_18>
      4a:	00 00       	nop
      4c:	7f c2       	rjmp	.+1278   	; 0x54c <__vector_19>
      4e:	00 00       	nop
      50:	aa c2       	rjmp	.+1364   	; 0x5a6 <__vector_20>
      52:	00 00       	nop
      54:	d5 c2       	rjmp	.+1450   	; 0x600 <__vector_21>
      56:	00 00       	nop
      58:	00 c3       	rjmp	.+1536   	; 0x65a <__vector_22>
      5a:	00 00       	nop
      5c:	2b c3       	rjmp	.+1622   	; 0x6b4 <__vector_23>
      5e:	00 00       	nop
      60:	ee c0       	rjmp	.+476    	; 0x23e <__bad_interrupt>
      62:	00 00       	nop
      64:	ec c0       	rjmp	.+472    	; 0x23e <__bad_interrupt>
      66:	00 00       	nop
      68:	ea c0       	rjmp	.+468    	; 0x23e <__bad_interrupt>
      6a:	00 00       	nop
      6c:	e8 c0       	rjmp	.+464    	; 0x23e <__bad_interrupt>
      6e:	00 00       	nop
      70:	e6 c0       	rjmp	.+460    	; 0x23e <__bad_interrupt>
      72:	00 00       	nop
      74:	e4 c0       	rjmp	.+456    	; 0x23e <__bad_interrupt>
      76:	00 00       	nop
      78:	e2 c0       	rjmp	.+452    	; 0x23e <__bad_interrupt>
      7a:	00 00       	nop
      7c:	e0 c0       	rjmp	.+448    	; 0x23e <__bad_interrupt>
      7e:	00 00       	nop
      80:	de c0       	rjmp	.+444    	; 0x23e <__bad_interrupt>
      82:	00 00       	nop
      84:	dc c0       	rjmp	.+440    	; 0x23e <__bad_interrupt>
      86:	00 00       	nop
      88:	da c0       	rjmp	.+436    	; 0x23e <__bad_interrupt>
      8a:	00 00       	nop
      8c:	d8 c0       	rjmp	.+432    	; 0x23e <__bad_interrupt>
      8e:	00 00       	nop
      90:	d6 c0       	rjmp	.+428    	; 0x23e <__bad_interrupt>
      92:	00 00       	nop
      94:	d4 c0       	rjmp	.+424    	; 0x23e <__bad_interrupt>
      96:	00 00       	nop
      98:	d2 c0       	rjmp	.+420    	; 0x23e <__bad_interrupt>
      9a:	00 00       	nop
      9c:	0c 94 80 0b 	jmp	0x1700	; 0x1700 <__vector_39>
      a0:	0c 94 b2 0b 	jmp	0x1764	; 0x1764 <__vector_40>
      a4:	0c 94 e4 0b 	jmp	0x17c8	; 0x17c8 <__vector_41>
      a8:	0c 94 16 0c 	jmp	0x182c	; 0x182c <__vector_42>
      ac:	c8 c0       	rjmp	.+400    	; 0x23e <__bad_interrupt>
      ae:	00 00       	nop
      b0:	c6 c0       	rjmp	.+396    	; 0x23e <__bad_interrupt>
      b2:	00 00       	nop
      b4:	c4 c0       	rjmp	.+392    	; 0x23e <__bad_interrupt>
      b6:	00 00       	nop
      b8:	c2 c0       	rjmp	.+388    	; 0x23e <__bad_interrupt>
      ba:	00 00       	nop
      bc:	ea c4       	rjmp	.+2516   	; 0xa92 <__vector_47>
      be:	00 00       	nop
      c0:	15 c5       	rjmp	.+2602   	; 0xaec <__vector_48>
      c2:	00 00       	nop
      c4:	40 c5       	rjmp	.+2688   	; 0xb46 <__vector_49>
      c6:	00 00       	nop
      c8:	6b c5       	rjmp	.+2774   	; 0xba0 <__vector_50>
      ca:	00 00       	nop
      cc:	96 c5       	rjmp	.+2860   	; 0xbfa <__vector_51>
      ce:	00 00       	nop
      d0:	c1 c5       	rjmp	.+2946   	; 0xc54 <__vector_52>
      d2:	00 00       	nop
      d4:	ec c5       	rjmp	.+3032   	; 0xcae <__vector_53>
      d6:	00 00       	nop
      d8:	17 c6       	rjmp	.+3118   	; 0xd08 <__vector_54>
      da:	00 00       	nop
      dc:	42 c6       	rjmp	.+3204   	; 0xd62 <__vector_55>
      de:	00 00       	nop
      e0:	6d c6       	rjmp	.+3290   	; 0xdbc <__vector_56>
      e2:	00 00       	nop
      e4:	ac c0       	rjmp	.+344    	; 0x23e <__bad_interrupt>
      e6:	00 00       	nop
      e8:	aa c0       	rjmp	.+340    	; 0x23e <__bad_interrupt>
      ea:	00 00       	nop
      ec:	a8 c0       	rjmp	.+336    	; 0x23e <__bad_interrupt>
      ee:	00 00       	nop
      f0:	a6 c0       	rjmp	.+332    	; 0x23e <__bad_interrupt>
      f2:	00 00       	nop
      f4:	a4 c0       	rjmp	.+328    	; 0x23e <__bad_interrupt>
      f6:	00 00       	nop
      f8:	a2 c0       	rjmp	.+324    	; 0x23e <__bad_interrupt>
      fa:	00 00       	nop
      fc:	a0 c0       	rjmp	.+320    	; 0x23e <__bad_interrupt>
      fe:	00 00       	nop
     100:	9e c0       	rjmp	.+316    	; 0x23e <__bad_interrupt>
     102:	00 00       	nop
     104:	9c c0       	rjmp	.+312    	; 0x23e <__bad_interrupt>
     106:	00 00       	nop
     108:	9a c0       	rjmp	.+308    	; 0x23e <__bad_interrupt>
     10a:	00 00       	nop
     10c:	98 c0       	rjmp	.+304    	; 0x23e <__bad_interrupt>
     10e:	00 00       	nop
     110:	96 c0       	rjmp	.+300    	; 0x23e <__bad_interrupt>
     112:	00 00       	nop
     114:	94 c0       	rjmp	.+296    	; 0x23e <__bad_interrupt>
     116:	00 00       	nop
     118:	92 c0       	rjmp	.+292    	; 0x23e <__bad_interrupt>
     11a:	00 00       	nop
     11c:	0c 94 b8 0a 	jmp	0x1570	; 0x1570 <__vector_71>
     120:	0c 94 ea 0a 	jmp	0x15d4	; 0x15d4 <__vector_72>
     124:	0c 94 1c 0b 	jmp	0x1638	; 0x1638 <__vector_73>
     128:	0c 94 4e 0b 	jmp	0x169c	; 0x169c <__vector_74>
     12c:	88 c0       	rjmp	.+272    	; 0x23e <__bad_interrupt>
     12e:	00 00       	nop
     130:	86 c0       	rjmp	.+268    	; 0x23e <__bad_interrupt>
     132:	00 00       	nop
     134:	ec c2       	rjmp	.+1496   	; 0x70e <__vector_77>
     136:	00 00       	nop
     138:	17 c3       	rjmp	.+1582   	; 0x768 <__vector_78>
     13a:	00 00       	nop
     13c:	42 c3       	rjmp	.+1668   	; 0x7c2 <__vector_79>
     13e:	00 00       	nop
     140:	6d c3       	rjmp	.+1754   	; 0x81c <__vector_80>
     142:	00 00       	nop
     144:	98 c3       	rjmp	.+1840   	; 0x876 <__vector_81>
     146:	00 00       	nop
     148:	c3 c3       	rjmp	.+1926   	; 0x8d0 <__vector_82>
     14a:	00 00       	nop
     14c:	ee c3       	rjmp	.+2012   	; 0x92a <__vector_83>
     14e:	00 00       	nop
     150:	19 c4       	rjmp	.+2098   	; 0x984 <__vector_84>
     152:	00 00       	nop
     154:	44 c4       	rjmp	.+2184   	; 0x9de <__vector_85>
     156:	00 00       	nop
     158:	6f c4       	rjmp	.+2270   	; 0xa38 <__vector_86>
     15a:	00 00       	nop
     15c:	70 c0       	rjmp	.+224    	; 0x23e <__bad_interrupt>
     15e:	00 00       	nop
     160:	6e c0       	rjmp	.+220    	; 0x23e <__bad_interrupt>
     162:	00 00       	nop
     164:	6c c0       	rjmp	.+216    	; 0x23e <__bad_interrupt>
     166:	00 00       	nop
     168:	6a c0       	rjmp	.+212    	; 0x23e <__bad_interrupt>
     16a:	00 00       	nop
     16c:	68 c0       	rjmp	.+208    	; 0x23e <__bad_interrupt>
     16e:	00 00       	nop
     170:	66 c0       	rjmp	.+204    	; 0x23e <__bad_interrupt>
     172:	00 00       	nop
     174:	64 c0       	rjmp	.+200    	; 0x23e <__bad_interrupt>
     176:	00 00       	nop
     178:	62 c0       	rjmp	.+196    	; 0x23e <__bad_interrupt>
     17a:	00 00       	nop
     17c:	60 c0       	rjmp	.+192    	; 0x23e <__bad_interrupt>
     17e:	00 00       	nop
     180:	5e c0       	rjmp	.+188    	; 0x23e <__bad_interrupt>
     182:	00 00       	nop
     184:	5c c0       	rjmp	.+184    	; 0x23e <__bad_interrupt>
     186:	00 00       	nop
     188:	5a c0       	rjmp	.+180    	; 0x23e <__bad_interrupt>
     18a:	00 00       	nop
     18c:	58 c0       	rjmp	.+176    	; 0x23e <__bad_interrupt>
     18e:	00 00       	nop
     190:	56 c0       	rjmp	.+172    	; 0x23e <__bad_interrupt>
     192:	00 00       	nop
     194:	54 c0       	rjmp	.+168    	; 0x23e <__bad_interrupt>
     196:	00 00       	nop
     198:	52 c0       	rjmp	.+164    	; 0x23e <__bad_interrupt>
     19a:	00 00       	nop
     19c:	50 c0       	rjmp	.+160    	; 0x23e <__bad_interrupt>
     19e:	00 00       	nop
     1a0:	4e c0       	rjmp	.+156    	; 0x23e <__bad_interrupt>
     1a2:	00 00       	nop
     1a4:	4c c0       	rjmp	.+152    	; 0x23e <__bad_interrupt>
     1a6:	00 00       	nop
     1a8:	4a c0       	rjmp	.+148    	; 0x23e <__bad_interrupt>
     1aa:	00 00       	nop
     1ac:	48 c0       	rjmp	.+144    	; 0x23e <__bad_interrupt>
     1ae:	00 00       	nop
     1b0:	32 c6       	rjmp	.+3172   	; 0xe16 <__vector_108>
     1b2:	00 00       	nop
     1b4:	5d c6       	rjmp	.+3258   	; 0xe70 <__vector_109>
     1b6:	00 00       	nop
     1b8:	88 c6       	rjmp	.+3344   	; 0xeca <__vector_110>
     1ba:	00 00       	nop
     1bc:	b3 c6       	rjmp	.+3430   	; 0xf24 <__vector_111>
     1be:	00 00       	nop
     1c0:	de c6       	rjmp	.+3516   	; 0xf7e <__vector_112>
     1c2:	00 00       	nop
     1c4:	09 c7       	rjmp	.+3602   	; 0xfd8 <__vector_113>
     1c6:	00 00       	nop
     1c8:	3a c0       	rjmp	.+116    	; 0x23e <__bad_interrupt>
     1ca:	00 00       	nop
     1cc:	38 c0       	rjmp	.+112    	; 0x23e <__bad_interrupt>
     1ce:	00 00       	nop
     1d0:	36 c0       	rjmp	.+108    	; 0x23e <__bad_interrupt>
     1d2:	00 00       	nop
     1d4:	34 c0       	rjmp	.+104    	; 0x23e <__bad_interrupt>
     1d6:	00 00       	nop
     1d8:	32 c0       	rjmp	.+100    	; 0x23e <__bad_interrupt>
     1da:	00 00       	nop
     1dc:	30 c0       	rjmp	.+96     	; 0x23e <__bad_interrupt>
     1de:	00 00       	nop
     1e0:	2e c0       	rjmp	.+92     	; 0x23e <__bad_interrupt>
     1e2:	00 00       	nop
     1e4:	2c c0       	rjmp	.+88     	; 0x23e <__bad_interrupt>
     1e6:	00 00       	nop
     1e8:	2a c0       	rjmp	.+84     	; 0x23e <__bad_interrupt>
     1ea:	00 00       	nop
     1ec:	28 c0       	rjmp	.+80     	; 0x23e <__bad_interrupt>
     1ee:	00 00       	nop
     1f0:	26 c0       	rjmp	.+76     	; 0x23e <__bad_interrupt>
     1f2:	00 00       	nop
     1f4:	24 c0       	rjmp	.+72     	; 0x23e <__bad_interrupt>
     1f6:	00 00       	nop
     1f8:	22 c0       	rjmp	.+68     	; 0x23e <__bad_interrupt>
	...

000001fc <__ctors_end>:
     1fc:	11 24       	eor	r1, r1
     1fe:	1f be       	out	0x3f, r1	; 63
     200:	cf ef       	ldi	r28, 0xFF	; 255
     202:	cd bf       	out	0x3d, r28	; 61
     204:	df e5       	ldi	r29, 0x5F	; 95
     206:	de bf       	out	0x3e, r29	; 62
     208:	00 e0       	ldi	r16, 0x00	; 0
     20a:	0c bf       	out	0x3c, r16	; 60

0000020c <__do_copy_data>:
     20c:	10 e2       	ldi	r17, 0x20	; 32
     20e:	a0 e0       	ldi	r26, 0x00	; 0
     210:	b0 e2       	ldi	r27, 0x20	; 32
     212:	ea e5       	ldi	r30, 0x5A	; 90
     214:	f1 e2       	ldi	r31, 0x21	; 33
     216:	00 e0       	ldi	r16, 0x00	; 0
     218:	0b bf       	out	0x3b, r16	; 59
     21a:	02 c0       	rjmp	.+4      	; 0x220 <__do_copy_data+0x14>
     21c:	07 90       	elpm	r0, Z+
     21e:	0d 92       	st	X+, r0
     220:	ae 30       	cpi	r26, 0x0E	; 14
     222:	b1 07       	cpc	r27, r17
     224:	d9 f7       	brne	.-10     	; 0x21c <__do_copy_data+0x10>

00000226 <__do_clear_bss>:
     226:	20 e2       	ldi	r18, 0x20	; 32
     228:	ae e0       	ldi	r26, 0x0E	; 14
     22a:	b0 e2       	ldi	r27, 0x20	; 32
     22c:	01 c0       	rjmp	.+2      	; 0x230 <.do_clear_bss_start>

0000022e <.do_clear_bss_loop>:
     22e:	1d 92       	st	X+, r1

00000230 <.do_clear_bss_start>:
     230:	a2 37       	cpi	r26, 0x72	; 114
     232:	b2 07       	cpc	r27, r18
     234:	e1 f7       	brne	.-8      	; 0x22e <.do_clear_bss_loop>
     236:	0e 94 35 0e 	call	0x1c6a	; 0x1c6a <main>
     23a:	0c 94 ab 10 	jmp	0x2156	; 0x2156 <_exit>

0000023e <__bad_interrupt>:
     23e:	e0 ce       	rjmp	.-576    	; 0x0 <__vectors>

00000240 <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
     240:	cf 93       	push	r28
     242:	df 93       	push	r29
     244:	1f 92       	push	r1
     246:	cd b7       	in	r28, 0x3d	; 61
     248:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
     24a:	80 91 60 20 	lds	r24, 0x2060	; 0x802060 <stdio_base>
     24e:	90 91 61 20 	lds	r25, 0x2061	; 0x802061 <stdio_base+0x1>
     252:	e0 91 58 20 	lds	r30, 0x2058	; 0x802058 <ptr_get>
     256:	f0 91 59 20 	lds	r31, 0x2059	; 0x802059 <ptr_get+0x1>
     25a:	be 01       	movw	r22, r28
     25c:	6f 5f       	subi	r22, 0xFF	; 255
     25e:	7f 4f       	sbci	r23, 0xFF	; 255
     260:	19 95       	eicall
	return c;
     262:	89 81       	ldd	r24, Y+1	; 0x01
}
     264:	08 2e       	mov	r0, r24
     266:	00 0c       	add	r0, r0
     268:	99 0b       	sbc	r25, r25
     26a:	0f 90       	pop	r0
     26c:	df 91       	pop	r29
     26e:	cf 91       	pop	r28
     270:	08 95       	ret

00000272 <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
     272:	cf 93       	push	r28
     274:	df 93       	push	r29
     276:	1f 92       	push	r1
     278:	cd b7       	in	r28, 0x3d	; 61
     27a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     27c:	2f b7       	in	r18, 0x3f	; 63
     27e:	29 83       	std	Y+1, r18	; 0x01
	cpu_irq_disable();
     280:	f8 94       	cli
	return flags;
     282:	49 81       	ldd	r20, Y+1	; 0x01
	Assert(callback);

	flags = cpu_irq_save();

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
     284:	28 2f       	mov	r18, r24
     286:	39 2f       	mov	r19, r25
     288:	21 15       	cp	r18, r1
     28a:	82 e0       	ldi	r24, 0x02	; 2
     28c:	38 07       	cpc	r19, r24
     28e:	29 f4       	brne	.+10     	; 0x29a <adc_set_callback+0x28>
		adca_callback = callback;
     290:	60 93 5c 20 	sts	0x205C, r22	; 0x80205c <adca_callback>
     294:	70 93 5d 20 	sts	0x205D, r23	; 0x80205d <adca_callback+0x1>
     298:	07 c0       	rjmp	.+14     	; 0x2a8 <adc_set_callback+0x36>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
     29a:	20 34       	cpi	r18, 0x40	; 64
     29c:	32 40       	sbci	r19, 0x02	; 2
     29e:	21 f4       	brne	.+8      	; 0x2a8 <adc_set_callback+0x36>
		adcb_callback = callback;
     2a0:	60 93 5a 20 	sts	0x205A, r22	; 0x80205a <adcb_callback>
     2a4:	70 93 5b 20 	sts	0x205B, r23	; 0x80205b <adcb_callback+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     2a8:	4f bf       	out	0x3f, r20	; 63
	{
		Assert(0);
	}

	cpu_irq_restore(flags);
}
     2aa:	0f 90       	pop	r0
     2ac:	df 91       	pop	r29
     2ae:	cf 91       	pop	r28
     2b0:	08 95       	ret

000002b2 <adc_enable_clock>:
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     2b2:	81 15       	cp	r24, r1
     2b4:	22 e0       	ldi	r18, 0x02	; 2
     2b6:	92 07       	cpc	r25, r18
     2b8:	69 f4       	brne	.+26     	; 0x2d4 <adc_enable_clock+0x22>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
     2ba:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <adca_enable_count>
     2be:	91 e0       	ldi	r25, 0x01	; 1
     2c0:	98 0f       	add	r25, r24
     2c2:	90 93 0f 20 	sts	0x200F, r25	; 0x80200f <adca_enable_count>
     2c6:	81 11       	cpse	r24, r1
     2c8:	14 c0       	rjmp	.+40     	; 0x2f2 <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     2ca:	62 e0       	ldi	r22, 0x02	; 2
     2cc:	81 e0       	ldi	r24, 0x01	; 1
     2ce:	0c 94 e8 0d 	jmp	0x1bd0	; 0x1bd0 <sysclk_enable_module>
     2d2:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     2d4:	80 34       	cpi	r24, 0x40	; 64
     2d6:	92 40       	sbci	r25, 0x02	; 2
     2d8:	61 f4       	brne	.+24     	; 0x2f2 <adc_enable_clock+0x40>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
     2da:	80 91 0e 20 	lds	r24, 0x200E	; 0x80200e <__data_end>
     2de:	91 e0       	ldi	r25, 0x01	; 1
     2e0:	98 0f       	add	r25, r24
     2e2:	90 93 0e 20 	sts	0x200E, r25	; 0x80200e <__data_end>
     2e6:	81 11       	cpse	r24, r1
     2e8:	04 c0       	rjmp	.+8      	; 0x2f2 <adc_enable_clock+0x40>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     2ea:	62 e0       	ldi	r22, 0x02	; 2
     2ec:	82 e0       	ldi	r24, 0x02	; 2
     2ee:	0c 94 e8 0d 	jmp	0x1bd0	; 0x1bd0 <sysclk_enable_module>
     2f2:	08 95       	ret

000002f4 <adc_disable_clock>:
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
     2f4:	81 15       	cp	r24, r1
     2f6:	22 e0       	ldi	r18, 0x02	; 2
     2f8:	92 07       	cpc	r25, r18
     2fa:	61 f4       	brne	.+24     	; 0x314 <adc_disable_clock+0x20>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
     2fc:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <adca_enable_count>
     300:	81 50       	subi	r24, 0x01	; 1
     302:	80 93 0f 20 	sts	0x200F, r24	; 0x80200f <adca_enable_count>
     306:	81 11       	cpse	r24, r1
     308:	13 c0       	rjmp	.+38     	; 0x330 <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
     30a:	62 e0       	ldi	r22, 0x02	; 2
     30c:	81 e0       	ldi	r24, 0x01	; 1
     30e:	0c 94 fe 0d 	jmp	0x1bfc	; 0x1bfc <sysclk_disable_module>
     312:	08 95       	ret
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
     314:	80 34       	cpi	r24, 0x40	; 64
     316:	92 40       	sbci	r25, 0x02	; 2
     318:	59 f4       	brne	.+22     	; 0x330 <adc_disable_clock+0x3c>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
     31a:	80 91 0e 20 	lds	r24, 0x200E	; 0x80200e <__data_end>
     31e:	81 50       	subi	r24, 0x01	; 1
     320:	80 93 0e 20 	sts	0x200E, r24	; 0x80200e <__data_end>
     324:	81 11       	cpse	r24, r1
     326:	04 c0       	rjmp	.+8      	; 0x330 <adc_disable_clock+0x3c>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
     328:	62 e0       	ldi	r22, 0x02	; 2
     32a:	82 e0       	ldi	r24, 0x02	; 2
     32c:	0c 94 fe 0d 	jmp	0x1bfc	; 0x1bfc <sysclk_disable_module>
     330:	08 95       	ret

00000332 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
     332:	ef 92       	push	r14
     334:	ff 92       	push	r15
     336:	1f 93       	push	r17
     338:	cf 93       	push	r28
     33a:	df 93       	push	r29
     33c:	1f 92       	push	r1
     33e:	1f 92       	push	r1
     340:	cd b7       	in	r28, 0x3d	; 61
     342:	de b7       	in	r29, 0x3e	; 62
     344:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     346:	8f b7       	in	r24, 0x3f	; 63
     348:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     34a:	f8 94       	cli
	return flags;
     34c:	19 81       	ldd	r17, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();
	adc_enable_clock(adc);
     34e:	c7 01       	movw	r24, r14
     350:	b0 df       	rcall	.-160    	; 0x2b2 <adc_enable_clock>
	adc->CTRLA |= ADC_ENABLE_bm;
     352:	f7 01       	movw	r30, r14
     354:	80 81       	ld	r24, Z
     356:	81 60       	ori	r24, 0x01	; 1
     358:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     35a:	1f bf       	out	0x3f, r17	; 63
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
     35c:	80 91 63 20 	lds	r24, 0x2063	; 0x802063 <sleepmgr_locks+0x1>
     360:	8f 3f       	cpi	r24, 0xFF	; 255
     362:	09 f4       	brne	.+2      	; 0x366 <adc_enable+0x34>
     364:	ff cf       	rjmp	.-2      	; 0x364 <adc_enable+0x32>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     366:	8f b7       	in	r24, 0x3f	; 63
     368:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
     36a:	f8 94       	cli
	return flags;
     36c:	9a 81       	ldd	r25, Y+2	; 0x02
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
     36e:	e2 e6       	ldi	r30, 0x62	; 98
     370:	f0 e2       	ldi	r31, 0x20	; 32
     372:	81 81       	ldd	r24, Z+1	; 0x01
     374:	8f 5f       	subi	r24, 0xFF	; 255
     376:	81 83       	std	Z+1, r24	; 0x01
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     378:	9f bf       	out	0x3f, r25	; 63
	cpu_irq_restore(flags);

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
}
     37a:	0f 90       	pop	r0
     37c:	0f 90       	pop	r0
     37e:	df 91       	pop	r29
     380:	cf 91       	pop	r28
     382:	1f 91       	pop	r17
     384:	ff 90       	pop	r15
     386:	ef 90       	pop	r14
     388:	08 95       	ret

0000038a <__vector_14>:
 *
 * This function will handle interrupt on Timer Counter CO overflow and
 * call the callback function.
 */
ISR(TCC0_OVF_vect)
{
     38a:	1f 92       	push	r1
     38c:	0f 92       	push	r0
     38e:	0f b6       	in	r0, 0x3f	; 63
     390:	0f 92       	push	r0
     392:	11 24       	eor	r1, r1
     394:	0b b6       	in	r0, 0x3b	; 59
     396:	0f 92       	push	r0
     398:	2f 93       	push	r18
     39a:	3f 93       	push	r19
     39c:	4f 93       	push	r20
     39e:	5f 93       	push	r21
     3a0:	6f 93       	push	r22
     3a2:	7f 93       	push	r23
     3a4:	8f 93       	push	r24
     3a6:	9f 93       	push	r25
     3a8:	af 93       	push	r26
     3aa:	bf 93       	push	r27
     3ac:	ef 93       	push	r30
     3ae:	ff 93       	push	r31
	if (tc_tcc0_ovf_callback) {
     3b0:	e0 91 56 20 	lds	r30, 0x2056	; 0x802056 <tc_tcc0_ovf_callback>
     3b4:	f0 91 57 20 	lds	r31, 0x2057	; 0x802057 <tc_tcc0_ovf_callback+0x1>
     3b8:	30 97       	sbiw	r30, 0x00	; 0
     3ba:	09 f0       	breq	.+2      	; 0x3be <__vector_14+0x34>
		tc_tcc0_ovf_callback();
     3bc:	19 95       	eicall
	}
}
     3be:	ff 91       	pop	r31
     3c0:	ef 91       	pop	r30
     3c2:	bf 91       	pop	r27
     3c4:	af 91       	pop	r26
     3c6:	9f 91       	pop	r25
     3c8:	8f 91       	pop	r24
     3ca:	7f 91       	pop	r23
     3cc:	6f 91       	pop	r22
     3ce:	5f 91       	pop	r21
     3d0:	4f 91       	pop	r20
     3d2:	3f 91       	pop	r19
     3d4:	2f 91       	pop	r18
     3d6:	0f 90       	pop	r0
     3d8:	0b be       	out	0x3b, r0	; 59
     3da:	0f 90       	pop	r0
     3dc:	0f be       	out	0x3f, r0	; 63
     3de:	0f 90       	pop	r0
     3e0:	1f 90       	pop	r1
     3e2:	18 95       	reti

000003e4 <__vector_15>:
 *
 * This function will handle interrupt on Timer Counter CO error and
 * call the callback function.
 */
ISR(TCC0_ERR_vect)
{
     3e4:	1f 92       	push	r1
     3e6:	0f 92       	push	r0
     3e8:	0f b6       	in	r0, 0x3f	; 63
     3ea:	0f 92       	push	r0
     3ec:	11 24       	eor	r1, r1
     3ee:	0b b6       	in	r0, 0x3b	; 59
     3f0:	0f 92       	push	r0
     3f2:	2f 93       	push	r18
     3f4:	3f 93       	push	r19
     3f6:	4f 93       	push	r20
     3f8:	5f 93       	push	r21
     3fa:	6f 93       	push	r22
     3fc:	7f 93       	push	r23
     3fe:	8f 93       	push	r24
     400:	9f 93       	push	r25
     402:	af 93       	push	r26
     404:	bf 93       	push	r27
     406:	ef 93       	push	r30
     408:	ff 93       	push	r31
	if (tc_tcc0_err_callback) {
     40a:	e0 91 54 20 	lds	r30, 0x2054	; 0x802054 <tc_tcc0_err_callback>
     40e:	f0 91 55 20 	lds	r31, 0x2055	; 0x802055 <tc_tcc0_err_callback+0x1>
     412:	30 97       	sbiw	r30, 0x00	; 0
     414:	09 f0       	breq	.+2      	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
		tc_tcc0_err_callback();
     416:	19 95       	eicall
	}
}
     418:	ff 91       	pop	r31
     41a:	ef 91       	pop	r30
     41c:	bf 91       	pop	r27
     41e:	af 91       	pop	r26
     420:	9f 91       	pop	r25
     422:	8f 91       	pop	r24
     424:	7f 91       	pop	r23
     426:	6f 91       	pop	r22
     428:	5f 91       	pop	r21
     42a:	4f 91       	pop	r20
     42c:	3f 91       	pop	r19
     42e:	2f 91       	pop	r18
     430:	0f 90       	pop	r0
     432:	0b be       	out	0x3b, r0	; 59
     434:	0f 90       	pop	r0
     436:	0f be       	out	0x3f, r0	; 63
     438:	0f 90       	pop	r0
     43a:	1f 90       	pop	r1
     43c:	18 95       	reti

0000043e <__vector_16>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC0_CCA_vect)
{
     43e:	1f 92       	push	r1
     440:	0f 92       	push	r0
     442:	0f b6       	in	r0, 0x3f	; 63
     444:	0f 92       	push	r0
     446:	11 24       	eor	r1, r1
     448:	0b b6       	in	r0, 0x3b	; 59
     44a:	0f 92       	push	r0
     44c:	2f 93       	push	r18
     44e:	3f 93       	push	r19
     450:	4f 93       	push	r20
     452:	5f 93       	push	r21
     454:	6f 93       	push	r22
     456:	7f 93       	push	r23
     458:	8f 93       	push	r24
     45a:	9f 93       	push	r25
     45c:	af 93       	push	r26
     45e:	bf 93       	push	r27
     460:	ef 93       	push	r30
     462:	ff 93       	push	r31
	if (tc_tcc0_cca_callback) {
     464:	e0 91 52 20 	lds	r30, 0x2052	; 0x802052 <tc_tcc0_cca_callback>
     468:	f0 91 53 20 	lds	r31, 0x2053	; 0x802053 <tc_tcc0_cca_callback+0x1>
     46c:	30 97       	sbiw	r30, 0x00	; 0
     46e:	09 f0       	breq	.+2      	; 0x472 <__vector_16+0x34>
		tc_tcc0_cca_callback();
     470:	19 95       	eicall
	}
}
     472:	ff 91       	pop	r31
     474:	ef 91       	pop	r30
     476:	bf 91       	pop	r27
     478:	af 91       	pop	r26
     47a:	9f 91       	pop	r25
     47c:	8f 91       	pop	r24
     47e:	7f 91       	pop	r23
     480:	6f 91       	pop	r22
     482:	5f 91       	pop	r21
     484:	4f 91       	pop	r20
     486:	3f 91       	pop	r19
     488:	2f 91       	pop	r18
     48a:	0f 90       	pop	r0
     48c:	0b be       	out	0x3b, r0	; 59
     48e:	0f 90       	pop	r0
     490:	0f be       	out	0x3f, r0	; 63
     492:	0f 90       	pop	r0
     494:	1f 90       	pop	r1
     496:	18 95       	reti

00000498 <__vector_17>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC0_CCB_vect)
{
     498:	1f 92       	push	r1
     49a:	0f 92       	push	r0
     49c:	0f b6       	in	r0, 0x3f	; 63
     49e:	0f 92       	push	r0
     4a0:	11 24       	eor	r1, r1
     4a2:	0b b6       	in	r0, 0x3b	; 59
     4a4:	0f 92       	push	r0
     4a6:	2f 93       	push	r18
     4a8:	3f 93       	push	r19
     4aa:	4f 93       	push	r20
     4ac:	5f 93       	push	r21
     4ae:	6f 93       	push	r22
     4b0:	7f 93       	push	r23
     4b2:	8f 93       	push	r24
     4b4:	9f 93       	push	r25
     4b6:	af 93       	push	r26
     4b8:	bf 93       	push	r27
     4ba:	ef 93       	push	r30
     4bc:	ff 93       	push	r31
	if (tc_tcc0_ccb_callback) {
     4be:	e0 91 50 20 	lds	r30, 0x2050	; 0x802050 <tc_tcc0_ccb_callback>
     4c2:	f0 91 51 20 	lds	r31, 0x2051	; 0x802051 <tc_tcc0_ccb_callback+0x1>
     4c6:	30 97       	sbiw	r30, 0x00	; 0
     4c8:	09 f0       	breq	.+2      	; 0x4cc <__vector_17+0x34>
		tc_tcc0_ccb_callback();
     4ca:	19 95       	eicall
	}
}
     4cc:	ff 91       	pop	r31
     4ce:	ef 91       	pop	r30
     4d0:	bf 91       	pop	r27
     4d2:	af 91       	pop	r26
     4d4:	9f 91       	pop	r25
     4d6:	8f 91       	pop	r24
     4d8:	7f 91       	pop	r23
     4da:	6f 91       	pop	r22
     4dc:	5f 91       	pop	r21
     4de:	4f 91       	pop	r20
     4e0:	3f 91       	pop	r19
     4e2:	2f 91       	pop	r18
     4e4:	0f 90       	pop	r0
     4e6:	0b be       	out	0x3b, r0	; 59
     4e8:	0f 90       	pop	r0
     4ea:	0f be       	out	0x3f, r0	; 63
     4ec:	0f 90       	pop	r0
     4ee:	1f 90       	pop	r1
     4f0:	18 95       	reti

000004f2 <__vector_18>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureC and
 * call the callback function.
 */
ISR(TCC0_CCC_vect)
{
     4f2:	1f 92       	push	r1
     4f4:	0f 92       	push	r0
     4f6:	0f b6       	in	r0, 0x3f	; 63
     4f8:	0f 92       	push	r0
     4fa:	11 24       	eor	r1, r1
     4fc:	0b b6       	in	r0, 0x3b	; 59
     4fe:	0f 92       	push	r0
     500:	2f 93       	push	r18
     502:	3f 93       	push	r19
     504:	4f 93       	push	r20
     506:	5f 93       	push	r21
     508:	6f 93       	push	r22
     50a:	7f 93       	push	r23
     50c:	8f 93       	push	r24
     50e:	9f 93       	push	r25
     510:	af 93       	push	r26
     512:	bf 93       	push	r27
     514:	ef 93       	push	r30
     516:	ff 93       	push	r31
	if (tc_tcc0_ccc_callback) {
     518:	e0 91 4e 20 	lds	r30, 0x204E	; 0x80204e <tc_tcc0_ccc_callback>
     51c:	f0 91 4f 20 	lds	r31, 0x204F	; 0x80204f <tc_tcc0_ccc_callback+0x1>
     520:	30 97       	sbiw	r30, 0x00	; 0
     522:	09 f0       	breq	.+2      	; 0x526 <__vector_18+0x34>
		tc_tcc0_ccc_callback();
     524:	19 95       	eicall
	}
}
     526:	ff 91       	pop	r31
     528:	ef 91       	pop	r30
     52a:	bf 91       	pop	r27
     52c:	af 91       	pop	r26
     52e:	9f 91       	pop	r25
     530:	8f 91       	pop	r24
     532:	7f 91       	pop	r23
     534:	6f 91       	pop	r22
     536:	5f 91       	pop	r21
     538:	4f 91       	pop	r20
     53a:	3f 91       	pop	r19
     53c:	2f 91       	pop	r18
     53e:	0f 90       	pop	r0
     540:	0b be       	out	0x3b, r0	; 59
     542:	0f 90       	pop	r0
     544:	0f be       	out	0x3f, r0	; 63
     546:	0f 90       	pop	r0
     548:	1f 90       	pop	r1
     54a:	18 95       	reti

0000054c <__vector_19>:
 *
 * This function will handle interrupt on Timer Counter CO Compare/CaptureD and
 * call the callback function.
 */
ISR(TCC0_CCD_vect)
{
     54c:	1f 92       	push	r1
     54e:	0f 92       	push	r0
     550:	0f b6       	in	r0, 0x3f	; 63
     552:	0f 92       	push	r0
     554:	11 24       	eor	r1, r1
     556:	0b b6       	in	r0, 0x3b	; 59
     558:	0f 92       	push	r0
     55a:	2f 93       	push	r18
     55c:	3f 93       	push	r19
     55e:	4f 93       	push	r20
     560:	5f 93       	push	r21
     562:	6f 93       	push	r22
     564:	7f 93       	push	r23
     566:	8f 93       	push	r24
     568:	9f 93       	push	r25
     56a:	af 93       	push	r26
     56c:	bf 93       	push	r27
     56e:	ef 93       	push	r30
     570:	ff 93       	push	r31
	if (tc_tcc0_ccd_callback) {
     572:	e0 91 4c 20 	lds	r30, 0x204C	; 0x80204c <tc_tcc0_ccd_callback>
     576:	f0 91 4d 20 	lds	r31, 0x204D	; 0x80204d <tc_tcc0_ccd_callback+0x1>
     57a:	30 97       	sbiw	r30, 0x00	; 0
     57c:	09 f0       	breq	.+2      	; 0x580 <__vector_19+0x34>
		tc_tcc0_ccd_callback();
     57e:	19 95       	eicall
	}
}
     580:	ff 91       	pop	r31
     582:	ef 91       	pop	r30
     584:	bf 91       	pop	r27
     586:	af 91       	pop	r26
     588:	9f 91       	pop	r25
     58a:	8f 91       	pop	r24
     58c:	7f 91       	pop	r23
     58e:	6f 91       	pop	r22
     590:	5f 91       	pop	r21
     592:	4f 91       	pop	r20
     594:	3f 91       	pop	r19
     596:	2f 91       	pop	r18
     598:	0f 90       	pop	r0
     59a:	0b be       	out	0x3b, r0	; 59
     59c:	0f 90       	pop	r0
     59e:	0f be       	out	0x3f, r0	; 63
     5a0:	0f 90       	pop	r0
     5a2:	1f 90       	pop	r1
     5a4:	18 95       	reti

000005a6 <__vector_20>:
 *
 * This function will handle interrupt on Timer Counter C1 overflow and
 * call the callback function.
 */
ISR(TCC1_OVF_vect)
{
     5a6:	1f 92       	push	r1
     5a8:	0f 92       	push	r0
     5aa:	0f b6       	in	r0, 0x3f	; 63
     5ac:	0f 92       	push	r0
     5ae:	11 24       	eor	r1, r1
     5b0:	0b b6       	in	r0, 0x3b	; 59
     5b2:	0f 92       	push	r0
     5b4:	2f 93       	push	r18
     5b6:	3f 93       	push	r19
     5b8:	4f 93       	push	r20
     5ba:	5f 93       	push	r21
     5bc:	6f 93       	push	r22
     5be:	7f 93       	push	r23
     5c0:	8f 93       	push	r24
     5c2:	9f 93       	push	r25
     5c4:	af 93       	push	r26
     5c6:	bf 93       	push	r27
     5c8:	ef 93       	push	r30
     5ca:	ff 93       	push	r31
	if (tc_tcc1_ovf_callback) {
     5cc:	e0 91 4a 20 	lds	r30, 0x204A	; 0x80204a <tc_tcc1_ovf_callback>
     5d0:	f0 91 4b 20 	lds	r31, 0x204B	; 0x80204b <tc_tcc1_ovf_callback+0x1>
     5d4:	30 97       	sbiw	r30, 0x00	; 0
     5d6:	09 f0       	breq	.+2      	; 0x5da <__vector_20+0x34>
		tc_tcc1_ovf_callback();
     5d8:	19 95       	eicall
	}
}
     5da:	ff 91       	pop	r31
     5dc:	ef 91       	pop	r30
     5de:	bf 91       	pop	r27
     5e0:	af 91       	pop	r26
     5e2:	9f 91       	pop	r25
     5e4:	8f 91       	pop	r24
     5e6:	7f 91       	pop	r23
     5e8:	6f 91       	pop	r22
     5ea:	5f 91       	pop	r21
     5ec:	4f 91       	pop	r20
     5ee:	3f 91       	pop	r19
     5f0:	2f 91       	pop	r18
     5f2:	0f 90       	pop	r0
     5f4:	0b be       	out	0x3b, r0	; 59
     5f6:	0f 90       	pop	r0
     5f8:	0f be       	out	0x3f, r0	; 63
     5fa:	0f 90       	pop	r0
     5fc:	1f 90       	pop	r1
     5fe:	18 95       	reti

00000600 <__vector_21>:
 *
 * This function will handle interrupt on Timer Counter C1 error and
 * call the callback function.
 */
ISR(TCC1_ERR_vect)
{
     600:	1f 92       	push	r1
     602:	0f 92       	push	r0
     604:	0f b6       	in	r0, 0x3f	; 63
     606:	0f 92       	push	r0
     608:	11 24       	eor	r1, r1
     60a:	0b b6       	in	r0, 0x3b	; 59
     60c:	0f 92       	push	r0
     60e:	2f 93       	push	r18
     610:	3f 93       	push	r19
     612:	4f 93       	push	r20
     614:	5f 93       	push	r21
     616:	6f 93       	push	r22
     618:	7f 93       	push	r23
     61a:	8f 93       	push	r24
     61c:	9f 93       	push	r25
     61e:	af 93       	push	r26
     620:	bf 93       	push	r27
     622:	ef 93       	push	r30
     624:	ff 93       	push	r31
	if (tc_tcc1_err_callback) {
     626:	e0 91 48 20 	lds	r30, 0x2048	; 0x802048 <tc_tcc1_err_callback>
     62a:	f0 91 49 20 	lds	r31, 0x2049	; 0x802049 <tc_tcc1_err_callback+0x1>
     62e:	30 97       	sbiw	r30, 0x00	; 0
     630:	09 f0       	breq	.+2      	; 0x634 <__vector_21+0x34>
		tc_tcc1_err_callback();
     632:	19 95       	eicall
	}
}
     634:	ff 91       	pop	r31
     636:	ef 91       	pop	r30
     638:	bf 91       	pop	r27
     63a:	af 91       	pop	r26
     63c:	9f 91       	pop	r25
     63e:	8f 91       	pop	r24
     640:	7f 91       	pop	r23
     642:	6f 91       	pop	r22
     644:	5f 91       	pop	r21
     646:	4f 91       	pop	r20
     648:	3f 91       	pop	r19
     64a:	2f 91       	pop	r18
     64c:	0f 90       	pop	r0
     64e:	0b be       	out	0x3b, r0	; 59
     650:	0f 90       	pop	r0
     652:	0f be       	out	0x3f, r0	; 63
     654:	0f 90       	pop	r0
     656:	1f 90       	pop	r1
     658:	18 95       	reti

0000065a <__vector_22>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCC1_CCA_vect)
{
     65a:	1f 92       	push	r1
     65c:	0f 92       	push	r0
     65e:	0f b6       	in	r0, 0x3f	; 63
     660:	0f 92       	push	r0
     662:	11 24       	eor	r1, r1
     664:	0b b6       	in	r0, 0x3b	; 59
     666:	0f 92       	push	r0
     668:	2f 93       	push	r18
     66a:	3f 93       	push	r19
     66c:	4f 93       	push	r20
     66e:	5f 93       	push	r21
     670:	6f 93       	push	r22
     672:	7f 93       	push	r23
     674:	8f 93       	push	r24
     676:	9f 93       	push	r25
     678:	af 93       	push	r26
     67a:	bf 93       	push	r27
     67c:	ef 93       	push	r30
     67e:	ff 93       	push	r31
	if (tc_tcc1_cca_callback) {
     680:	e0 91 46 20 	lds	r30, 0x2046	; 0x802046 <tc_tcc1_cca_callback>
     684:	f0 91 47 20 	lds	r31, 0x2047	; 0x802047 <tc_tcc1_cca_callback+0x1>
     688:	30 97       	sbiw	r30, 0x00	; 0
     68a:	09 f0       	breq	.+2      	; 0x68e <__vector_22+0x34>
		tc_tcc1_cca_callback();
     68c:	19 95       	eicall
	}
}
     68e:	ff 91       	pop	r31
     690:	ef 91       	pop	r30
     692:	bf 91       	pop	r27
     694:	af 91       	pop	r26
     696:	9f 91       	pop	r25
     698:	8f 91       	pop	r24
     69a:	7f 91       	pop	r23
     69c:	6f 91       	pop	r22
     69e:	5f 91       	pop	r21
     6a0:	4f 91       	pop	r20
     6a2:	3f 91       	pop	r19
     6a4:	2f 91       	pop	r18
     6a6:	0f 90       	pop	r0
     6a8:	0b be       	out	0x3b, r0	; 59
     6aa:	0f 90       	pop	r0
     6ac:	0f be       	out	0x3f, r0	; 63
     6ae:	0f 90       	pop	r0
     6b0:	1f 90       	pop	r1
     6b2:	18 95       	reti

000006b4 <__vector_23>:
 *
 * This function will handle interrupt on Timer Counter C1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCC1_CCB_vect)
{
     6b4:	1f 92       	push	r1
     6b6:	0f 92       	push	r0
     6b8:	0f b6       	in	r0, 0x3f	; 63
     6ba:	0f 92       	push	r0
     6bc:	11 24       	eor	r1, r1
     6be:	0b b6       	in	r0, 0x3b	; 59
     6c0:	0f 92       	push	r0
     6c2:	2f 93       	push	r18
     6c4:	3f 93       	push	r19
     6c6:	4f 93       	push	r20
     6c8:	5f 93       	push	r21
     6ca:	6f 93       	push	r22
     6cc:	7f 93       	push	r23
     6ce:	8f 93       	push	r24
     6d0:	9f 93       	push	r25
     6d2:	af 93       	push	r26
     6d4:	bf 93       	push	r27
     6d6:	ef 93       	push	r30
     6d8:	ff 93       	push	r31
	if (tc_tcc1_ccb_callback) {
     6da:	e0 91 44 20 	lds	r30, 0x2044	; 0x802044 <tc_tcc1_ccb_callback>
     6de:	f0 91 45 20 	lds	r31, 0x2045	; 0x802045 <tc_tcc1_ccb_callback+0x1>
     6e2:	30 97       	sbiw	r30, 0x00	; 0
     6e4:	09 f0       	breq	.+2      	; 0x6e8 <__vector_23+0x34>
		tc_tcc1_ccb_callback();
     6e6:	19 95       	eicall
	}
}
     6e8:	ff 91       	pop	r31
     6ea:	ef 91       	pop	r30
     6ec:	bf 91       	pop	r27
     6ee:	af 91       	pop	r26
     6f0:	9f 91       	pop	r25
     6f2:	8f 91       	pop	r24
     6f4:	7f 91       	pop	r23
     6f6:	6f 91       	pop	r22
     6f8:	5f 91       	pop	r21
     6fa:	4f 91       	pop	r20
     6fc:	3f 91       	pop	r19
     6fe:	2f 91       	pop	r18
     700:	0f 90       	pop	r0
     702:	0b be       	out	0x3b, r0	; 59
     704:	0f 90       	pop	r0
     706:	0f be       	out	0x3f, r0	; 63
     708:	0f 90       	pop	r0
     70a:	1f 90       	pop	r1
     70c:	18 95       	reti

0000070e <__vector_77>:
 *
 * This function will handle interrupt on Timer Counter D0 overflow and
 * call the callback function.
 */
ISR(TCD0_OVF_vect)
{
     70e:	1f 92       	push	r1
     710:	0f 92       	push	r0
     712:	0f b6       	in	r0, 0x3f	; 63
     714:	0f 92       	push	r0
     716:	11 24       	eor	r1, r1
     718:	0b b6       	in	r0, 0x3b	; 59
     71a:	0f 92       	push	r0
     71c:	2f 93       	push	r18
     71e:	3f 93       	push	r19
     720:	4f 93       	push	r20
     722:	5f 93       	push	r21
     724:	6f 93       	push	r22
     726:	7f 93       	push	r23
     728:	8f 93       	push	r24
     72a:	9f 93       	push	r25
     72c:	af 93       	push	r26
     72e:	bf 93       	push	r27
     730:	ef 93       	push	r30
     732:	ff 93       	push	r31
	if (tc_tcd0_ovf_callback) {
     734:	e0 91 42 20 	lds	r30, 0x2042	; 0x802042 <tc_tcd0_ovf_callback>
     738:	f0 91 43 20 	lds	r31, 0x2043	; 0x802043 <tc_tcd0_ovf_callback+0x1>
     73c:	30 97       	sbiw	r30, 0x00	; 0
     73e:	09 f0       	breq	.+2      	; 0x742 <__vector_77+0x34>
		tc_tcd0_ovf_callback();
     740:	19 95       	eicall
	}
}
     742:	ff 91       	pop	r31
     744:	ef 91       	pop	r30
     746:	bf 91       	pop	r27
     748:	af 91       	pop	r26
     74a:	9f 91       	pop	r25
     74c:	8f 91       	pop	r24
     74e:	7f 91       	pop	r23
     750:	6f 91       	pop	r22
     752:	5f 91       	pop	r21
     754:	4f 91       	pop	r20
     756:	3f 91       	pop	r19
     758:	2f 91       	pop	r18
     75a:	0f 90       	pop	r0
     75c:	0b be       	out	0x3b, r0	; 59
     75e:	0f 90       	pop	r0
     760:	0f be       	out	0x3f, r0	; 63
     762:	0f 90       	pop	r0
     764:	1f 90       	pop	r1
     766:	18 95       	reti

00000768 <__vector_78>:
 *
 * This function will handle interrupt on Timer Counter D0 error and
 * call the callback function.
 */
ISR(TCD0_ERR_vect)
{
     768:	1f 92       	push	r1
     76a:	0f 92       	push	r0
     76c:	0f b6       	in	r0, 0x3f	; 63
     76e:	0f 92       	push	r0
     770:	11 24       	eor	r1, r1
     772:	0b b6       	in	r0, 0x3b	; 59
     774:	0f 92       	push	r0
     776:	2f 93       	push	r18
     778:	3f 93       	push	r19
     77a:	4f 93       	push	r20
     77c:	5f 93       	push	r21
     77e:	6f 93       	push	r22
     780:	7f 93       	push	r23
     782:	8f 93       	push	r24
     784:	9f 93       	push	r25
     786:	af 93       	push	r26
     788:	bf 93       	push	r27
     78a:	ef 93       	push	r30
     78c:	ff 93       	push	r31
	if (tc_tcd0_err_callback) {
     78e:	e0 91 40 20 	lds	r30, 0x2040	; 0x802040 <tc_tcd0_err_callback>
     792:	f0 91 41 20 	lds	r31, 0x2041	; 0x802041 <tc_tcd0_err_callback+0x1>
     796:	30 97       	sbiw	r30, 0x00	; 0
     798:	09 f0       	breq	.+2      	; 0x79c <__vector_78+0x34>
		tc_tcd0_err_callback();
     79a:	19 95       	eicall
	}
}
     79c:	ff 91       	pop	r31
     79e:	ef 91       	pop	r30
     7a0:	bf 91       	pop	r27
     7a2:	af 91       	pop	r26
     7a4:	9f 91       	pop	r25
     7a6:	8f 91       	pop	r24
     7a8:	7f 91       	pop	r23
     7aa:	6f 91       	pop	r22
     7ac:	5f 91       	pop	r21
     7ae:	4f 91       	pop	r20
     7b0:	3f 91       	pop	r19
     7b2:	2f 91       	pop	r18
     7b4:	0f 90       	pop	r0
     7b6:	0b be       	out	0x3b, r0	; 59
     7b8:	0f 90       	pop	r0
     7ba:	0f be       	out	0x3f, r0	; 63
     7bc:	0f 90       	pop	r0
     7be:	1f 90       	pop	r1
     7c0:	18 95       	reti

000007c2 <__vector_79>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD0_CCA_vect)
{
     7c2:	1f 92       	push	r1
     7c4:	0f 92       	push	r0
     7c6:	0f b6       	in	r0, 0x3f	; 63
     7c8:	0f 92       	push	r0
     7ca:	11 24       	eor	r1, r1
     7cc:	0b b6       	in	r0, 0x3b	; 59
     7ce:	0f 92       	push	r0
     7d0:	2f 93       	push	r18
     7d2:	3f 93       	push	r19
     7d4:	4f 93       	push	r20
     7d6:	5f 93       	push	r21
     7d8:	6f 93       	push	r22
     7da:	7f 93       	push	r23
     7dc:	8f 93       	push	r24
     7de:	9f 93       	push	r25
     7e0:	af 93       	push	r26
     7e2:	bf 93       	push	r27
     7e4:	ef 93       	push	r30
     7e6:	ff 93       	push	r31
	if (tc_tcd0_cca_callback) {
     7e8:	e0 91 3e 20 	lds	r30, 0x203E	; 0x80203e <tc_tcd0_cca_callback>
     7ec:	f0 91 3f 20 	lds	r31, 0x203F	; 0x80203f <tc_tcd0_cca_callback+0x1>
     7f0:	30 97       	sbiw	r30, 0x00	; 0
     7f2:	09 f0       	breq	.+2      	; 0x7f6 <__vector_79+0x34>
		tc_tcd0_cca_callback();
     7f4:	19 95       	eicall
	}
}
     7f6:	ff 91       	pop	r31
     7f8:	ef 91       	pop	r30
     7fa:	bf 91       	pop	r27
     7fc:	af 91       	pop	r26
     7fe:	9f 91       	pop	r25
     800:	8f 91       	pop	r24
     802:	7f 91       	pop	r23
     804:	6f 91       	pop	r22
     806:	5f 91       	pop	r21
     808:	4f 91       	pop	r20
     80a:	3f 91       	pop	r19
     80c:	2f 91       	pop	r18
     80e:	0f 90       	pop	r0
     810:	0b be       	out	0x3b, r0	; 59
     812:	0f 90       	pop	r0
     814:	0f be       	out	0x3f, r0	; 63
     816:	0f 90       	pop	r0
     818:	1f 90       	pop	r1
     81a:	18 95       	reti

0000081c <__vector_80>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD0_CCB_vect)
{
     81c:	1f 92       	push	r1
     81e:	0f 92       	push	r0
     820:	0f b6       	in	r0, 0x3f	; 63
     822:	0f 92       	push	r0
     824:	11 24       	eor	r1, r1
     826:	0b b6       	in	r0, 0x3b	; 59
     828:	0f 92       	push	r0
     82a:	2f 93       	push	r18
     82c:	3f 93       	push	r19
     82e:	4f 93       	push	r20
     830:	5f 93       	push	r21
     832:	6f 93       	push	r22
     834:	7f 93       	push	r23
     836:	8f 93       	push	r24
     838:	9f 93       	push	r25
     83a:	af 93       	push	r26
     83c:	bf 93       	push	r27
     83e:	ef 93       	push	r30
     840:	ff 93       	push	r31
	if (tc_tcd0_ccb_callback) {
     842:	e0 91 3c 20 	lds	r30, 0x203C	; 0x80203c <tc_tcd0_ccb_callback>
     846:	f0 91 3d 20 	lds	r31, 0x203D	; 0x80203d <tc_tcd0_ccb_callback+0x1>
     84a:	30 97       	sbiw	r30, 0x00	; 0
     84c:	09 f0       	breq	.+2      	; 0x850 <__vector_80+0x34>
		tc_tcd0_ccb_callback();
     84e:	19 95       	eicall
	}
}
     850:	ff 91       	pop	r31
     852:	ef 91       	pop	r30
     854:	bf 91       	pop	r27
     856:	af 91       	pop	r26
     858:	9f 91       	pop	r25
     85a:	8f 91       	pop	r24
     85c:	7f 91       	pop	r23
     85e:	6f 91       	pop	r22
     860:	5f 91       	pop	r21
     862:	4f 91       	pop	r20
     864:	3f 91       	pop	r19
     866:	2f 91       	pop	r18
     868:	0f 90       	pop	r0
     86a:	0b be       	out	0x3b, r0	; 59
     86c:	0f 90       	pop	r0
     86e:	0f be       	out	0x3f, r0	; 63
     870:	0f 90       	pop	r0
     872:	1f 90       	pop	r1
     874:	18 95       	reti

00000876 <__vector_81>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCD0_CCC_vect)
{
     876:	1f 92       	push	r1
     878:	0f 92       	push	r0
     87a:	0f b6       	in	r0, 0x3f	; 63
     87c:	0f 92       	push	r0
     87e:	11 24       	eor	r1, r1
     880:	0b b6       	in	r0, 0x3b	; 59
     882:	0f 92       	push	r0
     884:	2f 93       	push	r18
     886:	3f 93       	push	r19
     888:	4f 93       	push	r20
     88a:	5f 93       	push	r21
     88c:	6f 93       	push	r22
     88e:	7f 93       	push	r23
     890:	8f 93       	push	r24
     892:	9f 93       	push	r25
     894:	af 93       	push	r26
     896:	bf 93       	push	r27
     898:	ef 93       	push	r30
     89a:	ff 93       	push	r31
	if (tc_tcd0_ccc_callback) {
     89c:	e0 91 3a 20 	lds	r30, 0x203A	; 0x80203a <tc_tcd0_ccc_callback>
     8a0:	f0 91 3b 20 	lds	r31, 0x203B	; 0x80203b <tc_tcd0_ccc_callback+0x1>
     8a4:	30 97       	sbiw	r30, 0x00	; 0
     8a6:	09 f0       	breq	.+2      	; 0x8aa <__vector_81+0x34>
		tc_tcd0_ccc_callback();
     8a8:	19 95       	eicall
	}
}
     8aa:	ff 91       	pop	r31
     8ac:	ef 91       	pop	r30
     8ae:	bf 91       	pop	r27
     8b0:	af 91       	pop	r26
     8b2:	9f 91       	pop	r25
     8b4:	8f 91       	pop	r24
     8b6:	7f 91       	pop	r23
     8b8:	6f 91       	pop	r22
     8ba:	5f 91       	pop	r21
     8bc:	4f 91       	pop	r20
     8be:	3f 91       	pop	r19
     8c0:	2f 91       	pop	r18
     8c2:	0f 90       	pop	r0
     8c4:	0b be       	out	0x3b, r0	; 59
     8c6:	0f 90       	pop	r0
     8c8:	0f be       	out	0x3f, r0	; 63
     8ca:	0f 90       	pop	r0
     8cc:	1f 90       	pop	r1
     8ce:	18 95       	reti

000008d0 <__vector_82>:
 *
 * This function will handle interrupt on Timer Counter D0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCD0_CCD_vect)
{
     8d0:	1f 92       	push	r1
     8d2:	0f 92       	push	r0
     8d4:	0f b6       	in	r0, 0x3f	; 63
     8d6:	0f 92       	push	r0
     8d8:	11 24       	eor	r1, r1
     8da:	0b b6       	in	r0, 0x3b	; 59
     8dc:	0f 92       	push	r0
     8de:	2f 93       	push	r18
     8e0:	3f 93       	push	r19
     8e2:	4f 93       	push	r20
     8e4:	5f 93       	push	r21
     8e6:	6f 93       	push	r22
     8e8:	7f 93       	push	r23
     8ea:	8f 93       	push	r24
     8ec:	9f 93       	push	r25
     8ee:	af 93       	push	r26
     8f0:	bf 93       	push	r27
     8f2:	ef 93       	push	r30
     8f4:	ff 93       	push	r31
	if (tc_tcd0_ccd_callback) {
     8f6:	e0 91 38 20 	lds	r30, 0x2038	; 0x802038 <tc_tcd0_ccd_callback>
     8fa:	f0 91 39 20 	lds	r31, 0x2039	; 0x802039 <tc_tcd0_ccd_callback+0x1>
     8fe:	30 97       	sbiw	r30, 0x00	; 0
     900:	09 f0       	breq	.+2      	; 0x904 <__vector_82+0x34>
		tc_tcd0_ccd_callback();
     902:	19 95       	eicall
	}
}
     904:	ff 91       	pop	r31
     906:	ef 91       	pop	r30
     908:	bf 91       	pop	r27
     90a:	af 91       	pop	r26
     90c:	9f 91       	pop	r25
     90e:	8f 91       	pop	r24
     910:	7f 91       	pop	r23
     912:	6f 91       	pop	r22
     914:	5f 91       	pop	r21
     916:	4f 91       	pop	r20
     918:	3f 91       	pop	r19
     91a:	2f 91       	pop	r18
     91c:	0f 90       	pop	r0
     91e:	0b be       	out	0x3b, r0	; 59
     920:	0f 90       	pop	r0
     922:	0f be       	out	0x3f, r0	; 63
     924:	0f 90       	pop	r0
     926:	1f 90       	pop	r1
     928:	18 95       	reti

0000092a <__vector_83>:
 *
 * This function will handle interrupt on Timer Counter D1 overflow and
 * call the callback function.
 */
ISR(TCD1_OVF_vect)
{
     92a:	1f 92       	push	r1
     92c:	0f 92       	push	r0
     92e:	0f b6       	in	r0, 0x3f	; 63
     930:	0f 92       	push	r0
     932:	11 24       	eor	r1, r1
     934:	0b b6       	in	r0, 0x3b	; 59
     936:	0f 92       	push	r0
     938:	2f 93       	push	r18
     93a:	3f 93       	push	r19
     93c:	4f 93       	push	r20
     93e:	5f 93       	push	r21
     940:	6f 93       	push	r22
     942:	7f 93       	push	r23
     944:	8f 93       	push	r24
     946:	9f 93       	push	r25
     948:	af 93       	push	r26
     94a:	bf 93       	push	r27
     94c:	ef 93       	push	r30
     94e:	ff 93       	push	r31
	if (tc_tcd1_ovf_callback) {
     950:	e0 91 36 20 	lds	r30, 0x2036	; 0x802036 <tc_tcd1_ovf_callback>
     954:	f0 91 37 20 	lds	r31, 0x2037	; 0x802037 <tc_tcd1_ovf_callback+0x1>
     958:	30 97       	sbiw	r30, 0x00	; 0
     95a:	09 f0       	breq	.+2      	; 0x95e <__vector_83+0x34>
		tc_tcd1_ovf_callback();
     95c:	19 95       	eicall
	}
}
     95e:	ff 91       	pop	r31
     960:	ef 91       	pop	r30
     962:	bf 91       	pop	r27
     964:	af 91       	pop	r26
     966:	9f 91       	pop	r25
     968:	8f 91       	pop	r24
     96a:	7f 91       	pop	r23
     96c:	6f 91       	pop	r22
     96e:	5f 91       	pop	r21
     970:	4f 91       	pop	r20
     972:	3f 91       	pop	r19
     974:	2f 91       	pop	r18
     976:	0f 90       	pop	r0
     978:	0b be       	out	0x3b, r0	; 59
     97a:	0f 90       	pop	r0
     97c:	0f be       	out	0x3f, r0	; 63
     97e:	0f 90       	pop	r0
     980:	1f 90       	pop	r1
     982:	18 95       	reti

00000984 <__vector_84>:
 *
 * This function will handle interrupt on Timer Counter D1 error and
 * call the callback function.
 */
ISR(TCD1_ERR_vect)
{
     984:	1f 92       	push	r1
     986:	0f 92       	push	r0
     988:	0f b6       	in	r0, 0x3f	; 63
     98a:	0f 92       	push	r0
     98c:	11 24       	eor	r1, r1
     98e:	0b b6       	in	r0, 0x3b	; 59
     990:	0f 92       	push	r0
     992:	2f 93       	push	r18
     994:	3f 93       	push	r19
     996:	4f 93       	push	r20
     998:	5f 93       	push	r21
     99a:	6f 93       	push	r22
     99c:	7f 93       	push	r23
     99e:	8f 93       	push	r24
     9a0:	9f 93       	push	r25
     9a2:	af 93       	push	r26
     9a4:	bf 93       	push	r27
     9a6:	ef 93       	push	r30
     9a8:	ff 93       	push	r31
	if (tc_tcd1_err_callback) {
     9aa:	e0 91 34 20 	lds	r30, 0x2034	; 0x802034 <tc_tcd1_err_callback>
     9ae:	f0 91 35 20 	lds	r31, 0x2035	; 0x802035 <tc_tcd1_err_callback+0x1>
     9b2:	30 97       	sbiw	r30, 0x00	; 0
     9b4:	09 f0       	breq	.+2      	; 0x9b8 <__vector_84+0x34>
		tc_tcd1_err_callback();
     9b6:	19 95       	eicall
	}
}
     9b8:	ff 91       	pop	r31
     9ba:	ef 91       	pop	r30
     9bc:	bf 91       	pop	r27
     9be:	af 91       	pop	r26
     9c0:	9f 91       	pop	r25
     9c2:	8f 91       	pop	r24
     9c4:	7f 91       	pop	r23
     9c6:	6f 91       	pop	r22
     9c8:	5f 91       	pop	r21
     9ca:	4f 91       	pop	r20
     9cc:	3f 91       	pop	r19
     9ce:	2f 91       	pop	r18
     9d0:	0f 90       	pop	r0
     9d2:	0b be       	out	0x3b, r0	; 59
     9d4:	0f 90       	pop	r0
     9d6:	0f be       	out	0x3f, r0	; 63
     9d8:	0f 90       	pop	r0
     9da:	1f 90       	pop	r1
     9dc:	18 95       	reti

000009de <__vector_85>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCD1_CCA_vect)
{
     9de:	1f 92       	push	r1
     9e0:	0f 92       	push	r0
     9e2:	0f b6       	in	r0, 0x3f	; 63
     9e4:	0f 92       	push	r0
     9e6:	11 24       	eor	r1, r1
     9e8:	0b b6       	in	r0, 0x3b	; 59
     9ea:	0f 92       	push	r0
     9ec:	2f 93       	push	r18
     9ee:	3f 93       	push	r19
     9f0:	4f 93       	push	r20
     9f2:	5f 93       	push	r21
     9f4:	6f 93       	push	r22
     9f6:	7f 93       	push	r23
     9f8:	8f 93       	push	r24
     9fa:	9f 93       	push	r25
     9fc:	af 93       	push	r26
     9fe:	bf 93       	push	r27
     a00:	ef 93       	push	r30
     a02:	ff 93       	push	r31
	if (tc_tcd1_cca_callback) {
     a04:	e0 91 32 20 	lds	r30, 0x2032	; 0x802032 <tc_tcd1_cca_callback>
     a08:	f0 91 33 20 	lds	r31, 0x2033	; 0x802033 <tc_tcd1_cca_callback+0x1>
     a0c:	30 97       	sbiw	r30, 0x00	; 0
     a0e:	09 f0       	breq	.+2      	; 0xa12 <__vector_85+0x34>
		tc_tcd1_cca_callback();
     a10:	19 95       	eicall
	}
}
     a12:	ff 91       	pop	r31
     a14:	ef 91       	pop	r30
     a16:	bf 91       	pop	r27
     a18:	af 91       	pop	r26
     a1a:	9f 91       	pop	r25
     a1c:	8f 91       	pop	r24
     a1e:	7f 91       	pop	r23
     a20:	6f 91       	pop	r22
     a22:	5f 91       	pop	r21
     a24:	4f 91       	pop	r20
     a26:	3f 91       	pop	r19
     a28:	2f 91       	pop	r18
     a2a:	0f 90       	pop	r0
     a2c:	0b be       	out	0x3b, r0	; 59
     a2e:	0f 90       	pop	r0
     a30:	0f be       	out	0x3f, r0	; 63
     a32:	0f 90       	pop	r0
     a34:	1f 90       	pop	r1
     a36:	18 95       	reti

00000a38 <__vector_86>:
 *
 * This function will handle interrupt on Timer Counter D1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCD1_CCB_vect)
{
     a38:	1f 92       	push	r1
     a3a:	0f 92       	push	r0
     a3c:	0f b6       	in	r0, 0x3f	; 63
     a3e:	0f 92       	push	r0
     a40:	11 24       	eor	r1, r1
     a42:	0b b6       	in	r0, 0x3b	; 59
     a44:	0f 92       	push	r0
     a46:	2f 93       	push	r18
     a48:	3f 93       	push	r19
     a4a:	4f 93       	push	r20
     a4c:	5f 93       	push	r21
     a4e:	6f 93       	push	r22
     a50:	7f 93       	push	r23
     a52:	8f 93       	push	r24
     a54:	9f 93       	push	r25
     a56:	af 93       	push	r26
     a58:	bf 93       	push	r27
     a5a:	ef 93       	push	r30
     a5c:	ff 93       	push	r31
	if (tc_tcd1_ccb_callback) {
     a5e:	e0 91 30 20 	lds	r30, 0x2030	; 0x802030 <tc_tcd1_ccb_callback>
     a62:	f0 91 31 20 	lds	r31, 0x2031	; 0x802031 <tc_tcd1_ccb_callback+0x1>
     a66:	30 97       	sbiw	r30, 0x00	; 0
     a68:	09 f0       	breq	.+2      	; 0xa6c <__vector_86+0x34>
		tc_tcd1_ccb_callback();
     a6a:	19 95       	eicall
	}
}
     a6c:	ff 91       	pop	r31
     a6e:	ef 91       	pop	r30
     a70:	bf 91       	pop	r27
     a72:	af 91       	pop	r26
     a74:	9f 91       	pop	r25
     a76:	8f 91       	pop	r24
     a78:	7f 91       	pop	r23
     a7a:	6f 91       	pop	r22
     a7c:	5f 91       	pop	r21
     a7e:	4f 91       	pop	r20
     a80:	3f 91       	pop	r19
     a82:	2f 91       	pop	r18
     a84:	0f 90       	pop	r0
     a86:	0b be       	out	0x3b, r0	; 59
     a88:	0f 90       	pop	r0
     a8a:	0f be       	out	0x3f, r0	; 63
     a8c:	0f 90       	pop	r0
     a8e:	1f 90       	pop	r1
     a90:	18 95       	reti

00000a92 <__vector_47>:
 *
 * This function will handle interrupt on Timer Counter E0 overflow and
 * call the callback function.
 */
ISR(TCE0_OVF_vect)
{
     a92:	1f 92       	push	r1
     a94:	0f 92       	push	r0
     a96:	0f b6       	in	r0, 0x3f	; 63
     a98:	0f 92       	push	r0
     a9a:	11 24       	eor	r1, r1
     a9c:	0b b6       	in	r0, 0x3b	; 59
     a9e:	0f 92       	push	r0
     aa0:	2f 93       	push	r18
     aa2:	3f 93       	push	r19
     aa4:	4f 93       	push	r20
     aa6:	5f 93       	push	r21
     aa8:	6f 93       	push	r22
     aaa:	7f 93       	push	r23
     aac:	8f 93       	push	r24
     aae:	9f 93       	push	r25
     ab0:	af 93       	push	r26
     ab2:	bf 93       	push	r27
     ab4:	ef 93       	push	r30
     ab6:	ff 93       	push	r31
	if (tc_tce0_ovf_callback) {
     ab8:	e0 91 2e 20 	lds	r30, 0x202E	; 0x80202e <tc_tce0_ovf_callback>
     abc:	f0 91 2f 20 	lds	r31, 0x202F	; 0x80202f <tc_tce0_ovf_callback+0x1>
     ac0:	30 97       	sbiw	r30, 0x00	; 0
     ac2:	09 f0       	breq	.+2      	; 0xac6 <__vector_47+0x34>
		tc_tce0_ovf_callback();
     ac4:	19 95       	eicall
	}
}
     ac6:	ff 91       	pop	r31
     ac8:	ef 91       	pop	r30
     aca:	bf 91       	pop	r27
     acc:	af 91       	pop	r26
     ace:	9f 91       	pop	r25
     ad0:	8f 91       	pop	r24
     ad2:	7f 91       	pop	r23
     ad4:	6f 91       	pop	r22
     ad6:	5f 91       	pop	r21
     ad8:	4f 91       	pop	r20
     ada:	3f 91       	pop	r19
     adc:	2f 91       	pop	r18
     ade:	0f 90       	pop	r0
     ae0:	0b be       	out	0x3b, r0	; 59
     ae2:	0f 90       	pop	r0
     ae4:	0f be       	out	0x3f, r0	; 63
     ae6:	0f 90       	pop	r0
     ae8:	1f 90       	pop	r1
     aea:	18 95       	reti

00000aec <__vector_48>:
 *
 * This function will handle interrupt on Timer Counter E0 error and
 * call the callback function.
 */
ISR(TCE0_ERR_vect)
{
     aec:	1f 92       	push	r1
     aee:	0f 92       	push	r0
     af0:	0f b6       	in	r0, 0x3f	; 63
     af2:	0f 92       	push	r0
     af4:	11 24       	eor	r1, r1
     af6:	0b b6       	in	r0, 0x3b	; 59
     af8:	0f 92       	push	r0
     afa:	2f 93       	push	r18
     afc:	3f 93       	push	r19
     afe:	4f 93       	push	r20
     b00:	5f 93       	push	r21
     b02:	6f 93       	push	r22
     b04:	7f 93       	push	r23
     b06:	8f 93       	push	r24
     b08:	9f 93       	push	r25
     b0a:	af 93       	push	r26
     b0c:	bf 93       	push	r27
     b0e:	ef 93       	push	r30
     b10:	ff 93       	push	r31
	if (tc_tce0_err_callback) {
     b12:	e0 91 2c 20 	lds	r30, 0x202C	; 0x80202c <tc_tce0_err_callback>
     b16:	f0 91 2d 20 	lds	r31, 0x202D	; 0x80202d <tc_tce0_err_callback+0x1>
     b1a:	30 97       	sbiw	r30, 0x00	; 0
     b1c:	09 f0       	breq	.+2      	; 0xb20 <__vector_48+0x34>
		tc_tce0_err_callback();
     b1e:	19 95       	eicall
	}
}
     b20:	ff 91       	pop	r31
     b22:	ef 91       	pop	r30
     b24:	bf 91       	pop	r27
     b26:	af 91       	pop	r26
     b28:	9f 91       	pop	r25
     b2a:	8f 91       	pop	r24
     b2c:	7f 91       	pop	r23
     b2e:	6f 91       	pop	r22
     b30:	5f 91       	pop	r21
     b32:	4f 91       	pop	r20
     b34:	3f 91       	pop	r19
     b36:	2f 91       	pop	r18
     b38:	0f 90       	pop	r0
     b3a:	0b be       	out	0x3b, r0	; 59
     b3c:	0f 90       	pop	r0
     b3e:	0f be       	out	0x3f, r0	; 63
     b40:	0f 90       	pop	r0
     b42:	1f 90       	pop	r1
     b44:	18 95       	reti

00000b46 <__vector_49>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE0_CCA_vect)
{
     b46:	1f 92       	push	r1
     b48:	0f 92       	push	r0
     b4a:	0f b6       	in	r0, 0x3f	; 63
     b4c:	0f 92       	push	r0
     b4e:	11 24       	eor	r1, r1
     b50:	0b b6       	in	r0, 0x3b	; 59
     b52:	0f 92       	push	r0
     b54:	2f 93       	push	r18
     b56:	3f 93       	push	r19
     b58:	4f 93       	push	r20
     b5a:	5f 93       	push	r21
     b5c:	6f 93       	push	r22
     b5e:	7f 93       	push	r23
     b60:	8f 93       	push	r24
     b62:	9f 93       	push	r25
     b64:	af 93       	push	r26
     b66:	bf 93       	push	r27
     b68:	ef 93       	push	r30
     b6a:	ff 93       	push	r31
	if (tc_tce0_cca_callback) {
     b6c:	e0 91 2a 20 	lds	r30, 0x202A	; 0x80202a <tc_tce0_cca_callback>
     b70:	f0 91 2b 20 	lds	r31, 0x202B	; 0x80202b <tc_tce0_cca_callback+0x1>
     b74:	30 97       	sbiw	r30, 0x00	; 0
     b76:	09 f0       	breq	.+2      	; 0xb7a <__vector_49+0x34>
		tc_tce0_cca_callback();
     b78:	19 95       	eicall
	}
}
     b7a:	ff 91       	pop	r31
     b7c:	ef 91       	pop	r30
     b7e:	bf 91       	pop	r27
     b80:	af 91       	pop	r26
     b82:	9f 91       	pop	r25
     b84:	8f 91       	pop	r24
     b86:	7f 91       	pop	r23
     b88:	6f 91       	pop	r22
     b8a:	5f 91       	pop	r21
     b8c:	4f 91       	pop	r20
     b8e:	3f 91       	pop	r19
     b90:	2f 91       	pop	r18
     b92:	0f 90       	pop	r0
     b94:	0b be       	out	0x3b, r0	; 59
     b96:	0f 90       	pop	r0
     b98:	0f be       	out	0x3f, r0	; 63
     b9a:	0f 90       	pop	r0
     b9c:	1f 90       	pop	r1
     b9e:	18 95       	reti

00000ba0 <__vector_50>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE0_CCB_vect)
{
     ba0:	1f 92       	push	r1
     ba2:	0f 92       	push	r0
     ba4:	0f b6       	in	r0, 0x3f	; 63
     ba6:	0f 92       	push	r0
     ba8:	11 24       	eor	r1, r1
     baa:	0b b6       	in	r0, 0x3b	; 59
     bac:	0f 92       	push	r0
     bae:	2f 93       	push	r18
     bb0:	3f 93       	push	r19
     bb2:	4f 93       	push	r20
     bb4:	5f 93       	push	r21
     bb6:	6f 93       	push	r22
     bb8:	7f 93       	push	r23
     bba:	8f 93       	push	r24
     bbc:	9f 93       	push	r25
     bbe:	af 93       	push	r26
     bc0:	bf 93       	push	r27
     bc2:	ef 93       	push	r30
     bc4:	ff 93       	push	r31
	if (tc_tce0_ccb_callback) {
     bc6:	e0 91 28 20 	lds	r30, 0x2028	; 0x802028 <tc_tce0_ccb_callback>
     bca:	f0 91 29 20 	lds	r31, 0x2029	; 0x802029 <tc_tce0_ccb_callback+0x1>
     bce:	30 97       	sbiw	r30, 0x00	; 0
     bd0:	09 f0       	breq	.+2      	; 0xbd4 <__vector_50+0x34>
		tc_tce0_ccb_callback();
     bd2:	19 95       	eicall
	}
}
     bd4:	ff 91       	pop	r31
     bd6:	ef 91       	pop	r30
     bd8:	bf 91       	pop	r27
     bda:	af 91       	pop	r26
     bdc:	9f 91       	pop	r25
     bde:	8f 91       	pop	r24
     be0:	7f 91       	pop	r23
     be2:	6f 91       	pop	r22
     be4:	5f 91       	pop	r21
     be6:	4f 91       	pop	r20
     be8:	3f 91       	pop	r19
     bea:	2f 91       	pop	r18
     bec:	0f 90       	pop	r0
     bee:	0b be       	out	0x3b, r0	; 59
     bf0:	0f 90       	pop	r0
     bf2:	0f be       	out	0x3f, r0	; 63
     bf4:	0f 90       	pop	r0
     bf6:	1f 90       	pop	r1
     bf8:	18 95       	reti

00000bfa <__vector_51>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCE0_CCC_vect)
{
     bfa:	1f 92       	push	r1
     bfc:	0f 92       	push	r0
     bfe:	0f b6       	in	r0, 0x3f	; 63
     c00:	0f 92       	push	r0
     c02:	11 24       	eor	r1, r1
     c04:	0b b6       	in	r0, 0x3b	; 59
     c06:	0f 92       	push	r0
     c08:	2f 93       	push	r18
     c0a:	3f 93       	push	r19
     c0c:	4f 93       	push	r20
     c0e:	5f 93       	push	r21
     c10:	6f 93       	push	r22
     c12:	7f 93       	push	r23
     c14:	8f 93       	push	r24
     c16:	9f 93       	push	r25
     c18:	af 93       	push	r26
     c1a:	bf 93       	push	r27
     c1c:	ef 93       	push	r30
     c1e:	ff 93       	push	r31
	if (tc_tce0_ccc_callback) {
     c20:	e0 91 26 20 	lds	r30, 0x2026	; 0x802026 <tc_tce0_ccc_callback>
     c24:	f0 91 27 20 	lds	r31, 0x2027	; 0x802027 <tc_tce0_ccc_callback+0x1>
     c28:	30 97       	sbiw	r30, 0x00	; 0
     c2a:	09 f0       	breq	.+2      	; 0xc2e <__vector_51+0x34>
		tc_tce0_ccc_callback();
     c2c:	19 95       	eicall
	}
}
     c2e:	ff 91       	pop	r31
     c30:	ef 91       	pop	r30
     c32:	bf 91       	pop	r27
     c34:	af 91       	pop	r26
     c36:	9f 91       	pop	r25
     c38:	8f 91       	pop	r24
     c3a:	7f 91       	pop	r23
     c3c:	6f 91       	pop	r22
     c3e:	5f 91       	pop	r21
     c40:	4f 91       	pop	r20
     c42:	3f 91       	pop	r19
     c44:	2f 91       	pop	r18
     c46:	0f 90       	pop	r0
     c48:	0b be       	out	0x3b, r0	; 59
     c4a:	0f 90       	pop	r0
     c4c:	0f be       	out	0x3f, r0	; 63
     c4e:	0f 90       	pop	r0
     c50:	1f 90       	pop	r1
     c52:	18 95       	reti

00000c54 <__vector_52>:
 *
 * This function will handle interrupt on Timer Counter E0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCE0_CCD_vect)
{
     c54:	1f 92       	push	r1
     c56:	0f 92       	push	r0
     c58:	0f b6       	in	r0, 0x3f	; 63
     c5a:	0f 92       	push	r0
     c5c:	11 24       	eor	r1, r1
     c5e:	0b b6       	in	r0, 0x3b	; 59
     c60:	0f 92       	push	r0
     c62:	2f 93       	push	r18
     c64:	3f 93       	push	r19
     c66:	4f 93       	push	r20
     c68:	5f 93       	push	r21
     c6a:	6f 93       	push	r22
     c6c:	7f 93       	push	r23
     c6e:	8f 93       	push	r24
     c70:	9f 93       	push	r25
     c72:	af 93       	push	r26
     c74:	bf 93       	push	r27
     c76:	ef 93       	push	r30
     c78:	ff 93       	push	r31
	if (tc_tce0_ccd_callback) {
     c7a:	e0 91 24 20 	lds	r30, 0x2024	; 0x802024 <tc_tce0_ccd_callback>
     c7e:	f0 91 25 20 	lds	r31, 0x2025	; 0x802025 <tc_tce0_ccd_callback+0x1>
     c82:	30 97       	sbiw	r30, 0x00	; 0
     c84:	09 f0       	breq	.+2      	; 0xc88 <__vector_52+0x34>
		tc_tce0_ccd_callback();
     c86:	19 95       	eicall
	}
}
     c88:	ff 91       	pop	r31
     c8a:	ef 91       	pop	r30
     c8c:	bf 91       	pop	r27
     c8e:	af 91       	pop	r26
     c90:	9f 91       	pop	r25
     c92:	8f 91       	pop	r24
     c94:	7f 91       	pop	r23
     c96:	6f 91       	pop	r22
     c98:	5f 91       	pop	r21
     c9a:	4f 91       	pop	r20
     c9c:	3f 91       	pop	r19
     c9e:	2f 91       	pop	r18
     ca0:	0f 90       	pop	r0
     ca2:	0b be       	out	0x3b, r0	; 59
     ca4:	0f 90       	pop	r0
     ca6:	0f be       	out	0x3f, r0	; 63
     ca8:	0f 90       	pop	r0
     caa:	1f 90       	pop	r1
     cac:	18 95       	reti

00000cae <__vector_53>:
 *
 * This function will handle interrupt on Timer Counter E1 overflow and
 * call the callback function.
 */
ISR(TCE1_OVF_vect)
{
     cae:	1f 92       	push	r1
     cb0:	0f 92       	push	r0
     cb2:	0f b6       	in	r0, 0x3f	; 63
     cb4:	0f 92       	push	r0
     cb6:	11 24       	eor	r1, r1
     cb8:	0b b6       	in	r0, 0x3b	; 59
     cba:	0f 92       	push	r0
     cbc:	2f 93       	push	r18
     cbe:	3f 93       	push	r19
     cc0:	4f 93       	push	r20
     cc2:	5f 93       	push	r21
     cc4:	6f 93       	push	r22
     cc6:	7f 93       	push	r23
     cc8:	8f 93       	push	r24
     cca:	9f 93       	push	r25
     ccc:	af 93       	push	r26
     cce:	bf 93       	push	r27
     cd0:	ef 93       	push	r30
     cd2:	ff 93       	push	r31
	if (tc_tce1_ovf_callback) {
     cd4:	e0 91 22 20 	lds	r30, 0x2022	; 0x802022 <tc_tce1_ovf_callback>
     cd8:	f0 91 23 20 	lds	r31, 0x2023	; 0x802023 <tc_tce1_ovf_callback+0x1>
     cdc:	30 97       	sbiw	r30, 0x00	; 0
     cde:	09 f0       	breq	.+2      	; 0xce2 <__vector_53+0x34>
		tc_tce1_ovf_callback();
     ce0:	19 95       	eicall
	}
}
     ce2:	ff 91       	pop	r31
     ce4:	ef 91       	pop	r30
     ce6:	bf 91       	pop	r27
     ce8:	af 91       	pop	r26
     cea:	9f 91       	pop	r25
     cec:	8f 91       	pop	r24
     cee:	7f 91       	pop	r23
     cf0:	6f 91       	pop	r22
     cf2:	5f 91       	pop	r21
     cf4:	4f 91       	pop	r20
     cf6:	3f 91       	pop	r19
     cf8:	2f 91       	pop	r18
     cfa:	0f 90       	pop	r0
     cfc:	0b be       	out	0x3b, r0	; 59
     cfe:	0f 90       	pop	r0
     d00:	0f be       	out	0x3f, r0	; 63
     d02:	0f 90       	pop	r0
     d04:	1f 90       	pop	r1
     d06:	18 95       	reti

00000d08 <__vector_54>:
 *
 * This function will handle interrupt on Timer Counter E1 error and
 * call the callback function.
 */
ISR(TCE1_ERR_vect)
{
     d08:	1f 92       	push	r1
     d0a:	0f 92       	push	r0
     d0c:	0f b6       	in	r0, 0x3f	; 63
     d0e:	0f 92       	push	r0
     d10:	11 24       	eor	r1, r1
     d12:	0b b6       	in	r0, 0x3b	; 59
     d14:	0f 92       	push	r0
     d16:	2f 93       	push	r18
     d18:	3f 93       	push	r19
     d1a:	4f 93       	push	r20
     d1c:	5f 93       	push	r21
     d1e:	6f 93       	push	r22
     d20:	7f 93       	push	r23
     d22:	8f 93       	push	r24
     d24:	9f 93       	push	r25
     d26:	af 93       	push	r26
     d28:	bf 93       	push	r27
     d2a:	ef 93       	push	r30
     d2c:	ff 93       	push	r31
	if (tc_tce1_err_callback) {
     d2e:	e0 91 20 20 	lds	r30, 0x2020	; 0x802020 <tc_tce1_err_callback>
     d32:	f0 91 21 20 	lds	r31, 0x2021	; 0x802021 <tc_tce1_err_callback+0x1>
     d36:	30 97       	sbiw	r30, 0x00	; 0
     d38:	09 f0       	breq	.+2      	; 0xd3c <__vector_54+0x34>
		tc_tce1_err_callback();
     d3a:	19 95       	eicall
	}
}
     d3c:	ff 91       	pop	r31
     d3e:	ef 91       	pop	r30
     d40:	bf 91       	pop	r27
     d42:	af 91       	pop	r26
     d44:	9f 91       	pop	r25
     d46:	8f 91       	pop	r24
     d48:	7f 91       	pop	r23
     d4a:	6f 91       	pop	r22
     d4c:	5f 91       	pop	r21
     d4e:	4f 91       	pop	r20
     d50:	3f 91       	pop	r19
     d52:	2f 91       	pop	r18
     d54:	0f 90       	pop	r0
     d56:	0b be       	out	0x3b, r0	; 59
     d58:	0f 90       	pop	r0
     d5a:	0f be       	out	0x3f, r0	; 63
     d5c:	0f 90       	pop	r0
     d5e:	1f 90       	pop	r1
     d60:	18 95       	reti

00000d62 <__vector_55>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCE1_CCA_vect)
{
     d62:	1f 92       	push	r1
     d64:	0f 92       	push	r0
     d66:	0f b6       	in	r0, 0x3f	; 63
     d68:	0f 92       	push	r0
     d6a:	11 24       	eor	r1, r1
     d6c:	0b b6       	in	r0, 0x3b	; 59
     d6e:	0f 92       	push	r0
     d70:	2f 93       	push	r18
     d72:	3f 93       	push	r19
     d74:	4f 93       	push	r20
     d76:	5f 93       	push	r21
     d78:	6f 93       	push	r22
     d7a:	7f 93       	push	r23
     d7c:	8f 93       	push	r24
     d7e:	9f 93       	push	r25
     d80:	af 93       	push	r26
     d82:	bf 93       	push	r27
     d84:	ef 93       	push	r30
     d86:	ff 93       	push	r31
	if (tc_tce1_cca_callback) {
     d88:	e0 91 1e 20 	lds	r30, 0x201E	; 0x80201e <tc_tce1_cca_callback>
     d8c:	f0 91 1f 20 	lds	r31, 0x201F	; 0x80201f <tc_tce1_cca_callback+0x1>
     d90:	30 97       	sbiw	r30, 0x00	; 0
     d92:	09 f0       	breq	.+2      	; 0xd96 <__vector_55+0x34>
		tc_tce1_cca_callback();
     d94:	19 95       	eicall
	}
}
     d96:	ff 91       	pop	r31
     d98:	ef 91       	pop	r30
     d9a:	bf 91       	pop	r27
     d9c:	af 91       	pop	r26
     d9e:	9f 91       	pop	r25
     da0:	8f 91       	pop	r24
     da2:	7f 91       	pop	r23
     da4:	6f 91       	pop	r22
     da6:	5f 91       	pop	r21
     da8:	4f 91       	pop	r20
     daa:	3f 91       	pop	r19
     dac:	2f 91       	pop	r18
     dae:	0f 90       	pop	r0
     db0:	0b be       	out	0x3b, r0	; 59
     db2:	0f 90       	pop	r0
     db4:	0f be       	out	0x3f, r0	; 63
     db6:	0f 90       	pop	r0
     db8:	1f 90       	pop	r1
     dba:	18 95       	reti

00000dbc <__vector_56>:
 *
 * This function will handle interrupt on Timer Counter E1 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCE1_CCB_vect)
{
     dbc:	1f 92       	push	r1
     dbe:	0f 92       	push	r0
     dc0:	0f b6       	in	r0, 0x3f	; 63
     dc2:	0f 92       	push	r0
     dc4:	11 24       	eor	r1, r1
     dc6:	0b b6       	in	r0, 0x3b	; 59
     dc8:	0f 92       	push	r0
     dca:	2f 93       	push	r18
     dcc:	3f 93       	push	r19
     dce:	4f 93       	push	r20
     dd0:	5f 93       	push	r21
     dd2:	6f 93       	push	r22
     dd4:	7f 93       	push	r23
     dd6:	8f 93       	push	r24
     dd8:	9f 93       	push	r25
     dda:	af 93       	push	r26
     ddc:	bf 93       	push	r27
     dde:	ef 93       	push	r30
     de0:	ff 93       	push	r31
	if (tc_tce1_ccb_callback) {
     de2:	e0 91 1c 20 	lds	r30, 0x201C	; 0x80201c <tc_tce1_ccb_callback>
     de6:	f0 91 1d 20 	lds	r31, 0x201D	; 0x80201d <tc_tce1_ccb_callback+0x1>
     dea:	30 97       	sbiw	r30, 0x00	; 0
     dec:	09 f0       	breq	.+2      	; 0xdf0 <__vector_56+0x34>
		tc_tce1_ccb_callback();
     dee:	19 95       	eicall
	}
}
     df0:	ff 91       	pop	r31
     df2:	ef 91       	pop	r30
     df4:	bf 91       	pop	r27
     df6:	af 91       	pop	r26
     df8:	9f 91       	pop	r25
     dfa:	8f 91       	pop	r24
     dfc:	7f 91       	pop	r23
     dfe:	6f 91       	pop	r22
     e00:	5f 91       	pop	r21
     e02:	4f 91       	pop	r20
     e04:	3f 91       	pop	r19
     e06:	2f 91       	pop	r18
     e08:	0f 90       	pop	r0
     e0a:	0b be       	out	0x3b, r0	; 59
     e0c:	0f 90       	pop	r0
     e0e:	0f be       	out	0x3f, r0	; 63
     e10:	0f 90       	pop	r0
     e12:	1f 90       	pop	r1
     e14:	18 95       	reti

00000e16 <__vector_108>:
 *
 * This function will handle interrupt on Timer Counter F0 overflow and
 * call the callback function.
 */
ISR(TCF0_OVF_vect)
{
     e16:	1f 92       	push	r1
     e18:	0f 92       	push	r0
     e1a:	0f b6       	in	r0, 0x3f	; 63
     e1c:	0f 92       	push	r0
     e1e:	11 24       	eor	r1, r1
     e20:	0b b6       	in	r0, 0x3b	; 59
     e22:	0f 92       	push	r0
     e24:	2f 93       	push	r18
     e26:	3f 93       	push	r19
     e28:	4f 93       	push	r20
     e2a:	5f 93       	push	r21
     e2c:	6f 93       	push	r22
     e2e:	7f 93       	push	r23
     e30:	8f 93       	push	r24
     e32:	9f 93       	push	r25
     e34:	af 93       	push	r26
     e36:	bf 93       	push	r27
     e38:	ef 93       	push	r30
     e3a:	ff 93       	push	r31
	if (tc_tcf0_ovf_callback) {
     e3c:	e0 91 1a 20 	lds	r30, 0x201A	; 0x80201a <tc_tcf0_ovf_callback>
     e40:	f0 91 1b 20 	lds	r31, 0x201B	; 0x80201b <tc_tcf0_ovf_callback+0x1>
     e44:	30 97       	sbiw	r30, 0x00	; 0
     e46:	09 f0       	breq	.+2      	; 0xe4a <__vector_108+0x34>
		tc_tcf0_ovf_callback();
     e48:	19 95       	eicall
	}
}
     e4a:	ff 91       	pop	r31
     e4c:	ef 91       	pop	r30
     e4e:	bf 91       	pop	r27
     e50:	af 91       	pop	r26
     e52:	9f 91       	pop	r25
     e54:	8f 91       	pop	r24
     e56:	7f 91       	pop	r23
     e58:	6f 91       	pop	r22
     e5a:	5f 91       	pop	r21
     e5c:	4f 91       	pop	r20
     e5e:	3f 91       	pop	r19
     e60:	2f 91       	pop	r18
     e62:	0f 90       	pop	r0
     e64:	0b be       	out	0x3b, r0	; 59
     e66:	0f 90       	pop	r0
     e68:	0f be       	out	0x3f, r0	; 63
     e6a:	0f 90       	pop	r0
     e6c:	1f 90       	pop	r1
     e6e:	18 95       	reti

00000e70 <__vector_109>:
 *
 * This function will handle interrupt on Timer Counter F0 error and
 * call the callback function.
 */
ISR(TCF0_ERR_vect)
{
     e70:	1f 92       	push	r1
     e72:	0f 92       	push	r0
     e74:	0f b6       	in	r0, 0x3f	; 63
     e76:	0f 92       	push	r0
     e78:	11 24       	eor	r1, r1
     e7a:	0b b6       	in	r0, 0x3b	; 59
     e7c:	0f 92       	push	r0
     e7e:	2f 93       	push	r18
     e80:	3f 93       	push	r19
     e82:	4f 93       	push	r20
     e84:	5f 93       	push	r21
     e86:	6f 93       	push	r22
     e88:	7f 93       	push	r23
     e8a:	8f 93       	push	r24
     e8c:	9f 93       	push	r25
     e8e:	af 93       	push	r26
     e90:	bf 93       	push	r27
     e92:	ef 93       	push	r30
     e94:	ff 93       	push	r31
	if (tc_tcf0_err_callback) {
     e96:	e0 91 18 20 	lds	r30, 0x2018	; 0x802018 <tc_tcf0_err_callback>
     e9a:	f0 91 19 20 	lds	r31, 0x2019	; 0x802019 <tc_tcf0_err_callback+0x1>
     e9e:	30 97       	sbiw	r30, 0x00	; 0
     ea0:	09 f0       	breq	.+2      	; 0xea4 <__vector_109+0x34>
		tc_tcf0_err_callback();
     ea2:	19 95       	eicall
	}
}
     ea4:	ff 91       	pop	r31
     ea6:	ef 91       	pop	r30
     ea8:	bf 91       	pop	r27
     eaa:	af 91       	pop	r26
     eac:	9f 91       	pop	r25
     eae:	8f 91       	pop	r24
     eb0:	7f 91       	pop	r23
     eb2:	6f 91       	pop	r22
     eb4:	5f 91       	pop	r21
     eb6:	4f 91       	pop	r20
     eb8:	3f 91       	pop	r19
     eba:	2f 91       	pop	r18
     ebc:	0f 90       	pop	r0
     ebe:	0b be       	out	0x3b, r0	; 59
     ec0:	0f 90       	pop	r0
     ec2:	0f be       	out	0x3f, r0	; 63
     ec4:	0f 90       	pop	r0
     ec6:	1f 90       	pop	r1
     ec8:	18 95       	reti

00000eca <__vector_110>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureA and
 * call the callback function.
 */
ISR(TCF0_CCA_vect)
{
     eca:	1f 92       	push	r1
     ecc:	0f 92       	push	r0
     ece:	0f b6       	in	r0, 0x3f	; 63
     ed0:	0f 92       	push	r0
     ed2:	11 24       	eor	r1, r1
     ed4:	0b b6       	in	r0, 0x3b	; 59
     ed6:	0f 92       	push	r0
     ed8:	2f 93       	push	r18
     eda:	3f 93       	push	r19
     edc:	4f 93       	push	r20
     ede:	5f 93       	push	r21
     ee0:	6f 93       	push	r22
     ee2:	7f 93       	push	r23
     ee4:	8f 93       	push	r24
     ee6:	9f 93       	push	r25
     ee8:	af 93       	push	r26
     eea:	bf 93       	push	r27
     eec:	ef 93       	push	r30
     eee:	ff 93       	push	r31
	if (tc_tcf0_cca_callback) {
     ef0:	e0 91 16 20 	lds	r30, 0x2016	; 0x802016 <tc_tcf0_cca_callback>
     ef4:	f0 91 17 20 	lds	r31, 0x2017	; 0x802017 <tc_tcf0_cca_callback+0x1>
     ef8:	30 97       	sbiw	r30, 0x00	; 0
     efa:	09 f0       	breq	.+2      	; 0xefe <__vector_110+0x34>
		tc_tcf0_cca_callback();
     efc:	19 95       	eicall
	}
}
     efe:	ff 91       	pop	r31
     f00:	ef 91       	pop	r30
     f02:	bf 91       	pop	r27
     f04:	af 91       	pop	r26
     f06:	9f 91       	pop	r25
     f08:	8f 91       	pop	r24
     f0a:	7f 91       	pop	r23
     f0c:	6f 91       	pop	r22
     f0e:	5f 91       	pop	r21
     f10:	4f 91       	pop	r20
     f12:	3f 91       	pop	r19
     f14:	2f 91       	pop	r18
     f16:	0f 90       	pop	r0
     f18:	0b be       	out	0x3b, r0	; 59
     f1a:	0f 90       	pop	r0
     f1c:	0f be       	out	0x3f, r0	; 63
     f1e:	0f 90       	pop	r0
     f20:	1f 90       	pop	r1
     f22:	18 95       	reti

00000f24 <__vector_111>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureB and
 * call the callback function.
 */
ISR(TCF0_CCB_vect)
{
     f24:	1f 92       	push	r1
     f26:	0f 92       	push	r0
     f28:	0f b6       	in	r0, 0x3f	; 63
     f2a:	0f 92       	push	r0
     f2c:	11 24       	eor	r1, r1
     f2e:	0b b6       	in	r0, 0x3b	; 59
     f30:	0f 92       	push	r0
     f32:	2f 93       	push	r18
     f34:	3f 93       	push	r19
     f36:	4f 93       	push	r20
     f38:	5f 93       	push	r21
     f3a:	6f 93       	push	r22
     f3c:	7f 93       	push	r23
     f3e:	8f 93       	push	r24
     f40:	9f 93       	push	r25
     f42:	af 93       	push	r26
     f44:	bf 93       	push	r27
     f46:	ef 93       	push	r30
     f48:	ff 93       	push	r31
	if (tc_tcf0_ccb_callback) {
     f4a:	e0 91 14 20 	lds	r30, 0x2014	; 0x802014 <tc_tcf0_ccb_callback>
     f4e:	f0 91 15 20 	lds	r31, 0x2015	; 0x802015 <tc_tcf0_ccb_callback+0x1>
     f52:	30 97       	sbiw	r30, 0x00	; 0
     f54:	09 f0       	breq	.+2      	; 0xf58 <__vector_111+0x34>
		tc_tcf0_ccb_callback();
     f56:	19 95       	eicall
	}
}
     f58:	ff 91       	pop	r31
     f5a:	ef 91       	pop	r30
     f5c:	bf 91       	pop	r27
     f5e:	af 91       	pop	r26
     f60:	9f 91       	pop	r25
     f62:	8f 91       	pop	r24
     f64:	7f 91       	pop	r23
     f66:	6f 91       	pop	r22
     f68:	5f 91       	pop	r21
     f6a:	4f 91       	pop	r20
     f6c:	3f 91       	pop	r19
     f6e:	2f 91       	pop	r18
     f70:	0f 90       	pop	r0
     f72:	0b be       	out	0x3b, r0	; 59
     f74:	0f 90       	pop	r0
     f76:	0f be       	out	0x3f, r0	; 63
     f78:	0f 90       	pop	r0
     f7a:	1f 90       	pop	r1
     f7c:	18 95       	reti

00000f7e <__vector_112>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureC and
 * call the callback function.
 */
ISR(TCF0_CCC_vect)
{
     f7e:	1f 92       	push	r1
     f80:	0f 92       	push	r0
     f82:	0f b6       	in	r0, 0x3f	; 63
     f84:	0f 92       	push	r0
     f86:	11 24       	eor	r1, r1
     f88:	0b b6       	in	r0, 0x3b	; 59
     f8a:	0f 92       	push	r0
     f8c:	2f 93       	push	r18
     f8e:	3f 93       	push	r19
     f90:	4f 93       	push	r20
     f92:	5f 93       	push	r21
     f94:	6f 93       	push	r22
     f96:	7f 93       	push	r23
     f98:	8f 93       	push	r24
     f9a:	9f 93       	push	r25
     f9c:	af 93       	push	r26
     f9e:	bf 93       	push	r27
     fa0:	ef 93       	push	r30
     fa2:	ff 93       	push	r31
	if (tc_tcf0_ccc_callback) {
     fa4:	e0 91 12 20 	lds	r30, 0x2012	; 0x802012 <tc_tcf0_ccc_callback>
     fa8:	f0 91 13 20 	lds	r31, 0x2013	; 0x802013 <tc_tcf0_ccc_callback+0x1>
     fac:	30 97       	sbiw	r30, 0x00	; 0
     fae:	09 f0       	breq	.+2      	; 0xfb2 <__vector_112+0x34>
		tc_tcf0_ccc_callback();
     fb0:	19 95       	eicall
	}
}
     fb2:	ff 91       	pop	r31
     fb4:	ef 91       	pop	r30
     fb6:	bf 91       	pop	r27
     fb8:	af 91       	pop	r26
     fba:	9f 91       	pop	r25
     fbc:	8f 91       	pop	r24
     fbe:	7f 91       	pop	r23
     fc0:	6f 91       	pop	r22
     fc2:	5f 91       	pop	r21
     fc4:	4f 91       	pop	r20
     fc6:	3f 91       	pop	r19
     fc8:	2f 91       	pop	r18
     fca:	0f 90       	pop	r0
     fcc:	0b be       	out	0x3b, r0	; 59
     fce:	0f 90       	pop	r0
     fd0:	0f be       	out	0x3f, r0	; 63
     fd2:	0f 90       	pop	r0
     fd4:	1f 90       	pop	r1
     fd6:	18 95       	reti

00000fd8 <__vector_113>:
 *
 * This function will handle interrupt on Timer Counter F0 Compare/CaptureD and
 * call the callback function.
 */
ISR(TCF0_CCD_vect)
{
     fd8:	1f 92       	push	r1
     fda:	0f 92       	push	r0
     fdc:	0f b6       	in	r0, 0x3f	; 63
     fde:	0f 92       	push	r0
     fe0:	11 24       	eor	r1, r1
     fe2:	0b b6       	in	r0, 0x3b	; 59
     fe4:	0f 92       	push	r0
     fe6:	2f 93       	push	r18
     fe8:	3f 93       	push	r19
     fea:	4f 93       	push	r20
     fec:	5f 93       	push	r21
     fee:	6f 93       	push	r22
     ff0:	7f 93       	push	r23
     ff2:	8f 93       	push	r24
     ff4:	9f 93       	push	r25
     ff6:	af 93       	push	r26
     ff8:	bf 93       	push	r27
     ffa:	ef 93       	push	r30
     ffc:	ff 93       	push	r31
	if (tc_tcf0_ccd_callback) {
     ffe:	e0 91 10 20 	lds	r30, 0x2010	; 0x802010 <tc_tcf0_ccd_callback>
    1002:	f0 91 11 20 	lds	r31, 0x2011	; 0x802011 <tc_tcf0_ccd_callback+0x1>
    1006:	30 97       	sbiw	r30, 0x00	; 0
    1008:	09 f0       	breq	.+2      	; 0x100c <__EEPROM_REGION_LENGTH__+0xc>
		tc_tcf0_ccd_callback();
    100a:	19 95       	eicall
	}
}
    100c:	ff 91       	pop	r31
    100e:	ef 91       	pop	r30
    1010:	bf 91       	pop	r27
    1012:	af 91       	pop	r26
    1014:	9f 91       	pop	r25
    1016:	8f 91       	pop	r24
    1018:	7f 91       	pop	r23
    101a:	6f 91       	pop	r22
    101c:	5f 91       	pop	r21
    101e:	4f 91       	pop	r20
    1020:	3f 91       	pop	r19
    1022:	2f 91       	pop	r18
    1024:	0f 90       	pop	r0
    1026:	0b be       	out	0x3b, r0	; 59
    1028:	0f 90       	pop	r0
    102a:	0f be       	out	0x3f, r0	; 63
    102c:	0f 90       	pop	r0
    102e:	1f 90       	pop	r1
    1030:	18 95       	reti

00001032 <tc_enable>:
 *
 * \note
 * unmask TC clock (sysclk), but does not configure the TC clock source.
 */
void tc_enable(volatile void *tc)
{
    1032:	1f 93       	push	r17
    1034:	cf 93       	push	r28
    1036:	df 93       	push	r29
    1038:	1f 92       	push	r1
    103a:	1f 92       	push	r1
    103c:	cd b7       	in	r28, 0x3d	; 61
    103e:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1040:	2f b7       	in	r18, 0x3f	; 63
    1042:	2a 83       	std	Y+2, r18	; 0x02
	cpu_irq_disable();
    1044:	f8 94       	cli
	return flags;
    1046:	1a 81       	ldd	r17, Y+2	; 0x02
	irqflags_t iflags = cpu_irq_save();

#ifdef TCC0
	if ((uintptr_t) tc == (uintptr_t) & TCC0) {
    1048:	28 2f       	mov	r18, r24
    104a:	39 2f       	mov	r19, r25
    104c:	21 15       	cp	r18, r1
    104e:	88 e0       	ldi	r24, 0x08	; 8
    1050:	38 07       	cpc	r19, r24
    1052:	39 f4       	brne	.+14     	; 0x1062 <tc_enable+0x30>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    1054:	61 e0       	ldi	r22, 0x01	; 1
    1056:	83 e0       	ldi	r24, 0x03	; 3
    1058:	bb d5       	rcall	.+2934   	; 0x1bd0 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    105a:	64 e0       	ldi	r22, 0x04	; 4
    105c:	83 e0       	ldi	r24, 0x03	; 3
    105e:	b8 d5       	rcall	.+2928   	; 0x1bd0 <sysclk_enable_module>
    1060:	43 c0       	rjmp	.+134    	; 0x10e8 <tc_enable+0xb6>
	} else
#endif
#ifdef TCC1
	if ((uintptr_t) tc == (uintptr_t) & TCC1) {
    1062:	20 34       	cpi	r18, 0x40	; 64
    1064:	88 e0       	ldi	r24, 0x08	; 8
    1066:	38 07       	cpc	r19, r24
    1068:	39 f4       	brne	.+14     	; 0x1078 <tc_enable+0x46>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    106a:	62 e0       	ldi	r22, 0x02	; 2
    106c:	83 e0       	ldi	r24, 0x03	; 3
    106e:	b0 d5       	rcall	.+2912   	; 0x1bd0 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1070:	64 e0       	ldi	r22, 0x04	; 4
    1072:	83 e0       	ldi	r24, 0x03	; 3
    1074:	ad d5       	rcall	.+2906   	; 0x1bd0 <sysclk_enable_module>
    1076:	38 c0       	rjmp	.+112    	; 0x10e8 <tc_enable+0xb6>
    1078:	21 15       	cp	r18, r1
	} else
#endif
#ifdef TCD0
	if ((uintptr_t) tc == (uintptr_t) & TCD0) {
    107a:	89 e0       	ldi	r24, 0x09	; 9
    107c:	38 07       	cpc	r19, r24
    107e:	39 f4       	brne	.+14     	; 0x108e <tc_enable+0x5c>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    1080:	61 e0       	ldi	r22, 0x01	; 1
    1082:	84 e0       	ldi	r24, 0x04	; 4
    1084:	a5 d5       	rcall	.+2890   	; 0x1bd0 <sysclk_enable_module>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1086:	64 e0       	ldi	r22, 0x04	; 4
    1088:	84 e0       	ldi	r24, 0x04	; 4
    108a:	a2 d5       	rcall	.+2884   	; 0x1bd0 <sysclk_enable_module>
    108c:	2d c0       	rjmp	.+90     	; 0x10e8 <tc_enable+0xb6>
    108e:	20 34       	cpi	r18, 0x40	; 64
	} else
#endif
#ifdef TCD1
	if ((uintptr_t) tc == (uintptr_t) & TCD1) {
    1090:	89 e0       	ldi	r24, 0x09	; 9
    1092:	38 07       	cpc	r19, r24
    1094:	39 f4       	brne	.+14     	; 0x10a4 <tc_enable+0x72>
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1096:	62 e0       	ldi	r22, 0x02	; 2
    1098:	84 e0       	ldi	r24, 0x04	; 4
    109a:	9a d5       	rcall	.+2868   	; 0x1bd0 <sysclk_enable_module>
    109c:	64 e0       	ldi	r22, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    109e:	84 e0       	ldi	r24, 0x04	; 4
    10a0:	97 d5       	rcall	.+2862   	; 0x1bd0 <sysclk_enable_module>
    10a2:	22 c0       	rjmp	.+68     	; 0x10e8 <tc_enable+0xb6>
    10a4:	21 15       	cp	r18, r1
	} else
#endif
#ifdef TCE0
	if ((uintptr_t) tc == (uintptr_t) & TCE0) {
    10a6:	8a e0       	ldi	r24, 0x0A	; 10
    10a8:	38 07       	cpc	r19, r24
    10aa:	39 f4       	brne	.+14     	; 0x10ba <tc_enable+0x88>
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    10ac:	61 e0       	ldi	r22, 0x01	; 1
    10ae:	85 e0       	ldi	r24, 0x05	; 5
    10b0:	8f d5       	rcall	.+2846   	; 0x1bd0 <sysclk_enable_module>
    10b2:	64 e0       	ldi	r22, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    10b4:	85 e0       	ldi	r24, 0x05	; 5
    10b6:	8c d5       	rcall	.+2840   	; 0x1bd0 <sysclk_enable_module>
    10b8:	17 c0       	rjmp	.+46     	; 0x10e8 <tc_enable+0xb6>
    10ba:	20 34       	cpi	r18, 0x40	; 64
	} else
#endif
#ifdef TCE1
	if ((uintptr_t) tc == (uintptr_t) & TCE1) {
    10bc:	8a e0       	ldi	r24, 0x0A	; 10
    10be:	38 07       	cpc	r19, r24
    10c0:	39 f4       	brne	.+14     	; 0x10d0 <tc_enable+0x9e>
    10c2:	62 e0       	ldi	r22, 0x02	; 2
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    10c4:	85 e0       	ldi	r24, 0x05	; 5
    10c6:	84 d5       	rcall	.+2824   	; 0x1bd0 <sysclk_enable_module>
    10c8:	64 e0       	ldi	r22, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    10ca:	85 e0       	ldi	r24, 0x05	; 5
    10cc:	81 d5       	rcall	.+2818   	; 0x1bd0 <sysclk_enable_module>
    10ce:	0c c0       	rjmp	.+24     	; 0x10e8 <tc_enable+0xb6>
    10d0:	21 15       	cp	r18, r1
	} else
#endif
#ifdef TCF0
	if ((uintptr_t) tc == (uintptr_t) & TCF0) {
    10d2:	3b 40       	sbci	r19, 0x0B	; 11
    10d4:	39 f4       	brne	.+14     	; 0x10e4 <tc_enable+0xb2>
    10d6:	61 e0       	ldi	r22, 0x01	; 1
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    10d8:	86 e0       	ldi	r24, 0x06	; 6
    10da:	7a d5       	rcall	.+2804   	; 0x1bd0 <sysclk_enable_module>
    10dc:	64 e0       	ldi	r22, 0x04	; 4
    10de:	86 e0       	ldi	r24, 0x06	; 6
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    10e0:	77 d5       	rcall	.+2798   	; 0x1bd0 <sysclk_enable_module>
    10e2:	02 c0       	rjmp	.+4      	; 0x10e8 <tc_enable+0xb6>
    10e4:	1f bf       	out	0x3f, r17	; 63
    10e6:	10 c0       	rjmp	.+32     	; 0x1108 <tc_enable+0xd6>
    10e8:	80 91 63 20 	lds	r24, 0x2063	; 0x802063 <sleepmgr_locks+0x1>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    10ec:	8f 3f       	cpi	r24, 0xFF	; 255
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    10ee:	09 f4       	brne	.+2      	; 0x10f2 <tc_enable+0xc0>
    10f0:	ff cf       	rjmp	.-2      	; 0x10f0 <tc_enable+0xbe>
    10f2:	8f b7       	in	r24, 0x3f	; 63
    10f4:	89 83       	std	Y+1, r24	; 0x01
    10f6:	f8 94       	cli

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    10f8:	99 81       	ldd	r25, Y+1	; 0x01
    10fa:	e2 e6       	ldi	r30, 0x62	; 98
	cpu_irq_disable();
    10fc:	f0 e2       	ldi	r31, 0x20	; 32
	return flags;
    10fe:	81 81       	ldd	r24, Z+1	; 0x01
	}

	// Enter a critical section
	flags = cpu_irq_save();

	++sleepmgr_locks[mode];
    1100:	8f 5f       	subi	r24, 0xFF	; 255
    1102:	81 83       	std	Z+1, r24	; 0x01
    1104:	9f bf       	out	0x3f, r25	; 63
    1106:	1f bf       	out	0x3f, r17	; 63
    1108:	0f 90       	pop	r0
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    110a:	0f 90       	pop	r0
    110c:	df 91       	pop	r29
		cpu_irq_restore(iflags);
		return;
	}
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
	cpu_irq_restore(iflags);
}
    110e:	cf 91       	pop	r28
    1110:	1f 91       	pop	r17
    1112:	08 95       	ret

00001114 <usart_putchar>:
    1114:	fc 01       	movw	r30, r24
    1116:	91 81       	ldd	r25, Z+1	; 0x01
    1118:	95 ff       	sbrs	r25, 5

	if (baud_offset != USART_BAUD_UNDEFINED) {
		(usart)->BAUDCTRLB = (uint8_t)((uint16_t)baudctrl);
		(usart)->BAUDCTRLA = (uint8_t)((uint16_t)baudctrl >> 8);
	}
}
    111a:	fd cf       	rjmp	.-6      	; 0x1116 <usart_putchar+0x2>
    111c:	60 83       	st	Z, r22
    111e:	80 e0       	ldi	r24, 0x00	; 0
    1120:	90 e0       	ldi	r25, 0x00	; 0
    1122:	08 95       	ret

00001124 <usart_getchar>:
    1124:	fc 01       	movw	r30, r24
    1126:	91 81       	ldd	r25, Z+1	; 0x01
    1128:	99 23       	and	r25, r25
    112a:	ec f7       	brge	.-6      	; 0x1126 <usart_getchar+0x2>
    112c:	80 81       	ld	r24, Z
    112e:	08 95       	ret

00001130 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
    1130:	4f 92       	push	r4
    1132:	5f 92       	push	r5
    1134:	6f 92       	push	r6
    1136:	7f 92       	push	r7
    1138:	8f 92       	push	r8
    113a:	9f 92       	push	r9
    113c:	af 92       	push	r10
    113e:	bf 92       	push	r11
    1140:	ef 92       	push	r14
    1142:	ff 92       	push	r15
    1144:	0f 93       	push	r16
    1146:	1f 93       	push	r17
    1148:	cf 93       	push	r28
    114a:	7c 01       	movw	r14, r24
    114c:	4a 01       	movw	r8, r20
    114e:	5b 01       	movw	r10, r22
    1150:	28 01       	movw	r4, r16
    1152:	39 01       	movw	r6, r18
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    1154:	fc 01       	movw	r30, r24
    1156:	84 81       	ldd	r24, Z+4	; 0x04
    1158:	82 ff       	sbrs	r24, 2
    115a:	16 c0       	rjmp	.+44     	; 0x1188 <usart_set_baudrate+0x58>

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 = (2^0) * 8 * (2^0) = (2^BSCALE_MIN) * 8 * (BSEL_MIN) */
	max_rate = cpu_hz / 8;
    115c:	d9 01       	movw	r26, r18
    115e:	c8 01       	movw	r24, r16
    1160:	68 94       	set
    1162:	12 f8       	bld	r1, 2
    1164:	b6 95       	lsr	r27
    1166:	a7 95       	ror	r26
    1168:	97 95       	ror	r25
    116a:	87 95       	ror	r24
    116c:	16 94       	lsr	r1
    116e:	d1 f7       	brne	.-12     	; 0x1164 <usart_set_baudrate+0x34>
	/* 4194304 = (2^7) * 8 * (2^12) = (2^BSCALE_MAX) * 8 * (BSEL_MAX+1) */
	min_rate = cpu_hz / 4194304;
    1170:	b9 01       	movw	r22, r18
    1172:	a8 01       	movw	r20, r16
    1174:	03 2e       	mov	r0, r19
    1176:	36 e1       	ldi	r19, 0x16	; 22
    1178:	76 95       	lsr	r23
    117a:	67 95       	ror	r22
    117c:	57 95       	ror	r21
    117e:	47 95       	ror	r20
    1180:	3a 95       	dec	r19
    1182:	d1 f7       	brne	.-12     	; 0x1178 <usart_set_baudrate+0x48>
    1184:	30 2d       	mov	r19, r0
    1186:	15 c0       	rjmp	.+42     	; 0x11b2 <usart_set_baudrate+0x82>

	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
		max_rate /= 2;
    1188:	d9 01       	movw	r26, r18
    118a:	c8 01       	movw	r24, r16
    118c:	68 94       	set
    118e:	13 f8       	bld	r1, 3
    1190:	b6 95       	lsr	r27
    1192:	a7 95       	ror	r26
    1194:	97 95       	ror	r25
    1196:	87 95       	ror	r24
    1198:	16 94       	lsr	r1
    119a:	d1 f7       	brne	.-12     	; 0x1190 <usart_set_baudrate+0x60>
		min_rate /= 2;
    119c:	b9 01       	movw	r22, r18
    119e:	a8 01       	movw	r20, r16
    11a0:	03 2e       	mov	r0, r19
    11a2:	37 e1       	ldi	r19, 0x17	; 23
    11a4:	76 95       	lsr	r23
    11a6:	67 95       	ror	r22
    11a8:	57 95       	ror	r21
    11aa:	47 95       	ror	r20
    11ac:	3a 95       	dec	r19
    11ae:	d1 f7       	brne	.-12     	; 0x11a4 <usart_set_baudrate+0x74>
    11b0:	30 2d       	mov	r19, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
    11b2:	88 15       	cp	r24, r8
    11b4:	99 05       	cpc	r25, r9
    11b6:	aa 05       	cpc	r26, r10
    11b8:	bb 05       	cpc	r27, r11
    11ba:	08 f4       	brcc	.+2      	; 0x11be <usart_set_baudrate+0x8e>
    11bc:	a2 c0       	rjmp	.+324    	; 0x1302 <usart_set_baudrate+0x1d2>
    11be:	84 16       	cp	r8, r20
    11c0:	95 06       	cpc	r9, r21
    11c2:	a6 06       	cpc	r10, r22
    11c4:	b7 06       	cpc	r11, r23
    11c6:	08 f4       	brcc	.+2      	; 0x11ca <usart_set_baudrate+0x9a>
    11c8:	9e c0       	rjmp	.+316    	; 0x1306 <usart_set_baudrate+0x1d6>
		return false;
	}

	/* Check if double speed is enabled. */
	if (!((usart)->CTRLB & USART_CLK2X_bm)) {
    11ca:	f7 01       	movw	r30, r14
    11cc:	84 81       	ldd	r24, Z+4	; 0x04
    11ce:	82 fd       	sbrc	r24, 2
    11d0:	04 c0       	rjmp	.+8      	; 0x11da <usart_set_baudrate+0xaa>
		baud *= 2;
    11d2:	88 0c       	add	r8, r8
    11d4:	99 1c       	adc	r9, r9
    11d6:	aa 1c       	adc	r10, r10
    11d8:	bb 1c       	adc	r11, r11
	}

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;
    11da:	c3 01       	movw	r24, r6
    11dc:	b2 01       	movw	r22, r4
    11de:	a5 01       	movw	r20, r10
    11e0:	94 01       	movw	r18, r8
    11e2:	cf d5       	rcall	.+2974   	; 0x1d82 <__udivmodsi4>

	for (exp = -7; exp < 7; exp++) {
		if (ratio < limit) {
    11e4:	2f 3f       	cpi	r18, 0xFF	; 255
    11e6:	31 05       	cpc	r19, r1
    11e8:	41 05       	cpc	r20, r1
    11ea:	51 05       	cpc	r21, r1
    11ec:	08 f4       	brcc	.+2      	; 0x11f0 <usart_set_baudrate+0xc0>
    11ee:	8d c0       	rjmp	.+282    	; 0x130a <usart_set_baudrate+0x1da>
    11f0:	8f ef       	ldi	r24, 0xFF	; 255
    11f2:	90 e0       	ldi	r25, 0x00	; 0
    11f4:	a0 e0       	ldi	r26, 0x00	; 0
    11f6:	b0 e0       	ldi	r27, 0x00	; 0
    11f8:	c9 ef       	ldi	r28, 0xF9	; 249
    11fa:	05 c0       	rjmp	.+10     	; 0x1206 <usart_set_baudrate+0xd6>
    11fc:	28 17       	cp	r18, r24
    11fe:	39 07       	cpc	r19, r25
    1200:	4a 07       	cpc	r20, r26
    1202:	5b 07       	cpc	r21, r27
    1204:	58 f0       	brcs	.+22     	; 0x121c <usart_set_baudrate+0xec>
			break;
		}

		limit <<= 1;
    1206:	88 0f       	add	r24, r24
    1208:	99 1f       	adc	r25, r25
    120a:	aa 1f       	adc	r26, r26
    120c:	bb 1f       	adc	r27, r27

		if (exp < -3) {
    120e:	cd 3f       	cpi	r28, 0xFD	; 253
    1210:	0c f4       	brge	.+2      	; 0x1214 <usart_set_baudrate+0xe4>
			limit |= 1;
    1212:	81 60       	ori	r24, 0x01	; 1
    1214:	cf 5f       	subi	r28, 0xFF	; 255

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    1216:	c7 30       	cpi	r28, 0x07	; 7
    1218:	89 f7       	brne	.-30     	; 0x11fc <usart_set_baudrate+0xcc>
    121a:	4d c0       	rjmp	.+154    	; 0x12b6 <usart_set_baudrate+0x186>
	 * point.
	 *
	 * The formula for calculating BSEL is slightly different when exp is
	 * negative than it is when exp is positive.
	 */
	if (exp < 0) {
    121c:	cc 23       	and	r28, r28
    121e:	0c f0       	brlt	.+2      	; 0x1222 <usart_set_baudrate+0xf2>
    1220:	4a c0       	rjmp	.+148    	; 0x12b6 <usart_set_baudrate+0x186>
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    1222:	d5 01       	movw	r26, r10
    1224:	c4 01       	movw	r24, r8
    1226:	88 0f       	add	r24, r24
    1228:	99 1f       	adc	r25, r25
    122a:	aa 1f       	adc	r26, r26
    122c:	bb 1f       	adc	r27, r27
    122e:	88 0f       	add	r24, r24
    1230:	99 1f       	adc	r25, r25
    1232:	aa 1f       	adc	r26, r26
    1234:	bb 1f       	adc	r27, r27
    1236:	88 0f       	add	r24, r24
    1238:	99 1f       	adc	r25, r25
    123a:	aa 1f       	adc	r26, r26
    123c:	bb 1f       	adc	r27, r27
    123e:	48 1a       	sub	r4, r24
    1240:	59 0a       	sbc	r5, r25
    1242:	6a 0a       	sbc	r6, r26
    1244:	7b 0a       	sbc	r7, r27
		/* If we end up with a left-shift after taking the final
		 * divide-by-8 into account, do the shift before the divide.
		 * Otherwise, left-shift the denominator instead (effectively
		 * resulting in an overall right shift.)
		 */
		if (exp <= -3) {
    1246:	ce 3f       	cpi	r28, 0xFE	; 254
    1248:	ec f4       	brge	.+58     	; 0x1284 <usart_set_baudrate+0x154>
			div = ((cpu_hz << (-exp - 3)) + baud / 2) / baud;
    124a:	8d ef       	ldi	r24, 0xFD	; 253
    124c:	9f ef       	ldi	r25, 0xFF	; 255
    124e:	8c 1b       	sub	r24, r28
    1250:	91 09       	sbc	r25, r1
    1252:	c7 fd       	sbrc	r28, 7
    1254:	93 95       	inc	r25
    1256:	04 c0       	rjmp	.+8      	; 0x1260 <usart_set_baudrate+0x130>
    1258:	44 0c       	add	r4, r4
    125a:	55 1c       	adc	r5, r5
    125c:	66 1c       	adc	r6, r6
    125e:	77 1c       	adc	r7, r7
    1260:	8a 95       	dec	r24
    1262:	d2 f7       	brpl	.-12     	; 0x1258 <usart_set_baudrate+0x128>
    1264:	d5 01       	movw	r26, r10
    1266:	c4 01       	movw	r24, r8
    1268:	b6 95       	lsr	r27
    126a:	a7 95       	ror	r26
    126c:	97 95       	ror	r25
    126e:	87 95       	ror	r24
    1270:	bc 01       	movw	r22, r24
    1272:	cd 01       	movw	r24, r26
    1274:	64 0d       	add	r22, r4
    1276:	75 1d       	adc	r23, r5
    1278:	86 1d       	adc	r24, r6
    127a:	97 1d       	adc	r25, r7
    127c:	a5 01       	movw	r20, r10
    127e:	94 01       	movw	r18, r8
    1280:	80 d5       	rcall	.+2816   	; 0x1d82 <__udivmodsi4>
    1282:	35 c0       	rjmp	.+106    	; 0x12ee <usart_set_baudrate+0x1be>
		} else {
			baud <<= exp + 3;
    1284:	83 e0       	ldi	r24, 0x03	; 3
    1286:	8c 0f       	add	r24, r28
    1288:	a5 01       	movw	r20, r10
    128a:	94 01       	movw	r18, r8
    128c:	04 c0       	rjmp	.+8      	; 0x1296 <usart_set_baudrate+0x166>
    128e:	22 0f       	add	r18, r18
    1290:	33 1f       	adc	r19, r19
    1292:	44 1f       	adc	r20, r20
    1294:	55 1f       	adc	r21, r21
    1296:	8a 95       	dec	r24
    1298:	d2 f7       	brpl	.-12     	; 0x128e <usart_set_baudrate+0x15e>
			div = (cpu_hz + baud / 2) / baud;
    129a:	da 01       	movw	r26, r20
    129c:	c9 01       	movw	r24, r18
    129e:	b6 95       	lsr	r27
    12a0:	a7 95       	ror	r26
    12a2:	97 95       	ror	r25
    12a4:	87 95       	ror	r24
    12a6:	bc 01       	movw	r22, r24
    12a8:	cd 01       	movw	r24, r26
    12aa:	64 0d       	add	r22, r4
    12ac:	75 1d       	adc	r23, r5
    12ae:	86 1d       	adc	r24, r6
    12b0:	97 1d       	adc	r25, r7
    12b2:	67 d5       	rcall	.+2766   	; 0x1d82 <__udivmodsi4>
    12b4:	1c c0       	rjmp	.+56     	; 0x12ee <usart_set_baudrate+0x1be>
		}
	} else {
		/* We will always do a right shift in this case, but we need to
		 * shift three extra positions because of the divide-by-8.
		 */
		baud <<= exp + 3;
    12b6:	83 e0       	ldi	r24, 0x03	; 3
    12b8:	8c 0f       	add	r24, r28
    12ba:	a5 01       	movw	r20, r10
    12bc:	94 01       	movw	r18, r8
    12be:	04 c0       	rjmp	.+8      	; 0x12c8 <usart_set_baudrate+0x198>
    12c0:	22 0f       	add	r18, r18
    12c2:	33 1f       	adc	r19, r19
    12c4:	44 1f       	adc	r20, r20
    12c6:	55 1f       	adc	r21, r21
    12c8:	8a 95       	dec	r24
    12ca:	d2 f7       	brpl	.-12     	; 0x12c0 <usart_set_baudrate+0x190>
		div = (cpu_hz + baud / 2) / baud - 1;
    12cc:	da 01       	movw	r26, r20
    12ce:	c9 01       	movw	r24, r18
    12d0:	b6 95       	lsr	r27
    12d2:	a7 95       	ror	r26
    12d4:	97 95       	ror	r25
    12d6:	87 95       	ror	r24
    12d8:	bc 01       	movw	r22, r24
    12da:	cd 01       	movw	r24, r26
    12dc:	64 0d       	add	r22, r4
    12de:	75 1d       	adc	r23, r5
    12e0:	86 1d       	adc	r24, r6
    12e2:	97 1d       	adc	r25, r7
    12e4:	4e d5       	rcall	.+2716   	; 0x1d82 <__udivmodsi4>
    12e6:	21 50       	subi	r18, 0x01	; 1
    12e8:	31 09       	sbc	r19, r1
    12ea:	41 09       	sbc	r20, r1
    12ec:	51 09       	sbc	r21, r1
	}

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
    12ee:	83 2f       	mov	r24, r19
    12f0:	8f 70       	andi	r24, 0x0F	; 15
    12f2:	c2 95       	swap	r28
    12f4:	c0 7f       	andi	r28, 0xF0	; 240
    12f6:	c8 2b       	or	r28, r24
    12f8:	f7 01       	movw	r30, r14
    12fa:	c7 83       	std	Z+7, r28	; 0x07
	(usart)->BAUDCTRLA = (uint8_t)div;
    12fc:	26 83       	std	Z+6, r18	; 0x06

	return true;
    12fe:	81 e0       	ldi	r24, 0x01	; 1
    1300:	18 c0       	rjmp	.+48     	; 0x1332 <usart_set_baudrate+0x202>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
    1302:	80 e0       	ldi	r24, 0x00	; 0
    1304:	16 c0       	rjmp	.+44     	; 0x1332 <usart_set_baudrate+0x202>
    1306:	80 e0       	ldi	r24, 0x00	; 0
    1308:	14 c0       	rjmp	.+40     	; 0x1332 <usart_set_baudrate+0x202>
	if (exp < 0) {
		/* We are supposed to subtract 1, then apply BSCALE. We want to
		 * apply BSCALE first, so we need to turn everything inside the
		 * parenthesis into a single fractional expression.
		 */
		cpu_hz -= 8 * baud;
    130a:	d5 01       	movw	r26, r10
    130c:	c4 01       	movw	r24, r8
    130e:	88 0f       	add	r24, r24
    1310:	99 1f       	adc	r25, r25
    1312:	aa 1f       	adc	r26, r26
    1314:	bb 1f       	adc	r27, r27
    1316:	88 0f       	add	r24, r24
    1318:	99 1f       	adc	r25, r25
    131a:	aa 1f       	adc	r26, r26
    131c:	bb 1f       	adc	r27, r27
    131e:	88 0f       	add	r24, r24
    1320:	99 1f       	adc	r25, r25
    1322:	aa 1f       	adc	r26, r26
    1324:	bb 1f       	adc	r27, r27
    1326:	48 1a       	sub	r4, r24
    1328:	59 0a       	sbc	r5, r25
    132a:	6a 0a       	sbc	r6, r26
    132c:	7b 0a       	sbc	r7, r27

	/* Find the lowest possible exponent. */
	limit = 0xfffU >> 4;
	ratio = cpu_hz / baud;

	for (exp = -7; exp < 7; exp++) {
    132e:	c9 ef       	ldi	r28, 0xF9	; 249
    1330:	8c cf       	rjmp	.-232    	; 0x124a <usart_set_baudrate+0x11a>

	(usart)->BAUDCTRLB = (uint8_t)(((div >> 8) & 0X0F) | (exp << 4));
	(usart)->BAUDCTRLA = (uint8_t)div;

	return true;
}
    1332:	cf 91       	pop	r28
    1334:	1f 91       	pop	r17
    1336:	0f 91       	pop	r16
    1338:	ff 90       	pop	r15
    133a:	ef 90       	pop	r14
    133c:	bf 90       	pop	r11
    133e:	af 90       	pop	r10
    1340:	9f 90       	pop	r9
    1342:	8f 90       	pop	r8
    1344:	7f 90       	pop	r7
    1346:	6f 90       	pop	r6
    1348:	5f 90       	pop	r5
    134a:	4f 90       	pop	r4
    134c:	08 95       	ret

0000134e <usart_init_rs232>:
 *
 * \retval true if the initialization was successfull
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
    134e:	0f 93       	push	r16
    1350:	1f 93       	push	r17
    1352:	cf 93       	push	r28
    1354:	df 93       	push	r29
    1356:	ec 01       	movw	r28, r24
    1358:	8b 01       	movw	r16, r22
 *
 * \param module Pointer to the module's base address.
 */
static inline void sysclk_enable_peripheral_clock(const volatile void *module)
{
	if (module == NULL) {
    135a:	00 97       	sbiw	r24, 0x00	; 0
    135c:	09 f4       	brne	.+2      	; 0x1360 <usart_init_rs232+0x12>
    135e:	e6 c0       	rjmp	.+460    	; 0x152c <usart_init_rs232+0x1de>
		Assert(false);
	}
#ifdef AES
	else if (module == &AES) {
    1360:	80 3c       	cpi	r24, 0xC0	; 192
    1362:	91 05       	cpc	r25, r1
    1364:	21 f4       	brne	.+8      	; 0x136e <usart_init_rs232+0x20>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_AES);
    1366:	60 e1       	ldi	r22, 0x10	; 16
    1368:	80 e0       	ldi	r24, 0x00	; 0
    136a:	32 d4       	rcall	.+2148   	; 0x1bd0 <sysclk_enable_module>
    136c:	df c0       	rjmp	.+446    	; 0x152c <usart_init_rs232+0x1de>
	else if (module == &RTC) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
	}
#endif
#ifdef EVSYS
	else if (module == &EVSYS) {
    136e:	c0 38       	cpi	r28, 0x80	; 128
    1370:	81 e0       	ldi	r24, 0x01	; 1
    1372:	d8 07       	cpc	r29, r24
    1374:	21 f4       	brne	.+8      	; 0x137e <usart_init_rs232+0x30>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    1376:	62 e0       	ldi	r22, 0x02	; 2
    1378:	80 e0       	ldi	r24, 0x00	; 0
    137a:	2a d4       	rcall	.+2132   	; 0x1bd0 <sysclk_enable_module>
    137c:	d7 c0       	rjmp	.+430    	; 0x152c <usart_init_rs232+0x1de>
	}
#endif
#ifdef DMA
	else if (module == &DMA) {
    137e:	c1 15       	cp	r28, r1
    1380:	e1 e0       	ldi	r30, 0x01	; 1
    1382:	de 07       	cpc	r29, r30
    1384:	21 f4       	brne	.+8      	; 0x138e <usart_init_rs232+0x40>
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    1386:	61 e0       	ldi	r22, 0x01	; 1
    1388:	80 e0       	ldi	r24, 0x00	; 0
    138a:	22 d4       	rcall	.+2116   	; 0x1bd0 <sysclk_enable_module>
    138c:	cf c0       	rjmp	.+414    	; 0x152c <usart_init_rs232+0x1de>
	else if (module == &EDMA) {
		sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EDMA);
	}
#endif
#ifdef ACA
	else if (module == &ACA) {
    138e:	c0 38       	cpi	r28, 0x80	; 128
    1390:	f3 e0       	ldi	r31, 0x03	; 3
    1392:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_AC);
    1394:	21 f4       	brne	.+8      	; 0x139e <usart_init_rs232+0x50>
    1396:	61 e0       	ldi	r22, 0x01	; 1
    1398:	81 e0       	ldi	r24, 0x01	; 1
    139a:	1a d4       	rcall	.+2100   	; 0x1bd0 <sysclk_enable_module>
    139c:	c7 c0       	rjmp	.+398    	; 0x152c <usart_init_rs232+0x1de>
	}
#endif
#ifdef ACB
	else if (module == &ACB) {
    139e:	c0 39       	cpi	r28, 0x90	; 144
    13a0:	83 e0       	ldi	r24, 0x03	; 3
    13a2:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_AC);
    13a4:	21 f4       	brne	.+8      	; 0x13ae <usart_init_rs232+0x60>
    13a6:	61 e0       	ldi	r22, 0x01	; 1
    13a8:	82 e0       	ldi	r24, 0x02	; 2
    13aa:	12 d4       	rcall	.+2084   	; 0x1bd0 <sysclk_enable_module>
    13ac:	bf c0       	rjmp	.+382    	; 0x152c <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCA
	else if (module == &ADCA) {
    13ae:	c1 15       	cp	r28, r1
    13b0:	e2 e0       	ldi	r30, 0x02	; 2
    13b2:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
    13b4:	21 f4       	brne	.+8      	; 0x13be <usart_init_rs232+0x70>
    13b6:	62 e0       	ldi	r22, 0x02	; 2
    13b8:	81 e0       	ldi	r24, 0x01	; 1
    13ba:	0a d4       	rcall	.+2068   	; 0x1bd0 <sysclk_enable_module>
    13bc:	b7 c0       	rjmp	.+366    	; 0x152c <usart_init_rs232+0x1de>
	}
#endif
#ifdef ADCB
	else if (module == &ADCB) {
    13be:	c0 34       	cpi	r28, 0x40	; 64
    13c0:	f2 e0       	ldi	r31, 0x02	; 2
    13c2:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
    13c4:	21 f4       	brne	.+8      	; 0x13ce <usart_init_rs232+0x80>
    13c6:	62 e0       	ldi	r22, 0x02	; 2
    13c8:	82 e0       	ldi	r24, 0x02	; 2
    13ca:	02 d4       	rcall	.+2052   	; 0x1bd0 <sysclk_enable_module>
	}
#endif
// Workaround for bad XMEGA D header file
#if !XMEGA_D
#ifdef DACB
	else if (module == &DACB) {
    13cc:	af c0       	rjmp	.+350    	; 0x152c <usart_init_rs232+0x1de>
    13ce:	c0 32       	cpi	r28, 0x20	; 32
    13d0:	83 e0       	ldi	r24, 0x03	; 3
    13d2:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_DAC);
    13d4:	21 f4       	brne	.+8      	; 0x13de <usart_init_rs232+0x90>
    13d6:	64 e0       	ldi	r22, 0x04	; 4
    13d8:	82 e0       	ldi	r24, 0x02	; 2
    13da:	fa d3       	rcall	.+2036   	; 0x1bd0 <sysclk_enable_module>
	}
#endif
#endif // Workaround end
#ifdef TCC0
	else if (module == &TCC0) {
    13dc:	a7 c0       	rjmp	.+334    	; 0x152c <usart_init_rs232+0x1de>
    13de:	c1 15       	cp	r28, r1
    13e0:	e8 e0       	ldi	r30, 0x08	; 8
    13e2:	de 07       	cpc	r29, r30
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC0);
    13e4:	21 f4       	brne	.+8      	; 0x13ee <usart_init_rs232+0xa0>
    13e6:	61 e0       	ldi	r22, 0x01	; 1
    13e8:	83 e0       	ldi	r24, 0x03	; 3
    13ea:	f2 d3       	rcall	.+2020   	; 0x1bd0 <sysclk_enable_module>
	}
#endif
#ifdef TCD0
	else if (module == &TCD0) {
    13ec:	9f c0       	rjmp	.+318    	; 0x152c <usart_init_rs232+0x1de>
    13ee:	c1 15       	cp	r28, r1
    13f0:	f9 e0       	ldi	r31, 0x09	; 9
    13f2:	df 07       	cpc	r29, r31
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC0);
    13f4:	21 f4       	brne	.+8      	; 0x13fe <usart_init_rs232+0xb0>
    13f6:	61 e0       	ldi	r22, 0x01	; 1
    13f8:	84 e0       	ldi	r24, 0x04	; 4
    13fa:	ea d3       	rcall	.+2004   	; 0x1bd0 <sysclk_enable_module>
	}
#endif
#ifdef TCE0
	else if (module == &TCE0) {
    13fc:	97 c0       	rjmp	.+302    	; 0x152c <usart_init_rs232+0x1de>
    13fe:	c1 15       	cp	r28, r1
    1400:	8a e0       	ldi	r24, 0x0A	; 10
    1402:	d8 07       	cpc	r29, r24
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC0);
    1404:	21 f4       	brne	.+8      	; 0x140e <usart_init_rs232+0xc0>
    1406:	61 e0       	ldi	r22, 0x01	; 1
    1408:	85 e0       	ldi	r24, 0x05	; 5
    140a:	e2 d3       	rcall	.+1988   	; 0x1bd0 <sysclk_enable_module>
	}
#endif
#ifdef TCF0
	else if (module == &TCF0) {
    140c:	8f c0       	rjmp	.+286    	; 0x152c <usart_init_rs232+0x1de>
    140e:	c1 15       	cp	r28, r1
    1410:	eb e0       	ldi	r30, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_TC0);
    1412:	de 07       	cpc	r29, r30
    1414:	21 f4       	brne	.+8      	; 0x141e <usart_init_rs232+0xd0>
    1416:	61 e0       	ldi	r22, 0x01	; 1
    1418:	86 e0       	ldi	r24, 0x06	; 6
    141a:	da d3       	rcall	.+1972   	; 0x1bd0 <sysclk_enable_module>
	}
#endif
#ifdef TCC1
	else if (module == &TCC1) {
    141c:	87 c0       	rjmp	.+270    	; 0x152c <usart_init_rs232+0x1de>
    141e:	c0 34       	cpi	r28, 0x40	; 64
    1420:	f8 e0       	ldi	r31, 0x08	; 8
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TC1);
    1422:	df 07       	cpc	r29, r31
    1424:	21 f4       	brne	.+8      	; 0x142e <usart_init_rs232+0xe0>
    1426:	62 e0       	ldi	r22, 0x02	; 2
    1428:	83 e0       	ldi	r24, 0x03	; 3
    142a:	d2 d3       	rcall	.+1956   	; 0x1bd0 <sysclk_enable_module>
	}
#endif
#ifdef TCD1
	else if (module == &TCD1) {
    142c:	7f c0       	rjmp	.+254    	; 0x152c <usart_init_rs232+0x1de>
    142e:	c0 34       	cpi	r28, 0x40	; 64
    1430:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC1);
    1432:	d8 07       	cpc	r29, r24
    1434:	21 f4       	brne	.+8      	; 0x143e <usart_init_rs232+0xf0>
    1436:	62 e0       	ldi	r22, 0x02	; 2
    1438:	84 e0       	ldi	r24, 0x04	; 4
    143a:	ca d3       	rcall	.+1940   	; 0x1bd0 <sysclk_enable_module>
	}
#endif
#ifdef TCE1
	else if (module == &TCE1) {
    143c:	77 c0       	rjmp	.+238    	; 0x152c <usart_init_rs232+0x1de>
    143e:	c0 34       	cpi	r28, 0x40	; 64
    1440:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TC1);
    1442:	de 07       	cpc	r29, r30
    1444:	21 f4       	brne	.+8      	; 0x144e <usart_init_rs232+0x100>
    1446:	62 e0       	ldi	r22, 0x02	; 2
    1448:	85 e0       	ldi	r24, 0x05	; 5
	else if (module == &TCD5) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TC5);
	}
#endif
#ifdef HIRESC
	else if (module == &HIRESC) {
    144a:	c2 d3       	rcall	.+1924   	; 0x1bd0 <sysclk_enable_module>
    144c:	6f c0       	rjmp	.+222    	; 0x152c <usart_init_rs232+0x1de>
    144e:	c0 39       	cpi	r28, 0x90	; 144
    1450:	f8 e0       	ldi	r31, 0x08	; 8
			sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_HIRES);
    1452:	df 07       	cpc	r29, r31
    1454:	21 f4       	brne	.+8      	; 0x145e <usart_init_rs232+0x110>
    1456:	64 e0       	ldi	r22, 0x04	; 4
    1458:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef HIRESD
	else if (module == &HIRESD) {
    145a:	ba d3       	rcall	.+1908   	; 0x1bd0 <sysclk_enable_module>
    145c:	67 c0       	rjmp	.+206    	; 0x152c <usart_init_rs232+0x1de>
    145e:	c0 39       	cpi	r28, 0x90	; 144
    1460:	89 e0       	ldi	r24, 0x09	; 9
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_HIRES);
    1462:	d8 07       	cpc	r29, r24
    1464:	21 f4       	brne	.+8      	; 0x146e <usart_init_rs232+0x120>
    1466:	64 e0       	ldi	r22, 0x04	; 4
    1468:	84 e0       	ldi	r24, 0x04	; 4
	}
#endif
#ifdef HIRESE
	else if (module == &HIRESE) {
    146a:	b2 d3       	rcall	.+1892   	; 0x1bd0 <sysclk_enable_module>
    146c:	5f c0       	rjmp	.+190    	; 0x152c <usart_init_rs232+0x1de>
    146e:	c0 39       	cpi	r28, 0x90	; 144
    1470:	ea e0       	ldi	r30, 0x0A	; 10
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_HIRES);
    1472:	de 07       	cpc	r29, r30
    1474:	21 f4       	brne	.+8      	; 0x147e <usart_init_rs232+0x130>
    1476:	64 e0       	ldi	r22, 0x04	; 4
    1478:	85 e0       	ldi	r24, 0x05	; 5
	}
#endif
#ifdef HIRESF
	else if (module == &HIRESF) {
    147a:	aa d3       	rcall	.+1876   	; 0x1bd0 <sysclk_enable_module>
    147c:	57 c0       	rjmp	.+174    	; 0x152c <usart_init_rs232+0x1de>
    147e:	c0 39       	cpi	r28, 0x90	; 144
    1480:	fb e0       	ldi	r31, 0x0B	; 11
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_HIRES);
    1482:	df 07       	cpc	r29, r31
    1484:	21 f4       	brne	.+8      	; 0x148e <usart_init_rs232+0x140>
    1486:	64 e0       	ldi	r22, 0x04	; 4
    1488:	86 e0       	ldi	r24, 0x06	; 6
	}
#endif
#ifdef SPIC
	else if (module == &SPIC) {
    148a:	a2 d3       	rcall	.+1860   	; 0x1bd0 <sysclk_enable_module>
    148c:	4f c0       	rjmp	.+158    	; 0x152c <usart_init_rs232+0x1de>
    148e:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_SPI);
    1490:	88 e0       	ldi	r24, 0x08	; 8
    1492:	d8 07       	cpc	r29, r24
    1494:	21 f4       	brne	.+8      	; 0x149e <usart_init_rs232+0x150>
    1496:	68 e0       	ldi	r22, 0x08	; 8
    1498:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef SPID
	else if (module == &SPID) {
    149a:	9a d3       	rcall	.+1844   	; 0x1bd0 <sysclk_enable_module>
    149c:	47 c0       	rjmp	.+142    	; 0x152c <usart_init_rs232+0x1de>
    149e:	c0 3c       	cpi	r28, 0xC0	; 192
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_SPI);
    14a0:	e9 e0       	ldi	r30, 0x09	; 9
    14a2:	de 07       	cpc	r29, r30
    14a4:	21 f4       	brne	.+8      	; 0x14ae <usart_init_rs232+0x160>
    14a6:	68 e0       	ldi	r22, 0x08	; 8
    14a8:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &SPIF) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_SPI);
	}
#endif
#ifdef USARTC0
	else if (module == &USARTC0) {
    14aa:	92 d3       	rcall	.+1828   	; 0x1bd0 <sysclk_enable_module>
    14ac:	3f c0       	rjmp	.+126    	; 0x152c <usart_init_rs232+0x1de>
    14ae:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART0);
    14b0:	f8 e0       	ldi	r31, 0x08	; 8
    14b2:	df 07       	cpc	r29, r31
    14b4:	21 f4       	brne	.+8      	; 0x14be <usart_init_rs232+0x170>
    14b6:	60 e1       	ldi	r22, 0x10	; 16
    14b8:	83 e0       	ldi	r24, 0x03	; 3
	}
#endif
#ifdef USARTD0
	else if (module == &USARTD0) {
    14ba:	8a d3       	rcall	.+1812   	; 0x1bd0 <sysclk_enable_module>
    14bc:	37 c0       	rjmp	.+110    	; 0x152c <usart_init_rs232+0x1de>
    14be:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART0);
    14c0:	89 e0       	ldi	r24, 0x09	; 9
    14c2:	d8 07       	cpc	r29, r24
    14c4:	21 f4       	brne	.+8      	; 0x14ce <usart_init_rs232+0x180>
    14c6:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTE0
	else if (module == &USARTE0) {
    14c8:	84 e0       	ldi	r24, 0x04	; 4
    14ca:	82 d3       	rcall	.+1796   	; 0x1bd0 <sysclk_enable_module>
    14cc:	2f c0       	rjmp	.+94     	; 0x152c <usart_init_rs232+0x1de>
    14ce:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_USART0);
    14d0:	ea e0       	ldi	r30, 0x0A	; 10
    14d2:	de 07       	cpc	r29, r30
    14d4:	21 f4       	brne	.+8      	; 0x14de <usart_init_rs232+0x190>
    14d6:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTF0
	else if (module == &USARTF0) {
    14d8:	85 e0       	ldi	r24, 0x05	; 5
    14da:	7a d3       	rcall	.+1780   	; 0x1bd0 <sysclk_enable_module>
    14dc:	27 c0       	rjmp	.+78     	; 0x152c <usart_init_rs232+0x1de>
    14de:	c0 3a       	cpi	r28, 0xA0	; 160
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART0);
    14e0:	fb e0       	ldi	r31, 0x0B	; 11
    14e2:	df 07       	cpc	r29, r31
    14e4:	21 f4       	brne	.+8      	; 0x14ee <usart_init_rs232+0x1a0>
    14e6:	60 e1       	ldi	r22, 0x10	; 16
	}
#endif
#ifdef USARTC1
	else if (module == &USARTC1) {
    14e8:	86 e0       	ldi	r24, 0x06	; 6
    14ea:	72 d3       	rcall	.+1764   	; 0x1bd0 <sysclk_enable_module>
    14ec:	1f c0       	rjmp	.+62     	; 0x152c <usart_init_rs232+0x1de>
    14ee:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_USART1);
    14f0:	88 e0       	ldi	r24, 0x08	; 8
    14f2:	d8 07       	cpc	r29, r24
    14f4:	21 f4       	brne	.+8      	; 0x14fe <usart_init_rs232+0x1b0>
    14f6:	60 e2       	ldi	r22, 0x20	; 32
	}
#endif
#ifdef USARTD1
	else if (module == &USARTD1) {
    14f8:	83 e0       	ldi	r24, 0x03	; 3
    14fa:	6a d3       	rcall	.+1748   	; 0x1bd0 <sysclk_enable_module>
    14fc:	17 c0       	rjmp	.+46     	; 0x152c <usart_init_rs232+0x1de>
    14fe:	c0 3b       	cpi	r28, 0xB0	; 176
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_USART1);
    1500:	e9 e0       	ldi	r30, 0x09	; 9
    1502:	de 07       	cpc	r29, r30
    1504:	21 f4       	brne	.+8      	; 0x150e <usart_init_rs232+0x1c0>
    1506:	60 e2       	ldi	r22, 0x20	; 32
    1508:	84 e0       	ldi	r24, 0x04	; 4
	else if (module == &USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F, SYSCLK_USART1);
	}
#endif
#ifdef TWIC
	else if (module == &TWIC) {
    150a:	62 d3       	rcall	.+1732   	; 0x1bd0 <sysclk_enable_module>
    150c:	0f c0       	rjmp	.+30     	; 0x152c <usart_init_rs232+0x1de>
    150e:	c0 38       	cpi	r28, 0x80	; 128
    1510:	f4 e0       	ldi	r31, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_C, SYSCLK_TWI);
    1512:	df 07       	cpc	r29, r31
    1514:	21 f4       	brne	.+8      	; 0x151e <usart_init_rs232+0x1d0>
    1516:	60 e4       	ldi	r22, 0x40	; 64
    1518:	83 e0       	ldi	r24, 0x03	; 3
    151a:	5a d3       	rcall	.+1716   	; 0x1bd0 <sysclk_enable_module>
	else if (module == &TWID) {
		sysclk_enable_module(SYSCLK_PORT_D, SYSCLK_TWI);
	}
#endif
#ifdef TWIE
	else if (module == &TWIE) {
    151c:	07 c0       	rjmp	.+14     	; 0x152c <usart_init_rs232+0x1de>
    151e:	c0 3a       	cpi	r28, 0xA0	; 160
    1520:	84 e0       	ldi	r24, 0x04	; 4
		sysclk_enable_module(SYSCLK_PORT_E, SYSCLK_TWI);
    1522:	d8 07       	cpc	r29, r24
    1524:	19 f4       	brne	.+6      	; 0x152c <usart_init_rs232+0x1de>
    1526:	60 e4       	ldi	r22, 0x40	; 64
    1528:	85 e0       	ldi	r24, 0x05	; 5
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->CTRLC = ((usart)->CTRLC & (~USART_CMODE_gm)) | usartmode;
    152a:	52 d3       	rcall	.+1700   	; 0x1bd0 <sysclk_enable_module>
    152c:	8d 81       	ldd	r24, Y+5	; 0x05
    152e:	8f 73       	andi	r24, 0x3F	; 63
 *  \param twoStopBits Enable two stop bit mode. Use bool type.
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->CTRLC = (uint8_t)charSize | parityMode
    1530:	8d 83       	std	Y+5, r24	; 0x05
    1532:	f8 01       	movw	r30, r16
    1534:	95 81       	ldd	r25, Z+5	; 0x05
    1536:	84 81       	ldd	r24, Z+4	; 0x04
    1538:	89 2b       	or	r24, r25
    153a:	96 81       	ldd	r25, Z+6	; 0x06
    153c:	91 11       	cpse	r25, r1
    153e:	98 e0       	ldi	r25, 0x08	; 8
    1540:	89 2b       	or	r24, r25
	bool result;
	sysclk_enable_peripheral_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate, sysclk_get_per_hz());
    1542:	8d 83       	std	Y+5, r24	; 0x05
    1544:	f8 01       	movw	r30, r16
    1546:	40 81       	ld	r20, Z
    1548:	51 81       	ldd	r21, Z+1	; 0x01
    154a:	62 81       	ldd	r22, Z+2	; 0x02
    154c:	73 81       	ldd	r23, Z+3	; 0x03
    154e:	00 e0       	ldi	r16, 0x00	; 0
    1550:	1c e6       	ldi	r17, 0x6C	; 108
    1552:	2c ed       	ldi	r18, 0xDC	; 220
    1554:	32 e0       	ldi	r19, 0x02	; 2
    1556:	ce 01       	movw	r24, r28
    1558:	eb dd       	rcall	.-1066   	; 0x1130 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_TXEN_bm;
    155a:	9c 81       	ldd	r25, Y+4	; 0x04
    155c:	98 60       	ori	r25, 0x08	; 8
    155e:	9c 83       	std	Y+4, r25	; 0x04
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->CTRLB |= USART_RXEN_bm;
    1560:	9c 81       	ldd	r25, Y+4	; 0x04
    1562:	90 61       	ori	r25, 0x10	; 16
    1564:	9c 83       	std	Y+4, r25	; 0x04
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	
	return result;
}
    1566:	df 91       	pop	r29
    1568:	cf 91       	pop	r28
    156a:	1f 91       	pop	r17
    156c:	0f 91       	pop	r16
    156e:	08 95       	ret

00001570 <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
    1570:	1f 92       	push	r1
    1572:	0f 92       	push	r0
    1574:	0f b6       	in	r0, 0x3f	; 63
    1576:	0f 92       	push	r0
    1578:	11 24       	eor	r1, r1
    157a:	0b b6       	in	r0, 0x3b	; 59
    157c:	0f 92       	push	r0
    157e:	2f 93       	push	r18
    1580:	3f 93       	push	r19
    1582:	4f 93       	push	r20
    1584:	5f 93       	push	r21
    1586:	6f 93       	push	r22
    1588:	7f 93       	push	r23
    158a:	8f 93       	push	r24
    158c:	9f 93       	push	r25
    158e:	af 93       	push	r26
    1590:	bf 93       	push	r27
    1592:	ef 93       	push	r30
    1594:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
    1596:	40 91 24 02 	lds	r20, 0x0224	; 0x800224 <__TEXT_REGION_LENGTH__+0x7be224>
    159a:	50 91 25 02 	lds	r21, 0x0225	; 0x800225 <__TEXT_REGION_LENGTH__+0x7be225>
    159e:	e0 91 5c 20 	lds	r30, 0x205C	; 0x80205c <adca_callback>
    15a2:	f0 91 5d 20 	lds	r31, 0x205D	; 0x80205d <adca_callback+0x1>
    15a6:	61 e0       	ldi	r22, 0x01	; 1
    15a8:	80 e0       	ldi	r24, 0x00	; 0
    15aa:	92 e0       	ldi	r25, 0x02	; 2
    15ac:	19 95       	eicall
}
    15ae:	ff 91       	pop	r31
    15b0:	ef 91       	pop	r30
    15b2:	bf 91       	pop	r27
    15b4:	af 91       	pop	r26
    15b6:	9f 91       	pop	r25
    15b8:	8f 91       	pop	r24
    15ba:	7f 91       	pop	r23
    15bc:	6f 91       	pop	r22
    15be:	5f 91       	pop	r21
    15c0:	4f 91       	pop	r20
    15c2:	3f 91       	pop	r19
    15c4:	2f 91       	pop	r18
    15c6:	0f 90       	pop	r0
    15c8:	0b be       	out	0x3b, r0	; 59
    15ca:	0f 90       	pop	r0
    15cc:	0f be       	out	0x3f, r0	; 63
    15ce:	0f 90       	pop	r0
    15d0:	1f 90       	pop	r1
    15d2:	18 95       	reti

000015d4 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
    15d4:	1f 92       	push	r1
    15d6:	0f 92       	push	r0
    15d8:	0f b6       	in	r0, 0x3f	; 63
    15da:	0f 92       	push	r0
    15dc:	11 24       	eor	r1, r1
    15de:	0b b6       	in	r0, 0x3b	; 59
    15e0:	0f 92       	push	r0
    15e2:	2f 93       	push	r18
    15e4:	3f 93       	push	r19
    15e6:	4f 93       	push	r20
    15e8:	5f 93       	push	r21
    15ea:	6f 93       	push	r22
    15ec:	7f 93       	push	r23
    15ee:	8f 93       	push	r24
    15f0:	9f 93       	push	r25
    15f2:	af 93       	push	r26
    15f4:	bf 93       	push	r27
    15f6:	ef 93       	push	r30
    15f8:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
    15fa:	40 91 2c 02 	lds	r20, 0x022C	; 0x80022c <__TEXT_REGION_LENGTH__+0x7be22c>
    15fe:	50 91 2d 02 	lds	r21, 0x022D	; 0x80022d <__TEXT_REGION_LENGTH__+0x7be22d>
    1602:	e0 91 5c 20 	lds	r30, 0x205C	; 0x80205c <adca_callback>
    1606:	f0 91 5d 20 	lds	r31, 0x205D	; 0x80205d <adca_callback+0x1>
    160a:	62 e0       	ldi	r22, 0x02	; 2
    160c:	80 e0       	ldi	r24, 0x00	; 0
    160e:	92 e0       	ldi	r25, 0x02	; 2
    1610:	19 95       	eicall
}
    1612:	ff 91       	pop	r31
    1614:	ef 91       	pop	r30
    1616:	bf 91       	pop	r27
    1618:	af 91       	pop	r26
    161a:	9f 91       	pop	r25
    161c:	8f 91       	pop	r24
    161e:	7f 91       	pop	r23
    1620:	6f 91       	pop	r22
    1622:	5f 91       	pop	r21
    1624:	4f 91       	pop	r20
    1626:	3f 91       	pop	r19
    1628:	2f 91       	pop	r18
    162a:	0f 90       	pop	r0
    162c:	0b be       	out	0x3b, r0	; 59
    162e:	0f 90       	pop	r0
    1630:	0f be       	out	0x3f, r0	; 63
    1632:	0f 90       	pop	r0
    1634:	1f 90       	pop	r1
    1636:	18 95       	reti

00001638 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
    1638:	1f 92       	push	r1
    163a:	0f 92       	push	r0
    163c:	0f b6       	in	r0, 0x3f	; 63
    163e:	0f 92       	push	r0
    1640:	11 24       	eor	r1, r1
    1642:	0b b6       	in	r0, 0x3b	; 59
    1644:	0f 92       	push	r0
    1646:	2f 93       	push	r18
    1648:	3f 93       	push	r19
    164a:	4f 93       	push	r20
    164c:	5f 93       	push	r21
    164e:	6f 93       	push	r22
    1650:	7f 93       	push	r23
    1652:	8f 93       	push	r24
    1654:	9f 93       	push	r25
    1656:	af 93       	push	r26
    1658:	bf 93       	push	r27
    165a:	ef 93       	push	r30
    165c:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
    165e:	40 91 34 02 	lds	r20, 0x0234	; 0x800234 <__TEXT_REGION_LENGTH__+0x7be234>
    1662:	50 91 35 02 	lds	r21, 0x0235	; 0x800235 <__TEXT_REGION_LENGTH__+0x7be235>
    1666:	e0 91 5c 20 	lds	r30, 0x205C	; 0x80205c <adca_callback>
    166a:	f0 91 5d 20 	lds	r31, 0x205D	; 0x80205d <adca_callback+0x1>
    166e:	64 e0       	ldi	r22, 0x04	; 4
    1670:	80 e0       	ldi	r24, 0x00	; 0
    1672:	92 e0       	ldi	r25, 0x02	; 2
    1674:	19 95       	eicall
}
    1676:	ff 91       	pop	r31
    1678:	ef 91       	pop	r30
    167a:	bf 91       	pop	r27
    167c:	af 91       	pop	r26
    167e:	9f 91       	pop	r25
    1680:	8f 91       	pop	r24
    1682:	7f 91       	pop	r23
    1684:	6f 91       	pop	r22
    1686:	5f 91       	pop	r21
    1688:	4f 91       	pop	r20
    168a:	3f 91       	pop	r19
    168c:	2f 91       	pop	r18
    168e:	0f 90       	pop	r0
    1690:	0b be       	out	0x3b, r0	; 59
    1692:	0f 90       	pop	r0
    1694:	0f be       	out	0x3f, r0	; 63
    1696:	0f 90       	pop	r0
    1698:	1f 90       	pop	r1
    169a:	18 95       	reti

0000169c <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
    169c:	1f 92       	push	r1
    169e:	0f 92       	push	r0
    16a0:	0f b6       	in	r0, 0x3f	; 63
    16a2:	0f 92       	push	r0
    16a4:	11 24       	eor	r1, r1
    16a6:	0b b6       	in	r0, 0x3b	; 59
    16a8:	0f 92       	push	r0
    16aa:	2f 93       	push	r18
    16ac:	3f 93       	push	r19
    16ae:	4f 93       	push	r20
    16b0:	5f 93       	push	r21
    16b2:	6f 93       	push	r22
    16b4:	7f 93       	push	r23
    16b6:	8f 93       	push	r24
    16b8:	9f 93       	push	r25
    16ba:	af 93       	push	r26
    16bc:	bf 93       	push	r27
    16be:	ef 93       	push	r30
    16c0:	ff 93       	push	r31
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
    16c2:	40 91 3c 02 	lds	r20, 0x023C	; 0x80023c <__TEXT_REGION_LENGTH__+0x7be23c>
    16c6:	50 91 3d 02 	lds	r21, 0x023D	; 0x80023d <__TEXT_REGION_LENGTH__+0x7be23d>
    16ca:	e0 91 5c 20 	lds	r30, 0x205C	; 0x80205c <adca_callback>
    16ce:	f0 91 5d 20 	lds	r31, 0x205D	; 0x80205d <adca_callback+0x1>
    16d2:	68 e0       	ldi	r22, 0x08	; 8
    16d4:	80 e0       	ldi	r24, 0x00	; 0
    16d6:	92 e0       	ldi	r25, 0x02	; 2
    16d8:	19 95       	eicall
}
    16da:	ff 91       	pop	r31
    16dc:	ef 91       	pop	r30
    16de:	bf 91       	pop	r27
    16e0:	af 91       	pop	r26
    16e2:	9f 91       	pop	r25
    16e4:	8f 91       	pop	r24
    16e6:	7f 91       	pop	r23
    16e8:	6f 91       	pop	r22
    16ea:	5f 91       	pop	r21
    16ec:	4f 91       	pop	r20
    16ee:	3f 91       	pop	r19
    16f0:	2f 91       	pop	r18
    16f2:	0f 90       	pop	r0
    16f4:	0b be       	out	0x3b, r0	; 59
    16f6:	0f 90       	pop	r0
    16f8:	0f be       	out	0x3f, r0	; 63
    16fa:	0f 90       	pop	r0
    16fc:	1f 90       	pop	r1
    16fe:	18 95       	reti

00001700 <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
    1700:	1f 92       	push	r1
    1702:	0f 92       	push	r0
    1704:	0f b6       	in	r0, 0x3f	; 63
    1706:	0f 92       	push	r0
    1708:	11 24       	eor	r1, r1
    170a:	0b b6       	in	r0, 0x3b	; 59
    170c:	0f 92       	push	r0
    170e:	2f 93       	push	r18
    1710:	3f 93       	push	r19
    1712:	4f 93       	push	r20
    1714:	5f 93       	push	r21
    1716:	6f 93       	push	r22
    1718:	7f 93       	push	r23
    171a:	8f 93       	push	r24
    171c:	9f 93       	push	r25
    171e:	af 93       	push	r26
    1720:	bf 93       	push	r27
    1722:	ef 93       	push	r30
    1724:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
    1726:	40 91 64 02 	lds	r20, 0x0264	; 0x800264 <__TEXT_REGION_LENGTH__+0x7be264>
    172a:	50 91 65 02 	lds	r21, 0x0265	; 0x800265 <__TEXT_REGION_LENGTH__+0x7be265>
    172e:	e0 91 5a 20 	lds	r30, 0x205A	; 0x80205a <adcb_callback>
    1732:	f0 91 5b 20 	lds	r31, 0x205B	; 0x80205b <adcb_callback+0x1>
    1736:	61 e0       	ldi	r22, 0x01	; 1
    1738:	80 e4       	ldi	r24, 0x40	; 64
    173a:	92 e0       	ldi	r25, 0x02	; 2
    173c:	19 95       	eicall
}
    173e:	ff 91       	pop	r31
    1740:	ef 91       	pop	r30
    1742:	bf 91       	pop	r27
    1744:	af 91       	pop	r26
    1746:	9f 91       	pop	r25
    1748:	8f 91       	pop	r24
    174a:	7f 91       	pop	r23
    174c:	6f 91       	pop	r22
    174e:	5f 91       	pop	r21
    1750:	4f 91       	pop	r20
    1752:	3f 91       	pop	r19
    1754:	2f 91       	pop	r18
    1756:	0f 90       	pop	r0
    1758:	0b be       	out	0x3b, r0	; 59
    175a:	0f 90       	pop	r0
    175c:	0f be       	out	0x3f, r0	; 63
    175e:	0f 90       	pop	r0
    1760:	1f 90       	pop	r1
    1762:	18 95       	reti

00001764 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
    1764:	1f 92       	push	r1
    1766:	0f 92       	push	r0
    1768:	0f b6       	in	r0, 0x3f	; 63
    176a:	0f 92       	push	r0
    176c:	11 24       	eor	r1, r1
    176e:	0b b6       	in	r0, 0x3b	; 59
    1770:	0f 92       	push	r0
    1772:	2f 93       	push	r18
    1774:	3f 93       	push	r19
    1776:	4f 93       	push	r20
    1778:	5f 93       	push	r21
    177a:	6f 93       	push	r22
    177c:	7f 93       	push	r23
    177e:	8f 93       	push	r24
    1780:	9f 93       	push	r25
    1782:	af 93       	push	r26
    1784:	bf 93       	push	r27
    1786:	ef 93       	push	r30
    1788:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
    178a:	40 91 6c 02 	lds	r20, 0x026C	; 0x80026c <__TEXT_REGION_LENGTH__+0x7be26c>
    178e:	50 91 6d 02 	lds	r21, 0x026D	; 0x80026d <__TEXT_REGION_LENGTH__+0x7be26d>
    1792:	e0 91 5a 20 	lds	r30, 0x205A	; 0x80205a <adcb_callback>
    1796:	f0 91 5b 20 	lds	r31, 0x205B	; 0x80205b <adcb_callback+0x1>
    179a:	62 e0       	ldi	r22, 0x02	; 2
    179c:	80 e4       	ldi	r24, 0x40	; 64
    179e:	92 e0       	ldi	r25, 0x02	; 2
    17a0:	19 95       	eicall
}
    17a2:	ff 91       	pop	r31
    17a4:	ef 91       	pop	r30
    17a6:	bf 91       	pop	r27
    17a8:	af 91       	pop	r26
    17aa:	9f 91       	pop	r25
    17ac:	8f 91       	pop	r24
    17ae:	7f 91       	pop	r23
    17b0:	6f 91       	pop	r22
    17b2:	5f 91       	pop	r21
    17b4:	4f 91       	pop	r20
    17b6:	3f 91       	pop	r19
    17b8:	2f 91       	pop	r18
    17ba:	0f 90       	pop	r0
    17bc:	0b be       	out	0x3b, r0	; 59
    17be:	0f 90       	pop	r0
    17c0:	0f be       	out	0x3f, r0	; 63
    17c2:	0f 90       	pop	r0
    17c4:	1f 90       	pop	r1
    17c6:	18 95       	reti

000017c8 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
    17c8:	1f 92       	push	r1
    17ca:	0f 92       	push	r0
    17cc:	0f b6       	in	r0, 0x3f	; 63
    17ce:	0f 92       	push	r0
    17d0:	11 24       	eor	r1, r1
    17d2:	0b b6       	in	r0, 0x3b	; 59
    17d4:	0f 92       	push	r0
    17d6:	2f 93       	push	r18
    17d8:	3f 93       	push	r19
    17da:	4f 93       	push	r20
    17dc:	5f 93       	push	r21
    17de:	6f 93       	push	r22
    17e0:	7f 93       	push	r23
    17e2:	8f 93       	push	r24
    17e4:	9f 93       	push	r25
    17e6:	af 93       	push	r26
    17e8:	bf 93       	push	r27
    17ea:	ef 93       	push	r30
    17ec:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
    17ee:	40 91 74 02 	lds	r20, 0x0274	; 0x800274 <__TEXT_REGION_LENGTH__+0x7be274>
    17f2:	50 91 75 02 	lds	r21, 0x0275	; 0x800275 <__TEXT_REGION_LENGTH__+0x7be275>
    17f6:	e0 91 5a 20 	lds	r30, 0x205A	; 0x80205a <adcb_callback>
    17fa:	f0 91 5b 20 	lds	r31, 0x205B	; 0x80205b <adcb_callback+0x1>
    17fe:	64 e0       	ldi	r22, 0x04	; 4
    1800:	80 e4       	ldi	r24, 0x40	; 64
    1802:	92 e0       	ldi	r25, 0x02	; 2
    1804:	19 95       	eicall
}
    1806:	ff 91       	pop	r31
    1808:	ef 91       	pop	r30
    180a:	bf 91       	pop	r27
    180c:	af 91       	pop	r26
    180e:	9f 91       	pop	r25
    1810:	8f 91       	pop	r24
    1812:	7f 91       	pop	r23
    1814:	6f 91       	pop	r22
    1816:	5f 91       	pop	r21
    1818:	4f 91       	pop	r20
    181a:	3f 91       	pop	r19
    181c:	2f 91       	pop	r18
    181e:	0f 90       	pop	r0
    1820:	0b be       	out	0x3b, r0	; 59
    1822:	0f 90       	pop	r0
    1824:	0f be       	out	0x3f, r0	; 63
    1826:	0f 90       	pop	r0
    1828:	1f 90       	pop	r1
    182a:	18 95       	reti

0000182c <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
    182c:	1f 92       	push	r1
    182e:	0f 92       	push	r0
    1830:	0f b6       	in	r0, 0x3f	; 63
    1832:	0f 92       	push	r0
    1834:	11 24       	eor	r1, r1
    1836:	0b b6       	in	r0, 0x3b	; 59
    1838:	0f 92       	push	r0
    183a:	2f 93       	push	r18
    183c:	3f 93       	push	r19
    183e:	4f 93       	push	r20
    1840:	5f 93       	push	r21
    1842:	6f 93       	push	r22
    1844:	7f 93       	push	r23
    1846:	8f 93       	push	r24
    1848:	9f 93       	push	r25
    184a:	af 93       	push	r26
    184c:	bf 93       	push	r27
    184e:	ef 93       	push	r30
    1850:	ff 93       	push	r31
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
    1852:	40 91 7c 02 	lds	r20, 0x027C	; 0x80027c <__TEXT_REGION_LENGTH__+0x7be27c>
    1856:	50 91 7d 02 	lds	r21, 0x027D	; 0x80027d <__TEXT_REGION_LENGTH__+0x7be27d>
    185a:	e0 91 5a 20 	lds	r30, 0x205A	; 0x80205a <adcb_callback>
    185e:	f0 91 5b 20 	lds	r31, 0x205B	; 0x80205b <adcb_callback+0x1>
    1862:	68 e0       	ldi	r22, 0x08	; 8
    1864:	80 e4       	ldi	r24, 0x40	; 64
    1866:	92 e0       	ldi	r25, 0x02	; 2
    1868:	19 95       	eicall
}
    186a:	ff 91       	pop	r31
    186c:	ef 91       	pop	r30
    186e:	bf 91       	pop	r27
    1870:	af 91       	pop	r26
    1872:	9f 91       	pop	r25
    1874:	8f 91       	pop	r24
    1876:	7f 91       	pop	r23
    1878:	6f 91       	pop	r22
    187a:	5f 91       	pop	r21
    187c:	4f 91       	pop	r20
    187e:	3f 91       	pop	r19
    1880:	2f 91       	pop	r18
    1882:	0f 90       	pop	r0
    1884:	0b be       	out	0x3b, r0	; 59
    1886:	0f 90       	pop	r0
    1888:	0f be       	out	0x3f, r0	; 63
    188a:	0f 90       	pop	r0
    188c:	1f 90       	pop	r1
    188e:	18 95       	reti

00001890 <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
    1890:	bf 92       	push	r11
    1892:	cf 92       	push	r12
    1894:	df 92       	push	r13
    1896:	ef 92       	push	r14
    1898:	ff 92       	push	r15
    189a:	0f 93       	push	r16
    189c:	1f 93       	push	r17
    189e:	cf 93       	push	r28
    18a0:	df 93       	push	r29
    18a2:	1f 92       	push	r1
    18a4:	cd b7       	in	r28, 0x3d	; 61
    18a6:	de b7       	in	r29, 0x3e	; 62
    18a8:	8c 01       	movw	r16, r24
    18aa:	7b 01       	movw	r14, r22
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
    18ac:	81 15       	cp	r24, r1
    18ae:	22 e0       	ldi	r18, 0x02	; 2
    18b0:	92 07       	cpc	r25, r18
    18b2:	71 f4       	brne	.+28     	; 0x18d0 <adc_write_configuration+0x40>
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
    18b4:	61 e2       	ldi	r22, 0x21	; 33
    18b6:	70 e0       	ldi	r23, 0x00	; 0
    18b8:	82 e0       	ldi	r24, 0x02	; 2
    18ba:	b5 d1       	rcall	.+874    	; 0x1c26 <nvm_read_byte>
	uint16_t data;

	switch (cal) {
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
    18bc:	c8 2e       	mov	r12, r24
    18be:	d1 2c       	mov	r13, r1
    18c0:	60 e2       	ldi	r22, 0x20	; 32
    18c2:	70 e0       	ldi	r23, 0x00	; 0
    18c4:	82 e0       	ldi	r24, 0x02	; 2
    18c6:	af d1       	rcall	.+862    	; 0x1c26 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCACAL0);
    18c8:	dc 2c       	mov	r13, r12
    18ca:	cc 24       	eor	r12, r12
    18cc:	c8 2a       	or	r12, r24
    18ce:	10 c0       	rjmp	.+32     	; 0x18f0 <adc_write_configuration+0x60>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
    18d0:	80 34       	cpi	r24, 0x40	; 64
    18d2:	92 40       	sbci	r25, 0x02	; 2
    18d4:	d1 f5       	brne	.+116    	; 0x194a <adc_write_configuration+0xba>
    18d6:	65 e2       	ldi	r22, 0x25	; 37
    18d8:	70 e0       	ldi	r23, 0x00	; 0
    18da:	82 e0       	ldi	r24, 0x02	; 2
    18dc:	a4 d1       	rcall	.+840    	; 0x1c26 <nvm_read_byte>
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
    18de:	c8 2e       	mov	r12, r24
    18e0:	d1 2c       	mov	r13, r1
    18e2:	64 e2       	ldi	r22, 0x24	; 36
    18e4:	70 e0       	ldi	r23, 0x00	; 0
    18e6:	82 e0       	ldi	r24, 0x02	; 2
    18e8:	9e d1       	rcall	.+828    	; 0x1c26 <nvm_read_byte>
		data <<= 8;
		data |= nvm_read_production_signature_row(ADCBCAL0);
    18ea:	dc 2c       	mov	r13, r12
    18ec:	cc 24       	eor	r12, r12
    18ee:	c8 2a       	or	r12, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    18f0:	8f b7       	in	r24, 0x3f	; 63
    18f2:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    18f4:	f8 94       	cli
	return flags;
    18f6:	b9 80       	ldd	r11, Y+1	; 0x01
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
	adc_enable_clock(adc);
    18f8:	c8 01       	movw	r24, r16
    18fa:	0e 94 59 01 	call	0x2b2	; 0x2b2 <adc_enable_clock>
	enable = adc->CTRLA & ADC_ENABLE_bm;
    18fe:	f8 01       	movw	r30, r16
    1900:	80 81       	ld	r24, Z

	adc->CTRLA = ADC_FLUSH_bm;
    1902:	92 e0       	ldi	r25, 0x02	; 2
    1904:	90 83       	st	Z, r25
	adc->CAL = cal;
    1906:	c4 86       	std	Z+12, r12	; 0x0c
    1908:	d5 86       	std	Z+13, r13	; 0x0d
	adc->CMP = conf->cmp;
    190a:	f7 01       	movw	r30, r14
    190c:	25 81       	ldd	r18, Z+5	; 0x05
    190e:	36 81       	ldd	r19, Z+6	; 0x06
    1910:	f8 01       	movw	r30, r16
    1912:	20 8f       	std	Z+24, r18	; 0x18
    1914:	31 8f       	std	Z+25, r19	; 0x19
	adc->REFCTRL = conf->refctrl;
    1916:	f7 01       	movw	r30, r14
    1918:	92 81       	ldd	r25, Z+2	; 0x02
    191a:	f8 01       	movw	r30, r16
    191c:	92 83       	std	Z+2, r25	; 0x02
	adc->PRESCALER = conf->prescaler;
    191e:	f7 01       	movw	r30, r14
    1920:	94 81       	ldd	r25, Z+4	; 0x04
    1922:	f8 01       	movw	r30, r16
    1924:	94 83       	std	Z+4, r25	; 0x04
	adc->EVCTRL = conf->evctrl;
    1926:	f7 01       	movw	r30, r14
    1928:	93 81       	ldd	r25, Z+3	; 0x03
    192a:	f8 01       	movw	r30, r16
    192c:	93 83       	std	Z+3, r25	; 0x03
	adc->CTRLB = conf->ctrlb;
    192e:	f7 01       	movw	r30, r14
    1930:	91 81       	ldd	r25, Z+1	; 0x01
    1932:	f8 01       	movw	r30, r16
    1934:	91 83       	std	Z+1, r25	; 0x01

	adc->CTRLA = enable | conf->ctrla;
    1936:	81 70       	andi	r24, 0x01	; 1
    1938:	f7 01       	movw	r30, r14
    193a:	90 81       	ld	r25, Z
    193c:	89 2b       	or	r24, r25
    193e:	f8 01       	movw	r30, r16
    1940:	80 83       	st	Z, r24

	adc_disable_clock(adc);
    1942:	c8 01       	movw	r24, r16
    1944:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1948:	bf be       	out	0x3f, r11	; 63

	cpu_irq_restore(flags);
}
    194a:	0f 90       	pop	r0
    194c:	df 91       	pop	r29
    194e:	cf 91       	pop	r28
    1950:	1f 91       	pop	r17
    1952:	0f 91       	pop	r16
    1954:	ff 90       	pop	r15
    1956:	ef 90       	pop	r14
    1958:	df 90       	pop	r13
    195a:	cf 90       	pop	r12
    195c:	bf 90       	pop	r11
    195e:	08 95       	ret

00001960 <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
    1960:	df 92       	push	r13
    1962:	ef 92       	push	r14
    1964:	ff 92       	push	r15
    1966:	0f 93       	push	r16
    1968:	1f 93       	push	r17
    196a:	cf 93       	push	r28
    196c:	df 93       	push	r29
    196e:	1f 92       	push	r1
    1970:	cd b7       	in	r28, 0x3d	; 61
    1972:	de b7       	in	r29, 0x3e	; 62
    1974:	8c 01       	movw	r16, r24
    1976:	7b 01       	movw	r14, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1978:	8f b7       	in	r24, 0x3f	; 63
    197a:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    197c:	f8 94       	cli
	return flags;
    197e:	d9 80       	ldd	r13, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	adc_enable_clock(adc);
    1980:	c8 01       	movw	r24, r16
    1982:	0e 94 59 01 	call	0x2b2	; 0x2b2 <adc_enable_clock>

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
    1986:	f8 01       	movw	r30, r16
    1988:	80 81       	ld	r24, Z
    198a:	80 7c       	andi	r24, 0xC0	; 192
    198c:	f7 01       	movw	r30, r14
    198e:	80 83       	st	Z, r24

	conf->cmp = adc->CMP;
    1990:	f8 01       	movw	r30, r16
    1992:	80 8d       	ldd	r24, Z+24	; 0x18
    1994:	91 8d       	ldd	r25, Z+25	; 0x19
    1996:	f7 01       	movw	r30, r14
    1998:	85 83       	std	Z+5, r24	; 0x05
    199a:	96 83       	std	Z+6, r25	; 0x06
	conf->refctrl = adc->REFCTRL;
    199c:	f8 01       	movw	r30, r16
    199e:	82 81       	ldd	r24, Z+2	; 0x02
    19a0:	f7 01       	movw	r30, r14
    19a2:	82 83       	std	Z+2, r24	; 0x02
	conf->prescaler = adc->PRESCALER;
    19a4:	f8 01       	movw	r30, r16
    19a6:	84 81       	ldd	r24, Z+4	; 0x04
    19a8:	f7 01       	movw	r30, r14
    19aa:	84 83       	std	Z+4, r24	; 0x04
	conf->evctrl = adc->EVCTRL;
    19ac:	f8 01       	movw	r30, r16
    19ae:	83 81       	ldd	r24, Z+3	; 0x03
    19b0:	f7 01       	movw	r30, r14
    19b2:	83 83       	std	Z+3, r24	; 0x03
	conf->ctrlb = adc->CTRLB;
    19b4:	f8 01       	movw	r30, r16
    19b6:	81 81       	ldd	r24, Z+1	; 0x01
    19b8:	f7 01       	movw	r30, r14
    19ba:	81 83       	std	Z+1, r24	; 0x01

	adc_disable_clock(adc);
    19bc:	c8 01       	movw	r24, r16
    19be:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    19c2:	df be       	out	0x3f, r13	; 63

	cpu_irq_restore(flags);
}
    19c4:	0f 90       	pop	r0
    19c6:	df 91       	pop	r29
    19c8:	cf 91       	pop	r28
    19ca:	1f 91       	pop	r17
    19cc:	0f 91       	pop	r16
    19ce:	ff 90       	pop	r15
    19d0:	ef 90       	pop	r14
    19d2:	df 90       	pop	r13
    19d4:	08 95       	ret

000019d6 <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
    19d6:	af 92       	push	r10
    19d8:	bf 92       	push	r11
    19da:	cf 92       	push	r12
    19dc:	df 92       	push	r13
    19de:	ef 92       	push	r14
    19e0:	ff 92       	push	r15
    19e2:	0f 93       	push	r16
    19e4:	1f 93       	push	r17
    19e6:	cf 93       	push	r28
    19e8:	df 93       	push	r29
    19ea:	1f 92       	push	r1
    19ec:	cd b7       	in	r28, 0x3d	; 61
    19ee:	de b7       	in	r29, 0x3e	; 62
    19f0:	6c 01       	movw	r12, r24
    19f2:	b6 2e       	mov	r11, r22
    19f4:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    19f6:	86 2f       	mov	r24, r22
    19f8:	83 70       	andi	r24, 0x03	; 3
    19fa:	29 f4       	brne	.+10     	; 0x1a06 <adcch_write_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    19fc:	96 2f       	mov	r25, r22
    19fe:	96 95       	lsr	r25
    1a00:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    1a02:	82 e0       	ldi	r24, 0x02	; 2
    1a04:	02 c0       	rjmp	.+4      	; 0x1a0a <adcch_write_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    1a06:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    1a08:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    1a0a:	90 ff       	sbrs	r25, 0
		index++;
    1a0c:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    1a0e:	86 01       	movw	r16, r12
    1a10:	00 5e       	subi	r16, 0xE0	; 224
    1a12:	1f 4f       	sbci	r17, 0xFF	; 255
    1a14:	98 e0       	ldi	r25, 0x08	; 8
    1a16:	89 9f       	mul	r24, r25
    1a18:	00 0d       	add	r16, r0
    1a1a:	11 1d       	adc	r17, r1
    1a1c:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1a1e:	8f b7       	in	r24, 0x3f	; 63
    1a20:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1a22:	f8 94       	cli
	return flags;
    1a24:	a9 80       	ldd	r10, Y+1	; 0x01
			return;
		}
	}
#endif

	adc_enable_clock(adc);
    1a26:	c6 01       	movw	r24, r12
    1a28:	0e 94 59 01 	call	0x2b2	; 0x2b2 <adc_enable_clock>
	adc_ch->CTRL = ch_conf->ctrl;
    1a2c:	f7 01       	movw	r30, r14
    1a2e:	80 81       	ld	r24, Z
    1a30:	f8 01       	movw	r30, r16
    1a32:	80 83       	st	Z, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
    1a34:	f7 01       	movw	r30, r14
    1a36:	82 81       	ldd	r24, Z+2	; 0x02
    1a38:	f8 01       	movw	r30, r16
    1a3a:	82 83       	std	Z+2, r24	; 0x02
	adc_ch->MUXCTRL = ch_conf->muxctrl;
    1a3c:	f7 01       	movw	r30, r14
    1a3e:	81 81       	ldd	r24, Z+1	; 0x01
    1a40:	f8 01       	movw	r30, r16
    1a42:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    1a44:	b0 fe       	sbrs	r11, 0
    1a46:	04 c0       	rjmp	.+8      	; 0x1a50 <adcch_write_configuration+0x7a>
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
    1a48:	f7 01       	movw	r30, r14
    1a4a:	83 81       	ldd	r24, Z+3	; 0x03
    1a4c:	f8 01       	movw	r30, r16
    1a4e:	86 83       	std	Z+6, r24	; 0x06
	}
	adc_disable_clock(adc);
    1a50:	c6 01       	movw	r24, r12
    1a52:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1a56:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
    1a58:	0f 90       	pop	r0
    1a5a:	df 91       	pop	r29
    1a5c:	cf 91       	pop	r28
    1a5e:	1f 91       	pop	r17
    1a60:	0f 91       	pop	r16
    1a62:	ff 90       	pop	r15
    1a64:	ef 90       	pop	r14
    1a66:	df 90       	pop	r13
    1a68:	cf 90       	pop	r12
    1a6a:	bf 90       	pop	r11
    1a6c:	af 90       	pop	r10
    1a6e:	08 95       	ret

00001a70 <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
    1a70:	af 92       	push	r10
    1a72:	bf 92       	push	r11
    1a74:	cf 92       	push	r12
    1a76:	df 92       	push	r13
    1a78:	ef 92       	push	r14
    1a7a:	ff 92       	push	r15
    1a7c:	0f 93       	push	r16
    1a7e:	1f 93       	push	r17
    1a80:	cf 93       	push	r28
    1a82:	df 93       	push	r29
    1a84:	1f 92       	push	r1
    1a86:	cd b7       	in	r28, 0x3d	; 61
    1a88:	de b7       	in	r29, 0x3e	; 62
    1a8a:	6c 01       	movw	r12, r24
    1a8c:	b6 2e       	mov	r11, r22
    1a8e:	7a 01       	movw	r14, r20
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    1a90:	86 2f       	mov	r24, r22
    1a92:	83 70       	andi	r24, 0x03	; 3
    1a94:	29 f4       	brne	.+10     	; 0x1aa0 <adcch_read_configuration+0x30>
		index += 2;
		ch_mask >>= 2;
    1a96:	96 2f       	mov	r25, r22
    1a98:	96 95       	lsr	r25
    1a9a:	96 95       	lsr	r25
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
		index += 2;
    1a9c:	82 e0       	ldi	r24, 0x02	; 2
    1a9e:	02 c0       	rjmp	.+4      	; 0x1aa4 <adcch_read_configuration+0x34>
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
    1aa0:	96 2f       	mov	r25, r22
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
    1aa2:	80 e0       	ldi	r24, 0x00	; 0
		index += 2;
		ch_mask >>= 2;
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
    1aa4:	90 ff       	sbrs	r25, 0
		index++;
    1aa6:	8f 5f       	subi	r24, 0xFF	; 255
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
    1aa8:	86 01       	movw	r16, r12
    1aaa:	00 5e       	subi	r16, 0xE0	; 224
    1aac:	1f 4f       	sbci	r17, 0xFF	; 255
    1aae:	98 e0       	ldi	r25, 0x08	; 8
    1ab0:	89 9f       	mul	r24, r25
    1ab2:	00 0d       	add	r16, r0
    1ab4:	11 1d       	adc	r17, r1
    1ab6:	11 24       	eor	r1, r1

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1ab8:	8f b7       	in	r24, 0x3f	; 63
    1aba:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    1abc:	f8 94       	cli
	return flags;
    1abe:	a9 80       	ldd	r10, Y+1	; 0x01

	adc_ch = adc_get_channel(adc, ch_mask);

	flags = cpu_irq_save();

	adc_enable_clock(adc);
    1ac0:	c6 01       	movw	r24, r12
    1ac2:	0e 94 59 01 	call	0x2b2	; 0x2b2 <adc_enable_clock>
	ch_conf->ctrl = adc_ch->CTRL;
    1ac6:	f8 01       	movw	r30, r16
    1ac8:	80 81       	ld	r24, Z
    1aca:	f7 01       	movw	r30, r14
    1acc:	80 83       	st	Z, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
    1ace:	f8 01       	movw	r30, r16
    1ad0:	82 81       	ldd	r24, Z+2	; 0x02
    1ad2:	f7 01       	movw	r30, r14
    1ad4:	82 83       	std	Z+2, r24	; 0x02
	ch_conf->muxctrl = adc_ch->MUXCTRL;
    1ad6:	f8 01       	movw	r30, r16
    1ad8:	81 81       	ldd	r24, Z+1	; 0x01
    1ada:	f7 01       	movw	r30, r14
    1adc:	81 83       	std	Z+1, r24	; 0x01
	if (ch_mask & ADC_CH0) {
    1ade:	b0 fe       	sbrs	r11, 0
    1ae0:	04 c0       	rjmp	.+8      	; 0x1aea <adcch_read_configuration+0x7a>
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
    1ae2:	f8 01       	movw	r30, r16
    1ae4:	86 81       	ldd	r24, Z+6	; 0x06
    1ae6:	f7 01       	movw	r30, r14
    1ae8:	83 83       	std	Z+3, r24	; 0x03
	}
	adc_disable_clock(adc);
    1aea:	c6 01       	movw	r24, r12
    1aec:	0e 94 7a 01 	call	0x2f4	; 0x2f4 <adc_disable_clock>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1af0:	af be       	out	0x3f, r10	; 63

	cpu_irq_restore(flags);
}
    1af2:	0f 90       	pop	r0
    1af4:	df 91       	pop	r29
    1af6:	cf 91       	pop	r28
    1af8:	1f 91       	pop	r17
    1afa:	0f 91       	pop	r16
    1afc:	ff 90       	pop	r15
    1afe:	ef 90       	pop	r14
    1b00:	df 90       	pop	r13
    1b02:	cf 90       	pop	r12
    1b04:	bf 90       	pop	r11
    1b06:	af 90       	pop	r10
    1b08:	08 95       	ret

00001b0a <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
    1b0a:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
    1b0c:	80 91 60 20 	lds	r24, 0x2060	; 0x802060 <stdio_base>
    1b10:	90 91 61 20 	lds	r25, 0x2061	; 0x802061 <stdio_base+0x1>
    1b14:	e0 91 5e 20 	lds	r30, 0x205E	; 0x80205e <ptr_put>
    1b18:	f0 91 5f 20 	lds	r31, 0x205F	; 0x80205f <ptr_put+0x1>
    1b1c:	19 95       	eicall
    1b1e:	99 23       	and	r25, r25
    1b20:	1c f0       	brlt	.+6      	; 0x1b28 <_write+0x1e>
		return -1;
	}
	return 1;
    1b22:	81 e0       	ldi	r24, 0x01	; 1
    1b24:	90 e0       	ldi	r25, 0x00	; 0
    1b26:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
    1b28:	8f ef       	ldi	r24, 0xFF	; 255
    1b2a:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
    1b2c:	08 95       	ret

00001b2e <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
    1b2e:	cf 93       	push	r28
    1b30:	df 93       	push	r29
    1b32:	00 d0       	rcall	.+0      	; 0x1b34 <sysclk_init+0x6>
    1b34:	00 d0       	rcall	.+0      	; 0x1b36 <sysclk_init+0x8>
    1b36:	cd b7       	in	r28, 0x3d	; 61
    1b38:	de b7       	in	r29, 0x3e	; 62
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
		*(reg++) = 0xff;
    1b3a:	8f ef       	ldi	r24, 0xFF	; 255
    1b3c:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7be070>
    1b40:	80 93 71 00 	sts	0x0071, r24	; 0x800071 <__TEXT_REGION_LENGTH__+0x7be071>
    1b44:	80 93 72 00 	sts	0x0072, r24	; 0x800072 <__TEXT_REGION_LENGTH__+0x7be072>
    1b48:	80 93 73 00 	sts	0x0073, r24	; 0x800073 <__TEXT_REGION_LENGTH__+0x7be073>
    1b4c:	80 93 74 00 	sts	0x0074, r24	; 0x800074 <__TEXT_REGION_LENGTH__+0x7be074>
    1b50:	80 93 75 00 	sts	0x0075, r24	; 0x800075 <__TEXT_REGION_LENGTH__+0x7be075>
    1b54:	80 93 76 00 	sts	0x0076, r24	; 0x800076 <__TEXT_REGION_LENGTH__+0x7be076>
    1b58:	6c e1       	ldi	r22, 0x1C	; 28
    1b5a:	70 e0       	ldi	r23, 0x00	; 0
    1b5c:	82 e0       	ldi	r24, 0x02	; 2
    1b5e:	63 d0       	rcall	.+198    	; 0x1c26 <nvm_read_byte>
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
    1b60:	8a 83       	std	Y+2, r24	; 0x02
    1b62:	6d e1       	ldi	r22, 0x1D	; 29
    1b64:	70 e0       	ldi	r23, 0x00	; 0
    1b66:	82 e0       	ldi	r24, 0x02	; 2
    1b68:	5e d0       	rcall	.+188    	; 0x1c26 <nvm_read_byte>
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
    1b6a:	89 83       	std	Y+1, r24	; 0x01
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
    1b6c:	89 81       	ldd	r24, Y+1	; 0x01
    1b6e:	9a 81       	ldd	r25, Y+2	; 0x02
    1b70:	01 96       	adiw	r24, 0x01	; 1
    1b72:	21 f4       	brne	.+8      	; 0x1b7c <sysclk_init+0x4e>
		cal = 0x2340;
    1b74:	80 e4       	ldi	r24, 0x40	; 64
    1b76:	93 e2       	ldi	r25, 0x23	; 35
    1b78:	89 83       	std	Y+1, r24	; 0x01
    1b7a:	9a 83       	std	Y+2, r25	; 0x02
    1b7c:	89 81       	ldd	r24, Y+1	; 0x01
    1b7e:	9a 81       	ldd	r25, Y+2	; 0x02
    1b80:	8b 83       	std	Y+3, r24	; 0x03
    1b82:	9c 83       	std	Y+4, r25	; 0x04
		DFLLRC2M.CALB=MSB(calib);
#endif
		break;

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
    1b84:	e0 e6       	ldi	r30, 0x60	; 96
    1b86:	f0 e0       	ldi	r31, 0x00	; 0
    1b88:	82 83       	std	Z+2, r24	; 0x02
		DFLLRC32M.CALB=MSB(calib);
    1b8a:	8c 81       	ldd	r24, Y+4	; 0x04
    1b8c:	83 83       	std	Z+3, r24	; 0x03

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1b8e:	8f b7       	in	r24, 0x3f	; 63
    1b90:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
    1b92:	f8 94       	cli
	return flags;
    1b94:	9e 81       	ldd	r25, Y+6	; 0x06
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL |= id;
    1b96:	e0 e5       	ldi	r30, 0x50	; 80
    1b98:	f0 e0       	ldi	r31, 0x00	; 0
    1b9a:	80 81       	ld	r24, Z
    1b9c:	82 60       	ori	r24, 0x02	; 2
    1b9e:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1ba0:	9f bf       	out	0x3f, r25	; 63

static inline bool osc_is_ready(uint8_t id)
{
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
    1ba2:	81 81       	ldd	r24, Z+1	; 0x01
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
    1ba4:	81 ff       	sbrs	r24, 1
    1ba6:	fd cf       	rjmp	.-6      	; 0x1ba2 <sysclk_init+0x74>
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
    1ba8:	61 e0       	ldi	r22, 0x01	; 1
    1baa:	80 e4       	ldi	r24, 0x40	; 64
    1bac:	90 e0       	ldi	r25, 0x00	; 0
    1bae:	45 d0       	rcall	.+138    	; 0x1c3a <ccp_write_io>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1bb0:	8f b7       	in	r24, 0x3f	; 63
    1bb2:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
    1bb4:	f8 94       	cli
	return flags;
    1bb6:	9d 81       	ldd	r25, Y+5	; 0x05
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
	OSC.CTRL &= ~id;
    1bb8:	e0 e5       	ldi	r30, 0x50	; 80
    1bba:	f0 e0       	ldi	r31, 0x00	; 0
    1bbc:	80 81       	ld	r24, Z
    1bbe:	8e 7f       	andi	r24, 0xFE	; 254
    1bc0:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1bc2:	9f bf       	out	0x3f, r25	; 63
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
#endif
}
    1bc4:	26 96       	adiw	r28, 0x06	; 6
    1bc6:	cd bf       	out	0x3d, r28	; 61
    1bc8:	de bf       	out	0x3e, r29	; 62
    1bca:	df 91       	pop	r29
    1bcc:	cf 91       	pop	r28
    1bce:	08 95       	ret

00001bd0 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
    1bd0:	cf 93       	push	r28
    1bd2:	df 93       	push	r29
    1bd4:	1f 92       	push	r1
    1bd6:	cd b7       	in	r28, 0x3d	; 61
    1bd8:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1bda:	9f b7       	in	r25, 0x3f	; 63
    1bdc:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1bde:	f8 94       	cli
	return flags;
    1be0:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
    1be2:	e8 2f       	mov	r30, r24
    1be4:	f0 e0       	ldi	r31, 0x00	; 0
    1be6:	e0 59       	subi	r30, 0x90	; 144
    1be8:	ff 4f       	sbci	r31, 0xFF	; 255
    1bea:	60 95       	com	r22
    1bec:	80 81       	ld	r24, Z
    1bee:	68 23       	and	r22, r24
    1bf0:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1bf2:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1bf4:	0f 90       	pop	r0
    1bf6:	df 91       	pop	r29
    1bf8:	cf 91       	pop	r28
    1bfa:	08 95       	ret

00001bfc <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
    1bfc:	cf 93       	push	r28
    1bfe:	df 93       	push	r29
    1c00:	1f 92       	push	r1
    1c02:	cd b7       	in	r28, 0x3d	; 61
    1c04:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1c06:	9f b7       	in	r25, 0x3f	; 63
    1c08:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
    1c0a:	f8 94       	cli
	return flags;
    1c0c:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	*((uint8_t *)&PR.PRGEN + port) |= id;
    1c0e:	e8 2f       	mov	r30, r24
    1c10:	f0 e0       	ldi	r31, 0x00	; 0
    1c12:	e0 59       	subi	r30, 0x90	; 144
    1c14:	ff 4f       	sbci	r31, 0xFF	; 255
    1c16:	80 81       	ld	r24, Z
    1c18:	68 2b       	or	r22, r24
    1c1a:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1c1c:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
    1c1e:	0f 90       	pop	r0
    1c20:	df 91       	pop	r29
    1c22:	cf 91       	pop	r28
    1c24:	08 95       	ret

00001c26 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
    1c26:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
    1c2a:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
    1c2c:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
    1c2e:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	lpm r24, Z                ; Perform an LPM to read out byte
    1c32:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
    1c34:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7be1ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
    1c38:	08 95       	ret

00001c3a <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
    1c3a:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
    1c3c:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
    1c3e:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
    1c40:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
    1c42:	60 83       	st	Z, r22
	ret                             // Return to caller
    1c44:	08 95       	ret

00001c46 <ADC_CALLBACK>:

}

static void ADC_CALLBACK(ADC_t *adc, uint8_t ch_mask, adc_result_t result){

	putchar((unsigned char)result);
    1c46:	60 91 6a 20 	lds	r22, 0x206A	; 0x80206a <__iob+0x2>
    1c4a:	70 91 6b 20 	lds	r23, 0x206B	; 0x80206b <__iob+0x3>
    1c4e:	84 2f       	mov	r24, r20
    1c50:	90 e0       	ldi	r25, 0x00	; 0
    1c52:	03 c1       	rjmp	.+518    	; 0x1e5a <fputc>
    1c54:	08 95       	ret

00001c56 <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
    1c56:	cf 93       	push	r28
    1c58:	df 93       	push	r29
    1c5a:	eb 01       	movw	r28, r22
	*data = usart_getchar(usart);
    1c5c:	63 da       	rcall	.-2874   	; 0x1124 <usart_getchar>
    1c5e:	88 83       	st	Y, r24
}
    1c60:	df 91       	pop	r29
    1c62:	cf 91       	pop	r28
    1c64:	08 95       	ret

00001c66 <usart_serial_putchar>:
 *
 * \return Status code
 */
static inline enum status_code usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
    1c66:	56 ca       	rjmp	.-2900   	; 0x1114 <usart_putchar>
}
    1c68:	08 95       	ret

00001c6a <main>:
	
	adc_write_configuration(&MY_ADC, &adc_conf);
	adcch_write_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
}

int main (void) {
    1c6a:	cf 93       	push	r28
    1c6c:	df 93       	push	r29
    1c6e:	cd b7       	in	r28, 0x3d	; 61
    1c70:	de b7       	in	r29, 0x3e	; 62
    1c72:	2b 97       	sbiw	r28, 0x0b	; 11
    1c74:	cd bf       	out	0x3d, r28	; 61
    1c76:	de bf       	out	0x3e, r29	; 62
		.charlength = USART_CHSIZE_8BIT_gc,
		.paritytype = USART_PMODE_DISABLED_gc,
		.stopbits = false
	};
	
	cpu_irq_enable();
    1c78:	78 94       	sei
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
    1c7a:	87 e0       	ldi	r24, 0x07	; 7
    1c7c:	80 93 a2 00 	sts	0x00A2, r24	; 0x8000a2 <__TEXT_REGION_LENGTH__+0x7be0a2>
	pmic_init();
	sysclk_init();
    1c80:	56 df       	rcall	.-340    	; 0x1b2e <sysclk_init>
	tc_set_resolution(&MY_TIMER, 500000); //rozdzielczosc Timera
}

static void evsys_init(void)
{
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
    1c82:	62 e0       	ldi	r22, 0x02	; 2
    1c84:	80 e0       	ldi	r24, 0x00	; 0
    1c86:	a4 df       	rcall	.-184    	; 0x1bd0 <sysclk_enable_module>
	EVSYS.CH0MUX = EVSYS_CHMUX_TCC0_OVF_gc; //
    1c88:	80 ec       	ldi	r24, 0xC0	; 192
    1c8a:	80 93 80 01 	sts	0x0180, r24	; 0x800180 <__TEXT_REGION_LENGTH__+0x7be180>
//TCC0 
#define MY_TIMER TCC0

static void tc_init(void)
{
	tc_enable(&MY_TIMER); //wlaczenie timera
    1c8e:	80 e0       	ldi	r24, 0x00	; 0
    1c90:	98 e0       	ldi	r25, 0x08	; 8
    1c92:	cf d9       	rcall	.-3170   	; 0x1032 <tc_enable>
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
    1c94:	e0 e0       	ldi	r30, 0x00	; 0
    1c96:	f8 e0       	ldi	r31, 0x08	; 8
    1c98:	81 81       	ldd	r24, Z+1	; 0x01
    1c9a:	88 7f       	andi	r24, 0xF8	; 248
    1c9c:	81 83       	std	Z+1, r24	; 0x01
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
	((TC0_t *)tc)->PER = per_value;
    1c9e:	8a e0       	ldi	r24, 0x0A	; 10
    1ca0:	90 e0       	ldi	r25, 0x00	; 0
    1ca2:	86 a3       	std	Z+38, r24	; 0x26
    1ca4:	97 a3       	std	Z+39, r25	; 0x27
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
    1ca6:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
    1ca8:	80 7f       	andi	r24, 0xF0	; 240
    1caa:	85 60       	ori	r24, 0x05	; 5
    1cac:	80 83       	st	Z, r24
static void adc_init(void)
{
	struct adc_config adc_conf; //konfiguracja adc
	struct adc_channel_config adcch_conf; //konfiguracja kanau adc  Channels in an ADC is the number of analog values that can be read at the same time.
	
	adc_read_configuration(&MY_ADC, &adc_conf); //czyta aktualn konfiguracje wskazanego adc i zapisuje j do bufora pod wskazanym adresem
    1cae:	be 01       	movw	r22, r28
    1cb0:	6f 5f       	subi	r22, 0xFF	; 255
    1cb2:	7f 4f       	sbci	r23, 0xFF	; 255
    1cb4:	80 e0       	ldi	r24, 0x00	; 0
    1cb6:	92 e0       	ldi	r25, 0x02	; 2
    1cb8:	53 de       	rcall	.-858    	; 0x1960 <adc_read_configuration>
	adcch_read_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf); //czyta aktualn konfiguracje wskazanego kanau adc i zapisuje j do bufora pod wskazanym adresem
    1cba:	ae 01       	movw	r20, r28
    1cbc:	48 5f       	subi	r20, 0xF8	; 248
    1cbe:	5f 4f       	sbci	r21, 0xFF	; 255
    1cc0:	61 e0       	ldi	r22, 0x01	; 1
    1cc2:	80 e0       	ldi	r24, 0x00	; 0
    1cc4:	92 e0       	ldi	r25, 0x02	; 2
    1cc6:	d4 de       	rcall	.-600    	; 0x1a70 <adcch_read_configuration>
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
    1cc8:	8a 81       	ldd	r24, Y+2	; 0x02
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;

	conf->refctrl &= ~ADC_REFSEL_gm;
	conf->refctrl |= ref;
    1cca:	9b 81       	ldd	r25, Y+3	; 0x03
    1ccc:	9f 78       	andi	r25, 0x8F	; 143
    1cce:	90 62       	ori	r25, 0x20	; 32
    1cd0:	9b 83       	std	Y+3, r25	; 0x03
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl = ADC_EVACT_NONE_gc;
		break;

	case ADC_TRIG_EVENT_SINGLE:
		conf->ctrlb &= ~ADC_FREERUN_bm;
    1cd2:	81 7e       	andi	r24, 0xE1	; 225
    1cd4:	84 60       	ori	r24, 0x04	; 4
    1cd6:	8a 83       	std	Y+2, r24	; 0x02
		conf->evctrl = (base_ev_ch << ADC_EVSEL_gp) |
    1cd8:	81 e0       	ldi	r24, 0x01	; 1
    1cda:	8c 83       	std	Y+4, r24	; 0x04
		psc = ADC_PRESCALER_DIV256_gc;
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
	}

	conf->prescaler = psc;
    1cdc:	95 e0       	ldi	r25, 0x05	; 5
    1cde:	9d 83       	std	Y+5, r25	; 0x05
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
    1ce0:	88 87       	std	Y+8, r24	; 0x08
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
    1ce2:	18 e0       	ldi	r17, 0x08	; 8
    1ce4:	19 87       	std	Y+9, r17	; 0x09
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
    1ce6:	8a 85       	ldd	r24, Y+10	; 0x0a
    1ce8:	8c 7f       	andi	r24, 0xFC	; 252
    1cea:	81 60       	ori	r24, 0x01	; 1
    1cec:	8a 87       	std	Y+10, r24	; 0x0a
	adc_set_conversion_parameters(&adc_conf, ADC_SIGN_OFF, ADC_RES_8, ADC_REF_AREFA); //pod wskazan konfiguracj wpisujemy: wynik bez znaku, rozdzielczo 8 bitw,  vref zewntrzny z portu A; rozdzielczosc moze byc jeszcze 8 bitowa lub 12 left-adjusted, LSB = Vref/ 2^res = 0.24mV
	adc_set_conversion_trigger(&adc_conf, ADC_TRIG_EVENT_SINGLE, 1, 0); 
	adc_set_clock_rate(&adc_conf, 500000UL);
	adcch_set_input(&adcch_conf, ADCCH_POS_PIN1, ADCCH_NEG_NONE, ADC_GAIN);
	adcch_enable_interrupt(&adcch_conf);
	adc_set_callback(&MY_ADC, &ADC_CALLBACK);
    1cee:	63 e2       	ldi	r22, 0x23	; 35
    1cf0:	7e e0       	ldi	r23, 0x0E	; 14
    1cf2:	80 e0       	ldi	r24, 0x00	; 0
    1cf4:	92 e0       	ldi	r25, 0x02	; 2
    1cf6:	0e 94 39 01 	call	0x272	; 0x272 <adc_set_callback>


	
	adc_write_configuration(&MY_ADC, &adc_conf);
    1cfa:	be 01       	movw	r22, r28
    1cfc:	6f 5f       	subi	r22, 0xFF	; 255
    1cfe:	7f 4f       	sbci	r23, 0xFF	; 255
    1d00:	80 e0       	ldi	r24, 0x00	; 0
    1d02:	92 e0       	ldi	r25, 0x02	; 2
    1d04:	c5 dd       	rcall	.-1142   	; 0x1890 <adc_write_configuration>
	adcch_write_configuration(&MY_ADC, MY_ADC_CH, &adcch_conf);
    1d06:	ae 01       	movw	r20, r28
    1d08:	48 5f       	subi	r20, 0xF8	; 248
    1d0a:	5f 4f       	sbci	r21, 0xFF	; 255
    1d0c:	61 e0       	ldi	r22, 0x01	; 1
    1d0e:	80 e0       	ldi	r24, 0x00	; 0
    1d10:	92 e0       	ldi	r25, 0x02	; 2
    1d12:	61 de       	rcall	.-830    	; 0x19d6 <adcch_write_configuration>
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
    1d14:	80 ea       	ldi	r24, 0xA0	; 160
    1d16:	9a e0       	ldi	r25, 0x0A	; 10
    1d18:	80 93 60 20 	sts	0x2060, r24	; 0x802060 <stdio_base>
    1d1c:	90 93 61 20 	sts	0x2061, r25	; 0x802061 <stdio_base+0x1>
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
    1d20:	83 e3       	ldi	r24, 0x33	; 51
    1d22:	9e e0       	ldi	r25, 0x0E	; 14
    1d24:	80 93 5e 20 	sts	0x205E, r24	; 0x80205e <ptr_put>
    1d28:	90 93 5f 20 	sts	0x205F, r25	; 0x80205f <ptr_put+0x1>
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
    1d2c:	8b e2       	ldi	r24, 0x2B	; 43
    1d2e:	9e e0       	ldi	r25, 0x0E	; 14
    1d30:	80 93 58 20 	sts	0x2058, r24	; 0x802058 <ptr_get>
    1d34:	90 93 59 20 	sts	0x2059, r25	; 0x802059 <ptr_get+0x1>
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	// USART options.
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
    1d38:	e6 e0       	ldi	r30, 0x06	; 6
    1d3a:	f0 e2       	ldi	r31, 0x20	; 32
    1d3c:	84 81       	ldd	r24, Z+4	; 0x04
    1d3e:	8d 83       	std	Y+5, r24	; 0x05
	usart_rs232_options.paritytype   = options->paritytype;
    1d40:	85 81       	ldd	r24, Z+5	; 0x05
    1d42:	8e 83       	std	Y+6, r24	; 0x06
	usart_rs232_options.stopbits     = options->stopbits;
    1d44:	86 81       	ldd	r24, Z+6	; 0x06
    1d46:	8f 83       	std	Y+7, r24	; 0x07
	usart_rs232_options.baudrate     = options->baudrate;
    1d48:	80 81       	ld	r24, Z
    1d4a:	91 81       	ldd	r25, Z+1	; 0x01
    1d4c:	a2 81       	ldd	r26, Z+2	; 0x02
    1d4e:	b3 81       	ldd	r27, Z+3	; 0x03
    1d50:	89 83       	std	Y+1, r24	; 0x01
    1d52:	9a 83       	std	Y+2, r25	; 0x02
    1d54:	ab 83       	std	Y+3, r26	; 0x03
		sysclk_enable_module(SYSCLK_PORT_D,PR_USART1_bm);
	}
#endif
#ifdef USARTE0
	if((uint16_t)usart == (uint16_t)&USARTE0) {
		sysclk_enable_module(SYSCLK_PORT_E,PR_USART0_bm);
    1d56:	bc 83       	std	Y+4, r27	; 0x04
    1d58:	60 e1       	ldi	r22, 0x10	; 16
    1d5a:	85 e0       	ldi	r24, 0x05	; 5
#ifdef USARTF1
	if((uint16_t)usart == (uint16_t)&USARTF1) {
		sysclk_enable_module(SYSCLK_PORT_F,PR_USART1_bm);
	}
#endif
	if (usart_init_rs232(usart, &usart_rs232_options)) {
    1d5c:	39 df       	rcall	.-398    	; 0x1bd0 <sysclk_enable_module>
    1d5e:	be 01       	movw	r22, r28
    1d60:	6f 5f       	subi	r22, 0xFF	; 255
    1d62:	7f 4f       	sbci	r23, 0xFF	; 255
    1d64:	80 ea       	ldi	r24, 0xA0	; 160
    1d66:	9a e0       	ldi	r25, 0x0A	; 10
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
    1d68:	f2 da       	rcall	.-2588   	; 0x134e <usart_init_rs232>
    1d6a:	60 e2       	ldi	r22, 0x20	; 32
    1d6c:	71 e0       	ldi	r23, 0x01	; 1
    1d6e:	85 e8       	ldi	r24, 0x85	; 133
    1d70:	9d e0       	ldi	r25, 0x0D	; 13
    1d72:	29 d0       	rcall	.+82     	; 0x1dc6 <fdevopen>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    1d74:	10 93 81 06 	sts	0x0681, r17	; 0x800681 <__TEXT_REGION_LENGTH__+0x7be681>
	tc_init();
	adc_init();	
	stdio_serial_init(&USARTE0, &USART_SERIAL_OPTIONS);
	ioport_set_pin_dir(UART_TXPIN, IOPORT_DIR_OUTPUT);
	
	adc_enable(&MY_ADC);
    1d78:	80 e0       	ldi	r24, 0x00	; 0
    1d7a:	92 e0       	ldi	r25, 0x02	; 2
    1d7c:	0e 94 99 01 	call	0x332	; 0x332 <adc_enable>
    1d80:	ff cf       	rjmp	.-2      	; 0x1d80 <main+0x116>

00001d82 <__udivmodsi4>:
    1d82:	a1 e2       	ldi	r26, 0x21	; 33
    1d84:	1a 2e       	mov	r1, r26
    1d86:	aa 1b       	sub	r26, r26
    1d88:	bb 1b       	sub	r27, r27
    1d8a:	fd 01       	movw	r30, r26
    1d8c:	0d c0       	rjmp	.+26     	; 0x1da8 <__udivmodsi4_ep>

00001d8e <__udivmodsi4_loop>:
    1d8e:	aa 1f       	adc	r26, r26
    1d90:	bb 1f       	adc	r27, r27
    1d92:	ee 1f       	adc	r30, r30
    1d94:	ff 1f       	adc	r31, r31
    1d96:	a2 17       	cp	r26, r18
    1d98:	b3 07       	cpc	r27, r19
    1d9a:	e4 07       	cpc	r30, r20
    1d9c:	f5 07       	cpc	r31, r21
    1d9e:	20 f0       	brcs	.+8      	; 0x1da8 <__udivmodsi4_ep>
    1da0:	a2 1b       	sub	r26, r18
    1da2:	b3 0b       	sbc	r27, r19
    1da4:	e4 0b       	sbc	r30, r20
    1da6:	f5 0b       	sbc	r31, r21

00001da8 <__udivmodsi4_ep>:
    1da8:	66 1f       	adc	r22, r22
    1daa:	77 1f       	adc	r23, r23
    1dac:	88 1f       	adc	r24, r24
    1dae:	99 1f       	adc	r25, r25
    1db0:	1a 94       	dec	r1
    1db2:	69 f7       	brne	.-38     	; 0x1d8e <__udivmodsi4_loop>
    1db4:	60 95       	com	r22
    1db6:	70 95       	com	r23
    1db8:	80 95       	com	r24
    1dba:	90 95       	com	r25
    1dbc:	9b 01       	movw	r18, r22
    1dbe:	ac 01       	movw	r20, r24
    1dc0:	bd 01       	movw	r22, r26
    1dc2:	cf 01       	movw	r24, r30
    1dc4:	08 95       	ret

00001dc6 <fdevopen>:
    1dc6:	0f 93       	push	r16
    1dc8:	1f 93       	push	r17
    1dca:	cf 93       	push	r28
    1dcc:	df 93       	push	r29
    1dce:	00 97       	sbiw	r24, 0x00	; 0
    1dd0:	31 f4       	brne	.+12     	; 0x1dde <fdevopen+0x18>
    1dd2:	61 15       	cp	r22, r1
    1dd4:	71 05       	cpc	r23, r1
    1dd6:	19 f4       	brne	.+6      	; 0x1dde <fdevopen+0x18>
    1dd8:	80 e0       	ldi	r24, 0x00	; 0
    1dda:	90 e0       	ldi	r25, 0x00	; 0
    1ddc:	39 c0       	rjmp	.+114    	; 0x1e50 <fdevopen+0x8a>
    1dde:	8b 01       	movw	r16, r22
    1de0:	ec 01       	movw	r28, r24
    1de2:	6e e0       	ldi	r22, 0x0E	; 14
    1de4:	70 e0       	ldi	r23, 0x00	; 0
    1de6:	81 e0       	ldi	r24, 0x01	; 1
    1de8:	90 e0       	ldi	r25, 0x00	; 0
    1dea:	73 d0       	rcall	.+230    	; 0x1ed2 <calloc>
    1dec:	fc 01       	movw	r30, r24
    1dee:	89 2b       	or	r24, r25
    1df0:	99 f3       	breq	.-26     	; 0x1dd8 <fdevopen+0x12>
    1df2:	80 e8       	ldi	r24, 0x80	; 128
    1df4:	83 83       	std	Z+3, r24	; 0x03
    1df6:	01 15       	cp	r16, r1
    1df8:	11 05       	cpc	r17, r1
    1dfa:	71 f0       	breq	.+28     	; 0x1e18 <fdevopen+0x52>
    1dfc:	02 87       	std	Z+10, r16	; 0x0a
    1dfe:	13 87       	std	Z+11, r17	; 0x0b
    1e00:	81 e8       	ldi	r24, 0x81	; 129
    1e02:	83 83       	std	Z+3, r24	; 0x03
    1e04:	80 91 68 20 	lds	r24, 0x2068	; 0x802068 <__iob>
    1e08:	90 91 69 20 	lds	r25, 0x2069	; 0x802069 <__iob+0x1>
    1e0c:	89 2b       	or	r24, r25
    1e0e:	21 f4       	brne	.+8      	; 0x1e18 <fdevopen+0x52>
    1e10:	e0 93 68 20 	sts	0x2068, r30	; 0x802068 <__iob>
    1e14:	f0 93 69 20 	sts	0x2069, r31	; 0x802069 <__iob+0x1>
    1e18:	20 97       	sbiw	r28, 0x00	; 0
    1e1a:	c9 f0       	breq	.+50     	; 0x1e4e <fdevopen+0x88>
    1e1c:	c0 87       	std	Z+8, r28	; 0x08
    1e1e:	d1 87       	std	Z+9, r29	; 0x09
    1e20:	83 81       	ldd	r24, Z+3	; 0x03
    1e22:	82 60       	ori	r24, 0x02	; 2
    1e24:	83 83       	std	Z+3, r24	; 0x03
    1e26:	80 91 6a 20 	lds	r24, 0x206A	; 0x80206a <__iob+0x2>
    1e2a:	90 91 6b 20 	lds	r25, 0x206B	; 0x80206b <__iob+0x3>
    1e2e:	89 2b       	or	r24, r25
    1e30:	71 f4       	brne	.+28     	; 0x1e4e <fdevopen+0x88>
    1e32:	e0 93 6a 20 	sts	0x206A, r30	; 0x80206a <__iob+0x2>
    1e36:	f0 93 6b 20 	sts	0x206B, r31	; 0x80206b <__iob+0x3>
    1e3a:	80 91 6c 20 	lds	r24, 0x206C	; 0x80206c <__iob+0x4>
    1e3e:	90 91 6d 20 	lds	r25, 0x206D	; 0x80206d <__iob+0x5>
    1e42:	89 2b       	or	r24, r25
    1e44:	21 f4       	brne	.+8      	; 0x1e4e <fdevopen+0x88>
    1e46:	e0 93 6c 20 	sts	0x206C, r30	; 0x80206c <__iob+0x4>
    1e4a:	f0 93 6d 20 	sts	0x206D, r31	; 0x80206d <__iob+0x5>
    1e4e:	cf 01       	movw	r24, r30
    1e50:	df 91       	pop	r29
    1e52:	cf 91       	pop	r28
    1e54:	1f 91       	pop	r17
    1e56:	0f 91       	pop	r16
    1e58:	08 95       	ret

00001e5a <fputc>:
    1e5a:	0f 93       	push	r16
    1e5c:	1f 93       	push	r17
    1e5e:	cf 93       	push	r28
    1e60:	df 93       	push	r29
    1e62:	fb 01       	movw	r30, r22
    1e64:	23 81       	ldd	r18, Z+3	; 0x03
    1e66:	21 fd       	sbrc	r18, 1
    1e68:	03 c0       	rjmp	.+6      	; 0x1e70 <fputc+0x16>
    1e6a:	8f ef       	ldi	r24, 0xFF	; 255
    1e6c:	9f ef       	ldi	r25, 0xFF	; 255
    1e6e:	2c c0       	rjmp	.+88     	; 0x1ec8 <fputc+0x6e>
    1e70:	22 ff       	sbrs	r18, 2
    1e72:	16 c0       	rjmp	.+44     	; 0x1ea0 <fputc+0x46>
    1e74:	46 81       	ldd	r20, Z+6	; 0x06
    1e76:	57 81       	ldd	r21, Z+7	; 0x07
    1e78:	24 81       	ldd	r18, Z+4	; 0x04
    1e7a:	35 81       	ldd	r19, Z+5	; 0x05
    1e7c:	42 17       	cp	r20, r18
    1e7e:	53 07       	cpc	r21, r19
    1e80:	44 f4       	brge	.+16     	; 0x1e92 <fputc+0x38>
    1e82:	a0 81       	ld	r26, Z
    1e84:	b1 81       	ldd	r27, Z+1	; 0x01
    1e86:	9d 01       	movw	r18, r26
    1e88:	2f 5f       	subi	r18, 0xFF	; 255
    1e8a:	3f 4f       	sbci	r19, 0xFF	; 255
    1e8c:	20 83       	st	Z, r18
    1e8e:	31 83       	std	Z+1, r19	; 0x01
    1e90:	8c 93       	st	X, r24
    1e92:	26 81       	ldd	r18, Z+6	; 0x06
    1e94:	37 81       	ldd	r19, Z+7	; 0x07
    1e96:	2f 5f       	subi	r18, 0xFF	; 255
    1e98:	3f 4f       	sbci	r19, 0xFF	; 255
    1e9a:	26 83       	std	Z+6, r18	; 0x06
    1e9c:	37 83       	std	Z+7, r19	; 0x07
    1e9e:	14 c0       	rjmp	.+40     	; 0x1ec8 <fputc+0x6e>
    1ea0:	8b 01       	movw	r16, r22
    1ea2:	ec 01       	movw	r28, r24
    1ea4:	fb 01       	movw	r30, r22
    1ea6:	00 84       	ldd	r0, Z+8	; 0x08
    1ea8:	f1 85       	ldd	r31, Z+9	; 0x09
    1eaa:	e0 2d       	mov	r30, r0
    1eac:	19 95       	eicall
    1eae:	89 2b       	or	r24, r25
    1eb0:	e1 f6       	brne	.-72     	; 0x1e6a <fputc+0x10>
    1eb2:	d8 01       	movw	r26, r16
    1eb4:	16 96       	adiw	r26, 0x06	; 6
    1eb6:	8d 91       	ld	r24, X+
    1eb8:	9c 91       	ld	r25, X
    1eba:	17 97       	sbiw	r26, 0x07	; 7
    1ebc:	01 96       	adiw	r24, 0x01	; 1
    1ebe:	16 96       	adiw	r26, 0x06	; 6
    1ec0:	8d 93       	st	X+, r24
    1ec2:	9c 93       	st	X, r25
    1ec4:	17 97       	sbiw	r26, 0x07	; 7
    1ec6:	ce 01       	movw	r24, r28
    1ec8:	df 91       	pop	r29
    1eca:	cf 91       	pop	r28
    1ecc:	1f 91       	pop	r17
    1ece:	0f 91       	pop	r16
    1ed0:	08 95       	ret

00001ed2 <calloc>:
    1ed2:	0f 93       	push	r16
    1ed4:	1f 93       	push	r17
    1ed6:	cf 93       	push	r28
    1ed8:	df 93       	push	r29
    1eda:	86 9f       	mul	r24, r22
    1edc:	80 01       	movw	r16, r0
    1ede:	87 9f       	mul	r24, r23
    1ee0:	10 0d       	add	r17, r0
    1ee2:	96 9f       	mul	r25, r22
    1ee4:	10 0d       	add	r17, r0
    1ee6:	11 24       	eor	r1, r1
    1ee8:	c8 01       	movw	r24, r16
    1eea:	0d d0       	rcall	.+26     	; 0x1f06 <malloc>
    1eec:	ec 01       	movw	r28, r24
    1eee:	00 97       	sbiw	r24, 0x00	; 0
    1ef0:	21 f0       	breq	.+8      	; 0x1efa <calloc+0x28>
    1ef2:	a8 01       	movw	r20, r16
    1ef4:	60 e0       	ldi	r22, 0x00	; 0
    1ef6:	70 e0       	ldi	r23, 0x00	; 0
    1ef8:	27 d1       	rcall	.+590    	; 0x2148 <memset>
    1efa:	ce 01       	movw	r24, r28
    1efc:	df 91       	pop	r29
    1efe:	cf 91       	pop	r28
    1f00:	1f 91       	pop	r17
    1f02:	0f 91       	pop	r16
    1f04:	08 95       	ret

00001f06 <malloc>:
    1f06:	0f 93       	push	r16
    1f08:	1f 93       	push	r17
    1f0a:	cf 93       	push	r28
    1f0c:	df 93       	push	r29
    1f0e:	82 30       	cpi	r24, 0x02	; 2
    1f10:	91 05       	cpc	r25, r1
    1f12:	10 f4       	brcc	.+4      	; 0x1f18 <malloc+0x12>
    1f14:	82 e0       	ldi	r24, 0x02	; 2
    1f16:	90 e0       	ldi	r25, 0x00	; 0
    1f18:	e0 91 70 20 	lds	r30, 0x2070	; 0x802070 <__flp>
    1f1c:	f0 91 71 20 	lds	r31, 0x2071	; 0x802071 <__flp+0x1>
    1f20:	20 e0       	ldi	r18, 0x00	; 0
    1f22:	30 e0       	ldi	r19, 0x00	; 0
    1f24:	a0 e0       	ldi	r26, 0x00	; 0
    1f26:	b0 e0       	ldi	r27, 0x00	; 0
    1f28:	30 97       	sbiw	r30, 0x00	; 0
    1f2a:	19 f1       	breq	.+70     	; 0x1f72 <malloc+0x6c>
    1f2c:	40 81       	ld	r20, Z
    1f2e:	51 81       	ldd	r21, Z+1	; 0x01
    1f30:	02 81       	ldd	r16, Z+2	; 0x02
    1f32:	13 81       	ldd	r17, Z+3	; 0x03
    1f34:	48 17       	cp	r20, r24
    1f36:	59 07       	cpc	r21, r25
    1f38:	c8 f0       	brcs	.+50     	; 0x1f6c <malloc+0x66>
    1f3a:	84 17       	cp	r24, r20
    1f3c:	95 07       	cpc	r25, r21
    1f3e:	69 f4       	brne	.+26     	; 0x1f5a <malloc+0x54>
    1f40:	10 97       	sbiw	r26, 0x00	; 0
    1f42:	31 f0       	breq	.+12     	; 0x1f50 <malloc+0x4a>
    1f44:	12 96       	adiw	r26, 0x02	; 2
    1f46:	0c 93       	st	X, r16
    1f48:	12 97       	sbiw	r26, 0x02	; 2
    1f4a:	13 96       	adiw	r26, 0x03	; 3
    1f4c:	1c 93       	st	X, r17
    1f4e:	27 c0       	rjmp	.+78     	; 0x1f9e <malloc+0x98>
    1f50:	00 93 70 20 	sts	0x2070, r16	; 0x802070 <__flp>
    1f54:	10 93 71 20 	sts	0x2071, r17	; 0x802071 <__flp+0x1>
    1f58:	22 c0       	rjmp	.+68     	; 0x1f9e <malloc+0x98>
    1f5a:	21 15       	cp	r18, r1
    1f5c:	31 05       	cpc	r19, r1
    1f5e:	19 f0       	breq	.+6      	; 0x1f66 <malloc+0x60>
    1f60:	42 17       	cp	r20, r18
    1f62:	53 07       	cpc	r21, r19
    1f64:	18 f4       	brcc	.+6      	; 0x1f6c <malloc+0x66>
    1f66:	9a 01       	movw	r18, r20
    1f68:	bd 01       	movw	r22, r26
    1f6a:	ef 01       	movw	r28, r30
    1f6c:	df 01       	movw	r26, r30
    1f6e:	f8 01       	movw	r30, r16
    1f70:	db cf       	rjmp	.-74     	; 0x1f28 <malloc+0x22>
    1f72:	21 15       	cp	r18, r1
    1f74:	31 05       	cpc	r19, r1
    1f76:	f9 f0       	breq	.+62     	; 0x1fb6 <malloc+0xb0>
    1f78:	28 1b       	sub	r18, r24
    1f7a:	39 0b       	sbc	r19, r25
    1f7c:	24 30       	cpi	r18, 0x04	; 4
    1f7e:	31 05       	cpc	r19, r1
    1f80:	80 f4       	brcc	.+32     	; 0x1fa2 <malloc+0x9c>
    1f82:	8a 81       	ldd	r24, Y+2	; 0x02
    1f84:	9b 81       	ldd	r25, Y+3	; 0x03
    1f86:	61 15       	cp	r22, r1
    1f88:	71 05       	cpc	r23, r1
    1f8a:	21 f0       	breq	.+8      	; 0x1f94 <malloc+0x8e>
    1f8c:	fb 01       	movw	r30, r22
    1f8e:	82 83       	std	Z+2, r24	; 0x02
    1f90:	93 83       	std	Z+3, r25	; 0x03
    1f92:	04 c0       	rjmp	.+8      	; 0x1f9c <malloc+0x96>
    1f94:	80 93 70 20 	sts	0x2070, r24	; 0x802070 <__flp>
    1f98:	90 93 71 20 	sts	0x2071, r25	; 0x802071 <__flp+0x1>
    1f9c:	fe 01       	movw	r30, r28
    1f9e:	32 96       	adiw	r30, 0x02	; 2
    1fa0:	44 c0       	rjmp	.+136    	; 0x202a <malloc+0x124>
    1fa2:	fe 01       	movw	r30, r28
    1fa4:	e2 0f       	add	r30, r18
    1fa6:	f3 1f       	adc	r31, r19
    1fa8:	81 93       	st	Z+, r24
    1faa:	91 93       	st	Z+, r25
    1fac:	22 50       	subi	r18, 0x02	; 2
    1fae:	31 09       	sbc	r19, r1
    1fb0:	28 83       	st	Y, r18
    1fb2:	39 83       	std	Y+1, r19	; 0x01
    1fb4:	3a c0       	rjmp	.+116    	; 0x202a <malloc+0x124>
    1fb6:	20 91 6e 20 	lds	r18, 0x206E	; 0x80206e <__brkval>
    1fba:	30 91 6f 20 	lds	r19, 0x206F	; 0x80206f <__brkval+0x1>
    1fbe:	23 2b       	or	r18, r19
    1fc0:	41 f4       	brne	.+16     	; 0x1fd2 <malloc+0xcc>
    1fc2:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
    1fc6:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
    1fca:	20 93 6e 20 	sts	0x206E, r18	; 0x80206e <__brkval>
    1fce:	30 93 6f 20 	sts	0x206F, r19	; 0x80206f <__brkval+0x1>
    1fd2:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__DATA_REGION_ORIGIN__>
    1fd6:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__DATA_REGION_ORIGIN__+0x1>
    1fda:	21 15       	cp	r18, r1
    1fdc:	31 05       	cpc	r19, r1
    1fde:	41 f4       	brne	.+16     	; 0x1ff0 <malloc+0xea>
    1fe0:	2d b7       	in	r18, 0x3d	; 61
    1fe2:	3e b7       	in	r19, 0x3e	; 62
    1fe4:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
    1fe8:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
    1fec:	24 1b       	sub	r18, r20
    1fee:	35 0b       	sbc	r19, r21
    1ff0:	e0 91 6e 20 	lds	r30, 0x206E	; 0x80206e <__brkval>
    1ff4:	f0 91 6f 20 	lds	r31, 0x206F	; 0x80206f <__brkval+0x1>
    1ff8:	e2 17       	cp	r30, r18
    1ffa:	f3 07       	cpc	r31, r19
    1ffc:	a0 f4       	brcc	.+40     	; 0x2026 <malloc+0x120>
    1ffe:	2e 1b       	sub	r18, r30
    2000:	3f 0b       	sbc	r19, r31
    2002:	28 17       	cp	r18, r24
    2004:	39 07       	cpc	r19, r25
    2006:	78 f0       	brcs	.+30     	; 0x2026 <malloc+0x120>
    2008:	ac 01       	movw	r20, r24
    200a:	4e 5f       	subi	r20, 0xFE	; 254
    200c:	5f 4f       	sbci	r21, 0xFF	; 255
    200e:	24 17       	cp	r18, r20
    2010:	35 07       	cpc	r19, r21
    2012:	48 f0       	brcs	.+18     	; 0x2026 <malloc+0x120>
    2014:	4e 0f       	add	r20, r30
    2016:	5f 1f       	adc	r21, r31
    2018:	40 93 6e 20 	sts	0x206E, r20	; 0x80206e <__brkval>
    201c:	50 93 6f 20 	sts	0x206F, r21	; 0x80206f <__brkval+0x1>
    2020:	81 93       	st	Z+, r24
    2022:	91 93       	st	Z+, r25
    2024:	02 c0       	rjmp	.+4      	; 0x202a <malloc+0x124>
    2026:	e0 e0       	ldi	r30, 0x00	; 0
    2028:	f0 e0       	ldi	r31, 0x00	; 0
    202a:	cf 01       	movw	r24, r30
    202c:	df 91       	pop	r29
    202e:	cf 91       	pop	r28
    2030:	1f 91       	pop	r17
    2032:	0f 91       	pop	r16
    2034:	08 95       	ret

00002036 <free>:
    2036:	cf 93       	push	r28
    2038:	df 93       	push	r29
    203a:	00 97       	sbiw	r24, 0x00	; 0
    203c:	09 f4       	brne	.+2      	; 0x2040 <free+0xa>
    203e:	81 c0       	rjmp	.+258    	; 0x2142 <free+0x10c>
    2040:	fc 01       	movw	r30, r24
    2042:	32 97       	sbiw	r30, 0x02	; 2
    2044:	12 82       	std	Z+2, r1	; 0x02
    2046:	13 82       	std	Z+3, r1	; 0x03
    2048:	a0 91 70 20 	lds	r26, 0x2070	; 0x802070 <__flp>
    204c:	b0 91 71 20 	lds	r27, 0x2071	; 0x802071 <__flp+0x1>
    2050:	10 97       	sbiw	r26, 0x00	; 0
    2052:	81 f4       	brne	.+32     	; 0x2074 <free+0x3e>
    2054:	20 81       	ld	r18, Z
    2056:	31 81       	ldd	r19, Z+1	; 0x01
    2058:	82 0f       	add	r24, r18
    205a:	93 1f       	adc	r25, r19
    205c:	20 91 6e 20 	lds	r18, 0x206E	; 0x80206e <__brkval>
    2060:	30 91 6f 20 	lds	r19, 0x206F	; 0x80206f <__brkval+0x1>
    2064:	28 17       	cp	r18, r24
    2066:	39 07       	cpc	r19, r25
    2068:	51 f5       	brne	.+84     	; 0x20be <free+0x88>
    206a:	e0 93 6e 20 	sts	0x206E, r30	; 0x80206e <__brkval>
    206e:	f0 93 6f 20 	sts	0x206F, r31	; 0x80206f <__brkval+0x1>
    2072:	67 c0       	rjmp	.+206    	; 0x2142 <free+0x10c>
    2074:	ed 01       	movw	r28, r26
    2076:	20 e0       	ldi	r18, 0x00	; 0
    2078:	30 e0       	ldi	r19, 0x00	; 0
    207a:	ce 17       	cp	r28, r30
    207c:	df 07       	cpc	r29, r31
    207e:	40 f4       	brcc	.+16     	; 0x2090 <free+0x5a>
    2080:	4a 81       	ldd	r20, Y+2	; 0x02
    2082:	5b 81       	ldd	r21, Y+3	; 0x03
    2084:	9e 01       	movw	r18, r28
    2086:	41 15       	cp	r20, r1
    2088:	51 05       	cpc	r21, r1
    208a:	f1 f0       	breq	.+60     	; 0x20c8 <free+0x92>
    208c:	ea 01       	movw	r28, r20
    208e:	f5 cf       	rjmp	.-22     	; 0x207a <free+0x44>
    2090:	c2 83       	std	Z+2, r28	; 0x02
    2092:	d3 83       	std	Z+3, r29	; 0x03
    2094:	40 81       	ld	r20, Z
    2096:	51 81       	ldd	r21, Z+1	; 0x01
    2098:	84 0f       	add	r24, r20
    209a:	95 1f       	adc	r25, r21
    209c:	c8 17       	cp	r28, r24
    209e:	d9 07       	cpc	r29, r25
    20a0:	59 f4       	brne	.+22     	; 0x20b8 <free+0x82>
    20a2:	88 81       	ld	r24, Y
    20a4:	99 81       	ldd	r25, Y+1	; 0x01
    20a6:	84 0f       	add	r24, r20
    20a8:	95 1f       	adc	r25, r21
    20aa:	02 96       	adiw	r24, 0x02	; 2
    20ac:	80 83       	st	Z, r24
    20ae:	91 83       	std	Z+1, r25	; 0x01
    20b0:	8a 81       	ldd	r24, Y+2	; 0x02
    20b2:	9b 81       	ldd	r25, Y+3	; 0x03
    20b4:	82 83       	std	Z+2, r24	; 0x02
    20b6:	93 83       	std	Z+3, r25	; 0x03
    20b8:	21 15       	cp	r18, r1
    20ba:	31 05       	cpc	r19, r1
    20bc:	29 f4       	brne	.+10     	; 0x20c8 <free+0x92>
    20be:	e0 93 70 20 	sts	0x2070, r30	; 0x802070 <__flp>
    20c2:	f0 93 71 20 	sts	0x2071, r31	; 0x802071 <__flp+0x1>
    20c6:	3d c0       	rjmp	.+122    	; 0x2142 <free+0x10c>
    20c8:	e9 01       	movw	r28, r18
    20ca:	ea 83       	std	Y+2, r30	; 0x02
    20cc:	fb 83       	std	Y+3, r31	; 0x03
    20ce:	49 91       	ld	r20, Y+
    20d0:	59 91       	ld	r21, Y+
    20d2:	c4 0f       	add	r28, r20
    20d4:	d5 1f       	adc	r29, r21
    20d6:	ec 17       	cp	r30, r28
    20d8:	fd 07       	cpc	r31, r29
    20da:	61 f4       	brne	.+24     	; 0x20f4 <free+0xbe>
    20dc:	80 81       	ld	r24, Z
    20de:	91 81       	ldd	r25, Z+1	; 0x01
    20e0:	84 0f       	add	r24, r20
    20e2:	95 1f       	adc	r25, r21
    20e4:	02 96       	adiw	r24, 0x02	; 2
    20e6:	e9 01       	movw	r28, r18
    20e8:	88 83       	st	Y, r24
    20ea:	99 83       	std	Y+1, r25	; 0x01
    20ec:	82 81       	ldd	r24, Z+2	; 0x02
    20ee:	93 81       	ldd	r25, Z+3	; 0x03
    20f0:	8a 83       	std	Y+2, r24	; 0x02
    20f2:	9b 83       	std	Y+3, r25	; 0x03
    20f4:	e0 e0       	ldi	r30, 0x00	; 0
    20f6:	f0 e0       	ldi	r31, 0x00	; 0
    20f8:	12 96       	adiw	r26, 0x02	; 2
    20fa:	8d 91       	ld	r24, X+
    20fc:	9c 91       	ld	r25, X
    20fe:	13 97       	sbiw	r26, 0x03	; 3
    2100:	00 97       	sbiw	r24, 0x00	; 0
    2102:	19 f0       	breq	.+6      	; 0x210a <free+0xd4>
    2104:	fd 01       	movw	r30, r26
    2106:	dc 01       	movw	r26, r24
    2108:	f7 cf       	rjmp	.-18     	; 0x20f8 <free+0xc2>
    210a:	8d 91       	ld	r24, X+
    210c:	9c 91       	ld	r25, X
    210e:	11 97       	sbiw	r26, 0x01	; 1
    2110:	9d 01       	movw	r18, r26
    2112:	2e 5f       	subi	r18, 0xFE	; 254
    2114:	3f 4f       	sbci	r19, 0xFF	; 255
    2116:	82 0f       	add	r24, r18
    2118:	93 1f       	adc	r25, r19
    211a:	20 91 6e 20 	lds	r18, 0x206E	; 0x80206e <__brkval>
    211e:	30 91 6f 20 	lds	r19, 0x206F	; 0x80206f <__brkval+0x1>
    2122:	28 17       	cp	r18, r24
    2124:	39 07       	cpc	r19, r25
    2126:	69 f4       	brne	.+26     	; 0x2142 <free+0x10c>
    2128:	30 97       	sbiw	r30, 0x00	; 0
    212a:	29 f4       	brne	.+10     	; 0x2136 <free+0x100>
    212c:	10 92 70 20 	sts	0x2070, r1	; 0x802070 <__flp>
    2130:	10 92 71 20 	sts	0x2071, r1	; 0x802071 <__flp+0x1>
    2134:	02 c0       	rjmp	.+4      	; 0x213a <free+0x104>
    2136:	12 82       	std	Z+2, r1	; 0x02
    2138:	13 82       	std	Z+3, r1	; 0x03
    213a:	a0 93 6e 20 	sts	0x206E, r26	; 0x80206e <__brkval>
    213e:	b0 93 6f 20 	sts	0x206F, r27	; 0x80206f <__brkval+0x1>
    2142:	df 91       	pop	r29
    2144:	cf 91       	pop	r28
    2146:	08 95       	ret

00002148 <memset>:
    2148:	dc 01       	movw	r26, r24
    214a:	01 c0       	rjmp	.+2      	; 0x214e <memset+0x6>
    214c:	6d 93       	st	X+, r22
    214e:	41 50       	subi	r20, 0x01	; 1
    2150:	50 40       	sbci	r21, 0x00	; 0
    2152:	e0 f7       	brcc	.-8      	; 0x214c <memset+0x4>
    2154:	08 95       	ret

00002156 <_exit>:
    2156:	f8 94       	cli

00002158 <__stop_program>:
    2158:	ff cf       	rjmp	.-2      	; 0x2158 <__stop_program>
