TimeQuest Timing Analyzer report for GSensor
Mon Apr 20 10:32:09 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK50'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Output Enable Times
 23. Minimum Output Enable Times
 24. Output Disable Times
 25. Minimum Output Disable Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'CLOCK50'
 34. Slow 1200mV 0C Model Hold: 'CLOCK50'
 35. Slow 1200mV 0C Model Recovery: 'CLOCK50'
 36. Slow 1200mV 0C Model Removal: 'CLOCK50'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK50'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Output Enable Times
 43. Minimum Output Enable Times
 44. Output Disable Times
 45. Minimum Output Disable Times
 46. Slow 1200mV 0C Model Metastability Report
 47. Fast 1200mV 0C Model Setup Summary
 48. Fast 1200mV 0C Model Hold Summary
 49. Fast 1200mV 0C Model Recovery Summary
 50. Fast 1200mV 0C Model Removal Summary
 51. Fast 1200mV 0C Model Minimum Pulse Width Summary
 52. Fast 1200mV 0C Model Setup: 'CLOCK50'
 53. Fast 1200mV 0C Model Hold: 'CLOCK50'
 54. Fast 1200mV 0C Model Recovery: 'CLOCK50'
 55. Fast 1200mV 0C Model Removal: 'CLOCK50'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK50'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Output Enable Times
 62. Minimum Output Enable Times
 63. Output Disable Times
 64. Minimum Output Disable Times
 65. Fast 1200mV 0C Model Metastability Report
 66. Multicorner Timing Analysis Summary
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Board Trace Model Assignments
 72. Input Transition Times
 73. Signal Integrity Metrics (Slow 1200mv 0c Model)
 74. Signal Integrity Metrics (Slow 1200mv 85c Model)
 75. Signal Integrity Metrics (Fast 1200mv 0c Model)
 76. Setup Transfers
 77. Hold Transfers
 78. Recovery Transfers
 79. Removal Transfers
 80. Report TCCS
 81. Report RSKM
 82. Unconstrained Paths
 83. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; GSensor                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; GSensor.out.sdc ; OK     ; Mon Apr 20 10:32:07 2015 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK50    ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 67.72 MHz ; 67.72 MHz       ; CLOCK50    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+-------+-------------------+
; Clock   ; Slack ; End Point TNS     ;
+---------+-------+-------------------+
; CLOCK50 ; 5.233 ; 0.000             ;
+---------+-------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; CLOCK50 ; 0.319 ; 0.000            ;
+---------+-------+------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; CLOCK50 ; 15.238 ; 0.000               ;
+---------+--------+---------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+---------+-------+---------------------+
; Clock   ; Slack ; End Point TNS       ;
+---------+-------+---------------------+
; CLOCK50 ; 3.621 ; 0.000               ;
+---------+-------+---------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+-------+---------------------------------+
; Clock   ; Slack ; End Point TNS                   ;
+---------+-------+---------------------------------+
; CLOCK50 ; 9.486 ; 0.000                           ;
+---------+-------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK50'                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 5.233 ; vga:u_vga|out_red                                                                                   ; out_red                ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.130     ; 2.637      ;
; 5.236 ; vga:u_vga|out_green                                                                                 ; out_green              ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.127     ; 2.637      ;
; 5.237 ; vga:u_vga|out_v_sync                                                                                ; out_v_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.126     ; 2.637      ;
; 5.237 ; vga:u_vga|out_h_sync                                                                                ; out_h_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.126     ; 2.637      ;
; 5.237 ; vga:u_vga|out_blue                                                                                  ; out_blue               ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.126     ; 2.637      ;
; 7.504 ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.073     ; 12.438     ;
; 7.504 ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.073     ; 12.438     ;
; 7.850 ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.073     ; 12.092     ;
; 7.946 ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 12.003     ;
; 7.946 ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 12.003     ;
; 8.095 ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.854     ;
; 8.095 ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.854     ;
; 8.106 ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.842     ;
; 8.106 ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.842     ;
; 8.131 ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.818     ;
; 8.131 ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.818     ;
; 8.204 ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.744     ;
; 8.204 ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.744     ;
; 8.220 ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.073     ; 11.722     ;
; 8.220 ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.073     ; 11.722     ;
; 8.253 ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.695     ;
; 8.253 ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.695     ;
; 8.276 ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.672     ;
; 8.276 ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.672     ;
; 8.292 ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.657     ;
; 8.315 ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.633     ;
; 8.315 ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.633     ;
; 8.317 ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.631     ;
; 8.317 ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.631     ;
; 8.319 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.630     ;
; 8.319 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.630     ;
; 8.322 ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.626     ;
; 8.322 ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.626     ;
; 8.327 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.622     ;
; 8.327 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.622     ;
; 8.352 ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.597     ;
; 8.352 ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.597     ;
; 8.368 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[96]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.346     ; 11.301     ;
; 8.369 ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.580     ;
; 8.369 ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.580     ;
; 8.373 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[32]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.349     ; 11.293     ;
; 8.380 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[40]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.349     ; 11.286     ;
; 8.391 ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.557     ;
; 8.391 ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.557     ;
; 8.441 ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.508     ;
; 8.450 ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.499     ;
; 8.452 ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.496     ;
; 8.477 ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.472     ;
; 8.489 ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.459     ;
; 8.489 ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.459     ;
; 8.536 ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.412     ;
; 8.536 ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.412     ;
; 8.550 ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.398     ;
; 8.561 ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.388     ;
; 8.561 ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.388     ;
; 8.566 ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.073     ; 11.376     ;
; 8.599 ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.349     ;
; 8.622 ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.326     ;
; 8.643 ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.306     ;
; 8.643 ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.306     ;
; 8.661 ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.287     ;
; 8.663 ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.285     ;
; 8.665 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.284     ;
; 8.666 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[42]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.349     ; 11.000     ;
; 8.668 ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.280     ;
; 8.668 ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.280     ;
; 8.668 ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.280     ;
; 8.673 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.276     ;
; 8.685 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[34]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.349     ; 10.981     ;
; 8.698 ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.251     ;
; 8.715 ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.234     ;
; 8.731 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[116] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.346     ; 10.938     ;
; 8.737 ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.211     ;
; 8.755 ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.066     ; 11.194     ;
; 8.835 ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.113     ;
; 8.850 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[41]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.349     ; 10.816     ;
; 8.882 ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 11.066     ;
; 9.014 ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.067     ; 10.934     ;
; 9.033 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[35]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.349     ; 10.633     ;
; 9.087 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[43]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.349     ; 10.579     ;
; 9.293 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[33]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.349     ; 10.373     ;
; 9.318 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[112] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.356     ; 10.341     ;
; 9.345 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[98]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.356     ; 10.314     ;
; 9.360 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[100] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.356     ; 10.299     ;
; 9.447 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[10]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.349     ; 10.219     ;
; 9.590 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[2]   ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.344     ; 10.081     ;
; 9.623 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[102] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.356     ; 10.036     ;
; 9.629 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[8]   ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.344     ; 10.042     ;
; 9.649 ; vga:u_vga|current_submarine_line[5]                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.065     ; 10.301     ;
; 9.649 ; vga:u_vga|current_submarine_line[5]                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.065     ; 10.301     ;
; 9.666 ; vga:u_vga|current_submarine_line[4]                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.065     ; 10.284     ;
; 9.666 ; vga:u_vga|current_submarine_line[4]                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.065     ; 10.284     ;
; 9.669 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[26]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.357     ; 9.989      ;
; 9.690 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[118] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.356     ; 9.969      ;
; 9.697 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[18]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.357     ; 9.961      ;
; 9.715 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[208] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.365     ; 9.935      ;
; 9.757 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[0]   ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.344     ; 9.914      ;
; 9.758 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[226] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.365     ; 9.892      ;
; 9.764 ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.065     ; 10.186     ;
; 9.764 ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.065     ; 10.186     ;
+-------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK50'                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.319 ; vga:u_vga|address_a_sub[0]                                                 ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.378      ; 0.884      ;
; 0.340 ; vga:u_vga|address_b_sub[1]                                                 ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.380      ; 0.907      ;
; 0.357 ; vga:u_vga|submarines[3]                                                    ; vga:u_vga|submarines[3]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|submarines[1]                                                    ; vga:u_vga|submarines[1]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|submarines[11]                                                   ; vga:u_vga|submarines[11]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|submarines[9]                                                    ; vga:u_vga|submarines[9]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|submarines[0]                                                    ; vga:u_vga|submarines[0]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|submarines[2]                                                    ; vga:u_vga|submarines[2]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|submarines[10]                                                   ; vga:u_vga|submarines[10]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|submarines[8]                                                    ; vga:u_vga|submarines[8]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|v_cnt[10]                                                        ; vga:u_vga|v_cnt[10]                                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|v_cnt[9]                                                         ; vga:u_vga|v_cnt[9]                                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; vga:u_vga|ask_read                                                         ; vga:u_vga|ask_read                                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[43]                                                   ; vga:u_vga|submarines[43]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[41]                                                   ; vga:u_vga|submarines[41]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[33]                                                   ; vga:u_vga|submarines[33]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[35]                                                   ; vga:u_vga|submarines[35]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[40]                                                   ; vga:u_vga|submarines[40]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[42]                                                   ; vga:u_vga|submarines[42]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[34]                                                   ; vga:u_vga|submarines[34]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[32]                                                   ; vga:u_vga|submarines[32]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|update_rockets                                                   ; vga:u_vga|update_rockets                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                                                                           ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[17]                                                   ; vga:u_vga|submarines[17]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[15]                                                   ; vga:u_vga|submarines[15]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[13]                                                   ; vga:u_vga|submarines[13]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[7]                                                    ; vga:u_vga|submarines[7]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[5]                                                    ; vga:u_vga|submarines[5]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[14]                                                   ; vga:u_vga|submarines[14]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[12]                                                   ; vga:u_vga|submarines[12]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[6]                                                    ; vga:u_vga|submarines[6]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[4]                                                    ; vga:u_vga|submarines[4]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[24]                                                   ; vga:u_vga|submarines[24]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[16]                                                   ; vga:u_vga|submarines[16]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[28]                                                   ; vga:u_vga|submarines[28]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[20]                                                   ; vga:u_vga|submarines[20]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[30]                                                   ; vga:u_vga|submarines[30]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[18]                                                   ; vga:u_vga|submarines[18]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[26]                                                   ; vga:u_vga|submarines[26]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[22]                                                   ; vga:u_vga|submarines[22]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[31]                                                   ; vga:u_vga|submarines[31]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[23]                                                   ; vga:u_vga|submarines[23]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[19]                                                   ; vga:u_vga|submarines[19]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[27]                                                   ; vga:u_vga|submarines[27]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[29]                                                   ; vga:u_vga|submarines[29]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[25]                                                   ; vga:u_vga|submarines[25]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[21]                                                   ; vga:u_vga|submarines[21]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row_sub[11]                                                ; vga:u_vga|first_row_sub[11]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row_sub[11]                                               ; vga:u_vga|second_row_sub[11]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row_sub[9]                                                 ; vga:u_vga|first_row_sub[9]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row_sub[8]                                                 ; vga:u_vga|first_row_sub[8]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row_sub[7]                                                 ; vga:u_vga|first_row_sub[7]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row_sub[6]                                                 ; vga:u_vga|first_row_sub[6]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row_sub[5]                                                 ; vga:u_vga|first_row_sub[5]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row_sub[4]                                                 ; vga:u_vga|first_row_sub[4]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row_sub[3]                                                 ; vga:u_vga|first_row_sub[3]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row_sub[2]                                                 ; vga:u_vga|first_row_sub[2]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row_sub[1]                                                 ; vga:u_vga|first_row_sub[1]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row_sub[0]                                                 ; vga:u_vga|first_row_sub[0]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row_sub[9]                                                ; vga:u_vga|second_row_sub[9]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row_sub[8]                                                ; vga:u_vga|second_row_sub[8]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row_sub[7]                                                ; vga:u_vga|second_row_sub[7]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row_sub[6]                                                ; vga:u_vga|second_row_sub[6]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row_sub[5]                                                ; vga:u_vga|second_row_sub[5]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row_sub[4]                                                ; vga:u_vga|second_row_sub[4]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row_sub[3]                                                ; vga:u_vga|second_row_sub[3]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row_sub[2]                                                ; vga:u_vga|second_row_sub[2]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row_sub[1]                                                ; vga:u_vga|second_row_sub[1]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row_sub[0]                                                ; vga:u_vga|second_row_sub[0]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|tmp_random[0]                                                    ; vga:u_vga|tmp_random[0]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|nb_submarines[0]                                                 ; vga:u_vga|nb_submarines[0]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|nb_submarines[1]                                                 ; vga:u_vga|nb_submarines[1]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|nb_submarines[2]                                                 ; vga:u_vga|nb_submarines[2]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|nb_submarines[3]                                                 ; vga:u_vga|nb_submarines[3]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|current_submarine_line[0]                                        ; vga:u_vga|current_submarine_line[0]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[38]                                                   ; vga:u_vga|submarines[38]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[45]                                                   ; vga:u_vga|submarines[45]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[47]                                                   ; vga:u_vga|submarines[47]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[37]                                                   ; vga:u_vga|submarines[37]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[39]                                                   ; vga:u_vga|submarines[39]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[44]                                                   ; vga:u_vga|submarines[44]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[46]                                                   ; vga:u_vga|submarines[46]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[36]                                                   ; vga:u_vga|submarines[36]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|direction                                    ; spi_ee_config:u_spi_ee_config|direction                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; reset_delay:u_reset_delay|cont[20]                                         ; reset_delay:u_reset_delay|cont[20]                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; vga:u_vga|h_cnt[10]                                                        ; vga:u_vga|h_cnt[10]                                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; reset_delay:u_reset_delay|cont[0]                                          ; reset_delay:u_reset_delay|cont[0]                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.580      ;
; 0.374 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.592      ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK50'                                                                                                                                                        ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.238 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 2.439      ;
; 15.238 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 2.439      ;
; 15.238 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 2.439      ;
; 15.238 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 2.439      ;
; 15.238 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 2.439      ;
; 15.238 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 2.439      ;
; 15.238 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 2.439      ;
; 15.238 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 2.439      ;
; 15.238 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 2.439      ;
; 15.238 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 2.439      ;
; 15.238 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 2.439      ;
; 15.238 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 2.439      ;
; 15.238 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 2.439      ;
; 15.238 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 2.439      ;
; 15.238 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.338     ; 2.439      ;
; 15.265 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.344     ; 2.406      ;
; 15.265 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.344     ; 2.406      ;
; 15.265 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.344     ; 2.406      ;
; 15.265 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.344     ; 2.406      ;
; 15.475 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.342     ; 2.198      ;
; 15.475 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.342     ; 2.198      ;
; 15.475 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.342     ; 2.198      ;
; 15.475 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.342     ; 2.198      ;
; 15.475 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.342     ; 2.198      ;
; 15.475 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.342     ; 2.198      ;
; 15.475 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.342     ; 2.198      ;
; 15.475 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.342     ; 2.198      ;
; 15.475 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.342     ; 2.198      ;
; 15.475 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.342     ; 2.198      ;
; 15.575 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.341     ; 2.099      ;
; 15.575 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.341     ; 2.099      ;
; 15.575 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.341     ; 2.099      ;
; 15.575 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.341     ; 2.099      ;
; 15.575 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.341     ; 2.099      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK50'                                                                                                                                                        ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.621 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.855     ; 1.923      ;
; 3.621 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.855     ; 1.923      ;
; 3.621 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.855     ; 1.923      ;
; 3.621 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.855     ; 1.923      ;
; 3.621 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.855     ; 1.923      ;
; 3.707 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.855     ; 2.009      ;
; 3.707 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.855     ; 2.009      ;
; 3.707 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.855     ; 2.009      ;
; 3.707 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.855     ; 2.009      ;
; 3.707 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.855     ; 2.009      ;
; 3.707 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.855     ; 2.009      ;
; 3.707 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.855     ; 2.009      ;
; 3.707 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.855     ; 2.009      ;
; 3.707 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.855     ; 2.009      ;
; 3.707 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.855     ; 2.009      ;
; 3.918 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.858     ; 2.217      ;
; 3.918 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.858     ; 2.217      ;
; 3.918 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.858     ; 2.217      ;
; 3.918 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.858     ; 2.217      ;
; 3.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 2.256      ;
; 3.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 2.256      ;
; 3.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 2.256      ;
; 3.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 2.256      ;
; 3.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 2.256      ;
; 3.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 2.256      ;
; 3.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 2.256      ;
; 3.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 2.256      ;
; 3.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 2.256      ;
; 3.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 2.256      ;
; 3.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 2.256      ;
; 3.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 2.256      ;
; 3.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 2.256      ;
; 3.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 2.256      ;
; 3.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.851     ; 2.256      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK50'                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_address_reg0    ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_re_reg          ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_we_reg          ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~portb_address_reg0    ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~portb_re_reg          ;
; 9.486 ; 9.716        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~portb_we_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_address_reg0      ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_re_reg            ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_we_reg            ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~portb_address_reg0    ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~portb_re_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~portb_we_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~portb_address_reg0    ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~portb_re_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~portb_we_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~portb_address_reg0    ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~portb_re_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~portb_we_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~portb_address_reg0     ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~portb_re_reg           ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~portb_we_reg           ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~portb_address_reg0     ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~portb_re_reg           ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~portb_we_reg           ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~portb_address_reg0     ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~portb_re_reg           ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~portb_we_reg           ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_datain_reg0     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~porta_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~porta_datain_reg0     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~portb_address_reg0     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~portb_re_reg           ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~portb_we_reg           ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~portb_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~portb_re_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~portb_we_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~portb_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~portb_re_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~portb_we_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~portb_address_reg0     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~portb_re_reg           ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~portb_we_reg           ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_address_reg0     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_re_reg           ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_we_reg           ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~portb_address_reg0      ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~portb_re_reg            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~portb_we_reg            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~porta_address_reg0      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~porta_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~porta_datain_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~porta_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~porta_datain_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~porta_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~porta_datain_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~porta_address_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~porta_datain_reg0      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~porta_address_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~porta_datain_reg0      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~porta_address_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~porta_datain_reg0      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_datain_reg0       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~porta_address_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~porta_datain_reg0      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_address_reg0    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_datain_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~porta_address_reg0    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~porta_datain_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~porta_address_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~porta_datain_reg0      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_address_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_datain_reg0      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~porta_address_reg0      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~porta_datain_reg0       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~portb_datain_reg0      ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~portb_datain_reg0       ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[128]                             ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[129]                             ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[132]                             ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[133]                             ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[135]                             ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[136]                             ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[137]                             ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[140]                             ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; 7.528 ; 8.031 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; 3.975 ; 4.488 ; Rise       ; CLOCK50         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; -5.944 ; -6.497 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; -3.281 ; -3.772 ; Rise       ; CLOCK50         ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 4.498 ; 4.539 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 4.861 ; 4.734 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 7.380 ; 7.385 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 4.764 ; 4.677 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.767 ; 4.680 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 4.092 ; 4.287 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 3.955 ; 3.997 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.582 ; 3.777 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 4.788 ; 4.743 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.681 ; 4.594 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 4.683 ; 4.596 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 4.681 ; 4.594 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.685 ; 4.598 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 4.682 ; 4.595 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.582 ; 3.777 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 5.231 ; 5.109 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 4.482 ; 4.360 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 5.074     ; 5.196     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 4.367     ; 4.489     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 70.14 MHz ; 70.14 MHz       ; CLOCK50    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; CLOCK50 ; 5.742 ; 0.000            ;
+---------+-------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; CLOCK50 ; 0.308 ; 0.000           ;
+---------+-------+-----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; CLOCK50 ; 15.769 ; 0.000              ;
+---------+--------+--------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+---------+-------+--------------------+
; Clock   ; Slack ; End Point TNS      ;
+---------+-------+--------------------+
; CLOCK50 ; 3.247 ; 0.000              ;
+---------+-------+--------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+-------+--------------------------------+
; Clock   ; Slack ; End Point TNS                  ;
+---------+-------+--------------------------------+
; CLOCK50 ; 9.488 ; 0.000                          ;
+---------+-------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK50'                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 5.742  ; vga:u_vga|out_red                                                                                   ; out_red                ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.916     ; 2.342      ;
; 5.744  ; vga:u_vga|out_green                                                                                 ; out_green              ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.914     ; 2.342      ;
; 5.746  ; vga:u_vga|out_v_sync                                                                                ; out_v_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.912     ; 2.342      ;
; 5.746  ; vga:u_vga|out_h_sync                                                                                ; out_h_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.912     ; 2.342      ;
; 5.746  ; vga:u_vga|out_blue                                                                                  ; out_blue               ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.912     ; 2.342      ;
; 8.794  ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.064     ; 11.157     ;
; 8.794  ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.064     ; 11.157     ;
; 9.093  ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.064     ; 10.858     ;
; 9.199  ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.758     ;
; 9.199  ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.758     ;
; 9.334  ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.622     ;
; 9.334  ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.622     ;
; 9.345  ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.612     ;
; 9.345  ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.612     ;
; 9.382  ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.575     ;
; 9.382  ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.575     ;
; 9.416  ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.540     ;
; 9.416  ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.540     ;
; 9.475  ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.064     ; 10.476     ;
; 9.475  ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.064     ; 10.476     ;
; 9.475  ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.481     ;
; 9.475  ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.481     ;
; 9.483  ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.473     ;
; 9.483  ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.473     ;
; 9.498  ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.459     ;
; 9.527  ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.429     ;
; 9.527  ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.429     ;
; 9.532  ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.424     ;
; 9.532  ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.424     ;
; 9.537  ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.419     ;
; 9.537  ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.419     ;
; 9.547  ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.410     ;
; 9.547  ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.410     ;
; 9.548  ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[96]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.309     ; 10.158     ;
; 9.555  ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.402     ;
; 9.555  ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.402     ;
; 9.578  ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.379     ;
; 9.578  ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.379     ;
; 9.584  ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.372     ;
; 9.584  ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.372     ;
; 9.590  ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.367     ;
; 9.590  ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.367     ;
; 9.633  ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.323     ;
; 9.643  ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[40]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.313     ; 10.059     ;
; 9.644  ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.313     ;
; 9.659  ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[32]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.313     ; 10.043     ;
; 9.675  ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.281     ;
; 9.675  ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.281     ;
; 9.681  ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.276     ;
; 9.705  ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.252     ;
; 9.715  ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.241     ;
; 9.726  ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.230     ;
; 9.726  ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.230     ;
; 9.762  ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.195     ;
; 9.762  ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.195     ;
; 9.774  ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.064     ; 10.177     ;
; 9.774  ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.182     ;
; 9.782  ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.174     ;
; 9.826  ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.130     ;
; 9.831  ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.125     ;
; 9.836  ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.120     ;
; 9.838  ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.119     ;
; 9.838  ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.119     ;
; 9.846  ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.111     ;
; 9.854  ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.102     ;
; 9.854  ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.102     ;
; 9.854  ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.103     ;
; 9.877  ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.080     ;
; 9.883  ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 10.073     ;
; 9.889  ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 10.068     ;
; 9.893  ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[42]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.313     ; 9.809      ;
; 9.900  ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[116] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.309     ; 9.806      ;
; 9.933  ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[34]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.313     ; 9.769      ;
; 9.974  ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 9.982      ;
; 9.980  ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 9.977      ;
; 10.025 ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 9.931      ;
; 10.067 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[41]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.313     ; 9.635      ;
; 10.153 ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 9.803      ;
; 10.241 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[35]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.313     ; 9.461      ;
; 10.260 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[43]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.313     ; 9.442      ;
; 10.433 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[112] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.319     ; 9.263      ;
; 10.437 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[98]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.319     ; 9.259      ;
; 10.443 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[100] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.319     ; 9.253      ;
; 10.472 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[33]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.313     ; 9.230      ;
; 10.560 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[10]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.313     ; 9.142      ;
; 10.669 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[102] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.319     ; 9.027      ;
; 10.722 ; vga:u_vga|current_submarine_line[5]                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 9.235      ;
; 10.722 ; vga:u_vga|current_submarine_line[5]                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 9.235      ;
; 10.726 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[2]   ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.306     ; 8.983      ;
; 10.749 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[8]   ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.306     ; 8.960      ;
; 10.756 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[18]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.319     ; 8.940      ;
; 10.765 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[118] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.319     ; 8.931      ;
; 10.767 ; vga:u_vga|current_submarine_line[4]                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 9.190      ;
; 10.767 ; vga:u_vga|current_submarine_line[4]                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 9.190      ;
; 10.776 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[26]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.319     ; 8.920      ;
; 10.830 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[208] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.327     ; 8.858      ;
; 10.851 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[114] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.319     ; 8.845      ;
; 10.854 ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 9.103      ;
; 10.854 ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.058     ; 9.103      ;
; 10.856 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[226] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.327     ; 8.832      ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK50'                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.308 ; vga:u_vga|address_a_sub[0]                                                 ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.338      ; 0.815      ;
; 0.311 ; vga:u_vga|submarines[43]                                                   ; vga:u_vga|submarines[43]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|submarines[41]                                                   ; vga:u_vga|submarines[41]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|submarines[33]                                                   ; vga:u_vga|submarines[33]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|submarines[35]                                                   ; vga:u_vga|submarines[35]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|submarines[40]                                                   ; vga:u_vga|submarines[40]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|submarines[42]                                                   ; vga:u_vga|submarines[42]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|submarines[34]                                                   ; vga:u_vga|submarines[34]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|submarines[32]                                                   ; vga:u_vga|submarines[32]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                                                                           ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|tmp_random[0]                                                    ; vga:u_vga|tmp_random[0]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|nb_submarines[0]                                                 ; vga:u_vga|nb_submarines[0]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|nb_submarines[1]                                                 ; vga:u_vga|nb_submarines[1]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|nb_submarines[2]                                                 ; vga:u_vga|nb_submarines[2]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; vga:u_vga|nb_submarines[3]                                                 ; vga:u_vga|nb_submarines[3]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[38]                                                   ; vga:u_vga|submarines[38]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[45]                                                   ; vga:u_vga|submarines[45]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[47]                                                   ; vga:u_vga|submarines[47]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[37]                                                   ; vga:u_vga|submarines[37]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[39]                                                   ; vga:u_vga|submarines[39]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[44]                                                   ; vga:u_vga|submarines[44]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[46]                                                   ; vga:u_vga|submarines[46]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[36]                                                   ; vga:u_vga|submarines[36]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|ask_read                                                         ; vga:u_vga|ask_read                                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|update_rockets                                                   ; vga:u_vga|update_rockets                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|direction                                    ; spi_ee_config:u_spi_ee_config|direction                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[17]                                                   ; vga:u_vga|submarines[17]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[15]                                                   ; vga:u_vga|submarines[15]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[13]                                                   ; vga:u_vga|submarines[13]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[7]                                                    ; vga:u_vga|submarines[7]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[5]                                                    ; vga:u_vga|submarines[5]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[14]                                                   ; vga:u_vga|submarines[14]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[12]                                                   ; vga:u_vga|submarines[12]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[6]                                                    ; vga:u_vga|submarines[6]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[4]                                                    ; vga:u_vga|submarines[4]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[24]                                                   ; vga:u_vga|submarines[24]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[16]                                                   ; vga:u_vga|submarines[16]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[28]                                                   ; vga:u_vga|submarines[28]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[20]                                                   ; vga:u_vga|submarines[20]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[30]                                                   ; vga:u_vga|submarines[30]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[18]                                                   ; vga:u_vga|submarines[18]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[26]                                                   ; vga:u_vga|submarines[26]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[22]                                                   ; vga:u_vga|submarines[22]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[31]                                                   ; vga:u_vga|submarines[31]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[23]                                                   ; vga:u_vga|submarines[23]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[19]                                                   ; vga:u_vga|submarines[19]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[27]                                                   ; vga:u_vga|submarines[27]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[29]                                                   ; vga:u_vga|submarines[29]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[25]                                                   ; vga:u_vga|submarines[25]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[21]                                                   ; vga:u_vga|submarines[21]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[11]                                                ; vga:u_vga|first_row_sub[11]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[11]                                               ; vga:u_vga|second_row_sub[11]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[9]                                                 ; vga:u_vga|first_row_sub[9]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[8]                                                 ; vga:u_vga|first_row_sub[8]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[7]                                                 ; vga:u_vga|first_row_sub[7]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[6]                                                 ; vga:u_vga|first_row_sub[6]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[5]                                                 ; vga:u_vga|first_row_sub[5]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[4]                                                 ; vga:u_vga|first_row_sub[4]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[3]                                                 ; vga:u_vga|first_row_sub[3]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[2]                                                 ; vga:u_vga|first_row_sub[2]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[1]                                                 ; vga:u_vga|first_row_sub[1]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[0]                                                 ; vga:u_vga|first_row_sub[0]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[9]                                                ; vga:u_vga|second_row_sub[9]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[8]                                                ; vga:u_vga|second_row_sub[8]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[7]                                                ; vga:u_vga|second_row_sub[7]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[6]                                                ; vga:u_vga|second_row_sub[6]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[5]                                                ; vga:u_vga|second_row_sub[5]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[4]                                                ; vga:u_vga|second_row_sub[4]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[3]                                                ; vga:u_vga|second_row_sub[3]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[2]                                                ; vga:u_vga|second_row_sub[2]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[1]                                                ; vga:u_vga|second_row_sub[1]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[0]                                                ; vga:u_vga|second_row_sub[0]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[3]                                                    ; vga:u_vga|submarines[3]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[1]                                                    ; vga:u_vga|submarines[1]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[11]                                                   ; vga:u_vga|submarines[11]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[9]                                                    ; vga:u_vga|submarines[9]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[0]                                                    ; vga:u_vga|submarines[0]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[2]                                                    ; vga:u_vga|submarines[2]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[10]                                                   ; vga:u_vga|submarines[10]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[8]                                                    ; vga:u_vga|submarines[8]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|current_submarine_line[0]                                        ; vga:u_vga|current_submarine_line[0]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|v_cnt[10]                                                        ; vga:u_vga|v_cnt[10]                                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|v_cnt[9]                                                         ; vga:u_vga|v_cnt[9]                                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; reset_delay:u_reset_delay|cont[20]                                         ; reset_delay:u_reset_delay|cont[20]                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; vga:u_vga|h_cnt[10]                                                        ; vga:u_vga|h_cnt[10]                                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.519      ;
; 0.321 ; reset_delay:u_reset_delay|cont[0]                                          ; reset_delay:u_reset_delay|cont[0]                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.519      ;
; 0.325 ; vga:u_vga|address_b_sub[1]                                                 ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.341      ; 0.835      ;
; 0.336 ; vga:u_vga|nb_submarines[0]                                                 ; vga:u_vga|nb_submarines[1]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.536      ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK50'                                                                                                                                                         ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.769 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.043     ; 2.203      ;
; 15.769 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.043     ; 2.203      ;
; 15.769 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.043     ; 2.203      ;
; 15.769 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.043     ; 2.203      ;
; 15.769 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.043     ; 2.203      ;
; 15.769 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.043     ; 2.203      ;
; 15.769 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.043     ; 2.203      ;
; 15.769 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.043     ; 2.203      ;
; 15.769 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.043     ; 2.203      ;
; 15.769 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.043     ; 2.203      ;
; 15.769 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.043     ; 2.203      ;
; 15.769 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.043     ; 2.203      ;
; 15.769 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.043     ; 2.203      ;
; 15.769 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.043     ; 2.203      ;
; 15.769 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.043     ; 2.203      ;
; 15.792 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.050     ; 2.173      ;
; 15.792 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.050     ; 2.173      ;
; 15.792 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.050     ; 2.173      ;
; 15.792 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.050     ; 2.173      ;
; 15.999 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.048     ; 1.968      ;
; 15.999 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.048     ; 1.968      ;
; 15.999 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.048     ; 1.968      ;
; 15.999 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.048     ; 1.968      ;
; 15.999 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.048     ; 1.968      ;
; 15.999 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.048     ; 1.968      ;
; 15.999 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.048     ; 1.968      ;
; 15.999 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.048     ; 1.968      ;
; 15.999 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.048     ; 1.968      ;
; 15.999 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.048     ; 1.968      ;
; 16.082 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.047     ; 1.886      ;
; 16.082 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.047     ; 1.886      ;
; 16.082 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.047     ; 1.886      ;
; 16.082 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.047     ; 1.886      ;
; 16.082 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.047     ; 1.886      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK50'                                                                                                                                                         ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.247 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.618     ; 1.773      ;
; 3.247 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.618     ; 1.773      ;
; 3.247 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.618     ; 1.773      ;
; 3.247 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.618     ; 1.773      ;
; 3.247 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.618     ; 1.773      ;
; 3.326 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.618     ; 1.852      ;
; 3.326 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.618     ; 1.852      ;
; 3.326 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.618     ; 1.852      ;
; 3.326 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.618     ; 1.852      ;
; 3.326 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.618     ; 1.852      ;
; 3.326 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.618     ; 1.852      ;
; 3.326 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.618     ; 1.852      ;
; 3.326 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.618     ; 1.852      ;
; 3.326 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.618     ; 1.852      ;
; 3.326 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.618     ; 1.852      ;
; 3.490 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.621     ; 2.013      ;
; 3.490 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.621     ; 2.013      ;
; 3.490 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.621     ; 2.013      ;
; 3.490 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.621     ; 2.013      ;
; 3.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.614     ; 2.058      ;
; 3.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.614     ; 2.058      ;
; 3.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.614     ; 2.058      ;
; 3.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.614     ; 2.058      ;
; 3.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.614     ; 2.058      ;
; 3.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.614     ; 2.058      ;
; 3.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.614     ; 2.058      ;
; 3.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.614     ; 2.058      ;
; 3.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.614     ; 2.058      ;
; 3.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.614     ; 2.058      ;
; 3.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.614     ; 2.058      ;
; 3.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.614     ; 2.058      ;
; 3.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.614     ; 2.058      ;
; 3.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.614     ; 2.058      ;
; 3.528 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.614     ; 2.058      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK50'                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_address_reg0      ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_re_reg            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_we_reg            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~portb_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~portb_re_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~portb_we_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~portb_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~portb_re_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~portb_we_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~portb_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~portb_re_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~portb_we_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~portb_address_reg0     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~portb_re_reg           ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~portb_we_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~porta_address_reg0      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_datain_reg0       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_re_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_we_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~porta_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~portb_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~portb_re_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~portb_we_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~portb_address_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~portb_re_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~portb_we_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~portb_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~portb_re_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~portb_we_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~porta_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~portb_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~portb_re_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~portb_we_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~porta_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~portb_address_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~portb_re_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~portb_we_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_address_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_re_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_we_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~portb_address_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~portb_re_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~portb_we_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~porta_address_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~portb_address_reg0      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~portb_re_reg            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~portb_we_reg            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_address_reg0    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~porta_address_reg0    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~porta_address_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~portb_datain_reg0      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_address_reg0    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~porta_address_reg0    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~porta_address_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_address_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~porta_address_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~portb_address_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~portb_re_reg           ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~portb_we_reg           ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~porta_address_reg0      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~portb_datain_reg0       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~porta_datain_reg0     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~porta_datain_reg0     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~porta_datain_reg0     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~porta_address_reg0     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~porta_datain_reg0      ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_datain_reg0     ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~porta_datain_reg0     ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~porta_datain_reg0      ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_datain_reg0     ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~porta_datain_reg0     ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~porta_datain_reg0      ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_datain_reg0      ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~porta_datain_reg0      ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~porta_datain_reg0       ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[0]                               ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[11]                              ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[129]                             ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[12]                              ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[132]                             ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[133]                             ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[134]                             ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[137]                             ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[13]                              ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; 6.629 ; 7.097 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; 3.440 ; 3.868 ; Rise       ; CLOCK50         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; -5.213 ; -5.708 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; -2.825 ; -3.238 ; Rise       ; CLOCK50         ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 4.076 ; 4.203 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 4.428 ; 4.238 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 6.684 ; 6.588 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.254 ; 4.179 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 4.256 ; 4.181 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 4.254 ; 4.179 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.258 ; 4.183 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 4.254 ; 4.179 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.730 ; 3.869 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 3.582 ; 3.707 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.264 ; 3.409 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 4.362 ; 4.256 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.183 ; 4.107 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 4.185 ; 4.109 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 4.183 ; 4.107 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.187 ; 4.111 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 4.183 ; 4.107 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.264 ; 3.409 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 4.731 ; 4.589 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 4.085 ; 3.943 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 4.526     ; 4.668     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 3.898     ; 4.040     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; CLOCK50 ; 7.160 ; 0.000            ;
+---------+-------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; CLOCK50 ; 0.156 ; 0.000           ;
+---------+-------+-----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; CLOCK50 ; 17.171 ; 0.000              ;
+---------+--------+--------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+---------+-------+--------------------+
; Clock   ; Slack ; End Point TNS      ;
+---------+-------+--------------------+
; CLOCK50 ; 2.066 ; 0.000              ;
+---------+-------+--------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+-------+--------------------------------+
; Clock   ; Slack ; End Point TNS                  ;
+---------+-------+--------------------------------+
; CLOCK50 ; 9.208 ; 0.000                          ;
+---------+-------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK50'                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+
; 7.160  ; vga:u_vga|out_red                                                                                   ; out_red                ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.136     ; 1.704      ;
; 7.162  ; vga:u_vga|out_green                                                                                 ; out_green              ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.134     ; 1.704      ;
; 7.164  ; vga:u_vga|out_v_sync                                                                                ; out_v_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.132     ; 1.704      ;
; 7.164  ; vga:u_vga|out_h_sync                                                                                ; out_h_sync             ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.132     ; 1.704      ;
; 7.164  ; vga:u_vga|out_blue                                                                                  ; out_blue               ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.132     ; 1.704      ;
; 13.025 ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 6.937      ;
; 13.025 ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 6.937      ;
; 13.163 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[96]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.203     ; 6.641      ;
; 13.165 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[32]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.206     ; 6.636      ;
; 13.171 ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 6.791      ;
; 13.176 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[40]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.206     ; 6.625      ;
; 13.260 ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.706      ;
; 13.281 ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.685      ;
; 13.281 ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.685      ;
; 13.333 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[42]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.206     ; 6.468      ;
; 13.341 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[34]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.206     ; 6.460      ;
; 13.354 ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.612      ;
; 13.354 ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.612      ;
; 13.361 ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.605      ;
; 13.361 ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.605      ;
; 13.363 ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.603      ;
; 13.363 ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.603      ;
; 13.365 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[116] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.203     ; 6.439      ;
; 13.383 ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 6.579      ;
; 13.383 ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 6.579      ;
; 13.402 ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.564      ;
; 13.402 ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.564      ;
; 13.412 ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.554      ;
; 13.412 ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.554      ;
; 13.413 ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.553      ;
; 13.427 ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.539      ;
; 13.433 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[41]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.206     ; 6.368      ;
; 13.437 ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.529      ;
; 13.437 ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.529      ;
; 13.448 ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.518      ;
; 13.448 ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.518      ;
; 13.449 ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.517      ;
; 13.449 ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.517      ;
; 13.449 ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.517      ;
; 13.449 ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.517      ;
; 13.472 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.494      ;
; 13.472 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.494      ;
; 13.473 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.493      ;
; 13.473 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.493      ;
; 13.485 ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.481      ;
; 13.485 ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.481      ;
; 13.500 ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.466      ;
; 13.500 ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.466      ;
; 13.500 ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.466      ;
; 13.501 ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.465      ;
; 13.501 ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.465      ;
; 13.507 ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.459      ;
; 13.509 ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.457      ;
; 13.529 ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.045     ; 6.433      ;
; 13.535 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[35]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.206     ; 6.266      ;
; 13.542 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.424      ;
; 13.548 ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.418      ;
; 13.556 ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.410      ;
; 13.556 ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.410      ;
; 13.558 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[43]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.206     ; 6.243      ;
; 13.558 ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.408      ;
; 13.573 ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.393      ;
; 13.573 ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.393      ;
; 13.583 ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.383      ;
; 13.594 ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.372      ;
; 13.595 ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.371      ;
; 13.595 ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.371      ;
; 13.608 ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.358      ;
; 13.608 ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.358      ;
; 13.619 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.347      ;
; 13.631 ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.335      ;
; 13.646 ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.320      ;
; 13.647 ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.319      ;
; 13.651 ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.315      ;
; 13.651 ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.315      ;
; 13.679 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[33]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.206     ; 6.122      ;
; 13.685 ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|green_signal ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.281      ;
; 13.685 ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|blue_signal  ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.281      ;
; 13.702 ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.264      ;
; 13.719 ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.247      ;
; 13.748 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[112] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.211     ; 6.048      ;
; 13.764 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[98]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.211     ; 6.032      ;
; 13.771 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[100] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.211     ; 6.025      ;
; 13.817 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[10]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.206     ; 5.984      ;
; 13.831 ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.135      ;
; 13.911 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[8]   ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.201     ; 5.895      ;
; 13.917 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[102] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.211     ; 5.879      ;
; 13.947 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[118] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.211     ; 5.849      ;
; 13.960 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[26]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.211     ; 5.836      ;
; 13.961 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[208] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.218     ; 5.828      ;
; 13.970 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[2]   ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.201     ; 5.836      ;
; 13.991 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[18]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.211     ; 5.805      ;
; 14.000 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[226] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.218     ; 5.789      ;
; 14.021 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[114] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.211     ; 5.775      ;
; 14.061 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[0]   ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.201     ; 5.745      ;
; 14.136 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[14]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.201     ; 5.670      ;
; 14.141 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[12]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.201     ; 5.665      ;
; 14.159 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[4]   ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.201     ; 5.647      ;
; 14.200 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[224] ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.218     ; 5.589      ;
; 14.201 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[44]  ; vga:u_vga|red_signal   ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.206     ; 5.600      ;
+--------+-----------------------------------------------------------------------------------------------------+------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK50'                                                                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.156 ; vga:u_vga|address_a_sub[0]                                                 ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.220      ; 0.480      ;
; 0.162 ; vga:u_vga|address_b_sub[1]                                                 ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.226      ; 0.492      ;
; 0.186 ; vga:u_vga|submarines[38]                                                   ; vga:u_vga|submarines[38]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[45]                                                   ; vga:u_vga|submarines[45]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[47]                                                   ; vga:u_vga|submarines[47]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[37]                                                   ; vga:u_vga|submarines[37]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[39]                                                   ; vga:u_vga|submarines[39]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[44]                                                   ; vga:u_vga|submarines[44]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[46]                                                   ; vga:u_vga|submarines[46]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[36]                                                   ; vga:u_vga|submarines[36]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[43]                                                   ; vga:u_vga|submarines[43]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[41]                                                   ; vga:u_vga|submarines[41]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[33]                                                   ; vga:u_vga|submarines[33]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[35]                                                   ; vga:u_vga|submarines[35]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[40]                                                   ; vga:u_vga|submarines[40]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[42]                                                   ; vga:u_vga|submarines[42]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[34]                                                   ; vga:u_vga|submarines[34]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[32]                                                   ; vga:u_vga|submarines[32]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|update_rockets                                                   ; vga:u_vga|update_rockets                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[17]                                                   ; vga:u_vga|submarines[17]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[24]                                                   ; vga:u_vga|submarines[24]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[16]                                                   ; vga:u_vga|submarines[16]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[28]                                                   ; vga:u_vga|submarines[28]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[20]                                                   ; vga:u_vga|submarines[20]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[30]                                                   ; vga:u_vga|submarines[30]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[18]                                                   ; vga:u_vga|submarines[18]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[26]                                                   ; vga:u_vga|submarines[26]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[22]                                                   ; vga:u_vga|submarines[22]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[31]                                                   ; vga:u_vga|submarines[31]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[23]                                                   ; vga:u_vga|submarines[23]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[19]                                                   ; vga:u_vga|submarines[19]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[27]                                                   ; vga:u_vga|submarines[27]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[29]                                                   ; vga:u_vga|submarines[29]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[25]                                                   ; vga:u_vga|submarines[25]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[21]                                                   ; vga:u_vga|submarines[21]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[9]                                                ; vga:u_vga|second_row_sub[9]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[3]                                                ; vga:u_vga|second_row_sub[3]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[2]                                                ; vga:u_vga|second_row_sub[2]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[1]                                                ; vga:u_vga|second_row_sub[1]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|tmp_random[0]                                                    ; vga:u_vga|tmp_random[0]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|nb_submarines[0]                                                 ; vga:u_vga|nb_submarines[0]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|nb_submarines[1]                                                 ; vga:u_vga|nb_submarines[1]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|nb_submarines[2]                                                 ; vga:u_vga|nb_submarines[2]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|nb_submarines[3]                                                 ; vga:u_vga|nb_submarines[3]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; vga:u_vga|ask_read                                                         ; vga:u_vga|ask_read                                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[15]                                                   ; vga:u_vga|submarines[15]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[13]                                                   ; vga:u_vga|submarines[13]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[7]                                                    ; vga:u_vga|submarines[7]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[5]                                                    ; vga:u_vga|submarines[5]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[14]                                                   ; vga:u_vga|submarines[14]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[12]                                                   ; vga:u_vga|submarines[12]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[6]                                                    ; vga:u_vga|submarines[6]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[4]                                                    ; vga:u_vga|submarines[4]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row_sub[11]                                                ; vga:u_vga|first_row_sub[11]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row_sub[11]                                               ; vga:u_vga|second_row_sub[11]                                                                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row_sub[9]                                                 ; vga:u_vga|first_row_sub[9]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row_sub[8]                                                 ; vga:u_vga|first_row_sub[8]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row_sub[7]                                                 ; vga:u_vga|first_row_sub[7]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row_sub[6]                                                 ; vga:u_vga|first_row_sub[6]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row_sub[5]                                                 ; vga:u_vga|first_row_sub[5]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row_sub[4]                                                 ; vga:u_vga|first_row_sub[4]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row_sub[3]                                                 ; vga:u_vga|first_row_sub[3]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row_sub[2]                                                 ; vga:u_vga|first_row_sub[2]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row_sub[1]                                                 ; vga:u_vga|first_row_sub[1]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row_sub[0]                                                 ; vga:u_vga|first_row_sub[0]                                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row_sub[8]                                                ; vga:u_vga|second_row_sub[8]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row_sub[7]                                                ; vga:u_vga|second_row_sub[7]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row_sub[6]                                                ; vga:u_vga|second_row_sub[6]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row_sub[5]                                                ; vga:u_vga|second_row_sub[5]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row_sub[4]                                                ; vga:u_vga|second_row_sub[4]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row_sub[0]                                                ; vga:u_vga|second_row_sub[0]                                                                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[3]                                                    ; vga:u_vga|submarines[3]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[1]                                                    ; vga:u_vga|submarines[1]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[11]                                                   ; vga:u_vga|submarines[11]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[9]                                                    ; vga:u_vga|submarines[9]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[0]                                                    ; vga:u_vga|submarines[0]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[2]                                                    ; vga:u_vga|submarines[2]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[10]                                                   ; vga:u_vga|submarines[10]                                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[8]                                                    ; vga:u_vga|submarines[8]                                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|current_submarine_line[0]                                        ; vga:u_vga|current_submarine_line[0]                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|v_cnt[10]                                                        ; vga:u_vga|v_cnt[10]                                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|v_cnt[9]                                                         ; vga:u_vga|v_cnt[9]                                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; reset_delay:u_reset_delay|cont[20]                                         ; reset_delay:u_reset_delay|cont[20]                                                                                             ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|direction                                    ; spi_ee_config:u_spi_ee_config|direction                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                                                                           ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                                                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back                                                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; vga:u_vga|h_cnt[10]                                                        ; vga:u_vga|h_cnt[10]                                                                                                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; reset_delay:u_reset_delay|cont[0]                                          ; reset_delay:u_reset_delay|cont[0]                                                                                              ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0]                                                     ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                                                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.314      ;
+-------+----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK50'                                                                                                                                                         ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.171 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 1.451      ;
; 17.171 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 1.451      ;
; 17.171 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 1.451      ;
; 17.171 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 1.451      ;
; 17.171 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 1.451      ;
; 17.171 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 1.451      ;
; 17.171 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 1.451      ;
; 17.171 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 1.451      ;
; 17.171 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 1.451      ;
; 17.171 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 1.451      ;
; 17.171 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 1.451      ;
; 17.171 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 1.451      ;
; 17.171 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 1.451      ;
; 17.171 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 1.451      ;
; 17.171 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.385     ; 1.451      ;
; 17.181 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.393     ; 1.433      ;
; 17.181 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.393     ; 1.433      ;
; 17.181 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.393     ; 1.433      ;
; 17.181 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.393     ; 1.433      ;
; 17.321 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.296      ;
; 17.321 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.296      ;
; 17.321 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.296      ;
; 17.321 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.296      ;
; 17.321 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.296      ;
; 17.321 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.296      ;
; 17.321 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.296      ;
; 17.321 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.296      ;
; 17.321 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.296      ;
; 17.321 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.296      ;
; 17.391 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.226      ;
; 17.391 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.226      ;
; 17.391 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.226      ;
; 17.391 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.226      ;
; 17.391 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.390     ; 1.226      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK50'                                                                                                                                                         ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.066 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.097     ; 1.053      ;
; 2.066 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.097     ; 1.053      ;
; 2.066 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.097     ; 1.053      ;
; 2.066 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.097     ; 1.053      ;
; 2.066 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.097     ; 1.053      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.097     ; 1.099      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.097     ; 1.099      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.097     ; 1.099      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.097     ; 1.099      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.097     ; 1.099      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.097     ; 1.099      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.097     ; 1.099      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.097     ; 1.099      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.097     ; 1.099      ;
; 2.112 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.097     ; 1.099      ;
; 2.237 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.100     ; 1.221      ;
; 2.237 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.100     ; 1.221      ;
; 2.237 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.100     ; 1.221      ;
; 2.237 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.100     ; 1.221      ;
; 2.241 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.092     ; 1.233      ;
; 2.241 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.092     ; 1.233      ;
; 2.241 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.092     ; 1.233      ;
; 2.241 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.092     ; 1.233      ;
; 2.241 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.092     ; 1.233      ;
; 2.241 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.092     ; 1.233      ;
; 2.241 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.092     ; 1.233      ;
; 2.241 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.092     ; 1.233      ;
; 2.241 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.092     ; 1.233      ;
; 2.241 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.092     ; 1.233      ;
; 2.241 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.092     ; 1.233      ;
; 2.241 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.092     ; 1.233      ;
; 2.241 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.092     ; 1.233      ;
; 2.241 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.092     ; 1.233      ;
; 2.241 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.092     ; 1.233      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK50'                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_address_reg0    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[128]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[135]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[136]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[143]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[144]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[145]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[152]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[153]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[158]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[160]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[167]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[168]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[175]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[176]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[177]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[182]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[184]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[185]                             ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~porta_address_reg0      ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_address_reg0    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_re_reg          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_we_reg          ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~porta_address_reg0    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~porta_address_reg0     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_address_reg0    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~porta_address_reg0    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~porta_address_reg0    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~porta_address_reg0    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~porta_address_reg0     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_address_reg0     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~porta_address_reg0     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~porta_address_reg0     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~porta_address_reg0      ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[0]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[10]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[11]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[16]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[17]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[18]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[19]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[1]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[20]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[21]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[22]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[23]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[24]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[25]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[26]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[27]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[2]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[3]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[4]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[5]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[6]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[7]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[8]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[9]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[0]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[11]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[16]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[17]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[18]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[19]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[1]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[20]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[21]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[22]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[23]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[24]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[25]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[27]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[2]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[3]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[4]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[5]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[6]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[7]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[8]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[9]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[0]                               ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[100]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[101]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[102]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[103]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[109]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[10]                              ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[112]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[113]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[114]                             ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; 4.345 ; 5.069 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; 2.304 ; 3.083 ; Rise       ; CLOCK50         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; -3.447 ; -4.146 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; -1.898 ; -2.662 ; Rise       ; CLOCK50         ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 2.683 ; 2.613 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 2.800 ; 2.989 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 4.230 ; 4.308 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 2.836 ; 2.781 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 2.838 ; 2.783 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 2.836 ; 2.781 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 2.840 ; 2.785 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 2.836 ; 2.781 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 2.357 ; 2.989 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 2.357 ; 2.291 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 2.054 ; 2.436 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 2.707 ; 2.753 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 2.787 ; 2.732 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 2.789 ; 2.734 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 2.787 ; 2.732 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 2.791 ; 2.736 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 2.788 ; 2.733 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 2.054 ; 2.684 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 3.003 ; 2.910 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 2.538 ; 2.445 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 2.959     ; 3.052     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 2.525     ; 2.618     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 5.233 ; 0.156 ; 15.238   ; 2.066   ; 9.208               ;
;  CLOCK50         ; 5.233 ; 0.156 ; 15.238   ; 2.066   ; 9.208               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK50         ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; 7.528 ; 8.031 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; 3.975 ; 4.488 ; Rise       ; CLOCK50         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; -3.447 ; -4.146 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; -1.898 ; -2.662 ; Rise       ; CLOCK50         ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 4.498 ; 4.539 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 4.861 ; 4.734 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 7.380 ; 7.385 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 4.764 ; 4.677 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.767 ; 4.680 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 4.092 ; 4.287 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 2.357 ; 2.291 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 2.054 ; 2.436 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 2.707 ; 2.753 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 2.787 ; 2.732 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 2.789 ; 2.734 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 2.787 ; 2.732 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 2.791 ; 2.736 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 2.788 ; 2.733 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 2.054 ; 2.684 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_red       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_green     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_blue      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK50    ; CLOCK50  ; 700013   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK50    ; CLOCK50  ; 700013   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK50    ; CLOCK50  ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK50    ; CLOCK50  ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Mon Apr 20 10:32:06 2015
Info: Command: quartus_sta GSensor -c GSensor
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'GSensor.out.sdc'
Warning (332060): Node: vga:u_vga|v_sync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga:u_vga|magn_g_y[1] is being clocked by vga:u_vga|v_sync
Warning (332070): Port "out_blue" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_blue" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332070): Port "out_green" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_green" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332070): Port "out_h_sync" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_h_sync" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332070): Port "out_red" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_red" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332070): Port "out_v_sync" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_v_sync" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK50 (Rise) to CLOCK50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.233               0.000 CLOCK50 
Info (332146): Worst-case hold slack is 0.319
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.319               0.000 CLOCK50 
Info (332146): Worst-case recovery slack is 15.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.238               0.000 CLOCK50 
Info (332146): Worst-case removal slack is 3.621
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.621               0.000 CLOCK50 
Info (332146): Worst-case minimum pulse width slack is 9.486
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.486               0.000 CLOCK50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: vga:u_vga|v_sync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga:u_vga|magn_g_y[1] is being clocked by vga:u_vga|v_sync
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK50 (Rise) to CLOCK50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.742
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.742               0.000 CLOCK50 
Info (332146): Worst-case hold slack is 0.308
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.308               0.000 CLOCK50 
Info (332146): Worst-case recovery slack is 15.769
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.769               0.000 CLOCK50 
Info (332146): Worst-case removal slack is 3.247
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.247               0.000 CLOCK50 
Info (332146): Worst-case minimum pulse width slack is 9.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.488               0.000 CLOCK50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: vga:u_vga|v_sync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga:u_vga|magn_g_y[1] is being clocked by vga:u_vga|v_sync
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK50 (Rise) to CLOCK50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.160
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.160               0.000 CLOCK50 
Info (332146): Worst-case hold slack is 0.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.156               0.000 CLOCK50 
Info (332146): Worst-case recovery slack is 17.171
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.171               0.000 CLOCK50 
Info (332146): Worst-case removal slack is 2.066
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.066               0.000 CLOCK50 
Info (332146): Worst-case minimum pulse width slack is 9.208
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.208               0.000 CLOCK50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 681 megabytes
    Info: Processing ended: Mon Apr 20 10:32:09 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


