(pcb C:\cygwin\home\hb\workspace\mixsid\hardware\mixsid.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.0-rc2-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  179070 -123190  128270 -123190  128270 -68580  128270 -67310
            179070 -67310  189230 -67310  189230 -123190  179070 -123190
            179070 -123190)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_ThroughHole:C_Disc_D3_P2.5
      (place C1 142240 -83820 front 180 (PN 470p))
      (place C2 139700 -86360 front 0 (PN 22n))
      (place C3 137160 -83820 front 180 (PN 470p))
      (place C4 134620 -86360 front 0 (PN 22n))
      (place C5 176530 -120650 front 90 (PN 470p))
      (place C6 166370 -120650 front 90 (PN 100n))
      (place C7 153670 -120650 front 90 (PN 470p))
      (place C8 143510 -120650 front 90 (PN 100n))
      (place C9 158750 -83820 front 0 (PN 470p))
      (place C10 153670 -86360 front 0 (PN 22n))
      (place C11 153670 -83820 front 0 (PN 470p))
      (place C12 161290 -86360 front 180 (PN 22n))
      (place C13 148590 -71120 front 180 (PN 100n))
      (place C14 170180 -71120 front 180 (PN 100n))
      (place C15 171450 -106680 front 180 (PN 1n))
      (place C16 171450 -101600 front 270 (PN 470p))
      (place C20 176530 -106680 front 180 (PN 1n))
      (place C21 176530 -101600 front 270 (PN 470p))
      (place C23 184150 -78740 front 180 (PN 100n))
      (place C24 156210 -88900 front 0 (PN 100n))
      (place C25 181610 -106680 front 0 (PN 100n))
    )
    (component Discret:R1
      (place R1 146050 -74930 front 90 (PN 220k))
      (place R2 168910 -68580 front 180 (PN 100k))
      (place R3 168910 -110490 front 270 (PN 1k))
      (place R4 171450 -110490 front 270 (PN 10k))
      (place R5 168910 -102870 front 270 (PN 1k))
      (place R6 173990 -110490 front 270 (PN 1k))
      (place R9 147320 -68580 front 180 (PN 100k))
      (place R10 167640 -74930 front 90 (PN 220k))
      (place R11 176530 -110490 front 270 (PN 10k))
      (place R12 173990 -102870 front 270 (PN 1k))
      (place R13 170180 -114300 front 0 (PN 1k))
      (place R14 175260 -114300 front 180 (PN 1k))
      (place R7 182880 -75565 front 0 (PN 4k7))
      (place R8 177800 -75565 front 180 (PN 4k7))
    )
    (component "Housings_DIP:DIP-20_W7.62mm"
      (place U1 134620 -88900 front 0 (PN GAL16V8))
    )
    (component "Housings_DIP:DIP-28_W15.24mm"
      (place U2 130810 -81280 front 0 (PN SID2))
      (place U5 148590 -81280 front 0 (PN SID1))
    )
    (component "Housings_DIP:DIP-16_W7.62mm"
      (place U6 179070 -81280 front 0 (PN 4052))
      (place U7 153670 -91440 front 0 (PN 4053))
    )
    (component "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (place Q1 168910 -97790 front 0 (PN BC547))
      (place Q2 173990 -97790 front 0 (PN BC547))
    )
    (component "Potentiometers:Potentiometer_Bourns_3296W_3-8Zoll_Inline_ScrewUp"
      (place RV1 163830 -69850 front 180 (PN 1M))
      (place RV2 142240 -69850 front 180 (PN 1M))
      (place RV3 170180 -81280 front 180 (PN 10k))
      (place RV4 175260 -81280 front 180 (PN 10k))
    )
    (component Pinheaders:Pin_Header_Straight_1x05
      (place P1 130048 -120142 front 90 (PN INPUT))
    )
    (component Pinheaders:Pin_Header_Straight_1x03
      (place JP4 162560 -120650 front 270 (PN BOARD))
      (place JP1 130810 -69850 front 0 (PN SUPPLY2))
      (place JP3 133350 -69850 front 0 (PN S2CAP1))
      (place JP2 135890 -69850 front 0 (PN S2CAP2))
      (place JP8 138430 -69850 front 0 (PN INPUT2))
      (place JP11 160020 -69850 front 0 (PN INPUT1))
      (place JP6 157480 -69850 front 0 (PN S1CAP2))
      (place JP7 154940 -69850 front 0 (PN S1CAP1))
      (place JP5 152400 -69850 front 0 (PN SUPPLY1))
      (place P5 180340 -120142 front 90 (PN OUTPUT))
    )
    (component Pinheaders:Pin_Header_Straight_1x02
      (place JP10 148590 -73660 front 0 (PN NR2))
      (place JP9 170180 -73660 front 0 (PN NR1))
    )
    (component Pinheaders:Pin_Header_Straight_1x14
      (place P4 151130 -78740 back 0 (PN "SOCKET LEFT"))
      (place P6 166370 -111760 back 180 (PN "SOCKET RIGHT"))
    )
    (component "Pinheaders:TO-220"
      (place U3 171450 -119380 front 180 (PN 7812))
      (place U4 148590 -119380 front 180 (PN 7809))
    )
    (component Pinheaders:C_Radial_D5_L6_P2.5
      (place C19 168910 -92710 front 0 (PN 10uF))
      (place C22 173990 -92710 front 0 (PN 10uF))
      (place C17 181610 -104140 front 180 (PN 10u))
      (place C18 186690 -104140 front 180 (PN 10u))
    )
    (component "Pinheaders:DIP-8_W7.62mm"
      (place U8 179070 -109220 front 0 (PN ICL7660))
    )
    (component Pinheaders:Pin_Header_Straight_2x06
      (place P2 173990 -72390 front 90 (PN CONTROL))
    )
  )
  (library
    (image Capacitors_ThroughHole:C_Disc_D3_P2.5
      (outline (path signal 50  -900 1500  3400 1500))
      (outline (path signal 50  3400 1500  3400 -1500))
      (outline (path signal 50  3400 -1500  -900 -1500))
      (outline (path signal 50  -900 -1500  -900 1500))
      (outline (path signal 150  -250 1250  2750 1250))
      (outline (path signal 150  2750 -1250  -250 -1250))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image Discret:R1
      (outline (path signal 150  -1270 0  1270 0))
      (outline (path signal 150  149.903 0  80.408 -438.774  -121.274 -834.598  -435.402 -1148.73
            -831.226 -1350.41  -1270 -1419.9  -1708.77 -1350.41  -2104.6 -1148.73
            -2418.73 -834.598  -2620.41 -438.774  -2689.9 0  -2620.41 438.774
            -2418.73 834.598  -2104.6 1148.73  -1708.77 1350.41  -1270 1419.9
            -831.226 1350.41  -435.402 1148.73  -121.274 834.598  80.408 438.774))
      (pin Round[A]Pad_1397_um 1 -1270 0)
      (pin Round[A]Pad_1397_um 2 1270 0)
    )
    (image "Housings_DIP:DIP-20_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -25350))
      (outline (path signal 50  8650 2450  8650 -25350))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -25350  8650 -25350))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -25155  7485 -23885))
      (outline (path signal 150  135 -25155  135 -23885))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -25155  7485 -25155))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 7620 0)
    )
    (image "Housings_DIP:DIP-28_W15.24mm"
      (outline (path signal 50  -1050 2450  -1050 -35500))
      (outline (path signal 50  16300 2450  16300 -35500))
      (outline (path signal 50  -1050 2450  16300 2450))
      (outline (path signal 50  -1050 -35500  16300 -35500))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  15105 2295  15105 1025))
      (outline (path signal 150  15105 -35315  15105 -34045))
      (outline (path signal 150  135 -35315  135 -34045))
      (outline (path signal 150  135 2295  15105 2295))
      (outline (path signal 150  135 -35315  15105 -35315))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Housings_DIP:DIP-16_W7.62mm"
      (outline (path signal 50  -1050 2450  -1050 -20250))
      (outline (path signal 50  8650 2450  8650 -20250))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -20250  8650 -20250))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -20075  7485 -18805))
      (outline (path signal 150  135 -20075  135 -18805))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -20075  7485 -20075))
      (outline (path signal 150  135 1025  -800 1025))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (outline (path signal 50  -1400 -1950  -1400 2650))
      (outline (path signal 50  -1400 -1950  3950 -1950))
      (outline (path signal 150  -430 -1700  2970 -1700))
      (outline (path signal 50  -1400 2650  3950 2650))
      (outline (path signal 50  3950 -1950  3950 2650))
      (pin Oval[A]Pad_899.16x1501.14_um (rotate 180) 2 1270 0)
      (pin Oval[A]Pad_899.16x1501.14_um (rotate 180) 3 2540 0)
      (pin Oval[A]Pad_899.16x1501.14_um (rotate 180) 1 0 0)
    )
    (image "Potentiometers:Potentiometer_Bourns_3296W_3-8Zoll_Inline_ScrewUp"
      (outline (path signal 150  -2032 -1016  -762 -1016))
      (outline (path signal 150  -1282.7 -228.6  -1536.7 -266.7))
      (outline (path signal 150  -1536.7 -266.7  -1816.1 -444.5))
      (outline (path signal 150  -1816.1 -444.5  -2032 -762))
      (outline (path signal 150  -2032 -762  -2044.7 -1206.5))
      (outline (path signal 150  -2044.7 -1206.5  -1841.5 -1562.1))
      (outline (path signal 150  -1841.5 -1562.1  -1549.4 -1739.9))
      (outline (path signal 150  -1549.4 -1739.9  -1231.9 -1790.7))
      (outline (path signal 150  -1231.9 -1790.7  -825.5 -1689.1))
      (outline (path signal 150  -825.5 -1689.1  -571.5 -1346.2))
      (outline (path signal 150  -571.5 -1346.2  -482.6 -1168.4))
      (outline (path signal 150  1778 7366  1778 -2286))
      (outline (path signal 150  -1270 -2286  -2540 -2286))
      (outline (path signal 150  -2540 -2286  -2540 7366))
      (outline (path signal 150  -2540 7366  2540 7366))
      (outline (path signal 150  2540 -2286  0 -2286))
      (outline (path signal 150  0 -2286  -1270 -2286))
      (pin Round[A]Pad_1524_um 2 0 2540)
      (pin Round[A]Pad_1524_um 3 0 5080)
      (pin Round[A]Pad_1524_um 1 0 0)
    )
    (image Pinheaders:Pin_Header_Straight_1x05
      (outline (path signal 150  -1270 -1270  -1270 1270))
      (outline (path signal 150  -1270 1270  1270 1270))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 50  -1750 1750  -1750 -11950))
      (outline (path signal 50  1750 1750  1750 -11950))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -11950  1750 -11950))
      (outline (path signal 150  1270 -1270  1270 -11430))
      (outline (path signal 150  1270 -11430  -1270 -11430))
      (outline (path signal 150  -1270 -11430  -1270 -1270))
      (pin Round[A]Pad_1727.2_um 1 0 0)
      (pin Round[A]Pad_1727.2_um 2 0 -2540)
      (pin Round[A]Pad_1727.2_um 3 0 -5080)
      (pin Round[A]Pad_1727.2_um 4 0 -7620)
      (pin Round[A]Pad_1727.2_um 5 0 -10160)
    )
    (image Pinheaders:Pin_Header_Straight_1x03
      (outline (path signal 150  -1270 -1270  -1270 1270))
      (outline (path signal 150  -1270 1270  1270 1270))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 50  -1750 1750  -1750 -6850))
      (outline (path signal 50  1750 1750  1750 -6850))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -6850  1750 -6850))
      (outline (path signal 150  -1270 -1270  -1270 -6350))
      (outline (path signal 150  -1270 -6350  1270 -6350))
      (outline (path signal 150  1270 -6350  1270 -1270))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Round[A]Pad_1727.2_um 2 0 -2540)
      (pin Round[A]Pad_1727.2_um 3 0 -5080)
    )
    (image Pinheaders:Pin_Header_Straight_1x02
      (outline (path signal 150  -1270 -1270  -1270 1270))
      (outline (path signal 150  -1270 1270  1270 1270))
      (outline (path signal 150  1270 1270  1270 -1270))
      (outline (path signal 150  1270 -1270  1270 -3810))
      (outline (path signal 50  -1750 1750  -1750 -4300))
      (outline (path signal 50  1750 1750  1750 -4300))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -4300  1750 -4300))
      (outline (path signal 150  -1270 -1270  -1270 -3810))
      (outline (path signal 150  -1270 -3810  1270 -3810))
      (pin Round[A]Pad_1727.2_um 1 0 0)
      (pin Round[A]Pad_1727.2_um 2 0 -2540)
    )
    (image Pinheaders:Pin_Header_Straight_1x14
      (outline (path signal 50  -1750 1750  -1750 -34800))
      (outline (path signal 50  1750 1750  1750 -34800))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -34800  1750 -34800))
      (outline (path signal 150  -1270 -1270  -1270 -34290))
      (outline (path signal 150  -1270 -34290  1270 -34290))
      (outline (path signal 150  1270 -34290  1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 0 -2540)
      (pin Round[A]Pad_1600_um 3 0 -5080)
      (pin Round[A]Pad_1600_um 4 0 -7620)
      (pin Round[A]Pad_1600_um 5 0 -10160)
      (pin Round[A]Pad_1600_um 6 0 -12700)
      (pin Round[A]Pad_1600_um 7 0 -15240)
      (pin Round[A]Pad_1600_um 8 0 -17780)
      (pin Round[A]Pad_1600_um 9 0 -20320)
      (pin Round[A]Pad_1600_um 10 0 -22860)
      (pin Round[A]Pad_1600_um 11 0 -25400)
      (pin Round[A]Pad_1600_um 12 0 -27940)
      (pin Round[A]Pad_1600_um 13 0 -30480)
      (pin Round[A]Pad_1600_um 14 0 -33020)
    )
    (image "Pinheaders:TO-220"
      (outline (path signal 150  5334 2794  -5334 2794))
      (outline (path signal 150  1778 1778  1778 3048))
      (outline (path signal 150  -1778 1778  -1778 3048))
      (outline (path signal 150  -5334 1651  5334 1651))
      (outline (path signal 150  5334 -1778  -5334 -1778))
      (outline (path signal 150  -5334 3048  -5334 -1778))
      (outline (path signal 150  5334 3048  5334 -1778))
      (outline (path signal 150  5334 3048  -5334 3048))
      (pin Oval[A]Pad_2032x2540_um 2 0 0)
      (pin Oval[A]Pad_2032x2540_um 3 2540 0)
      (pin Oval[A]Pad_2032x2540_um 1 -2540 0)
    )
    (image Pinheaders:C_Radial_D5_L6_P2.5
      (outline (path signal 150  3098.8 -355.6  3149.6 -508))
      (outline (path signal 150  3048 -762  3048 -355.6))
      (outline (path signal 150  2946.4 -457.2  2946.4 -965.2))
      (outline (path signal 150  2844.8 -1168.4  2844.8 -558.8))
      (outline (path signal 150  2743.2 -558.8  2743.2 -1219.2))
      (outline (path signal 150  2641.6 -1371.6  2641.6 -609.6))
      (outline (path signal 150  2540 -609.6  2540 -1473.2))
      (outline (path signal 150  2438.4 -1574.8  2438.4 -609.6))
      (outline (path signal 150  2336.8 -609.6  2336.8 -1625.6))
      (outline (path signal 150  2235.2 -1676.4  2235.2 -558.8))
      (outline (path signal 150  2133.6 -457.2  2133.6 -1727.2))
      (outline (path signal 150  2032 -1778  2032 -406.4))
      (outline (path signal 150  1930.4 -254  1930.4 -1778))
      (outline (path signal 150  3149.6 304.8  3149.6 -355.6))
      (outline (path signal 150  3098.8 660.4  3098.8 304.8))
      (outline (path signal 150  2997.2 863.6  2997.2 406.4))
      (outline (path signal 150  2946.4 1016  2946.4 457.2))
      (outline (path signal 150  2844.8 1168.4  2844.8 508))
      (outline (path signal 150  2743.2 1270  2743.2 558.8))
      (outline (path signal 150  2641.6 1371.6  2641.6 660.4))
      (outline (path signal 150  2540 1473.2  2540 609.6))
      (outline (path signal 150  2438.4 609.6  2438.4 1524))
      (outline (path signal 150  2336.8 1625.6  2336.8 609.6))
      (outline (path signal 150  2235.2 558.8  2235.2 1676.4))
      (outline (path signal 150  2133.6 1727.2  2133.6 508))
      (outline (path signal 150  2032 406.4  2032 1778))
      (outline (path signal 150  1930.4 1828.8  1930.4 304.8))
      (outline (path signal 150  1676.4 1879.6  1727.2 1727.2))
      (outline (path signal 150  1524 1930.4  1574.8 -1879.6))
      (outline (path signal 150  1828.8 1879.6  1828.8 -1879.6))
      (outline (path signal 150  1371.6 -1981.2  1371.6 1879.6))
      (outline (path signal 150  1371.6 1879.6  1473.2 1879.6))
      (outline (path signal 150  1473.2 1879.6  1473.2 -1879.6))
      (outline (path signal 150  1473.2 -1879.6  1625.6 -1879.6))
      (outline (path signal 150  1625.6 -1879.6  1625.6 1930.4))
      (outline (path signal 150  1625.6 1930.4  1778 1879.6))
      (outline (path signal 150  1778 1879.6  1727.2 -1879.6))
      (outline (path signal 150  1727.2 -1879.6  1930.4 -1778))
      (outline (path signal 150  1930.4 -1778  1828.8 -1778))
      (outline (path signal 150  1270 1981.2  1270 -1981.2))
      (outline (path signal 150  3270 0  3172.11 -618.034  2888.03 -1175.57  2445.57 -1618.03
            1888.03 -1902.11  1270 -2000  651.966 -1902.11  94.429 -1618.03
            -348.034 -1175.57  -632.113 -618.034  -730 0  -632.113 618.034
            -348.034 1175.57  94.429 1618.03  651.966 1902.11  1270 2000
            1888.03 1902.11  2445.57 1618.03  2888.03 1175.57  3172.11 618.034))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image "Pinheaders:DIP-8_W7.62mm"
      (outline (path signal 150  7620 -8382  7620 -8890))
      (outline (path signal 150  0 -8382  0 -8890))
      (outline (path signal 150  3302 762  3302 1270))
      (outline (path signal 150  3302 762  4318 762))
      (outline (path signal 150  4318 762  4318 1270))
      (outline (path signal 150  7620 1016  7620 762))
      (outline (path signal 150  0 762  0 1016))
      (outline (path signal 150  7620 1016  7620 1270))
      (outline (path signal 150  0 1016  0 1270))
      (outline (path signal 150  0 -8890  7620 -8890))
      (outline (path signal 150  0 1270  7620 1270))
      (outline (path signal 50  -1050 2450  -1050 -10100))
      (outline (path signal 50  8650 2450  8650 -10100))
      (outline (path signal 50  -1050 2450  8650 2450))
      (outline (path signal 50  -1050 -10100  8650 -10100))
      (pin Oval[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (image Pinheaders:Pin_Header_Straight_2x06
      (outline (path signal 150  -1270 -1270  -1270 1270))
      (outline (path signal 150  -1270 1270  1270 1270))
      (outline (path signal 50  -1750 1750  -1750 -14450))
      (outline (path signal 50  4300 1750  4300 -14450))
      (outline (path signal 50  -1750 1750  4300 1750))
      (outline (path signal 50  -1750 -14450  4300 -14450))
      (outline (path signal 150  3810 -13970  3810 1270))
      (outline (path signal 150  -1270 -1270  -1270 -13970))
      (outline (path signal 150  3810 -13970  -1270 -13970))
      (outline (path signal 150  3810 1270  1270 1270))
      (pin Rect[A]Pad_1727.2x1727.2_um 1 0 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 2 2540 0)
      (pin Oval[A]Pad_1727.2x1727.2_um 3 0 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 4 2540 -2540)
      (pin Oval[A]Pad_1727.2x1727.2_um 5 0 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 6 2540 -5080)
      (pin Oval[A]Pad_1727.2x1727.2_um 7 0 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 8 2540 -7620)
      (pin Oval[A]Pad_1727.2x1727.2_um 9 0 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 10 2540 -10160)
      (pin Oval[A]Pad_1727.2x1727.2_um 11 0 -12700)
      (pin Oval[A]Pad_1727.2x1727.2_um 12 2540 -12700)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1397_um
      (shape (circle F.Cu 1397))
      (shape (circle B.Cu 1397))
      (attach off)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle F.Cu 1524))
      (shape (circle B.Cu 1524))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1727.2_um
      (shape (circle F.Cu 1727.2))
      (shape (circle B.Cu 1727.2))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1727.2x1727.2_um
      (shape (path F.Cu 1727.2  0 0  0 0))
      (shape (path B.Cu 1727.2  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x2540_um
      (shape (path F.Cu 2032  0 -254  0 254))
      (shape (path B.Cu 2032  0 -254  0 254))
      (attach off)
    )
    (padstack Oval[A]Pad_899.16x1501.14_um
      (shape (path F.Cu 899.16  0 -300.99  0 300.99))
      (shape (path B.Cu 899.16  0 -300.99  0 300.99))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack Rect[A]Pad_1727.2x1727.2_um
      (shape (rect F.Cu -863.6 -863.6 863.6 863.6))
      (shape (rect B.Cu -863.6 -863.6 863.6 863.6))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 C2-2 U2-3)
    )
    (net "Net-(C1-Pad2)"
      (pins C1-2 JP2-1)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 JP2-3)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 C4-2 U2-2)
    )
    (net "Net-(C3-Pad2)"
      (pins C3-2 JP3-1)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 JP3-3)
    )
    (net GND
      (pins C5-2 C6-2 C7-2 C8-2 C15-2 R2-2 R3-2 R5-2 R6-2 U1-10 U2-14 U5-14 U6-6 U6-8
        R9-2 C20-2 R12-2 RV1-1 RV2-1 P5-2 JP10-2 JP9-2 P4-14 U3-2 U4-2 C18-1 U8-3
        P2-1 P2-3 P2-5 P2-7 P2-9 P2-11 U7-6 U7-7 U7-8 U7-9 RV3-3 RV4-3 C23-2 C24-2
        C25-2)
    )
    (net /+9V
      (pins C8-1 JP1-3 JP5-3 U4-3)
    )
    (net "Net-(C10-Pad2)"
      (pins C9-1 C10-2 U5-3)
    )
    (net "Net-(C9-Pad2)"
      (pins C9-2 JP6-1)
    )
    (net "Net-(C10-Pad1)"
      (pins C10-1 JP6-3)
    )
    (net "Net-(C11-Pad1)"
      (pins C11-1 C12-2 U5-2)
    )
    (net "Net-(C11-Pad2)"
      (pins C11-2 JP7-1)
    )
    (net "Net-(C12-Pad1)"
      (pins C12-1 JP7-3)
    )
    (net "Net-(JP2-Pad2)"
      (pins U2-4 JP2-2)
    )
    (net "Net-(JP3-Pad2)"
      (pins U2-1 JP3-2)
    )
    (net "Net-(JP6-Pad2)"
      (pins U5-4 JP6-2)
    )
    (net "Net-(JP7-Pad2)"
      (pins U5-1 JP7-2)
    )
    (net /A5
      (pins U1-8 P1-1)
    )
    (net /A8
      (pins U1-9 P1-2)
    )
    (net /~IO1
      (pins U1-7 P1-3)
    )
    (net /~IO2
      (pins U1-6 P1-4)
    )
    (net /MS
      (pins U1-1 P2-2)
    )
    (net /~CS
      (pins U1-5 P4-8)
    )
    (net /RW
      (pins U1-4 U2-7 U5-7 P4-7)
    )
    (net "Net-(U1-Pad12)"
      (pins U1-12 U1-13)
    )
    (net /~CS2
      (pins U1-16 U2-8)
    )
    (net /~CS1
      (pins U1-17 U5-8)
    )
    (net "Net-(U1-Pad18)"
      (pins U1-18)
    )
    (net VCC
      (pins U1-20 U2-25 U5-25 U6-16 P6-11 U8-8 U7-16 R7-1 R8-1 C23-1 C24-1 C25-1)
    )
    (net /~RES
      (pins U2-5 U5-5 P4-5)
    )
    (net /CLK
      (pins U2-6 U5-6 P4-6)
    )
    (net /A0
      (pins U2-9 U5-9 P4-9)
    )
    (net /A1
      (pins U2-10 U5-10 P4-10)
    )
    (net /A2
      (pins U2-11 U5-11 P4-11)
    )
    (net /A3
      (pins U2-12 U5-12 P4-12)
    )
    (net /A4
      (pins U2-13 U5-13 P4-13)
    )
    (net /D0
      (pins U2-15 U5-15 P6-1)
    )
    (net /D1
      (pins U2-16 U5-16 P6-2)
    )
    (net /D2
      (pins U2-17 U5-17 P6-3)
    )
    (net /D3
      (pins U2-18 U5-18 P6-4)
    )
    (net /D4
      (pins U2-19 U5-19 P6-5)
    )
    (net /D5
      (pins U2-20 U5-20 P6-6)
    )
    (net /D6
      (pins U2-21 U5-21 P6-7)
    )
    (net /D7
      (pins U2-22 U5-22 P6-8)
    )
    (net /POTY
      (pins P6-9 U7-15)
    )
    (net /POTX
      (pins P6-10 U7-14)
    )
    (net VDD
      (pins JP4-3 P6-14)
    )
    (net "Net-(P4-Pad1)"
      (pins P4-1)
    )
    (net "Net-(P4-Pad2)"
      (pins P4-2)
    )
    (net "Net-(P4-Pad3)"
      (pins P4-3)
    )
    (net "Net-(P4-Pad4)"
      (pins P4-4)
    )
    (net "Net-(C13-Pad1)"
      (pins C13-1 R9-1 JP10-1)
    )
    (net "Net-(C13-Pad2)"
      (pins C13-2 JP8-1)
    )
    (net "Net-(C14-Pad1)"
      (pins C14-1 R2-1 JP9-1)
    )
    (net "Net-(C14-Pad2)"
      (pins C14-2 JP11-1)
    )
    (net /S1OUT
      (pins R6-1 U5-27 R11-2 R14-1)
    )
    (net /S2OUT
      (pins R3-1 R4-2 U2-27 R13-1)
    )
    (net /LEFT
      (pins U6-1 U6-2 U6-11 U6-12 RV3-2)
    )
    (net /RIGHT
      (pins U6-4 U6-5 U6-14 U6-15 RV4-2)
    )
    (net "Net-(C16-Pad2)"
      (pins C16-2 R5-1 Q1-3 C19-1)
    )
    (net /M0
      (pins U6-10 P2-8 R7-2)
    )
    (net /M1
      (pins U6-9 P2-6 R8-2)
    )
    (net "Net-(C17-Pad1)"
      (pins C17-1 U8-2)
    )
    (net "Net-(C17-Pad2)"
      (pins C17-2 U8-4)
    )
    (net /VEE
      (pins U6-7 C18-2 U8-5)
    )
    (net /RIGHT_OUT
      (pins U6-3 P5-3)
    )
    (net /LEFT_OUT
      (pins U6-13 P5-1)
    )
    (net "Net-(U8-Pad6)"
      (pins U8-6)
    )
    (net "Net-(U8-Pad7)"
      (pins U8-7)
    )
    (net /+12V
      (pins C7-1 Q1-1 Q2-1 JP4-2 JP1-1 JP5-1 U4-1)
    )
    (net /PWR
      (pins C6-1 JP4-1 U3-3)
    )
    (net /S2IN
      (pins U2-26 JP8-2)
    )
    (net "Net-(JP8-Pad3)"
      (pins R1-1 JP8-3)
    )
    (net /S1IN
      (pins U5-26 JP11-2)
    )
    (net "Net-(JP11-Pad3)"
      (pins R10-1 JP11-3)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 RV2-2)
    )
    (net "Net-(R10-Pad2)"
      (pins R10-2 RV1-2)
    )
    (net "Net-(RV1-Pad3)"
      (pins RV1-3)
    )
    (net "Net-(RV2-Pad3)"
      (pins RV2-3)
    )
    (net "Net-(C15-Pad1)"
      (pins C15-1 C16-1 R4-1 Q1-2)
    )
    (net "Net-(C20-Pad1)"
      (pins C20-1 C21-1 Q2-2 R11-1)
    )
    (net "Net-(C21-Pad2)"
      (pins C21-2 Q2-3 R12-1 C22-1)
    )
    (net "Net-(P6-Pad12)"
      (pins P6-12)
    )
    (net /MONO_OUT
      (pins R13-2 R14-2 P6-13)
    )
    (net /PWR2
      (pins U2-28 JP1-2)
    )
    (net /PWR1
      (pins U5-28 JP5-2)
    )
    (net /VEXT
      (pins C5-1 P1-5 U3-1)
    )
    (net /~IO1EN
      (pins U1-2 P2-10)
    )
    (net /~IO2EN
      (pins U1-3 P2-12)
    )
    (net "Net-(U1-Pad19)"
      (pins U1-19)
    )
    (net "Net-(C19-Pad2)"
      (pins C19-2 RV3-1)
    )
    (net "Net-(C22-Pad2)"
      (pins C22-2 RV4-1)
    )
    (net /PS
      (pins U1-11 P2-4 U7-10 U7-11)
    )
    (net "Net-(U1-Pad14)"
      (pins U1-14 U1-15)
    )
    (net /POTY2
      (pins U2-23 U7-2)
    )
    (net /POTX2
      (pins U2-24 U7-12)
    )
    (net /POTY1
      (pins U5-23 U7-1)
    )
    (net /POTX1
      (pins U5-24 U7-13)
    )
    (net "Net-(U7-Pad3)"
      (pins U7-3)
    )
    (net "Net-(U7-Pad4)"
      (pins U7-4)
    )
    (net "Net-(U7-Pad5)"
      (pins U7-5)
    )
    (class kicad_default "" /A0 /A1 /A2 /A3 /A4 /A5 /A8 /CLK /D0 /D1 /D2 /D3
      /D4 /D5 /D6 /D7 /LEFT /LEFT_OUT /M0 /M1 /MONO_OUT /MS /POTX /POTX1 /POTX2
      /POTY /POTY1 /POTY2 /PS /RIGHT /RIGHT_OUT /RW /S1IN /S1OUT /S2IN /S2OUT
      /~CS /~CS1 /~CS2 /~IO1 /~IO1EN /~IO2 /~IO2EN /~RES "Net-(C1-Pad1)" "Net-(C1-Pad2)"
      "Net-(C10-Pad1)" "Net-(C10-Pad2)" "Net-(C11-Pad1)" "Net-(C11-Pad2)"
      "Net-(C12-Pad1)" "Net-(C13-Pad1)" "Net-(C13-Pad2)" "Net-(C14-Pad1)"
      "Net-(C14-Pad2)" "Net-(C15-Pad1)" "Net-(C16-Pad2)" "Net-(C17-Pad1)"
      "Net-(C17-Pad2)" "Net-(C19-Pad2)" "Net-(C2-Pad1)" "Net-(C20-Pad1)" "Net-(C21-Pad2)"
      "Net-(C22-Pad2)" "Net-(C3-Pad1)" "Net-(C3-Pad2)" "Net-(C4-Pad1)" "Net-(C9-Pad2)"
      "Net-(JP11-Pad3)" "Net-(JP2-Pad2)" "Net-(JP3-Pad2)" "Net-(JP6-Pad2)"
      "Net-(JP7-Pad2)" "Net-(JP8-Pad3)" "Net-(P4-Pad1)" "Net-(P4-Pad2)" "Net-(P4-Pad3)"
      "Net-(P4-Pad4)" "Net-(P6-Pad12)" "Net-(R1-Pad2)" "Net-(R10-Pad2)" "Net-(RV1-Pad3)"
      "Net-(RV2-Pad3)" "Net-(U1-Pad11)" "Net-(U1-Pad12)" "Net-(U1-Pad13)"
      "Net-(U1-Pad14)" "Net-(U1-Pad16)" "Net-(U1-Pad17)" "Net-(U1-Pad18)"
      "Net-(U1-Pad19)" "Net-(U7-Pad3)" "Net-(U7-Pad4)" "Net-(U7-Pad5)" "Net-(U8-Pad6)"
      "Net-(U8-Pad7)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power /+12V /+9V /PWR /PWR1 /PWR2 /VEE /VEXT GND VCC VDD
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
