INFO: [VRFC 10-163] Analyzing VHDL file "/home/vt5655/gitlab/advancedvlsi-25-26/task2/vhdl/reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/vt5655/gitlab/advancedvlsi-25-26/task2/vhdl/reg_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'reg_tb'
