// $Id: $
// File name:   tb_main_controller.sv
// Created:     9/15/2016
// Author:      Kshitij Jain
// Lab Section: 4
// Version:     1.0  Initial Design Entry
// Description: Test bench for main_controller

`timescale 1ns / 100ps

module tb_main_controller
  ();

   localparam	CLK_PERIOD	= 2.5;
   
   // Clock variable
   reg tb_clk;
   
   // Clock generation block
   always
     begin
	tb_clk = 1'b0;
	#(CLK_PERIOD/2.0);
	tb_clk = 1'b1;
	#(CLK_PERIOD/2.0);
     end

   // Declare Design Under Test (DUT) portmap signals
   reg tb_n_reset, tb_data_stored, tb_done_row;
   reg [3:0] tb_res_add;
   reg tb_begin_mult, tb_done_calc;
   
   
   // DUT port map
   main_controller DUT(.clk(tb_clk), .n_reset(tb_n_reset), .data_stored(tb_data_stored), .done_row(tb_done_row), .res_add(tb_res_add), .begin_mult(tb_begin_mult), .done_calc(tb_done_calc));
   
