DECL|QM_PIN_ID_0|enumerator|QM_PIN_ID_0, /**< Pin id 0. */
DECL|QM_PIN_ID_10|enumerator|QM_PIN_ID_10, /**< Pin id 10. */
DECL|QM_PIN_ID_11|enumerator|QM_PIN_ID_11, /**< Pin id 11. */
DECL|QM_PIN_ID_12|enumerator|QM_PIN_ID_12, /**< Pin id 12. */
DECL|QM_PIN_ID_13|enumerator|QM_PIN_ID_13, /**< Pin id 13. */
DECL|QM_PIN_ID_14|enumerator|QM_PIN_ID_14, /**< Pin id 14. */
DECL|QM_PIN_ID_15|enumerator|QM_PIN_ID_15, /**< Pin id 15. */
DECL|QM_PIN_ID_16|enumerator|QM_PIN_ID_16, /**< Pin id 16. */
DECL|QM_PIN_ID_17|enumerator|QM_PIN_ID_17, /**< Pin id 17. */
DECL|QM_PIN_ID_18|enumerator|QM_PIN_ID_18, /**< Pin id 18. */
DECL|QM_PIN_ID_19|enumerator|QM_PIN_ID_19, /**< Pin id 19. */
DECL|QM_PIN_ID_1|enumerator|QM_PIN_ID_1, /**< Pin id 1. */
DECL|QM_PIN_ID_20|enumerator|QM_PIN_ID_20, /**< Pin id 20. */
DECL|QM_PIN_ID_21|enumerator|QM_PIN_ID_21, /**< Pin id 21. */
DECL|QM_PIN_ID_22|enumerator|QM_PIN_ID_22, /**< Pin id 22. */
DECL|QM_PIN_ID_23|enumerator|QM_PIN_ID_23, /**< Pin id 23. */
DECL|QM_PIN_ID_24|enumerator|QM_PIN_ID_24, /**< Pin id 24. */
DECL|QM_PIN_ID_25|enumerator|QM_PIN_ID_25, /**< Pin id 25. */
DECL|QM_PIN_ID_26|enumerator|QM_PIN_ID_26, /**< Pin id 26. */
DECL|QM_PIN_ID_27|enumerator|QM_PIN_ID_27, /**< Pin id 27. */
DECL|QM_PIN_ID_28|enumerator|QM_PIN_ID_28, /**< Pin id 28. */
DECL|QM_PIN_ID_29|enumerator|QM_PIN_ID_29, /**< Pin id 29. */
DECL|QM_PIN_ID_2|enumerator|QM_PIN_ID_2, /**< Pin id 2. */
DECL|QM_PIN_ID_30|enumerator|QM_PIN_ID_30, /**< Pin id 30. */
DECL|QM_PIN_ID_31|enumerator|QM_PIN_ID_31, /**< Pin id 31. */
DECL|QM_PIN_ID_32|enumerator|QM_PIN_ID_32, /**< Pin id 32. */
DECL|QM_PIN_ID_33|enumerator|QM_PIN_ID_33, /**< Pin id 33. */
DECL|QM_PIN_ID_34|enumerator|QM_PIN_ID_34, /**< Pin id 34. */
DECL|QM_PIN_ID_35|enumerator|QM_PIN_ID_35, /**< Pin id 35. */
DECL|QM_PIN_ID_36|enumerator|QM_PIN_ID_36, /**< Pin id 36. */
DECL|QM_PIN_ID_37|enumerator|QM_PIN_ID_37, /**< Pin id 37. */
DECL|QM_PIN_ID_38|enumerator|QM_PIN_ID_38, /**< Pin id 38. */
DECL|QM_PIN_ID_39|enumerator|QM_PIN_ID_39, /**< Pin id 39. */
DECL|QM_PIN_ID_3|enumerator|QM_PIN_ID_3, /**< Pin id 3. */
DECL|QM_PIN_ID_40|enumerator|QM_PIN_ID_40, /**< Pin id 40. */
DECL|QM_PIN_ID_41|enumerator|QM_PIN_ID_41, /**< Pin id 41. */
DECL|QM_PIN_ID_42|enumerator|QM_PIN_ID_42, /**< Pin id 42. */
DECL|QM_PIN_ID_43|enumerator|QM_PIN_ID_43, /**< Pin id 43. */
DECL|QM_PIN_ID_44|enumerator|QM_PIN_ID_44, /**< Pin id 44. */
DECL|QM_PIN_ID_45|enumerator|QM_PIN_ID_45, /**< Pin id 45. */
DECL|QM_PIN_ID_46|enumerator|QM_PIN_ID_46, /**< Pin id 46. */
DECL|QM_PIN_ID_47|enumerator|QM_PIN_ID_47, /**< Pin id 47. */
DECL|QM_PIN_ID_48|enumerator|QM_PIN_ID_48, /**< Pin id 48. */
DECL|QM_PIN_ID_49|enumerator|QM_PIN_ID_49, /**< Pin id 49. */
DECL|QM_PIN_ID_4|enumerator|QM_PIN_ID_4, /**< Pin id 4. */
DECL|QM_PIN_ID_50|enumerator|QM_PIN_ID_50, /**< Pin id 50. */
DECL|QM_PIN_ID_51|enumerator|QM_PIN_ID_51, /**< Pin id 51. */
DECL|QM_PIN_ID_52|enumerator|QM_PIN_ID_52, /**< Pin id 52. */
DECL|QM_PIN_ID_53|enumerator|QM_PIN_ID_53, /**< Pin id 53. */
DECL|QM_PIN_ID_54|enumerator|QM_PIN_ID_54, /**< Pin id 54. */
DECL|QM_PIN_ID_55|enumerator|QM_PIN_ID_55, /**< Pin id 55. */
DECL|QM_PIN_ID_56|enumerator|QM_PIN_ID_56, /**< Pin id 56. */
DECL|QM_PIN_ID_57|enumerator|QM_PIN_ID_57, /**< Pin id 57. */
DECL|QM_PIN_ID_58|enumerator|QM_PIN_ID_58, /**< Pin id 58. */
DECL|QM_PIN_ID_59|enumerator|QM_PIN_ID_59, /**< Pin id 59. */
DECL|QM_PIN_ID_5|enumerator|QM_PIN_ID_5, /**< Pin id 5. */
DECL|QM_PIN_ID_60|enumerator|QM_PIN_ID_60, /**< Pin id 60. */
DECL|QM_PIN_ID_61|enumerator|QM_PIN_ID_61, /**< Pin id 61. */
DECL|QM_PIN_ID_62|enumerator|QM_PIN_ID_62, /**< Pin id 62. */
DECL|QM_PIN_ID_63|enumerator|QM_PIN_ID_63, /**< Pin id 63. */
DECL|QM_PIN_ID_64|enumerator|QM_PIN_ID_64, /**< Pin id 64. */
DECL|QM_PIN_ID_65|enumerator|QM_PIN_ID_65, /**< Pin id 65. */
DECL|QM_PIN_ID_66|enumerator|QM_PIN_ID_66, /**< Pin id 66. */
DECL|QM_PIN_ID_67|enumerator|QM_PIN_ID_67, /**< Pin id 67. */
DECL|QM_PIN_ID_68|enumerator|QM_PIN_ID_68, /**< Pin id 68. */
DECL|QM_PIN_ID_6|enumerator|QM_PIN_ID_6, /**< Pin id 6. */
DECL|QM_PIN_ID_7|enumerator|QM_PIN_ID_7, /**< Pin id 7. */
DECL|QM_PIN_ID_8|enumerator|QM_PIN_ID_8, /**< Pin id 8. */
DECL|QM_PIN_ID_9|enumerator|QM_PIN_ID_9, /**< Pin id 9. */
DECL|QM_PIN_ID_NUM|enumerator|QM_PIN_ID_NUM
DECL|QM_PMUX_FN_0|enumerator|QM_PMUX_FN_0, /**< Gpio function 0. */
DECL|QM_PMUX_FN_1|enumerator|QM_PMUX_FN_1, /**< Gpio function 0. */
DECL|QM_PMUX_FN_2|enumerator|QM_PMUX_FN_2, /**< Gpio function 0. */
DECL|QM_PMUX_FN_3|enumerator|QM_PMUX_FN_3, /**< Gpio function 0. */
DECL|QM_PMUX_SLEW_2MA|enumerator|QM_PMUX_SLEW_2MA, /**< Set gpio slew rate to 2MA. */
DECL|QM_PMUX_SLEW_4MA|enumerator|QM_PMUX_SLEW_4MA, /**< Set gpio slew rate to 4MA. */
DECL|QM_PMUX_SLEW_NUM|enumerator|QM_PMUX_SLEW_NUM /**< Max number of slew rate options. */
DECL|__QM_PINMUX_H__|macro|__QM_PINMUX_H__
DECL|qm_pin_id_t|typedef|} qm_pin_id_t;
DECL|qm_pmux_fn_t|typedef|} qm_pmux_fn_t;
DECL|qm_pmux_slew_t|typedef|} qm_pmux_slew_t;
