
Project000.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aed0  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  0800b068  0800b068  0001b068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0a0  0800b0a0  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  0800b0a0  0800b0a0  0001b0a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b0a8  0800b0a8  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0a8  0800b0a8  0001b0a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b0ac  0800b0ac  0001b0ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  0800b0b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000694  20000088  0800b138  00020088  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000071c  0800b138  0002071c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011c48  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001fa2  00000000  00000000  00031d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001080  00000000  00000000  00033ca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fe0  00000000  00000000  00034d28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016ff4  00000000  00000000  00035d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000130e8  00000000  00000000  0004ccfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000922fe  00000000  00000000  0005fde4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f20e2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c38  00000000  00000000  000f2134  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000088 	.word	0x20000088
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800b050 	.word	0x0800b050

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000008c 	.word	0x2000008c
 80001d4:	0800b050 	.word	0x0800b050

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2uiz>:
 8000ab0:	004a      	lsls	r2, r1, #1
 8000ab2:	d211      	bcs.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d211      	bcs.n	8000ade <__aeabi_d2uiz+0x2e>
 8000aba:	d50d      	bpl.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d40e      	bmi.n	8000ae4 <__aeabi_d2uiz+0x34>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_d2uiz+0x3a>
 8000ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0000 	mov.w	r0, #0
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <__aeabi_frsub>:
 8000b90:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b94:	e002      	b.n	8000b9c <__addsf3>
 8000b96:	bf00      	nop

08000b98 <__aeabi_fsub>:
 8000b98:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b9c <__addsf3>:
 8000b9c:	0042      	lsls	r2, r0, #1
 8000b9e:	bf1f      	itttt	ne
 8000ba0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ba4:	ea92 0f03 	teqne	r2, r3
 8000ba8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bac:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bb0:	d06a      	beq.n	8000c88 <__addsf3+0xec>
 8000bb2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bb6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bba:	bfc1      	itttt	gt
 8000bbc:	18d2      	addgt	r2, r2, r3
 8000bbe:	4041      	eorgt	r1, r0
 8000bc0:	4048      	eorgt	r0, r1
 8000bc2:	4041      	eorgt	r1, r0
 8000bc4:	bfb8      	it	lt
 8000bc6:	425b      	neglt	r3, r3
 8000bc8:	2b19      	cmp	r3, #25
 8000bca:	bf88      	it	hi
 8000bcc:	4770      	bxhi	lr
 8000bce:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bd2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bda:	bf18      	it	ne
 8000bdc:	4240      	negne	r0, r0
 8000bde:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000be2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000be6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bea:	bf18      	it	ne
 8000bec:	4249      	negne	r1, r1
 8000bee:	ea92 0f03 	teq	r2, r3
 8000bf2:	d03f      	beq.n	8000c74 <__addsf3+0xd8>
 8000bf4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bf8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bfc:	eb10 000c 	adds.w	r0, r0, ip
 8000c00:	f1c3 0320 	rsb	r3, r3, #32
 8000c04:	fa01 f103 	lsl.w	r1, r1, r3
 8000c08:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0c:	d502      	bpl.n	8000c14 <__addsf3+0x78>
 8000c0e:	4249      	negs	r1, r1
 8000c10:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c14:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c18:	d313      	bcc.n	8000c42 <__addsf3+0xa6>
 8000c1a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c1e:	d306      	bcc.n	8000c2e <__addsf3+0x92>
 8000c20:	0840      	lsrs	r0, r0, #1
 8000c22:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c26:	f102 0201 	add.w	r2, r2, #1
 8000c2a:	2afe      	cmp	r2, #254	; 0xfe
 8000c2c:	d251      	bcs.n	8000cd2 <__addsf3+0x136>
 8000c2e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c36:	bf08      	it	eq
 8000c38:	f020 0001 	biceq.w	r0, r0, #1
 8000c3c:	ea40 0003 	orr.w	r0, r0, r3
 8000c40:	4770      	bx	lr
 8000c42:	0049      	lsls	r1, r1, #1
 8000c44:	eb40 0000 	adc.w	r0, r0, r0
 8000c48:	3a01      	subs	r2, #1
 8000c4a:	bf28      	it	cs
 8000c4c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c50:	d2ed      	bcs.n	8000c2e <__addsf3+0x92>
 8000c52:	fab0 fc80 	clz	ip, r0
 8000c56:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c5a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c5e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c62:	bfaa      	itet	ge
 8000c64:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c68:	4252      	neglt	r2, r2
 8000c6a:	4318      	orrge	r0, r3
 8000c6c:	bfbc      	itt	lt
 8000c6e:	40d0      	lsrlt	r0, r2
 8000c70:	4318      	orrlt	r0, r3
 8000c72:	4770      	bx	lr
 8000c74:	f092 0f00 	teq	r2, #0
 8000c78:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c7c:	bf06      	itte	eq
 8000c7e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c82:	3201      	addeq	r2, #1
 8000c84:	3b01      	subne	r3, #1
 8000c86:	e7b5      	b.n	8000bf4 <__addsf3+0x58>
 8000c88:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c8c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c90:	bf18      	it	ne
 8000c92:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c96:	d021      	beq.n	8000cdc <__addsf3+0x140>
 8000c98:	ea92 0f03 	teq	r2, r3
 8000c9c:	d004      	beq.n	8000ca8 <__addsf3+0x10c>
 8000c9e:	f092 0f00 	teq	r2, #0
 8000ca2:	bf08      	it	eq
 8000ca4:	4608      	moveq	r0, r1
 8000ca6:	4770      	bx	lr
 8000ca8:	ea90 0f01 	teq	r0, r1
 8000cac:	bf1c      	itt	ne
 8000cae:	2000      	movne	r0, #0
 8000cb0:	4770      	bxne	lr
 8000cb2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cb6:	d104      	bne.n	8000cc2 <__addsf3+0x126>
 8000cb8:	0040      	lsls	r0, r0, #1
 8000cba:	bf28      	it	cs
 8000cbc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cc0:	4770      	bx	lr
 8000cc2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cc6:	bf3c      	itt	cc
 8000cc8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ccc:	4770      	bxcc	lr
 8000cce:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cd2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cd6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cda:	4770      	bx	lr
 8000cdc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ce0:	bf16      	itet	ne
 8000ce2:	4608      	movne	r0, r1
 8000ce4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ce8:	4601      	movne	r1, r0
 8000cea:	0242      	lsls	r2, r0, #9
 8000cec:	bf06      	itte	eq
 8000cee:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cf2:	ea90 0f01 	teqeq	r0, r1
 8000cf6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cfa:	4770      	bx	lr

08000cfc <__aeabi_ui2f>:
 8000cfc:	f04f 0300 	mov.w	r3, #0
 8000d00:	e004      	b.n	8000d0c <__aeabi_i2f+0x8>
 8000d02:	bf00      	nop

08000d04 <__aeabi_i2f>:
 8000d04:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d08:	bf48      	it	mi
 8000d0a:	4240      	negmi	r0, r0
 8000d0c:	ea5f 0c00 	movs.w	ip, r0
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d18:	4601      	mov	r1, r0
 8000d1a:	f04f 0000 	mov.w	r0, #0
 8000d1e:	e01c      	b.n	8000d5a <__aeabi_l2f+0x2a>

08000d20 <__aeabi_ul2f>:
 8000d20:	ea50 0201 	orrs.w	r2, r0, r1
 8000d24:	bf08      	it	eq
 8000d26:	4770      	bxeq	lr
 8000d28:	f04f 0300 	mov.w	r3, #0
 8000d2c:	e00a      	b.n	8000d44 <__aeabi_l2f+0x14>
 8000d2e:	bf00      	nop

08000d30 <__aeabi_l2f>:
 8000d30:	ea50 0201 	orrs.w	r2, r0, r1
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d3c:	d502      	bpl.n	8000d44 <__aeabi_l2f+0x14>
 8000d3e:	4240      	negs	r0, r0
 8000d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d44:	ea5f 0c01 	movs.w	ip, r1
 8000d48:	bf02      	ittt	eq
 8000d4a:	4684      	moveq	ip, r0
 8000d4c:	4601      	moveq	r1, r0
 8000d4e:	2000      	moveq	r0, #0
 8000d50:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d54:	bf08      	it	eq
 8000d56:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d5a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d5e:	fabc f28c 	clz	r2, ip
 8000d62:	3a08      	subs	r2, #8
 8000d64:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d68:	db10      	blt.n	8000d8c <__aeabi_l2f+0x5c>
 8000d6a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6e:	4463      	add	r3, ip
 8000d70:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d74:	f1c2 0220 	rsb	r2, r2, #32
 8000d78:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d7c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d80:	eb43 0002 	adc.w	r0, r3, r2
 8000d84:	bf08      	it	eq
 8000d86:	f020 0001 	biceq.w	r0, r0, #1
 8000d8a:	4770      	bx	lr
 8000d8c:	f102 0220 	add.w	r2, r2, #32
 8000d90:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d94:	f1c2 0220 	rsb	r2, r2, #32
 8000d98:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d9c:	fa21 f202 	lsr.w	r2, r1, r2
 8000da0:	eb43 0002 	adc.w	r0, r3, r2
 8000da4:	bf08      	it	eq
 8000da6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000daa:	4770      	bx	lr

08000dac <__aeabi_uldivmod>:
 8000dac:	b953      	cbnz	r3, 8000dc4 <__aeabi_uldivmod+0x18>
 8000dae:	b94a      	cbnz	r2, 8000dc4 <__aeabi_uldivmod+0x18>
 8000db0:	2900      	cmp	r1, #0
 8000db2:	bf08      	it	eq
 8000db4:	2800      	cmpeq	r0, #0
 8000db6:	bf1c      	itt	ne
 8000db8:	f04f 31ff 	movne.w	r1, #4294967295
 8000dbc:	f04f 30ff 	movne.w	r0, #4294967295
 8000dc0:	f000 b974 	b.w	80010ac <__aeabi_idiv0>
 8000dc4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000dc8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000dcc:	f000 f806 	bl	8000ddc <__udivmoddi4>
 8000dd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dd8:	b004      	add	sp, #16
 8000dda:	4770      	bx	lr

08000ddc <__udivmoddi4>:
 8000ddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000de0:	9d08      	ldr	r5, [sp, #32]
 8000de2:	4604      	mov	r4, r0
 8000de4:	468e      	mov	lr, r1
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d14d      	bne.n	8000e86 <__udivmoddi4+0xaa>
 8000dea:	428a      	cmp	r2, r1
 8000dec:	4694      	mov	ip, r2
 8000dee:	d969      	bls.n	8000ec4 <__udivmoddi4+0xe8>
 8000df0:	fab2 f282 	clz	r2, r2
 8000df4:	b152      	cbz	r2, 8000e0c <__udivmoddi4+0x30>
 8000df6:	fa01 f302 	lsl.w	r3, r1, r2
 8000dfa:	f1c2 0120 	rsb	r1, r2, #32
 8000dfe:	fa20 f101 	lsr.w	r1, r0, r1
 8000e02:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e06:	ea41 0e03 	orr.w	lr, r1, r3
 8000e0a:	4094      	lsls	r4, r2
 8000e0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e10:	0c21      	lsrs	r1, r4, #16
 8000e12:	fbbe f6f8 	udiv	r6, lr, r8
 8000e16:	fa1f f78c 	uxth.w	r7, ip
 8000e1a:	fb08 e316 	mls	r3, r8, r6, lr
 8000e1e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e22:	fb06 f107 	mul.w	r1, r6, r7
 8000e26:	4299      	cmp	r1, r3
 8000e28:	d90a      	bls.n	8000e40 <__udivmoddi4+0x64>
 8000e2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e32:	f080 811f 	bcs.w	8001074 <__udivmoddi4+0x298>
 8000e36:	4299      	cmp	r1, r3
 8000e38:	f240 811c 	bls.w	8001074 <__udivmoddi4+0x298>
 8000e3c:	3e02      	subs	r6, #2
 8000e3e:	4463      	add	r3, ip
 8000e40:	1a5b      	subs	r3, r3, r1
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e48:	fb08 3310 	mls	r3, r8, r0, r3
 8000e4c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e50:	fb00 f707 	mul.w	r7, r0, r7
 8000e54:	42a7      	cmp	r7, r4
 8000e56:	d90a      	bls.n	8000e6e <__udivmoddi4+0x92>
 8000e58:	eb1c 0404 	adds.w	r4, ip, r4
 8000e5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e60:	f080 810a 	bcs.w	8001078 <__udivmoddi4+0x29c>
 8000e64:	42a7      	cmp	r7, r4
 8000e66:	f240 8107 	bls.w	8001078 <__udivmoddi4+0x29c>
 8000e6a:	4464      	add	r4, ip
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e72:	1be4      	subs	r4, r4, r7
 8000e74:	2600      	movs	r6, #0
 8000e76:	b11d      	cbz	r5, 8000e80 <__udivmoddi4+0xa4>
 8000e78:	40d4      	lsrs	r4, r2
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	e9c5 4300 	strd	r4, r3, [r5]
 8000e80:	4631      	mov	r1, r6
 8000e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e86:	428b      	cmp	r3, r1
 8000e88:	d909      	bls.n	8000e9e <__udivmoddi4+0xc2>
 8000e8a:	2d00      	cmp	r5, #0
 8000e8c:	f000 80ef 	beq.w	800106e <__udivmoddi4+0x292>
 8000e90:	2600      	movs	r6, #0
 8000e92:	e9c5 0100 	strd	r0, r1, [r5]
 8000e96:	4630      	mov	r0, r6
 8000e98:	4631      	mov	r1, r6
 8000e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9e:	fab3 f683 	clz	r6, r3
 8000ea2:	2e00      	cmp	r6, #0
 8000ea4:	d14a      	bne.n	8000f3c <__udivmoddi4+0x160>
 8000ea6:	428b      	cmp	r3, r1
 8000ea8:	d302      	bcc.n	8000eb0 <__udivmoddi4+0xd4>
 8000eaa:	4282      	cmp	r2, r0
 8000eac:	f200 80f9 	bhi.w	80010a2 <__udivmoddi4+0x2c6>
 8000eb0:	1a84      	subs	r4, r0, r2
 8000eb2:	eb61 0303 	sbc.w	r3, r1, r3
 8000eb6:	2001      	movs	r0, #1
 8000eb8:	469e      	mov	lr, r3
 8000eba:	2d00      	cmp	r5, #0
 8000ebc:	d0e0      	beq.n	8000e80 <__udivmoddi4+0xa4>
 8000ebe:	e9c5 4e00 	strd	r4, lr, [r5]
 8000ec2:	e7dd      	b.n	8000e80 <__udivmoddi4+0xa4>
 8000ec4:	b902      	cbnz	r2, 8000ec8 <__udivmoddi4+0xec>
 8000ec6:	deff      	udf	#255	; 0xff
 8000ec8:	fab2 f282 	clz	r2, r2
 8000ecc:	2a00      	cmp	r2, #0
 8000ece:	f040 8092 	bne.w	8000ff6 <__udivmoddi4+0x21a>
 8000ed2:	eba1 010c 	sub.w	r1, r1, ip
 8000ed6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eda:	fa1f fe8c 	uxth.w	lr, ip
 8000ede:	2601      	movs	r6, #1
 8000ee0:	0c20      	lsrs	r0, r4, #16
 8000ee2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ee6:	fb07 1113 	mls	r1, r7, r3, r1
 8000eea:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000eee:	fb0e f003 	mul.w	r0, lr, r3
 8000ef2:	4288      	cmp	r0, r1
 8000ef4:	d908      	bls.n	8000f08 <__udivmoddi4+0x12c>
 8000ef6:	eb1c 0101 	adds.w	r1, ip, r1
 8000efa:	f103 38ff 	add.w	r8, r3, #4294967295
 8000efe:	d202      	bcs.n	8000f06 <__udivmoddi4+0x12a>
 8000f00:	4288      	cmp	r0, r1
 8000f02:	f200 80cb 	bhi.w	800109c <__udivmoddi4+0x2c0>
 8000f06:	4643      	mov	r3, r8
 8000f08:	1a09      	subs	r1, r1, r0
 8000f0a:	b2a4      	uxth	r4, r4
 8000f0c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f10:	fb07 1110 	mls	r1, r7, r0, r1
 8000f14:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f18:	fb0e fe00 	mul.w	lr, lr, r0
 8000f1c:	45a6      	cmp	lr, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x156>
 8000f20:	eb1c 0404 	adds.w	r4, ip, r4
 8000f24:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f28:	d202      	bcs.n	8000f30 <__udivmoddi4+0x154>
 8000f2a:	45a6      	cmp	lr, r4
 8000f2c:	f200 80bb 	bhi.w	80010a6 <__udivmoddi4+0x2ca>
 8000f30:	4608      	mov	r0, r1
 8000f32:	eba4 040e 	sub.w	r4, r4, lr
 8000f36:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f3a:	e79c      	b.n	8000e76 <__udivmoddi4+0x9a>
 8000f3c:	f1c6 0720 	rsb	r7, r6, #32
 8000f40:	40b3      	lsls	r3, r6
 8000f42:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f46:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f4a:	fa20 f407 	lsr.w	r4, r0, r7
 8000f4e:	fa01 f306 	lsl.w	r3, r1, r6
 8000f52:	431c      	orrs	r4, r3
 8000f54:	40f9      	lsrs	r1, r7
 8000f56:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f5a:	fa00 f306 	lsl.w	r3, r0, r6
 8000f5e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f62:	0c20      	lsrs	r0, r4, #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fb09 1118 	mls	r1, r9, r8, r1
 8000f6c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f70:	fb08 f00e 	mul.w	r0, r8, lr
 8000f74:	4288      	cmp	r0, r1
 8000f76:	fa02 f206 	lsl.w	r2, r2, r6
 8000f7a:	d90b      	bls.n	8000f94 <__udivmoddi4+0x1b8>
 8000f7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000f80:	f108 3aff 	add.w	sl, r8, #4294967295
 8000f84:	f080 8088 	bcs.w	8001098 <__udivmoddi4+0x2bc>
 8000f88:	4288      	cmp	r0, r1
 8000f8a:	f240 8085 	bls.w	8001098 <__udivmoddi4+0x2bc>
 8000f8e:	f1a8 0802 	sub.w	r8, r8, #2
 8000f92:	4461      	add	r1, ip
 8000f94:	1a09      	subs	r1, r1, r0
 8000f96:	b2a4      	uxth	r4, r4
 8000f98:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f9c:	fb09 1110 	mls	r1, r9, r0, r1
 8000fa0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000fa4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000fa8:	458e      	cmp	lr, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x1e2>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f100 34ff 	add.w	r4, r0, #4294967295
 8000fb4:	d26c      	bcs.n	8001090 <__udivmoddi4+0x2b4>
 8000fb6:	458e      	cmp	lr, r1
 8000fb8:	d96a      	bls.n	8001090 <__udivmoddi4+0x2b4>
 8000fba:	3802      	subs	r0, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000fc2:	fba0 9402 	umull	r9, r4, r0, r2
 8000fc6:	eba1 010e 	sub.w	r1, r1, lr
 8000fca:	42a1      	cmp	r1, r4
 8000fcc:	46c8      	mov	r8, r9
 8000fce:	46a6      	mov	lr, r4
 8000fd0:	d356      	bcc.n	8001080 <__udivmoddi4+0x2a4>
 8000fd2:	d053      	beq.n	800107c <__udivmoddi4+0x2a0>
 8000fd4:	b15d      	cbz	r5, 8000fee <__udivmoddi4+0x212>
 8000fd6:	ebb3 0208 	subs.w	r2, r3, r8
 8000fda:	eb61 010e 	sbc.w	r1, r1, lr
 8000fde:	fa01 f707 	lsl.w	r7, r1, r7
 8000fe2:	fa22 f306 	lsr.w	r3, r2, r6
 8000fe6:	40f1      	lsrs	r1, r6
 8000fe8:	431f      	orrs	r7, r3
 8000fea:	e9c5 7100 	strd	r7, r1, [r5]
 8000fee:	2600      	movs	r6, #0
 8000ff0:	4631      	mov	r1, r6
 8000ff2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ff6:	f1c2 0320 	rsb	r3, r2, #32
 8000ffa:	40d8      	lsrs	r0, r3
 8000ffc:	fa0c fc02 	lsl.w	ip, ip, r2
 8001000:	fa21 f303 	lsr.w	r3, r1, r3
 8001004:	4091      	lsls	r1, r2
 8001006:	4301      	orrs	r1, r0
 8001008:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800100c:	fa1f fe8c 	uxth.w	lr, ip
 8001010:	fbb3 f0f7 	udiv	r0, r3, r7
 8001014:	fb07 3610 	mls	r6, r7, r0, r3
 8001018:	0c0b      	lsrs	r3, r1, #16
 800101a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800101e:	fb00 f60e 	mul.w	r6, r0, lr
 8001022:	429e      	cmp	r6, r3
 8001024:	fa04 f402 	lsl.w	r4, r4, r2
 8001028:	d908      	bls.n	800103c <__udivmoddi4+0x260>
 800102a:	eb1c 0303 	adds.w	r3, ip, r3
 800102e:	f100 38ff 	add.w	r8, r0, #4294967295
 8001032:	d22f      	bcs.n	8001094 <__udivmoddi4+0x2b8>
 8001034:	429e      	cmp	r6, r3
 8001036:	d92d      	bls.n	8001094 <__udivmoddi4+0x2b8>
 8001038:	3802      	subs	r0, #2
 800103a:	4463      	add	r3, ip
 800103c:	1b9b      	subs	r3, r3, r6
 800103e:	b289      	uxth	r1, r1
 8001040:	fbb3 f6f7 	udiv	r6, r3, r7
 8001044:	fb07 3316 	mls	r3, r7, r6, r3
 8001048:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800104c:	fb06 f30e 	mul.w	r3, r6, lr
 8001050:	428b      	cmp	r3, r1
 8001052:	d908      	bls.n	8001066 <__udivmoddi4+0x28a>
 8001054:	eb1c 0101 	adds.w	r1, ip, r1
 8001058:	f106 38ff 	add.w	r8, r6, #4294967295
 800105c:	d216      	bcs.n	800108c <__udivmoddi4+0x2b0>
 800105e:	428b      	cmp	r3, r1
 8001060:	d914      	bls.n	800108c <__udivmoddi4+0x2b0>
 8001062:	3e02      	subs	r6, #2
 8001064:	4461      	add	r1, ip
 8001066:	1ac9      	subs	r1, r1, r3
 8001068:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 800106c:	e738      	b.n	8000ee0 <__udivmoddi4+0x104>
 800106e:	462e      	mov	r6, r5
 8001070:	4628      	mov	r0, r5
 8001072:	e705      	b.n	8000e80 <__udivmoddi4+0xa4>
 8001074:	4606      	mov	r6, r0
 8001076:	e6e3      	b.n	8000e40 <__udivmoddi4+0x64>
 8001078:	4618      	mov	r0, r3
 800107a:	e6f8      	b.n	8000e6e <__udivmoddi4+0x92>
 800107c:	454b      	cmp	r3, r9
 800107e:	d2a9      	bcs.n	8000fd4 <__udivmoddi4+0x1f8>
 8001080:	ebb9 0802 	subs.w	r8, r9, r2
 8001084:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001088:	3801      	subs	r0, #1
 800108a:	e7a3      	b.n	8000fd4 <__udivmoddi4+0x1f8>
 800108c:	4646      	mov	r6, r8
 800108e:	e7ea      	b.n	8001066 <__udivmoddi4+0x28a>
 8001090:	4620      	mov	r0, r4
 8001092:	e794      	b.n	8000fbe <__udivmoddi4+0x1e2>
 8001094:	4640      	mov	r0, r8
 8001096:	e7d1      	b.n	800103c <__udivmoddi4+0x260>
 8001098:	46d0      	mov	r8, sl
 800109a:	e77b      	b.n	8000f94 <__udivmoddi4+0x1b8>
 800109c:	3b02      	subs	r3, #2
 800109e:	4461      	add	r1, ip
 80010a0:	e732      	b.n	8000f08 <__udivmoddi4+0x12c>
 80010a2:	4630      	mov	r0, r6
 80010a4:	e709      	b.n	8000eba <__udivmoddi4+0xde>
 80010a6:	4464      	add	r4, ip
 80010a8:	3802      	subs	r0, #2
 80010aa:	e742      	b.n	8000f32 <__udivmoddi4+0x156>

080010ac <__aeabi_idiv0>:
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop

080010b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010b4:	b082      	sub	sp, #8
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010b8:	f003 fcb0 	bl	8004a1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010bc:	f000 fa0a 	bl	80014d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010c0:	f000 fc0c 	bl	80018dc <MX_GPIO_Init>
  MX_DMA_Init();
 80010c4:	f000 fbe2 	bl	800188c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80010c8:	f000 fbb4 	bl	8001834 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80010cc:	f000 fa98 	bl	8001600 <MX_TIM1_Init>
  MX_TIM2_Init();
 80010d0:	f000 faee 	bl	80016b0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80010d4:	f000 fb38 	bl	8001748 <MX_TIM3_Init>
  MX_I2C1_Init();
 80010d8:	f000 fa64 	bl	80015a4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 80010dc:	48b8      	ldr	r0, [pc, #736]	; (80013c0 <main+0x310>)
 80010de:	f007 fb31 	bl	8008744 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80010e2:	213c      	movs	r1, #60	; 0x3c
 80010e4:	48b7      	ldr	r0, [pc, #732]	; (80013c4 <main+0x314>)
 80010e6:	f007 fd3f 	bl	8008b68 <HAL_TIM_Encoder_Start>

	// start PWM
  HAL_TIM_Base_Start(&htim3);
 80010ea:	48b7      	ldr	r0, [pc, #732]	; (80013c8 <main+0x318>)
 80010ec:	f007 fad0 	bl	8008690 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80010f0:	2100      	movs	r1, #0
 80010f2:	48b5      	ldr	r0, [pc, #724]	; (80013c8 <main+0x318>)
 80010f4:	f007 fbe2 	bl	80088bc <HAL_TIM_PWM_Start>

  ///Init Data
  ConverterUnitSystemStructureInit(&CUSSStruc);
 80010f8:	48b4      	ldr	r0, [pc, #720]	; (80013cc <main+0x31c>)
 80010fa:	f000 fdf7 	bl	8001cec <ConverterUnitSystemStructureInit>
  TrajectoryGenerationStructureInit(&TrjStruc, &CUSSStruc);
 80010fe:	49b3      	ldr	r1, [pc, #716]	; (80013cc <main+0x31c>)
 8001100:	48b3      	ldr	r0, [pc, #716]	; (80013d0 <main+0x320>)
 8001102:	f000 fe0d 	bl	8001d20 <TrajectoryGenerationStructureInit>

  StabilizerPIDLoad();
 8001106:	f001 f807 	bl	8002118 <StabilizerPIDLoad>
  LinkMovingPIDLoad();
 800110a:	f000 fead 	bl	8001e68 <LinkMovingPIDLoad>
  VelocityPurePIDLoad();
 800110e:	f001 f837 	bl	8002180 <VelocityPurePIDLoad>

//  VelocityPurePIDLoadNoMass();

  Encoder_SetHome_Position();
 8001112:	f000 fd6d 	bl	8001bf0 <Encoder_SetHome_Position>

  ///UART init
  UART2.huart = &huart2;
 8001116:	4baf      	ldr	r3, [pc, #700]	; (80013d4 <main+0x324>)
 8001118:	4aaf      	ldr	r2, [pc, #700]	; (80013d8 <main+0x328>)
 800111a:	601a      	str	r2, [r3, #0]
  UART2.RxLen = 255;
 800111c:	4bad      	ldr	r3, [pc, #692]	; (80013d4 <main+0x324>)
 800111e:	22ff      	movs	r2, #255	; 0xff
 8001120:	80da      	strh	r2, [r3, #6]
  UART2.TxLen = 255;
 8001122:	4bac      	ldr	r3, [pc, #688]	; (80013d4 <main+0x324>)
 8001124:	22ff      	movs	r2, #255	; 0xff
 8001126:	809a      	strh	r2, [r3, #4]
  UARTInit(&UART2);
 8001128:	48aa      	ldr	r0, [pc, #680]	; (80013d4 <main+0x324>)
 800112a:	f002 f8e7 	bl	80032fc <UARTInit>
  UARTResetStart(&UART2);
 800112e:	48a9      	ldr	r0, [pc, #676]	; (80013d4 <main+0x324>)
 8001130:	f002 f90c 	bl	800334c <UARTResetStart>

  HAL_Delay( 100 );
 8001134:	2064      	movs	r0, #100	; 0x64
 8001136:	f003 fce3 	bl	8004b00 <HAL_Delay>
  if (EndeffectorTestMode == 1)
 800113a:	4ba8      	ldr	r3, [pc, #672]	; (80013dc <main+0x32c>)
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	2b01      	cmp	r3, #1
 8001140:	d10c      	bne.n	800115c <main+0xac>
  {
	  while (1)
	  {
		  {
				uint8_t temp[1] = {0x45};
 8001142:	2345      	movs	r3, #69	; 0x45
 8001144:	713b      	strb	r3, [r7, #4]
				HAL_I2C_Master_Transmit_IT(&hi2c1, (0x23 << 1) , temp, 1);
 8001146:	1d3a      	adds	r2, r7, #4
 8001148:	2301      	movs	r3, #1
 800114a:	2146      	movs	r1, #70	; 0x46
 800114c:	48a4      	ldr	r0, [pc, #656]	; (80013e0 <main+0x330>)
 800114e:	f004 fe2d 	bl	8005dac <HAL_I2C_Master_Transmit_IT>
				HAL_Delay( 6000 );
 8001152:	f241 7070 	movw	r0, #6000	; 0x1770
 8001156:	f003 fcd3 	bl	8004b00 <HAL_Delay>
		  {
 800115a:	e7f2      	b.n	8001142 <main+0x92>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  int16_t inputChar = UARTReadChar(&UART2);
 800115c:	489d      	ldr	r0, [pc, #628]	; (80013d4 <main+0x324>)
 800115e:	f002 f919 	bl	8003394 <UARTReadChar>
 8001162:	4603      	mov	r3, r0
 8001164:	80fb      	strh	r3, [r7, #6]
	  if (inputChar != -1)
 8001166:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800116a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800116e:	d005      	beq.n	800117c <main+0xcc>
	  {
		  Munmunbot_Protocol(inputChar, &UART2);
 8001170:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001174:	4997      	ldr	r1, [pc, #604]	; (80013d4 <main+0x324>)
 8001176:	4618      	mov	r0, r3
 8001178:	f002 f9f2 	bl	8003560 <Munmunbot_Protocol>

	  }

	  switch (Munmunbot_State)
 800117c:	4b99      	ldr	r3, [pc, #612]	; (80013e4 <main+0x334>)
 800117e:	781b      	ldrb	r3, [r3, #0]
 8001180:	2b08      	cmp	r3, #8
 8001182:	f200 8177 	bhi.w	8001474 <main+0x3c4>
 8001186:	a201      	add	r2, pc, #4	; (adr r2, 800118c <main+0xdc>)
 8001188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118c:	080011b1 	.word	0x080011b1
 8001190:	080011df 	.word	0x080011df
 8001194:	080011fb 	.word	0x080011fb
 8001198:	08001215 	.word	0x08001215
 800119c:	0800122f 	.word	0x0800122f
 80011a0:	08001277 	.word	0x08001277
 80011a4:	08001305 	.word	0x08001305
 80011a8:	0800144d 	.word	0x0800144d
 80011ac:	0800145b 	.word	0x0800145b
	  {
	  	  case STATE_Disconnected:
	  		  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == 0)
 80011b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011b4:	488c      	ldr	r0, [pc, #560]	; (80013e8 <main+0x338>)
 80011b6:	f004 fb6d 	bl	8005894 <HAL_GPIO_ReadPin>
 80011ba:	4603      	mov	r3, r0
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d103      	bne.n	80011c8 <main+0x118>
	  		  {
	  			  LAMP_ON(0);
 80011c0:	2000      	movs	r0, #0
 80011c2:	f002 fe85 	bl	8003ed0 <LAMP_ON>
 80011c6:	e002      	b.n	80011ce <main+0x11e>
	  		  }
	  		  else
	  		  {
	  			  LAMP_ON(4);
 80011c8:	2004      	movs	r0, #4
 80011ca:	f002 fe81 	bl	8003ed0 <LAMP_ON>
	  		  }
	  		  UpdateMunmunBotState();
 80011ce:	f003 f8c9 	bl	8004364 <UpdateMunmunBotState>
	  		  sethomeTrigger = 0;
 80011d2:	4b86      	ldr	r3, [pc, #536]	; (80013ec <main+0x33c>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	701a      	strb	r2, [r3, #0]
	  		  Emergency_switch_trigger();
 80011d8:	f002 feea 	bl	8003fb0 <Emergency_switch_trigger>
	  		  break;
 80011dc:	e14a      	b.n	8001474 <main+0x3c4>

	  	  case STATE_Idle:
	  		  LAMP_ON(1);
 80011de:	2001      	movs	r0, #1
 80011e0:	f002 fe76 	bl	8003ed0 <LAMP_ON>
	  		  UpdateMunmunBotState();
 80011e4:	f003 f8be 	bl	8004364 <UpdateMunmunBotState>
//	  		  Stabilizing_the_LINK( StabilizePosition );
//	  		  Controlling_the_LINK_Velo( StabilizeVelocity );
	  		  if ( sethomeTrigger == 1 )
 80011e8:	4b80      	ldr	r3, [pc, #512]	; (80013ec <main+0x33c>)
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	2b01      	cmp	r3, #1
 80011ee:	d101      	bne.n	80011f4 <main+0x144>
	  		  {
	  			  Encoder_SetHome_Position();
 80011f0:	f000 fcfe 	bl	8001bf0 <Encoder_SetHome_Position>
	  		  }
	  		  Emergency_switch_trigger();
 80011f4:	f002 fedc 	bl	8003fb0 <Emergency_switch_trigger>
		  	  break;
 80011f8:	e13c      	b.n	8001474 <main+0x3c4>

	  	  case STATE_PrepareDATA:
	  		  sethomeTrigger = 0;
 80011fa:	4b7c      	ldr	r3, [pc, #496]	; (80013ec <main+0x33c>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	701a      	strb	r2, [r3, #0]
	  		  UpdateMunmunBotState();
 8001200:	f003 f8b0 	bl	8004364 <UpdateMunmunBotState>
	  		  LAMP_ON(2);
 8001204:	2002      	movs	r0, #2
 8001206:	f002 fe63 	bl	8003ed0 <LAMP_ON>
	  		  TrajectoryGenerationPrepareDATA();
 800120a:	f001 f825 	bl	8002258 <TrajectoryGenerationPrepareDATA>
	  		  Emergency_switch_trigger();
 800120e:	f002 fecf 	bl	8003fb0 <Emergency_switch_trigger>
		  	  break;
 8001212:	e12f      	b.n	8001474 <main+0x3c4>

	  	  case STATE_Calculation:
	  		  LAMP_ON(2);
 8001214:	2002      	movs	r0, #2
 8001216:	f002 fe5b 	bl	8003ed0 <LAMP_ON>
	  		  UpdateMunmunBotState();
 800121a:	f003 f8a3 	bl	8004364 <UpdateMunmunBotState>
	  		  TrajectoryGenerationCalculation();
 800121e:	f001 f977 	bl	8002510 <TrajectoryGenerationCalculation>
	  		  Munmunbot_State = STATE_Link_Moving;
 8001222:	4b70      	ldr	r3, [pc, #448]	; (80013e4 <main+0x334>)
 8001224:	2204      	movs	r2, #4
 8001226:	701a      	strb	r2, [r3, #0]
//				  PID_Reset();
//			 }



	  		  Emergency_switch_trigger();
 8001228:	f002 fec2 	bl	8003fb0 <Emergency_switch_trigger>
	  		  break;
 800122c:	e122      	b.n	8001474 <main+0x3c4>

	   	  case STATE_Link_Moving:
	   		  LAMP_ON(2);
 800122e:	2002      	movs	r0, #2
 8001230:	f002 fe4e 	bl	8003ed0 <LAMP_ON>
	   		  if (micros()-TrjStruc.Loop_Timestamp >=  TrjStruc.Loop_Period)
 8001234:	f000 fd40 	bl	8001cb8 <micros>
 8001238:	4b65      	ldr	r3, [pc, #404]	; (80013d0 <main+0x320>)
 800123a:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 800123e:	1a84      	subs	r4, r0, r2
 8001240:	eb61 0503 	sbc.w	r5, r1, r3
 8001244:	4b62      	ldr	r3, [pc, #392]	; (80013d0 <main+0x320>)
 8001246:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800124a:	4294      	cmp	r4, r2
 800124c:	eb75 0303 	sbcs.w	r3, r5, r3
 8001250:	d30e      	bcc.n	8001270 <main+0x1c0>
	   		  {
	   			  Controlling_the_LINK();
 8001252:	f002 ff07 	bl	8004064 <Controlling_the_LINK>


				  if (Moving_Link_Task_Flag == 1)
 8001256:	4b66      	ldr	r3, [pc, #408]	; (80013f0 <main+0x340>)
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2b01      	cmp	r3, #1
 800125c:	d108      	bne.n	8001270 <main+0x1c0>
				  {
					  Munmunbot_State = STATE_Stabilized_Link;
 800125e:	4b61      	ldr	r3, [pc, #388]	; (80013e4 <main+0x334>)
 8001260:	2205      	movs	r2, #5
 8001262:	701a      	strb	r2, [r3, #0]
					  StabilizePosition = TrjStruc.Desire_Theta;
 8001264:	4b5a      	ldr	r3, [pc, #360]	; (80013d0 <main+0x320>)
 8001266:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001268:	4a62      	ldr	r2, [pc, #392]	; (80013f4 <main+0x344>)
 800126a:	6013      	str	r3, [r2, #0]
					  PID_Reset();
 800126c:	f002 fdc0 	bl	8003df0 <PID_Reset>
				  }
	   		  }
	  		  Emergency_switch_trigger();
 8001270:	f002 fe9e 	bl	8003fb0 <Emergency_switch_trigger>
	  		  break;
 8001274:	e0fe      	b.n	8001474 <main+0x3c4>

	   	  case STATE_Stabilized_Link:
	   		  LAMP_ON(2);
 8001276:	2002      	movs	r0, #2
 8001278:	f002 fe2a 	bl	8003ed0 <LAMP_ON>
//	   		  Stabilizing_the_LINK( StabilizePosition );
	   		  HackTheLink( StabilizePosition );
 800127c:	4b5d      	ldr	r3, [pc, #372]	; (80013f4 <main+0x344>)
 800127e:	edd3 7a00 	vldr	s15, [r3]
 8001282:	eeb0 0a67 	vmov.f32	s0, s15
 8001286:	f002 ff55 	bl	8004134 <HackTheLink>
			  if ((PositionPIDController.OutputFeedback <= TrjStruc.Desire_Theta + AcceptableError) &&
 800128a:	4b5b      	ldr	r3, [pc, #364]	; (80013f8 <main+0x348>)
 800128c:	ed93 7a08 	vldr	s14, [r3, #32]
 8001290:	4b4f      	ldr	r3, [pc, #316]	; (80013d0 <main+0x320>)
 8001292:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8001296:	4b59      	ldr	r3, [pc, #356]	; (80013fc <main+0x34c>)
 8001298:	781b      	ldrb	r3, [r3, #0]
 800129a:	ee07 3a90 	vmov	s15, r3
 800129e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80012a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ae:	d826      	bhi.n	80012fe <main+0x24e>
					  (PositionPIDController.OutputFeedback >= TrjStruc.Desire_Theta - AcceptableError) &&
 80012b0:	4b51      	ldr	r3, [pc, #324]	; (80013f8 <main+0x348>)
 80012b2:	ed93 7a08 	vldr	s14, [r3, #32]
 80012b6:	4b46      	ldr	r3, [pc, #280]	; (80013d0 <main+0x320>)
 80012b8:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 80012bc:	4b4f      	ldr	r3, [pc, #316]	; (80013fc <main+0x34c>)
 80012be:	781b      	ldrb	r3, [r3, #0]
 80012c0:	ee07 3a90 	vmov	s15, r3
 80012c4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012c8:	ee76 7ae7 	vsub.f32	s15, s13, s15
			  if ((PositionPIDController.OutputFeedback <= TrjStruc.Desire_Theta + AcceptableError) &&
 80012cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d4:	db13      	blt.n	80012fe <main+0x24e>
					  (Moving_Link_Task_Flag == 1))
 80012d6:	4b46      	ldr	r3, [pc, #280]	; (80013f0 <main+0x340>)
 80012d8:	781b      	ldrb	r3, [r3, #0]
					  (PositionPIDController.OutputFeedback >= TrjStruc.Desire_Theta - AcceptableError) &&
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d10f      	bne.n	80012fe <main+0x24e>
			  {
				    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80012de:	4b3a      	ldr	r3, [pc, #232]	; (80013c8 <main+0x318>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	2200      	movs	r2, #0
 80012e4:	635a      	str	r2, [r3, #52]	; 0x34
					Munmunbot_State = STATE_Verified;
 80012e6:	4b3f      	ldr	r3, [pc, #252]	; (80013e4 <main+0x334>)
 80012e8:	2206      	movs	r2, #6
 80012ea:	701a      	strb	r2, [r3, #0]
					Verified_Timestamp = micros();
 80012ec:	f000 fce4 	bl	8001cb8 <micros>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	4942      	ldr	r1, [pc, #264]	; (8001400 <main+0x350>)
 80012f6:	e9c1 2300 	strd	r2, r3, [r1]
					PID_Reset();
 80012fa:	f002 fd79 	bl	8003df0 <PID_Reset>
			  }
	   		  Emergency_switch_trigger();
 80012fe:	f002 fe57 	bl	8003fb0 <Emergency_switch_trigger>
	   		  break;
 8001302:	e0b7      	b.n	8001474 <main+0x3c4>
	   	  case STATE_Verified:
	   	  {
	   		  LAMP_ON(2);
 8001304:	2002      	movs	r0, #2
 8001306:	f002 fde3 	bl	8003ed0 <LAMP_ON>
	   		  UpdateMunmunBotState();
 800130a:	f003 f82b 	bl	8004364 <UpdateMunmunBotState>
	   		  if ( micros()-Verified_Timestamp >= 0.5*1000000  )
 800130e:	f000 fcd3 	bl	8001cb8 <micros>
 8001312:	4b3b      	ldr	r3, [pc, #236]	; (8001400 <main+0x350>)
 8001314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001318:	ebb0 0802 	subs.w	r8, r0, r2
 800131c:	eb61 0903 	sbc.w	r9, r1, r3
 8001320:	4640      	mov	r0, r8
 8001322:	4649      	mov	r1, r9
 8001324:	f7ff f8de 	bl	80004e4 <__aeabi_ul2d>
 8001328:	a323      	add	r3, pc, #140	; (adr r3, 80013b8 <main+0x308>)
 800132a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800132e:	f7ff fb95 	bl	8000a5c <__aeabi_dcmpge>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	f000 8086 	beq.w	8001446 <main+0x396>
	   		  {

				  if ((PositionPIDController.OutputFeedback <= TrjStruc.Desire_Theta + AcceptableError) &&
 800133a:	4b2f      	ldr	r3, [pc, #188]	; (80013f8 <main+0x348>)
 800133c:	ed93 7a08 	vldr	s14, [r3, #32]
 8001340:	4b23      	ldr	r3, [pc, #140]	; (80013d0 <main+0x320>)
 8001342:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8001346:	4b2d      	ldr	r3, [pc, #180]	; (80013fc <main+0x34c>)
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	ee07 3a90 	vmov	s15, r3
 800134e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001352:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001356:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800135a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135e:	d86f      	bhi.n	8001440 <main+0x390>
						  (PositionPIDController.OutputFeedback >= TrjStruc.Desire_Theta - AcceptableError) &&
 8001360:	4b25      	ldr	r3, [pc, #148]	; (80013f8 <main+0x348>)
 8001362:	ed93 7a08 	vldr	s14, [r3, #32]
 8001366:	4b1a      	ldr	r3, [pc, #104]	; (80013d0 <main+0x320>)
 8001368:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 800136c:	4b23      	ldr	r3, [pc, #140]	; (80013fc <main+0x34c>)
 800136e:	781b      	ldrb	r3, [r3, #0]
 8001370:	ee07 3a90 	vmov	s15, r3
 8001374:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001378:	ee76 7ae7 	vsub.f32	s15, s13, s15
				  if ((PositionPIDController.OutputFeedback <= TrjStruc.Desire_Theta + AcceptableError) &&
 800137c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001384:	db5c      	blt.n	8001440 <main+0x390>
						  (Moving_Link_Task_Flag == 1))
 8001386:	4b1a      	ldr	r3, [pc, #104]	; (80013f0 <main+0x340>)
 8001388:	781b      	ldrb	r3, [r3, #0]
						  (PositionPIDController.OutputFeedback >= TrjStruc.Desire_Theta - AcceptableError) &&
 800138a:	2b01      	cmp	r3, #1
 800138c:	d158      	bne.n	8001440 <main+0x390>
				  {
					  if(MovingLinkMode == LMM_Set_Pos_Directly)
 800138e:	4b1d      	ldr	r3, [pc, #116]	; (8001404 <main+0x354>)
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	2b01      	cmp	r3, #1
 8001394:	d138      	bne.n	8001408 <main+0x358>
					  {
						Munmunbot_State = STATE_Idle;
 8001396:	4b13      	ldr	r3, [pc, #76]	; (80013e4 <main+0x334>)
 8001398:	2201      	movs	r2, #1
 800139a:	701a      	strb	r2, [r3, #0]
						MovingLinkMode = LMM_Not_Set;
 800139c:	4b19      	ldr	r3, [pc, #100]	; (8001404 <main+0x354>)
 800139e:	2200      	movs	r2, #0
 80013a0:	701a      	strb	r2, [r3, #0]
						StabilizePosition = TrjStruc.Desire_Theta;
 80013a2:	4b0b      	ldr	r3, [pc, #44]	; (80013d0 <main+0x320>)
 80013a4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80013a6:	4a13      	ldr	r2, [pc, #76]	; (80013f4 <main+0x344>)
 80013a8:	6013      	str	r3, [r2, #0]
						PID_Reset();
 80013aa:	f002 fd21 	bl	8003df0 <PID_Reset>
						ACK2Return(&UART2);
 80013ae:	4809      	ldr	r0, [pc, #36]	; (80013d4 <main+0x324>)
 80013b0:	f002 f8c4 	bl	800353c <ACK2Return>
 80013b4:	e03c      	b.n	8001430 <main+0x380>
 80013b6:	bf00      	nop
 80013b8:	00000000 	.word	0x00000000
 80013bc:	411e8480 	.word	0x411e8480
 80013c0:	20000140 	.word	0x20000140
 80013c4:	200000f8 	.word	0x200000f8
 80013c8:	20000188 	.word	0x20000188
 80013cc:	200005c0 	.word	0x200005c0
 80013d0:	20000530 	.word	0x20000530
 80013d4:	200002e0 	.word	0x200002e0
 80013d8:	200001d0 	.word	0x200001d0
 80013dc:	200005cd 	.word	0x200005cd
 80013e0:	200000a4 	.word	0x200000a4
 80013e4:	20000301 	.word	0x20000301
 80013e8:	40020400 	.word	0x40020400
 80013ec:	20000411 	.word	0x20000411
 80013f0:	20000410 	.word	0x20000410
 80013f4:	20000420 	.word	0x20000420
 80013f8:	20000430 	.word	0x20000430
 80013fc:	20000014 	.word	0x20000014
 8001400:	20000428 	.word	0x20000428
 8001404:	20000406 	.word	0x20000406
					  }

					  else if ((MovingLinkMode == LMM_Set_Goal_1_Station) || (MovingLinkMode == LMM_Set_Goal_n_Station))
 8001408:	4b27      	ldr	r3, [pc, #156]	; (80014a8 <main+0x3f8>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	2b02      	cmp	r3, #2
 800140e:	d003      	beq.n	8001418 <main+0x368>
 8001410:	4b25      	ldr	r3, [pc, #148]	; (80014a8 <main+0x3f8>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	2b03      	cmp	r3, #3
 8001416:	d10b      	bne.n	8001430 <main+0x380>
					  {
						Munmunbot_State = STATE_End_Effector_Working;
 8001418:	4b24      	ldr	r3, [pc, #144]	; (80014ac <main+0x3fc>)
 800141a:	2207      	movs	r2, #7
 800141c:	701a      	strb	r2, [r3, #0]
						GripperState = 0;
 800141e:	4b24      	ldr	r3, [pc, #144]	; (80014b0 <main+0x400>)
 8001420:	2200      	movs	r2, #0
 8001422:	701a      	strb	r2, [r3, #0]
						StabilizePosition = TrjStruc.Desire_Theta;
 8001424:	4b23      	ldr	r3, [pc, #140]	; (80014b4 <main+0x404>)
 8001426:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001428:	4a23      	ldr	r2, [pc, #140]	; (80014b8 <main+0x408>)
 800142a:	6013      	str	r3, [r2, #0]
						PID_Reset();
 800142c:	f002 fce0 	bl	8003df0 <PID_Reset>
					  }
					 __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001430:	4b22      	ldr	r3, [pc, #136]	; (80014bc <main+0x40c>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	2200      	movs	r2, #0
 8001436:	635a      	str	r2, [r3, #52]	; 0x34
					 Moving_Link_Task_Flag = 0;
 8001438:	4b21      	ldr	r3, [pc, #132]	; (80014c0 <main+0x410>)
 800143a:	2200      	movs	r2, #0
 800143c:	701a      	strb	r2, [r3, #0]
 800143e:	e002      	b.n	8001446 <main+0x396>
				  }
				  else
				  {
					  Munmunbot_State =  STATE_Stabilized_Link;
 8001440:	4b1a      	ldr	r3, [pc, #104]	; (80014ac <main+0x3fc>)
 8001442:	2205      	movs	r2, #5
 8001444:	701a      	strb	r2, [r3, #0]
				  }
	   		  }
	   		  Emergency_switch_trigger();
 8001446:	f002 fdb3 	bl	8003fb0 <Emergency_switch_trigger>
	   		  break;
 800144a:	e013      	b.n	8001474 <main+0x3c4>
	   	  }
	  	  case STATE_End_Effector_Working:
	  		  UpdateMunmunBotState();
 800144c:	f002 ff8a 	bl	8004364 <UpdateMunmunBotState>
	  		  EndEffectorWorkingState();
 8001450:	f002 ffa6 	bl	80043a0 <EndEffectorWorkingState>
	  		  Emergency_switch_trigger();
 8001454:	f002 fdac 	bl	8003fb0 <Emergency_switch_trigger>
	  		  break;
 8001458:	e00c      	b.n	8001474 <main+0x3c4>

	  	  case STATE_SetHome:
	  		  sethomeTrigger = 0;
 800145a:	4b1a      	ldr	r3, [pc, #104]	; (80014c4 <main+0x414>)
 800145c:	2200      	movs	r2, #0
 800145e:	701a      	strb	r2, [r3, #0]
	  		  LAMP_ON(2);
 8001460:	2002      	movs	r0, #2
 8001462:	f002 fd35 	bl	8003ed0 <LAMP_ON>
	  		  UpdateMunmunBotState();
 8001466:	f002 ff7d 	bl	8004364 <UpdateMunmunBotState>
	  		  SETHOME_StateMachine_Function();
 800146a:	f002 ff2f 	bl	80042cc <SETHOME_StateMachine_Function>
	  		  Emergency_switch_trigger();
 800146e:	f002 fd9f 	bl	8003fb0 <Emergency_switch_trigger>
	  		  break;
 8001472:	bf00      	nop

	  }

	  if ( pidSetZeroFlag != 0 )
 8001474:	4b14      	ldr	r3, [pc, #80]	; (80014c8 <main+0x418>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d010      	beq.n	800149e <main+0x3ee>
	  {
		  pidSetZeroFlag = 0;
 800147c:	4b12      	ldr	r3, [pc, #72]	; (80014c8 <main+0x418>)
 800147e:	2200      	movs	r2, #0
 8001480:	701a      	strb	r2, [r3, #0]
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001482:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <main+0x40c>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	2200      	movs	r2, #0
 8001488:	635a      	str	r2, [r3, #52]	; 0x34
		  TrjStruc.Start_Theta = PositionPIDController.OutputFeedback;  //set new start theta
 800148a:	4b10      	ldr	r3, [pc, #64]	; (80014cc <main+0x41c>)
 800148c:	6a1b      	ldr	r3, [r3, #32]
 800148e:	4a09      	ldr	r2, [pc, #36]	; (80014b4 <main+0x404>)
 8001490:	66d3      	str	r3, [r2, #108]	; 0x6c
		  TrjStruc.AngularVelocityDesire = 0;
 8001492:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <main+0x404>)
 8001494:	f04f 0200 	mov.w	r2, #0
 8001498:	625a      	str	r2, [r3, #36]	; 0x24
		  PID_Reset();
 800149a:	f002 fca9 	bl	8003df0 <PID_Reset>
	  }



	  UARTTxDumpBuffer(&UART2);
 800149e:	480c      	ldr	r0, [pc, #48]	; (80014d0 <main+0x420>)
 80014a0:	f001 ffa2 	bl	80033e8 <UARTTxDumpBuffer>
  {
 80014a4:	e65a      	b.n	800115c <main+0xac>
 80014a6:	bf00      	nop
 80014a8:	20000406 	.word	0x20000406
 80014ac:	20000301 	.word	0x20000301
 80014b0:	20000413 	.word	0x20000413
 80014b4:	20000530 	.word	0x20000530
 80014b8:	20000420 	.word	0x20000420
 80014bc:	20000188 	.word	0x20000188
 80014c0:	20000410 	.word	0x20000410
 80014c4:	20000411 	.word	0x20000411
 80014c8:	200002d4 	.word	0x200002d4
 80014cc:	20000430 	.word	0x20000430
 80014d0:	200002e0 	.word	0x200002e0

080014d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b094      	sub	sp, #80	; 0x50
 80014d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014da:	f107 0320 	add.w	r3, r7, #32
 80014de:	2230      	movs	r2, #48	; 0x30
 80014e0:	2100      	movs	r1, #0
 80014e2:	4618      	mov	r0, r3
 80014e4:	f009 fc06 	bl	800acf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014e8:	f107 030c 	add.w	r3, r7, #12
 80014ec:	2200      	movs	r2, #0
 80014ee:	601a      	str	r2, [r3, #0]
 80014f0:	605a      	str	r2, [r3, #4]
 80014f2:	609a      	str	r2, [r3, #8]
 80014f4:	60da      	str	r2, [r3, #12]
 80014f6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014f8:	2300      	movs	r3, #0
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	4b27      	ldr	r3, [pc, #156]	; (800159c <SystemClock_Config+0xc8>)
 80014fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001500:	4a26      	ldr	r2, [pc, #152]	; (800159c <SystemClock_Config+0xc8>)
 8001502:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001506:	6413      	str	r3, [r2, #64]	; 0x40
 8001508:	4b24      	ldr	r3, [pc, #144]	; (800159c <SystemClock_Config+0xc8>)
 800150a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001510:	60bb      	str	r3, [r7, #8]
 8001512:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001514:	2300      	movs	r3, #0
 8001516:	607b      	str	r3, [r7, #4]
 8001518:	4b21      	ldr	r3, [pc, #132]	; (80015a0 <SystemClock_Config+0xcc>)
 800151a:	681b      	ldr	r3, [r3, #0]
 800151c:	4a20      	ldr	r2, [pc, #128]	; (80015a0 <SystemClock_Config+0xcc>)
 800151e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001522:	6013      	str	r3, [r2, #0]
 8001524:	4b1e      	ldr	r3, [pc, #120]	; (80015a0 <SystemClock_Config+0xcc>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800152c:	607b      	str	r3, [r7, #4]
 800152e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001530:	2302      	movs	r3, #2
 8001532:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001534:	2301      	movs	r3, #1
 8001536:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001538:	2310      	movs	r3, #16
 800153a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800153c:	2302      	movs	r3, #2
 800153e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001540:	2300      	movs	r3, #0
 8001542:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001544:	2308      	movs	r3, #8
 8001546:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001548:	2364      	movs	r3, #100	; 0x64
 800154a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800154c:	2302      	movs	r3, #2
 800154e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001550:	2304      	movs	r3, #4
 8001552:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001554:	f107 0320 	add.w	r3, r7, #32
 8001558:	4618      	mov	r0, r3
 800155a:	f006 fbb1 	bl	8007cc0 <HAL_RCC_OscConfig>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001564:	f002 ff70 	bl	8004448 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001568:	230f      	movs	r3, #15
 800156a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800156c:	2302      	movs	r3, #2
 800156e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001574:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001578:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800157a:	2300      	movs	r3, #0
 800157c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800157e:	f107 030c 	add.w	r3, r7, #12
 8001582:	2103      	movs	r1, #3
 8001584:	4618      	mov	r0, r3
 8001586:	f006 fe13 	bl	80081b0 <HAL_RCC_ClockConfig>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001590:	f002 ff5a 	bl	8004448 <Error_Handler>
  }
}
 8001594:	bf00      	nop
 8001596:	3750      	adds	r7, #80	; 0x50
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	40023800 	.word	0x40023800
 80015a0:	40007000 	.word	0x40007000

080015a4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015a8:	4b13      	ldr	r3, [pc, #76]	; (80015f8 <MX_I2C1_Init+0x54>)
 80015aa:	4a14      	ldr	r2, [pc, #80]	; (80015fc <MX_I2C1_Init+0x58>)
 80015ac:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 10000;
 80015ae:	4b12      	ldr	r3, [pc, #72]	; (80015f8 <MX_I2C1_Init+0x54>)
 80015b0:	f242 7210 	movw	r2, #10000	; 0x2710
 80015b4:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80015b6:	4b10      	ldr	r3, [pc, #64]	; (80015f8 <MX_I2C1_Init+0x54>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80015bc:	4b0e      	ldr	r3, [pc, #56]	; (80015f8 <MX_I2C1_Init+0x54>)
 80015be:	2200      	movs	r2, #0
 80015c0:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80015c2:	4b0d      	ldr	r3, [pc, #52]	; (80015f8 <MX_I2C1_Init+0x54>)
 80015c4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015c8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80015ca:	4b0b      	ldr	r3, [pc, #44]	; (80015f8 <MX_I2C1_Init+0x54>)
 80015cc:	2200      	movs	r2, #0
 80015ce:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80015d0:	4b09      	ldr	r3, [pc, #36]	; (80015f8 <MX_I2C1_Init+0x54>)
 80015d2:	2200      	movs	r2, #0
 80015d4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80015d6:	4b08      	ldr	r3, [pc, #32]	; (80015f8 <MX_I2C1_Init+0x54>)
 80015d8:	2200      	movs	r2, #0
 80015da:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80015dc:	4b06      	ldr	r3, [pc, #24]	; (80015f8 <MX_I2C1_Init+0x54>)
 80015de:	2200      	movs	r2, #0
 80015e0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80015e2:	4805      	ldr	r0, [pc, #20]	; (80015f8 <MX_I2C1_Init+0x54>)
 80015e4:	f004 f9a0 	bl	8005928 <HAL_I2C_Init>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 80015ee:	f002 ff2b 	bl	8004448 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	200000a4 	.word	0x200000a4
 80015fc:	40005400 	.word	0x40005400

08001600 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b08c      	sub	sp, #48	; 0x30
 8001604:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001606:	f107 030c 	add.w	r3, r7, #12
 800160a:	2224      	movs	r2, #36	; 0x24
 800160c:	2100      	movs	r1, #0
 800160e:	4618      	mov	r0, r3
 8001610:	f009 fb70 	bl	800acf4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001614:	1d3b      	adds	r3, r7, #4
 8001616:	2200      	movs	r2, #0
 8001618:	601a      	str	r2, [r3, #0]
 800161a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800161c:	4b22      	ldr	r3, [pc, #136]	; (80016a8 <MX_TIM1_Init+0xa8>)
 800161e:	4a23      	ldr	r2, [pc, #140]	; (80016ac <MX_TIM1_Init+0xac>)
 8001620:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001622:	4b21      	ldr	r3, [pc, #132]	; (80016a8 <MX_TIM1_Init+0xa8>)
 8001624:	2200      	movs	r2, #0
 8001626:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001628:	4b1f      	ldr	r3, [pc, #124]	; (80016a8 <MX_TIM1_Init+0xa8>)
 800162a:	2200      	movs	r2, #0
 800162c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 24575;
 800162e:	4b1e      	ldr	r3, [pc, #120]	; (80016a8 <MX_TIM1_Init+0xa8>)
 8001630:	f645 72ff 	movw	r2, #24575	; 0x5fff
 8001634:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001636:	4b1c      	ldr	r3, [pc, #112]	; (80016a8 <MX_TIM1_Init+0xa8>)
 8001638:	2200      	movs	r2, #0
 800163a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800163c:	4b1a      	ldr	r3, [pc, #104]	; (80016a8 <MX_TIM1_Init+0xa8>)
 800163e:	2200      	movs	r2, #0
 8001640:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001642:	4b19      	ldr	r3, [pc, #100]	; (80016a8 <MX_TIM1_Init+0xa8>)
 8001644:	2200      	movs	r2, #0
 8001646:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001648:	2303      	movs	r3, #3
 800164a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800164c:	2300      	movs	r3, #0
 800164e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001650:	2301      	movs	r3, #1
 8001652:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001654:	2300      	movs	r3, #0
 8001656:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 2;
 8001658:	2302      	movs	r3, #2
 800165a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800165c:	2300      	movs	r3, #0
 800165e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001660:	2301      	movs	r3, #1
 8001662:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001664:	2300      	movs	r3, #0
 8001666:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001668:	2300      	movs	r3, #0
 800166a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 800166c:	f107 030c 	add.w	r3, r7, #12
 8001670:	4619      	mov	r1, r3
 8001672:	480d      	ldr	r0, [pc, #52]	; (80016a8 <MX_TIM1_Init+0xa8>)
 8001674:	f007 f9d2 	bl	8008a1c <HAL_TIM_Encoder_Init>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800167e:	f002 fee3 	bl	8004448 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001682:	2300      	movs	r3, #0
 8001684:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001686:	2300      	movs	r3, #0
 8001688:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800168a:	1d3b      	adds	r3, r7, #4
 800168c:	4619      	mov	r1, r3
 800168e:	4806      	ldr	r0, [pc, #24]	; (80016a8 <MX_TIM1_Init+0xa8>)
 8001690:	f008 f87e 	bl	8009790 <HAL_TIMEx_MasterConfigSynchronization>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 800169a:	f002 fed5 	bl	8004448 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800169e:	bf00      	nop
 80016a0:	3730      	adds	r7, #48	; 0x30
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	200000f8 	.word	0x200000f8
 80016ac:	40010000 	.word	0x40010000

080016b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016b6:	f107 0308 	add.w	r3, r7, #8
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	605a      	str	r2, [r3, #4]
 80016c0:	609a      	str	r2, [r3, #8]
 80016c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016c4:	463b      	mov	r3, r7
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80016cc:	4b1d      	ldr	r3, [pc, #116]	; (8001744 <MX_TIM2_Init+0x94>)
 80016ce:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80016d2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 80016d4:	4b1b      	ldr	r3, [pc, #108]	; (8001744 <MX_TIM2_Init+0x94>)
 80016d6:	2263      	movs	r2, #99	; 0x63
 80016d8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016da:	4b1a      	ldr	r3, [pc, #104]	; (8001744 <MX_TIM2_Init+0x94>)
 80016dc:	2200      	movs	r2, #0
 80016de:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80016e0:	4b18      	ldr	r3, [pc, #96]	; (8001744 <MX_TIM2_Init+0x94>)
 80016e2:	f04f 32ff 	mov.w	r2, #4294967295
 80016e6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016e8:	4b16      	ldr	r3, [pc, #88]	; (8001744 <MX_TIM2_Init+0x94>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ee:	4b15      	ldr	r3, [pc, #84]	; (8001744 <MX_TIM2_Init+0x94>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80016f4:	4813      	ldr	r0, [pc, #76]	; (8001744 <MX_TIM2_Init+0x94>)
 80016f6:	f006 ff7b 	bl	80085f0 <HAL_TIM_Base_Init>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d001      	beq.n	8001704 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001700:	f002 fea2 	bl	8004448 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001704:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001708:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800170a:	f107 0308 	add.w	r3, r7, #8
 800170e:	4619      	mov	r1, r3
 8001710:	480c      	ldr	r0, [pc, #48]	; (8001744 <MX_TIM2_Init+0x94>)
 8001712:	f007 fc81 	bl	8009018 <HAL_TIM_ConfigClockSource>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800171c:	f002 fe94 	bl	8004448 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001720:	2300      	movs	r3, #0
 8001722:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001724:	2300      	movs	r3, #0
 8001726:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001728:	463b      	mov	r3, r7
 800172a:	4619      	mov	r1, r3
 800172c:	4805      	ldr	r0, [pc, #20]	; (8001744 <MX_TIM2_Init+0x94>)
 800172e:	f008 f82f 	bl	8009790 <HAL_TIMEx_MasterConfigSynchronization>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001738:	f002 fe86 	bl	8004448 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800173c:	bf00      	nop
 800173e:	3718      	adds	r7, #24
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	20000140 	.word	0x20000140

08001748 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	b08e      	sub	sp, #56	; 0x38
 800174c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800174e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001752:	2200      	movs	r2, #0
 8001754:	601a      	str	r2, [r3, #0]
 8001756:	605a      	str	r2, [r3, #4]
 8001758:	609a      	str	r2, [r3, #8]
 800175a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800175c:	f107 0320 	add.w	r3, r7, #32
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001766:	1d3b      	adds	r3, r7, #4
 8001768:	2200      	movs	r2, #0
 800176a:	601a      	str	r2, [r3, #0]
 800176c:	605a      	str	r2, [r3, #4]
 800176e:	609a      	str	r2, [r3, #8]
 8001770:	60da      	str	r2, [r3, #12]
 8001772:	611a      	str	r2, [r3, #16]
 8001774:	615a      	str	r2, [r3, #20]
 8001776:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001778:	4b2c      	ldr	r3, [pc, #176]	; (800182c <MX_TIM3_Init+0xe4>)
 800177a:	4a2d      	ldr	r2, [pc, #180]	; (8001830 <MX_TIM3_Init+0xe8>)
 800177c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800177e:	4b2b      	ldr	r3, [pc, #172]	; (800182c <MX_TIM3_Init+0xe4>)
 8001780:	2200      	movs	r2, #0
 8001782:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001784:	4b29      	ldr	r3, [pc, #164]	; (800182c <MX_TIM3_Init+0xe4>)
 8001786:	2200      	movs	r2, #0
 8001788:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 800178a:	4b28      	ldr	r3, [pc, #160]	; (800182c <MX_TIM3_Init+0xe4>)
 800178c:	f242 7210 	movw	r2, #10000	; 0x2710
 8001790:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001792:	4b26      	ldr	r3, [pc, #152]	; (800182c <MX_TIM3_Init+0xe4>)
 8001794:	2200      	movs	r2, #0
 8001796:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001798:	4b24      	ldr	r3, [pc, #144]	; (800182c <MX_TIM3_Init+0xe4>)
 800179a:	2200      	movs	r2, #0
 800179c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800179e:	4823      	ldr	r0, [pc, #140]	; (800182c <MX_TIM3_Init+0xe4>)
 80017a0:	f006 ff26 	bl	80085f0 <HAL_TIM_Base_Init>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d001      	beq.n	80017ae <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80017aa:	f002 fe4d 	bl	8004448 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017b2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80017b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017b8:	4619      	mov	r1, r3
 80017ba:	481c      	ldr	r0, [pc, #112]	; (800182c <MX_TIM3_Init+0xe4>)
 80017bc:	f007 fc2c 	bl	8009018 <HAL_TIM_ConfigClockSource>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80017c6:	f002 fe3f 	bl	8004448 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80017ca:	4818      	ldr	r0, [pc, #96]	; (800182c <MX_TIM3_Init+0xe4>)
 80017cc:	f007 f81c 	bl	8008808 <HAL_TIM_PWM_Init>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d001      	beq.n	80017da <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80017d6:	f002 fe37 	bl	8004448 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017da:	2300      	movs	r3, #0
 80017dc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017de:	2300      	movs	r3, #0
 80017e0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80017e2:	f107 0320 	add.w	r3, r7, #32
 80017e6:	4619      	mov	r1, r3
 80017e8:	4810      	ldr	r0, [pc, #64]	; (800182c <MX_TIM3_Init+0xe4>)
 80017ea:	f007 ffd1 	bl	8009790 <HAL_TIMEx_MasterConfigSynchronization>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80017f4:	f002 fe28 	bl	8004448 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80017f8:	2360      	movs	r3, #96	; 0x60
 80017fa:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80017fc:	2300      	movs	r3, #0
 80017fe:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001800:	2300      	movs	r3, #0
 8001802:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001804:	2300      	movs	r3, #0
 8001806:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001808:	1d3b      	adds	r3, r7, #4
 800180a:	2200      	movs	r2, #0
 800180c:	4619      	mov	r1, r3
 800180e:	4807      	ldr	r0, [pc, #28]	; (800182c <MX_TIM3_Init+0xe4>)
 8001810:	f007 fb40 	bl	8008e94 <HAL_TIM_PWM_ConfigChannel>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d001      	beq.n	800181e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800181a:	f002 fe15 	bl	8004448 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800181e:	4803      	ldr	r0, [pc, #12]	; (800182c <MX_TIM3_Init+0xe4>)
 8001820:	f002 ff1c 	bl	800465c <HAL_TIM_MspPostInit>

}
 8001824:	bf00      	nop
 8001826:	3738      	adds	r7, #56	; 0x38
 8001828:	46bd      	mov	sp, r7
 800182a:	bd80      	pop	{r7, pc}
 800182c:	20000188 	.word	0x20000188
 8001830:	40000400 	.word	0x40000400

08001834 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001838:	4b12      	ldr	r3, [pc, #72]	; (8001884 <MX_USART2_UART_Init+0x50>)
 800183a:	4a13      	ldr	r2, [pc, #76]	; (8001888 <MX_USART2_UART_Init+0x54>)
 800183c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 512000;
 800183e:	4b11      	ldr	r3, [pc, #68]	; (8001884 <MX_USART2_UART_Init+0x50>)
 8001840:	f44f 22fa 	mov.w	r2, #512000	; 0x7d000
 8001844:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8001846:	4b0f      	ldr	r3, [pc, #60]	; (8001884 <MX_USART2_UART_Init+0x50>)
 8001848:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800184c:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800184e:	4b0d      	ldr	r3, [pc, #52]	; (8001884 <MX_USART2_UART_Init+0x50>)
 8001850:	2200      	movs	r2, #0
 8001852:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8001854:	4b0b      	ldr	r3, [pc, #44]	; (8001884 <MX_USART2_UART_Init+0x50>)
 8001856:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800185a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800185c:	4b09      	ldr	r3, [pc, #36]	; (8001884 <MX_USART2_UART_Init+0x50>)
 800185e:	220c      	movs	r2, #12
 8001860:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001862:	4b08      	ldr	r3, [pc, #32]	; (8001884 <MX_USART2_UART_Init+0x50>)
 8001864:	2200      	movs	r2, #0
 8001866:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001868:	4b06      	ldr	r3, [pc, #24]	; (8001884 <MX_USART2_UART_Init+0x50>)
 800186a:	2200      	movs	r2, #0
 800186c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800186e:	4805      	ldr	r0, [pc, #20]	; (8001884 <MX_USART2_UART_Init+0x50>)
 8001870:	f008 f810 	bl	8009894 <HAL_UART_Init>
 8001874:	4603      	mov	r3, r0
 8001876:	2b00      	cmp	r3, #0
 8001878:	d001      	beq.n	800187e <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 800187a:	f002 fde5 	bl	8004448 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	200001d0 	.word	0x200001d0
 8001888:	40004400 	.word	0x40004400

0800188c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001892:	2300      	movs	r3, #0
 8001894:	607b      	str	r3, [r7, #4]
 8001896:	4b10      	ldr	r3, [pc, #64]	; (80018d8 <MX_DMA_Init+0x4c>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	4a0f      	ldr	r2, [pc, #60]	; (80018d8 <MX_DMA_Init+0x4c>)
 800189c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018a0:	6313      	str	r3, [r2, #48]	; 0x30
 80018a2:	4b0d      	ldr	r3, [pc, #52]	; (80018d8 <MX_DMA_Init+0x4c>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018a6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018aa:	607b      	str	r3, [r7, #4]
 80018ac:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2100      	movs	r1, #0
 80018b2:	2010      	movs	r0, #16
 80018b4:	f003 fa23 	bl	8004cfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80018b8:	2010      	movs	r0, #16
 80018ba:	f003 fa3c 	bl	8004d36 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80018be:	2200      	movs	r2, #0
 80018c0:	2100      	movs	r1, #0
 80018c2:	2011      	movs	r0, #17
 80018c4:	f003 fa1b 	bl	8004cfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80018c8:	2011      	movs	r0, #17
 80018ca:	f003 fa34 	bl	8004d36 <HAL_NVIC_EnableIRQ>

}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40023800 	.word	0x40023800

080018dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b08a      	sub	sp, #40	; 0x28
 80018e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e2:	f107 0314 	add.w	r3, r7, #20
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	60da      	str	r2, [r3, #12]
 80018f0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	613b      	str	r3, [r7, #16]
 80018f6:	4b60      	ldr	r3, [pc, #384]	; (8001a78 <MX_GPIO_Init+0x19c>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	4a5f      	ldr	r2, [pc, #380]	; (8001a78 <MX_GPIO_Init+0x19c>)
 80018fc:	f043 0304 	orr.w	r3, r3, #4
 8001900:	6313      	str	r3, [r2, #48]	; 0x30
 8001902:	4b5d      	ldr	r3, [pc, #372]	; (8001a78 <MX_GPIO_Init+0x19c>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001906:	f003 0304 	and.w	r3, r3, #4
 800190a:	613b      	str	r3, [r7, #16]
 800190c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800190e:	2300      	movs	r3, #0
 8001910:	60fb      	str	r3, [r7, #12]
 8001912:	4b59      	ldr	r3, [pc, #356]	; (8001a78 <MX_GPIO_Init+0x19c>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001916:	4a58      	ldr	r2, [pc, #352]	; (8001a78 <MX_GPIO_Init+0x19c>)
 8001918:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800191c:	6313      	str	r3, [r2, #48]	; 0x30
 800191e:	4b56      	ldr	r3, [pc, #344]	; (8001a78 <MX_GPIO_Init+0x19c>)
 8001920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001926:	60fb      	str	r3, [r7, #12]
 8001928:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800192a:	2300      	movs	r3, #0
 800192c:	60bb      	str	r3, [r7, #8]
 800192e:	4b52      	ldr	r3, [pc, #328]	; (8001a78 <MX_GPIO_Init+0x19c>)
 8001930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001932:	4a51      	ldr	r2, [pc, #324]	; (8001a78 <MX_GPIO_Init+0x19c>)
 8001934:	f043 0301 	orr.w	r3, r3, #1
 8001938:	6313      	str	r3, [r2, #48]	; 0x30
 800193a:	4b4f      	ldr	r3, [pc, #316]	; (8001a78 <MX_GPIO_Init+0x19c>)
 800193c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800193e:	f003 0301 	and.w	r3, r3, #1
 8001942:	60bb      	str	r3, [r7, #8]
 8001944:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	607b      	str	r3, [r7, #4]
 800194a:	4b4b      	ldr	r3, [pc, #300]	; (8001a78 <MX_GPIO_Init+0x19c>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	4a4a      	ldr	r2, [pc, #296]	; (8001a78 <MX_GPIO_Init+0x19c>)
 8001950:	f043 0302 	orr.w	r3, r3, #2
 8001954:	6313      	str	r3, [r2, #48]	; 0x30
 8001956:	4b48      	ldr	r3, [pc, #288]	; (8001a78 <MX_GPIO_Init+0x19c>)
 8001958:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195a:	f003 0302 	and.w	r3, r3, #2
 800195e:	607b      	str	r3, [r7, #4]
 8001960:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001962:	2200      	movs	r2, #0
 8001964:	2120      	movs	r1, #32
 8001966:	4845      	ldr	r0, [pc, #276]	; (8001a7c <MX_GPIO_Init+0x1a0>)
 8001968:	f003 ffac 	bl	80058c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Lamp1_Pin|Lamp2_Pin, GPIO_PIN_SET);
 800196c:	2201      	movs	r2, #1
 800196e:	2106      	movs	r1, #6
 8001970:	4843      	ldr	r0, [pc, #268]	; (8001a80 <MX_GPIO_Init+0x1a4>)
 8001972:	f003 ffa7 	bl	80058c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Motor_DIR_GPIO_Port, Motor_DIR_Pin, GPIO_PIN_RESET);
 8001976:	2200      	movs	r2, #0
 8001978:	2180      	movs	r1, #128	; 0x80
 800197a:	4842      	ldr	r0, [pc, #264]	; (8001a84 <MX_GPIO_Init+0x1a8>)
 800197c:	f003 ffa2 	bl	80058c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Lamp3_GPIO_Port, Lamp3_Pin, GPIO_PIN_SET);
 8001980:	2201      	movs	r2, #1
 8001982:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001986:	483d      	ldr	r0, [pc, #244]	; (8001a7c <MX_GPIO_Init+0x1a0>)
 8001988:	f003 ff9c 	bl	80058c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800198c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001990:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001992:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001996:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800199c:	f107 0314 	add.w	r3, r7, #20
 80019a0:	4619      	mov	r1, r3
 80019a2:	4838      	ldr	r0, [pc, #224]	; (8001a84 <MX_GPIO_Init+0x1a8>)
 80019a4:	f003 fdf2 	bl	800558c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Lamp3_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Lamp3_Pin;
 80019a8:	f44f 6302 	mov.w	r3, #2080	; 0x820
 80019ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ae:	2301      	movs	r3, #1
 80019b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b2:	2300      	movs	r3, #0
 80019b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019b6:	2300      	movs	r3, #0
 80019b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ba:	f107 0314 	add.w	r3, r7, #20
 80019be:	4619      	mov	r1, r3
 80019c0:	482e      	ldr	r0, [pc, #184]	; (8001a7c <MX_GPIO_Init+0x1a0>)
 80019c2:	f003 fde3 	bl	800558c <HAL_GPIO_Init>

  /*Configure GPIO pins : Lamp1_Pin Lamp2_Pin */
  GPIO_InitStruct.Pin = Lamp1_Pin|Lamp2_Pin;
 80019c6:	2306      	movs	r3, #6
 80019c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ca:	2301      	movs	r3, #1
 80019cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d2:	2300      	movs	r3, #0
 80019d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d6:	f107 0314 	add.w	r3, r7, #20
 80019da:	4619      	mov	r1, r3
 80019dc:	4828      	ldr	r0, [pc, #160]	; (8001a80 <MX_GPIO_Init+0x1a4>)
 80019de:	f003 fdd5 	bl	800558c <HAL_GPIO_Init>

  /*Configure GPIO pin : Emergency_Switch_Signal_Pin */
  GPIO_InitStruct.Pin = Emergency_Switch_Signal_Pin;
 80019e2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019e8:	2300      	movs	r3, #0
 80019ea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80019ec:	2302      	movs	r3, #2
 80019ee:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Emergency_Switch_Signal_GPIO_Port, &GPIO_InitStruct);
 80019f0:	f107 0314 	add.w	r3, r7, #20
 80019f4:	4619      	mov	r1, r3
 80019f6:	4822      	ldr	r0, [pc, #136]	; (8001a80 <MX_GPIO_Init+0x1a4>)
 80019f8:	f003 fdc8 	bl	800558c <HAL_GPIO_Init>

  /*Configure GPIO pin : Index_Signal_Pin */
  GPIO_InitStruct.Pin = Index_Signal_Pin;
 80019fc:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a02:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001a06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Index_Signal_GPIO_Port, &GPIO_InitStruct);
 8001a0c:	f107 0314 	add.w	r3, r7, #20
 8001a10:	4619      	mov	r1, r3
 8001a12:	481b      	ldr	r0, [pc, #108]	; (8001a80 <MX_GPIO_Init+0x1a4>)
 8001a14:	f003 fdba 	bl	800558c <HAL_GPIO_Init>

  /*Configure GPIO pin : Motor_DIR_Pin */
  GPIO_InitStruct.Pin = Motor_DIR_Pin;
 8001a18:	2380      	movs	r3, #128	; 0x80
 8001a1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a20:	2300      	movs	r3, #0
 8001a22:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a24:	2300      	movs	r3, #0
 8001a26:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Motor_DIR_GPIO_Port, &GPIO_InitStruct);
 8001a28:	f107 0314 	add.w	r3, r7, #20
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	4815      	ldr	r0, [pc, #84]	; (8001a84 <MX_GPIO_Init+0x1a8>)
 8001a30:	f003 fdac 	bl	800558c <HAL_GPIO_Init>

  /*Configure GPIO pin : LimitSwitchSignal_Pin */
  GPIO_InitStruct.Pin = LimitSwitchSignal_Pin;
 8001a34:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001a3a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001a3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a40:	2300      	movs	r3, #0
 8001a42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LimitSwitchSignal_GPIO_Port, &GPIO_InitStruct);
 8001a44:	f107 0314 	add.w	r3, r7, #20
 8001a48:	4619      	mov	r1, r3
 8001a4a:	480e      	ldr	r0, [pc, #56]	; (8001a84 <MX_GPIO_Init+0x1a8>)
 8001a4c:	f003 fd9e 	bl	800558c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001a50:	2200      	movs	r2, #0
 8001a52:	2100      	movs	r1, #0
 8001a54:	2017      	movs	r0, #23
 8001a56:	f003 f952 	bl	8004cfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001a5a:	2017      	movs	r0, #23
 8001a5c:	f003 f96b 	bl	8004d36 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001a60:	2200      	movs	r2, #0
 8001a62:	2100      	movs	r1, #0
 8001a64:	2028      	movs	r0, #40	; 0x28
 8001a66:	f003 f94a 	bl	8004cfe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001a6a:	2028      	movs	r0, #40	; 0x28
 8001a6c:	f003 f963 	bl	8004d36 <HAL_NVIC_EnableIRQ>

}
 8001a70:	bf00      	nop
 8001a72:	3728      	adds	r7, #40	; 0x28
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}
 8001a78:	40023800 	.word	0x40023800
 8001a7c:	40020000 	.word	0x40020000
 8001a80:	40020400 	.word	0x40020400
 8001a84:	40020800 	.word	0x40020800

08001a88 <EncoderVelocityAndPosition_Update>:
#define  HTIM_ENCODER htim1
#define  MAX_SUBPOSITION_OVERFLOW 12288
#define  MAX_ENCODER_PERIOD 24576

void EncoderVelocityAndPosition_Update()
{
 8001a88:	b5b0      	push	{r4, r5, r7, lr}
 8001a8a:	ed2d 8b02 	vpush	{d8}
 8001a8e:	b08a      	sub	sp, #40	; 0x28
 8001a90:	af00      	add	r7, sp, #0

	static float EncoderLastVelocity = 0;
	static float Velocity_Output = 0;
	static float Acceration_Output = 0;
	//read data
	uint32_t EncoderNowPosition = HTIM_ENCODER.Instance->CNT;
 8001a92:	4b49      	ldr	r3, [pc, #292]	; (8001bb8 <EncoderVelocityAndPosition_Update+0x130>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a98:	627b      	str	r3, [r7, #36]	; 0x24
	uint64_t EncoderNowTimestamp = micros();
 8001a9a:	f000 f90d 	bl	8001cb8 <micros>
 8001a9e:	e9c7 0106 	strd	r0, r1, [r7, #24]

	int32_t EncoderPositionDiff;
	float EncoderVelocityDiff;
	uint64_t EncoderTimeDiff;

	EncoderTimeDiff = EncoderNowTimestamp - EncoderLastTimestamp;
 8001aa2:	4b46      	ldr	r3, [pc, #280]	; (8001bbc <EncoderVelocityAndPosition_Update+0x134>)
 8001aa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aa8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001aac:	1a84      	subs	r4, r0, r2
 8001aae:	eb61 0503 	sbc.w	r5, r1, r3
 8001ab2:	e9c7 4504 	strd	r4, r5, [r7, #16]
	EncoderPositionDiff = EncoderNowPosition - EncoderLastPosition;
 8001ab6:	4b42      	ldr	r3, [pc, #264]	; (8001bc0 <EncoderVelocityAndPosition_Update+0x138>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	60fb      	str	r3, [r7, #12]

	//Update Position and time
	EncoderLastPosition = EncoderNowPosition;
 8001ac0:	4a3f      	ldr	r2, [pc, #252]	; (8001bc0 <EncoderVelocityAndPosition_Update+0x138>)
 8001ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac4:	6013      	str	r3, [r2, #0]
	EncoderLastTimestamp = EncoderNowTimestamp;
 8001ac6:	493d      	ldr	r1, [pc, #244]	; (8001bbc <EncoderVelocityAndPosition_Update+0x134>)
 8001ac8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001acc:	e9c1 2300 	strd	r2, r3, [r1]

	//Calculate velocity and Encoder Pos
	PositionPIDController.OutputFeedback = EncoderNowPosition;
 8001ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ad2:	ee07 3a90 	vmov	s15, r3
 8001ad6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ada:	4b3a      	ldr	r3, [pc, #232]	; (8001bc4 <EncoderVelocityAndPosition_Update+0x13c>)
 8001adc:	edc3 7a08 	vstr	s15, [r3, #32]
	StabilizerPIDController.OutputFeedback = EncoderNowPosition;
 8001ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ae2:	ee07 3a90 	vmov	s15, r3
 8001ae6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001aea:	4b37      	ldr	r3, [pc, #220]	; (8001bc8 <EncoderVelocityAndPosition_Update+0x140>)
 8001aec:	edc3 7a08 	vstr	s15, [r3, #32]
	// LPF
	Velocity_Output = (EncoderPositionDiff * 1000000) / (float) EncoderTimeDiff;  /// Pulse per second
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	4a36      	ldr	r2, [pc, #216]	; (8001bcc <EncoderVelocityAndPosition_Update+0x144>)
 8001af4:	fb02 f303 	mul.w	r3, r2, r3
 8001af8:	ee07 3a90 	vmov	s15, r3
 8001afc:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001b00:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b04:	f7ff f90c 	bl	8000d20 <__aeabi_ul2f>
 8001b08:	ee07 0a10 	vmov	s14, r0
 8001b0c:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001b10:	4b2f      	ldr	r3, [pc, #188]	; (8001bd0 <EncoderVelocityAndPosition_Update+0x148>)
 8001b12:	edc3 7a00 	vstr	s15, [r3]
	VelocityPIDController.OutputFeedback = (Velocity_Output + (VelocityPIDController.OutputFeedback*299))/300.0;
 8001b16:	4b2f      	ldr	r3, [pc, #188]	; (8001bd4 <EncoderVelocityAndPosition_Update+0x14c>)
 8001b18:	edd3 7a08 	vldr	s15, [r3, #32]
 8001b1c:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8001bd8 <EncoderVelocityAndPosition_Update+0x150>
 8001b20:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b24:	4b2a      	ldr	r3, [pc, #168]	; (8001bd0 <EncoderVelocityAndPosition_Update+0x148>)
 8001b26:	edd3 7a00 	vldr	s15, [r3]
 8001b2a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b2e:	eddf 6a2b 	vldr	s13, [pc, #172]	; 8001bdc <EncoderVelocityAndPosition_Update+0x154>
 8001b32:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b36:	4b27      	ldr	r3, [pc, #156]	; (8001bd4 <EncoderVelocityAndPosition_Update+0x14c>)
 8001b38:	edc3 7a08 	vstr	s15, [r3, #32]
//	VelocityPIDController.OutputFeedback = (Velocity_Output + (VelocityPIDController.OutputFeedback*49))/50.0;

	float EncoderNowVelocity = VelocityPIDController.OutputFeedback;
 8001b3c:	4b25      	ldr	r3, [pc, #148]	; (8001bd4 <EncoderVelocityAndPosition_Update+0x14c>)
 8001b3e:	6a1b      	ldr	r3, [r3, #32]
 8001b40:	60bb      	str	r3, [r7, #8]

	EncoderVelocityDiff = EncoderNowVelocity - EncoderLastVelocity;
 8001b42:	4b27      	ldr	r3, [pc, #156]	; (8001be0 <EncoderVelocityAndPosition_Update+0x158>)
 8001b44:	edd3 7a00 	vldr	s15, [r3]
 8001b48:	ed97 7a02 	vldr	s14, [r7, #8]
 8001b4c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b50:	edc7 7a01 	vstr	s15, [r7, #4]
	EncoderLastVelocity = VelocityPIDController.OutputFeedback;
 8001b54:	4b1f      	ldr	r3, [pc, #124]	; (8001bd4 <EncoderVelocityAndPosition_Update+0x14c>)
 8001b56:	6a1b      	ldr	r3, [r3, #32]
 8001b58:	4a21      	ldr	r2, [pc, #132]	; (8001be0 <EncoderVelocityAndPosition_Update+0x158>)
 8001b5a:	6013      	str	r3, [r2, #0]

	Acceration_Output = ( EncoderVelocityDiff * 1000000)  / (float) EncoderTimeDiff;
 8001b5c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b60:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8001be4 <EncoderVelocityAndPosition_Update+0x15c>
 8001b64:	ee27 8a87 	vmul.f32	s16, s15, s14
 8001b68:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b6c:	f7ff f8d8 	bl	8000d20 <__aeabi_ul2f>
 8001b70:	ee07 0a10 	vmov	s14, r0
 8001b74:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001b78:	4b1b      	ldr	r3, [pc, #108]	; (8001be8 <EncoderVelocityAndPosition_Update+0x160>)
 8001b7a:	edc3 7a00 	vstr	s15, [r3]
	Acceration_Output = (Acceration_Output + (EstimatedAngularAcceration*299))/300.0;
 8001b7e:	4b1b      	ldr	r3, [pc, #108]	; (8001bec <EncoderVelocityAndPosition_Update+0x164>)
 8001b80:	edd3 7a00 	vldr	s15, [r3]
 8001b84:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001bd8 <EncoderVelocityAndPosition_Update+0x150>
 8001b88:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001b8c:	4b16      	ldr	r3, [pc, #88]	; (8001be8 <EncoderVelocityAndPosition_Update+0x160>)
 8001b8e:	edd3 7a00 	vldr	s15, [r3]
 8001b92:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b96:	eddf 6a11 	vldr	s13, [pc, #68]	; 8001bdc <EncoderVelocityAndPosition_Update+0x154>
 8001b9a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b9e:	4b12      	ldr	r3, [pc, #72]	; (8001be8 <EncoderVelocityAndPosition_Update+0x160>)
 8001ba0:	edc3 7a00 	vstr	s15, [r3]
//	Acceration_Output = (Acceration_Output + (EstimatedAngularAcceration*49))/50.0;
	EstimatedAngularAcceration = ( Acceration_Output );
 8001ba4:	4b10      	ldr	r3, [pc, #64]	; (8001be8 <EncoderVelocityAndPosition_Update+0x160>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a10      	ldr	r2, [pc, #64]	; (8001bec <EncoderVelocityAndPosition_Update+0x164>)
 8001baa:	6013      	str	r3, [r2, #0]

}
 8001bac:	bf00      	nop
 8001bae:	3728      	adds	r7, #40	; 0x28
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	ecbd 8b02 	vpop	{d8}
 8001bb6:	bdb0      	pop	{r4, r5, r7, pc}
 8001bb8:	200000f8 	.word	0x200000f8
 8001bbc:	200005d8 	.word	0x200005d8
 8001bc0:	200005e0 	.word	0x200005e0
 8001bc4:	20000430 	.word	0x20000430
 8001bc8:	200004f0 	.word	0x200004f0
 8001bcc:	000f4240 	.word	0x000f4240
 8001bd0:	200005e4 	.word	0x200005e4
 8001bd4:	20000470 	.word	0x20000470
 8001bd8:	43958000 	.word	0x43958000
 8001bdc:	43960000 	.word	0x43960000
 8001be0:	200005e8 	.word	0x200005e8
 8001be4:	49742400 	.word	0x49742400
 8001be8:	200005ec 	.word	0x200005ec
 8001bec:	200005d0 	.word	0x200005d0

08001bf0 <Encoder_SetHome_Position>:


void Encoder_SetHome_Position()
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
	HTIM_ENCODER.Instance->CNT = CUSSStruc.PPRxQEI;
 8001bf4:	4b09      	ldr	r3, [pc, #36]	; (8001c1c <Encoder_SetHome_Position+0x2c>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	4a09      	ldr	r2, [pc, #36]	; (8001c20 <Encoder_SetHome_Position+0x30>)
 8001bfa:	6852      	ldr	r2, [r2, #4]
 8001bfc:	625a      	str	r2, [r3, #36]	; 0x24
	StabilizePosition = CUSSStruc.PPRxQEI;
 8001bfe:	4b08      	ldr	r3, [pc, #32]	; (8001c20 <Encoder_SetHome_Position+0x30>)
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	ee07 3a90 	vmov	s15, r3
 8001c06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c0a:	4b06      	ldr	r3, [pc, #24]	; (8001c24 <Encoder_SetHome_Position+0x34>)
 8001c0c:	edc3 7a00 	vstr	s15, [r3]
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	200000f8 	.word	0x200000f8
 8001c20:	200005c0 	.word	0x200005c0
 8001c24:	20000420 	.word	0x20000420

08001c28 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c28:	b4b0      	push	{r4, r5, r7}
 8001c2a:	b083      	sub	sp, #12
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	4a08      	ldr	r2, [pc, #32]	; (8001c54 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d108      	bne.n	8001c4a <HAL_TIM_PeriodElapsedCallback+0x22>
	{
		_micros += 4294967295;
 8001c38:	4b07      	ldr	r3, [pc, #28]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c3e:	1e54      	subs	r4, r2, #1
 8001c40:	f143 0500 	adc.w	r5, r3, #0
 8001c44:	4b04      	ldr	r3, [pc, #16]	; (8001c58 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001c46:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 8001c4a:	bf00      	nop
 8001c4c:	370c      	adds	r7, #12
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bcb0      	pop	{r4, r5, r7}
 8001c52:	4770      	bx	lr
 8001c54:	20000140 	.word	0x20000140
 8001c58:	200002d8 	.word	0x200002d8

08001c5c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	4603      	mov	r3, r0
 8001c64:	80fb      	strh	r3, [r7, #6]
    if ((GPIO_Pin == GPIO_PIN_8))  //13 -> BlueButton, 8 -> Limitswitch
 8001c66:	88fb      	ldrh	r3, [r7, #6]
 8001c68:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001c6c:	d10a      	bne.n	8001c84 <HAL_GPIO_EXTI_Callback+0x28>
	{
    	if (Munmunbot_State == STATE_SetHome)
 8001c6e:	4b10      	ldr	r3, [pc, #64]	; (8001cb0 <HAL_GPIO_EXTI_Callback+0x54>)
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	2b08      	cmp	r3, #8
 8001c74:	d106      	bne.n	8001c84 <HAL_GPIO_EXTI_Callback+0x28>
    	{
    		if (SethomeMode == SetHomeState_1)
 8001c76:	4b0f      	ldr	r3, [pc, #60]	; (8001cb4 <HAL_GPIO_EXTI_Callback+0x58>)
 8001c78:	781b      	ldrb	r3, [r3, #0]
 8001c7a:	2b01      	cmp	r3, #1
 8001c7c:	d102      	bne.n	8001c84 <HAL_GPIO_EXTI_Callback+0x28>
    		{
//    			Encoder_SetHome_Position();
    			SethomeMode = SetHomeState_2;
 8001c7e:	4b0d      	ldr	r3, [pc, #52]	; (8001cb4 <HAL_GPIO_EXTI_Callback+0x58>)
 8001c80:	2202      	movs	r2, #2
 8001c82:	701a      	strb	r2, [r3, #0]
//    			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);
//				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
    		}
    	}
	}
    if (GPIO_Pin == GPIO_PIN_13)  //13 -> BlueButton, 8 -> Limitswitch
 8001c84:	88fb      	ldrh	r3, [r7, #6]
 8001c86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c8a:	d10a      	bne.n	8001ca2 <HAL_GPIO_EXTI_Callback+0x46>
	{
    	if (Munmunbot_State == STATE_SetHome)
 8001c8c:	4b08      	ldr	r3, [pc, #32]	; (8001cb0 <HAL_GPIO_EXTI_Callback+0x54>)
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	2b08      	cmp	r3, #8
 8001c92:	d106      	bne.n	8001ca2 <HAL_GPIO_EXTI_Callback+0x46>
    	{
    		if (SethomeMode == SetHomeState_1)
 8001c94:	4b07      	ldr	r3, [pc, #28]	; (8001cb4 <HAL_GPIO_EXTI_Callback+0x58>)
 8001c96:	781b      	ldrb	r3, [r3, #0]
 8001c98:	2b01      	cmp	r3, #1
 8001c9a:	d102      	bne.n	8001ca2 <HAL_GPIO_EXTI_Callback+0x46>
    		{
//    			Encoder_SetHome_Position();
    			SethomeMode = SetHomeState_2;
 8001c9c:	4b05      	ldr	r3, [pc, #20]	; (8001cb4 <HAL_GPIO_EXTI_Callback+0x58>)
 8001c9e:	2202      	movs	r2, #2
 8001ca0:	701a      	strb	r2, [r3, #0]
    	}

	}


}
 8001ca2:	bf00      	nop
 8001ca4:	370c      	adds	r7, #12
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	20000301 	.word	0x20000301
 8001cb4:	20000302 	.word	0x20000302

08001cb8 <micros>:

uint64_t micros()
{
 8001cb8:	b4b0      	push	{r4, r5, r7}
 8001cba:	af00      	add	r7, sp, #0
	return _micros + htim2.Instance->CNT;
 8001cbc:	4b09      	ldr	r3, [pc, #36]	; (8001ce4 <micros+0x2c>)
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	4611      	mov	r1, r2
 8001cc8:	4b07      	ldr	r3, [pc, #28]	; (8001ce8 <micros+0x30>)
 8001cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cce:	1884      	adds	r4, r0, r2
 8001cd0:	eb41 0503 	adc.w	r5, r1, r3
 8001cd4:	4622      	mov	r2, r4
 8001cd6:	462b      	mov	r3, r5
}
 8001cd8:	4610      	mov	r0, r2
 8001cda:	4619      	mov	r1, r3
 8001cdc:	46bd      	mov	sp, r7
 8001cde:	bcb0      	pop	{r4, r5, r7}
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	20000140 	.word	0x20000140
 8001ce8:	200002d8 	.word	0x200002d8

08001cec <ConverterUnitSystemStructureInit>:

void ConverterUnitSystemStructureInit(ConverterUnitSystemStructure *CUSSvar)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
	CUSSvar->PPR = 2048;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001cfa:	601a      	str	r2, [r3, #0]
	CUSSvar->PPRxQEI = CUSSvar->PPR * 4;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	009a      	lsls	r2, r3, #2
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	605a      	str	r2, [r3, #4]
	CUSSvar->RPMp = 10;
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	4a03      	ldr	r2, [pc, #12]	; (8001d18 <ConverterUnitSystemStructureInit+0x2c>)
 8001d0a:	609a      	str	r2, [r3, #8]
}
 8001d0c:	bf00      	nop
 8001d0e:	370c      	adds	r7, #12
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr
 8001d18:	41200000 	.word	0x41200000
 8001d1c:	00000000 	.word	0x00000000

08001d20 <TrajectoryGenerationStructureInit>:

void TrajectoryGenerationStructureInit(TrajectoryGenerationStructure *TGSvar , ConverterUnitSystemStructure *CUSSvar)
{
 8001d20:	b5b0      	push	{r4, r5, r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	6039      	str	r1, [r7, #0]
	TGSvar->AngularAccerationMax_Setting = (0.4*(CUSSvar->PPRxQEI))/(3.1416*2.0);
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7fe fb94 	bl	800045c <__aeabi_ui2d>
 8001d34:	a347      	add	r3, pc, #284	; (adr r3, 8001e54 <TrajectoryGenerationStructureInit+0x134>)
 8001d36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d3a:	f7fe fc09 	bl	8000550 <__aeabi_dmul>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	460b      	mov	r3, r1
 8001d42:	4610      	mov	r0, r2
 8001d44:	4619      	mov	r1, r3
 8001d46:	a345      	add	r3, pc, #276	; (adr r3, 8001e5c <TrajectoryGenerationStructureInit+0x13c>)
 8001d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d4c:	f7fe fd2a 	bl	80007a4 <__aeabi_ddiv>
 8001d50:	4602      	mov	r2, r0
 8001d52:	460b      	mov	r3, r1
 8001d54:	4610      	mov	r0, r2
 8001d56:	4619      	mov	r1, r3
 8001d58:	f7fe feca 	bl	8000af0 <__aeabi_d2f>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	615a      	str	r2, [r3, #20]
	TGSvar->AngularVelocityMax_Setting = ((CUSSvar->PPRxQEI)*10)/(60.0);  //pps
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	685a      	ldr	r2, [r3, #4]
 8001d66:	4613      	mov	r3, r2
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	4413      	add	r3, r2
 8001d6c:	005b      	lsls	r3, r3, #1
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7fe fb74 	bl	800045c <__aeabi_ui2d>
 8001d74:	f04f 0200 	mov.w	r2, #0
 8001d78:	4b33      	ldr	r3, [pc, #204]	; (8001e48 <TrajectoryGenerationStructureInit+0x128>)
 8001d7a:	f7fe fd13 	bl	80007a4 <__aeabi_ddiv>
 8001d7e:	4602      	mov	r2, r0
 8001d80:	460b      	mov	r3, r1
 8001d82:	4610      	mov	r0, r2
 8001d84:	4619      	mov	r1, r3
 8001d86:	f7fe feb3 	bl	8000af0 <__aeabi_d2f>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	611a      	str	r2, [r3, #16]
	TGSvar->Start_Theta = CUSSStruc.PPRxQEI;  /// PPRxQEI == 0 degree
 8001d90:	4b2e      	ldr	r3, [pc, #184]	; (8001e4c <TrajectoryGenerationStructureInit+0x12c>)
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	ee07 3a90 	vmov	s15, r3
 8001d98:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
	TGSvar->Mode = 0;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	TGSvar->Submode = 0;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2200      	movs	r2, #0
 8001dae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	TGSvar->Loop_Freq = 1000;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001db8:	659a      	str	r2, [r3, #88]	; 0x58
	TGSvar->Loop_Period = 1000000/(TGSvar->Loop_Freq);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001dbe:	4a24      	ldr	r2, [pc, #144]	; (8001e50 <TrajectoryGenerationStructureInit+0x130>)
 8001dc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dc4:	2200      	movs	r2, #0
 8001dc6:	461c      	mov	r4, r3
 8001dc8:	4615      	mov	r5, r2
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	e9c3 4518 	strd	r4, r5, [r3, #96]	; 0x60
	TGSvar->BlendTimeLSPB = TGSvar->AngularVelocityMax_Setting/(TGSvar->AngularAccerationMax_Setting);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	edd3 6a04 	vldr	s13, [r3, #16]
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	ed93 7a05 	vldr	s14, [r3, #20]
 8001ddc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	edc3 7a00 	vstr	s15, [r3]
	TGSvar->Theta_min_for_LSPB = TGSvar->AngularVelocityMax_Setting*TGSvar->BlendTimeLSPB;
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	ed93 7a04 	vldr	s14, [r3, #16]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	edd3 7a00 	vldr	s15, [r3]
 8001df2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	edc3 7a03 	vstr	s15, [r3, #12]
	TGSvar->AngularVelocityFinalMin = 0*1.8*(CUSSvar->PPRxQEI)/60.0;
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	4618      	mov	r0, r3
 8001e02:	f7fe fb2b 	bl	800045c <__aeabi_ui2d>
 8001e06:	f04f 0200 	mov.w	r2, #0
 8001e0a:	f04f 0300 	mov.w	r3, #0
 8001e0e:	f7fe fb9f 	bl	8000550 <__aeabi_dmul>
 8001e12:	4602      	mov	r2, r0
 8001e14:	460b      	mov	r3, r1
 8001e16:	4610      	mov	r0, r2
 8001e18:	4619      	mov	r1, r3
 8001e1a:	f04f 0200 	mov.w	r2, #0
 8001e1e:	4b0a      	ldr	r3, [pc, #40]	; (8001e48 <TrajectoryGenerationStructureInit+0x128>)
 8001e20:	f7fe fcc0 	bl	80007a4 <__aeabi_ddiv>
 8001e24:	4602      	mov	r2, r0
 8001e26:	460b      	mov	r3, r1
 8001e28:	4610      	mov	r0, r2
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	f7fe fe60 	bl	8000af0 <__aeabi_d2f>
 8001e30:	4602      	mov	r2, r0
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	679a      	str	r2, [r3, #120]	; 0x78
	TGSvar->Alpha = 1;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001e3c:	67da      	str	r2, [r3, #124]	; 0x7c

}
 8001e3e:	bf00      	nop
 8001e40:	3708      	adds	r7, #8
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bdb0      	pop	{r4, r5, r7, pc}
 8001e46:	bf00      	nop
 8001e48:	404e0000 	.word	0x404e0000
 8001e4c:	200005c0 	.word	0x200005c0
 8001e50:	000f4240 	.word	0x000f4240
 8001e54:	9999999a 	.word	0x9999999a
 8001e58:	3fd99999 	.word	0x3fd99999
 8001e5c:	2e48e8a7 	.word	0x2e48e8a7
 8001e60:	401921ff 	.word	0x401921ff
 8001e64:	00000000 	.word	0x00000000

08001e68 <LinkMovingPIDLoad>:

void LinkMovingPIDLoad()
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
	PositionPIDController.Kp = 0;
 8001e6c:	4b22      	ldr	r3, [pc, #136]	; (8001ef8 <LinkMovingPIDLoad+0x90>)
 8001e6e:	f04f 0200 	mov.w	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
	PositionPIDController.Ki = 0;
 8001e74:	4b20      	ldr	r3, [pc, #128]	; (8001ef8 <LinkMovingPIDLoad+0x90>)
 8001e76:	f04f 0200 	mov.w	r2, #0
 8001e7a:	605a      	str	r2, [r3, #4]
	PositionPIDController.Kd = 0;
 8001e7c:	4b1e      	ldr	r3, [pc, #120]	; (8001ef8 <LinkMovingPIDLoad+0x90>)
 8001e7e:	f04f 0200 	mov.w	r2, #0
 8001e82:	609a      	str	r2, [r3, #8]
	PositionPIDController.offSet = 0;
 8001e84:	4b1c      	ldr	r3, [pc, #112]	; (8001ef8 <LinkMovingPIDLoad+0x90>)
 8001e86:	f04f 0200 	mov.w	r2, #0
 8001e8a:	611a      	str	r2, [r3, #16]
	PositionPIDController.SamplingTime = ( TrjStruc.Loop_Period )/1000000.0;
 8001e8c:	4b1b      	ldr	r3, [pc, #108]	; (8001efc <LinkMovingPIDLoad+0x94>)
 8001e8e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001e92:	4610      	mov	r0, r2
 8001e94:	4619      	mov	r1, r3
 8001e96:	f7fe fb25 	bl	80004e4 <__aeabi_ul2d>
 8001e9a:	a315      	add	r3, pc, #84	; (adr r3, 8001ef0 <LinkMovingPIDLoad+0x88>)
 8001e9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ea0:	f7fe fc80 	bl	80007a4 <__aeabi_ddiv>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	460b      	mov	r3, r1
 8001ea8:	4913      	ldr	r1, [pc, #76]	; (8001ef8 <LinkMovingPIDLoad+0x90>)
 8001eaa:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	VelocityPIDController.Kp = 6;
 8001eae:	4b14      	ldr	r3, [pc, #80]	; (8001f00 <LinkMovingPIDLoad+0x98>)
 8001eb0:	4a14      	ldr	r2, [pc, #80]	; (8001f04 <LinkMovingPIDLoad+0x9c>)
 8001eb2:	601a      	str	r2, [r3, #0]
	VelocityPIDController.Ki = 10;
 8001eb4:	4b12      	ldr	r3, [pc, #72]	; (8001f00 <LinkMovingPIDLoad+0x98>)
 8001eb6:	4a14      	ldr	r2, [pc, #80]	; (8001f08 <LinkMovingPIDLoad+0xa0>)
 8001eb8:	605a      	str	r2, [r3, #4]
	VelocityPIDController.Kd = 0.00005;
 8001eba:	4b11      	ldr	r3, [pc, #68]	; (8001f00 <LinkMovingPIDLoad+0x98>)
 8001ebc:	4a13      	ldr	r2, [pc, #76]	; (8001f0c <LinkMovingPIDLoad+0xa4>)
 8001ebe:	609a      	str	r2, [r3, #8]
	VelocityPIDController.offSet = 1500;
 8001ec0:	4b0f      	ldr	r3, [pc, #60]	; (8001f00 <LinkMovingPIDLoad+0x98>)
 8001ec2:	4a13      	ldr	r2, [pc, #76]	; (8001f10 <LinkMovingPIDLoad+0xa8>)
 8001ec4:	611a      	str	r2, [r3, #16]
	VelocityPIDController.SamplingTime = ( TrjStruc.Loop_Period )/1000000.0;
 8001ec6:	4b0d      	ldr	r3, [pc, #52]	; (8001efc <LinkMovingPIDLoad+0x94>)
 8001ec8:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001ecc:	4610      	mov	r0, r2
 8001ece:	4619      	mov	r1, r3
 8001ed0:	f7fe fb08 	bl	80004e4 <__aeabi_ul2d>
 8001ed4:	a306      	add	r3, pc, #24	; (adr r3, 8001ef0 <LinkMovingPIDLoad+0x88>)
 8001ed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eda:	f7fe fc63 	bl	80007a4 <__aeabi_ddiv>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	460b      	mov	r3, r1
 8001ee2:	4907      	ldr	r1, [pc, #28]	; (8001f00 <LinkMovingPIDLoad+0x98>)
 8001ee4:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
}
 8001ee8:	bf00      	nop
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	f3af 8000 	nop.w
 8001ef0:	00000000 	.word	0x00000000
 8001ef4:	412e8480 	.word	0x412e8480
 8001ef8:	20000430 	.word	0x20000430
 8001efc:	20000530 	.word	0x20000530
 8001f00:	20000470 	.word	0x20000470
 8001f04:	40c00000 	.word	0x40c00000
 8001f08:	41200000 	.word	0x41200000
 8001f0c:	3851b717 	.word	0x3851b717
 8001f10:	44bb8000 	.word	0x44bb8000
 8001f14:	00000000 	.word	0x00000000

08001f18 <LinkMovingPID45to355Load>:

void LinkMovingPID45to355Load()
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
	PositionPIDController.Kp = 0;
 8001f1c:	4b22      	ldr	r3, [pc, #136]	; (8001fa8 <LinkMovingPID45to355Load+0x90>)
 8001f1e:	f04f 0200 	mov.w	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]
	PositionPIDController.Ki = 0;
 8001f24:	4b20      	ldr	r3, [pc, #128]	; (8001fa8 <LinkMovingPID45to355Load+0x90>)
 8001f26:	f04f 0200 	mov.w	r2, #0
 8001f2a:	605a      	str	r2, [r3, #4]
	PositionPIDController.Kd = 0;
 8001f2c:	4b1e      	ldr	r3, [pc, #120]	; (8001fa8 <LinkMovingPID45to355Load+0x90>)
 8001f2e:	f04f 0200 	mov.w	r2, #0
 8001f32:	609a      	str	r2, [r3, #8]
	PositionPIDController.offSet = 0;
 8001f34:	4b1c      	ldr	r3, [pc, #112]	; (8001fa8 <LinkMovingPID45to355Load+0x90>)
 8001f36:	f04f 0200 	mov.w	r2, #0
 8001f3a:	611a      	str	r2, [r3, #16]
	PositionPIDController.SamplingTime = ( TrjStruc.Loop_Period )/1000000.0;
 8001f3c:	4b1b      	ldr	r3, [pc, #108]	; (8001fac <LinkMovingPID45to355Load+0x94>)
 8001f3e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001f42:	4610      	mov	r0, r2
 8001f44:	4619      	mov	r1, r3
 8001f46:	f7fe facd 	bl	80004e4 <__aeabi_ul2d>
 8001f4a:	a315      	add	r3, pc, #84	; (adr r3, 8001fa0 <LinkMovingPID45to355Load+0x88>)
 8001f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f50:	f7fe fc28 	bl	80007a4 <__aeabi_ddiv>
 8001f54:	4602      	mov	r2, r0
 8001f56:	460b      	mov	r3, r1
 8001f58:	4913      	ldr	r1, [pc, #76]	; (8001fa8 <LinkMovingPID45to355Load+0x90>)
 8001f5a:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	VelocityPIDController.Kp = 5;
 8001f5e:	4b14      	ldr	r3, [pc, #80]	; (8001fb0 <LinkMovingPID45to355Load+0x98>)
 8001f60:	4a14      	ldr	r2, [pc, #80]	; (8001fb4 <LinkMovingPID45to355Load+0x9c>)
 8001f62:	601a      	str	r2, [r3, #0]
	VelocityPIDController.Ki = 10;
 8001f64:	4b12      	ldr	r3, [pc, #72]	; (8001fb0 <LinkMovingPID45to355Load+0x98>)
 8001f66:	4a14      	ldr	r2, [pc, #80]	; (8001fb8 <LinkMovingPID45to355Load+0xa0>)
 8001f68:	605a      	str	r2, [r3, #4]
//	VelocityPIDController.Kd = 0.00005;
	VelocityPIDController.Kd = 2;
 8001f6a:	4b11      	ldr	r3, [pc, #68]	; (8001fb0 <LinkMovingPID45to355Load+0x98>)
 8001f6c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f70:	609a      	str	r2, [r3, #8]
	VelocityPIDController.offSet = 1500;
 8001f72:	4b0f      	ldr	r3, [pc, #60]	; (8001fb0 <LinkMovingPID45to355Load+0x98>)
 8001f74:	4a11      	ldr	r2, [pc, #68]	; (8001fbc <LinkMovingPID45to355Load+0xa4>)
 8001f76:	611a      	str	r2, [r3, #16]
	VelocityPIDController.SamplingTime = ( TrjStruc.Loop_Period )/1000000.0;
 8001f78:	4b0c      	ldr	r3, [pc, #48]	; (8001fac <LinkMovingPID45to355Load+0x94>)
 8001f7a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001f7e:	4610      	mov	r0, r2
 8001f80:	4619      	mov	r1, r3
 8001f82:	f7fe faaf 	bl	80004e4 <__aeabi_ul2d>
 8001f86:	a306      	add	r3, pc, #24	; (adr r3, 8001fa0 <LinkMovingPID45to355Load+0x88>)
 8001f88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f8c:	f7fe fc0a 	bl	80007a4 <__aeabi_ddiv>
 8001f90:	4602      	mov	r2, r0
 8001f92:	460b      	mov	r3, r1
 8001f94:	4906      	ldr	r1, [pc, #24]	; (8001fb0 <LinkMovingPID45to355Load+0x98>)
 8001f96:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
}
 8001f9a:	bf00      	nop
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	bf00      	nop
 8001fa0:	00000000 	.word	0x00000000
 8001fa4:	412e8480 	.word	0x412e8480
 8001fa8:	20000430 	.word	0x20000430
 8001fac:	20000530 	.word	0x20000530
 8001fb0:	20000470 	.word	0x20000470
 8001fb4:	40a00000 	.word	0x40a00000
 8001fb8:	41200000 	.word	0x41200000
 8001fbc:	44bb8000 	.word	0x44bb8000

08001fc0 <LinkMovingPID10to45Load>:

void LinkMovingPID10to45Load()
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
	PositionPIDController.Kp = 0;
 8001fc4:	4b22      	ldr	r3, [pc, #136]	; (8002050 <LinkMovingPID10to45Load+0x90>)
 8001fc6:	f04f 0200 	mov.w	r2, #0
 8001fca:	601a      	str	r2, [r3, #0]
	PositionPIDController.Ki = 0;
 8001fcc:	4b20      	ldr	r3, [pc, #128]	; (8002050 <LinkMovingPID10to45Load+0x90>)
 8001fce:	f04f 0200 	mov.w	r2, #0
 8001fd2:	605a      	str	r2, [r3, #4]
	PositionPIDController.Kd = 0;
 8001fd4:	4b1e      	ldr	r3, [pc, #120]	; (8002050 <LinkMovingPID10to45Load+0x90>)
 8001fd6:	f04f 0200 	mov.w	r2, #0
 8001fda:	609a      	str	r2, [r3, #8]
	PositionPIDController.offSet = 0;
 8001fdc:	4b1c      	ldr	r3, [pc, #112]	; (8002050 <LinkMovingPID10to45Load+0x90>)
 8001fde:	f04f 0200 	mov.w	r2, #0
 8001fe2:	611a      	str	r2, [r3, #16]
	PositionPIDController.SamplingTime = ( TrjStruc.Loop_Period )/1000000.0;
 8001fe4:	4b1b      	ldr	r3, [pc, #108]	; (8002054 <LinkMovingPID10to45Load+0x94>)
 8001fe6:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001fea:	4610      	mov	r0, r2
 8001fec:	4619      	mov	r1, r3
 8001fee:	f7fe fa79 	bl	80004e4 <__aeabi_ul2d>
 8001ff2:	a315      	add	r3, pc, #84	; (adr r3, 8002048 <LinkMovingPID10to45Load+0x88>)
 8001ff4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ff8:	f7fe fbd4 	bl	80007a4 <__aeabi_ddiv>
 8001ffc:	4602      	mov	r2, r0
 8001ffe:	460b      	mov	r3, r1
 8002000:	4913      	ldr	r1, [pc, #76]	; (8002050 <LinkMovingPID10to45Load+0x90>)
 8002002:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	VelocityPIDController.Kp = 3.5;
 8002006:	4b14      	ldr	r3, [pc, #80]	; (8002058 <LinkMovingPID10to45Load+0x98>)
 8002008:	4a14      	ldr	r2, [pc, #80]	; (800205c <LinkMovingPID10to45Load+0x9c>)
 800200a:	601a      	str	r2, [r3, #0]
	VelocityPIDController.Ki = 7;
 800200c:	4b12      	ldr	r3, [pc, #72]	; (8002058 <LinkMovingPID10to45Load+0x98>)
 800200e:	4a14      	ldr	r2, [pc, #80]	; (8002060 <LinkMovingPID10to45Load+0xa0>)
 8002010:	605a      	str	r2, [r3, #4]
	VelocityPIDController.Kd = 0.00005;
 8002012:	4b11      	ldr	r3, [pc, #68]	; (8002058 <LinkMovingPID10to45Load+0x98>)
 8002014:	4a13      	ldr	r2, [pc, #76]	; (8002064 <LinkMovingPID10to45Load+0xa4>)
 8002016:	609a      	str	r2, [r3, #8]
	VelocityPIDController.offSet = 1500;
 8002018:	4b0f      	ldr	r3, [pc, #60]	; (8002058 <LinkMovingPID10to45Load+0x98>)
 800201a:	4a13      	ldr	r2, [pc, #76]	; (8002068 <LinkMovingPID10to45Load+0xa8>)
 800201c:	611a      	str	r2, [r3, #16]
	VelocityPIDController.SamplingTime = ( TrjStruc.Loop_Period )/1000000.0;
 800201e:	4b0d      	ldr	r3, [pc, #52]	; (8002054 <LinkMovingPID10to45Load+0x94>)
 8002020:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002024:	4610      	mov	r0, r2
 8002026:	4619      	mov	r1, r3
 8002028:	f7fe fa5c 	bl	80004e4 <__aeabi_ul2d>
 800202c:	a306      	add	r3, pc, #24	; (adr r3, 8002048 <LinkMovingPID10to45Load+0x88>)
 800202e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002032:	f7fe fbb7 	bl	80007a4 <__aeabi_ddiv>
 8002036:	4602      	mov	r2, r0
 8002038:	460b      	mov	r3, r1
 800203a:	4907      	ldr	r1, [pc, #28]	; (8002058 <LinkMovingPID10to45Load+0x98>)
 800203c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
}
 8002040:	bf00      	nop
 8002042:	bd80      	pop	{r7, pc}
 8002044:	f3af 8000 	nop.w
 8002048:	00000000 	.word	0x00000000
 800204c:	412e8480 	.word	0x412e8480
 8002050:	20000430 	.word	0x20000430
 8002054:	20000530 	.word	0x20000530
 8002058:	20000470 	.word	0x20000470
 800205c:	40600000 	.word	0x40600000
 8002060:	40e00000 	.word	0x40e00000
 8002064:	3851b717 	.word	0x3851b717
 8002068:	44bb8000 	.word	0x44bb8000
 800206c:	00000000 	.word	0x00000000

08002070 <LinkMovingPID0to9Load>:

void LinkMovingPID0to9Load()
{
 8002070:	b580      	push	{r7, lr}
 8002072:	af00      	add	r7, sp, #0
	PositionPIDController.Kp = 0;
 8002074:	4b22      	ldr	r3, [pc, #136]	; (8002100 <LinkMovingPID0to9Load+0x90>)
 8002076:	f04f 0200 	mov.w	r2, #0
 800207a:	601a      	str	r2, [r3, #0]
	PositionPIDController.Ki = 0;
 800207c:	4b20      	ldr	r3, [pc, #128]	; (8002100 <LinkMovingPID0to9Load+0x90>)
 800207e:	f04f 0200 	mov.w	r2, #0
 8002082:	605a      	str	r2, [r3, #4]
	PositionPIDController.Kd = 0;
 8002084:	4b1e      	ldr	r3, [pc, #120]	; (8002100 <LinkMovingPID0to9Load+0x90>)
 8002086:	f04f 0200 	mov.w	r2, #0
 800208a:	609a      	str	r2, [r3, #8]
	PositionPIDController.offSet = 0;
 800208c:	4b1c      	ldr	r3, [pc, #112]	; (8002100 <LinkMovingPID0to9Load+0x90>)
 800208e:	f04f 0200 	mov.w	r2, #0
 8002092:	611a      	str	r2, [r3, #16]
	PositionPIDController.SamplingTime = ( TrjStruc.Loop_Period )/1000000.0;
 8002094:	4b1b      	ldr	r3, [pc, #108]	; (8002104 <LinkMovingPID0to9Load+0x94>)
 8002096:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800209a:	4610      	mov	r0, r2
 800209c:	4619      	mov	r1, r3
 800209e:	f7fe fa21 	bl	80004e4 <__aeabi_ul2d>
 80020a2:	a315      	add	r3, pc, #84	; (adr r3, 80020f8 <LinkMovingPID0to9Load+0x88>)
 80020a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020a8:	f7fe fb7c 	bl	80007a4 <__aeabi_ddiv>
 80020ac:	4602      	mov	r2, r0
 80020ae:	460b      	mov	r3, r1
 80020b0:	4913      	ldr	r1, [pc, #76]	; (8002100 <LinkMovingPID0to9Load+0x90>)
 80020b2:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	VelocityPIDController.Kp = 1;
 80020b6:	4b14      	ldr	r3, [pc, #80]	; (8002108 <LinkMovingPID0to9Load+0x98>)
 80020b8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80020bc:	601a      	str	r2, [r3, #0]
	VelocityPIDController.Ki = 5;
 80020be:	4b12      	ldr	r3, [pc, #72]	; (8002108 <LinkMovingPID0to9Load+0x98>)
 80020c0:	4a12      	ldr	r2, [pc, #72]	; (800210c <LinkMovingPID0to9Load+0x9c>)
 80020c2:	605a      	str	r2, [r3, #4]
	VelocityPIDController.Kd = 0.00005;
 80020c4:	4b10      	ldr	r3, [pc, #64]	; (8002108 <LinkMovingPID0to9Load+0x98>)
 80020c6:	4a12      	ldr	r2, [pc, #72]	; (8002110 <LinkMovingPID0to9Load+0xa0>)
 80020c8:	609a      	str	r2, [r3, #8]
	VelocityPIDController.offSet = 1500;
 80020ca:	4b0f      	ldr	r3, [pc, #60]	; (8002108 <LinkMovingPID0to9Load+0x98>)
 80020cc:	4a11      	ldr	r2, [pc, #68]	; (8002114 <LinkMovingPID0to9Load+0xa4>)
 80020ce:	611a      	str	r2, [r3, #16]
	VelocityPIDController.SamplingTime = ( TrjStruc.Loop_Period )/1000000.0;
 80020d0:	4b0c      	ldr	r3, [pc, #48]	; (8002104 <LinkMovingPID0to9Load+0x94>)
 80020d2:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80020d6:	4610      	mov	r0, r2
 80020d8:	4619      	mov	r1, r3
 80020da:	f7fe fa03 	bl	80004e4 <__aeabi_ul2d>
 80020de:	a306      	add	r3, pc, #24	; (adr r3, 80020f8 <LinkMovingPID0to9Load+0x88>)
 80020e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020e4:	f7fe fb5e 	bl	80007a4 <__aeabi_ddiv>
 80020e8:	4602      	mov	r2, r0
 80020ea:	460b      	mov	r3, r1
 80020ec:	4906      	ldr	r1, [pc, #24]	; (8002108 <LinkMovingPID0to9Load+0x98>)
 80020ee:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
}
 80020f2:	bf00      	nop
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	00000000 	.word	0x00000000
 80020fc:	412e8480 	.word	0x412e8480
 8002100:	20000430 	.word	0x20000430
 8002104:	20000530 	.word	0x20000530
 8002108:	20000470 	.word	0x20000470
 800210c:	40a00000 	.word	0x40a00000
 8002110:	3851b717 	.word	0x3851b717
 8002114:	44bb8000 	.word	0x44bb8000

08002118 <StabilizerPIDLoad>:

void StabilizerPIDLoad()
{
 8002118:	b580      	push	{r7, lr}
 800211a:	af00      	add	r7, sp, #0
//	StabilizerPIDController.Kp = 35;
//	StabilizerPIDController.Ki = 17;
	StabilizerPIDController.Kp = 0.0000000000001;
 800211c:	4b12      	ldr	r3, [pc, #72]	; (8002168 <StabilizerPIDLoad+0x50>)
 800211e:	4a13      	ldr	r2, [pc, #76]	; (800216c <StabilizerPIDLoad+0x54>)
 8002120:	601a      	str	r2, [r3, #0]
	StabilizerPIDController.Ki = 1.3;
 8002122:	4b11      	ldr	r3, [pc, #68]	; (8002168 <StabilizerPIDLoad+0x50>)
 8002124:	4a12      	ldr	r2, [pc, #72]	; (8002170 <StabilizerPIDLoad+0x58>)
 8002126:	605a      	str	r2, [r3, #4]
	StabilizerPIDController.Kd = 0;
 8002128:	4b0f      	ldr	r3, [pc, #60]	; (8002168 <StabilizerPIDLoad+0x50>)
 800212a:	f04f 0200 	mov.w	r2, #0
 800212e:	609a      	str	r2, [r3, #8]
	StabilizerPIDController.offSet = 1200;
 8002130:	4b0d      	ldr	r3, [pc, #52]	; (8002168 <StabilizerPIDLoad+0x50>)
 8002132:	4a10      	ldr	r2, [pc, #64]	; (8002174 <StabilizerPIDLoad+0x5c>)
 8002134:	611a      	str	r2, [r3, #16]
	StabilizerPIDController.SamplingTime = ( TrjStruc.Loop_Period )/1000000.0;
 8002136:	4b10      	ldr	r3, [pc, #64]	; (8002178 <StabilizerPIDLoad+0x60>)
 8002138:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800213c:	4610      	mov	r0, r2
 800213e:	4619      	mov	r1, r3
 8002140:	f7fe f9d0 	bl	80004e4 <__aeabi_ul2d>
 8002144:	a306      	add	r3, pc, #24	; (adr r3, 8002160 <StabilizerPIDLoad+0x48>)
 8002146:	e9d3 2300 	ldrd	r2, r3, [r3]
 800214a:	f7fe fb2b 	bl	80007a4 <__aeabi_ddiv>
 800214e:	4602      	mov	r2, r0
 8002150:	460b      	mov	r3, r1
 8002152:	4905      	ldr	r1, [pc, #20]	; (8002168 <StabilizerPIDLoad+0x50>)
 8002154:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
}
 8002158:	bf00      	nop
 800215a:	bd80      	pop	{r7, pc}
 800215c:	f3af 8000 	nop.w
 8002160:	00000000 	.word	0x00000000
 8002164:	412e8480 	.word	0x412e8480
 8002168:	200004f0 	.word	0x200004f0
 800216c:	29e12e13 	.word	0x29e12e13
 8002170:	3fa66666 	.word	0x3fa66666
 8002174:	44960000 	.word	0x44960000
 8002178:	20000530 	.word	0x20000530
 800217c:	00000000 	.word	0x00000000

08002180 <VelocityPurePIDLoad>:

void VelocityPurePIDLoad()
{
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
	PureVelocityPIDController.Kp = 5;
 8002184:	4b12      	ldr	r3, [pc, #72]	; (80021d0 <VelocityPurePIDLoad+0x50>)
 8002186:	4a13      	ldr	r2, [pc, #76]	; (80021d4 <VelocityPurePIDLoad+0x54>)
 8002188:	601a      	str	r2, [r3, #0]
	PureVelocityPIDController.Ki = 15;
 800218a:	4b11      	ldr	r3, [pc, #68]	; (80021d0 <VelocityPurePIDLoad+0x50>)
 800218c:	4a12      	ldr	r2, [pc, #72]	; (80021d8 <VelocityPurePIDLoad+0x58>)
 800218e:	605a      	str	r2, [r3, #4]
	PureVelocityPIDController.Kd = 0.00005;
 8002190:	4b0f      	ldr	r3, [pc, #60]	; (80021d0 <VelocityPurePIDLoad+0x50>)
 8002192:	4a12      	ldr	r2, [pc, #72]	; (80021dc <VelocityPurePIDLoad+0x5c>)
 8002194:	609a      	str	r2, [r3, #8]
	PureVelocityPIDController.offSet = 1500;
 8002196:	4b0e      	ldr	r3, [pc, #56]	; (80021d0 <VelocityPurePIDLoad+0x50>)
 8002198:	4a11      	ldr	r2, [pc, #68]	; (80021e0 <VelocityPurePIDLoad+0x60>)
 800219a:	611a      	str	r2, [r3, #16]
	PureVelocityPIDController.SamplingTime = ( TrjStruc.Loop_Period )/1000000.0;
 800219c:	4b11      	ldr	r3, [pc, #68]	; (80021e4 <VelocityPurePIDLoad+0x64>)
 800219e:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 80021a2:	4610      	mov	r0, r2
 80021a4:	4619      	mov	r1, r3
 80021a6:	f7fe f99d 	bl	80004e4 <__aeabi_ul2d>
 80021aa:	a307      	add	r3, pc, #28	; (adr r3, 80021c8 <VelocityPurePIDLoad+0x48>)
 80021ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021b0:	f7fe faf8 	bl	80007a4 <__aeabi_ddiv>
 80021b4:	4602      	mov	r2, r0
 80021b6:	460b      	mov	r3, r1
 80021b8:	4905      	ldr	r1, [pc, #20]	; (80021d0 <VelocityPurePIDLoad+0x50>)
 80021ba:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
}
 80021be:	bf00      	nop
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	f3af 8000 	nop.w
 80021c8:	00000000 	.word	0x00000000
 80021cc:	412e8480 	.word	0x412e8480
 80021d0:	200004b0 	.word	0x200004b0
 80021d4:	40a00000 	.word	0x40a00000
 80021d8:	41700000 	.word	0x41700000
 80021dc:	3851b717 	.word	0x3851b717
 80021e0:	44bb8000 	.word	0x44bb8000
 80021e4:	20000530 	.word	0x20000530

080021e8 <TrajectoryGenerationVelocityMaxSetting>:
	PureVelocityPIDController.SamplingTime = ( TrjStruc.Loop_Period )/1000000.0;
}


void TrajectoryGenerationVelocityMaxSetting(TrajectoryGenerationStructure *TGSvar , ConverterUnitSystemStructure *CUSSvar)
{
 80021e8:	b480      	push	{r7}
 80021ea:	b083      	sub	sp, #12
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
	TGSvar->AngularVelocityMax_Setting = ((CUSSvar->PPRxQEI)*(CUSSvar->RPMp))/(60.0);   ///RPM to pps
 80021f2:	683b      	ldr	r3, [r7, #0]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	ee07 3a90 	vmov	s15, r3
 80021fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	edd3 7a02 	vldr	s15, [r3, #8]
 8002204:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002208:	eddf 6a11 	vldr	s13, [pc, #68]	; 8002250 <TrajectoryGenerationVelocityMaxSetting+0x68>
 800220c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	edc3 7a04 	vstr	s15, [r3, #16]
	TGSvar->BlendTimeLSPB = TGSvar->AngularVelocityMax_Setting/(TGSvar->AngularAccerationMax_Setting);
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	edd3 6a04 	vldr	s13, [r3, #16]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	ed93 7a05 	vldr	s14, [r3, #20]
 8002222:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	edc3 7a00 	vstr	s15, [r3]
	TGSvar->Theta_min_for_LSPB = TGSvar->AngularVelocityMax_Setting*TGSvar->BlendTimeLSPB;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	ed93 7a04 	vldr	s14, [r3, #16]
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	edd3 7a00 	vldr	s15, [r3]
 8002238:	ee67 7a27 	vmul.f32	s15, s14, s15
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	42700000 	.word	0x42700000
 8002254:	00000000 	.word	0x00000000

08002258 <TrajectoryGenerationPrepareDATA>:

void TrajectoryGenerationPrepareDATA()
{
 8002258:	b580      	push	{r7, lr}
 800225a:	af00      	add	r7, sp, #0
	// fix start position base on Encoder
	TrjStruc.Start_Theta = htim1.Instance->CNT;
 800225c:	4b9e      	ldr	r3, [pc, #632]	; (80024d8 <TrajectoryGenerationPrepareDATA+0x280>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002262:	ee07 3a90 	vmov	s15, r3
 8002266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800226a:	4b9c      	ldr	r3, [pc, #624]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 800226c:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

	if (MovingLinkMode == LMM_Set_Pos_Directly)
 8002270:	4b9b      	ldr	r3, [pc, #620]	; (80024e0 <TrajectoryGenerationPrepareDATA+0x288>)
 8002272:	781b      	ldrb	r3, [r3, #0]
 8002274:	2b01      	cmp	r3, #1
 8002276:	d165      	bne.n	8002344 <TrajectoryGenerationPrepareDATA+0xec>
	  {
		  TrjStruc.Desire_Theta = (Angularpos_InputNumber*CUSSStruc.PPRxQEI/(10000.0*2.0*3.14159));  //pulse
 8002278:	4b9a      	ldr	r3, [pc, #616]	; (80024e4 <TrajectoryGenerationPrepareDATA+0x28c>)
 800227a:	881b      	ldrh	r3, [r3, #0]
 800227c:	461a      	mov	r2, r3
 800227e:	4b9a      	ldr	r3, [pc, #616]	; (80024e8 <TrajectoryGenerationPrepareDATA+0x290>)
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	fb02 f303 	mul.w	r3, r2, r3
 8002286:	4618      	mov	r0, r3
 8002288:	f7fe f8e8 	bl	800045c <__aeabi_ui2d>
 800228c:	a390      	add	r3, pc, #576	; (adr r3, 80024d0 <TrajectoryGenerationPrepareDATA+0x278>)
 800228e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002292:	f7fe fa87 	bl	80007a4 <__aeabi_ddiv>
 8002296:	4602      	mov	r2, r0
 8002298:	460b      	mov	r3, r1
 800229a:	4610      	mov	r0, r2
 800229c:	4619      	mov	r1, r3
 800229e:	f7fe fc27 	bl	8000af0 <__aeabi_d2f>
 80022a2:	4603      	mov	r3, r0
 80022a4:	4a8d      	ldr	r2, [pc, #564]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 80022a6:	6693      	str	r3, [r2, #104]	; 0x68
		  if (TrjStruc.Desire_Theta >= CUSSStruc.PPRxQEI)   ///wrap input into 1 revolute.
 80022a8:	4b8c      	ldr	r3, [pc, #560]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 80022aa:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80022ae:	4b8e      	ldr	r3, [pc, #568]	; (80024e8 <TrajectoryGenerationPrepareDATA+0x290>)
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	ee07 3a90 	vmov	s15, r3
 80022b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022ba:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022c2:	db0d      	blt.n	80022e0 <TrajectoryGenerationPrepareDATA+0x88>
		  {
			 TrjStruc.Desire_Theta -= CUSSStruc.PPRxQEI;
 80022c4:	4b85      	ldr	r3, [pc, #532]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 80022c6:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80022ca:	4b87      	ldr	r3, [pc, #540]	; (80024e8 <TrajectoryGenerationPrepareDATA+0x290>)
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	ee07 3a90 	vmov	s15, r3
 80022d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022da:	4b80      	ldr	r3, [pc, #512]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 80022dc:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		  }
		  TrjStruc.Desire_Theta += CUSSStruc.PPRxQEI;  /// set to middle range
 80022e0:	4b7e      	ldr	r3, [pc, #504]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 80022e2:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80022e6:	4b80      	ldr	r3, [pc, #512]	; (80024e8 <TrajectoryGenerationPrepareDATA+0x290>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	ee07 3a90 	vmov	s15, r3
 80022ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022f6:	4b79      	ldr	r3, [pc, #484]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 80022f8:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68

		  if (TrjStruc.Desire_Theta != TrjStruc.Start_Theta)
 80022fc:	4b77      	ldr	r3, [pc, #476]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 80022fe:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8002302:	4b76      	ldr	r3, [pc, #472]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 8002304:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8002308:	eeb4 7a67 	vcmp.f32	s14, s15
 800230c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002310:	d00e      	beq.n	8002330 <TrajectoryGenerationPrepareDATA+0xd8>
		  {
			  TrjStruc.Delta_Theta = TrjStruc.Desire_Theta - TrjStruc.Start_Theta;
 8002312:	4b72      	ldr	r3, [pc, #456]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 8002314:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8002318:	4b70      	ldr	r3, [pc, #448]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 800231a:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800231e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002322:	4b6e      	ldr	r3, [pc, #440]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 8002324:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
			  Munmunbot_State = STATE_Calculation;
 8002328:	4b70      	ldr	r3, [pc, #448]	; (80024ec <TrajectoryGenerationPrepareDATA+0x294>)
 800232a:	2203      	movs	r2, #3
 800232c:	701a      	strb	r2, [r3, #0]
	  {
		MovingLinkMode = LMM_Not_Set;
		Munmunbot_State = STATE_Idle;
		ACK2Return(&UART2);
	  }
}
 800232e:	e0cd      	b.n	80024cc <TrajectoryGenerationPrepareDATA+0x274>
			Munmunbot_State = STATE_Idle;
 8002330:	4b6e      	ldr	r3, [pc, #440]	; (80024ec <TrajectoryGenerationPrepareDATA+0x294>)
 8002332:	2201      	movs	r2, #1
 8002334:	701a      	strb	r2, [r3, #0]
			MovingLinkMode = LMM_Not_Set;
 8002336:	4b6a      	ldr	r3, [pc, #424]	; (80024e0 <TrajectoryGenerationPrepareDATA+0x288>)
 8002338:	2200      	movs	r2, #0
 800233a:	701a      	strb	r2, [r3, #0]
			ACK2Return(&UART2);
 800233c:	486c      	ldr	r0, [pc, #432]	; (80024f0 <TrajectoryGenerationPrepareDATA+0x298>)
 800233e:	f001 f8fd 	bl	800353c <ACK2Return>
}
 8002342:	e0c3      	b.n	80024cc <TrajectoryGenerationPrepareDATA+0x274>
	else if (MovingLinkMode == LMM_Set_Goal_1_Station || MovingLinkMode == LMM_Set_Goal_n_Station )
 8002344:	4b66      	ldr	r3, [pc, #408]	; (80024e0 <TrajectoryGenerationPrepareDATA+0x288>)
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	2b02      	cmp	r3, #2
 800234a:	d004      	beq.n	8002356 <TrajectoryGenerationPrepareDATA+0xfe>
 800234c:	4b64      	ldr	r3, [pc, #400]	; (80024e0 <TrajectoryGenerationPrepareDATA+0x288>)
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	2b03      	cmp	r3, #3
 8002352:	f040 80b1 	bne.w	80024b8 <TrajectoryGenerationPrepareDATA+0x260>
		  if (NumberOfStationToGo == 0)
 8002356:	4b67      	ldr	r3, [pc, #412]	; (80024f4 <TrajectoryGenerationPrepareDATA+0x29c>)
 8002358:	781b      	ldrb	r3, [r3, #0]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d10f      	bne.n	800237e <TrajectoryGenerationPrepareDATA+0x126>
				Munmunbot_State = STATE_Idle;
 800235e:	4b63      	ldr	r3, [pc, #396]	; (80024ec <TrajectoryGenerationPrepareDATA+0x294>)
 8002360:	2201      	movs	r2, #1
 8002362:	701a      	strb	r2, [r3, #0]
				NumberOfStationPTR = 0;
 8002364:	4b64      	ldr	r3, [pc, #400]	; (80024f8 <TrajectoryGenerationPrepareDATA+0x2a0>)
 8002366:	2200      	movs	r2, #0
 8002368:	701a      	strb	r2, [r3, #0]
				NumberOfStationToGo = 0;
 800236a:	4b62      	ldr	r3, [pc, #392]	; (80024f4 <TrajectoryGenerationPrepareDATA+0x29c>)
 800236c:	2200      	movs	r2, #0
 800236e:	701a      	strb	r2, [r3, #0]
				MovingLinkMode = LMM_Not_Set;
 8002370:	4b5b      	ldr	r3, [pc, #364]	; (80024e0 <TrajectoryGenerationPrepareDATA+0x288>)
 8002372:	2200      	movs	r2, #0
 8002374:	701a      	strb	r2, [r3, #0]
				ACK2Return(&UART2);
 8002376:	485e      	ldr	r0, [pc, #376]	; (80024f0 <TrajectoryGenerationPrepareDATA+0x298>)
 8002378:	f001 f8e0 	bl	800353c <ACK2Return>
		  if (NumberOfStationToGo == 0)
 800237c:	e0a6      	b.n	80024cc <TrajectoryGenerationPrepareDATA+0x274>
			Current_Station = Angularpos_InputArray[NumberOfStationPTR];
 800237e:	4b5e      	ldr	r3, [pc, #376]	; (80024f8 <TrajectoryGenerationPrepareDATA+0x2a0>)
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	461a      	mov	r2, r3
 8002384:	4b5d      	ldr	r3, [pc, #372]	; (80024fc <TrajectoryGenerationPrepareDATA+0x2a4>)
 8002386:	5c9a      	ldrb	r2, [r3, r2]
 8002388:	4b5d      	ldr	r3, [pc, #372]	; (8002500 <TrajectoryGenerationPrepareDATA+0x2a8>)
 800238a:	701a      	strb	r2, [r3, #0]
			if (Current_Station > 10)   //pass input
 800238c:	4b5c      	ldr	r3, [pc, #368]	; (8002500 <TrajectoryGenerationPrepareDATA+0x2a8>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	2b0a      	cmp	r3, #10
 8002392:	d90c      	bls.n	80023ae <TrajectoryGenerationPrepareDATA+0x156>
				NumberOfStationPTR += 1;
 8002394:	4b58      	ldr	r3, [pc, #352]	; (80024f8 <TrajectoryGenerationPrepareDATA+0x2a0>)
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	3301      	adds	r3, #1
 800239a:	b2da      	uxtb	r2, r3
 800239c:	4b56      	ldr	r3, [pc, #344]	; (80024f8 <TrajectoryGenerationPrepareDATA+0x2a0>)
 800239e:	701a      	strb	r2, [r3, #0]
				NumberOfStationToGo -= 1;
 80023a0:	4b54      	ldr	r3, [pc, #336]	; (80024f4 <TrajectoryGenerationPrepareDATA+0x29c>)
 80023a2:	781b      	ldrb	r3, [r3, #0]
 80023a4:	3b01      	subs	r3, #1
 80023a6:	b2da      	uxtb	r2, r3
 80023a8:	4b52      	ldr	r3, [pc, #328]	; (80024f4 <TrajectoryGenerationPrepareDATA+0x29c>)
 80023aa:	701a      	strb	r2, [r3, #0]
		  if (NumberOfStationToGo == 0)
 80023ac:	e08e      	b.n	80024cc <TrajectoryGenerationPrepareDATA+0x274>
				TrjStruc.Desire_Theta = (StationPos[Current_Station-1]*CUSSStruc.PPRxQEI/(360.0))*5.0;   ///fix this if change algorithm
 80023ae:	4b54      	ldr	r3, [pc, #336]	; (8002500 <TrajectoryGenerationPrepareDATA+0x2a8>)
 80023b0:	781b      	ldrb	r3, [r3, #0]
 80023b2:	3b01      	subs	r3, #1
 80023b4:	4a53      	ldr	r2, [pc, #332]	; (8002504 <TrajectoryGenerationPrepareDATA+0x2ac>)
 80023b6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80023ba:	461a      	mov	r2, r3
 80023bc:	4b4a      	ldr	r3, [pc, #296]	; (80024e8 <TrajectoryGenerationPrepareDATA+0x290>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	fb02 f303 	mul.w	r3, r2, r3
 80023c4:	4618      	mov	r0, r3
 80023c6:	f7fe f849 	bl	800045c <__aeabi_ui2d>
 80023ca:	f04f 0200 	mov.w	r2, #0
 80023ce:	4b4e      	ldr	r3, [pc, #312]	; (8002508 <TrajectoryGenerationPrepareDATA+0x2b0>)
 80023d0:	f7fe f9e8 	bl	80007a4 <__aeabi_ddiv>
 80023d4:	4602      	mov	r2, r0
 80023d6:	460b      	mov	r3, r1
 80023d8:	4610      	mov	r0, r2
 80023da:	4619      	mov	r1, r3
 80023dc:	f04f 0200 	mov.w	r2, #0
 80023e0:	4b4a      	ldr	r3, [pc, #296]	; (800250c <TrajectoryGenerationPrepareDATA+0x2b4>)
 80023e2:	f7fe f8b5 	bl	8000550 <__aeabi_dmul>
 80023e6:	4602      	mov	r2, r0
 80023e8:	460b      	mov	r3, r1
 80023ea:	4610      	mov	r0, r2
 80023ec:	4619      	mov	r1, r3
 80023ee:	f7fe fb7f 	bl	8000af0 <__aeabi_d2f>
 80023f2:	4603      	mov	r3, r0
 80023f4:	4a39      	ldr	r2, [pc, #228]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 80023f6:	6693      	str	r3, [r2, #104]	; 0x68
				if (TrjStruc.Desire_Theta >= CUSSStruc.PPRxQEI)  ///wrap input into 1 revolute. ///shouldn't happen
 80023f8:	4b38      	ldr	r3, [pc, #224]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 80023fa:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80023fe:	4b3a      	ldr	r3, [pc, #232]	; (80024e8 <TrajectoryGenerationPrepareDATA+0x290>)
 8002400:	685b      	ldr	r3, [r3, #4]
 8002402:	ee07 3a90 	vmov	s15, r3
 8002406:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800240a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800240e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002412:	db0d      	blt.n	8002430 <TrajectoryGenerationPrepareDATA+0x1d8>
					TrjStruc.Desire_Theta -= CUSSStruc.PPRxQEI;
 8002414:	4b31      	ldr	r3, [pc, #196]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 8002416:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 800241a:	4b33      	ldr	r3, [pc, #204]	; (80024e8 <TrajectoryGenerationPrepareDATA+0x290>)
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	ee07 3a90 	vmov	s15, r3
 8002422:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002426:	ee77 7a67 	vsub.f32	s15, s14, s15
 800242a:	4b2c      	ldr	r3, [pc, #176]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 800242c:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
				TrjStruc.Desire_Theta += CUSSStruc.PPRxQEI;  /// set to middle range
 8002430:	4b2a      	ldr	r3, [pc, #168]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 8002432:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8002436:	4b2c      	ldr	r3, [pc, #176]	; (80024e8 <TrajectoryGenerationPrepareDATA+0x290>)
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	ee07 3a90 	vmov	s15, r3
 800243e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002442:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002446:	4b25      	ldr	r3, [pc, #148]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 8002448:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
				if (TrjStruc.Desire_Theta == TrjStruc.Start_Theta)
 800244c:	4b23      	ldr	r3, [pc, #140]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 800244e:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8002452:	4b22      	ldr	r3, [pc, #136]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 8002454:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8002458:	eeb4 7a67 	vcmp.f32	s14, s15
 800245c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002460:	d10f      	bne.n	8002482 <TrajectoryGenerationPrepareDATA+0x22a>
					NumberOfStationPTR += 1;
 8002462:	4b25      	ldr	r3, [pc, #148]	; (80024f8 <TrajectoryGenerationPrepareDATA+0x2a0>)
 8002464:	781b      	ldrb	r3, [r3, #0]
 8002466:	3301      	adds	r3, #1
 8002468:	b2da      	uxtb	r2, r3
 800246a:	4b23      	ldr	r3, [pc, #140]	; (80024f8 <TrajectoryGenerationPrepareDATA+0x2a0>)
 800246c:	701a      	strb	r2, [r3, #0]
					NumberOfStationToGo -= 1;
 800246e:	4b21      	ldr	r3, [pc, #132]	; (80024f4 <TrajectoryGenerationPrepareDATA+0x29c>)
 8002470:	781b      	ldrb	r3, [r3, #0]
 8002472:	3b01      	subs	r3, #1
 8002474:	b2da      	uxtb	r2, r3
 8002476:	4b1f      	ldr	r3, [pc, #124]	; (80024f4 <TrajectoryGenerationPrepareDATA+0x29c>)
 8002478:	701a      	strb	r2, [r3, #0]
					Munmunbot_State = STATE_End_Effector_Working;
 800247a:	4b1c      	ldr	r3, [pc, #112]	; (80024ec <TrajectoryGenerationPrepareDATA+0x294>)
 800247c:	2207      	movs	r2, #7
 800247e:	701a      	strb	r2, [r3, #0]
		  if (NumberOfStationToGo == 0)
 8002480:	e024      	b.n	80024cc <TrajectoryGenerationPrepareDATA+0x274>
					TrjStruc.Delta_Theta = TrjStruc.Desire_Theta - TrjStruc.Start_Theta;
 8002482:	4b16      	ldr	r3, [pc, #88]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 8002484:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8002488:	4b14      	ldr	r3, [pc, #80]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 800248a:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800248e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002492:	4b12      	ldr	r3, [pc, #72]	; (80024dc <TrajectoryGenerationPrepareDATA+0x284>)
 8002494:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
					Munmunbot_State = STATE_Calculation;
 8002498:	4b14      	ldr	r3, [pc, #80]	; (80024ec <TrajectoryGenerationPrepareDATA+0x294>)
 800249a:	2203      	movs	r2, #3
 800249c:	701a      	strb	r2, [r3, #0]
					NumberOfStationPTR += 1;
 800249e:	4b16      	ldr	r3, [pc, #88]	; (80024f8 <TrajectoryGenerationPrepareDATA+0x2a0>)
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	3301      	adds	r3, #1
 80024a4:	b2da      	uxtb	r2, r3
 80024a6:	4b14      	ldr	r3, [pc, #80]	; (80024f8 <TrajectoryGenerationPrepareDATA+0x2a0>)
 80024a8:	701a      	strb	r2, [r3, #0]
					NumberOfStationToGo -= 1;
 80024aa:	4b12      	ldr	r3, [pc, #72]	; (80024f4 <TrajectoryGenerationPrepareDATA+0x29c>)
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	3b01      	subs	r3, #1
 80024b0:	b2da      	uxtb	r2, r3
 80024b2:	4b10      	ldr	r3, [pc, #64]	; (80024f4 <TrajectoryGenerationPrepareDATA+0x29c>)
 80024b4:	701a      	strb	r2, [r3, #0]
		  if (NumberOfStationToGo == 0)
 80024b6:	e009      	b.n	80024cc <TrajectoryGenerationPrepareDATA+0x274>
		MovingLinkMode = LMM_Not_Set;
 80024b8:	4b09      	ldr	r3, [pc, #36]	; (80024e0 <TrajectoryGenerationPrepareDATA+0x288>)
 80024ba:	2200      	movs	r2, #0
 80024bc:	701a      	strb	r2, [r3, #0]
		Munmunbot_State = STATE_Idle;
 80024be:	4b0b      	ldr	r3, [pc, #44]	; (80024ec <TrajectoryGenerationPrepareDATA+0x294>)
 80024c0:	2201      	movs	r2, #1
 80024c2:	701a      	strb	r2, [r3, #0]
		ACK2Return(&UART2);
 80024c4:	480a      	ldr	r0, [pc, #40]	; (80024f0 <TrajectoryGenerationPrepareDATA+0x298>)
 80024c6:	f001 f839 	bl	800353c <ACK2Return>
}
 80024ca:	e7ff      	b.n	80024cc <TrajectoryGenerationPrepareDATA+0x274>
 80024cc:	bf00      	nop
 80024ce:	bd80      	pop	{r7, pc}
 80024d0:	99999999 	.word	0x99999999
 80024d4:	40eeadf9 	.word	0x40eeadf9
 80024d8:	200000f8 	.word	0x200000f8
 80024dc:	20000530 	.word	0x20000530
 80024e0:	20000406 	.word	0x20000406
 80024e4:	20000404 	.word	0x20000404
 80024e8:	200005c0 	.word	0x200005c0
 80024ec:	20000301 	.word	0x20000301
 80024f0:	200002e0 	.word	0x200002e0
 80024f4:	20000408 	.word	0x20000408
 80024f8:	20000409 	.word	0x20000409
 80024fc:	20000304 	.word	0x20000304
 8002500:	20000407 	.word	0x20000407
 8002504:	20000000 	.word	0x20000000
 8002508:	40768000 	.word	0x40768000
 800250c:	40140000 	.word	0x40140000

08002510 <TrajectoryGenerationCalculation>:

void TrajectoryGenerationCalculation()
{
 8002510:	b5b0      	push	{r4, r5, r7, lr}
 8002512:	af00      	add	r7, sp, #0
	if (TrjStruc.Delta_Theta < 0)
 8002514:	4bb0      	ldr	r3, [pc, #704]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002516:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 800251a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800251e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002522:	d51b      	bpl.n	800255c <TrajectoryGenerationCalculation+0x4c>
	  {
		 TrjStruc.AngularAcceration = TrjStruc.AngularAccerationMax_Setting * -1;
 8002524:	4bac      	ldr	r3, [pc, #688]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002526:	edd3 7a05 	vldr	s15, [r3, #20]
 800252a:	eef1 7a67 	vneg.f32	s15, s15
 800252e:	4baa      	ldr	r3, [pc, #680]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002530:	edc3 7a07 	vstr	s15, [r3, #28]
		 TrjStruc.AngularVelocity = TrjStruc.AngularVelocityMax_Setting *-1;
 8002534:	4ba8      	ldr	r3, [pc, #672]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002536:	edd3 7a04 	vldr	s15, [r3, #16]
 800253a:	eef1 7a67 	vneg.f32	s15, s15
 800253e:	4ba6      	ldr	r3, [pc, #664]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002540:	edc3 7a06 	vstr	s15, [r3, #24]
		 TrjStruc.Abs_Delta_Theta = TrjStruc.Delta_Theta * -1;
 8002544:	4ba4      	ldr	r3, [pc, #656]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002546:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 800254a:	eef1 7a67 	vneg.f32	s15, s15
 800254e:	4ba2      	ldr	r3, [pc, #648]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002550:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
		 TrjStruc.Alpha = -1;
 8002554:	4ba0      	ldr	r3, [pc, #640]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002556:	4aa1      	ldr	r2, [pc, #644]	; (80027dc <TrajectoryGenerationCalculation+0x2cc>)
 8002558:	67da      	str	r2, [r3, #124]	; 0x7c
 800255a:	e017      	b.n	800258c <TrajectoryGenerationCalculation+0x7c>
	  }
	  else if (TrjStruc.Delta_Theta > 0)
 800255c:	4b9e      	ldr	r3, [pc, #632]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 800255e:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8002562:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800256a:	dd0f      	ble.n	800258c <TrajectoryGenerationCalculation+0x7c>
	  {
		 TrjStruc.AngularAcceration = TrjStruc.AngularAccerationMax_Setting;
 800256c:	4b9a      	ldr	r3, [pc, #616]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 800256e:	695b      	ldr	r3, [r3, #20]
 8002570:	4a99      	ldr	r2, [pc, #612]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002572:	61d3      	str	r3, [r2, #28]
		 TrjStruc.AngularVelocity = TrjStruc.AngularVelocityMax_Setting;
 8002574:	4b98      	ldr	r3, [pc, #608]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002576:	691b      	ldr	r3, [r3, #16]
 8002578:	4a97      	ldr	r2, [pc, #604]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 800257a:	6193      	str	r3, [r2, #24]
		 TrjStruc.Abs_Delta_Theta = TrjStruc.Delta_Theta;
 800257c:	4b96      	ldr	r3, [pc, #600]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 800257e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002580:	4a95      	ldr	r2, [pc, #596]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002582:	6753      	str	r3, [r2, #116]	; 0x74
		 TrjStruc.Alpha = 1;
 8002584:	4b94      	ldr	r3, [pc, #592]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002586:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800258a:	67da      	str	r2, [r3, #124]	; 0x7c
	  }

	 if ( PIDTunerMode == 0 )
 800258c:	4b94      	ldr	r3, [pc, #592]	; (80027e0 <TrajectoryGenerationCalculation+0x2d0>)
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d13d      	bne.n	8002610 <TrajectoryGenerationCalculation+0x100>
	 {
		 if ( TrjStruc.Abs_Delta_Theta >= ( 45*8192.0/360.0 ) )
 8002594:	4b90      	ldr	r3, [pc, #576]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002596:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 800259a:	ed9f 7a92 	vldr	s14, [pc, #584]	; 80027e4 <TrajectoryGenerationCalculation+0x2d4>
 800259e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025a6:	db02      	blt.n	80025ae <TrajectoryGenerationCalculation+0x9e>
		 {
			 LinkMovingPID45to355Load();
 80025a8:	f7ff fcb6 	bl	8001f18 <LinkMovingPID45to355Load>
 80025ac:	e030      	b.n	8002610 <TrajectoryGenerationCalculation+0x100>
		 }
		 else if ( ( TrjStruc.Abs_Delta_Theta >= ( 10*8192.0/360.0 ) ) && ( TrjStruc.Abs_Delta_Theta < ( 45*8192.0/360.0 ) ) )
 80025ae:	4b8a      	ldr	r3, [pc, #552]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 80025b0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7fd ff74 	bl	80004a0 <__aeabi_f2d>
 80025b8:	a385      	add	r3, pc, #532	; (adr r3, 80027d0 <TrajectoryGenerationCalculation+0x2c0>)
 80025ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025be:	f7fe fa4d 	bl	8000a5c <__aeabi_dcmpge>
 80025c2:	4603      	mov	r3, r0
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d00c      	beq.n	80025e2 <TrajectoryGenerationCalculation+0xd2>
 80025c8:	4b83      	ldr	r3, [pc, #524]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 80025ca:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80025ce:	ed9f 7a85 	vldr	s14, [pc, #532]	; 80027e4 <TrajectoryGenerationCalculation+0x2d4>
 80025d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025da:	d502      	bpl.n	80025e2 <TrajectoryGenerationCalculation+0xd2>
		 {
			 LinkMovingPID10to45Load();
 80025dc:	f7ff fcf0 	bl	8001fc0 <LinkMovingPID10to45Load>
 80025e0:	e016      	b.n	8002610 <TrajectoryGenerationCalculation+0x100>
		 }
		 else if ( ( TrjStruc.Abs_Delta_Theta >= ( 0*8192.0/360.0 ) ) && ( TrjStruc.Abs_Delta_Theta < ( 10*8192.0/360.0 ) ) )
 80025e2:	4b7d      	ldr	r3, [pc, #500]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 80025e4:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 80025e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025f0:	db0e      	blt.n	8002610 <TrajectoryGenerationCalculation+0x100>
 80025f2:	4b79      	ldr	r3, [pc, #484]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 80025f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7fd ff52 	bl	80004a0 <__aeabi_f2d>
 80025fc:	a374      	add	r3, pc, #464	; (adr r3, 80027d0 <TrajectoryGenerationCalculation+0x2c0>)
 80025fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002602:	f7fe fa17 	bl	8000a34 <__aeabi_dcmplt>
 8002606:	4603      	mov	r3, r0
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <TrajectoryGenerationCalculation+0x100>
		 {
			 LinkMovingPID0to9Load();
 800260c:	f7ff fd30 	bl	8002070 <LinkMovingPID0to9Load>
		 }
	 }

	  if (TrjStruc.Abs_Delta_Theta < TrjStruc.Theta_min_for_LSPB)   ///Triangular mode0
 8002610:	4b71      	ldr	r3, [pc, #452]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002612:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8002616:	4b70      	ldr	r3, [pc, #448]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002618:	edd3 7a03 	vldr	s15, [r3, #12]
 800261c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002620:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002624:	d55a      	bpl.n	80026dc <TrajectoryGenerationCalculation+0x1cc>
	  {
		 TrjStruc.BlendTimeTriangular = sqrt(TrjStruc.Abs_Delta_Theta/TrjStruc.AngularAccerationMax_Setting);
 8002626:	4b6c      	ldr	r3, [pc, #432]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002628:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 800262c:	4b6a      	ldr	r3, [pc, #424]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 800262e:	edd3 7a05 	vldr	s15, [r3, #20]
 8002632:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002636:	ee16 0a90 	vmov	r0, s13
 800263a:	f7fd ff31 	bl	80004a0 <__aeabi_f2d>
 800263e:	4602      	mov	r2, r0
 8002640:	460b      	mov	r3, r1
 8002642:	ec43 2b10 	vmov	d0, r2, r3
 8002646:	f008 fc25 	bl	800ae94 <sqrt>
 800264a:	ec53 2b10 	vmov	r2, r3, d0
 800264e:	4610      	mov	r0, r2
 8002650:	4619      	mov	r1, r3
 8002652:	f7fe fa4d 	bl	8000af0 <__aeabi_d2f>
 8002656:	4603      	mov	r3, r0
 8002658:	4a5f      	ldr	r2, [pc, #380]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 800265a:	6053      	str	r3, [r2, #4]
		 TrjStruc.Theta_Stamp_0 = TrjStruc.Start_Theta;
 800265c:	4b5e      	ldr	r3, [pc, #376]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 800265e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002660:	4a5d      	ldr	r2, [pc, #372]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002662:	6293      	str	r3, [r2, #40]	; 0x28
		 TrjStruc.Theta_Stamp_1 = ((TrjStruc.AngularAcceration*(TrjStruc.BlendTimeTriangular*TrjStruc.BlendTimeTriangular))/2.0) + TrjStruc.Theta_Stamp_0;
 8002664:	4b5c      	ldr	r3, [pc, #368]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002666:	ed93 7a07 	vldr	s14, [r3, #28]
 800266a:	4b5b      	ldr	r3, [pc, #364]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 800266c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002670:	4b59      	ldr	r3, [pc, #356]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002672:	edd3 7a01 	vldr	s15, [r3, #4]
 8002676:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800267a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800267e:	ee17 0a90 	vmov	r0, s15
 8002682:	f7fd ff0d 	bl	80004a0 <__aeabi_f2d>
 8002686:	f04f 0200 	mov.w	r2, #0
 800268a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800268e:	f7fe f889 	bl	80007a4 <__aeabi_ddiv>
 8002692:	4602      	mov	r2, r0
 8002694:	460b      	mov	r3, r1
 8002696:	4614      	mov	r4, r2
 8002698:	461d      	mov	r5, r3
 800269a:	4b4f      	ldr	r3, [pc, #316]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 800269c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800269e:	4618      	mov	r0, r3
 80026a0:	f7fd fefe 	bl	80004a0 <__aeabi_f2d>
 80026a4:	4602      	mov	r2, r0
 80026a6:	460b      	mov	r3, r1
 80026a8:	4620      	mov	r0, r4
 80026aa:	4629      	mov	r1, r5
 80026ac:	f7fd fd9a 	bl	80001e4 <__adddf3>
 80026b0:	4602      	mov	r2, r0
 80026b2:	460b      	mov	r3, r1
 80026b4:	4610      	mov	r0, r2
 80026b6:	4619      	mov	r1, r3
 80026b8:	f7fe fa1a 	bl	8000af0 <__aeabi_d2f>
 80026bc:	4603      	mov	r3, r0
 80026be:	4a46      	ldr	r2, [pc, #280]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 80026c0:	62d3      	str	r3, [r2, #44]	; 0x2c
		 TrjStruc.Mode = 0;
 80026c2:	4b45      	ldr	r3, [pc, #276]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		 TrjStruc.Submode = 0;
 80026ca:	4b43      	ldr	r3, [pc, #268]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 80026cc:	2200      	movs	r2, #0
 80026ce:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		 TrjStruc.Subsubmode = 0;
 80026d2:	4b41      	ldr	r3, [pc, #260]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 80026d4:	2200      	movs	r2, #0
 80026d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 80026da:	e069      	b.n	80027b0 <TrajectoryGenerationCalculation+0x2a0>
	  }
	  else if (TrjStruc.Abs_Delta_Theta >= TrjStruc.Theta_min_for_LSPB)  ///LSPB mode1
 80026dc:	4b3e      	ldr	r3, [pc, #248]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 80026de:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 80026e2:	4b3d      	ldr	r3, [pc, #244]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 80026e4:	edd3 7a03 	vldr	s15, [r3, #12]
 80026e8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80026ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f0:	db5e      	blt.n	80027b0 <TrajectoryGenerationCalculation+0x2a0>
	  {
		  TrjStruc.LinearTimeLSPB = (TrjStruc.Abs_Delta_Theta-TrjStruc.Theta_min_for_LSPB)/TrjStruc.AngularVelocityMax_Setting;
 80026f2:	4b39      	ldr	r3, [pc, #228]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 80026f4:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 80026f8:	4b37      	ldr	r3, [pc, #220]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 80026fa:	edd3 7a03 	vldr	s15, [r3, #12]
 80026fe:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002702:	4b35      	ldr	r3, [pc, #212]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002704:	ed93 7a04 	vldr	s14, [r3, #16]
 8002708:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800270c:	4b32      	ldr	r3, [pc, #200]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 800270e:	edc3 7a02 	vstr	s15, [r3, #8]
		  TrjStruc.Theta_Stamp_0 = TrjStruc.Start_Theta;
 8002712:	4b31      	ldr	r3, [pc, #196]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002714:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002716:	4a30      	ldr	r2, [pc, #192]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002718:	6293      	str	r3, [r2, #40]	; 0x28
		  TrjStruc.Theta_Stamp_1 = ((TrjStruc.AngularAcceration*(TrjStruc.BlendTimeLSPB*TrjStruc.BlendTimeLSPB))/2.0) + TrjStruc.Theta_Stamp_0;
 800271a:	4b2f      	ldr	r3, [pc, #188]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 800271c:	ed93 7a07 	vldr	s14, [r3, #28]
 8002720:	4b2d      	ldr	r3, [pc, #180]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002722:	edd3 6a00 	vldr	s13, [r3]
 8002726:	4b2c      	ldr	r3, [pc, #176]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002728:	edd3 7a00 	vldr	s15, [r3]
 800272c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002730:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002734:	ee17 0a90 	vmov	r0, s15
 8002738:	f7fd feb2 	bl	80004a0 <__aeabi_f2d>
 800273c:	f04f 0200 	mov.w	r2, #0
 8002740:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002744:	f7fe f82e 	bl	80007a4 <__aeabi_ddiv>
 8002748:	4602      	mov	r2, r0
 800274a:	460b      	mov	r3, r1
 800274c:	4614      	mov	r4, r2
 800274e:	461d      	mov	r5, r3
 8002750:	4b21      	ldr	r3, [pc, #132]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002752:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002754:	4618      	mov	r0, r3
 8002756:	f7fd fea3 	bl	80004a0 <__aeabi_f2d>
 800275a:	4602      	mov	r2, r0
 800275c:	460b      	mov	r3, r1
 800275e:	4620      	mov	r0, r4
 8002760:	4629      	mov	r1, r5
 8002762:	f7fd fd3f 	bl	80001e4 <__adddf3>
 8002766:	4602      	mov	r2, r0
 8002768:	460b      	mov	r3, r1
 800276a:	4610      	mov	r0, r2
 800276c:	4619      	mov	r1, r3
 800276e:	f7fe f9bf 	bl	8000af0 <__aeabi_d2f>
 8002772:	4603      	mov	r3, r0
 8002774:	4a18      	ldr	r2, [pc, #96]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002776:	62d3      	str	r3, [r2, #44]	; 0x2c
		  TrjStruc.Theta_Stamp_2 = (TrjStruc.AngularVelocity*TrjStruc.LinearTimeLSPB) + TrjStruc.Theta_Stamp_1;
 8002778:	4b17      	ldr	r3, [pc, #92]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 800277a:	ed93 7a06 	vldr	s14, [r3, #24]
 800277e:	4b16      	ldr	r3, [pc, #88]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002780:	edd3 7a02 	vldr	s15, [r3, #8]
 8002784:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002788:	4b13      	ldr	r3, [pc, #76]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 800278a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800278e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002792:	4b11      	ldr	r3, [pc, #68]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 8002794:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		  TrjStruc.Mode = 1;
 8002798:	4b0f      	ldr	r3, [pc, #60]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 800279a:	2201      	movs	r2, #1
 800279c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		  TrjStruc.Submode = 0;
 80027a0:	4b0d      	ldr	r3, [pc, #52]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		  TrjStruc.Subsubmode = 0;
 80027a8:	4b0b      	ldr	r3, [pc, #44]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 80027aa:	2200      	movs	r2, #0
 80027ac:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	  }
	 TrjStruc.Equation_Timestamp = micros();
 80027b0:	f7ff fa82 	bl	8001cb8 <micros>
 80027b4:	4602      	mov	r2, r0
 80027b6:	460b      	mov	r3, r1
 80027b8:	4907      	ldr	r1, [pc, #28]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 80027ba:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	 TrjStruc.Loop_Timestamp = micros();
 80027be:	f7ff fa7b 	bl	8001cb8 <micros>
 80027c2:	4602      	mov	r2, r0
 80027c4:	460b      	mov	r3, r1
 80027c6:	4904      	ldr	r1, [pc, #16]	; (80027d8 <TrajectoryGenerationCalculation+0x2c8>)
 80027c8:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 80027cc:	bf00      	nop
 80027ce:	bdb0      	pop	{r4, r5, r7, pc}
 80027d0:	1c71c71c 	.word	0x1c71c71c
 80027d4:	406c71c7 	.word	0x406c71c7
 80027d8:	20000530 	.word	0x20000530
 80027dc:	bf800000 	.word	0xbf800000
 80027e0:	200005cc 	.word	0x200005cc
 80027e4:	44800000 	.word	0x44800000

080027e8 <TrajectoryGenerationProcess>:

void TrajectoryGenerationProcess()
{
 80027e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80027ec:	ed2d 8b02 	vpush	{d8}
 80027f0:	b091      	sub	sp, #68	; 0x44
 80027f2:	af00      	add	r7, sp, #0

	TrjStruc.Equation_Realtime_Sec = (micros()-TrjStruc.Equation_Timestamp)/1000000.0;
 80027f4:	f7ff fa60 	bl	8001cb8 <micros>
 80027f8:	4ba3      	ldr	r3, [pc, #652]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 80027fa:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 80027fe:	1a84      	subs	r4, r0, r2
 8002800:	eb61 0503 	sbc.w	r5, r1, r3
 8002804:	4620      	mov	r0, r4
 8002806:	4629      	mov	r1, r5
 8002808:	f7fd fe6c 	bl	80004e4 <__aeabi_ul2d>
 800280c:	a39c      	add	r3, pc, #624	; (adr r3, 8002a80 <TrajectoryGenerationProcess+0x298>)
 800280e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002812:	f7fd ffc7 	bl	80007a4 <__aeabi_ddiv>
 8002816:	4602      	mov	r2, r0
 8002818:	460b      	mov	r3, r1
 800281a:	4610      	mov	r0, r2
 800281c:	4619      	mov	r1, r3
 800281e:	4b9a      	ldr	r3, [pc, #616]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 8002820:	e9c3 010e 	strd	r0, r1, [r3, #56]	; 0x38

	 switch (TrjStruc.Mode)
 8002824:	4b98      	ldr	r3, [pc, #608]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 8002826:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800282a:	2b02      	cmp	r3, #2
 800282c:	f000 83b0 	beq.w	8002f90 <TrajectoryGenerationProcess+0x7a8>
 8002830:	2b02      	cmp	r3, #2
 8002832:	f200 83bc 	bhi.w	8002fae <TrajectoryGenerationProcess+0x7c6>
 8002836:	2b00      	cmp	r3, #0
 8002838:	d003      	beq.n	8002842 <TrajectoryGenerationProcess+0x5a>
 800283a:	2b01      	cmp	r3, #1
 800283c:	f000 81b8 	beq.w	8002bb0 <TrajectoryGenerationProcess+0x3c8>
			  Moving_Link_Task_Flag = 1;
			  TrjStruc.AngularDisplacementDesire = TrjStruc.Desire_Theta;
			  TrjStruc.AngularVelocityDesire = 0;
			  break;
		  }
}
 8002840:	e3b5      	b.n	8002fae <TrajectoryGenerationProcess+0x7c6>
			  if (TrjStruc.Submode == 0)
 8002842:	4b91      	ldr	r3, [pc, #580]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 8002844:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002848:	2b00      	cmp	r3, #0
 800284a:	d16f      	bne.n	800292c <TrajectoryGenerationProcess+0x144>
						  ((TrjStruc.AngularAcceration*0.5)*(TrjStruc.Equation_Realtime_Sec*TrjStruc.Equation_Realtime_Sec))
 800284c:	4b8e      	ldr	r3, [pc, #568]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 800284e:	69db      	ldr	r3, [r3, #28]
 8002850:	4618      	mov	r0, r3
 8002852:	f7fd fe25 	bl	80004a0 <__aeabi_f2d>
 8002856:	f04f 0200 	mov.w	r2, #0
 800285a:	4b8c      	ldr	r3, [pc, #560]	; (8002a8c <TrajectoryGenerationProcess+0x2a4>)
 800285c:	f7fd fe78 	bl	8000550 <__aeabi_dmul>
 8002860:	4602      	mov	r2, r0
 8002862:	460b      	mov	r3, r1
 8002864:	4614      	mov	r4, r2
 8002866:	461d      	mov	r5, r3
 8002868:	4b87      	ldr	r3, [pc, #540]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 800286a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800286e:	4b86      	ldr	r3, [pc, #536]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 8002870:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002874:	f7fd fe6c 	bl	8000550 <__aeabi_dmul>
 8002878:	4602      	mov	r2, r0
 800287a:	460b      	mov	r3, r1
 800287c:	4620      	mov	r0, r4
 800287e:	4629      	mov	r1, r5
 8002880:	f7fd fe66 	bl	8000550 <__aeabi_dmul>
 8002884:	4602      	mov	r2, r0
 8002886:	460b      	mov	r3, r1
 8002888:	4614      	mov	r4, r2
 800288a:	461d      	mov	r5, r3
						  +TrjStruc.Theta_Stamp_0;
 800288c:	4b7e      	ldr	r3, [pc, #504]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 800288e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002890:	4618      	mov	r0, r3
 8002892:	f7fd fe05 	bl	80004a0 <__aeabi_f2d>
 8002896:	4602      	mov	r2, r0
 8002898:	460b      	mov	r3, r1
 800289a:	4620      	mov	r0, r4
 800289c:	4629      	mov	r1, r5
 800289e:	f7fd fca1 	bl	80001e4 <__adddf3>
 80028a2:	4602      	mov	r2, r0
 80028a4:	460b      	mov	r3, r1
 80028a6:	4610      	mov	r0, r2
 80028a8:	4619      	mov	r1, r3
 80028aa:	f7fe f921 	bl	8000af0 <__aeabi_d2f>
 80028ae:	4603      	mov	r3, r0
				  TrjStruc.AngularDisplacementDesire =
 80028b0:	4a75      	ldr	r2, [pc, #468]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 80028b2:	6213      	str	r3, [r2, #32]
				  TrjStruc.AngularVelocityDesire = TrjStruc.AngularAcceration * TrjStruc.Equation_Realtime_Sec;
 80028b4:	4b74      	ldr	r3, [pc, #464]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 80028b6:	69db      	ldr	r3, [r3, #28]
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7fd fdf1 	bl	80004a0 <__aeabi_f2d>
 80028be:	4b72      	ldr	r3, [pc, #456]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 80028c0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80028c4:	f7fd fe44 	bl	8000550 <__aeabi_dmul>
 80028c8:	4602      	mov	r2, r0
 80028ca:	460b      	mov	r3, r1
 80028cc:	4610      	mov	r0, r2
 80028ce:	4619      	mov	r1, r3
 80028d0:	f7fe f90e 	bl	8000af0 <__aeabi_d2f>
 80028d4:	4603      	mov	r3, r0
 80028d6:	4a6c      	ldr	r2, [pc, #432]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 80028d8:	6253      	str	r3, [r2, #36]	; 0x24
				  if (micros()-TrjStruc.Equation_Timestamp >= TrjStruc.BlendTimeTriangular*1000000)
 80028da:	f7ff f9ed 	bl	8001cb8 <micros>
 80028de:	4b6a      	ldr	r3, [pc, #424]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 80028e0:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 80028e4:	1a84      	subs	r4, r0, r2
 80028e6:	63bc      	str	r4, [r7, #56]	; 0x38
 80028e8:	eb61 0303 	sbc.w	r3, r1, r3
 80028ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80028ee:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80028f2:	f7fe fa15 	bl	8000d20 <__aeabi_ul2f>
 80028f6:	ee06 0a90 	vmov	s13, r0
 80028fa:	4b63      	ldr	r3, [pc, #396]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 80028fc:	edd3 7a01 	vldr	s15, [r3, #4]
 8002900:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8002a90 <TrajectoryGenerationProcess+0x2a8>
 8002904:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002908:	eef4 6ae7 	vcmpe.f32	s13, s15
 800290c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002910:	da00      	bge.n	8002914 <TrajectoryGenerationProcess+0x12c>
			  break;
 8002912:	e349      	b.n	8002fa8 <TrajectoryGenerationProcess+0x7c0>
					  TrjStruc.Equation_Timestamp = micros();
 8002914:	f7ff f9d0 	bl	8001cb8 <micros>
 8002918:	4602      	mov	r2, r0
 800291a:	460b      	mov	r3, r1
 800291c:	495a      	ldr	r1, [pc, #360]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 800291e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
					  TrjStruc.Submode = 1;
 8002922:	4b59      	ldr	r3, [pc, #356]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 8002924:	2201      	movs	r2, #1
 8002926:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
			  break;
 800292a:	e33d      	b.n	8002fa8 <TrajectoryGenerationProcess+0x7c0>
			  else if (TrjStruc.Submode == 1)
 800292c:	4b56      	ldr	r3, [pc, #344]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 800292e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002932:	2b01      	cmp	r3, #1
 8002934:	f040 8338 	bne.w	8002fa8 <TrajectoryGenerationProcess+0x7c0>
						  ((TrjStruc.AngularAcceration*-0.5)*(TrjStruc.Equation_Realtime_Sec*TrjStruc.Equation_Realtime_Sec))
 8002938:	4b53      	ldr	r3, [pc, #332]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 800293a:	69db      	ldr	r3, [r3, #28]
 800293c:	4618      	mov	r0, r3
 800293e:	f7fd fdaf 	bl	80004a0 <__aeabi_f2d>
 8002942:	f04f 0200 	mov.w	r2, #0
 8002946:	4b53      	ldr	r3, [pc, #332]	; (8002a94 <TrajectoryGenerationProcess+0x2ac>)
 8002948:	f7fd fe02 	bl	8000550 <__aeabi_dmul>
 800294c:	4602      	mov	r2, r0
 800294e:	460b      	mov	r3, r1
 8002950:	4614      	mov	r4, r2
 8002952:	461d      	mov	r5, r3
 8002954:	4b4c      	ldr	r3, [pc, #304]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 8002956:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800295a:	4b4b      	ldr	r3, [pc, #300]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 800295c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002960:	f7fd fdf6 	bl	8000550 <__aeabi_dmul>
 8002964:	4602      	mov	r2, r0
 8002966:	460b      	mov	r3, r1
 8002968:	4620      	mov	r0, r4
 800296a:	4629      	mov	r1, r5
 800296c:	f7fd fdf0 	bl	8000550 <__aeabi_dmul>
 8002970:	4602      	mov	r2, r0
 8002972:	460b      	mov	r3, r1
 8002974:	4614      	mov	r4, r2
 8002976:	461d      	mov	r5, r3
						  + (TrjStruc.AngularAcceration*TrjStruc.BlendTimeTriangular*(TrjStruc.Equation_Realtime_Sec))
 8002978:	4b43      	ldr	r3, [pc, #268]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 800297a:	ed93 7a07 	vldr	s14, [r3, #28]
 800297e:	4b42      	ldr	r3, [pc, #264]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 8002980:	edd3 7a01 	vldr	s15, [r3, #4]
 8002984:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002988:	ee17 0a90 	vmov	r0, s15
 800298c:	f7fd fd88 	bl	80004a0 <__aeabi_f2d>
 8002990:	4b3d      	ldr	r3, [pc, #244]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 8002992:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002996:	f7fd fddb 	bl	8000550 <__aeabi_dmul>
 800299a:	4602      	mov	r2, r0
 800299c:	460b      	mov	r3, r1
 800299e:	4620      	mov	r0, r4
 80029a0:	4629      	mov	r1, r5
 80029a2:	f7fd fc1f 	bl	80001e4 <__adddf3>
 80029a6:	4602      	mov	r2, r0
 80029a8:	460b      	mov	r3, r1
 80029aa:	4614      	mov	r4, r2
 80029ac:	461d      	mov	r5, r3
						  + TrjStruc.Theta_Stamp_1;
 80029ae:	4b36      	ldr	r3, [pc, #216]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 80029b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7fd fd74 	bl	80004a0 <__aeabi_f2d>
 80029b8:	4602      	mov	r2, r0
 80029ba:	460b      	mov	r3, r1
 80029bc:	4620      	mov	r0, r4
 80029be:	4629      	mov	r1, r5
 80029c0:	f7fd fc10 	bl	80001e4 <__adddf3>
 80029c4:	4602      	mov	r2, r0
 80029c6:	460b      	mov	r3, r1
 80029c8:	4610      	mov	r0, r2
 80029ca:	4619      	mov	r1, r3
 80029cc:	f7fe f890 	bl	8000af0 <__aeabi_d2f>
 80029d0:	4603      	mov	r3, r0
				  TrjStruc.AngularDisplacementDesire =
 80029d2:	4a2d      	ldr	r2, [pc, #180]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 80029d4:	6213      	str	r3, [r2, #32]
				  if ( TrjStruc.Subsubmode == 0 )
 80029d6:	4b2c      	ldr	r3, [pc, #176]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 80029d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d15b      	bne.n	8002a98 <TrajectoryGenerationProcess+0x2b0>
					  TrjStruc.AngularVelocityDesire = ( -1.0*TrjStruc.AngularAcceration*TrjStruc.Equation_Realtime_Sec ) +
 80029e0:	4b29      	ldr	r3, [pc, #164]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 80029e2:	69db      	ldr	r3, [r3, #28]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7fd fd5b 	bl	80004a0 <__aeabi_f2d>
 80029ea:	4602      	mov	r2, r0
 80029ec:	460b      	mov	r3, r1
 80029ee:	633a      	str	r2, [r7, #48]	; 0x30
 80029f0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80029f4:	637b      	str	r3, [r7, #52]	; 0x34
 80029f6:	4b24      	ldr	r3, [pc, #144]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 80029f8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80029fc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002a00:	f7fd fda6 	bl	8000550 <__aeabi_dmul>
 8002a04:	4602      	mov	r2, r0
 8002a06:	460b      	mov	r3, r1
 8002a08:	4614      	mov	r4, r2
 8002a0a:	461d      	mov	r5, r3
													   (TrjStruc.AngularAcceration*TrjStruc.BlendTimeTriangular);
 8002a0c:	4b1e      	ldr	r3, [pc, #120]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 8002a0e:	ed93 7a07 	vldr	s14, [r3, #28]
 8002a12:	4b1d      	ldr	r3, [pc, #116]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 8002a14:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a18:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a1c:	ee17 0a90 	vmov	r0, s15
 8002a20:	f7fd fd3e 	bl	80004a0 <__aeabi_f2d>
 8002a24:	4602      	mov	r2, r0
 8002a26:	460b      	mov	r3, r1
					  TrjStruc.AngularVelocityDesire = ( -1.0*TrjStruc.AngularAcceration*TrjStruc.Equation_Realtime_Sec ) +
 8002a28:	4620      	mov	r0, r4
 8002a2a:	4629      	mov	r1, r5
 8002a2c:	f7fd fbda 	bl	80001e4 <__adddf3>
 8002a30:	4602      	mov	r2, r0
 8002a32:	460b      	mov	r3, r1
 8002a34:	4610      	mov	r0, r2
 8002a36:	4619      	mov	r1, r3
 8002a38:	f7fe f85a 	bl	8000af0 <__aeabi_d2f>
 8002a3c:	4603      	mov	r3, r0
 8002a3e:	4a12      	ldr	r2, [pc, #72]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 8002a40:	6253      	str	r3, [r2, #36]	; 0x24
					  if ( TrjStruc.Alpha * TrjStruc.AngularVelocityDesire <= TrjStruc.AngularVelocityFinalMin )
 8002a42:	4b11      	ldr	r3, [pc, #68]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 8002a44:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8002a48:	4b0f      	ldr	r3, [pc, #60]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 8002a4a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002a4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002a52:	4b0d      	ldr	r3, [pc, #52]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 8002a54:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002a58:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a60:	d875      	bhi.n	8002b4e <TrajectoryGenerationProcess+0x366>
						  TrjStruc.Subsubmode = 1;
 8002a62:	4b09      	ldr	r3, [pc, #36]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 8002a64:	2201      	movs	r2, #1
 8002a66:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
						  TrjStruc.Velocity_Timestamp = micros();
 8002a6a:	f7ff f925 	bl	8001cb8 <micros>
 8002a6e:	4602      	mov	r2, r0
 8002a70:	460b      	mov	r3, r1
 8002a72:	4905      	ldr	r1, [pc, #20]	; (8002a88 <TrajectoryGenerationProcess+0x2a0>)
 8002a74:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 8002a78:	e069      	b.n	8002b4e <TrajectoryGenerationProcess+0x366>
 8002a7a:	bf00      	nop
 8002a7c:	f3af 8000 	nop.w
 8002a80:	00000000 	.word	0x00000000
 8002a84:	412e8480 	.word	0x412e8480
 8002a88:	20000530 	.word	0x20000530
 8002a8c:	3fe00000 	.word	0x3fe00000
 8002a90:	49742400 	.word	0x49742400
 8002a94:	bfe00000 	.word	0xbfe00000
				  else if ( TrjStruc.Subsubmode == 1 )
 8002a98:	4ba9      	ldr	r3, [pc, #676]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002a9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d14c      	bne.n	8002b3c <TrajectoryGenerationProcess+0x354>
					  TrjStruc.AngularVelocityDesire = TrjStruc.Alpha * TrjStruc.AngularVelocityFinalMin;
 8002aa2:	4ba7      	ldr	r3, [pc, #668]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002aa4:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8002aa8:	4ba5      	ldr	r3, [pc, #660]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002aaa:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002aae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ab2:	4ba3      	ldr	r3, [pc, #652]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002ab4:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
					  if (micros()-TrjStruc.Velocity_Timestamp >= ((TrjStruc.BlendTimeTriangular*1000000)-(TrjStruc.Velocity_Timestamp - TrjStruc.Equation_Timestamp))/2.0)
 8002ab8:	f7ff f8fe 	bl	8001cb8 <micros>
 8002abc:	4ba0      	ldr	r3, [pc, #640]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002abe:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8002ac2:	1a84      	subs	r4, r0, r2
 8002ac4:	62bc      	str	r4, [r7, #40]	; 0x28
 8002ac6:	eb61 0303 	sbc.w	r3, r1, r3
 8002aca:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002acc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002ad0:	f7fd fd08 	bl	80004e4 <__aeabi_ul2d>
 8002ad4:	4604      	mov	r4, r0
 8002ad6:	460d      	mov	r5, r1
 8002ad8:	4b99      	ldr	r3, [pc, #612]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002ada:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ade:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8002d44 <TrajectoryGenerationProcess+0x55c>
 8002ae2:	ee27 8a87 	vmul.f32	s16, s15, s14
 8002ae6:	4b96      	ldr	r3, [pc, #600]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002ae8:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002aec:	4b94      	ldr	r3, [pc, #592]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002aee:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8002af2:	1a86      	subs	r6, r0, r2
 8002af4:	623e      	str	r6, [r7, #32]
 8002af6:	eb61 0303 	sbc.w	r3, r1, r3
 8002afa:	627b      	str	r3, [r7, #36]	; 0x24
 8002afc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002b00:	f7fe f90e 	bl	8000d20 <__aeabi_ul2f>
 8002b04:	ee07 0a90 	vmov	s15, r0
 8002b08:	ee78 7a67 	vsub.f32	s15, s16, s15
 8002b0c:	ee17 0a90 	vmov	r0, s15
 8002b10:	f7fd fcc6 	bl	80004a0 <__aeabi_f2d>
 8002b14:	f04f 0200 	mov.w	r2, #0
 8002b18:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002b1c:	f7fd fe42 	bl	80007a4 <__aeabi_ddiv>
 8002b20:	4602      	mov	r2, r0
 8002b22:	460b      	mov	r3, r1
 8002b24:	4620      	mov	r0, r4
 8002b26:	4629      	mov	r1, r5
 8002b28:	f7fd ff98 	bl	8000a5c <__aeabi_dcmpge>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d00d      	beq.n	8002b4e <TrajectoryGenerationProcess+0x366>
						  TrjStruc.Subsubmode = 2;
 8002b32:	4b83      	ldr	r3, [pc, #524]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002b34:	2202      	movs	r2, #2
 8002b36:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8002b3a:	e008      	b.n	8002b4e <TrajectoryGenerationProcess+0x366>
				  else if ( TrjStruc.Subsubmode == 2 )
 8002b3c:	4b80      	ldr	r3, [pc, #512]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002b3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002b42:	2b02      	cmp	r3, #2
 8002b44:	d103      	bne.n	8002b4e <TrajectoryGenerationProcess+0x366>
					  TrjStruc.AngularVelocityDesire = 0;
 8002b46:	4b7e      	ldr	r3, [pc, #504]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002b48:	f04f 0200 	mov.w	r2, #0
 8002b4c:	625a      	str	r2, [r3, #36]	; 0x24
				  if (micros()-TrjStruc.Equation_Timestamp >= TrjStruc.BlendTimeTriangular*1000000)
 8002b4e:	f7ff f8b3 	bl	8001cb8 <micros>
 8002b52:	4b7b      	ldr	r3, [pc, #492]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002b54:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8002b58:	1a84      	subs	r4, r0, r2
 8002b5a:	61bc      	str	r4, [r7, #24]
 8002b5c:	eb61 0303 	sbc.w	r3, r1, r3
 8002b60:	61fb      	str	r3, [r7, #28]
 8002b62:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002b66:	f7fe f8db 	bl	8000d20 <__aeabi_ul2f>
 8002b6a:	ee06 0a90 	vmov	s13, r0
 8002b6e:	4b74      	ldr	r3, [pc, #464]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002b70:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b74:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002d44 <TrajectoryGenerationProcess+0x55c>
 8002b78:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b7c:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b84:	da00      	bge.n	8002b88 <TrajectoryGenerationProcess+0x3a0>
			  break;
 8002b86:	e20f      	b.n	8002fa8 <TrajectoryGenerationProcess+0x7c0>
					  TrjStruc.Equation_Timestamp = micros();
 8002b88:	f7ff f896 	bl	8001cb8 <micros>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	460b      	mov	r3, r1
 8002b90:	496b      	ldr	r1, [pc, #428]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002b92:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
					  TrjStruc.Submode = 0;
 8002b96:	4b6a      	ldr	r3, [pc, #424]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002b98:	2200      	movs	r2, #0
 8002b9a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
					  TrjStruc.Subsubmode = 0;
 8002b9e:	4b68      	ldr	r3, [pc, #416]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
					  TrjStruc.Mode = 2; ///Final Value Mode
 8002ba6:	4b66      	ldr	r3, [pc, #408]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002ba8:	2202      	movs	r2, #2
 8002baa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
			  break;
 8002bae:	e1fb      	b.n	8002fa8 <TrajectoryGenerationProcess+0x7c0>
			  if (TrjStruc.Submode == 0)
 8002bb0:	4b63      	ldr	r3, [pc, #396]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002bb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d16e      	bne.n	8002c98 <TrajectoryGenerationProcess+0x4b0>
							((TrjStruc.AngularAcceration*0.5)*(TrjStruc.Equation_Realtime_Sec*TrjStruc.Equation_Realtime_Sec))
 8002bba:	4b61      	ldr	r3, [pc, #388]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002bbc:	69db      	ldr	r3, [r3, #28]
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7fd fc6e 	bl	80004a0 <__aeabi_f2d>
 8002bc4:	f04f 0200 	mov.w	r2, #0
 8002bc8:	4b5f      	ldr	r3, [pc, #380]	; (8002d48 <TrajectoryGenerationProcess+0x560>)
 8002bca:	f7fd fcc1 	bl	8000550 <__aeabi_dmul>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	4614      	mov	r4, r2
 8002bd4:	461d      	mov	r5, r3
 8002bd6:	4b5a      	ldr	r3, [pc, #360]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002bd8:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002bdc:	4b58      	ldr	r3, [pc, #352]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002bde:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002be2:	f7fd fcb5 	bl	8000550 <__aeabi_dmul>
 8002be6:	4602      	mov	r2, r0
 8002be8:	460b      	mov	r3, r1
 8002bea:	4620      	mov	r0, r4
 8002bec:	4629      	mov	r1, r5
 8002bee:	f7fd fcaf 	bl	8000550 <__aeabi_dmul>
 8002bf2:	4602      	mov	r2, r0
 8002bf4:	460b      	mov	r3, r1
 8002bf6:	4614      	mov	r4, r2
 8002bf8:	461d      	mov	r5, r3
							+TrjStruc.Theta_Stamp_0;
 8002bfa:	4b51      	ldr	r3, [pc, #324]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bfe:	4618      	mov	r0, r3
 8002c00:	f7fd fc4e 	bl	80004a0 <__aeabi_f2d>
 8002c04:	4602      	mov	r2, r0
 8002c06:	460b      	mov	r3, r1
 8002c08:	4620      	mov	r0, r4
 8002c0a:	4629      	mov	r1, r5
 8002c0c:	f7fd faea 	bl	80001e4 <__adddf3>
 8002c10:	4602      	mov	r2, r0
 8002c12:	460b      	mov	r3, r1
 8002c14:	4610      	mov	r0, r2
 8002c16:	4619      	mov	r1, r3
 8002c18:	f7fd ff6a 	bl	8000af0 <__aeabi_d2f>
 8002c1c:	4603      	mov	r3, r0
				  TrjStruc.AngularDisplacementDesire =
 8002c1e:	4a48      	ldr	r2, [pc, #288]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002c20:	6213      	str	r3, [r2, #32]
				  TrjStruc.AngularVelocityDesire = TrjStruc.AngularAcceration * TrjStruc.Equation_Realtime_Sec;
 8002c22:	4b47      	ldr	r3, [pc, #284]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002c24:	69db      	ldr	r3, [r3, #28]
 8002c26:	4618      	mov	r0, r3
 8002c28:	f7fd fc3a 	bl	80004a0 <__aeabi_f2d>
 8002c2c:	4b44      	ldr	r3, [pc, #272]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002c2e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002c32:	f7fd fc8d 	bl	8000550 <__aeabi_dmul>
 8002c36:	4602      	mov	r2, r0
 8002c38:	460b      	mov	r3, r1
 8002c3a:	4610      	mov	r0, r2
 8002c3c:	4619      	mov	r1, r3
 8002c3e:	f7fd ff57 	bl	8000af0 <__aeabi_d2f>
 8002c42:	4603      	mov	r3, r0
 8002c44:	4a3e      	ldr	r2, [pc, #248]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002c46:	6253      	str	r3, [r2, #36]	; 0x24
				  if (micros()-TrjStruc.Equation_Timestamp >= TrjStruc.BlendTimeLSPB*1000000)
 8002c48:	f7ff f836 	bl	8001cb8 <micros>
 8002c4c:	4b3c      	ldr	r3, [pc, #240]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002c4e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8002c52:	ebb0 0a02 	subs.w	sl, r0, r2
 8002c56:	eb61 0b03 	sbc.w	fp, r1, r3
 8002c5a:	4650      	mov	r0, sl
 8002c5c:	4659      	mov	r1, fp
 8002c5e:	f7fe f85f 	bl	8000d20 <__aeabi_ul2f>
 8002c62:	ee06 0a90 	vmov	s13, r0
 8002c66:	4b36      	ldr	r3, [pc, #216]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002c68:	edd3 7a00 	vldr	s15, [r3]
 8002c6c:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8002d44 <TrajectoryGenerationProcess+0x55c>
 8002c70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c74:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c7c:	da00      	bge.n	8002c80 <TrajectoryGenerationProcess+0x498>
			  break;
 8002c7e:	e195      	b.n	8002fac <TrajectoryGenerationProcess+0x7c4>
					  TrjStruc.Equation_Timestamp = micros();
 8002c80:	f7ff f81a 	bl	8001cb8 <micros>
 8002c84:	4602      	mov	r2, r0
 8002c86:	460b      	mov	r3, r1
 8002c88:	492d      	ldr	r1, [pc, #180]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002c8a:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
					  TrjStruc.Submode = 1;
 8002c8e:	4b2c      	ldr	r3, [pc, #176]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002c90:	2201      	movs	r2, #1
 8002c92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
			  break;
 8002c96:	e189      	b.n	8002fac <TrajectoryGenerationProcess+0x7c4>
			  else if (TrjStruc.Submode == 1)
 8002c98:	4b29      	ldr	r3, [pc, #164]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002c9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d154      	bne.n	8002d4c <TrajectoryGenerationProcess+0x564>
						  (TrjStruc.AngularVelocity*(TrjStruc.Equation_Realtime_Sec))
 8002ca2:	4b27      	ldr	r3, [pc, #156]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f7fd fbfa 	bl	80004a0 <__aeabi_f2d>
 8002cac:	4b24      	ldr	r3, [pc, #144]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002cae:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002cb2:	f7fd fc4d 	bl	8000550 <__aeabi_dmul>
 8002cb6:	4602      	mov	r2, r0
 8002cb8:	460b      	mov	r3, r1
 8002cba:	4614      	mov	r4, r2
 8002cbc:	461d      	mov	r5, r3
						  +TrjStruc.Theta_Stamp_1;
 8002cbe:	4b20      	ldr	r3, [pc, #128]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002cc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7fd fbec 	bl	80004a0 <__aeabi_f2d>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	460b      	mov	r3, r1
 8002ccc:	4620      	mov	r0, r4
 8002cce:	4629      	mov	r1, r5
 8002cd0:	f7fd fa88 	bl	80001e4 <__adddf3>
 8002cd4:	4602      	mov	r2, r0
 8002cd6:	460b      	mov	r3, r1
 8002cd8:	4610      	mov	r0, r2
 8002cda:	4619      	mov	r1, r3
 8002cdc:	f7fd ff08 	bl	8000af0 <__aeabi_d2f>
 8002ce0:	4603      	mov	r3, r0
				  TrjStruc.AngularDisplacementDesire =
 8002ce2:	4a17      	ldr	r2, [pc, #92]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002ce4:	6213      	str	r3, [r2, #32]
				  TrjStruc.AngularVelocityDesire = TrjStruc.AngularVelocity;
 8002ce6:	4b16      	ldr	r3, [pc, #88]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002ce8:	699b      	ldr	r3, [r3, #24]
 8002cea:	4a15      	ldr	r2, [pc, #84]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002cec:	6253      	str	r3, [r2, #36]	; 0x24
				  if (micros()-TrjStruc.Equation_Timestamp >= TrjStruc.LinearTimeLSPB*1000000)
 8002cee:	f7fe ffe3 	bl	8001cb8 <micros>
 8002cf2:	4b13      	ldr	r3, [pc, #76]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002cf4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8002cf8:	ebb0 0802 	subs.w	r8, r0, r2
 8002cfc:	eb61 0903 	sbc.w	r9, r1, r3
 8002d00:	4640      	mov	r0, r8
 8002d02:	4649      	mov	r1, r9
 8002d04:	f7fe f80c 	bl	8000d20 <__aeabi_ul2f>
 8002d08:	ee06 0a90 	vmov	s13, r0
 8002d0c:	4b0c      	ldr	r3, [pc, #48]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002d0e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002d12:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8002d44 <TrajectoryGenerationProcess+0x55c>
 8002d16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d1a:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d22:	da00      	bge.n	8002d26 <TrajectoryGenerationProcess+0x53e>
			  break;
 8002d24:	e142      	b.n	8002fac <TrajectoryGenerationProcess+0x7c4>
					  TrjStruc.Equation_Timestamp = micros();
 8002d26:	f7fe ffc7 	bl	8001cb8 <micros>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	460b      	mov	r3, r1
 8002d2e:	4904      	ldr	r1, [pc, #16]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002d30:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
					  TrjStruc.Submode = 2;
 8002d34:	4b02      	ldr	r3, [pc, #8]	; (8002d40 <TrajectoryGenerationProcess+0x558>)
 8002d36:	2202      	movs	r2, #2
 8002d38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
			  break;
 8002d3c:	e136      	b.n	8002fac <TrajectoryGenerationProcess+0x7c4>
 8002d3e:	bf00      	nop
 8002d40:	20000530 	.word	0x20000530
 8002d44:	49742400 	.word	0x49742400
 8002d48:	3fe00000 	.word	0x3fe00000
			  else if (TrjStruc.Submode == 2)
 8002d4c:	4b9b      	ldr	r3, [pc, #620]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002d4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002d52:	2b02      	cmp	r3, #2
 8002d54:	f040 812a 	bne.w	8002fac <TrajectoryGenerationProcess+0x7c4>
						  ((TrjStruc.AngularAcceration*-0.5)*(TrjStruc.Equation_Realtime_Sec*TrjStruc.Equation_Realtime_Sec))
 8002d58:	4b98      	ldr	r3, [pc, #608]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002d5a:	69db      	ldr	r3, [r3, #28]
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7fd fb9f 	bl	80004a0 <__aeabi_f2d>
 8002d62:	f04f 0200 	mov.w	r2, #0
 8002d66:	4b96      	ldr	r3, [pc, #600]	; (8002fc0 <TrajectoryGenerationProcess+0x7d8>)
 8002d68:	f7fd fbf2 	bl	8000550 <__aeabi_dmul>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	460b      	mov	r3, r1
 8002d70:	4614      	mov	r4, r2
 8002d72:	461d      	mov	r5, r3
 8002d74:	4b91      	ldr	r3, [pc, #580]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002d76:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002d7a:	4b90      	ldr	r3, [pc, #576]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002d7c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002d80:	f7fd fbe6 	bl	8000550 <__aeabi_dmul>
 8002d84:	4602      	mov	r2, r0
 8002d86:	460b      	mov	r3, r1
 8002d88:	4620      	mov	r0, r4
 8002d8a:	4629      	mov	r1, r5
 8002d8c:	f7fd fbe0 	bl	8000550 <__aeabi_dmul>
 8002d90:	4602      	mov	r2, r0
 8002d92:	460b      	mov	r3, r1
 8002d94:	4614      	mov	r4, r2
 8002d96:	461d      	mov	r5, r3
						  + (TrjStruc.AngularVelocity*(TrjStruc.Equation_Realtime_Sec))
 8002d98:	4b88      	ldr	r3, [pc, #544]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002d9a:	699b      	ldr	r3, [r3, #24]
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7fd fb7f 	bl	80004a0 <__aeabi_f2d>
 8002da2:	4b86      	ldr	r3, [pc, #536]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002da4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002da8:	f7fd fbd2 	bl	8000550 <__aeabi_dmul>
 8002dac:	4602      	mov	r2, r0
 8002dae:	460b      	mov	r3, r1
 8002db0:	4620      	mov	r0, r4
 8002db2:	4629      	mov	r1, r5
 8002db4:	f7fd fa16 	bl	80001e4 <__adddf3>
 8002db8:	4602      	mov	r2, r0
 8002dba:	460b      	mov	r3, r1
 8002dbc:	4614      	mov	r4, r2
 8002dbe:	461d      	mov	r5, r3
						  + TrjStruc.Theta_Stamp_2;
 8002dc0:	4b7e      	ldr	r3, [pc, #504]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002dc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dc4:	4618      	mov	r0, r3
 8002dc6:	f7fd fb6b 	bl	80004a0 <__aeabi_f2d>
 8002dca:	4602      	mov	r2, r0
 8002dcc:	460b      	mov	r3, r1
 8002dce:	4620      	mov	r0, r4
 8002dd0:	4629      	mov	r1, r5
 8002dd2:	f7fd fa07 	bl	80001e4 <__adddf3>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	460b      	mov	r3, r1
 8002dda:	4610      	mov	r0, r2
 8002ddc:	4619      	mov	r1, r3
 8002dde:	f7fd fe87 	bl	8000af0 <__aeabi_d2f>
 8002de2:	4603      	mov	r3, r0
				  TrjStruc.AngularDisplacementDesire =
 8002de4:	4a75      	ldr	r2, [pc, #468]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002de6:	6213      	str	r3, [r2, #32]
				  if ( TrjStruc.Subsubmode == 0 )
 8002de8:	4b74      	ldr	r3, [pc, #464]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002dea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d142      	bne.n	8002e78 <TrajectoryGenerationProcess+0x690>
					  TrjStruc.AngularVelocityDesire = ( -1*TrjStruc.AngularAcceration*TrjStruc.Equation_Realtime_Sec )
 8002df2:	4b72      	ldr	r3, [pc, #456]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002df4:	edd3 7a07 	vldr	s15, [r3, #28]
 8002df8:	eef1 7a67 	vneg.f32	s15, s15
 8002dfc:	ee17 3a90 	vmov	r3, s15
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7fd fb4d 	bl	80004a0 <__aeabi_f2d>
 8002e06:	4b6d      	ldr	r3, [pc, #436]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002e08:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002e0c:	f7fd fba0 	bl	8000550 <__aeabi_dmul>
 8002e10:	4602      	mov	r2, r0
 8002e12:	460b      	mov	r3, r1
 8002e14:	4614      	mov	r4, r2
 8002e16:	461d      	mov	r5, r3
							                           + ( TrjStruc.AngularVelocity );
 8002e18:	4b68      	ldr	r3, [pc, #416]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002e1a:	699b      	ldr	r3, [r3, #24]
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	f7fd fb3f 	bl	80004a0 <__aeabi_f2d>
 8002e22:	4602      	mov	r2, r0
 8002e24:	460b      	mov	r3, r1
 8002e26:	4620      	mov	r0, r4
 8002e28:	4629      	mov	r1, r5
 8002e2a:	f7fd f9db 	bl	80001e4 <__adddf3>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	460b      	mov	r3, r1
 8002e32:	4610      	mov	r0, r2
 8002e34:	4619      	mov	r1, r3
 8002e36:	f7fd fe5b 	bl	8000af0 <__aeabi_d2f>
 8002e3a:	4603      	mov	r3, r0
					  TrjStruc.AngularVelocityDesire = ( -1*TrjStruc.AngularAcceration*TrjStruc.Equation_Realtime_Sec )
 8002e3c:	4a5f      	ldr	r2, [pc, #380]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002e3e:	6253      	str	r3, [r2, #36]	; 0x24
					  if (  TrjStruc.Alpha * TrjStruc.AngularVelocityDesire <=  TrjStruc.AngularVelocityFinalMin )
 8002e40:	4b5e      	ldr	r3, [pc, #376]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002e42:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8002e46:	4b5d      	ldr	r3, [pc, #372]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002e48:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002e4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e50:	4b5a      	ldr	r3, [pc, #360]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002e52:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002e56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002e5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e5e:	d866      	bhi.n	8002f2e <TrajectoryGenerationProcess+0x746>
						  TrjStruc.Subsubmode = 1;
 8002e60:	4b56      	ldr	r3, [pc, #344]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002e62:	2201      	movs	r2, #1
 8002e64:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
						  TrjStruc.Velocity_Timestamp = micros();
 8002e68:	f7fe ff26 	bl	8001cb8 <micros>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	460b      	mov	r3, r1
 8002e70:	4952      	ldr	r1, [pc, #328]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002e72:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 8002e76:	e05a      	b.n	8002f2e <TrajectoryGenerationProcess+0x746>
				  else if ( TrjStruc.Subsubmode == 1 )
 8002e78:	4b50      	ldr	r3, [pc, #320]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e7e:	2b01      	cmp	r3, #1
 8002e80:	d14c      	bne.n	8002f1c <TrajectoryGenerationProcess+0x734>
					  TrjStruc.AngularVelocityDesire = TrjStruc.Alpha * TrjStruc.AngularVelocityFinalMin;
 8002e82:	4b4e      	ldr	r3, [pc, #312]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002e84:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8002e88:	4b4c      	ldr	r3, [pc, #304]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002e8a:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002e8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e92:	4b4a      	ldr	r3, [pc, #296]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002e94:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
					  if (micros()-TrjStruc.Velocity_Timestamp >= ((TrjStruc.BlendTimeLSPB*1000000)-(TrjStruc.Velocity_Timestamp - TrjStruc.Equation_Timestamp))/2.0)
 8002e98:	f7fe ff0e 	bl	8001cb8 <micros>
 8002e9c:	4b47      	ldr	r3, [pc, #284]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002e9e:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8002ea2:	1a84      	subs	r4, r0, r2
 8002ea4:	613c      	str	r4, [r7, #16]
 8002ea6:	eb61 0303 	sbc.w	r3, r1, r3
 8002eaa:	617b      	str	r3, [r7, #20]
 8002eac:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002eb0:	f7fd fb18 	bl	80004e4 <__aeabi_ul2d>
 8002eb4:	4604      	mov	r4, r0
 8002eb6:	460d      	mov	r5, r1
 8002eb8:	4b40      	ldr	r3, [pc, #256]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002eba:	edd3 7a00 	vldr	s15, [r3]
 8002ebe:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8002fc4 <TrajectoryGenerationProcess+0x7dc>
 8002ec2:	ee27 8a87 	vmul.f32	s16, s15, s14
 8002ec6:	4b3d      	ldr	r3, [pc, #244]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002ec8:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002ecc:	4b3b      	ldr	r3, [pc, #236]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002ece:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8002ed2:	1a86      	subs	r6, r0, r2
 8002ed4:	60be      	str	r6, [r7, #8]
 8002ed6:	eb61 0303 	sbc.w	r3, r1, r3
 8002eda:	60fb      	str	r3, [r7, #12]
 8002edc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ee0:	f7fd ff1e 	bl	8000d20 <__aeabi_ul2f>
 8002ee4:	ee07 0a90 	vmov	s15, r0
 8002ee8:	ee78 7a67 	vsub.f32	s15, s16, s15
 8002eec:	ee17 0a90 	vmov	r0, s15
 8002ef0:	f7fd fad6 	bl	80004a0 <__aeabi_f2d>
 8002ef4:	f04f 0200 	mov.w	r2, #0
 8002ef8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002efc:	f7fd fc52 	bl	80007a4 <__aeabi_ddiv>
 8002f00:	4602      	mov	r2, r0
 8002f02:	460b      	mov	r3, r1
 8002f04:	4620      	mov	r0, r4
 8002f06:	4629      	mov	r1, r5
 8002f08:	f7fd fda8 	bl	8000a5c <__aeabi_dcmpge>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d00d      	beq.n	8002f2e <TrajectoryGenerationProcess+0x746>
						  TrjStruc.Subsubmode = 2;
 8002f12:	4b2a      	ldr	r3, [pc, #168]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002f14:	2202      	movs	r2, #2
 8002f16:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8002f1a:	e008      	b.n	8002f2e <TrajectoryGenerationProcess+0x746>
				  else if ( TrjStruc.Subsubmode == 2 )
 8002f1c:	4b27      	ldr	r3, [pc, #156]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002f22:	2b02      	cmp	r3, #2
 8002f24:	d103      	bne.n	8002f2e <TrajectoryGenerationProcess+0x746>
					  TrjStruc.AngularVelocityDesire = 0;
 8002f26:	4b25      	ldr	r3, [pc, #148]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002f28:	f04f 0200 	mov.w	r2, #0
 8002f2c:	625a      	str	r2, [r3, #36]	; 0x24
				  if (micros()-TrjStruc.Equation_Timestamp >= TrjStruc.BlendTimeLSPB*1000000)
 8002f2e:	f7fe fec3 	bl	8001cb8 <micros>
 8002f32:	4b22      	ldr	r3, [pc, #136]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002f34:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8002f38:	1a84      	subs	r4, r0, r2
 8002f3a:	603c      	str	r4, [r7, #0]
 8002f3c:	eb61 0303 	sbc.w	r3, r1, r3
 8002f40:	607b      	str	r3, [r7, #4]
 8002f42:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f46:	f7fd feeb 	bl	8000d20 <__aeabi_ul2f>
 8002f4a:	ee06 0a90 	vmov	s13, r0
 8002f4e:	4b1b      	ldr	r3, [pc, #108]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002f50:	edd3 7a00 	vldr	s15, [r3]
 8002f54:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002fc4 <TrajectoryGenerationProcess+0x7dc>
 8002f58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002f5c:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002f60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f64:	da00      	bge.n	8002f68 <TrajectoryGenerationProcess+0x780>
			  break;
 8002f66:	e021      	b.n	8002fac <TrajectoryGenerationProcess+0x7c4>
					  TrjStruc.Equation_Timestamp = micros();
 8002f68:	f7fe fea6 	bl	8001cb8 <micros>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	460b      	mov	r3, r1
 8002f70:	4912      	ldr	r1, [pc, #72]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002f72:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
					  TrjStruc.Submode = 0;
 8002f76:	4b11      	ldr	r3, [pc, #68]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002f78:	2200      	movs	r2, #0
 8002f7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
					  TrjStruc.Subsubmode = 0;
 8002f7e:	4b0f      	ldr	r3, [pc, #60]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002f80:	2200      	movs	r2, #0
 8002f82:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
					  TrjStruc.Mode = 2; ///Final Value Mode
 8002f86:	4b0d      	ldr	r3, [pc, #52]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002f88:	2202      	movs	r2, #2
 8002f8a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
			  break;
 8002f8e:	e00d      	b.n	8002fac <TrajectoryGenerationProcess+0x7c4>
			  Moving_Link_Task_Flag = 1;
 8002f90:	4b0d      	ldr	r3, [pc, #52]	; (8002fc8 <TrajectoryGenerationProcess+0x7e0>)
 8002f92:	2201      	movs	r2, #1
 8002f94:	701a      	strb	r2, [r3, #0]
			  TrjStruc.AngularDisplacementDesire = TrjStruc.Desire_Theta;
 8002f96:	4b09      	ldr	r3, [pc, #36]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002f98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002f9a:	4a08      	ldr	r2, [pc, #32]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002f9c:	6213      	str	r3, [r2, #32]
			  TrjStruc.AngularVelocityDesire = 0;
 8002f9e:	4b07      	ldr	r3, [pc, #28]	; (8002fbc <TrajectoryGenerationProcess+0x7d4>)
 8002fa0:	f04f 0200 	mov.w	r2, #0
 8002fa4:	625a      	str	r2, [r3, #36]	; 0x24
			  break;
 8002fa6:	e002      	b.n	8002fae <TrajectoryGenerationProcess+0x7c6>
			  break;
 8002fa8:	bf00      	nop
 8002faa:	e000      	b.n	8002fae <TrajectoryGenerationProcess+0x7c6>
			  break;
 8002fac:	bf00      	nop
}
 8002fae:	bf00      	nop
 8002fb0:	3744      	adds	r7, #68	; 0x44
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	ecbd 8b02 	vpop	{d8}
 8002fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002fbc:	20000530 	.word	0x20000530
 8002fc0:	bfe00000 	.word	0xbfe00000
 8002fc4:	49742400 	.word	0x49742400
 8002fc8:	20000410 	.word	0x20000410

08002fcc <PIDController2in1>:

void PIDController2in1()
{
 8002fcc:	b5b0      	push	{r4, r5, r7, lr}
 8002fce:	af00      	add	r7, sp, #0
	PositionPIDController.OutputDesire = TrjStruc.AngularDisplacementDesire;
 8002fd0:	4b7f      	ldr	r3, [pc, #508]	; (80031d0 <PIDController2in1+0x204>)
 8002fd2:	6a1b      	ldr	r3, [r3, #32]
 8002fd4:	4a7f      	ldr	r2, [pc, #508]	; (80031d4 <PIDController2in1+0x208>)
 8002fd6:	61d3      	str	r3, [r2, #28]
    PositionPIDController.NowError = PositionPIDController.OutputDesire - PositionPIDController.OutputFeedback;
 8002fd8:	4b7e      	ldr	r3, [pc, #504]	; (80031d4 <PIDController2in1+0x208>)
 8002fda:	ed93 7a07 	vldr	s14, [r3, #28]
 8002fde:	4b7d      	ldr	r3, [pc, #500]	; (80031d4 <PIDController2in1+0x208>)
 8002fe0:	edd3 7a08 	vldr	s15, [r3, #32]
 8002fe4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fe8:	4b7a      	ldr	r3, [pc, #488]	; (80031d4 <PIDController2in1+0x208>)
 8002fea:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    PositionPIDController.Integral_Value += PositionPIDController.NowError*PositionPIDController.SamplingTime;
 8002fee:	4b79      	ldr	r3, [pc, #484]	; (80031d4 <PIDController2in1+0x208>)
 8002ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	f7fd fa54 	bl	80004a0 <__aeabi_f2d>
 8002ff8:	4604      	mov	r4, r0
 8002ffa:	460d      	mov	r5, r1
 8002ffc:	4b75      	ldr	r3, [pc, #468]	; (80031d4 <PIDController2in1+0x208>)
 8002ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003000:	4618      	mov	r0, r3
 8003002:	f7fd fa4d 	bl	80004a0 <__aeabi_f2d>
 8003006:	4b73      	ldr	r3, [pc, #460]	; (80031d4 <PIDController2in1+0x208>)
 8003008:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800300c:	f7fd faa0 	bl	8000550 <__aeabi_dmul>
 8003010:	4602      	mov	r2, r0
 8003012:	460b      	mov	r3, r1
 8003014:	4620      	mov	r0, r4
 8003016:	4629      	mov	r1, r5
 8003018:	f7fd f8e4 	bl	80001e4 <__adddf3>
 800301c:	4602      	mov	r2, r0
 800301e:	460b      	mov	r3, r1
 8003020:	4610      	mov	r0, r2
 8003022:	4619      	mov	r1, r3
 8003024:	f7fd fd64 	bl	8000af0 <__aeabi_d2f>
 8003028:	4603      	mov	r3, r0
 800302a:	4a6a      	ldr	r2, [pc, #424]	; (80031d4 <PIDController2in1+0x208>)
 800302c:	6253      	str	r3, [r2, #36]	; 0x24
    PositionPIDController.ControllerOutput = (PositionPIDController.Kp*PositionPIDController.NowError)
 800302e:	4b69      	ldr	r3, [pc, #420]	; (80031d4 <PIDController2in1+0x208>)
 8003030:	ed93 7a00 	vldr	s14, [r3]
 8003034:	4b67      	ldr	r3, [pc, #412]	; (80031d4 <PIDController2in1+0x208>)
 8003036:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800303a:	ee27 7a27 	vmul.f32	s14, s14, s15
					  +(PositionPIDController.Ki * PositionPIDController.Integral_Value)
 800303e:	4b65      	ldr	r3, [pc, #404]	; (80031d4 <PIDController2in1+0x208>)
 8003040:	edd3 6a01 	vldr	s13, [r3, #4]
 8003044:	4b63      	ldr	r3, [pc, #396]	; (80031d4 <PIDController2in1+0x208>)
 8003046:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800304a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800304e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003052:	ee17 0a90 	vmov	r0, s15
 8003056:	f7fd fa23 	bl	80004a0 <__aeabi_f2d>
 800305a:	4604      	mov	r4, r0
 800305c:	460d      	mov	r5, r1
					  +(PositionPIDController.Kd * (PositionPIDController.NowError-PositionPIDController.PreviousError)/PositionPIDController.SamplingTime);
 800305e:	4b5d      	ldr	r3, [pc, #372]	; (80031d4 <PIDController2in1+0x208>)
 8003060:	ed93 7a02 	vldr	s14, [r3, #8]
 8003064:	4b5b      	ldr	r3, [pc, #364]	; (80031d4 <PIDController2in1+0x208>)
 8003066:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 800306a:	4b5a      	ldr	r3, [pc, #360]	; (80031d4 <PIDController2in1+0x208>)
 800306c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003070:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003074:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003078:	ee17 0a90 	vmov	r0, s15
 800307c:	f7fd fa10 	bl	80004a0 <__aeabi_f2d>
 8003080:	4b54      	ldr	r3, [pc, #336]	; (80031d4 <PIDController2in1+0x208>)
 8003082:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8003086:	f7fd fb8d 	bl	80007a4 <__aeabi_ddiv>
 800308a:	4602      	mov	r2, r0
 800308c:	460b      	mov	r3, r1
 800308e:	4620      	mov	r0, r4
 8003090:	4629      	mov	r1, r5
 8003092:	f7fd f8a7 	bl	80001e4 <__adddf3>
 8003096:	4602      	mov	r2, r0
 8003098:	460b      	mov	r3, r1
 800309a:	4610      	mov	r0, r2
 800309c:	4619      	mov	r1, r3
 800309e:	f7fd fd27 	bl	8000af0 <__aeabi_d2f>
 80030a2:	4603      	mov	r3, r0
    PositionPIDController.ControllerOutput = (PositionPIDController.Kp*PositionPIDController.NowError)
 80030a4:	4a4b      	ldr	r2, [pc, #300]	; (80031d4 <PIDController2in1+0x208>)
 80030a6:	6153      	str	r3, [r2, #20]
    PositionPIDController.PreviousError = PositionPIDController.NowError;
 80030a8:	4b4a      	ldr	r3, [pc, #296]	; (80031d4 <PIDController2in1+0x208>)
 80030aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ac:	4a49      	ldr	r2, [pc, #292]	; (80031d4 <PIDController2in1+0x208>)
 80030ae:	62d3      	str	r3, [r2, #44]	; 0x2c

    VelocityPIDController.OutputDesire = PositionPIDController.ControllerOutput + TrjStruc.AngularVelocityDesire;
 80030b0:	4b48      	ldr	r3, [pc, #288]	; (80031d4 <PIDController2in1+0x208>)
 80030b2:	ed93 7a05 	vldr	s14, [r3, #20]
 80030b6:	4b46      	ldr	r3, [pc, #280]	; (80031d0 <PIDController2in1+0x204>)
 80030b8:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80030bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030c0:	4b45      	ldr	r3, [pc, #276]	; (80031d8 <PIDController2in1+0x20c>)
 80030c2:	edc3 7a07 	vstr	s15, [r3, #28]
    VelocityPIDController.NowError = VelocityPIDController.OutputDesire - VelocityPIDController.OutputFeedback;
 80030c6:	4b44      	ldr	r3, [pc, #272]	; (80031d8 <PIDController2in1+0x20c>)
 80030c8:	ed93 7a07 	vldr	s14, [r3, #28]
 80030cc:	4b42      	ldr	r3, [pc, #264]	; (80031d8 <PIDController2in1+0x20c>)
 80030ce:	edd3 7a08 	vldr	s15, [r3, #32]
 80030d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030d6:	4b40      	ldr	r3, [pc, #256]	; (80031d8 <PIDController2in1+0x20c>)
 80030d8:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    VelocityPIDController.Integral_Value += VelocityPIDController.NowError*VelocityPIDController.SamplingTime;
 80030dc:	4b3e      	ldr	r3, [pc, #248]	; (80031d8 <PIDController2in1+0x20c>)
 80030de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e0:	4618      	mov	r0, r3
 80030e2:	f7fd f9dd 	bl	80004a0 <__aeabi_f2d>
 80030e6:	4604      	mov	r4, r0
 80030e8:	460d      	mov	r5, r1
 80030ea:	4b3b      	ldr	r3, [pc, #236]	; (80031d8 <PIDController2in1+0x20c>)
 80030ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7fd f9d6 	bl	80004a0 <__aeabi_f2d>
 80030f4:	4b38      	ldr	r3, [pc, #224]	; (80031d8 <PIDController2in1+0x20c>)
 80030f6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80030fa:	f7fd fa29 	bl	8000550 <__aeabi_dmul>
 80030fe:	4602      	mov	r2, r0
 8003100:	460b      	mov	r3, r1
 8003102:	4620      	mov	r0, r4
 8003104:	4629      	mov	r1, r5
 8003106:	f7fd f86d 	bl	80001e4 <__adddf3>
 800310a:	4602      	mov	r2, r0
 800310c:	460b      	mov	r3, r1
 800310e:	4610      	mov	r0, r2
 8003110:	4619      	mov	r1, r3
 8003112:	f7fd fced 	bl	8000af0 <__aeabi_d2f>
 8003116:	4603      	mov	r3, r0
 8003118:	4a2f      	ldr	r2, [pc, #188]	; (80031d8 <PIDController2in1+0x20c>)
 800311a:	6253      	str	r3, [r2, #36]	; 0x24
    VelocityPIDController.ControllerOutput = (VelocityPIDController.Kp*VelocityPIDController.NowError)
 800311c:	4b2e      	ldr	r3, [pc, #184]	; (80031d8 <PIDController2in1+0x20c>)
 800311e:	ed93 7a00 	vldr	s14, [r3]
 8003122:	4b2d      	ldr	r3, [pc, #180]	; (80031d8 <PIDController2in1+0x20c>)
 8003124:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8003128:	ee27 7a27 	vmul.f32	s14, s14, s15
					  +(VelocityPIDController.Ki * VelocityPIDController.Integral_Value)
 800312c:	4b2a      	ldr	r3, [pc, #168]	; (80031d8 <PIDController2in1+0x20c>)
 800312e:	edd3 6a01 	vldr	s13, [r3, #4]
 8003132:	4b29      	ldr	r3, [pc, #164]	; (80031d8 <PIDController2in1+0x20c>)
 8003134:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003138:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800313c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003140:	ee17 0a90 	vmov	r0, s15
 8003144:	f7fd f9ac 	bl	80004a0 <__aeabi_f2d>
 8003148:	4604      	mov	r4, r0
 800314a:	460d      	mov	r5, r1
					  +(VelocityPIDController.Kd * (VelocityPIDController.NowError-VelocityPIDController.PreviousError)/VelocityPIDController.SamplingTime)
 800314c:	4b22      	ldr	r3, [pc, #136]	; (80031d8 <PIDController2in1+0x20c>)
 800314e:	ed93 7a02 	vldr	s14, [r3, #8]
 8003152:	4b21      	ldr	r3, [pc, #132]	; (80031d8 <PIDController2in1+0x20c>)
 8003154:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8003158:	4b1f      	ldr	r3, [pc, #124]	; (80031d8 <PIDController2in1+0x20c>)
 800315a:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800315e:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003162:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003166:	ee17 0a90 	vmov	r0, s15
 800316a:	f7fd f999 	bl	80004a0 <__aeabi_f2d>
 800316e:	4b1a      	ldr	r3, [pc, #104]	; (80031d8 <PIDController2in1+0x20c>)
 8003170:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8003174:	f7fd fb16 	bl	80007a4 <__aeabi_ddiv>
 8003178:	4602      	mov	r2, r0
 800317a:	460b      	mov	r3, r1
 800317c:	4620      	mov	r0, r4
 800317e:	4629      	mov	r1, r5
 8003180:	f7fd f830 	bl	80001e4 <__adddf3>
 8003184:	4602      	mov	r2, r0
 8003186:	460b      	mov	r3, r1
 8003188:	4614      	mov	r4, r2
 800318a:	461d      	mov	r5, r3
					  +( TrjStruc.Alpha * VelocityPIDController.offSet );
 800318c:	4b10      	ldr	r3, [pc, #64]	; (80031d0 <PIDController2in1+0x204>)
 800318e:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8003192:	4b11      	ldr	r3, [pc, #68]	; (80031d8 <PIDController2in1+0x20c>)
 8003194:	edd3 7a04 	vldr	s15, [r3, #16]
 8003198:	ee67 7a27 	vmul.f32	s15, s14, s15
 800319c:	ee17 0a90 	vmov	r0, s15
 80031a0:	f7fd f97e 	bl	80004a0 <__aeabi_f2d>
 80031a4:	4602      	mov	r2, r0
 80031a6:	460b      	mov	r3, r1
 80031a8:	4620      	mov	r0, r4
 80031aa:	4629      	mov	r1, r5
 80031ac:	f7fd f81a 	bl	80001e4 <__adddf3>
 80031b0:	4602      	mov	r2, r0
 80031b2:	460b      	mov	r3, r1
 80031b4:	4610      	mov	r0, r2
 80031b6:	4619      	mov	r1, r3
 80031b8:	f7fd fc9a 	bl	8000af0 <__aeabi_d2f>
 80031bc:	4603      	mov	r3, r0
    VelocityPIDController.ControllerOutput = (VelocityPIDController.Kp*VelocityPIDController.NowError)
 80031be:	4a06      	ldr	r2, [pc, #24]	; (80031d8 <PIDController2in1+0x20c>)
 80031c0:	6153      	str	r3, [r2, #20]
    VelocityPIDController.PreviousError = VelocityPIDController.NowError;
 80031c2:	4b05      	ldr	r3, [pc, #20]	; (80031d8 <PIDController2in1+0x20c>)
 80031c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031c6:	4a04      	ldr	r2, [pc, #16]	; (80031d8 <PIDController2in1+0x20c>)
 80031c8:	62d3      	str	r3, [r2, #44]	; 0x2c

}
 80031ca:	bf00      	nop
 80031cc:	bdb0      	pop	{r4, r5, r7, pc}
 80031ce:	bf00      	nop
 80031d0:	20000530 	.word	0x20000530
 80031d4:	20000430 	.word	0x20000430
 80031d8:	20000470 	.word	0x20000470

080031dc <PureVeloPID>:

	StabilizerPIDController.PreviousError = StabilizerPIDController.NowError;
}

void PureVeloPID()
{
 80031dc:	b5b0      	push	{r4, r5, r7, lr}
 80031de:	af00      	add	r7, sp, #0
	PureVelocityPIDController.OutputDesire = TrjStruc.AngularVelocityDesire;
 80031e0:	4b43      	ldr	r3, [pc, #268]	; (80032f0 <PureVeloPID+0x114>)
 80031e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e4:	4a43      	ldr	r2, [pc, #268]	; (80032f4 <PureVeloPID+0x118>)
 80031e6:	61d3      	str	r3, [r2, #28]
	PureVelocityPIDController.NowError = PureVelocityPIDController.OutputDesire - VelocityPIDController.OutputFeedback;
 80031e8:	4b42      	ldr	r3, [pc, #264]	; (80032f4 <PureVeloPID+0x118>)
 80031ea:	ed93 7a07 	vldr	s14, [r3, #28]
 80031ee:	4b42      	ldr	r3, [pc, #264]	; (80032f8 <PureVeloPID+0x11c>)
 80031f0:	edd3 7a08 	vldr	s15, [r3, #32]
 80031f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031f8:	4b3e      	ldr	r3, [pc, #248]	; (80032f4 <PureVeloPID+0x118>)
 80031fa:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
	PureVelocityPIDController.Integral_Value += PureVelocityPIDController.NowError*PureVelocityPIDController.SamplingTime;
 80031fe:	4b3d      	ldr	r3, [pc, #244]	; (80032f4 <PureVeloPID+0x118>)
 8003200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003202:	4618      	mov	r0, r3
 8003204:	f7fd f94c 	bl	80004a0 <__aeabi_f2d>
 8003208:	4604      	mov	r4, r0
 800320a:	460d      	mov	r5, r1
 800320c:	4b39      	ldr	r3, [pc, #228]	; (80032f4 <PureVeloPID+0x118>)
 800320e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003210:	4618      	mov	r0, r3
 8003212:	f7fd f945 	bl	80004a0 <__aeabi_f2d>
 8003216:	4b37      	ldr	r3, [pc, #220]	; (80032f4 <PureVeloPID+0x118>)
 8003218:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800321c:	f7fd f998 	bl	8000550 <__aeabi_dmul>
 8003220:	4602      	mov	r2, r0
 8003222:	460b      	mov	r3, r1
 8003224:	4620      	mov	r0, r4
 8003226:	4629      	mov	r1, r5
 8003228:	f7fc ffdc 	bl	80001e4 <__adddf3>
 800322c:	4602      	mov	r2, r0
 800322e:	460b      	mov	r3, r1
 8003230:	4610      	mov	r0, r2
 8003232:	4619      	mov	r1, r3
 8003234:	f7fd fc5c 	bl	8000af0 <__aeabi_d2f>
 8003238:	4603      	mov	r3, r0
 800323a:	4a2e      	ldr	r2, [pc, #184]	; (80032f4 <PureVeloPID+0x118>)
 800323c:	6253      	str	r3, [r2, #36]	; 0x24
	PureVelocityPIDController.ControllerOutput = (PureVelocityPIDController.Kp*PureVelocityPIDController.NowError)
 800323e:	4b2d      	ldr	r3, [pc, #180]	; (80032f4 <PureVeloPID+0x118>)
 8003240:	ed93 7a00 	vldr	s14, [r3]
 8003244:	4b2b      	ldr	r3, [pc, #172]	; (80032f4 <PureVeloPID+0x118>)
 8003246:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800324a:	ee27 7a27 	vmul.f32	s14, s14, s15
					  +(PureVelocityPIDController.Ki * PureVelocityPIDController.Integral_Value)
 800324e:	4b29      	ldr	r3, [pc, #164]	; (80032f4 <PureVeloPID+0x118>)
 8003250:	edd3 6a01 	vldr	s13, [r3, #4]
 8003254:	4b27      	ldr	r3, [pc, #156]	; (80032f4 <PureVeloPID+0x118>)
 8003256:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800325a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800325e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003262:	ee17 0a90 	vmov	r0, s15
 8003266:	f7fd f91b 	bl	80004a0 <__aeabi_f2d>
 800326a:	4604      	mov	r4, r0
 800326c:	460d      	mov	r5, r1
					  +(PureVelocityPIDController.Kd * (PureVelocityPIDController.NowError-PureVelocityPIDController.PreviousError)/PureVelocityPIDController.SamplingTime)
 800326e:	4b21      	ldr	r3, [pc, #132]	; (80032f4 <PureVeloPID+0x118>)
 8003270:	ed93 7a02 	vldr	s14, [r3, #8]
 8003274:	4b1f      	ldr	r3, [pc, #124]	; (80032f4 <PureVeloPID+0x118>)
 8003276:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 800327a:	4b1e      	ldr	r3, [pc, #120]	; (80032f4 <PureVeloPID+0x118>)
 800327c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8003280:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003284:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003288:	ee17 0a90 	vmov	r0, s15
 800328c:	f7fd f908 	bl	80004a0 <__aeabi_f2d>
 8003290:	4b18      	ldr	r3, [pc, #96]	; (80032f4 <PureVeloPID+0x118>)
 8003292:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8003296:	f7fd fa85 	bl	80007a4 <__aeabi_ddiv>
 800329a:	4602      	mov	r2, r0
 800329c:	460b      	mov	r3, r1
 800329e:	4620      	mov	r0, r4
 80032a0:	4629      	mov	r1, r5
 80032a2:	f7fc ff9f 	bl	80001e4 <__adddf3>
 80032a6:	4602      	mov	r2, r0
 80032a8:	460b      	mov	r3, r1
 80032aa:	4614      	mov	r4, r2
 80032ac:	461d      	mov	r5, r3
					  +( TrjStruc.Alpha * PureVelocityPIDController.offSet );
 80032ae:	4b10      	ldr	r3, [pc, #64]	; (80032f0 <PureVeloPID+0x114>)
 80032b0:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 80032b4:	4b0f      	ldr	r3, [pc, #60]	; (80032f4 <PureVeloPID+0x118>)
 80032b6:	edd3 7a04 	vldr	s15, [r3, #16]
 80032ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80032be:	ee17 0a90 	vmov	r0, s15
 80032c2:	f7fd f8ed 	bl	80004a0 <__aeabi_f2d>
 80032c6:	4602      	mov	r2, r0
 80032c8:	460b      	mov	r3, r1
 80032ca:	4620      	mov	r0, r4
 80032cc:	4629      	mov	r1, r5
 80032ce:	f7fc ff89 	bl	80001e4 <__adddf3>
 80032d2:	4602      	mov	r2, r0
 80032d4:	460b      	mov	r3, r1
 80032d6:	4610      	mov	r0, r2
 80032d8:	4619      	mov	r1, r3
 80032da:	f7fd fc09 	bl	8000af0 <__aeabi_d2f>
 80032de:	4603      	mov	r3, r0
	PureVelocityPIDController.ControllerOutput = (PureVelocityPIDController.Kp*PureVelocityPIDController.NowError)
 80032e0:	4a04      	ldr	r2, [pc, #16]	; (80032f4 <PureVeloPID+0x118>)
 80032e2:	6153      	str	r3, [r2, #20]
	PureVelocityPIDController.PreviousError = PureVelocityPIDController.NowError;
 80032e4:	4b03      	ldr	r3, [pc, #12]	; (80032f4 <PureVeloPID+0x118>)
 80032e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032e8:	4a02      	ldr	r2, [pc, #8]	; (80032f4 <PureVeloPID+0x118>)
 80032ea:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 80032ec:	bf00      	nop
 80032ee:	bdb0      	pop	{r4, r5, r7, pc}
 80032f0:	20000530 	.word	0x20000530
 80032f4:	200004b0 	.word	0x200004b0
 80032f8:	20000470 	.word	0x20000470

080032fc <UARTInit>:



///UART ZONE
void UARTInit(UARTStucrture *uart)
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b082      	sub	sp, #8
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
	//dynamic memory allocate
	uart->RxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.RxLen);
 8003304:	4b10      	ldr	r3, [pc, #64]	; (8003348 <UARTInit+0x4c>)
 8003306:	88db      	ldrh	r3, [r3, #6]
 8003308:	4619      	mov	r1, r3
 800330a:	2001      	movs	r0, #1
 800330c:	f007 fcb2 	bl	800ac74 <calloc>
 8003310:	4603      	mov	r3, r0
 8003312:	461a      	mov	r2, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	611a      	str	r2, [r3, #16]
	uart->TxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.TxLen);
 8003318:	4b0b      	ldr	r3, [pc, #44]	; (8003348 <UARTInit+0x4c>)
 800331a:	889b      	ldrh	r3, [r3, #4]
 800331c:	4619      	mov	r1, r3
 800331e:	2001      	movs	r0, #1
 8003320:	f007 fca8 	bl	800ac74 <calloc>
 8003324:	4603      	mov	r3, r0
 8003326:	461a      	mov	r2, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	609a      	str	r2, [r3, #8]
	uart->RxTail = 0;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	2200      	movs	r2, #0
 8003330:	829a      	strh	r2, [r3, #20]
	uart->TxTail = 0;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	819a      	strh	r2, [r3, #12]
	uart->TxHead = 0;
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	2200      	movs	r2, #0
 800333c:	81da      	strh	r2, [r3, #14]
}
 800333e:	bf00      	nop
 8003340:	3708      	adds	r7, #8
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	200002e0 	.word	0x200002e0

0800334c <UARTResetStart>:

void UARTResetStart(UARTStucrture *uart)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b082      	sub	sp, #8
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(uart->huart, uart->RxBuffer, uart->RxLen);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6818      	ldr	r0, [r3, #0]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6919      	ldr	r1, [r3, #16]
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	88db      	ldrh	r3, [r3, #6]
 8003360:	461a      	mov	r2, r3
 8003362:	f006 fb63 	bl	8009a2c <HAL_UART_Receive_DMA>
}
 8003366:	bf00      	nop
 8003368:	3708      	adds	r7, #8
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}

0800336e <UARTGetRxHead>:

uint32_t UARTGetRxHead(UARTStucrture *uart)
{
 800336e:	b480      	push	{r7}
 8003370:	b083      	sub	sp, #12
 8003372:	af00      	add	r7, sp, #0
 8003374:	6078      	str	r0, [r7, #4]
	return uart->RxLen - __HAL_DMA_GET_COUNTER(uart->huart->hdmarx);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	88db      	ldrh	r3, [r3, #6]
 800337a:	461a      	mov	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	685b      	ldr	r3, [r3, #4]
 8003386:	1ad3      	subs	r3, r2, r3
}
 8003388:	4618      	mov	r0, r3
 800338a:	370c      	adds	r7, #12
 800338c:	46bd      	mov	sp, r7
 800338e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003392:	4770      	bx	lr

08003394 <UARTReadChar>:

int16_t UARTReadChar(UARTStucrture *uart)
{
 8003394:	b590      	push	{r4, r7, lr}
 8003396:	b085      	sub	sp, #20
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
	int16_t Result = -1; // -1 Mean no new data
 800339c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033a0:	81fb      	strh	r3, [r7, #14]

	//check Buffer Position
	if (uart->RxTail != UARTGetRxHead(uart))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	8a9b      	ldrh	r3, [r3, #20]
 80033a6:	461c      	mov	r4, r3
 80033a8:	6878      	ldr	r0, [r7, #4]
 80033aa:	f7ff ffe0 	bl	800336e <UARTGetRxHead>
 80033ae:	4603      	mov	r3, r0
 80033b0:	429c      	cmp	r4, r3
 80033b2:	d013      	beq.n	80033dc <UARTReadChar+0x48>
	{
		//get data from buffer
		Result = uart->RxBuffer[uart->RxTail];
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	691b      	ldr	r3, [r3, #16]
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	8a92      	ldrh	r2, [r2, #20]
 80033bc:	4413      	add	r3, r2
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	81fb      	strh	r3, [r7, #14]
		uart->RxTail = (uart->RxTail + 1) % uart->RxLen;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	8a9b      	ldrh	r3, [r3, #20]
 80033c6:	3301      	adds	r3, #1
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	88d2      	ldrh	r2, [r2, #6]
 80033cc:	fb93 f1f2 	sdiv	r1, r3, r2
 80033d0:	fb01 f202 	mul.w	r2, r1, r2
 80033d4:	1a9b      	subs	r3, r3, r2
 80033d6:	b29a      	uxth	r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	829a      	strh	r2, [r3, #20]

	}
	return Result;
 80033dc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3714      	adds	r7, #20
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd90      	pop	{r4, r7, pc}

080033e8 <UARTTxDumpBuffer>:

void UARTTxDumpBuffer(UARTStucrture *uart)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
	static uint8_t MultiProcessBlocker = 0;

	if (uart->huart->gState == HAL_UART_STATE_READY && !MultiProcessBlocker)
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	2b20      	cmp	r3, #32
 80033fc:	d13d      	bne.n	800347a <UARTTxDumpBuffer+0x92>
 80033fe:	4b21      	ldr	r3, [pc, #132]	; (8003484 <UARTTxDumpBuffer+0x9c>)
 8003400:	781b      	ldrb	r3, [r3, #0]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d139      	bne.n	800347a <UARTTxDumpBuffer+0x92>
	{
		MultiProcessBlocker = 1;
 8003406:	4b1f      	ldr	r3, [pc, #124]	; (8003484 <UARTTxDumpBuffer+0x9c>)
 8003408:	2201      	movs	r2, #1
 800340a:	701a      	strb	r2, [r3, #0]

		if (uart->TxHead != uart->TxTail)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	89da      	ldrh	r2, [r3, #14]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	899b      	ldrh	r3, [r3, #12]
 8003414:	429a      	cmp	r2, r3
 8003416:	d02d      	beq.n	8003474 <UARTTxDumpBuffer+0x8c>
		{
			//find len of data in buffer (Circular buffer but do in one way)
			uint16_t sentingLen =
					uart->TxHead > uart->TxTail ?
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	89da      	ldrh	r2, [r3, #14]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8003420:	429a      	cmp	r2, r3
 8003422:	d906      	bls.n	8003432 <UARTTxDumpBuffer+0x4a>
							uart->TxHead - uart->TxTail :
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	89da      	ldrh	r2, [r3, #14]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	b29b      	uxth	r3, r3
 8003430:	e005      	b.n	800343e <UARTTxDumpBuffer+0x56>
							uart->TxLen - uart->TxTail;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	889a      	ldrh	r2, [r3, #4]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	b29b      	uxth	r3, r3
 800343e:	81fb      	strh	r3, [r7, #14]

			//sent data via DMA
			HAL_UART_Transmit_DMA(uart->huart, &(uart->TxBuffer[uart->TxTail]),
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6818      	ldr	r0, [r3, #0]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	687a      	ldr	r2, [r7, #4]
 800344a:	8992      	ldrh	r2, [r2, #12]
 800344c:	4413      	add	r3, r2
 800344e:	89fa      	ldrh	r2, [r7, #14]
 8003450:	4619      	mov	r1, r3
 8003452:	f006 fa6d 	bl	8009930 <HAL_UART_Transmit_DMA>
					sentingLen);
			//move tail to new position
			uart->TxTail = (uart->TxTail + sentingLen) % uart->TxLen;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	899b      	ldrh	r3, [r3, #12]
 800345a:	461a      	mov	r2, r3
 800345c:	89fb      	ldrh	r3, [r7, #14]
 800345e:	4413      	add	r3, r2
 8003460:	687a      	ldr	r2, [r7, #4]
 8003462:	8892      	ldrh	r2, [r2, #4]
 8003464:	fb93 f1f2 	sdiv	r1, r3, r2
 8003468:	fb01 f202 	mul.w	r2, r1, r2
 800346c:	1a9b      	subs	r3, r3, r2
 800346e:	b29a      	uxth	r2, r3
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	819a      	strh	r2, [r3, #12]

		}
		MultiProcessBlocker = 0;
 8003474:	4b03      	ldr	r3, [pc, #12]	; (8003484 <UARTTxDumpBuffer+0x9c>)
 8003476:	2200      	movs	r2, #0
 8003478:	701a      	strb	r2, [r3, #0]
	}
}
 800347a:	bf00      	nop
 800347c:	3710      	adds	r7, #16
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	200005f0 	.word	0x200005f0

08003488 <UARTTxWrite>:

void UARTTxWrite(UARTStucrture *uart, uint8_t *pData, uint16_t len)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
 800348e:	60f8      	str	r0, [r7, #12]
 8003490:	60b9      	str	r1, [r7, #8]
 8003492:	4613      	mov	r3, r2
 8003494:	80fb      	strh	r3, [r7, #6]
	//check data len is more than buffur?
	uint16_t lenAddBuffer = (len <= uart->TxLen) ? len : uart->TxLen;
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	889b      	ldrh	r3, [r3, #4]
 800349a:	88fa      	ldrh	r2, [r7, #6]
 800349c:	4293      	cmp	r3, r2
 800349e:	bf28      	it	cs
 80034a0:	4613      	movcs	r3, r2
 80034a2:	82fb      	strh	r3, [r7, #22]
	// find number of data before end of ring buffer
	uint16_t numberOfdataCanCopy =
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
					lenAddBuffer : uart->TxLen - uart->TxHead;
 80034a4:	8afa      	ldrh	r2, [r7, #22]
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	889b      	ldrh	r3, [r3, #4]
 80034aa:	4619      	mov	r1, r3
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	89db      	ldrh	r3, [r3, #14]
 80034b0:	1acb      	subs	r3, r1, r3
					lenAddBuffer : uart->TxLen - uart->TxHead;
 80034b2:	4293      	cmp	r3, r2
 80034b4:	bfa8      	it	ge
 80034b6:	4613      	movge	r3, r2
	uint16_t numberOfdataCanCopy =
 80034b8:	82bb      	strh	r3, [r7, #20]
	//copy data to the buffer
	memcpy(&(uart->TxBuffer[uart->TxHead]), pData, numberOfdataCanCopy);
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	689b      	ldr	r3, [r3, #8]
 80034be:	68fa      	ldr	r2, [r7, #12]
 80034c0:	89d2      	ldrh	r2, [r2, #14]
 80034c2:	4413      	add	r3, r2
 80034c4:	8aba      	ldrh	r2, [r7, #20]
 80034c6:	68b9      	ldr	r1, [r7, #8]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f007 fc05 	bl	800acd8 <memcpy>

	//Move Head to new position

	uart->TxHead = (uart->TxHead + lenAddBuffer) % uart->TxLen;
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	89db      	ldrh	r3, [r3, #14]
 80034d2:	461a      	mov	r2, r3
 80034d4:	8afb      	ldrh	r3, [r7, #22]
 80034d6:	4413      	add	r3, r2
 80034d8:	68fa      	ldr	r2, [r7, #12]
 80034da:	8892      	ldrh	r2, [r2, #4]
 80034dc:	fb93 f1f2 	sdiv	r1, r3, r2
 80034e0:	fb01 f202 	mul.w	r2, r1, r2
 80034e4:	1a9b      	subs	r3, r3, r2
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	81da      	strh	r2, [r3, #14]
	//Check that we copy all data That We can?
	if (lenAddBuffer != numberOfdataCanCopy)
 80034ec:	8afa      	ldrh	r2, [r7, #22]
 80034ee:	8abb      	ldrh	r3, [r7, #20]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	d00a      	beq.n	800350a <UARTTxWrite+0x82>
	{
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	6898      	ldr	r0, [r3, #8]
 80034f8:	8abb      	ldrh	r3, [r7, #20]
 80034fa:	68ba      	ldr	r2, [r7, #8]
 80034fc:	18d1      	adds	r1, r2, r3
				lenAddBuffer - numberOfdataCanCopy);
 80034fe:	8afa      	ldrh	r2, [r7, #22]
 8003500:	8abb      	ldrh	r3, [r7, #20]
 8003502:	1ad3      	subs	r3, r2, r3
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8003504:	461a      	mov	r2, r3
 8003506:	f007 fbe7 	bl	800acd8 <memcpy>
	}
	UARTTxDumpBuffer(uart);
 800350a:	68f8      	ldr	r0, [r7, #12]
 800350c:	f7ff ff6c 	bl	80033e8 <UARTTxDumpBuffer>

}
 8003510:	bf00      	nop
 8003512:	3718      	adds	r7, #24
 8003514:	46bd      	mov	sp, r7
 8003516:	bd80      	pop	{r7, pc}

08003518 <ACK1Return>:

void ACK1Return(UARTStucrture *uart)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b084      	sub	sp, #16
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
	{
	uint8_t temp[] = {0x58, 0b01110101};
 8003520:	f247 5358 	movw	r3, #30040	; 0x7558
 8003524:	81bb      	strh	r3, [r7, #12]
	UARTTxWrite(uart, temp, 2);
 8003526:	f107 030c 	add.w	r3, r7, #12
 800352a:	2202      	movs	r2, #2
 800352c:	4619      	mov	r1, r3
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f7ff ffaa 	bl	8003488 <UARTTxWrite>
	}
}
 8003534:	bf00      	nop
 8003536:	3710      	adds	r7, #16
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <ACK2Return>:

void ACK2Return(UARTStucrture *uart)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
	{
	uint8_t temp[] = {70, 110};
 8003544:	f646 6346 	movw	r3, #28230	; 0x6e46
 8003548:	81bb      	strh	r3, [r7, #12]
	UARTTxWrite(uart, temp, 2);
 800354a:	f107 030c 	add.w	r3, r7, #12
 800354e:	2202      	movs	r2, #2
 8003550:	4619      	mov	r1, r3
 8003552:	6878      	ldr	r0, [r7, #4]
 8003554:	f7ff ff98 	bl	8003488 <UARTTxWrite>
	}
}
 8003558:	bf00      	nop
 800355a:	3710      	adds	r7, #16
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}

08003560 <Munmunbot_Protocol>:
	UARTTxWrite(uart, temp, 2);
	}
}

void Munmunbot_Protocol(int16_t dataIn,UARTStucrture *uart)
{
 8003560:	b5b0      	push	{r4, r5, r7, lr}
 8003562:	b08e      	sub	sp, #56	; 0x38
 8003564:	af00      	add	r7, sp, #0
 8003566:	4603      	mov	r3, r0
 8003568:	6039      	str	r1, [r7, #0]
 800356a:	80fb      	strh	r3, [r7, #6]
	static uint8_t parameter_ptr = 0;
	static uint16_t Data_HAck = 0;
	static uint32_t CheckSum = 0;
	static uint16_t DataForReturn = 0;

	switch (Munmunbot_Protocol_State)
 800356c:	4b8b      	ldr	r3, [pc, #556]	; (800379c <Munmunbot_Protocol+0x23c>)
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	2b05      	cmp	r3, #5
 8003572:	f200 8428 	bhi.w	8003dc6 <Munmunbot_Protocol+0x866>
 8003576:	a201      	add	r2, pc, #4	; (adr r2, 800357c <Munmunbot_Protocol+0x1c>)
 8003578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800357c:	08003595 	.word	0x08003595
 8003580:	08003649 	.word	0x08003649
 8003584:	0800368b 	.word	0x0800368b
 8003588:	080036d9 	.word	0x080036d9
 800358c:	080036fd 	.word	0x080036fd
 8003590:	080037bd 	.word	0x080037bd
	{
		case PP_STARTandMode:
			if (((dataIn>>4) & 0b1111) == 0b1001)
 8003594:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003598:	111b      	asrs	r3, r3, #4
 800359a:	b21b      	sxth	r3, r3
 800359c:	b29b      	uxth	r3, r3
 800359e:	f003 030f 	and.w	r3, r3, #15
 80035a2:	2b09      	cmp	r3, #9
 80035a4:	f040 840c 	bne.w	8003dc0 <Munmunbot_Protocol+0x860>
			{
				CheckSum = dataIn;
 80035a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035ac:	4a7c      	ldr	r2, [pc, #496]	; (80037a0 <Munmunbot_Protocol+0x240>)
 80035ae:	6013      	str	r3, [r2, #0]
				ProtocolMode = dataIn & 0b1111;
 80035b0:	88fb      	ldrh	r3, [r7, #6]
 80035b2:	b2db      	uxtb	r3, r3
 80035b4:	f003 030f 	and.w	r3, r3, #15
 80035b8:	b2da      	uxtb	r2, r3
 80035ba:	4b7a      	ldr	r3, [pc, #488]	; (80037a4 <Munmunbot_Protocol+0x244>)
 80035bc:	701a      	strb	r2, [r3, #0]

				if (ProtocolMode == 7)
 80035be:	4b79      	ldr	r3, [pc, #484]	; (80037a4 <Munmunbot_Protocol+0x244>)
 80035c0:	781b      	ldrb	r3, [r3, #0]
 80035c2:	2b07      	cmp	r3, #7
 80035c4:	d103      	bne.n	80035ce <Munmunbot_Protocol+0x6e>
				{
					Munmunbot_Protocol_State = PP_Frame3_Data_0; ///Frame3
 80035c6:	4b75      	ldr	r3, [pc, #468]	; (800379c <Munmunbot_Protocol+0x23c>)
 80035c8:	2203      	movs	r2, #3
 80035ca:	701a      	strb	r2, [r3, #0]
						ProtocolMode == 11 ||ProtocolMode == 12 ||ProtocolMode == 13 || ProtocolMode == 14 )
				{
					Munmunbot_Protocol_State = PP_CheckSum;   /// Frame1
				}
			}
			break;
 80035cc:	e3f8      	b.n	8003dc0 <Munmunbot_Protocol+0x860>
				else if (ProtocolMode == 1 || ProtocolMode == 4 || ProtocolMode == 5 ||ProtocolMode == 6)
 80035ce:	4b75      	ldr	r3, [pc, #468]	; (80037a4 <Munmunbot_Protocol+0x244>)
 80035d0:	781b      	ldrb	r3, [r3, #0]
 80035d2:	2b01      	cmp	r3, #1
 80035d4:	d00b      	beq.n	80035ee <Munmunbot_Protocol+0x8e>
 80035d6:	4b73      	ldr	r3, [pc, #460]	; (80037a4 <Munmunbot_Protocol+0x244>)
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	2b04      	cmp	r3, #4
 80035dc:	d007      	beq.n	80035ee <Munmunbot_Protocol+0x8e>
 80035de:	4b71      	ldr	r3, [pc, #452]	; (80037a4 <Munmunbot_Protocol+0x244>)
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	2b05      	cmp	r3, #5
 80035e4:	d003      	beq.n	80035ee <Munmunbot_Protocol+0x8e>
 80035e6:	4b6f      	ldr	r3, [pc, #444]	; (80037a4 <Munmunbot_Protocol+0x244>)
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	2b06      	cmp	r3, #6
 80035ec:	d103      	bne.n	80035f6 <Munmunbot_Protocol+0x96>
					Munmunbot_Protocol_State = PP_Frame2_Data_0; //Frame2
 80035ee:	4b6b      	ldr	r3, [pc, #428]	; (800379c <Munmunbot_Protocol+0x23c>)
 80035f0:	2201      	movs	r2, #1
 80035f2:	701a      	strb	r2, [r3, #0]
			break;
 80035f4:	e3e4      	b.n	8003dc0 <Munmunbot_Protocol+0x860>
				else if (ProtocolMode == 2 || ProtocolMode == 3 || ProtocolMode == 8 || ProtocolMode == 9 || ProtocolMode == 10 ||
 80035f6:	4b6b      	ldr	r3, [pc, #428]	; (80037a4 <Munmunbot_Protocol+0x244>)
 80035f8:	781b      	ldrb	r3, [r3, #0]
 80035fa:	2b02      	cmp	r3, #2
 80035fc:	d020      	beq.n	8003640 <Munmunbot_Protocol+0xe0>
 80035fe:	4b69      	ldr	r3, [pc, #420]	; (80037a4 <Munmunbot_Protocol+0x244>)
 8003600:	781b      	ldrb	r3, [r3, #0]
 8003602:	2b03      	cmp	r3, #3
 8003604:	d01c      	beq.n	8003640 <Munmunbot_Protocol+0xe0>
 8003606:	4b67      	ldr	r3, [pc, #412]	; (80037a4 <Munmunbot_Protocol+0x244>)
 8003608:	781b      	ldrb	r3, [r3, #0]
 800360a:	2b08      	cmp	r3, #8
 800360c:	d018      	beq.n	8003640 <Munmunbot_Protocol+0xe0>
 800360e:	4b65      	ldr	r3, [pc, #404]	; (80037a4 <Munmunbot_Protocol+0x244>)
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	2b09      	cmp	r3, #9
 8003614:	d014      	beq.n	8003640 <Munmunbot_Protocol+0xe0>
 8003616:	4b63      	ldr	r3, [pc, #396]	; (80037a4 <Munmunbot_Protocol+0x244>)
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	2b0a      	cmp	r3, #10
 800361c:	d010      	beq.n	8003640 <Munmunbot_Protocol+0xe0>
						ProtocolMode == 11 ||ProtocolMode == 12 ||ProtocolMode == 13 || ProtocolMode == 14 )
 800361e:	4b61      	ldr	r3, [pc, #388]	; (80037a4 <Munmunbot_Protocol+0x244>)
 8003620:	781b      	ldrb	r3, [r3, #0]
				else if (ProtocolMode == 2 || ProtocolMode == 3 || ProtocolMode == 8 || ProtocolMode == 9 || ProtocolMode == 10 ||
 8003622:	2b0b      	cmp	r3, #11
 8003624:	d00c      	beq.n	8003640 <Munmunbot_Protocol+0xe0>
						ProtocolMode == 11 ||ProtocolMode == 12 ||ProtocolMode == 13 || ProtocolMode == 14 )
 8003626:	4b5f      	ldr	r3, [pc, #380]	; (80037a4 <Munmunbot_Protocol+0x244>)
 8003628:	781b      	ldrb	r3, [r3, #0]
 800362a:	2b0c      	cmp	r3, #12
 800362c:	d008      	beq.n	8003640 <Munmunbot_Protocol+0xe0>
 800362e:	4b5d      	ldr	r3, [pc, #372]	; (80037a4 <Munmunbot_Protocol+0x244>)
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	2b0d      	cmp	r3, #13
 8003634:	d004      	beq.n	8003640 <Munmunbot_Protocol+0xe0>
 8003636:	4b5b      	ldr	r3, [pc, #364]	; (80037a4 <Munmunbot_Protocol+0x244>)
 8003638:	781b      	ldrb	r3, [r3, #0]
 800363a:	2b0e      	cmp	r3, #14
 800363c:	f040 83c0 	bne.w	8003dc0 <Munmunbot_Protocol+0x860>
					Munmunbot_Protocol_State = PP_CheckSum;   /// Frame1
 8003640:	4b56      	ldr	r3, [pc, #344]	; (800379c <Munmunbot_Protocol+0x23c>)
 8003642:	2205      	movs	r2, #5
 8003644:	701a      	strb	r2, [r3, #0]
			break;
 8003646:	e3bb      	b.n	8003dc0 <Munmunbot_Protocol+0x860>
		case PP_Frame2_Data_0:
			 CheckSum += dataIn;
 8003648:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800364c:	4b54      	ldr	r3, [pc, #336]	; (80037a0 <Munmunbot_Protocol+0x240>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4413      	add	r3, r2
 8003652:	4a53      	ldr	r2, [pc, #332]	; (80037a0 <Munmunbot_Protocol+0x240>)
 8003654:	6013      	str	r3, [r2, #0]
			 Data_HAck = ((dataIn&0b11111111)<<8)&0b1111111100000000;
 8003656:	88fb      	ldrh	r3, [r7, #6]
 8003658:	021b      	lsls	r3, r3, #8
 800365a:	b29a      	uxth	r2, r3
 800365c:	4b52      	ldr	r3, [pc, #328]	; (80037a8 <Munmunbot_Protocol+0x248>)
 800365e:	801a      	strh	r2, [r3, #0]
			 parameter[0] = dataIn&0b1111;
 8003660:	88fb      	ldrh	r3, [r7, #6]
 8003662:	b2db      	uxtb	r3, r3
 8003664:	f003 030f 	and.w	r3, r3, #15
 8003668:	b2da      	uxtb	r2, r3
 800366a:	4b50      	ldr	r3, [pc, #320]	; (80037ac <Munmunbot_Protocol+0x24c>)
 800366c:	701a      	strb	r2, [r3, #0]
			 parameter[1] = (dataIn>>4)&0b1111;
 800366e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003672:	111b      	asrs	r3, r3, #4
 8003674:	b21b      	sxth	r3, r3
 8003676:	b2db      	uxtb	r3, r3
 8003678:	f003 030f 	and.w	r3, r3, #15
 800367c:	b2da      	uxtb	r2, r3
 800367e:	4b4b      	ldr	r3, [pc, #300]	; (80037ac <Munmunbot_Protocol+0x24c>)
 8003680:	705a      	strb	r2, [r3, #1]
			 Munmunbot_Protocol_State = PP_Frame2_Data_1;
 8003682:	4b46      	ldr	r3, [pc, #280]	; (800379c <Munmunbot_Protocol+0x23c>)
 8003684:	2202      	movs	r2, #2
 8003686:	701a      	strb	r2, [r3, #0]

			 break;
 8003688:	e39d      	b.n	8003dc6 <Munmunbot_Protocol+0x866>
		case PP_Frame2_Data_1:
			 CheckSum += dataIn;
 800368a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800368e:	4b44      	ldr	r3, [pc, #272]	; (80037a0 <Munmunbot_Protocol+0x240>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4413      	add	r3, r2
 8003694:	4a42      	ldr	r2, [pc, #264]	; (80037a0 <Munmunbot_Protocol+0x240>)
 8003696:	6013      	str	r3, [r2, #0]
			 Data_HAck = (dataIn&0b11111111) | Data_HAck;
 8003698:	88fb      	ldrh	r3, [r7, #6]
 800369a:	b2db      	uxtb	r3, r3
 800369c:	b21a      	sxth	r2, r3
 800369e:	4b42      	ldr	r3, [pc, #264]	; (80037a8 <Munmunbot_Protocol+0x248>)
 80036a0:	881b      	ldrh	r3, [r3, #0]
 80036a2:	b21b      	sxth	r3, r3
 80036a4:	4313      	orrs	r3, r2
 80036a6:	b21b      	sxth	r3, r3
 80036a8:	b29a      	uxth	r2, r3
 80036aa:	4b3f      	ldr	r3, [pc, #252]	; (80037a8 <Munmunbot_Protocol+0x248>)
 80036ac:	801a      	strh	r2, [r3, #0]
			 parameter[2] = dataIn&0b1111;
 80036ae:	88fb      	ldrh	r3, [r7, #6]
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	f003 030f 	and.w	r3, r3, #15
 80036b6:	b2da      	uxtb	r2, r3
 80036b8:	4b3c      	ldr	r3, [pc, #240]	; (80037ac <Munmunbot_Protocol+0x24c>)
 80036ba:	709a      	strb	r2, [r3, #2]
			 parameter[3] = (dataIn>>4)&0b1111;
 80036bc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036c0:	111b      	asrs	r3, r3, #4
 80036c2:	b21b      	sxth	r3, r3
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	f003 030f 	and.w	r3, r3, #15
 80036ca:	b2da      	uxtb	r2, r3
 80036cc:	4b37      	ldr	r3, [pc, #220]	; (80037ac <Munmunbot_Protocol+0x24c>)
 80036ce:	70da      	strb	r2, [r3, #3]
			 Munmunbot_Protocol_State = PP_CheckSum;
 80036d0:	4b32      	ldr	r3, [pc, #200]	; (800379c <Munmunbot_Protocol+0x23c>)
 80036d2:	2205      	movs	r2, #5
 80036d4:	701a      	strb	r2, [r3, #0]
			 break;
 80036d6:	e376      	b.n	8003dc6 <Munmunbot_Protocol+0x866>

		case PP_Frame3_Data_0:
		     CheckSum += dataIn;
 80036d8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80036dc:	4b30      	ldr	r3, [pc, #192]	; (80037a0 <Munmunbot_Protocol+0x240>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4413      	add	r3, r2
 80036e2:	4a2f      	ldr	r2, [pc, #188]	; (80037a0 <Munmunbot_Protocol+0x240>)
 80036e4:	6013      	str	r3, [r2, #0]
		     n_station = dataIn;
 80036e6:	88fa      	ldrh	r2, [r7, #6]
 80036e8:	4b31      	ldr	r3, [pc, #196]	; (80037b0 <Munmunbot_Protocol+0x250>)
 80036ea:	801a      	strh	r2, [r3, #0]
		     n_station_mem = n_station;
 80036ec:	4b30      	ldr	r3, [pc, #192]	; (80037b0 <Munmunbot_Protocol+0x250>)
 80036ee:	881a      	ldrh	r2, [r3, #0]
 80036f0:	4b30      	ldr	r3, [pc, #192]	; (80037b4 <Munmunbot_Protocol+0x254>)
 80036f2:	801a      	strh	r2, [r3, #0]
		     Munmunbot_Protocol_State = PP_Frame3_Data_1;
 80036f4:	4b29      	ldr	r3, [pc, #164]	; (800379c <Munmunbot_Protocol+0x23c>)
 80036f6:	2204      	movs	r2, #4
 80036f8:	701a      	strb	r2, [r3, #0]

		   break;
 80036fa:	e364      	b.n	8003dc6 <Munmunbot_Protocol+0x866>

		case PP_Frame3_Data_1:
				CheckSum += dataIn;
 80036fc:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003700:	4b27      	ldr	r3, [pc, #156]	; (80037a0 <Munmunbot_Protocol+0x240>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4413      	add	r3, r2
 8003706:	4a26      	ldr	r2, [pc, #152]	; (80037a0 <Munmunbot_Protocol+0x240>)
 8003708:	6013      	str	r3, [r2, #0]
				if (n_station >= 2)
 800370a:	4b29      	ldr	r3, [pc, #164]	; (80037b0 <Munmunbot_Protocol+0x250>)
 800370c:	881b      	ldrh	r3, [r3, #0]
 800370e:	2b01      	cmp	r3, #1
 8003710:	d927      	bls.n	8003762 <Munmunbot_Protocol+0x202>
				{
					parameter[parameter_ptr] = dataIn&0b1111;
 8003712:	88fb      	ldrh	r3, [r7, #6]
 8003714:	b2db      	uxtb	r3, r3
 8003716:	4a28      	ldr	r2, [pc, #160]	; (80037b8 <Munmunbot_Protocol+0x258>)
 8003718:	7812      	ldrb	r2, [r2, #0]
 800371a:	f003 030f 	and.w	r3, r3, #15
 800371e:	b2d9      	uxtb	r1, r3
 8003720:	4b22      	ldr	r3, [pc, #136]	; (80037ac <Munmunbot_Protocol+0x24c>)
 8003722:	5499      	strb	r1, [r3, r2]
					parameter_ptr += 1;
 8003724:	4b24      	ldr	r3, [pc, #144]	; (80037b8 <Munmunbot_Protocol+0x258>)
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	3301      	adds	r3, #1
 800372a:	b2da      	uxtb	r2, r3
 800372c:	4b22      	ldr	r3, [pc, #136]	; (80037b8 <Munmunbot_Protocol+0x258>)
 800372e:	701a      	strb	r2, [r3, #0]
					parameter[parameter_ptr] = (dataIn>>4)&0b1111;
 8003730:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003734:	111b      	asrs	r3, r3, #4
 8003736:	b21b      	sxth	r3, r3
 8003738:	b2db      	uxtb	r3, r3
 800373a:	4a1f      	ldr	r2, [pc, #124]	; (80037b8 <Munmunbot_Protocol+0x258>)
 800373c:	7812      	ldrb	r2, [r2, #0]
 800373e:	f003 030f 	and.w	r3, r3, #15
 8003742:	b2d9      	uxtb	r1, r3
 8003744:	4b19      	ldr	r3, [pc, #100]	; (80037ac <Munmunbot_Protocol+0x24c>)
 8003746:	5499      	strb	r1, [r3, r2]
					parameter_ptr += 1;
 8003748:	4b1b      	ldr	r3, [pc, #108]	; (80037b8 <Munmunbot_Protocol+0x258>)
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	3301      	adds	r3, #1
 800374e:	b2da      	uxtb	r2, r3
 8003750:	4b19      	ldr	r3, [pc, #100]	; (80037b8 <Munmunbot_Protocol+0x258>)
 8003752:	701a      	strb	r2, [r3, #0]
					n_station -= 2;
 8003754:	4b16      	ldr	r3, [pc, #88]	; (80037b0 <Munmunbot_Protocol+0x250>)
 8003756:	881b      	ldrh	r3, [r3, #0]
 8003758:	3b02      	subs	r3, #2
 800375a:	b29a      	uxth	r2, r3
 800375c:	4b14      	ldr	r3, [pc, #80]	; (80037b0 <Munmunbot_Protocol+0x250>)
 800375e:	801a      	strh	r2, [r3, #0]
 8003760:	e012      	b.n	8003788 <Munmunbot_Protocol+0x228>
				}
				else if (n_station == 1)
 8003762:	4b13      	ldr	r3, [pc, #76]	; (80037b0 <Munmunbot_Protocol+0x250>)
 8003764:	881b      	ldrh	r3, [r3, #0]
 8003766:	2b01      	cmp	r3, #1
 8003768:	d10e      	bne.n	8003788 <Munmunbot_Protocol+0x228>
				{
					parameter[parameter_ptr] = dataIn&0b1111;
 800376a:	88fb      	ldrh	r3, [r7, #6]
 800376c:	b2db      	uxtb	r3, r3
 800376e:	4a12      	ldr	r2, [pc, #72]	; (80037b8 <Munmunbot_Protocol+0x258>)
 8003770:	7812      	ldrb	r2, [r2, #0]
 8003772:	f003 030f 	and.w	r3, r3, #15
 8003776:	b2d9      	uxtb	r1, r3
 8003778:	4b0c      	ldr	r3, [pc, #48]	; (80037ac <Munmunbot_Protocol+0x24c>)
 800377a:	5499      	strb	r1, [r3, r2]
					n_station -= 1;
 800377c:	4b0c      	ldr	r3, [pc, #48]	; (80037b0 <Munmunbot_Protocol+0x250>)
 800377e:	881b      	ldrh	r3, [r3, #0]
 8003780:	3b01      	subs	r3, #1
 8003782:	b29a      	uxth	r2, r3
 8003784:	4b0a      	ldr	r3, [pc, #40]	; (80037b0 <Munmunbot_Protocol+0x250>)
 8003786:	801a      	strh	r2, [r3, #0]
				}
				if  (n_station == 0)
 8003788:	4b09      	ldr	r3, [pc, #36]	; (80037b0 <Munmunbot_Protocol+0x250>)
 800378a:	881b      	ldrh	r3, [r3, #0]
 800378c:	2b00      	cmp	r3, #0
 800378e:	f040 8319 	bne.w	8003dc4 <Munmunbot_Protocol+0x864>
				{
					Munmunbot_Protocol_State = PP_CheckSum;
 8003792:	4b02      	ldr	r3, [pc, #8]	; (800379c <Munmunbot_Protocol+0x23c>)
 8003794:	2205      	movs	r2, #5
 8003796:	701a      	strb	r2, [r3, #0]
				}
				break;
 8003798:	e314      	b.n	8003dc4 <Munmunbot_Protocol+0x864>
 800379a:	bf00      	nop
 800379c:	20000300 	.word	0x20000300
 80037a0:	200005f4 	.word	0x200005f4
 80037a4:	200005f8 	.word	0x200005f8
 80037a8:	200005fa 	.word	0x200005fa
 80037ac:	200005fc 	.word	0x200005fc
 80037b0:	200006fc 	.word	0x200006fc
 80037b4:	200006fe 	.word	0x200006fe
 80037b8:	20000700 	.word	0x20000700

			case PP_CheckSum:
			{
				CheckSum = (~CheckSum) & 0xff;
 80037bc:	4b8c      	ldr	r3, [pc, #560]	; (80039f0 <Munmunbot_Protocol+0x490>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	43db      	mvns	r3, r3
 80037c2:	b2db      	uxtb	r3, r3
 80037c4:	4a8a      	ldr	r2, [pc, #552]	; (80039f0 <Munmunbot_Protocol+0x490>)
 80037c6:	6013      	str	r3, [r2, #0]
				if (CheckSum == dataIn)
 80037c8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80037cc:	4b88      	ldr	r3, [pc, #544]	; (80039f0 <Munmunbot_Protocol+0x490>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	f040 82e1 	bne.w	8003d98 <Munmunbot_Protocol+0x838>
				{

					switch (ProtocolMode)
 80037d6:	4b87      	ldr	r3, [pc, #540]	; (80039f4 <Munmunbot_Protocol+0x494>)
 80037d8:	781b      	ldrb	r3, [r3, #0]
 80037da:	3b01      	subs	r3, #1
 80037dc:	2b0d      	cmp	r3, #13
 80037de:	f200 82dc 	bhi.w	8003d9a <Munmunbot_Protocol+0x83a>
 80037e2:	a201      	add	r2, pc, #4	; (adr r2, 80037e8 <Munmunbot_Protocol+0x288>)
 80037e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037e8:	08003821 	.word	0x08003821
 80037ec:	08003895 	.word	0x08003895
 80037f0:	080038af 	.word	0x080038af
 80037f4:	080038c5 	.word	0x080038c5
 80037f8:	08003927 	.word	0x08003927
 80037fc:	08003945 	.word	0x08003945
 8003800:	08003969 	.word	0x08003969
 8003804:	080039b3 	.word	0x080039b3
 8003808:	08003a29 	.word	0x08003a29
 800380c:	08003acf 	.word	0x08003acf
 8003810:	08003bd5 	.word	0x08003bd5
 8003814:	08003d03 	.word	0x08003d03
 8003818:	08003d19 	.word	0x08003d19
 800381c:	08003d79 	.word	0x08003d79
					{
					case 1: ///Test Command ##Complete##
						{
						uint8_t temp[] =
 8003820:	2391      	movs	r3, #145	; 0x91
 8003822:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
						{0b10010001,
						((parameter[1] & 0xff) << 4)  | (parameter[0]& 0xff),
 8003826:	4b74      	ldr	r3, [pc, #464]	; (80039f8 <Munmunbot_Protocol+0x498>)
 8003828:	785b      	ldrb	r3, [r3, #1]
 800382a:	011b      	lsls	r3, r3, #4
 800382c:	b25a      	sxtb	r2, r3
 800382e:	4b72      	ldr	r3, [pc, #456]	; (80039f8 <Munmunbot_Protocol+0x498>)
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	b25b      	sxtb	r3, r3
 8003834:	4313      	orrs	r3, r2
 8003836:	b25b      	sxtb	r3, r3
 8003838:	b2db      	uxtb	r3, r3
						uint8_t temp[] =
 800383a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
						((parameter[3] & 0xff) << 4)  | (parameter[2]& 0xff),
 800383e:	4b6e      	ldr	r3, [pc, #440]	; (80039f8 <Munmunbot_Protocol+0x498>)
 8003840:	78db      	ldrb	r3, [r3, #3]
 8003842:	011b      	lsls	r3, r3, #4
 8003844:	b25a      	sxtb	r2, r3
 8003846:	4b6c      	ldr	r3, [pc, #432]	; (80039f8 <Munmunbot_Protocol+0x498>)
 8003848:	789b      	ldrb	r3, [r3, #2]
 800384a:	b25b      	sxtb	r3, r3
 800384c:	4313      	orrs	r3, r2
 800384e:	b25b      	sxtb	r3, r3
 8003850:	b2db      	uxtb	r3, r3
						uint8_t temp[] =
 8003852:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003856:	2300      	movs	r3, #0
 8003858:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800385c:	2358      	movs	r3, #88	; 0x58
 800385e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8003862:	2375      	movs	r3, #117	; 0x75
 8003864:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
						0b0 , 0x58 ,0x75 };
						temp[3] = (~(temp[0]+temp[1]+temp[2]))& 0xff;
 8003868:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800386c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003870:	4413      	add	r3, r2
 8003872:	b2da      	uxtb	r2, r3
 8003874:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003878:	4413      	add	r3, r2
 800387a:	b2db      	uxtb	r3, r3
 800387c:	43db      	mvns	r3, r3
 800387e:	b2db      	uxtb	r3, r3
 8003880:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						UARTTxWrite(uart, temp, 6);
 8003884:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003888:	2206      	movs	r2, #6
 800388a:	4619      	mov	r1, r3
 800388c:	6838      	ldr	r0, [r7, #0]
 800388e:	f7ff fdfb 	bl	8003488 <UARTTxWrite>
						}
						break;
 8003892:	e282      	b.n	8003d9a <Munmunbot_Protocol+0x83a>
					case 2: //Connect MCU ##Complete##
						if (Munmunbot_State == STATE_Disconnected)
 8003894:	4b59      	ldr	r3, [pc, #356]	; (80039fc <Munmunbot_Protocol+0x49c>)
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	2b00      	cmp	r3, #0
 800389a:	d104      	bne.n	80038a6 <Munmunbot_Protocol+0x346>
						{
							Munmunbot_State = STATE_Idle;
 800389c:	4b57      	ldr	r3, [pc, #348]	; (80039fc <Munmunbot_Protocol+0x49c>)
 800389e:	2201      	movs	r2, #1
 80038a0:	701a      	strb	r2, [r3, #0]
							PID_Reset();
 80038a2:	f000 faa5 	bl	8003df0 <PID_Reset>
						}
						ACK1Return(uart);
 80038a6:	6838      	ldr	r0, [r7, #0]
 80038a8:	f7ff fe36 	bl	8003518 <ACK1Return>
						break;
 80038ac:	e275      	b.n	8003d9a <Munmunbot_Protocol+0x83a>
					case 3: //Disconnect MCU ##Complete##
						if (Munmunbot_State == STATE_Idle)
 80038ae:	4b53      	ldr	r3, [pc, #332]	; (80039fc <Munmunbot_Protocol+0x49c>)
 80038b0:	781b      	ldrb	r3, [r3, #0]
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d102      	bne.n	80038bc <Munmunbot_Protocol+0x35c>
						{
							Munmunbot_State = STATE_Disconnected;
 80038b6:	4b51      	ldr	r3, [pc, #324]	; (80039fc <Munmunbot_Protocol+0x49c>)
 80038b8:	2200      	movs	r2, #0
 80038ba:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 80038bc:	6838      	ldr	r0, [r7, #0]
 80038be:	f7ff fe2b 	bl	8003518 <ACK1Return>
						break;
 80038c2:	e26a      	b.n	8003d9a <Munmunbot_Protocol+0x83a>
					case 4: //Set Angular Velocity ##Complete##
						if (Munmunbot_State == STATE_Idle)
 80038c4:	4b4d      	ldr	r3, [pc, #308]	; (80039fc <Munmunbot_Protocol+0x49c>)
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d128      	bne.n	800391e <Munmunbot_Protocol+0x3be>
						{
							CUSSStruc.RPMp = 0.925*(Data_HAck*10.0)/255.0;
 80038cc:	4b4c      	ldr	r3, [pc, #304]	; (8003a00 <Munmunbot_Protocol+0x4a0>)
 80038ce:	881b      	ldrh	r3, [r3, #0]
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7fc fdd3 	bl	800047c <__aeabi_i2d>
 80038d6:	f04f 0200 	mov.w	r2, #0
 80038da:	4b4a      	ldr	r3, [pc, #296]	; (8003a04 <Munmunbot_Protocol+0x4a4>)
 80038dc:	f7fc fe38 	bl	8000550 <__aeabi_dmul>
 80038e0:	4602      	mov	r2, r0
 80038e2:	460b      	mov	r3, r1
 80038e4:	4610      	mov	r0, r2
 80038e6:	4619      	mov	r1, r3
 80038e8:	a33d      	add	r3, pc, #244	; (adr r3, 80039e0 <Munmunbot_Protocol+0x480>)
 80038ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038ee:	f7fc fe2f 	bl	8000550 <__aeabi_dmul>
 80038f2:	4602      	mov	r2, r0
 80038f4:	460b      	mov	r3, r1
 80038f6:	4610      	mov	r0, r2
 80038f8:	4619      	mov	r1, r3
 80038fa:	a33b      	add	r3, pc, #236	; (adr r3, 80039e8 <Munmunbot_Protocol+0x488>)
 80038fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003900:	f7fc ff50 	bl	80007a4 <__aeabi_ddiv>
 8003904:	4602      	mov	r2, r0
 8003906:	460b      	mov	r3, r1
 8003908:	4610      	mov	r0, r2
 800390a:	4619      	mov	r1, r3
 800390c:	f7fd f8f0 	bl	8000af0 <__aeabi_d2f>
 8003910:	4603      	mov	r3, r0
 8003912:	4a3d      	ldr	r2, [pc, #244]	; (8003a08 <Munmunbot_Protocol+0x4a8>)
 8003914:	6093      	str	r3, [r2, #8]
							TrajectoryGenerationVelocityMaxSetting(&TrjStruc , &CUSSStruc);
 8003916:	493c      	ldr	r1, [pc, #240]	; (8003a08 <Munmunbot_Protocol+0x4a8>)
 8003918:	483c      	ldr	r0, [pc, #240]	; (8003a0c <Munmunbot_Protocol+0x4ac>)
 800391a:	f7fe fc65 	bl	80021e8 <TrajectoryGenerationVelocityMaxSetting>
						}
						ACK1Return(uart);
 800391e:	6838      	ldr	r0, [r7, #0]
 8003920:	f7ff fdfa 	bl	8003518 <ACK1Return>
						break;
 8003924:	e239      	b.n	8003d9a <Munmunbot_Protocol+0x83a>
					case 5:   //Set Angular pos ##Complete##
						if (Munmunbot_State == STATE_Idle)
 8003926:	4b35      	ldr	r3, [pc, #212]	; (80039fc <Munmunbot_Protocol+0x49c>)
 8003928:	781b      	ldrb	r3, [r3, #0]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d106      	bne.n	800393c <Munmunbot_Protocol+0x3dc>
						{
							Angularpos_InputNumber = Data_HAck;
 800392e:	4b34      	ldr	r3, [pc, #208]	; (8003a00 <Munmunbot_Protocol+0x4a0>)
 8003930:	881a      	ldrh	r2, [r3, #0]
 8003932:	4b37      	ldr	r3, [pc, #220]	; (8003a10 <Munmunbot_Protocol+0x4b0>)
 8003934:	801a      	strh	r2, [r3, #0]
							MovingLinkMode = LMM_Set_Pos_Directly;
 8003936:	4b37      	ldr	r3, [pc, #220]	; (8003a14 <Munmunbot_Protocol+0x4b4>)
 8003938:	2201      	movs	r2, #1
 800393a:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 800393c:	6838      	ldr	r0, [r7, #0]
 800393e:	f7ff fdeb 	bl	8003518 <ACK1Return>
						break;
 8003942:	e22a      	b.n	8003d9a <Munmunbot_Protocol+0x83a>
					case 6:  /// Set 1 Station ##Complete##
						if (Munmunbot_State == STATE_Idle)
 8003944:	4b2d      	ldr	r3, [pc, #180]	; (80039fc <Munmunbot_Protocol+0x49c>)
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	2b01      	cmp	r3, #1
 800394a:	d109      	bne.n	8003960 <Munmunbot_Protocol+0x400>
						{
//							Angularpos_InputArray[0] = parameter[0];
							Angularpos_InputArray[0] = parameter[2];    //150 0x00 0x0A Checksum
 800394c:	4b2a      	ldr	r3, [pc, #168]	; (80039f8 <Munmunbot_Protocol+0x498>)
 800394e:	789a      	ldrb	r2, [r3, #2]
 8003950:	4b31      	ldr	r3, [pc, #196]	; (8003a18 <Munmunbot_Protocol+0x4b8>)
 8003952:	701a      	strb	r2, [r3, #0]
							MovingLinkMode = LMM_Set_Goal_1_Station;
 8003954:	4b2f      	ldr	r3, [pc, #188]	; (8003a14 <Munmunbot_Protocol+0x4b4>)
 8003956:	2202      	movs	r2, #2
 8003958:	701a      	strb	r2, [r3, #0]
							NumberOfStationToGo = 1;
 800395a:	4b30      	ldr	r3, [pc, #192]	; (8003a1c <Munmunbot_Protocol+0x4bc>)
 800395c:	2201      	movs	r2, #1
 800395e:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 8003960:	6838      	ldr	r0, [r7, #0]
 8003962:	f7ff fdd9 	bl	8003518 <ACK1Return>
						break;
 8003966:	e218      	b.n	8003d9a <Munmunbot_Protocol+0x83a>
					case 7:  /// Set n Station ##Complete##
						if (Munmunbot_State == STATE_Idle)
 8003968:	4b24      	ldr	r3, [pc, #144]	; (80039fc <Munmunbot_Protocol+0x49c>)
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	2b01      	cmp	r3, #1
 800396e:	d11c      	bne.n	80039aa <Munmunbot_Protocol+0x44a>
						{
							MovingLinkMode = LMM_Set_Goal_n_Station;
 8003970:	4b28      	ldr	r3, [pc, #160]	; (8003a14 <Munmunbot_Protocol+0x4b4>)
 8003972:	2203      	movs	r2, #3
 8003974:	701a      	strb	r2, [r3, #0]
							for (int i = 0; i < n_station_mem; i++)
 8003976:	2300      	movs	r3, #0
 8003978:	637b      	str	r3, [r7, #52]	; 0x34
 800397a:	e00b      	b.n	8003994 <Munmunbot_Protocol+0x434>
							{
								Angularpos_InputArray[i] = parameter[i];
 800397c:	4a1e      	ldr	r2, [pc, #120]	; (80039f8 <Munmunbot_Protocol+0x498>)
 800397e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003980:	4413      	add	r3, r2
 8003982:	7819      	ldrb	r1, [r3, #0]
 8003984:	4a24      	ldr	r2, [pc, #144]	; (8003a18 <Munmunbot_Protocol+0x4b8>)
 8003986:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003988:	4413      	add	r3, r2
 800398a:	460a      	mov	r2, r1
 800398c:	701a      	strb	r2, [r3, #0]
							for (int i = 0; i < n_station_mem; i++)
 800398e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003990:	3301      	adds	r3, #1
 8003992:	637b      	str	r3, [r7, #52]	; 0x34
 8003994:	4b22      	ldr	r3, [pc, #136]	; (8003a20 <Munmunbot_Protocol+0x4c0>)
 8003996:	881b      	ldrh	r3, [r3, #0]
 8003998:	461a      	mov	r2, r3
 800399a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800399c:	4293      	cmp	r3, r2
 800399e:	dbed      	blt.n	800397c <Munmunbot_Protocol+0x41c>
							}
							NumberOfStationToGo = n_station_mem;
 80039a0:	4b1f      	ldr	r3, [pc, #124]	; (8003a20 <Munmunbot_Protocol+0x4c0>)
 80039a2:	881b      	ldrh	r3, [r3, #0]
 80039a4:	b2da      	uxtb	r2, r3
 80039a6:	4b1d      	ldr	r3, [pc, #116]	; (8003a1c <Munmunbot_Protocol+0x4bc>)
 80039a8:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 80039aa:	6838      	ldr	r0, [r7, #0]
 80039ac:	f7ff fdb4 	bl	8003518 <ACK1Return>
						break;
 80039b0:	e1f3      	b.n	8003d9a <Munmunbot_Protocol+0x83a>
					case 8:  /// Go go ##Complete##  ///But must implement return ACK after it's done
						if (Munmunbot_State == STATE_Idle)
 80039b2:	4b12      	ldr	r3, [pc, #72]	; (80039fc <Munmunbot_Protocol+0x49c>)
 80039b4:	781b      	ldrb	r3, [r3, #0]
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d108      	bne.n	80039cc <Munmunbot_Protocol+0x46c>
						{
							Munmunbot_State = STATE_PrepareDATA;
 80039ba:	4b10      	ldr	r3, [pc, #64]	; (80039fc <Munmunbot_Protocol+0x49c>)
 80039bc:	2202      	movs	r2, #2
 80039be:	701a      	strb	r2, [r3, #0]
							PID_Reset();
 80039c0:	f000 fa16 	bl	8003df0 <PID_Reset>
							ACK1Return(uart);
 80039c4:	6838      	ldr	r0, [r7, #0]
 80039c6:	f7ff fda7 	bl	8003518 <ACK1Return>
								{0x58 ,  0x75 ,
										70,  110};  ///ACK1 + ACK2
								UARTTxWrite(uart, temp, 4);
							}
						}
						break;
 80039ca:	e1e6      	b.n	8003d9a <Munmunbot_Protocol+0x83a>
								uint8_t temp[] =
 80039cc:	4b15      	ldr	r3, [pc, #84]	; (8003a24 <Munmunbot_Protocol+0x4c4>)
 80039ce:	623b      	str	r3, [r7, #32]
								UARTTxWrite(uart, temp, 4);
 80039d0:	f107 0320 	add.w	r3, r7, #32
 80039d4:	2204      	movs	r2, #4
 80039d6:	4619      	mov	r1, r3
 80039d8:	6838      	ldr	r0, [r7, #0]
 80039da:	f7ff fd55 	bl	8003488 <UARTTxWrite>
						break;
 80039de:	e1dc      	b.n	8003d9a <Munmunbot_Protocol+0x83a>
 80039e0:	9999999a 	.word	0x9999999a
 80039e4:	3fed9999 	.word	0x3fed9999
 80039e8:	00000000 	.word	0x00000000
 80039ec:	406fe000 	.word	0x406fe000
 80039f0:	200005f4 	.word	0x200005f4
 80039f4:	200005f8 	.word	0x200005f8
 80039f8:	200005fc 	.word	0x200005fc
 80039fc:	20000301 	.word	0x20000301
 8003a00:	200005fa 	.word	0x200005fa
 8003a04:	40240000 	.word	0x40240000
 8003a08:	200005c0 	.word	0x200005c0
 8003a0c:	20000530 	.word	0x20000530
 8003a10:	20000404 	.word	0x20000404
 8003a14:	20000406 	.word	0x20000406
 8003a18:	20000304 	.word	0x20000304
 8003a1c:	20000408 	.word	0x20000408
 8003a20:	200006fe 	.word	0x200006fe
 8003a24:	6e467558 	.word	0x6e467558

					case 9:  /// Return Current Station   ##Complete##

						{
							uint8_t temp[] =
 8003a28:	4ac7      	ldr	r2, [pc, #796]	; (8003d48 <Munmunbot_Protocol+0x7e8>)
 8003a2a:	f107 0318 	add.w	r3, r7, #24
 8003a2e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003a32:	6018      	str	r0, [r3, #0]
 8003a34:	3304      	adds	r3, #4
 8003a36:	8019      	strh	r1, [r3, #0]
							{0x58 ,  0x75 ,
									153,  0b0,  0b0, 0b0}; ///ACK1 + Mode 9
							uint8_t Shift = 2;
 8003a38:	2302      	movs	r3, #2
 8003a3a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
							DataForReturn = Current_Station&(0xff);
 8003a3e:	4bc3      	ldr	r3, [pc, #780]	; (8003d4c <Munmunbot_Protocol+0x7ec>)
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	b29a      	uxth	r2, r3
 8003a44:	4bc2      	ldr	r3, [pc, #776]	; (8003d50 <Munmunbot_Protocol+0x7f0>)
 8003a46:	801a      	strh	r2, [r3, #0]
							temp[1+Shift] = (DataForReturn>>8)&(0xff);
 8003a48:	4bc1      	ldr	r3, [pc, #772]	; (8003d50 <Munmunbot_Protocol+0x7f0>)
 8003a4a:	881b      	ldrh	r3, [r3, #0]
 8003a4c:	0a1b      	lsrs	r3, r3, #8
 8003a4e:	b29a      	uxth	r2, r3
 8003a50:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003a54:	3301      	adds	r3, #1
 8003a56:	b2d2      	uxtb	r2, r2
 8003a58:	3338      	adds	r3, #56	; 0x38
 8003a5a:	443b      	add	r3, r7
 8003a5c:	f803 2c20 	strb.w	r2, [r3, #-32]
							temp[2+Shift] = (DataForReturn)&(0xff);
 8003a60:	4bbb      	ldr	r3, [pc, #748]	; (8003d50 <Munmunbot_Protocol+0x7f0>)
 8003a62:	881a      	ldrh	r2, [r3, #0]
 8003a64:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003a68:	3302      	adds	r3, #2
 8003a6a:	b2d2      	uxtb	r2, r2
 8003a6c:	3338      	adds	r3, #56	; 0x38
 8003a6e:	443b      	add	r3, r7
 8003a70:	f803 2c20 	strb.w	r2, [r3, #-32]
							temp[3+Shift] = ~(temp[0+Shift]+temp[1+Shift]+temp[2+Shift]);
 8003a74:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003a78:	3338      	adds	r3, #56	; 0x38
 8003a7a:	443b      	add	r3, r7
 8003a7c:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 8003a80:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003a84:	3301      	adds	r3, #1
 8003a86:	3338      	adds	r3, #56	; 0x38
 8003a88:	443b      	add	r3, r7
 8003a8a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003a8e:	4413      	add	r3, r2
 8003a90:	b2da      	uxtb	r2, r3
 8003a92:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003a96:	3302      	adds	r3, #2
 8003a98:	3338      	adds	r3, #56	; 0x38
 8003a9a:	443b      	add	r3, r7
 8003a9c:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003aa0:	4413      	add	r3, r2
 8003aa2:	b2da      	uxtb	r2, r3
 8003aa4:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003aa8:	3303      	adds	r3, #3
 8003aaa:	43d2      	mvns	r2, r2
 8003aac:	b2d2      	uxtb	r2, r2
 8003aae:	3338      	adds	r3, #56	; 0x38
 8003ab0:	443b      	add	r3, r7
 8003ab2:	f803 2c20 	strb.w	r2, [r3, #-32]
							UARTTxWrite(uart, temp, 4+Shift);
 8003ab6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003aba:	b29b      	uxth	r3, r3
 8003abc:	3304      	adds	r3, #4
 8003abe:	b29a      	uxth	r2, r3
 8003ac0:	f107 0318 	add.w	r3, r7, #24
 8003ac4:	4619      	mov	r1, r3
 8003ac6:	6838      	ldr	r0, [r7, #0]
 8003ac8:	f7ff fcde 	bl	8003488 <UARTTxWrite>
						}

						break;
 8003acc:	e165      	b.n	8003d9a <Munmunbot_Protocol+0x83a>

					case 10: /// Return Angular Position  ##Complete##
						{
							uint8_t temp[] =
 8003ace:	4aa1      	ldr	r2, [pc, #644]	; (8003d54 <Munmunbot_Protocol+0x7f4>)
 8003ad0:	f107 0310 	add.w	r3, r7, #16
 8003ad4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003ad8:	6018      	str	r0, [r3, #0]
 8003ada:	3304      	adds	r3, #4
 8003adc:	8019      	strh	r1, [r3, #0]
							{0x58 , 0x75 ,154, 0b0,  0b0, 0b0};
							uint8_t Shift = 2;
 8003ade:	2302      	movs	r3, #2
 8003ae0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
							DataForReturn = ((((int) htim1.Instance->CNT) % (CUSSStruc.PPRxQEI))*2*3.141*10000)/(CUSSStruc.PPRxQEI);  ///pulse to (radian*10000)
 8003ae4:	4b9c      	ldr	r3, [pc, #624]	; (8003d58 <Munmunbot_Protocol+0x7f8>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003aea:	4a9c      	ldr	r2, [pc, #624]	; (8003d5c <Munmunbot_Protocol+0x7fc>)
 8003aec:	6852      	ldr	r2, [r2, #4]
 8003aee:	fbb3 f1f2 	udiv	r1, r3, r2
 8003af2:	fb01 f202 	mul.w	r2, r1, r2
 8003af6:	1a9b      	subs	r3, r3, r2
 8003af8:	005b      	lsls	r3, r3, #1
 8003afa:	4618      	mov	r0, r3
 8003afc:	f7fc fcae 	bl	800045c <__aeabi_ui2d>
 8003b00:	a38b      	add	r3, pc, #556	; (adr r3, 8003d30 <Munmunbot_Protocol+0x7d0>)
 8003b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b06:	f7fc fd23 	bl	8000550 <__aeabi_dmul>
 8003b0a:	4602      	mov	r2, r0
 8003b0c:	460b      	mov	r3, r1
 8003b0e:	4610      	mov	r0, r2
 8003b10:	4619      	mov	r1, r3
 8003b12:	a389      	add	r3, pc, #548	; (adr r3, 8003d38 <Munmunbot_Protocol+0x7d8>)
 8003b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b18:	f7fc fd1a 	bl	8000550 <__aeabi_dmul>
 8003b1c:	4602      	mov	r2, r0
 8003b1e:	460b      	mov	r3, r1
 8003b20:	4614      	mov	r4, r2
 8003b22:	461d      	mov	r5, r3
 8003b24:	4b8d      	ldr	r3, [pc, #564]	; (8003d5c <Munmunbot_Protocol+0x7fc>)
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f7fc fc97 	bl	800045c <__aeabi_ui2d>
 8003b2e:	4602      	mov	r2, r0
 8003b30:	460b      	mov	r3, r1
 8003b32:	4620      	mov	r0, r4
 8003b34:	4629      	mov	r1, r5
 8003b36:	f7fc fe35 	bl	80007a4 <__aeabi_ddiv>
 8003b3a:	4602      	mov	r2, r0
 8003b3c:	460b      	mov	r3, r1
 8003b3e:	4610      	mov	r0, r2
 8003b40:	4619      	mov	r1, r3
 8003b42:	f7fc ffb5 	bl	8000ab0 <__aeabi_d2uiz>
 8003b46:	4603      	mov	r3, r0
 8003b48:	b29a      	uxth	r2, r3
 8003b4a:	4b81      	ldr	r3, [pc, #516]	; (8003d50 <Munmunbot_Protocol+0x7f0>)
 8003b4c:	801a      	strh	r2, [r3, #0]
							temp[1+Shift] = (DataForReturn>>8)&(0xff);
 8003b4e:	4b80      	ldr	r3, [pc, #512]	; (8003d50 <Munmunbot_Protocol+0x7f0>)
 8003b50:	881b      	ldrh	r3, [r3, #0]
 8003b52:	0a1b      	lsrs	r3, r3, #8
 8003b54:	b29a      	uxth	r2, r3
 8003b56:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	b2d2      	uxtb	r2, r2
 8003b5e:	3338      	adds	r3, #56	; 0x38
 8003b60:	443b      	add	r3, r7
 8003b62:	f803 2c28 	strb.w	r2, [r3, #-40]
							temp[2+Shift] = (DataForReturn)&(0xff);
 8003b66:	4b7a      	ldr	r3, [pc, #488]	; (8003d50 <Munmunbot_Protocol+0x7f0>)
 8003b68:	881a      	ldrh	r2, [r3, #0]
 8003b6a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b6e:	3302      	adds	r3, #2
 8003b70:	b2d2      	uxtb	r2, r2
 8003b72:	3338      	adds	r3, #56	; 0x38
 8003b74:	443b      	add	r3, r7
 8003b76:	f803 2c28 	strb.w	r2, [r3, #-40]
							temp[3+Shift] = ~(temp[0+Shift]+temp[1+Shift]+temp[2+Shift]);
 8003b7a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b7e:	3338      	adds	r3, #56	; 0x38
 8003b80:	443b      	add	r3, r7
 8003b82:	f813 2c28 	ldrb.w	r2, [r3, #-40]
 8003b86:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b8a:	3301      	adds	r3, #1
 8003b8c:	3338      	adds	r3, #56	; 0x38
 8003b8e:	443b      	add	r3, r7
 8003b90:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003b94:	4413      	add	r3, r2
 8003b96:	b2da      	uxtb	r2, r3
 8003b98:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003b9c:	3302      	adds	r3, #2
 8003b9e:	3338      	adds	r3, #56	; 0x38
 8003ba0:	443b      	add	r3, r7
 8003ba2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	b2da      	uxtb	r2, r3
 8003baa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003bae:	3303      	adds	r3, #3
 8003bb0:	43d2      	mvns	r2, r2
 8003bb2:	b2d2      	uxtb	r2, r2
 8003bb4:	3338      	adds	r3, #56	; 0x38
 8003bb6:	443b      	add	r3, r7
 8003bb8:	f803 2c28 	strb.w	r2, [r3, #-40]
							UARTTxWrite(uart, temp, 4+Shift);
 8003bbc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	3304      	adds	r3, #4
 8003bc4:	b29a      	uxth	r2, r3
 8003bc6:	f107 0310 	add.w	r3, r7, #16
 8003bca:	4619      	mov	r1, r3
 8003bcc:	6838      	ldr	r0, [r7, #0]
 8003bce:	f7ff fc5b 	bl	8003488 <UARTTxWrite>
						}
						break;
 8003bd2:	e0e2      	b.n	8003d9a <Munmunbot_Protocol+0x83a>

					case 11: /// Return Angular Velocity Max  ##Complete##
						{
							uint8_t temp[] =
 8003bd4:	4a62      	ldr	r2, [pc, #392]	; (8003d60 <Munmunbot_Protocol+0x800>)
 8003bd6:	f107 0308 	add.w	r3, r7, #8
 8003bda:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003bde:	6018      	str	r0, [r3, #0]
 8003be0:	3304      	adds	r3, #4
 8003be2:	8019      	strh	r1, [r3, #0]
							{ 0x58, 0x75, 155, 0b0,  0b0, 0b0 };
							uint8_t Shift = 2;
 8003be4:	2302      	movs	r3, #2
 8003be6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
							float temp3 = ( abs( VelocityPIDController.OutputFeedback )*60.0 )/( ( float ) CUSSStruc.PPRxQEI );
 8003bea:	4b5e      	ldr	r3, [pc, #376]	; (8003d64 <Munmunbot_Protocol+0x804>)
 8003bec:	edd3 7a08 	vldr	s15, [r3, #32]
 8003bf0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003bf4:	ee17 3a90 	vmov	r3, s15
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	bfb8      	it	lt
 8003bfc:	425b      	neglt	r3, r3
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f7fc fc3c 	bl	800047c <__aeabi_i2d>
 8003c04:	f04f 0200 	mov.w	r2, #0
 8003c08:	4b57      	ldr	r3, [pc, #348]	; (8003d68 <Munmunbot_Protocol+0x808>)
 8003c0a:	f7fc fca1 	bl	8000550 <__aeabi_dmul>
 8003c0e:	4602      	mov	r2, r0
 8003c10:	460b      	mov	r3, r1
 8003c12:	4614      	mov	r4, r2
 8003c14:	461d      	mov	r5, r3
 8003c16:	4b51      	ldr	r3, [pc, #324]	; (8003d5c <Munmunbot_Protocol+0x7fc>)
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	ee07 3a90 	vmov	s15, r3
 8003c1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c22:	ee17 0a90 	vmov	r0, s15
 8003c26:	f7fc fc3b 	bl	80004a0 <__aeabi_f2d>
 8003c2a:	4602      	mov	r2, r0
 8003c2c:	460b      	mov	r3, r1
 8003c2e:	4620      	mov	r0, r4
 8003c30:	4629      	mov	r1, r5
 8003c32:	f7fc fdb7 	bl	80007a4 <__aeabi_ddiv>
 8003c36:	4602      	mov	r2, r0
 8003c38:	460b      	mov	r3, r1
 8003c3a:	4610      	mov	r0, r2
 8003c3c:	4619      	mov	r1, r3
 8003c3e:	f7fc ff57 	bl	8000af0 <__aeabi_d2f>
 8003c42:	4603      	mov	r3, r0
 8003c44:	62fb      	str	r3, [r7, #44]	; 0x2c
							DataForReturn = ( temp3 * 255.0 )/10.0;
 8003c46:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8003c48:	f7fc fc2a 	bl	80004a0 <__aeabi_f2d>
 8003c4c:	a33c      	add	r3, pc, #240	; (adr r3, 8003d40 <Munmunbot_Protocol+0x7e0>)
 8003c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c52:	f7fc fc7d 	bl	8000550 <__aeabi_dmul>
 8003c56:	4602      	mov	r2, r0
 8003c58:	460b      	mov	r3, r1
 8003c5a:	4610      	mov	r0, r2
 8003c5c:	4619      	mov	r1, r3
 8003c5e:	f04f 0200 	mov.w	r2, #0
 8003c62:	4b42      	ldr	r3, [pc, #264]	; (8003d6c <Munmunbot_Protocol+0x80c>)
 8003c64:	f7fc fd9e 	bl	80007a4 <__aeabi_ddiv>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	460b      	mov	r3, r1
 8003c6c:	4610      	mov	r0, r2
 8003c6e:	4619      	mov	r1, r3
 8003c70:	f7fc ff1e 	bl	8000ab0 <__aeabi_d2uiz>
 8003c74:	4603      	mov	r3, r0
 8003c76:	b29a      	uxth	r2, r3
 8003c78:	4b35      	ldr	r3, [pc, #212]	; (8003d50 <Munmunbot_Protocol+0x7f0>)
 8003c7a:	801a      	strh	r2, [r3, #0]
							temp[ 1+Shift ] = ( DataForReturn>>8 )&( 0xff );
 8003c7c:	4b34      	ldr	r3, [pc, #208]	; (8003d50 <Munmunbot_Protocol+0x7f0>)
 8003c7e:	881b      	ldrh	r3, [r3, #0]
 8003c80:	0a1b      	lsrs	r3, r3, #8
 8003c82:	b29a      	uxth	r2, r3
 8003c84:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003c88:	3301      	adds	r3, #1
 8003c8a:	b2d2      	uxtb	r2, r2
 8003c8c:	3338      	adds	r3, #56	; 0x38
 8003c8e:	443b      	add	r3, r7
 8003c90:	f803 2c30 	strb.w	r2, [r3, #-48]
							temp[ 2+Shift ] = ( DataForReturn )&( 0xff );
 8003c94:	4b2e      	ldr	r3, [pc, #184]	; (8003d50 <Munmunbot_Protocol+0x7f0>)
 8003c96:	881a      	ldrh	r2, [r3, #0]
 8003c98:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003c9c:	3302      	adds	r3, #2
 8003c9e:	b2d2      	uxtb	r2, r2
 8003ca0:	3338      	adds	r3, #56	; 0x38
 8003ca2:	443b      	add	r3, r7
 8003ca4:	f803 2c30 	strb.w	r2, [r3, #-48]
							temp[ 3+Shift ] = ~( temp[ 0+Shift ]+temp[ 1+Shift ]+temp[ 2+Shift ] );
 8003ca8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003cac:	3338      	adds	r3, #56	; 0x38
 8003cae:	443b      	add	r3, r7
 8003cb0:	f813 2c30 	ldrb.w	r2, [r3, #-48]
 8003cb4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003cb8:	3301      	adds	r3, #1
 8003cba:	3338      	adds	r3, #56	; 0x38
 8003cbc:	443b      	add	r3, r7
 8003cbe:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8003cc2:	4413      	add	r3, r2
 8003cc4:	b2da      	uxtb	r2, r3
 8003cc6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003cca:	3302      	adds	r3, #2
 8003ccc:	3338      	adds	r3, #56	; 0x38
 8003cce:	443b      	add	r3, r7
 8003cd0:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 8003cd4:	4413      	add	r3, r2
 8003cd6:	b2da      	uxtb	r2, r3
 8003cd8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003cdc:	3303      	adds	r3, #3
 8003cde:	43d2      	mvns	r2, r2
 8003ce0:	b2d2      	uxtb	r2, r2
 8003ce2:	3338      	adds	r3, #56	; 0x38
 8003ce4:	443b      	add	r3, r7
 8003ce6:	f803 2c30 	strb.w	r2, [r3, #-48]
							UARTTxWrite( uart, temp, 4+Shift );
 8003cea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	3304      	adds	r3, #4
 8003cf2:	b29a      	uxth	r2, r3
 8003cf4:	f107 0308 	add.w	r3, r7, #8
 8003cf8:	4619      	mov	r1, r3
 8003cfa:	6838      	ldr	r0, [r7, #0]
 8003cfc:	f7ff fbc4 	bl	8003488 <UARTTxWrite>
						}
						break;
 8003d00:	e04b      	b.n	8003d9a <Munmunbot_Protocol+0x83a>

					case 12:  //Enable Gripper
						if (Munmunbot_State == STATE_Idle)
 8003d02:	4b1b      	ldr	r3, [pc, #108]	; (8003d70 <Munmunbot_Protocol+0x810>)
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d102      	bne.n	8003d10 <Munmunbot_Protocol+0x7b0>
						{
							GripperEnable = 1;
 8003d0a:	4b1a      	ldr	r3, [pc, #104]	; (8003d74 <Munmunbot_Protocol+0x814>)
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 8003d10:	6838      	ldr	r0, [r7, #0]
 8003d12:	f7ff fc01 	bl	8003518 <ACK1Return>
						break;
 8003d16:	e040      	b.n	8003d9a <Munmunbot_Protocol+0x83a>
					case 13: //Disable Gripper
						if (Munmunbot_State == STATE_Idle)
 8003d18:	4b15      	ldr	r3, [pc, #84]	; (8003d70 <Munmunbot_Protocol+0x810>)
 8003d1a:	781b      	ldrb	r3, [r3, #0]
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d102      	bne.n	8003d26 <Munmunbot_Protocol+0x7c6>
						{
							GripperEnable = 0;
 8003d20:	4b14      	ldr	r3, [pc, #80]	; (8003d74 <Munmunbot_Protocol+0x814>)
 8003d22:	2200      	movs	r2, #0
 8003d24:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 8003d26:	6838      	ldr	r0, [r7, #0]
 8003d28:	f7ff fbf6 	bl	8003518 <ACK1Return>
						break;
 8003d2c:	e035      	b.n	8003d9a <Munmunbot_Protocol+0x83a>
 8003d2e:	bf00      	nop
 8003d30:	9ba5e354 	.word	0x9ba5e354
 8003d34:	400920c4 	.word	0x400920c4
 8003d38:	00000000 	.word	0x00000000
 8003d3c:	40c38800 	.word	0x40c38800
 8003d40:	00000000 	.word	0x00000000
 8003d44:	406fe000 	.word	0x406fe000
 8003d48:	0800b068 	.word	0x0800b068
 8003d4c:	20000407 	.word	0x20000407
 8003d50:	20000702 	.word	0x20000702
 8003d54:	0800b070 	.word	0x0800b070
 8003d58:	200000f8 	.word	0x200000f8
 8003d5c:	200005c0 	.word	0x200005c0
 8003d60:	0800b078 	.word	0x0800b078
 8003d64:	20000470 	.word	0x20000470
 8003d68:	404e0000 	.word	0x404e0000
 8003d6c:	40240000 	.word	0x40240000
 8003d70:	20000301 	.word	0x20000301
 8003d74:	20000412 	.word	0x20000412

					case 14: /// Sethome  ##Complete##
						if (Munmunbot_State == STATE_Idle)
 8003d78:	4b15      	ldr	r3, [pc, #84]	; (8003dd0 <Munmunbot_Protocol+0x870>)
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	2b01      	cmp	r3, #1
 8003d7e:	d107      	bne.n	8003d90 <Munmunbot_Protocol+0x830>
						{
							Munmunbot_State = STATE_SetHome;
 8003d80:	4b13      	ldr	r3, [pc, #76]	; (8003dd0 <Munmunbot_Protocol+0x870>)
 8003d82:	2208      	movs	r2, #8
 8003d84:	701a      	strb	r2, [r3, #0]
							SethomeMode = SetHomeState_0;
 8003d86:	4b13      	ldr	r3, [pc, #76]	; (8003dd4 <Munmunbot_Protocol+0x874>)
 8003d88:	2200      	movs	r2, #0
 8003d8a:	701a      	strb	r2, [r3, #0]
							PID_Reset();
 8003d8c:	f000 f830 	bl	8003df0 <PID_Reset>
						}
						ACK1Return(uart);
 8003d90:	6838      	ldr	r0, [r7, #0]
 8003d92:	f7ff fbc1 	bl	8003518 <ACK1Return>
						break;
 8003d96:	e000      	b.n	8003d9a <Munmunbot_Protocol+0x83a>
				    }
			   }
 8003d98:	bf00      	nop
			n_station = 0;
 8003d9a:	4b0f      	ldr	r3, [pc, #60]	; (8003dd8 <Munmunbot_Protocol+0x878>)
 8003d9c:	2200      	movs	r2, #0
 8003d9e:	801a      	strh	r2, [r3, #0]
			ProtocolMode = 0;
 8003da0:	4b0e      	ldr	r3, [pc, #56]	; (8003ddc <Munmunbot_Protocol+0x87c>)
 8003da2:	2200      	movs	r2, #0
 8003da4:	701a      	strb	r2, [r3, #0]
			parameter_ptr = 0;
 8003da6:	4b0e      	ldr	r3, [pc, #56]	; (8003de0 <Munmunbot_Protocol+0x880>)
 8003da8:	2200      	movs	r2, #0
 8003daa:	701a      	strb	r2, [r3, #0]
			Data_HAck = 0;
 8003dac:	4b0d      	ldr	r3, [pc, #52]	; (8003de4 <Munmunbot_Protocol+0x884>)
 8003dae:	2200      	movs	r2, #0
 8003db0:	801a      	strh	r2, [r3, #0]
			CheckSum = 0;
 8003db2:	4b0d      	ldr	r3, [pc, #52]	; (8003de8 <Munmunbot_Protocol+0x888>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	601a      	str	r2, [r3, #0]
			Munmunbot_Protocol_State = PP_STARTandMode;
 8003db8:	4b0c      	ldr	r3, [pc, #48]	; (8003dec <Munmunbot_Protocol+0x88c>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	701a      	strb	r2, [r3, #0]
			break;
 8003dbe:	e002      	b.n	8003dc6 <Munmunbot_Protocol+0x866>
			break;
 8003dc0:	bf00      	nop
 8003dc2:	e000      	b.n	8003dc6 <Munmunbot_Protocol+0x866>
				break;
 8003dc4:	bf00      	nop
			}
	}
}
 8003dc6:	bf00      	nop
 8003dc8:	3738      	adds	r7, #56	; 0x38
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bdb0      	pop	{r4, r5, r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	20000301 	.word	0x20000301
 8003dd4:	20000302 	.word	0x20000302
 8003dd8:	200006fc 	.word	0x200006fc
 8003ddc:	200005f8 	.word	0x200005f8
 8003de0:	20000700 	.word	0x20000700
 8003de4:	200005fa 	.word	0x200005fa
 8003de8:	200005f4 	.word	0x200005f4
 8003dec:	20000300 	.word	0x20000300

08003df0 <PID_Reset>:

void PID_Reset()
{
 8003df0:	b480      	push	{r7}
 8003df2:	af00      	add	r7, sp, #0
	PositionPIDController.PreviousError = 0;
 8003df4:	4b32      	ldr	r3, [pc, #200]	; (8003ec0 <PID_Reset+0xd0>)
 8003df6:	f04f 0200 	mov.w	r2, #0
 8003dfa:	62da      	str	r2, [r3, #44]	; 0x2c
	PositionPIDController.Integral_Value = 0;
 8003dfc:	4b30      	ldr	r3, [pc, #192]	; (8003ec0 <PID_Reset+0xd0>)
 8003dfe:	f04f 0200 	mov.w	r2, #0
 8003e02:	625a      	str	r2, [r3, #36]	; 0x24
	PositionPIDController.ControllerOutput = 0;
 8003e04:	4b2e      	ldr	r3, [pc, #184]	; (8003ec0 <PID_Reset+0xd0>)
 8003e06:	f04f 0200 	mov.w	r2, #0
 8003e0a:	615a      	str	r2, [r3, #20]
	PositionPIDController.NowError = 0;
 8003e0c:	4b2c      	ldr	r3, [pc, #176]	; (8003ec0 <PID_Reset+0xd0>)
 8003e0e:	f04f 0200 	mov.w	r2, #0
 8003e12:	629a      	str	r2, [r3, #40]	; 0x28
	PositionPIDController.PreviousPreviousError = 0;
 8003e14:	4b2a      	ldr	r3, [pc, #168]	; (8003ec0 <PID_Reset+0xd0>)
 8003e16:	f04f 0200 	mov.w	r2, #0
 8003e1a:	631a      	str	r2, [r3, #48]	; 0x30
	PositionPIDController.PreviousControllerOutput = 0;
 8003e1c:	4b28      	ldr	r3, [pc, #160]	; (8003ec0 <PID_Reset+0xd0>)
 8003e1e:	f04f 0200 	mov.w	r2, #0
 8003e22:	619a      	str	r2, [r3, #24]


	VelocityPIDController.PreviousError = 0;
 8003e24:	4b27      	ldr	r3, [pc, #156]	; (8003ec4 <PID_Reset+0xd4>)
 8003e26:	f04f 0200 	mov.w	r2, #0
 8003e2a:	62da      	str	r2, [r3, #44]	; 0x2c
	VelocityPIDController.Integral_Value = 0;
 8003e2c:	4b25      	ldr	r3, [pc, #148]	; (8003ec4 <PID_Reset+0xd4>)
 8003e2e:	f04f 0200 	mov.w	r2, #0
 8003e32:	625a      	str	r2, [r3, #36]	; 0x24
	VelocityPIDController.ControllerOutput = 0;
 8003e34:	4b23      	ldr	r3, [pc, #140]	; (8003ec4 <PID_Reset+0xd4>)
 8003e36:	f04f 0200 	mov.w	r2, #0
 8003e3a:	615a      	str	r2, [r3, #20]
	VelocityPIDController.NowError = 0;
 8003e3c:	4b21      	ldr	r3, [pc, #132]	; (8003ec4 <PID_Reset+0xd4>)
 8003e3e:	f04f 0200 	mov.w	r2, #0
 8003e42:	629a      	str	r2, [r3, #40]	; 0x28
	VelocityPIDController.PreviousPreviousError = 0;
 8003e44:	4b1f      	ldr	r3, [pc, #124]	; (8003ec4 <PID_Reset+0xd4>)
 8003e46:	f04f 0200 	mov.w	r2, #0
 8003e4a:	631a      	str	r2, [r3, #48]	; 0x30
	VelocityPIDController.PreviousControllerOutput = 0;
 8003e4c:	4b1d      	ldr	r3, [pc, #116]	; (8003ec4 <PID_Reset+0xd4>)
 8003e4e:	f04f 0200 	mov.w	r2, #0
 8003e52:	619a      	str	r2, [r3, #24]

	StabilizerPIDController.PreviousError = 0;
 8003e54:	4b1c      	ldr	r3, [pc, #112]	; (8003ec8 <PID_Reset+0xd8>)
 8003e56:	f04f 0200 	mov.w	r2, #0
 8003e5a:	62da      	str	r2, [r3, #44]	; 0x2c
	StabilizerPIDController.Integral_Value = 0;
 8003e5c:	4b1a      	ldr	r3, [pc, #104]	; (8003ec8 <PID_Reset+0xd8>)
 8003e5e:	f04f 0200 	mov.w	r2, #0
 8003e62:	625a      	str	r2, [r3, #36]	; 0x24
	StabilizerPIDController.ControllerOutput = 0;
 8003e64:	4b18      	ldr	r3, [pc, #96]	; (8003ec8 <PID_Reset+0xd8>)
 8003e66:	f04f 0200 	mov.w	r2, #0
 8003e6a:	615a      	str	r2, [r3, #20]
	StabilizerPIDController.NowError = 0;
 8003e6c:	4b16      	ldr	r3, [pc, #88]	; (8003ec8 <PID_Reset+0xd8>)
 8003e6e:	f04f 0200 	mov.w	r2, #0
 8003e72:	629a      	str	r2, [r3, #40]	; 0x28
	StabilizerPIDController.PreviousPreviousError = 0;
 8003e74:	4b14      	ldr	r3, [pc, #80]	; (8003ec8 <PID_Reset+0xd8>)
 8003e76:	f04f 0200 	mov.w	r2, #0
 8003e7a:	631a      	str	r2, [r3, #48]	; 0x30
	StabilizerPIDController.PreviousControllerOutput = 0;
 8003e7c:	4b12      	ldr	r3, [pc, #72]	; (8003ec8 <PID_Reset+0xd8>)
 8003e7e:	f04f 0200 	mov.w	r2, #0
 8003e82:	619a      	str	r2, [r3, #24]

	PureVelocityPIDController.PreviousError = 0;
 8003e84:	4b11      	ldr	r3, [pc, #68]	; (8003ecc <PID_Reset+0xdc>)
 8003e86:	f04f 0200 	mov.w	r2, #0
 8003e8a:	62da      	str	r2, [r3, #44]	; 0x2c
	PureVelocityPIDController.Integral_Value = 0;
 8003e8c:	4b0f      	ldr	r3, [pc, #60]	; (8003ecc <PID_Reset+0xdc>)
 8003e8e:	f04f 0200 	mov.w	r2, #0
 8003e92:	625a      	str	r2, [r3, #36]	; 0x24
	PureVelocityPIDController.ControllerOutput = 0;
 8003e94:	4b0d      	ldr	r3, [pc, #52]	; (8003ecc <PID_Reset+0xdc>)
 8003e96:	f04f 0200 	mov.w	r2, #0
 8003e9a:	615a      	str	r2, [r3, #20]
	PureVelocityPIDController.NowError = 0;
 8003e9c:	4b0b      	ldr	r3, [pc, #44]	; (8003ecc <PID_Reset+0xdc>)
 8003e9e:	f04f 0200 	mov.w	r2, #0
 8003ea2:	629a      	str	r2, [r3, #40]	; 0x28
	PureVelocityPIDController.PreviousPreviousError = 0;
 8003ea4:	4b09      	ldr	r3, [pc, #36]	; (8003ecc <PID_Reset+0xdc>)
 8003ea6:	f04f 0200 	mov.w	r2, #0
 8003eaa:	631a      	str	r2, [r3, #48]	; 0x30
	PureVelocityPIDController.PreviousControllerOutput = 0;
 8003eac:	4b07      	ldr	r3, [pc, #28]	; (8003ecc <PID_Reset+0xdc>)
 8003eae:	f04f 0200 	mov.w	r2, #0
 8003eb2:	619a      	str	r2, [r3, #24]
}
 8003eb4:	bf00      	nop
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ebc:	4770      	bx	lr
 8003ebe:	bf00      	nop
 8003ec0:	20000430 	.word	0x20000430
 8003ec4:	20000470 	.word	0x20000470
 8003ec8:	200004f0 	.word	0x200004f0
 8003ecc:	200004b0 	.word	0x200004b0

08003ed0 <LAMP_ON>:

void LAMP_ON(uint8_t lampnumber)
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b082      	sub	sp, #8
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	4603      	mov	r3, r0
 8003ed8:	71fb      	strb	r3, [r7, #7]
	if (lampnumber == 0)
 8003eda:	79fb      	ldrb	r3, [r7, #7]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d110      	bne.n	8003f02 <LAMP_ON+0x32>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	2102      	movs	r1, #2
 8003ee4:	4830      	ldr	r0, [pc, #192]	; (8003fa8 <LAMP_ON+0xd8>)
 8003ee6:	f001 fced 	bl	80058c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8003eea:	2201      	movs	r2, #1
 8003eec:	2104      	movs	r1, #4
 8003eee:	482e      	ldr	r0, [pc, #184]	; (8003fa8 <LAMP_ON+0xd8>)
 8003ef0:	f001 fce8 	bl	80058c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003efa:	482c      	ldr	r0, [pc, #176]	; (8003fac <LAMP_ON+0xdc>)
 8003efc:	f001 fce2 	bl	80058c4 <HAL_GPIO_WritePin>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
	}
}
 8003f00:	e04e      	b.n	8003fa0 <LAMP_ON+0xd0>
	else if (lampnumber == 1)
 8003f02:	79fb      	ldrb	r3, [r7, #7]
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d110      	bne.n	8003f2a <LAMP_ON+0x5a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
 8003f08:	2200      	movs	r2, #0
 8003f0a:	2102      	movs	r1, #2
 8003f0c:	4826      	ldr	r0, [pc, #152]	; (8003fa8 <LAMP_ON+0xd8>)
 8003f0e:	f001 fcd9 	bl	80058c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8003f12:	2201      	movs	r2, #1
 8003f14:	2104      	movs	r1, #4
 8003f16:	4824      	ldr	r0, [pc, #144]	; (8003fa8 <LAMP_ON+0xd8>)
 8003f18:	f001 fcd4 	bl	80058c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8003f1c:	2201      	movs	r2, #1
 8003f1e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003f22:	4822      	ldr	r0, [pc, #136]	; (8003fac <LAMP_ON+0xdc>)
 8003f24:	f001 fcce 	bl	80058c4 <HAL_GPIO_WritePin>
}
 8003f28:	e03a      	b.n	8003fa0 <LAMP_ON+0xd0>
	else if (lampnumber == 2)
 8003f2a:	79fb      	ldrb	r3, [r7, #7]
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d110      	bne.n	8003f52 <LAMP_ON+0x82>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 8003f30:	2201      	movs	r2, #1
 8003f32:	2102      	movs	r1, #2
 8003f34:	481c      	ldr	r0, [pc, #112]	; (8003fa8 <LAMP_ON+0xd8>)
 8003f36:	f001 fcc5 	bl	80058c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 8003f3a:	2200      	movs	r2, #0
 8003f3c:	2104      	movs	r1, #4
 8003f3e:	481a      	ldr	r0, [pc, #104]	; (8003fa8 <LAMP_ON+0xd8>)
 8003f40:	f001 fcc0 	bl	80058c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8003f44:	2201      	movs	r2, #1
 8003f46:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003f4a:	4818      	ldr	r0, [pc, #96]	; (8003fac <LAMP_ON+0xdc>)
 8003f4c:	f001 fcba 	bl	80058c4 <HAL_GPIO_WritePin>
}
 8003f50:	e026      	b.n	8003fa0 <LAMP_ON+0xd0>
	else if (lampnumber == 3)
 8003f52:	79fb      	ldrb	r3, [r7, #7]
 8003f54:	2b03      	cmp	r3, #3
 8003f56:	d110      	bne.n	8003f7a <LAMP_ON+0xaa>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 8003f58:	2201      	movs	r2, #1
 8003f5a:	2102      	movs	r1, #2
 8003f5c:	4812      	ldr	r0, [pc, #72]	; (8003fa8 <LAMP_ON+0xd8>)
 8003f5e:	f001 fcb1 	bl	80058c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8003f62:	2201      	movs	r2, #1
 8003f64:	2104      	movs	r1, #4
 8003f66:	4810      	ldr	r0, [pc, #64]	; (8003fa8 <LAMP_ON+0xd8>)
 8003f68:	f001 fcac 	bl	80058c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003f72:	480e      	ldr	r0, [pc, #56]	; (8003fac <LAMP_ON+0xdc>)
 8003f74:	f001 fca6 	bl	80058c4 <HAL_GPIO_WritePin>
}
 8003f78:	e012      	b.n	8003fa0 <LAMP_ON+0xd0>
	else if (lampnumber == 4)
 8003f7a:	79fb      	ldrb	r3, [r7, #7]
 8003f7c:	2b04      	cmp	r3, #4
 8003f7e:	d10f      	bne.n	8003fa0 <LAMP_ON+0xd0>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
 8003f80:	2200      	movs	r2, #0
 8003f82:	2102      	movs	r1, #2
 8003f84:	4808      	ldr	r0, [pc, #32]	; (8003fa8 <LAMP_ON+0xd8>)
 8003f86:	f001 fc9d 	bl	80058c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	2104      	movs	r1, #4
 8003f8e:	4806      	ldr	r0, [pc, #24]	; (8003fa8 <LAMP_ON+0xd8>)
 8003f90:	f001 fc98 	bl	80058c4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8003f94:	2200      	movs	r2, #0
 8003f96:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003f9a:	4804      	ldr	r0, [pc, #16]	; (8003fac <LAMP_ON+0xdc>)
 8003f9c:	f001 fc92 	bl	80058c4 <HAL_GPIO_WritePin>
}
 8003fa0:	bf00      	nop
 8003fa2:	3708      	adds	r7, #8
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}
 8003fa8:	40020400 	.word	0x40020400
 8003fac:	40020000 	.word	0x40020000

08003fb0 <Emergency_switch_trigger>:

void Emergency_switch_trigger()
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == 1)
 8003fb4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003fb8:	481f      	ldr	r0, [pc, #124]	; (8004038 <Emergency_switch_trigger+0x88>)
 8003fba:	f001 fc6b 	bl	8005894 <HAL_GPIO_ReadPin>
 8003fbe:	4603      	mov	r3, r0
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d136      	bne.n	8004032 <Emergency_switch_trigger+0x82>
	{
		// Reset State Machine All
		Munmunbot_State = STATE_Disconnected;
 8003fc4:	4b1d      	ldr	r3, [pc, #116]	; (800403c <Emergency_switch_trigger+0x8c>)
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	701a      	strb	r2, [r3, #0]
		MovingLinkMode = LMM_Not_Set;
 8003fca:	4b1d      	ldr	r3, [pc, #116]	; (8004040 <Emergency_switch_trigger+0x90>)
 8003fcc:	2200      	movs	r2, #0
 8003fce:	701a      	strb	r2, [r3, #0]
		SethomeMode = SetHomeState_0;
 8003fd0:	4b1c      	ldr	r3, [pc, #112]	; (8004044 <Emergency_switch_trigger+0x94>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	701a      	strb	r2, [r3, #0]
		TrjStruc.Mode = 0;
 8003fd6:	4b1c      	ldr	r3, [pc, #112]	; (8004048 <Emergency_switch_trigger+0x98>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		TrjStruc.Submode = 0;
 8003fde:	4b1a      	ldr	r3, [pc, #104]	; (8004048 <Emergency_switch_trigger+0x98>)
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

		// Send back ACK to User-interface
		if ((Munmunbot_State == STATE_Calculation) || (Munmunbot_State == STATE_PrepareDATA) ||
 8003fe6:	4b15      	ldr	r3, [pc, #84]	; (800403c <Emergency_switch_trigger+0x8c>)
 8003fe8:	781b      	ldrb	r3, [r3, #0]
 8003fea:	2b03      	cmp	r3, #3
 8003fec:	d00b      	beq.n	8004006 <Emergency_switch_trigger+0x56>
 8003fee:	4b13      	ldr	r3, [pc, #76]	; (800403c <Emergency_switch_trigger+0x8c>)
 8003ff0:	781b      	ldrb	r3, [r3, #0]
 8003ff2:	2b02      	cmp	r3, #2
 8003ff4:	d007      	beq.n	8004006 <Emergency_switch_trigger+0x56>
				(Munmunbot_State == STATE_Link_Moving) || (Munmunbot_State == STATE_End_Effector_Working))
 8003ff6:	4b11      	ldr	r3, [pc, #68]	; (800403c <Emergency_switch_trigger+0x8c>)
 8003ff8:	781b      	ldrb	r3, [r3, #0]
		if ((Munmunbot_State == STATE_Calculation) || (Munmunbot_State == STATE_PrepareDATA) ||
 8003ffa:	2b04      	cmp	r3, #4
 8003ffc:	d003      	beq.n	8004006 <Emergency_switch_trigger+0x56>
				(Munmunbot_State == STATE_Link_Moving) || (Munmunbot_State == STATE_End_Effector_Working))
 8003ffe:	4b0f      	ldr	r3, [pc, #60]	; (800403c <Emergency_switch_trigger+0x8c>)
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	2b07      	cmp	r3, #7
 8004004:	d102      	bne.n	800400c <Emergency_switch_trigger+0x5c>
		{
			ACK2Return(&UART2);
 8004006:	4811      	ldr	r0, [pc, #68]	; (800404c <Emergency_switch_trigger+0x9c>)
 8004008:	f7ff fa98 	bl	800353c <ACK2Return>
		}

		// Reset variable
		NumberOfStationToGo = 0;
 800400c:	4b10      	ldr	r3, [pc, #64]	; (8004050 <Emergency_switch_trigger+0xa0>)
 800400e:	2200      	movs	r2, #0
 8004010:	701a      	strb	r2, [r3, #0]
		NumberOfStationPTR = 0;
 8004012:	4b10      	ldr	r3, [pc, #64]	; (8004054 <Emergency_switch_trigger+0xa4>)
 8004014:	2200      	movs	r2, #0
 8004016:	701a      	strb	r2, [r3, #0]
		Moving_Link_Task_Flag = 0;
 8004018:	4b0f      	ldr	r3, [pc, #60]	; (8004058 <Emergency_switch_trigger+0xa8>)
 800401a:	2200      	movs	r2, #0
 800401c:	701a      	strb	r2, [r3, #0]

		// Stop the Motor
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800401e:	4b0f      	ldr	r3, [pc, #60]	; (800405c <Emergency_switch_trigger+0xac>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2200      	movs	r2, #0
 8004024:	635a      	str	r2, [r3, #52]	; 0x34
		TrjStruc.Start_Theta = PositionPIDController.OutputFeedback;  //set new start theta
 8004026:	4b0e      	ldr	r3, [pc, #56]	; (8004060 <Emergency_switch_trigger+0xb0>)
 8004028:	6a1b      	ldr	r3, [r3, #32]
 800402a:	4a07      	ldr	r2, [pc, #28]	; (8004048 <Emergency_switch_trigger+0x98>)
 800402c:	66d3      	str	r3, [r2, #108]	; 0x6c

		PID_Reset();
 800402e:	f7ff fedf 	bl	8003df0 <PID_Reset>
	}
}
 8004032:	bf00      	nop
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	40020400 	.word	0x40020400
 800403c:	20000301 	.word	0x20000301
 8004040:	20000406 	.word	0x20000406
 8004044:	20000302 	.word	0x20000302
 8004048:	20000530 	.word	0x20000530
 800404c:	200002e0 	.word	0x200002e0
 8004050:	20000408 	.word	0x20000408
 8004054:	20000409 	.word	0x20000409
 8004058:	20000410 	.word	0x20000410
 800405c:	20000188 	.word	0x20000188
 8004060:	20000430 	.word	0x20000430

08004064 <Controlling_the_LINK>:

void Controlling_the_LINK()
{
 8004064:	b5b0      	push	{r4, r5, r7, lr}
 8004066:	af00      	add	r7, sp, #0
	  // GEN Trajectory
	  TrajectoryGenerationProcess();
 8004068:	f7fe fbbe 	bl	80027e8 <TrajectoryGenerationProcess>
	  EncoderVelocityAndPosition_Update();
 800406c:	f7fd fd0c 	bl	8001a88 <EncoderVelocityAndPosition_Update>
	  PIDController2in1();  ///use only position
 8004070:	f7fe ffac 	bl	8002fcc <PIDController2in1>
//	  Plant_input = PositionPIDController.ControllerOutput;
	  Plant_input = VelocityPIDController.ControllerOutput;
 8004074:	4b29      	ldr	r3, [pc, #164]	; (800411c <Controlling_the_LINK+0xb8>)
 8004076:	695b      	ldr	r3, [r3, #20]
 8004078:	4a29      	ldr	r2, [pc, #164]	; (8004120 <Controlling_the_LINK+0xbc>)
 800407a:	6013      	str	r3, [r2, #0]

	  if (Plant_input >= 0) /// Setting DIR
 800407c:	4b28      	ldr	r3, [pc, #160]	; (8004120 <Controlling_the_LINK+0xbc>)
 800407e:	edd3 7a00 	vldr	s15, [r3]
 8004082:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004086:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800408a:	db0c      	blt.n	80040a6 <Controlling_the_LINK+0x42>
	  {
		  DCMotorStruc.DIR = 1;
 800408c:	4b25      	ldr	r3, [pc, #148]	; (8004124 <Controlling_the_LINK+0xc0>)
 800408e:	2201      	movs	r2, #1
 8004090:	701a      	strb	r2, [r3, #0]
		  DCMotorStruc.PWMOut = (uint32_t) (Plant_input);
 8004092:	4b23      	ldr	r3, [pc, #140]	; (8004120 <Controlling_the_LINK+0xbc>)
 8004094:	edd3 7a00 	vldr	s15, [r3]
 8004098:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800409c:	ee17 2a90 	vmov	r2, s15
 80040a0:	4b20      	ldr	r3, [pc, #128]	; (8004124 <Controlling_the_LINK+0xc0>)
 80040a2:	605a      	str	r2, [r3, #4]
 80040a4:	e01b      	b.n	80040de <Controlling_the_LINK+0x7a>
	  }
	  else if (Plant_input < 0)
 80040a6:	4b1e      	ldr	r3, [pc, #120]	; (8004120 <Controlling_the_LINK+0xbc>)
 80040a8:	edd3 7a00 	vldr	s15, [r3]
 80040ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80040b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80040b4:	d513      	bpl.n	80040de <Controlling_the_LINK+0x7a>
	  {
		  DCMotorStruc.DIR = 0;
 80040b6:	4b1b      	ldr	r3, [pc, #108]	; (8004124 <Controlling_the_LINK+0xc0>)
 80040b8:	2200      	movs	r2, #0
 80040ba:	701a      	strb	r2, [r3, #0]
		  DCMotorStruc.PWMOut = (uint32_t) (Plant_input * -1.0);
 80040bc:	4b18      	ldr	r3, [pc, #96]	; (8004120 <Controlling_the_LINK+0xbc>)
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	4618      	mov	r0, r3
 80040c2:	f7fc f9ed 	bl	80004a0 <__aeabi_f2d>
 80040c6:	4602      	mov	r2, r0
 80040c8:	460b      	mov	r3, r1
 80040ca:	4614      	mov	r4, r2
 80040cc:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 80040d0:	4620      	mov	r0, r4
 80040d2:	4629      	mov	r1, r5
 80040d4:	f7fc fcec 	bl	8000ab0 <__aeabi_d2uiz>
 80040d8:	4603      	mov	r3, r0
 80040da:	4a12      	ldr	r2, [pc, #72]	; (8004124 <Controlling_the_LINK+0xc0>)
 80040dc:	6053      	str	r3, [r2, #4]
	  }

	  if (DCMotorStruc.PWMOut > 10000)   /// Saturation Output
 80040de:	4b11      	ldr	r3, [pc, #68]	; (8004124 <Controlling_the_LINK+0xc0>)
 80040e0:	685b      	ldr	r3, [r3, #4]
 80040e2:	f242 7210 	movw	r2, #10000	; 0x2710
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d903      	bls.n	80040f2 <Controlling_the_LINK+0x8e>
	  {
		 DCMotorStruc.PWMOut = 10000;
 80040ea:	4b0e      	ldr	r3, [pc, #56]	; (8004124 <Controlling_the_LINK+0xc0>)
 80040ec:	f242 7210 	movw	r2, #10000	; 0x2710
 80040f0:	605a      	str	r2, [r3, #4]
	  }

	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, DCMotorStruc.DIR);
 80040f2:	4b0c      	ldr	r3, [pc, #48]	; (8004124 <Controlling_the_LINK+0xc0>)
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	461a      	mov	r2, r3
 80040f8:	2180      	movs	r1, #128	; 0x80
 80040fa:	480b      	ldr	r0, [pc, #44]	; (8004128 <Controlling_the_LINK+0xc4>)
 80040fc:	f001 fbe2 	bl	80058c4 <HAL_GPIO_WritePin>

	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, DCMotorStruc.PWMOut); ///Setting PWM Pin
 8004100:	4b0a      	ldr	r3, [pc, #40]	; (800412c <Controlling_the_LINK+0xc8>)
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a07      	ldr	r2, [pc, #28]	; (8004124 <Controlling_the_LINK+0xc0>)
 8004106:	6852      	ldr	r2, [r2, #4]
 8004108:	635a      	str	r2, [r3, #52]	; 0x34
	  TrjStruc.Loop_Timestamp = micros();
 800410a:	f7fd fdd5 	bl	8001cb8 <micros>
 800410e:	4602      	mov	r2, r0
 8004110:	460b      	mov	r3, r1
 8004112:	4907      	ldr	r1, [pc, #28]	; (8004130 <Controlling_the_LINK+0xcc>)
 8004114:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 8004118:	bf00      	nop
 800411a:	bdb0      	pop	{r4, r5, r7, pc}
 800411c:	20000470 	.word	0x20000470
 8004120:	2000040c 	.word	0x2000040c
 8004124:	200002f8 	.word	0x200002f8
 8004128:	40020800 	.word	0x40020800
 800412c:	20000188 	.word	0x20000188
 8004130:	20000530 	.word	0x20000530

08004134 <HackTheLink>:
		TrjStruc.Loop_Timestamp = micros();
	}
}

void HackTheLink( float Position )
{
 8004134:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004138:	b082      	sub	sp, #8
 800413a:	af00      	add	r7, sp, #0
 800413c:	ed87 0a01 	vstr	s0, [r7, #4]
	if (micros()-TrjStruc.Loop_Timestamp >=  TrjStruc.Loop_Period)
 8004140:	f7fd fdba 	bl	8001cb8 <micros>
 8004144:	4b57      	ldr	r3, [pc, #348]	; (80042a4 <HackTheLink+0x170>)
 8004146:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 800414a:	1a84      	subs	r4, r0, r2
 800414c:	eb61 0503 	sbc.w	r5, r1, r3
 8004150:	4b54      	ldr	r3, [pc, #336]	; (80042a4 <HackTheLink+0x170>)
 8004152:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8004156:	4294      	cmp	r4, r2
 8004158:	eb75 0303 	sbcs.w	r3, r5, r3
 800415c:	f0c0 809c 	bcc.w	8004298 <HackTheLink+0x164>
	{
		TrjStruc.AngularDisplacementDesire = Position;
 8004160:	4a50      	ldr	r2, [pc, #320]	; (80042a4 <HackTheLink+0x170>)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6213      	str	r3, [r2, #32]
		EncoderVelocityAndPosition_Update();
 8004166:	f7fd fc8f 	bl	8001a88 <EncoderVelocityAndPosition_Update>

		if ((PositionPIDController.OutputFeedback <= Position + AcceptableError) &&
 800416a:	4b4f      	ldr	r3, [pc, #316]	; (80042a8 <HackTheLink+0x174>)
 800416c:	ed93 7a08 	vldr	s14, [r3, #32]
 8004170:	4b4e      	ldr	r3, [pc, #312]	; (80042ac <HackTheLink+0x178>)
 8004172:	781b      	ldrb	r3, [r3, #0]
 8004174:	ee07 3a90 	vmov	s15, r3
 8004178:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800417c:	edd7 7a01 	vldr	s15, [r7, #4]
 8004180:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004184:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004188:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800418c:	d811      	bhi.n	80041b2 <HackTheLink+0x7e>
				(PositionPIDController.OutputFeedback >= Position - AcceptableError))
 800418e:	4b46      	ldr	r3, [pc, #280]	; (80042a8 <HackTheLink+0x174>)
 8004190:	ed93 7a08 	vldr	s14, [r3, #32]
 8004194:	4b45      	ldr	r3, [pc, #276]	; (80042ac <HackTheLink+0x178>)
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	ee07 3a90 	vmov	s15, r3
 800419c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80041a0:	edd7 6a01 	vldr	s13, [r7, #4]
 80041a4:	ee76 7ae7 	vsub.f32	s15, s13, s15
		if ((PositionPIDController.OutputFeedback <= Position + AcceptableError) &&
 80041a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80041ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041b0:	da1e      	bge.n	80041f0 <HackTheLink+0xbc>
		{
//			Plant_input = 1500;
		}
		else if ( Position - PositionPIDController.OutputFeedback >= 0)
 80041b2:	4b3d      	ldr	r3, [pc, #244]	; (80042a8 <HackTheLink+0x174>)
 80041b4:	edd3 7a08 	vldr	s15, [r3, #32]
 80041b8:	ed97 7a01 	vldr	s14, [r7, #4]
 80041bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80041c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041c8:	db03      	blt.n	80041d2 <HackTheLink+0x9e>
		{
			TrjStruc.AngularVelocityDesire = 0.5*(8192.0/60.0);
 80041ca:	4b36      	ldr	r3, [pc, #216]	; (80042a4 <HackTheLink+0x170>)
 80041cc:	4a38      	ldr	r2, [pc, #224]	; (80042b0 <HackTheLink+0x17c>)
 80041ce:	625a      	str	r2, [r3, #36]	; 0x24
 80041d0:	e00e      	b.n	80041f0 <HackTheLink+0xbc>
		}
		else if ( Position - PositionPIDController.OutputFeedback < 0)
 80041d2:	4b35      	ldr	r3, [pc, #212]	; (80042a8 <HackTheLink+0x174>)
 80041d4:	edd3 7a08 	vldr	s15, [r3, #32]
 80041d8:	ed97 7a01 	vldr	s14, [r7, #4]
 80041dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80041e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041e8:	d502      	bpl.n	80041f0 <HackTheLink+0xbc>
		{
			TrjStruc.AngularVelocityDesire = -0.5*(8192.0/60.0);
 80041ea:	4b2e      	ldr	r3, [pc, #184]	; (80042a4 <HackTheLink+0x170>)
 80041ec:	4a31      	ldr	r2, [pc, #196]	; (80042b4 <HackTheLink+0x180>)
 80041ee:	625a      	str	r2, [r3, #36]	; 0x24
		}
		PureVeloPID();
 80041f0:	f7fe fff4 	bl	80031dc <PureVeloPID>
		Plant_input = PureVelocityPIDController.ControllerOutput;
 80041f4:	4b30      	ldr	r3, [pc, #192]	; (80042b8 <HackTheLink+0x184>)
 80041f6:	695b      	ldr	r3, [r3, #20]
 80041f8:	4a30      	ldr	r2, [pc, #192]	; (80042bc <HackTheLink+0x188>)
 80041fa:	6013      	str	r3, [r2, #0]

		if (Plant_input >= 0) /// Setting DIR
 80041fc:	4b2f      	ldr	r3, [pc, #188]	; (80042bc <HackTheLink+0x188>)
 80041fe:	edd3 7a00 	vldr	s15, [r3]
 8004202:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004206:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800420a:	db0c      	blt.n	8004226 <HackTheLink+0xf2>
		{
		  DCMotorStruc.DIR = 1;
 800420c:	4b2c      	ldr	r3, [pc, #176]	; (80042c0 <HackTheLink+0x18c>)
 800420e:	2201      	movs	r2, #1
 8004210:	701a      	strb	r2, [r3, #0]
		  DCMotorStruc.PWMOut = (uint32_t) (Plant_input);
 8004212:	4b2a      	ldr	r3, [pc, #168]	; (80042bc <HackTheLink+0x188>)
 8004214:	edd3 7a00 	vldr	s15, [r3]
 8004218:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800421c:	ee17 2a90 	vmov	r2, s15
 8004220:	4b27      	ldr	r3, [pc, #156]	; (80042c0 <HackTheLink+0x18c>)
 8004222:	605a      	str	r2, [r3, #4]
 8004224:	e01b      	b.n	800425e <HackTheLink+0x12a>
		}
		else if (Plant_input < 0)
 8004226:	4b25      	ldr	r3, [pc, #148]	; (80042bc <HackTheLink+0x188>)
 8004228:	edd3 7a00 	vldr	s15, [r3]
 800422c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004234:	d513      	bpl.n	800425e <HackTheLink+0x12a>
		{
		  DCMotorStruc.DIR = 0;
 8004236:	4b22      	ldr	r3, [pc, #136]	; (80042c0 <HackTheLink+0x18c>)
 8004238:	2200      	movs	r2, #0
 800423a:	701a      	strb	r2, [r3, #0]
		  DCMotorStruc.PWMOut = (uint32_t) (Plant_input * -1.0);
 800423c:	4b1f      	ldr	r3, [pc, #124]	; (80042bc <HackTheLink+0x188>)
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	4618      	mov	r0, r3
 8004242:	f7fc f92d 	bl	80004a0 <__aeabi_f2d>
 8004246:	4602      	mov	r2, r0
 8004248:	460b      	mov	r3, r1
 800424a:	4690      	mov	r8, r2
 800424c:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 8004250:	4640      	mov	r0, r8
 8004252:	4649      	mov	r1, r9
 8004254:	f7fc fc2c 	bl	8000ab0 <__aeabi_d2uiz>
 8004258:	4603      	mov	r3, r0
 800425a:	4a19      	ldr	r2, [pc, #100]	; (80042c0 <HackTheLink+0x18c>)
 800425c:	6053      	str	r3, [r2, #4]
		}

		if (DCMotorStruc.PWMOut > 10000)   /// Saturation Output
 800425e:	4b18      	ldr	r3, [pc, #96]	; (80042c0 <HackTheLink+0x18c>)
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	f242 7210 	movw	r2, #10000	; 0x2710
 8004266:	4293      	cmp	r3, r2
 8004268:	d903      	bls.n	8004272 <HackTheLink+0x13e>
		{
		 DCMotorStruc.PWMOut = 10000;
 800426a:	4b15      	ldr	r3, [pc, #84]	; (80042c0 <HackTheLink+0x18c>)
 800426c:	f242 7210 	movw	r2, #10000	; 0x2710
 8004270:	605a      	str	r2, [r3, #4]
		}

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, DCMotorStruc.DIR);
 8004272:	4b13      	ldr	r3, [pc, #76]	; (80042c0 <HackTheLink+0x18c>)
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	461a      	mov	r2, r3
 8004278:	2180      	movs	r1, #128	; 0x80
 800427a:	4812      	ldr	r0, [pc, #72]	; (80042c4 <HackTheLink+0x190>)
 800427c:	f001 fb22 	bl	80058c4 <HAL_GPIO_WritePin>

		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, DCMotorStruc.PWMOut); ///Setting PWM Pin
 8004280:	4b11      	ldr	r3, [pc, #68]	; (80042c8 <HackTheLink+0x194>)
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	4a0e      	ldr	r2, [pc, #56]	; (80042c0 <HackTheLink+0x18c>)
 8004286:	6852      	ldr	r2, [r2, #4]
 8004288:	635a      	str	r2, [r3, #52]	; 0x34
		TrjStruc.Loop_Timestamp = micros();
 800428a:	f7fd fd15 	bl	8001cb8 <micros>
 800428e:	4602      	mov	r2, r0
 8004290:	460b      	mov	r3, r1
 8004292:	4904      	ldr	r1, [pc, #16]	; (80042a4 <HackTheLink+0x170>)
 8004294:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	}
}
 8004298:	bf00      	nop
 800429a:	3708      	adds	r7, #8
 800429c:	46bd      	mov	sp, r7
 800429e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80042a2:	bf00      	nop
 80042a4:	20000530 	.word	0x20000530
 80042a8:	20000430 	.word	0x20000430
 80042ac:	20000014 	.word	0x20000014
 80042b0:	42888889 	.word	0x42888889
 80042b4:	c2888889 	.word	0xc2888889
 80042b8:	200004b0 	.word	0x200004b0
 80042bc:	2000040c 	.word	0x2000040c
 80042c0:	200002f8 	.word	0x200002f8
 80042c4:	40020800 	.word	0x40020800
 80042c8:	20000188 	.word	0x20000188

080042cc <SETHOME_StateMachine_Function>:

void SETHOME_StateMachine_Function()
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	af00      	add	r7, sp, #0
	switch (SethomeMode)
 80042d0:	4b1b      	ldr	r3, [pc, #108]	; (8004340 <SETHOME_StateMachine_Function+0x74>)
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d013      	beq.n	8004300 <SETHOME_StateMachine_Function+0x34>
 80042d8:	2b02      	cmp	r3, #2
 80042da:	dc2e      	bgt.n	800433a <SETHOME_StateMachine_Function+0x6e>
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d001      	beq.n	80042e4 <SETHOME_StateMachine_Function+0x18>
 80042e0:	2b01      	cmp	r3, #1
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 2700);
			SethomeMode = SetHomeState_1;
			break;
		case SetHomeState_1:
			break;
 80042e2:	e02a      	b.n	800433a <SETHOME_StateMachine_Function+0x6e>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);
 80042e4:	2200      	movs	r2, #0
 80042e6:	2180      	movs	r1, #128	; 0x80
 80042e8:	4816      	ldr	r0, [pc, #88]	; (8004344 <SETHOME_StateMachine_Function+0x78>)
 80042ea:	f001 faeb 	bl	80058c4 <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 2700);
 80042ee:	4b16      	ldr	r3, [pc, #88]	; (8004348 <SETHOME_StateMachine_Function+0x7c>)
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f640 228c 	movw	r2, #2700	; 0xa8c
 80042f6:	635a      	str	r2, [r3, #52]	; 0x34
			SethomeMode = SetHomeState_1;
 80042f8:	4b11      	ldr	r3, [pc, #68]	; (8004340 <SETHOME_StateMachine_Function+0x74>)
 80042fa:	2201      	movs	r2, #1
 80042fc:	701a      	strb	r2, [r3, #0]
			break;
 80042fe:	e01c      	b.n	800433a <SETHOME_StateMachine_Function+0x6e>
		case SetHomeState_2:
			Munmunbot_State = STATE_Idle;
 8004300:	4b12      	ldr	r3, [pc, #72]	; (800434c <SETHOME_StateMachine_Function+0x80>)
 8004302:	2201      	movs	r2, #1
 8004304:	701a      	strb	r2, [r3, #0]
			MovingLinkMode = LMM_Not_Set;
 8004306:	4b12      	ldr	r3, [pc, #72]	; (8004350 <SETHOME_StateMachine_Function+0x84>)
 8004308:	2200      	movs	r2, #0
 800430a:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800430c:	4b0e      	ldr	r3, [pc, #56]	; (8004348 <SETHOME_StateMachine_Function+0x7c>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	2200      	movs	r2, #0
 8004312:	635a      	str	r2, [r3, #52]	; 0x34
			TrjStruc.Start_Theta = htim1.Instance->CNT;  //set new start theta
 8004314:	4b0f      	ldr	r3, [pc, #60]	; (8004354 <SETHOME_StateMachine_Function+0x88>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800431a:	ee07 3a90 	vmov	s15, r3
 800431e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004322:	4b0d      	ldr	r3, [pc, #52]	; (8004358 <SETHOME_StateMachine_Function+0x8c>)
 8004324:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
			Moving_Link_Task_Flag = 0;
 8004328:	4b0c      	ldr	r3, [pc, #48]	; (800435c <SETHOME_StateMachine_Function+0x90>)
 800432a:	2200      	movs	r2, #0
 800432c:	701a      	strb	r2, [r3, #0]
			sethomeTrigger = 1;
 800432e:	4b0c      	ldr	r3, [pc, #48]	; (8004360 <SETHOME_StateMachine_Function+0x94>)
 8004330:	2201      	movs	r2, #1
 8004332:	701a      	strb	r2, [r3, #0]
			PID_Reset();
 8004334:	f7ff fd5c 	bl	8003df0 <PID_Reset>

			break;
 8004338:	bf00      	nop

     }

}
 800433a:	bf00      	nop
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	20000302 	.word	0x20000302
 8004344:	40020800 	.word	0x40020800
 8004348:	20000188 	.word	0x20000188
 800434c:	20000301 	.word	0x20000301
 8004350:	20000406 	.word	0x20000406
 8004354:	200000f8 	.word	0x200000f8
 8004358:	20000530 	.word	0x20000530
 800435c:	20000410 	.word	0x20000410
 8004360:	20000411 	.word	0x20000411

08004364 <UpdateMunmunBotState>:

void UpdateMunmunBotState()
{
 8004364:	b5b0      	push	{r4, r5, r7, lr}
 8004366:	af00      	add	r7, sp, #0
	if (micros()-TrjStruc.Loop_Timestamp >=  TrjStruc.Loop_Period)
 8004368:	f7fd fca6 	bl	8001cb8 <micros>
 800436c:	4b0b      	ldr	r3, [pc, #44]	; (800439c <UpdateMunmunBotState+0x38>)
 800436e:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8004372:	1a84      	subs	r4, r0, r2
 8004374:	eb61 0503 	sbc.w	r5, r1, r3
 8004378:	4b08      	ldr	r3, [pc, #32]	; (800439c <UpdateMunmunBotState+0x38>)
 800437a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800437e:	4294      	cmp	r4, r2
 8004380:	eb75 0303 	sbcs.w	r3, r5, r3
 8004384:	d308      	bcc.n	8004398 <UpdateMunmunBotState+0x34>
	{
		EncoderVelocityAndPosition_Update();
 8004386:	f7fd fb7f 	bl	8001a88 <EncoderVelocityAndPosition_Update>
		TrjStruc.Loop_Timestamp = micros();
 800438a:	f7fd fc95 	bl	8001cb8 <micros>
 800438e:	4602      	mov	r2, r0
 8004390:	460b      	mov	r3, r1
 8004392:	4902      	ldr	r1, [pc, #8]	; (800439c <UpdateMunmunBotState+0x38>)
 8004394:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
	}
}
 8004398:	bf00      	nop
 800439a:	bdb0      	pop	{r4, r5, r7, pc}
 800439c:	20000530 	.word	0x20000530

080043a0 <EndEffectorWorkingState>:
		Timestamp_EndEffectorDebug = micros();
	}
}

void EndEffectorWorkingState()
{
 80043a0:	b5b0      	push	{r4, r5, r7, lr}
 80043a2:	b084      	sub	sp, #16
 80043a4:	af02      	add	r7, sp, #8
	  if(GripperEnable == 1)
 80043a6:	4b22      	ldr	r3, [pc, #136]	; (8004430 <EndEffectorWorkingState+0x90>)
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d135      	bne.n	800441a <EndEffectorWorkingState+0x7a>
	  {
		if (GripperState == 0)
 80043ae:	4b21      	ldr	r3, [pc, #132]	; (8004434 <EndEffectorWorkingState+0x94>)
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d117      	bne.n	80043e6 <EndEffectorWorkingState+0x46>
		{
			LAMP_ON(3);
 80043b6:	2003      	movs	r0, #3
 80043b8:	f7ff fd8a 	bl	8003ed0 <LAMP_ON>
			{
				uint8_t temp[1] = {0x45};
 80043bc:	2345      	movs	r3, #69	; 0x45
 80043be:	713b      	strb	r3, [r7, #4]
				HAL_I2C_Master_Transmit(&hi2c1, (0x23 << 1) , temp, 1, 100);
 80043c0:	1d3a      	adds	r2, r7, #4
 80043c2:	2364      	movs	r3, #100	; 0x64
 80043c4:	9300      	str	r3, [sp, #0]
 80043c6:	2301      	movs	r3, #1
 80043c8:	2146      	movs	r1, #70	; 0x46
 80043ca:	481b      	ldr	r0, [pc, #108]	; (8004438 <EndEffectorWorkingState+0x98>)
 80043cc:	f001 fbf0 	bl	8005bb0 <HAL_I2C_Master_Transmit>
			}
			GripperState = 1;
 80043d0:	4b18      	ldr	r3, [pc, #96]	; (8004434 <EndEffectorWorkingState+0x94>)
 80043d2:	2201      	movs	r2, #1
 80043d4:	701a      	strb	r2, [r3, #0]
			Timestamp_Gripper = micros();
 80043d6:	f7fd fc6f 	bl	8001cb8 <micros>
 80043da:	4602      	mov	r2, r0
 80043dc:	460b      	mov	r3, r1
 80043de:	4917      	ldr	r1, [pc, #92]	; (800443c <EndEffectorWorkingState+0x9c>)
 80043e0:	e9c1 2300 	strd	r2, r3, [r1]
	  }
	  else if(GripperEnable == 0)
	  {
		 Munmunbot_State = STATE_PrepareDATA;
	  }
}
 80043e4:	e020      	b.n	8004428 <EndEffectorWorkingState+0x88>
		else if (GripperState != 0)
 80043e6:	4b13      	ldr	r3, [pc, #76]	; (8004434 <EndEffectorWorkingState+0x94>)
 80043e8:	781b      	ldrb	r3, [r3, #0]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d01c      	beq.n	8004428 <EndEffectorWorkingState+0x88>
			if (micros() - Timestamp_Gripper >= 5100000)
 80043ee:	f7fd fc63 	bl	8001cb8 <micros>
 80043f2:	4b12      	ldr	r3, [pc, #72]	; (800443c <EndEffectorWorkingState+0x9c>)
 80043f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f8:	1a84      	subs	r4, r0, r2
 80043fa:	eb61 0503 	sbc.w	r5, r1, r3
 80043fe:	4b10      	ldr	r3, [pc, #64]	; (8004440 <EndEffectorWorkingState+0xa0>)
 8004400:	429c      	cmp	r4, r3
 8004402:	f175 0300 	sbcs.w	r3, r5, #0
 8004406:	d30f      	bcc.n	8004428 <EndEffectorWorkingState+0x88>
				GripperState = 0;
 8004408:	4b0a      	ldr	r3, [pc, #40]	; (8004434 <EndEffectorWorkingState+0x94>)
 800440a:	2200      	movs	r2, #0
 800440c:	701a      	strb	r2, [r3, #0]
				Munmunbot_State = STATE_PrepareDATA;
 800440e:	4b0d      	ldr	r3, [pc, #52]	; (8004444 <EndEffectorWorkingState+0xa4>)
 8004410:	2202      	movs	r2, #2
 8004412:	701a      	strb	r2, [r3, #0]
				PID_Reset();
 8004414:	f7ff fcec 	bl	8003df0 <PID_Reset>
}
 8004418:	e006      	b.n	8004428 <EndEffectorWorkingState+0x88>
	  else if(GripperEnable == 0)
 800441a:	4b05      	ldr	r3, [pc, #20]	; (8004430 <EndEffectorWorkingState+0x90>)
 800441c:	781b      	ldrb	r3, [r3, #0]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d102      	bne.n	8004428 <EndEffectorWorkingState+0x88>
		 Munmunbot_State = STATE_PrepareDATA;
 8004422:	4b08      	ldr	r3, [pc, #32]	; (8004444 <EndEffectorWorkingState+0xa4>)
 8004424:	2202      	movs	r2, #2
 8004426:	701a      	strb	r2, [r3, #0]
}
 8004428:	bf00      	nop
 800442a:	3708      	adds	r7, #8
 800442c:	46bd      	mov	sp, r7
 800442e:	bdb0      	pop	{r4, r5, r7, pc}
 8004430:	20000412 	.word	0x20000412
 8004434:	20000413 	.word	0x20000413
 8004438:	200000a4 	.word	0x200000a4
 800443c:	20000418 	.word	0x20000418
 8004440:	004dd1e0 	.word	0x004dd1e0
 8004444:	20000301 	.word	0x20000301

08004448 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004448:	b480      	push	{r7}
 800444a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800444c:	b672      	cpsid	i
}
 800444e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004450:	e7fe      	b.n	8004450 <Error_Handler+0x8>
	...

08004454 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004454:	b580      	push	{r7, lr}
 8004456:	b082      	sub	sp, #8
 8004458:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800445a:	2300      	movs	r3, #0
 800445c:	607b      	str	r3, [r7, #4]
 800445e:	4b10      	ldr	r3, [pc, #64]	; (80044a0 <HAL_MspInit+0x4c>)
 8004460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004462:	4a0f      	ldr	r2, [pc, #60]	; (80044a0 <HAL_MspInit+0x4c>)
 8004464:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004468:	6453      	str	r3, [r2, #68]	; 0x44
 800446a:	4b0d      	ldr	r3, [pc, #52]	; (80044a0 <HAL_MspInit+0x4c>)
 800446c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800446e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004472:	607b      	str	r3, [r7, #4]
 8004474:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004476:	2300      	movs	r3, #0
 8004478:	603b      	str	r3, [r7, #0]
 800447a:	4b09      	ldr	r3, [pc, #36]	; (80044a0 <HAL_MspInit+0x4c>)
 800447c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800447e:	4a08      	ldr	r2, [pc, #32]	; (80044a0 <HAL_MspInit+0x4c>)
 8004480:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004484:	6413      	str	r3, [r2, #64]	; 0x40
 8004486:	4b06      	ldr	r3, [pc, #24]	; (80044a0 <HAL_MspInit+0x4c>)
 8004488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800448e:	603b      	str	r3, [r7, #0]
 8004490:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004492:	2007      	movs	r0, #7
 8004494:	f000 fc28 	bl	8004ce8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004498:	bf00      	nop
 800449a:	3708      	adds	r7, #8
 800449c:	46bd      	mov	sp, r7
 800449e:	bd80      	pop	{r7, pc}
 80044a0:	40023800 	.word	0x40023800

080044a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b08a      	sub	sp, #40	; 0x28
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80044ac:	f107 0314 	add.w	r3, r7, #20
 80044b0:	2200      	movs	r2, #0
 80044b2:	601a      	str	r2, [r3, #0]
 80044b4:	605a      	str	r2, [r3, #4]
 80044b6:	609a      	str	r2, [r3, #8]
 80044b8:	60da      	str	r2, [r3, #12]
 80044ba:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4a21      	ldr	r2, [pc, #132]	; (8004548 <HAL_I2C_MspInit+0xa4>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d13c      	bne.n	8004540 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044c6:	2300      	movs	r3, #0
 80044c8:	613b      	str	r3, [r7, #16]
 80044ca:	4b20      	ldr	r3, [pc, #128]	; (800454c <HAL_I2C_MspInit+0xa8>)
 80044cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ce:	4a1f      	ldr	r2, [pc, #124]	; (800454c <HAL_I2C_MspInit+0xa8>)
 80044d0:	f043 0302 	orr.w	r3, r3, #2
 80044d4:	6313      	str	r3, [r2, #48]	; 0x30
 80044d6:	4b1d      	ldr	r3, [pc, #116]	; (800454c <HAL_I2C_MspInit+0xa8>)
 80044d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044da:	f003 0302 	and.w	r3, r3, #2
 80044de:	613b      	str	r3, [r7, #16]
 80044e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80044e2:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80044e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80044e8:	2312      	movs	r3, #18
 80044ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80044ec:	2301      	movs	r3, #1
 80044ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80044f0:	2303      	movs	r3, #3
 80044f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80044f4:	2304      	movs	r3, #4
 80044f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80044f8:	f107 0314 	add.w	r3, r7, #20
 80044fc:	4619      	mov	r1, r3
 80044fe:	4814      	ldr	r0, [pc, #80]	; (8004550 <HAL_I2C_MspInit+0xac>)
 8004500:	f001 f844 	bl	800558c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004504:	2300      	movs	r3, #0
 8004506:	60fb      	str	r3, [r7, #12]
 8004508:	4b10      	ldr	r3, [pc, #64]	; (800454c <HAL_I2C_MspInit+0xa8>)
 800450a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450c:	4a0f      	ldr	r2, [pc, #60]	; (800454c <HAL_I2C_MspInit+0xa8>)
 800450e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004512:	6413      	str	r3, [r2, #64]	; 0x40
 8004514:	4b0d      	ldr	r3, [pc, #52]	; (800454c <HAL_I2C_MspInit+0xa8>)
 8004516:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004518:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800451c:	60fb      	str	r3, [r7, #12]
 800451e:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004520:	2200      	movs	r2, #0
 8004522:	2100      	movs	r1, #0
 8004524:	201f      	movs	r0, #31
 8004526:	f000 fbea 	bl	8004cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800452a:	201f      	movs	r0, #31
 800452c:	f000 fc03 	bl	8004d36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8004530:	2200      	movs	r2, #0
 8004532:	2100      	movs	r1, #0
 8004534:	2020      	movs	r0, #32
 8004536:	f000 fbe2 	bl	8004cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800453a:	2020      	movs	r0, #32
 800453c:	f000 fbfb 	bl	8004d36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004540:	bf00      	nop
 8004542:	3728      	adds	r7, #40	; 0x28
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}
 8004548:	40005400 	.word	0x40005400
 800454c:	40023800 	.word	0x40023800
 8004550:	40020400 	.word	0x40020400

08004554 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8004554:	b580      	push	{r7, lr}
 8004556:	b08a      	sub	sp, #40	; 0x28
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800455c:	f107 0314 	add.w	r3, r7, #20
 8004560:	2200      	movs	r2, #0
 8004562:	601a      	str	r2, [r3, #0]
 8004564:	605a      	str	r2, [r3, #4]
 8004566:	609a      	str	r2, [r3, #8]
 8004568:	60da      	str	r2, [r3, #12]
 800456a:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	4a19      	ldr	r2, [pc, #100]	; (80045d8 <HAL_TIM_Encoder_MspInit+0x84>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d12c      	bne.n	80045d0 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004576:	2300      	movs	r3, #0
 8004578:	613b      	str	r3, [r7, #16]
 800457a:	4b18      	ldr	r3, [pc, #96]	; (80045dc <HAL_TIM_Encoder_MspInit+0x88>)
 800457c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800457e:	4a17      	ldr	r2, [pc, #92]	; (80045dc <HAL_TIM_Encoder_MspInit+0x88>)
 8004580:	f043 0301 	orr.w	r3, r3, #1
 8004584:	6453      	str	r3, [r2, #68]	; 0x44
 8004586:	4b15      	ldr	r3, [pc, #84]	; (80045dc <HAL_TIM_Encoder_MspInit+0x88>)
 8004588:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800458a:	f003 0301 	and.w	r3, r3, #1
 800458e:	613b      	str	r3, [r7, #16]
 8004590:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004592:	2300      	movs	r3, #0
 8004594:	60fb      	str	r3, [r7, #12]
 8004596:	4b11      	ldr	r3, [pc, #68]	; (80045dc <HAL_TIM_Encoder_MspInit+0x88>)
 8004598:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800459a:	4a10      	ldr	r2, [pc, #64]	; (80045dc <HAL_TIM_Encoder_MspInit+0x88>)
 800459c:	f043 0301 	orr.w	r3, r3, #1
 80045a0:	6313      	str	r3, [r2, #48]	; 0x30
 80045a2:	4b0e      	ldr	r3, [pc, #56]	; (80045dc <HAL_TIM_Encoder_MspInit+0x88>)
 80045a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a6:	f003 0301 	and.w	r3, r3, #1
 80045aa:	60fb      	str	r3, [r7, #12]
 80045ac:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Motor_Encoder_A_Pin|Motor_Encoder_B_Pin;
 80045ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80045b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045b4:	2302      	movs	r3, #2
 80045b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045b8:	2300      	movs	r3, #0
 80045ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045bc:	2300      	movs	r3, #0
 80045be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80045c0:	2301      	movs	r3, #1
 80045c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045c4:	f107 0314 	add.w	r3, r7, #20
 80045c8:	4619      	mov	r1, r3
 80045ca:	4805      	ldr	r0, [pc, #20]	; (80045e0 <HAL_TIM_Encoder_MspInit+0x8c>)
 80045cc:	f000 ffde 	bl	800558c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80045d0:	bf00      	nop
 80045d2:	3728      	adds	r7, #40	; 0x28
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	40010000 	.word	0x40010000
 80045dc:	40023800 	.word	0x40023800
 80045e0:	40020000 	.word	0x40020000

080045e4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b084      	sub	sp, #16
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045f4:	d116      	bne.n	8004624 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80045f6:	2300      	movs	r3, #0
 80045f8:	60fb      	str	r3, [r7, #12]
 80045fa:	4b16      	ldr	r3, [pc, #88]	; (8004654 <HAL_TIM_Base_MspInit+0x70>)
 80045fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fe:	4a15      	ldr	r2, [pc, #84]	; (8004654 <HAL_TIM_Base_MspInit+0x70>)
 8004600:	f043 0301 	orr.w	r3, r3, #1
 8004604:	6413      	str	r3, [r2, #64]	; 0x40
 8004606:	4b13      	ldr	r3, [pc, #76]	; (8004654 <HAL_TIM_Base_MspInit+0x70>)
 8004608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	60fb      	str	r3, [r7, #12]
 8004610:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004612:	2200      	movs	r2, #0
 8004614:	2100      	movs	r1, #0
 8004616:	201c      	movs	r0, #28
 8004618:	f000 fb71 	bl	8004cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800461c:	201c      	movs	r0, #28
 800461e:	f000 fb8a 	bl	8004d36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004622:	e012      	b.n	800464a <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a0b      	ldr	r2, [pc, #44]	; (8004658 <HAL_TIM_Base_MspInit+0x74>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d10d      	bne.n	800464a <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800462e:	2300      	movs	r3, #0
 8004630:	60bb      	str	r3, [r7, #8]
 8004632:	4b08      	ldr	r3, [pc, #32]	; (8004654 <HAL_TIM_Base_MspInit+0x70>)
 8004634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004636:	4a07      	ldr	r2, [pc, #28]	; (8004654 <HAL_TIM_Base_MspInit+0x70>)
 8004638:	f043 0302 	orr.w	r3, r3, #2
 800463c:	6413      	str	r3, [r2, #64]	; 0x40
 800463e:	4b05      	ldr	r3, [pc, #20]	; (8004654 <HAL_TIM_Base_MspInit+0x70>)
 8004640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004642:	f003 0302 	and.w	r3, r3, #2
 8004646:	60bb      	str	r3, [r7, #8]
 8004648:	68bb      	ldr	r3, [r7, #8]
}
 800464a:	bf00      	nop
 800464c:	3710      	adds	r7, #16
 800464e:	46bd      	mov	sp, r7
 8004650:	bd80      	pop	{r7, pc}
 8004652:	bf00      	nop
 8004654:	40023800 	.word	0x40023800
 8004658:	40000400 	.word	0x40000400

0800465c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b088      	sub	sp, #32
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004664:	f107 030c 	add.w	r3, r7, #12
 8004668:	2200      	movs	r2, #0
 800466a:	601a      	str	r2, [r3, #0]
 800466c:	605a      	str	r2, [r3, #4]
 800466e:	609a      	str	r2, [r3, #8]
 8004670:	60da      	str	r2, [r3, #12]
 8004672:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a12      	ldr	r2, [pc, #72]	; (80046c4 <HAL_TIM_MspPostInit+0x68>)
 800467a:	4293      	cmp	r3, r2
 800467c:	d11d      	bne.n	80046ba <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800467e:	2300      	movs	r3, #0
 8004680:	60bb      	str	r3, [r7, #8]
 8004682:	4b11      	ldr	r3, [pc, #68]	; (80046c8 <HAL_TIM_MspPostInit+0x6c>)
 8004684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004686:	4a10      	ldr	r2, [pc, #64]	; (80046c8 <HAL_TIM_MspPostInit+0x6c>)
 8004688:	f043 0301 	orr.w	r3, r3, #1
 800468c:	6313      	str	r3, [r2, #48]	; 0x30
 800468e:	4b0e      	ldr	r3, [pc, #56]	; (80046c8 <HAL_TIM_MspPostInit+0x6c>)
 8004690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004692:	f003 0301 	and.w	r3, r3, #1
 8004696:	60bb      	str	r3, [r7, #8]
 8004698:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = PWM_Generation_Pin;
 800469a:	2340      	movs	r3, #64	; 0x40
 800469c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800469e:	2302      	movs	r3, #2
 80046a0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046a2:	2300      	movs	r3, #0
 80046a4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046a6:	2300      	movs	r3, #0
 80046a8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80046aa:	2302      	movs	r3, #2
 80046ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_Generation_GPIO_Port, &GPIO_InitStruct);
 80046ae:	f107 030c 	add.w	r3, r7, #12
 80046b2:	4619      	mov	r1, r3
 80046b4:	4805      	ldr	r0, [pc, #20]	; (80046cc <HAL_TIM_MspPostInit+0x70>)
 80046b6:	f000 ff69 	bl	800558c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80046ba:	bf00      	nop
 80046bc:	3720      	adds	r7, #32
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
 80046c2:	bf00      	nop
 80046c4:	40000400 	.word	0x40000400
 80046c8:	40023800 	.word	0x40023800
 80046cc:	40020000 	.word	0x40020000

080046d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b08a      	sub	sp, #40	; 0x28
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046d8:	f107 0314 	add.w	r3, r7, #20
 80046dc:	2200      	movs	r2, #0
 80046de:	601a      	str	r2, [r3, #0]
 80046e0:	605a      	str	r2, [r3, #4]
 80046e2:	609a      	str	r2, [r3, #8]
 80046e4:	60da      	str	r2, [r3, #12]
 80046e6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a4c      	ldr	r2, [pc, #304]	; (8004820 <HAL_UART_MspInit+0x150>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	f040 8091 	bne.w	8004816 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80046f4:	2300      	movs	r3, #0
 80046f6:	613b      	str	r3, [r7, #16]
 80046f8:	4b4a      	ldr	r3, [pc, #296]	; (8004824 <HAL_UART_MspInit+0x154>)
 80046fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fc:	4a49      	ldr	r2, [pc, #292]	; (8004824 <HAL_UART_MspInit+0x154>)
 80046fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004702:	6413      	str	r3, [r2, #64]	; 0x40
 8004704:	4b47      	ldr	r3, [pc, #284]	; (8004824 <HAL_UART_MspInit+0x154>)
 8004706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004708:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800470c:	613b      	str	r3, [r7, #16]
 800470e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004710:	2300      	movs	r3, #0
 8004712:	60fb      	str	r3, [r7, #12]
 8004714:	4b43      	ldr	r3, [pc, #268]	; (8004824 <HAL_UART_MspInit+0x154>)
 8004716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004718:	4a42      	ldr	r2, [pc, #264]	; (8004824 <HAL_UART_MspInit+0x154>)
 800471a:	f043 0301 	orr.w	r3, r3, #1
 800471e:	6313      	str	r3, [r2, #48]	; 0x30
 8004720:	4b40      	ldr	r3, [pc, #256]	; (8004824 <HAL_UART_MspInit+0x154>)
 8004722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004724:	f003 0301 	and.w	r3, r3, #1
 8004728:	60fb      	str	r3, [r7, #12]
 800472a:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800472c:	230c      	movs	r3, #12
 800472e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004730:	2302      	movs	r3, #2
 8004732:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004734:	2300      	movs	r3, #0
 8004736:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004738:	2303      	movs	r3, #3
 800473a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800473c:	2307      	movs	r3, #7
 800473e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004740:	f107 0314 	add.w	r3, r7, #20
 8004744:	4619      	mov	r1, r3
 8004746:	4838      	ldr	r0, [pc, #224]	; (8004828 <HAL_UART_MspInit+0x158>)
 8004748:	f000 ff20 	bl	800558c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800474c:	4b37      	ldr	r3, [pc, #220]	; (800482c <HAL_UART_MspInit+0x15c>)
 800474e:	4a38      	ldr	r2, [pc, #224]	; (8004830 <HAL_UART_MspInit+0x160>)
 8004750:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8004752:	4b36      	ldr	r3, [pc, #216]	; (800482c <HAL_UART_MspInit+0x15c>)
 8004754:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004758:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800475a:	4b34      	ldr	r3, [pc, #208]	; (800482c <HAL_UART_MspInit+0x15c>)
 800475c:	2240      	movs	r2, #64	; 0x40
 800475e:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004760:	4b32      	ldr	r3, [pc, #200]	; (800482c <HAL_UART_MspInit+0x15c>)
 8004762:	2200      	movs	r2, #0
 8004764:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004766:	4b31      	ldr	r3, [pc, #196]	; (800482c <HAL_UART_MspInit+0x15c>)
 8004768:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800476c:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800476e:	4b2f      	ldr	r3, [pc, #188]	; (800482c <HAL_UART_MspInit+0x15c>)
 8004770:	2200      	movs	r2, #0
 8004772:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004774:	4b2d      	ldr	r3, [pc, #180]	; (800482c <HAL_UART_MspInit+0x15c>)
 8004776:	2200      	movs	r2, #0
 8004778:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800477a:	4b2c      	ldr	r3, [pc, #176]	; (800482c <HAL_UART_MspInit+0x15c>)
 800477c:	2200      	movs	r2, #0
 800477e:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004780:	4b2a      	ldr	r3, [pc, #168]	; (800482c <HAL_UART_MspInit+0x15c>)
 8004782:	2200      	movs	r2, #0
 8004784:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004786:	4b29      	ldr	r3, [pc, #164]	; (800482c <HAL_UART_MspInit+0x15c>)
 8004788:	2200      	movs	r2, #0
 800478a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 800478c:	4827      	ldr	r0, [pc, #156]	; (800482c <HAL_UART_MspInit+0x15c>)
 800478e:	f000 faed 	bl	8004d6c <HAL_DMA_Init>
 8004792:	4603      	mov	r3, r0
 8004794:	2b00      	cmp	r3, #0
 8004796:	d001      	beq.n	800479c <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8004798:	f7ff fe56 	bl	8004448 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4a23      	ldr	r2, [pc, #140]	; (800482c <HAL_UART_MspInit+0x15c>)
 80047a0:	635a      	str	r2, [r3, #52]	; 0x34
 80047a2:	4a22      	ldr	r2, [pc, #136]	; (800482c <HAL_UART_MspInit+0x15c>)
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80047a8:	4b22      	ldr	r3, [pc, #136]	; (8004834 <HAL_UART_MspInit+0x164>)
 80047aa:	4a23      	ldr	r2, [pc, #140]	; (8004838 <HAL_UART_MspInit+0x168>)
 80047ac:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80047ae:	4b21      	ldr	r3, [pc, #132]	; (8004834 <HAL_UART_MspInit+0x164>)
 80047b0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80047b4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80047b6:	4b1f      	ldr	r3, [pc, #124]	; (8004834 <HAL_UART_MspInit+0x164>)
 80047b8:	2200      	movs	r2, #0
 80047ba:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80047bc:	4b1d      	ldr	r3, [pc, #116]	; (8004834 <HAL_UART_MspInit+0x164>)
 80047be:	2200      	movs	r2, #0
 80047c0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80047c2:	4b1c      	ldr	r3, [pc, #112]	; (8004834 <HAL_UART_MspInit+0x164>)
 80047c4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80047c8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80047ca:	4b1a      	ldr	r3, [pc, #104]	; (8004834 <HAL_UART_MspInit+0x164>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80047d0:	4b18      	ldr	r3, [pc, #96]	; (8004834 <HAL_UART_MspInit+0x164>)
 80047d2:	2200      	movs	r2, #0
 80047d4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80047d6:	4b17      	ldr	r3, [pc, #92]	; (8004834 <HAL_UART_MspInit+0x164>)
 80047d8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80047dc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80047de:	4b15      	ldr	r3, [pc, #84]	; (8004834 <HAL_UART_MspInit+0x164>)
 80047e0:	2200      	movs	r2, #0
 80047e2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80047e4:	4b13      	ldr	r3, [pc, #76]	; (8004834 <HAL_UART_MspInit+0x164>)
 80047e6:	2200      	movs	r2, #0
 80047e8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80047ea:	4812      	ldr	r0, [pc, #72]	; (8004834 <HAL_UART_MspInit+0x164>)
 80047ec:	f000 fabe 	bl	8004d6c <HAL_DMA_Init>
 80047f0:	4603      	mov	r3, r0
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d001      	beq.n	80047fa <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80047f6:	f7ff fe27 	bl	8004448 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	4a0d      	ldr	r2, [pc, #52]	; (8004834 <HAL_UART_MspInit+0x164>)
 80047fe:	639a      	str	r2, [r3, #56]	; 0x38
 8004800:	4a0c      	ldr	r2, [pc, #48]	; (8004834 <HAL_UART_MspInit+0x164>)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004806:	2200      	movs	r2, #0
 8004808:	2100      	movs	r1, #0
 800480a:	2026      	movs	r0, #38	; 0x26
 800480c:	f000 fa77 	bl	8004cfe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004810:	2026      	movs	r0, #38	; 0x26
 8004812:	f000 fa90 	bl	8004d36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004816:	bf00      	nop
 8004818:	3728      	adds	r7, #40	; 0x28
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	40004400 	.word	0x40004400
 8004824:	40023800 	.word	0x40023800
 8004828:	40020000 	.word	0x40020000
 800482c:	20000214 	.word	0x20000214
 8004830:	400260a0 	.word	0x400260a0
 8004834:	20000274 	.word	0x20000274
 8004838:	40026088 	.word	0x40026088

0800483c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800483c:	b480      	push	{r7}
 800483e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004840:	e7fe      	b.n	8004840 <NMI_Handler+0x4>

08004842 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004842:	b480      	push	{r7}
 8004844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004846:	e7fe      	b.n	8004846 <HardFault_Handler+0x4>

08004848 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004848:	b480      	push	{r7}
 800484a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800484c:	e7fe      	b.n	800484c <MemManage_Handler+0x4>

0800484e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800484e:	b480      	push	{r7}
 8004850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004852:	e7fe      	b.n	8004852 <BusFault_Handler+0x4>

08004854 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004854:	b480      	push	{r7}
 8004856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004858:	e7fe      	b.n	8004858 <UsageFault_Handler+0x4>

0800485a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800485a:	b480      	push	{r7}
 800485c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800485e:	bf00      	nop
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004868:	b480      	push	{r7}
 800486a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800486c:	bf00      	nop
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr

08004876 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004876:	b480      	push	{r7}
 8004878:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800487a:	bf00      	nop
 800487c:	46bd      	mov	sp, r7
 800487e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004882:	4770      	bx	lr

08004884 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004888:	f000 f91a 	bl	8004ac0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800488c:	bf00      	nop
 800488e:	bd80      	pop	{r7, pc}

08004890 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8004890:	b580      	push	{r7, lr}
 8004892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004894:	4802      	ldr	r0, [pc, #8]	; (80048a0 <DMA1_Stream5_IRQHandler+0x10>)
 8004896:	f000 fc01 	bl	800509c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800489a:	bf00      	nop
 800489c:	bd80      	pop	{r7, pc}
 800489e:	bf00      	nop
 80048a0:	20000274 	.word	0x20000274

080048a4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80048a8:	4802      	ldr	r0, [pc, #8]	; (80048b4 <DMA1_Stream6_IRQHandler+0x10>)
 80048aa:	f000 fbf7 	bl	800509c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80048ae:	bf00      	nop
 80048b0:	bd80      	pop	{r7, pc}
 80048b2:	bf00      	nop
 80048b4:	20000214 	.word	0x20000214

080048b8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LimitSwitchSignal_Pin);
 80048bc:	f44f 7080 	mov.w	r0, #256	; 0x100
 80048c0:	f001 f81a 	bl	80058f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80048c4:	bf00      	nop
 80048c6:	bd80      	pop	{r7, pc}

080048c8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80048cc:	4802      	ldr	r0, [pc, #8]	; (80048d8 <TIM2_IRQHandler+0x10>)
 80048ce:	f004 f9d9 	bl	8008c84 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80048d2:	bf00      	nop
 80048d4:	bd80      	pop	{r7, pc}
 80048d6:	bf00      	nop
 80048d8:	20000140 	.word	0x20000140

080048dc <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80048e0:	4802      	ldr	r0, [pc, #8]	; (80048ec <I2C1_EV_IRQHandler+0x10>)
 80048e2:	f001 fb09 	bl	8005ef8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80048e6:	bf00      	nop
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop
 80048ec:	200000a4 	.word	0x200000a4

080048f0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80048f0:	b580      	push	{r7, lr}
 80048f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80048f4:	4802      	ldr	r0, [pc, #8]	; (8004900 <I2C1_ER_IRQHandler+0x10>)
 80048f6:	f001 fc70 	bl	80061da <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80048fa:	bf00      	nop
 80048fc:	bd80      	pop	{r7, pc}
 80048fe:	bf00      	nop
 8004900:	200000a4 	.word	0x200000a4

08004904 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004908:	4802      	ldr	r0, [pc, #8]	; (8004914 <USART2_IRQHandler+0x10>)
 800490a:	f005 f8bf 	bl	8009a8c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800490e:	bf00      	nop
 8004910:	bd80      	pop	{r7, pc}
 8004912:	bf00      	nop
 8004914:	200001d0 	.word	0x200001d0

08004918 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004918:	b580      	push	{r7, lr}
 800491a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800491c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004920:	f000 ffea 	bl	80058f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Index_Signal_Pin);
 8004924:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004928:	f000 ffe6 	bl	80058f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800492c:	bf00      	nop
 800492e:	bd80      	pop	{r7, pc}

08004930 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b086      	sub	sp, #24
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004938:	4a14      	ldr	r2, [pc, #80]	; (800498c <_sbrk+0x5c>)
 800493a:	4b15      	ldr	r3, [pc, #84]	; (8004990 <_sbrk+0x60>)
 800493c:	1ad3      	subs	r3, r2, r3
 800493e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004940:	697b      	ldr	r3, [r7, #20]
 8004942:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004944:	4b13      	ldr	r3, [pc, #76]	; (8004994 <_sbrk+0x64>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	2b00      	cmp	r3, #0
 800494a:	d102      	bne.n	8004952 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800494c:	4b11      	ldr	r3, [pc, #68]	; (8004994 <_sbrk+0x64>)
 800494e:	4a12      	ldr	r2, [pc, #72]	; (8004998 <_sbrk+0x68>)
 8004950:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004952:	4b10      	ldr	r3, [pc, #64]	; (8004994 <_sbrk+0x64>)
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	4413      	add	r3, r2
 800495a:	693a      	ldr	r2, [r7, #16]
 800495c:	429a      	cmp	r2, r3
 800495e:	d207      	bcs.n	8004970 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004960:	f006 f990 	bl	800ac84 <__errno>
 8004964:	4603      	mov	r3, r0
 8004966:	220c      	movs	r2, #12
 8004968:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800496a:	f04f 33ff 	mov.w	r3, #4294967295
 800496e:	e009      	b.n	8004984 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004970:	4b08      	ldr	r3, [pc, #32]	; (8004994 <_sbrk+0x64>)
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004976:	4b07      	ldr	r3, [pc, #28]	; (8004994 <_sbrk+0x64>)
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4413      	add	r3, r2
 800497e:	4a05      	ldr	r2, [pc, #20]	; (8004994 <_sbrk+0x64>)
 8004980:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004982:	68fb      	ldr	r3, [r7, #12]
}
 8004984:	4618      	mov	r0, r3
 8004986:	3718      	adds	r7, #24
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}
 800498c:	20020000 	.word	0x20020000
 8004990:	00000400 	.word	0x00000400
 8004994:	20000704 	.word	0x20000704
 8004998:	20000720 	.word	0x20000720

0800499c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800499c:	b480      	push	{r7}
 800499e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80049a0:	4b08      	ldr	r3, [pc, #32]	; (80049c4 <SystemInit+0x28>)
 80049a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049a6:	4a07      	ldr	r2, [pc, #28]	; (80049c4 <SystemInit+0x28>)
 80049a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80049ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80049b0:	4b04      	ldr	r3, [pc, #16]	; (80049c4 <SystemInit+0x28>)
 80049b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80049b6:	609a      	str	r2, [r3, #8]
#endif
}
 80049b8:	bf00      	nop
 80049ba:	46bd      	mov	sp, r7
 80049bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c0:	4770      	bx	lr
 80049c2:	bf00      	nop
 80049c4:	e000ed00 	.word	0xe000ed00

080049c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80049c8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004a00 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80049cc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80049ce:	e003      	b.n	80049d8 <LoopCopyDataInit>

080049d0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80049d0:	4b0c      	ldr	r3, [pc, #48]	; (8004a04 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80049d2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80049d4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80049d6:	3104      	adds	r1, #4

080049d8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80049d8:	480b      	ldr	r0, [pc, #44]	; (8004a08 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80049da:	4b0c      	ldr	r3, [pc, #48]	; (8004a0c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80049dc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80049de:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80049e0:	d3f6      	bcc.n	80049d0 <CopyDataInit>
  ldr  r2, =_sbss
 80049e2:	4a0b      	ldr	r2, [pc, #44]	; (8004a10 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80049e4:	e002      	b.n	80049ec <LoopFillZerobss>

080049e6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80049e6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80049e8:	f842 3b04 	str.w	r3, [r2], #4

080049ec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80049ec:	4b09      	ldr	r3, [pc, #36]	; (8004a14 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80049ee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80049f0:	d3f9      	bcc.n	80049e6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80049f2:	f7ff ffd3 	bl	800499c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80049f6:	f006 f94b 	bl	800ac90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80049fa:	f7fc fb59 	bl	80010b0 <main>
  bx  lr    
 80049fe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004a00:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004a04:	0800b0b0 	.word	0x0800b0b0
  ldr  r0, =_sdata
 8004a08:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004a0c:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 8004a10:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8004a14:	2000071c 	.word	0x2000071c

08004a18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004a18:	e7fe      	b.n	8004a18 <ADC_IRQHandler>
	...

08004a1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004a20:	4b0e      	ldr	r3, [pc, #56]	; (8004a5c <HAL_Init+0x40>)
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	4a0d      	ldr	r2, [pc, #52]	; (8004a5c <HAL_Init+0x40>)
 8004a26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004a2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004a2c:	4b0b      	ldr	r3, [pc, #44]	; (8004a5c <HAL_Init+0x40>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a0a      	ldr	r2, [pc, #40]	; (8004a5c <HAL_Init+0x40>)
 8004a32:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004a36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004a38:	4b08      	ldr	r3, [pc, #32]	; (8004a5c <HAL_Init+0x40>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4a07      	ldr	r2, [pc, #28]	; (8004a5c <HAL_Init+0x40>)
 8004a3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004a44:	2003      	movs	r0, #3
 8004a46:	f000 f94f 	bl	8004ce8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004a4a:	2000      	movs	r0, #0
 8004a4c:	f000 f808 	bl	8004a60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004a50:	f7ff fd00 	bl	8004454 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004a54:	2300      	movs	r3, #0
}
 8004a56:	4618      	mov	r0, r3
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	40023c00 	.word	0x40023c00

08004a60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004a68:	4b12      	ldr	r3, [pc, #72]	; (8004ab4 <HAL_InitTick+0x54>)
 8004a6a:	681a      	ldr	r2, [r3, #0]
 8004a6c:	4b12      	ldr	r3, [pc, #72]	; (8004ab8 <HAL_InitTick+0x58>)
 8004a6e:	781b      	ldrb	r3, [r3, #0]
 8004a70:	4619      	mov	r1, r3
 8004a72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004a76:	fbb3 f3f1 	udiv	r3, r3, r1
 8004a7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f000 f967 	bl	8004d52 <HAL_SYSTICK_Config>
 8004a84:	4603      	mov	r3, r0
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d001      	beq.n	8004a8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004a8a:	2301      	movs	r3, #1
 8004a8c:	e00e      	b.n	8004aac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2b0f      	cmp	r3, #15
 8004a92:	d80a      	bhi.n	8004aaa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a94:	2200      	movs	r2, #0
 8004a96:	6879      	ldr	r1, [r7, #4]
 8004a98:	f04f 30ff 	mov.w	r0, #4294967295
 8004a9c:	f000 f92f 	bl	8004cfe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004aa0:	4a06      	ldr	r2, [pc, #24]	; (8004abc <HAL_InitTick+0x5c>)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004aa6:	2300      	movs	r3, #0
 8004aa8:	e000      	b.n	8004aac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004aaa:	2301      	movs	r3, #1
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3708      	adds	r7, #8
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	20000018 	.word	0x20000018
 8004ab8:	20000020 	.word	0x20000020
 8004abc:	2000001c 	.word	0x2000001c

08004ac0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004ac4:	4b06      	ldr	r3, [pc, #24]	; (8004ae0 <HAL_IncTick+0x20>)
 8004ac6:	781b      	ldrb	r3, [r3, #0]
 8004ac8:	461a      	mov	r2, r3
 8004aca:	4b06      	ldr	r3, [pc, #24]	; (8004ae4 <HAL_IncTick+0x24>)
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	4413      	add	r3, r2
 8004ad0:	4a04      	ldr	r2, [pc, #16]	; (8004ae4 <HAL_IncTick+0x24>)
 8004ad2:	6013      	str	r3, [r2, #0]
}
 8004ad4:	bf00      	nop
 8004ad6:	46bd      	mov	sp, r7
 8004ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004adc:	4770      	bx	lr
 8004ade:	bf00      	nop
 8004ae0:	20000020 	.word	0x20000020
 8004ae4:	20000708 	.word	0x20000708

08004ae8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	af00      	add	r7, sp, #0
  return uwTick;
 8004aec:	4b03      	ldr	r3, [pc, #12]	; (8004afc <HAL_GetTick+0x14>)
 8004aee:	681b      	ldr	r3, [r3, #0]
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	46bd      	mov	sp, r7
 8004af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af8:	4770      	bx	lr
 8004afa:	bf00      	nop
 8004afc:	20000708 	.word	0x20000708

08004b00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	b084      	sub	sp, #16
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004b08:	f7ff ffee 	bl	8004ae8 <HAL_GetTick>
 8004b0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b18:	d005      	beq.n	8004b26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004b1a:	4b0a      	ldr	r3, [pc, #40]	; (8004b44 <HAL_Delay+0x44>)
 8004b1c:	781b      	ldrb	r3, [r3, #0]
 8004b1e:	461a      	mov	r2, r3
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	4413      	add	r3, r2
 8004b24:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004b26:	bf00      	nop
 8004b28:	f7ff ffde 	bl	8004ae8 <HAL_GetTick>
 8004b2c:	4602      	mov	r2, r0
 8004b2e:	68bb      	ldr	r3, [r7, #8]
 8004b30:	1ad3      	subs	r3, r2, r3
 8004b32:	68fa      	ldr	r2, [r7, #12]
 8004b34:	429a      	cmp	r2, r3
 8004b36:	d8f7      	bhi.n	8004b28 <HAL_Delay+0x28>
  {
  }
}
 8004b38:	bf00      	nop
 8004b3a:	bf00      	nop
 8004b3c:	3710      	adds	r7, #16
 8004b3e:	46bd      	mov	sp, r7
 8004b40:	bd80      	pop	{r7, pc}
 8004b42:	bf00      	nop
 8004b44:	20000020 	.word	0x20000020

08004b48 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	b085      	sub	sp, #20
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	f003 0307 	and.w	r3, r3, #7
 8004b56:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b58:	4b0c      	ldr	r3, [pc, #48]	; (8004b8c <__NVIC_SetPriorityGrouping+0x44>)
 8004b5a:	68db      	ldr	r3, [r3, #12]
 8004b5c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b5e:	68ba      	ldr	r2, [r7, #8]
 8004b60:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004b64:	4013      	ands	r3, r2
 8004b66:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b6c:	68bb      	ldr	r3, [r7, #8]
 8004b6e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b70:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004b74:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b78:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b7a:	4a04      	ldr	r2, [pc, #16]	; (8004b8c <__NVIC_SetPriorityGrouping+0x44>)
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	60d3      	str	r3, [r2, #12]
}
 8004b80:	bf00      	nop
 8004b82:	3714      	adds	r7, #20
 8004b84:	46bd      	mov	sp, r7
 8004b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8a:	4770      	bx	lr
 8004b8c:	e000ed00 	.word	0xe000ed00

08004b90 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b90:	b480      	push	{r7}
 8004b92:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b94:	4b04      	ldr	r3, [pc, #16]	; (8004ba8 <__NVIC_GetPriorityGrouping+0x18>)
 8004b96:	68db      	ldr	r3, [r3, #12]
 8004b98:	0a1b      	lsrs	r3, r3, #8
 8004b9a:	f003 0307 	and.w	r3, r3, #7
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba6:	4770      	bx	lr
 8004ba8:	e000ed00 	.word	0xe000ed00

08004bac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b083      	sub	sp, #12
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	db0b      	blt.n	8004bd6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bbe:	79fb      	ldrb	r3, [r7, #7]
 8004bc0:	f003 021f 	and.w	r2, r3, #31
 8004bc4:	4907      	ldr	r1, [pc, #28]	; (8004be4 <__NVIC_EnableIRQ+0x38>)
 8004bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bca:	095b      	lsrs	r3, r3, #5
 8004bcc:	2001      	movs	r0, #1
 8004bce:	fa00 f202 	lsl.w	r2, r0, r2
 8004bd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004bd6:	bf00      	nop
 8004bd8:	370c      	adds	r7, #12
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr
 8004be2:	bf00      	nop
 8004be4:	e000e100 	.word	0xe000e100

08004be8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004be8:	b480      	push	{r7}
 8004bea:	b083      	sub	sp, #12
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	4603      	mov	r3, r0
 8004bf0:	6039      	str	r1, [r7, #0]
 8004bf2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004bf4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	db0a      	blt.n	8004c12 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	b2da      	uxtb	r2, r3
 8004c00:	490c      	ldr	r1, [pc, #48]	; (8004c34 <__NVIC_SetPriority+0x4c>)
 8004c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c06:	0112      	lsls	r2, r2, #4
 8004c08:	b2d2      	uxtb	r2, r2
 8004c0a:	440b      	add	r3, r1
 8004c0c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004c10:	e00a      	b.n	8004c28 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	b2da      	uxtb	r2, r3
 8004c16:	4908      	ldr	r1, [pc, #32]	; (8004c38 <__NVIC_SetPriority+0x50>)
 8004c18:	79fb      	ldrb	r3, [r7, #7]
 8004c1a:	f003 030f 	and.w	r3, r3, #15
 8004c1e:	3b04      	subs	r3, #4
 8004c20:	0112      	lsls	r2, r2, #4
 8004c22:	b2d2      	uxtb	r2, r2
 8004c24:	440b      	add	r3, r1
 8004c26:	761a      	strb	r2, [r3, #24]
}
 8004c28:	bf00      	nop
 8004c2a:	370c      	adds	r7, #12
 8004c2c:	46bd      	mov	sp, r7
 8004c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c32:	4770      	bx	lr
 8004c34:	e000e100 	.word	0xe000e100
 8004c38:	e000ed00 	.word	0xe000ed00

08004c3c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b089      	sub	sp, #36	; 0x24
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	60f8      	str	r0, [r7, #12]
 8004c44:	60b9      	str	r1, [r7, #8]
 8004c46:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	f003 0307 	and.w	r3, r3, #7
 8004c4e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	f1c3 0307 	rsb	r3, r3, #7
 8004c56:	2b04      	cmp	r3, #4
 8004c58:	bf28      	it	cs
 8004c5a:	2304      	movcs	r3, #4
 8004c5c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c5e:	69fb      	ldr	r3, [r7, #28]
 8004c60:	3304      	adds	r3, #4
 8004c62:	2b06      	cmp	r3, #6
 8004c64:	d902      	bls.n	8004c6c <NVIC_EncodePriority+0x30>
 8004c66:	69fb      	ldr	r3, [r7, #28]
 8004c68:	3b03      	subs	r3, #3
 8004c6a:	e000      	b.n	8004c6e <NVIC_EncodePriority+0x32>
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c70:	f04f 32ff 	mov.w	r2, #4294967295
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	fa02 f303 	lsl.w	r3, r2, r3
 8004c7a:	43da      	mvns	r2, r3
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	401a      	ands	r2, r3
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c84:	f04f 31ff 	mov.w	r1, #4294967295
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8004c8e:	43d9      	mvns	r1, r3
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c94:	4313      	orrs	r3, r2
         );
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3724      	adds	r7, #36	; 0x24
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca0:	4770      	bx	lr
	...

08004ca4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	3b01      	subs	r3, #1
 8004cb0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004cb4:	d301      	bcc.n	8004cba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	e00f      	b.n	8004cda <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004cba:	4a0a      	ldr	r2, [pc, #40]	; (8004ce4 <SysTick_Config+0x40>)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	3b01      	subs	r3, #1
 8004cc0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004cc2:	210f      	movs	r1, #15
 8004cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8004cc8:	f7ff ff8e 	bl	8004be8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004ccc:	4b05      	ldr	r3, [pc, #20]	; (8004ce4 <SysTick_Config+0x40>)
 8004cce:	2200      	movs	r2, #0
 8004cd0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004cd2:	4b04      	ldr	r3, [pc, #16]	; (8004ce4 <SysTick_Config+0x40>)
 8004cd4:	2207      	movs	r2, #7
 8004cd6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3708      	adds	r7, #8
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	e000e010 	.word	0xe000e010

08004ce8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b082      	sub	sp, #8
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f7ff ff29 	bl	8004b48 <__NVIC_SetPriorityGrouping>
}
 8004cf6:	bf00      	nop
 8004cf8:	3708      	adds	r7, #8
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}

08004cfe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004cfe:	b580      	push	{r7, lr}
 8004d00:	b086      	sub	sp, #24
 8004d02:	af00      	add	r7, sp, #0
 8004d04:	4603      	mov	r3, r0
 8004d06:	60b9      	str	r1, [r7, #8]
 8004d08:	607a      	str	r2, [r7, #4]
 8004d0a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004d10:	f7ff ff3e 	bl	8004b90 <__NVIC_GetPriorityGrouping>
 8004d14:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004d16:	687a      	ldr	r2, [r7, #4]
 8004d18:	68b9      	ldr	r1, [r7, #8]
 8004d1a:	6978      	ldr	r0, [r7, #20]
 8004d1c:	f7ff ff8e 	bl	8004c3c <NVIC_EncodePriority>
 8004d20:	4602      	mov	r2, r0
 8004d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d26:	4611      	mov	r1, r2
 8004d28:	4618      	mov	r0, r3
 8004d2a:	f7ff ff5d 	bl	8004be8 <__NVIC_SetPriority>
}
 8004d2e:	bf00      	nop
 8004d30:	3718      	adds	r7, #24
 8004d32:	46bd      	mov	sp, r7
 8004d34:	bd80      	pop	{r7, pc}

08004d36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b082      	sub	sp, #8
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004d40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d44:	4618      	mov	r0, r3
 8004d46:	f7ff ff31 	bl	8004bac <__NVIC_EnableIRQ>
}
 8004d4a:	bf00      	nop
 8004d4c:	3708      	adds	r7, #8
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	bd80      	pop	{r7, pc}

08004d52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d52:	b580      	push	{r7, lr}
 8004d54:	b082      	sub	sp, #8
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f7ff ffa2 	bl	8004ca4 <SysTick_Config>
 8004d60:	4603      	mov	r3, r0
}
 8004d62:	4618      	mov	r0, r3
 8004d64:	3708      	adds	r7, #8
 8004d66:	46bd      	mov	sp, r7
 8004d68:	bd80      	pop	{r7, pc}
	...

08004d6c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004d6c:	b580      	push	{r7, lr}
 8004d6e:	b086      	sub	sp, #24
 8004d70:	af00      	add	r7, sp, #0
 8004d72:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004d74:	2300      	movs	r3, #0
 8004d76:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004d78:	f7ff feb6 	bl	8004ae8 <HAL_GetTick>
 8004d7c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d101      	bne.n	8004d88 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	e099      	b.n	8004ebc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2202      	movs	r2, #2
 8004d8c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f022 0201 	bic.w	r2, r2, #1
 8004da6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004da8:	e00f      	b.n	8004dca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004daa:	f7ff fe9d 	bl	8004ae8 <HAL_GetTick>
 8004dae:	4602      	mov	r2, r0
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	1ad3      	subs	r3, r2, r3
 8004db4:	2b05      	cmp	r3, #5
 8004db6:	d908      	bls.n	8004dca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2220      	movs	r2, #32
 8004dbc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2203      	movs	r2, #3
 8004dc2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004dc6:	2303      	movs	r3, #3
 8004dc8:	e078      	b.n	8004ebc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 0301 	and.w	r3, r3, #1
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1e8      	bne.n	8004daa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004de0:	697a      	ldr	r2, [r7, #20]
 8004de2:	4b38      	ldr	r3, [pc, #224]	; (8004ec4 <HAL_DMA_Init+0x158>)
 8004de4:	4013      	ands	r3, r2
 8004de6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	685a      	ldr	r2, [r3, #4]
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004df6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	691b      	ldr	r3, [r3, #16]
 8004dfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	699b      	ldr	r3, [r3, #24]
 8004e08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6a1b      	ldr	r3, [r3, #32]
 8004e14:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004e16:	697a      	ldr	r2, [r7, #20]
 8004e18:	4313      	orrs	r3, r2
 8004e1a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e20:	2b04      	cmp	r3, #4
 8004e22:	d107      	bne.n	8004e34 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	697a      	ldr	r2, [r7, #20]
 8004e30:	4313      	orrs	r3, r2
 8004e32:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	697a      	ldr	r2, [r7, #20]
 8004e3a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	695b      	ldr	r3, [r3, #20]
 8004e42:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004e44:	697b      	ldr	r3, [r7, #20]
 8004e46:	f023 0307 	bic.w	r3, r3, #7
 8004e4a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e50:	697a      	ldr	r2, [r7, #20]
 8004e52:	4313      	orrs	r3, r2
 8004e54:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e5a:	2b04      	cmp	r3, #4
 8004e5c:	d117      	bne.n	8004e8e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e62:	697a      	ldr	r2, [r7, #20]
 8004e64:	4313      	orrs	r3, r2
 8004e66:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d00e      	beq.n	8004e8e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004e70:	6878      	ldr	r0, [r7, #4]
 8004e72:	f000 fb0f 	bl	8005494 <DMA_CheckFifoParam>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d008      	beq.n	8004e8e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2240      	movs	r2, #64	; 0x40
 8004e80:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2201      	movs	r2, #1
 8004e86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	e016      	b.n	8004ebc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	697a      	ldr	r2, [r7, #20]
 8004e94:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004e96:	6878      	ldr	r0, [r7, #4]
 8004e98:	f000 fac6 	bl	8005428 <DMA_CalcBaseAndBitshift>
 8004e9c:	4603      	mov	r3, r0
 8004e9e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ea4:	223f      	movs	r2, #63	; 0x3f
 8004ea6:	409a      	lsls	r2, r3
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3718      	adds	r7, #24
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	f010803f 	.word	0xf010803f

08004ec8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b086      	sub	sp, #24
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	607a      	str	r2, [r7, #4]
 8004ed4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ede:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004ee6:	2b01      	cmp	r3, #1
 8004ee8:	d101      	bne.n	8004eee <HAL_DMA_Start_IT+0x26>
 8004eea:	2302      	movs	r3, #2
 8004eec:	e040      	b.n	8004f70 <HAL_DMA_Start_IT+0xa8>
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	2b01      	cmp	r3, #1
 8004f00:	d12f      	bne.n	8004f62 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2202      	movs	r2, #2
 8004f06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	687a      	ldr	r2, [r7, #4]
 8004f14:	68b9      	ldr	r1, [r7, #8]
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f000 fa58 	bl	80053cc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f20:	223f      	movs	r2, #63	; 0x3f
 8004f22:	409a      	lsls	r2, r3
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	681a      	ldr	r2, [r3, #0]
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	f042 0216 	orr.w	r2, r2, #22
 8004f36:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d007      	beq.n	8004f50 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	681a      	ldr	r2, [r3, #0]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f042 0208 	orr.w	r2, r2, #8
 8004f4e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	681a      	ldr	r2, [r3, #0]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	f042 0201 	orr.w	r2, r2, #1
 8004f5e:	601a      	str	r2, [r3, #0]
 8004f60:	e005      	b.n	8004f6e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2200      	movs	r2, #0
 8004f66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004f6a:	2302      	movs	r3, #2
 8004f6c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004f6e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3718      	adds	r7, #24
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}

08004f78 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b084      	sub	sp, #16
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f84:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004f86:	f7ff fdaf 	bl	8004ae8 <HAL_GetTick>
 8004f8a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f92:	b2db      	uxtb	r3, r3
 8004f94:	2b02      	cmp	r3, #2
 8004f96:	d008      	beq.n	8004faa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2280      	movs	r2, #128	; 0x80
 8004f9c:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e052      	b.n	8005050 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	681a      	ldr	r2, [r3, #0]
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f022 0216 	bic.w	r2, r2, #22
 8004fb8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	695a      	ldr	r2, [r3, #20]
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004fc8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d103      	bne.n	8004fda <HAL_DMA_Abort+0x62>
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d007      	beq.n	8004fea <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f022 0208 	bic.w	r2, r2, #8
 8004fe8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	681a      	ldr	r2, [r3, #0]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f022 0201 	bic.w	r2, r2, #1
 8004ff8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004ffa:	e013      	b.n	8005024 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ffc:	f7ff fd74 	bl	8004ae8 <HAL_GetTick>
 8005000:	4602      	mov	r2, r0
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	2b05      	cmp	r3, #5
 8005008:	d90c      	bls.n	8005024 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2220      	movs	r2, #32
 800500e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2203      	movs	r2, #3
 8005014:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005020:	2303      	movs	r3, #3
 8005022:	e015      	b.n	8005050 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681b      	ldr	r3, [r3, #0]
 800502a:	f003 0301 	and.w	r3, r3, #1
 800502e:	2b00      	cmp	r3, #0
 8005030:	d1e4      	bne.n	8004ffc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005036:	223f      	movs	r2, #63	; 0x3f
 8005038:	409a      	lsls	r2, r3
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2201      	movs	r2, #1
 8005042:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800504e:	2300      	movs	r3, #0
}
 8005050:	4618      	mov	r0, r3
 8005052:	3710      	adds	r7, #16
 8005054:	46bd      	mov	sp, r7
 8005056:	bd80      	pop	{r7, pc}

08005058 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005058:	b480      	push	{r7}
 800505a:	b083      	sub	sp, #12
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005066:	b2db      	uxtb	r3, r3
 8005068:	2b02      	cmp	r3, #2
 800506a:	d004      	beq.n	8005076 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	2280      	movs	r2, #128	; 0x80
 8005070:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005072:	2301      	movs	r3, #1
 8005074:	e00c      	b.n	8005090 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2205      	movs	r2, #5
 800507a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	681a      	ldr	r2, [r3, #0]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f022 0201 	bic.w	r2, r2, #1
 800508c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800508e:	2300      	movs	r3, #0
}
 8005090:	4618      	mov	r0, r3
 8005092:	370c      	adds	r7, #12
 8005094:	46bd      	mov	sp, r7
 8005096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509a:	4770      	bx	lr

0800509c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b086      	sub	sp, #24
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80050a4:	2300      	movs	r3, #0
 80050a6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80050a8:	4b8e      	ldr	r3, [pc, #568]	; (80052e4 <HAL_DMA_IRQHandler+0x248>)
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	4a8e      	ldr	r2, [pc, #568]	; (80052e8 <HAL_DMA_IRQHandler+0x24c>)
 80050ae:	fba2 2303 	umull	r2, r3, r2, r3
 80050b2:	0a9b      	lsrs	r3, r3, #10
 80050b4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050c6:	2208      	movs	r2, #8
 80050c8:	409a      	lsls	r2, r3
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	4013      	ands	r3, r2
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d01a      	beq.n	8005108 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f003 0304 	and.w	r3, r3, #4
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d013      	beq.n	8005108 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f022 0204 	bic.w	r2, r2, #4
 80050ee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050f4:	2208      	movs	r2, #8
 80050f6:	409a      	lsls	r2, r3
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005100:	f043 0201 	orr.w	r2, r3, #1
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800510c:	2201      	movs	r2, #1
 800510e:	409a      	lsls	r2, r3
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	4013      	ands	r3, r2
 8005114:	2b00      	cmp	r3, #0
 8005116:	d012      	beq.n	800513e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	695b      	ldr	r3, [r3, #20]
 800511e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00b      	beq.n	800513e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800512a:	2201      	movs	r2, #1
 800512c:	409a      	lsls	r2, r3
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005136:	f043 0202 	orr.w	r2, r3, #2
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005142:	2204      	movs	r2, #4
 8005144:	409a      	lsls	r2, r3
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	4013      	ands	r3, r2
 800514a:	2b00      	cmp	r3, #0
 800514c:	d012      	beq.n	8005174 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f003 0302 	and.w	r3, r3, #2
 8005158:	2b00      	cmp	r3, #0
 800515a:	d00b      	beq.n	8005174 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005160:	2204      	movs	r2, #4
 8005162:	409a      	lsls	r2, r3
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800516c:	f043 0204 	orr.w	r2, r3, #4
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005178:	2210      	movs	r2, #16
 800517a:	409a      	lsls	r2, r3
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	4013      	ands	r3, r2
 8005180:	2b00      	cmp	r3, #0
 8005182:	d043      	beq.n	800520c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f003 0308 	and.w	r3, r3, #8
 800518e:	2b00      	cmp	r3, #0
 8005190:	d03c      	beq.n	800520c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005196:	2210      	movs	r2, #16
 8005198:	409a      	lsls	r2, r3
 800519a:	693b      	ldr	r3, [r7, #16]
 800519c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d018      	beq.n	80051de <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051b6:	2b00      	cmp	r3, #0
 80051b8:	d108      	bne.n	80051cc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d024      	beq.n	800520c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	4798      	blx	r3
 80051ca:	e01f      	b.n	800520c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d01b      	beq.n	800520c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051d8:	6878      	ldr	r0, [r7, #4]
 80051da:	4798      	blx	r3
 80051dc:	e016      	b.n	800520c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d107      	bne.n	80051fc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f022 0208 	bic.w	r2, r2, #8
 80051fa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005200:	2b00      	cmp	r3, #0
 8005202:	d003      	beq.n	800520c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005208:	6878      	ldr	r0, [r7, #4]
 800520a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005210:	2220      	movs	r2, #32
 8005212:	409a      	lsls	r2, r3
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	4013      	ands	r3, r2
 8005218:	2b00      	cmp	r3, #0
 800521a:	f000 808f 	beq.w	800533c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f003 0310 	and.w	r3, r3, #16
 8005228:	2b00      	cmp	r3, #0
 800522a:	f000 8087 	beq.w	800533c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005232:	2220      	movs	r2, #32
 8005234:	409a      	lsls	r2, r3
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005240:	b2db      	uxtb	r3, r3
 8005242:	2b05      	cmp	r3, #5
 8005244:	d136      	bne.n	80052b4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f022 0216 	bic.w	r2, r2, #22
 8005254:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	695a      	ldr	r2, [r3, #20]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005264:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800526a:	2b00      	cmp	r3, #0
 800526c:	d103      	bne.n	8005276 <HAL_DMA_IRQHandler+0x1da>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005272:	2b00      	cmp	r3, #0
 8005274:	d007      	beq.n	8005286 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f022 0208 	bic.w	r2, r2, #8
 8005284:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800528a:	223f      	movs	r2, #63	; 0x3f
 800528c:	409a      	lsls	r2, r3
 800528e:	693b      	ldr	r3, [r7, #16]
 8005290:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2201      	movs	r2, #1
 8005296:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	2200      	movs	r2, #0
 800529e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d07e      	beq.n	80053a8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	4798      	blx	r3
        }
        return;
 80052b2:	e079      	b.n	80053a8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d01d      	beq.n	80052fe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d10d      	bne.n	80052ec <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d031      	beq.n	800533c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052dc:	6878      	ldr	r0, [r7, #4]
 80052de:	4798      	blx	r3
 80052e0:	e02c      	b.n	800533c <HAL_DMA_IRQHandler+0x2a0>
 80052e2:	bf00      	nop
 80052e4:	20000018 	.word	0x20000018
 80052e8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d023      	beq.n	800533c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	4798      	blx	r3
 80052fc:	e01e      	b.n	800533c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005308:	2b00      	cmp	r3, #0
 800530a:	d10f      	bne.n	800532c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f022 0210 	bic.w	r2, r2, #16
 800531a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005330:	2b00      	cmp	r3, #0
 8005332:	d003      	beq.n	800533c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005338:	6878      	ldr	r0, [r7, #4]
 800533a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005340:	2b00      	cmp	r3, #0
 8005342:	d032      	beq.n	80053aa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005348:	f003 0301 	and.w	r3, r3, #1
 800534c:	2b00      	cmp	r3, #0
 800534e:	d022      	beq.n	8005396 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2205      	movs	r2, #5
 8005354:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f022 0201 	bic.w	r2, r2, #1
 8005366:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	3301      	adds	r3, #1
 800536c:	60bb      	str	r3, [r7, #8]
 800536e:	697a      	ldr	r2, [r7, #20]
 8005370:	429a      	cmp	r2, r3
 8005372:	d307      	bcc.n	8005384 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f003 0301 	and.w	r3, r3, #1
 800537e:	2b00      	cmp	r3, #0
 8005380:	d1f2      	bne.n	8005368 <HAL_DMA_IRQHandler+0x2cc>
 8005382:	e000      	b.n	8005386 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005384:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2201      	movs	r2, #1
 800538a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	2200      	movs	r2, #0
 8005392:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800539a:	2b00      	cmp	r3, #0
 800539c:	d005      	beq.n	80053aa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	4798      	blx	r3
 80053a6:	e000      	b.n	80053aa <HAL_DMA_IRQHandler+0x30e>
        return;
 80053a8:	bf00      	nop
    }
  }
}
 80053aa:	3718      	adds	r7, #24
 80053ac:	46bd      	mov	sp, r7
 80053ae:	bd80      	pop	{r7, pc}

080053b0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80053be:	b2db      	uxtb	r3, r3
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ca:	4770      	bx	lr

080053cc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b085      	sub	sp, #20
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	607a      	str	r2, [r7, #4]
 80053d8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80053e8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	683a      	ldr	r2, [r7, #0]
 80053f0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	689b      	ldr	r3, [r3, #8]
 80053f6:	2b40      	cmp	r3, #64	; 0x40
 80053f8:	d108      	bne.n	800540c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	68ba      	ldr	r2, [r7, #8]
 8005408:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800540a:	e007      	b.n	800541c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	68ba      	ldr	r2, [r7, #8]
 8005412:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	60da      	str	r2, [r3, #12]
}
 800541c:	bf00      	nop
 800541e:	3714      	adds	r7, #20
 8005420:	46bd      	mov	sp, r7
 8005422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005426:	4770      	bx	lr

08005428 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005428:	b480      	push	{r7}
 800542a:	b085      	sub	sp, #20
 800542c:	af00      	add	r7, sp, #0
 800542e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	b2db      	uxtb	r3, r3
 8005436:	3b10      	subs	r3, #16
 8005438:	4a14      	ldr	r2, [pc, #80]	; (800548c <DMA_CalcBaseAndBitshift+0x64>)
 800543a:	fba2 2303 	umull	r2, r3, r2, r3
 800543e:	091b      	lsrs	r3, r3, #4
 8005440:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005442:	4a13      	ldr	r2, [pc, #76]	; (8005490 <DMA_CalcBaseAndBitshift+0x68>)
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	4413      	add	r3, r2
 8005448:	781b      	ldrb	r3, [r3, #0]
 800544a:	461a      	mov	r2, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	2b03      	cmp	r3, #3
 8005454:	d909      	bls.n	800546a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800545e:	f023 0303 	bic.w	r3, r3, #3
 8005462:	1d1a      	adds	r2, r3, #4
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	659a      	str	r2, [r3, #88]	; 0x58
 8005468:	e007      	b.n	800547a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005472:	f023 0303 	bic.w	r3, r3, #3
 8005476:	687a      	ldr	r2, [r7, #4]
 8005478:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800547e:	4618      	mov	r0, r3
 8005480:	3714      	adds	r7, #20
 8005482:	46bd      	mov	sp, r7
 8005484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005488:	4770      	bx	lr
 800548a:	bf00      	nop
 800548c:	aaaaaaab 	.word	0xaaaaaaab
 8005490:	0800b098 	.word	0x0800b098

08005494 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005494:	b480      	push	{r7}
 8005496:	b085      	sub	sp, #20
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800549c:	2300      	movs	r3, #0
 800549e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054a4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	699b      	ldr	r3, [r3, #24]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d11f      	bne.n	80054ee <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	2b03      	cmp	r3, #3
 80054b2:	d856      	bhi.n	8005562 <DMA_CheckFifoParam+0xce>
 80054b4:	a201      	add	r2, pc, #4	; (adr r2, 80054bc <DMA_CheckFifoParam+0x28>)
 80054b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054ba:	bf00      	nop
 80054bc:	080054cd 	.word	0x080054cd
 80054c0:	080054df 	.word	0x080054df
 80054c4:	080054cd 	.word	0x080054cd
 80054c8:	08005563 	.word	0x08005563
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054d0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d046      	beq.n	8005566 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054dc:	e043      	b.n	8005566 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054e2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80054e6:	d140      	bne.n	800556a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80054e8:	2301      	movs	r3, #1
 80054ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054ec:	e03d      	b.n	800556a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	699b      	ldr	r3, [r3, #24]
 80054f2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054f6:	d121      	bne.n	800553c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	2b03      	cmp	r3, #3
 80054fc:	d837      	bhi.n	800556e <DMA_CheckFifoParam+0xda>
 80054fe:	a201      	add	r2, pc, #4	; (adr r2, 8005504 <DMA_CheckFifoParam+0x70>)
 8005500:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005504:	08005515 	.word	0x08005515
 8005508:	0800551b 	.word	0x0800551b
 800550c:	08005515 	.word	0x08005515
 8005510:	0800552d 	.word	0x0800552d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005514:	2301      	movs	r3, #1
 8005516:	73fb      	strb	r3, [r7, #15]
      break;
 8005518:	e030      	b.n	800557c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800551e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005522:	2b00      	cmp	r3, #0
 8005524:	d025      	beq.n	8005572 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800552a:	e022      	b.n	8005572 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005530:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005534:	d11f      	bne.n	8005576 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005536:	2301      	movs	r3, #1
 8005538:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800553a:	e01c      	b.n	8005576 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	2b02      	cmp	r3, #2
 8005540:	d903      	bls.n	800554a <DMA_CheckFifoParam+0xb6>
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	2b03      	cmp	r3, #3
 8005546:	d003      	beq.n	8005550 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005548:	e018      	b.n	800557c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	73fb      	strb	r3, [r7, #15]
      break;
 800554e:	e015      	b.n	800557c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005554:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00e      	beq.n	800557a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800555c:	2301      	movs	r3, #1
 800555e:	73fb      	strb	r3, [r7, #15]
      break;
 8005560:	e00b      	b.n	800557a <DMA_CheckFifoParam+0xe6>
      break;
 8005562:	bf00      	nop
 8005564:	e00a      	b.n	800557c <DMA_CheckFifoParam+0xe8>
      break;
 8005566:	bf00      	nop
 8005568:	e008      	b.n	800557c <DMA_CheckFifoParam+0xe8>
      break;
 800556a:	bf00      	nop
 800556c:	e006      	b.n	800557c <DMA_CheckFifoParam+0xe8>
      break;
 800556e:	bf00      	nop
 8005570:	e004      	b.n	800557c <DMA_CheckFifoParam+0xe8>
      break;
 8005572:	bf00      	nop
 8005574:	e002      	b.n	800557c <DMA_CheckFifoParam+0xe8>
      break;   
 8005576:	bf00      	nop
 8005578:	e000      	b.n	800557c <DMA_CheckFifoParam+0xe8>
      break;
 800557a:	bf00      	nop
    }
  } 
  
  return status; 
 800557c:	7bfb      	ldrb	r3, [r7, #15]
}
 800557e:	4618      	mov	r0, r3
 8005580:	3714      	adds	r7, #20
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr
 800558a:	bf00      	nop

0800558c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800558c:	b480      	push	{r7}
 800558e:	b089      	sub	sp, #36	; 0x24
 8005590:	af00      	add	r7, sp, #0
 8005592:	6078      	str	r0, [r7, #4]
 8005594:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005596:	2300      	movs	r3, #0
 8005598:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800559a:	2300      	movs	r3, #0
 800559c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800559e:	2300      	movs	r3, #0
 80055a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80055a2:	2300      	movs	r3, #0
 80055a4:	61fb      	str	r3, [r7, #28]
 80055a6:	e159      	b.n	800585c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80055a8:	2201      	movs	r2, #1
 80055aa:	69fb      	ldr	r3, [r7, #28]
 80055ac:	fa02 f303 	lsl.w	r3, r2, r3
 80055b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	697a      	ldr	r2, [r7, #20]
 80055b8:	4013      	ands	r3, r2
 80055ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80055bc:	693a      	ldr	r2, [r7, #16]
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	429a      	cmp	r2, r3
 80055c2:	f040 8148 	bne.w	8005856 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80055c6:	683b      	ldr	r3, [r7, #0]
 80055c8:	685b      	ldr	r3, [r3, #4]
 80055ca:	f003 0303 	and.w	r3, r3, #3
 80055ce:	2b01      	cmp	r3, #1
 80055d0:	d005      	beq.n	80055de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055d2:	683b      	ldr	r3, [r7, #0]
 80055d4:	685b      	ldr	r3, [r3, #4]
 80055d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80055da:	2b02      	cmp	r3, #2
 80055dc:	d130      	bne.n	8005640 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80055e4:	69fb      	ldr	r3, [r7, #28]
 80055e6:	005b      	lsls	r3, r3, #1
 80055e8:	2203      	movs	r2, #3
 80055ea:	fa02 f303 	lsl.w	r3, r2, r3
 80055ee:	43db      	mvns	r3, r3
 80055f0:	69ba      	ldr	r2, [r7, #24]
 80055f2:	4013      	ands	r3, r2
 80055f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80055f6:	683b      	ldr	r3, [r7, #0]
 80055f8:	68da      	ldr	r2, [r3, #12]
 80055fa:	69fb      	ldr	r3, [r7, #28]
 80055fc:	005b      	lsls	r3, r3, #1
 80055fe:	fa02 f303 	lsl.w	r3, r2, r3
 8005602:	69ba      	ldr	r2, [r7, #24]
 8005604:	4313      	orrs	r3, r2
 8005606:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	69ba      	ldr	r2, [r7, #24]
 800560c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005614:	2201      	movs	r2, #1
 8005616:	69fb      	ldr	r3, [r7, #28]
 8005618:	fa02 f303 	lsl.w	r3, r2, r3
 800561c:	43db      	mvns	r3, r3
 800561e:	69ba      	ldr	r2, [r7, #24]
 8005620:	4013      	ands	r3, r2
 8005622:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	091b      	lsrs	r3, r3, #4
 800562a:	f003 0201 	and.w	r2, r3, #1
 800562e:	69fb      	ldr	r3, [r7, #28]
 8005630:	fa02 f303 	lsl.w	r3, r2, r3
 8005634:	69ba      	ldr	r2, [r7, #24]
 8005636:	4313      	orrs	r3, r2
 8005638:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	69ba      	ldr	r2, [r7, #24]
 800563e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	f003 0303 	and.w	r3, r3, #3
 8005648:	2b03      	cmp	r3, #3
 800564a:	d017      	beq.n	800567c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	68db      	ldr	r3, [r3, #12]
 8005650:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005652:	69fb      	ldr	r3, [r7, #28]
 8005654:	005b      	lsls	r3, r3, #1
 8005656:	2203      	movs	r2, #3
 8005658:	fa02 f303 	lsl.w	r3, r2, r3
 800565c:	43db      	mvns	r3, r3
 800565e:	69ba      	ldr	r2, [r7, #24]
 8005660:	4013      	ands	r3, r2
 8005662:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	689a      	ldr	r2, [r3, #8]
 8005668:	69fb      	ldr	r3, [r7, #28]
 800566a:	005b      	lsls	r3, r3, #1
 800566c:	fa02 f303 	lsl.w	r3, r2, r3
 8005670:	69ba      	ldr	r2, [r7, #24]
 8005672:	4313      	orrs	r3, r2
 8005674:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	69ba      	ldr	r2, [r7, #24]
 800567a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	f003 0303 	and.w	r3, r3, #3
 8005684:	2b02      	cmp	r3, #2
 8005686:	d123      	bne.n	80056d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	08da      	lsrs	r2, r3, #3
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	3208      	adds	r2, #8
 8005690:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005694:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005696:	69fb      	ldr	r3, [r7, #28]
 8005698:	f003 0307 	and.w	r3, r3, #7
 800569c:	009b      	lsls	r3, r3, #2
 800569e:	220f      	movs	r2, #15
 80056a0:	fa02 f303 	lsl.w	r3, r2, r3
 80056a4:	43db      	mvns	r3, r3
 80056a6:	69ba      	ldr	r2, [r7, #24]
 80056a8:	4013      	ands	r3, r2
 80056aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	691a      	ldr	r2, [r3, #16]
 80056b0:	69fb      	ldr	r3, [r7, #28]
 80056b2:	f003 0307 	and.w	r3, r3, #7
 80056b6:	009b      	lsls	r3, r3, #2
 80056b8:	fa02 f303 	lsl.w	r3, r2, r3
 80056bc:	69ba      	ldr	r2, [r7, #24]
 80056be:	4313      	orrs	r3, r2
 80056c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	08da      	lsrs	r2, r3, #3
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	3208      	adds	r2, #8
 80056ca:	69b9      	ldr	r1, [r7, #24]
 80056cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80056d6:	69fb      	ldr	r3, [r7, #28]
 80056d8:	005b      	lsls	r3, r3, #1
 80056da:	2203      	movs	r2, #3
 80056dc:	fa02 f303 	lsl.w	r3, r2, r3
 80056e0:	43db      	mvns	r3, r3
 80056e2:	69ba      	ldr	r2, [r7, #24]
 80056e4:	4013      	ands	r3, r2
 80056e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	685b      	ldr	r3, [r3, #4]
 80056ec:	f003 0203 	and.w	r2, r3, #3
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	005b      	lsls	r3, r3, #1
 80056f4:	fa02 f303 	lsl.w	r3, r2, r3
 80056f8:	69ba      	ldr	r2, [r7, #24]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	69ba      	ldr	r2, [r7, #24]
 8005702:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800570c:	2b00      	cmp	r3, #0
 800570e:	f000 80a2 	beq.w	8005856 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005712:	2300      	movs	r3, #0
 8005714:	60fb      	str	r3, [r7, #12]
 8005716:	4b57      	ldr	r3, [pc, #348]	; (8005874 <HAL_GPIO_Init+0x2e8>)
 8005718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800571a:	4a56      	ldr	r2, [pc, #344]	; (8005874 <HAL_GPIO_Init+0x2e8>)
 800571c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005720:	6453      	str	r3, [r2, #68]	; 0x44
 8005722:	4b54      	ldr	r3, [pc, #336]	; (8005874 <HAL_GPIO_Init+0x2e8>)
 8005724:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005726:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800572a:	60fb      	str	r3, [r7, #12]
 800572c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800572e:	4a52      	ldr	r2, [pc, #328]	; (8005878 <HAL_GPIO_Init+0x2ec>)
 8005730:	69fb      	ldr	r3, [r7, #28]
 8005732:	089b      	lsrs	r3, r3, #2
 8005734:	3302      	adds	r3, #2
 8005736:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800573a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800573c:	69fb      	ldr	r3, [r7, #28]
 800573e:	f003 0303 	and.w	r3, r3, #3
 8005742:	009b      	lsls	r3, r3, #2
 8005744:	220f      	movs	r2, #15
 8005746:	fa02 f303 	lsl.w	r3, r2, r3
 800574a:	43db      	mvns	r3, r3
 800574c:	69ba      	ldr	r2, [r7, #24]
 800574e:	4013      	ands	r3, r2
 8005750:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	4a49      	ldr	r2, [pc, #292]	; (800587c <HAL_GPIO_Init+0x2f0>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d019      	beq.n	800578e <HAL_GPIO_Init+0x202>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a48      	ldr	r2, [pc, #288]	; (8005880 <HAL_GPIO_Init+0x2f4>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d013      	beq.n	800578a <HAL_GPIO_Init+0x1fe>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	4a47      	ldr	r2, [pc, #284]	; (8005884 <HAL_GPIO_Init+0x2f8>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d00d      	beq.n	8005786 <HAL_GPIO_Init+0x1fa>
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	4a46      	ldr	r2, [pc, #280]	; (8005888 <HAL_GPIO_Init+0x2fc>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d007      	beq.n	8005782 <HAL_GPIO_Init+0x1f6>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	4a45      	ldr	r2, [pc, #276]	; (800588c <HAL_GPIO_Init+0x300>)
 8005776:	4293      	cmp	r3, r2
 8005778:	d101      	bne.n	800577e <HAL_GPIO_Init+0x1f2>
 800577a:	2304      	movs	r3, #4
 800577c:	e008      	b.n	8005790 <HAL_GPIO_Init+0x204>
 800577e:	2307      	movs	r3, #7
 8005780:	e006      	b.n	8005790 <HAL_GPIO_Init+0x204>
 8005782:	2303      	movs	r3, #3
 8005784:	e004      	b.n	8005790 <HAL_GPIO_Init+0x204>
 8005786:	2302      	movs	r3, #2
 8005788:	e002      	b.n	8005790 <HAL_GPIO_Init+0x204>
 800578a:	2301      	movs	r3, #1
 800578c:	e000      	b.n	8005790 <HAL_GPIO_Init+0x204>
 800578e:	2300      	movs	r3, #0
 8005790:	69fa      	ldr	r2, [r7, #28]
 8005792:	f002 0203 	and.w	r2, r2, #3
 8005796:	0092      	lsls	r2, r2, #2
 8005798:	4093      	lsls	r3, r2
 800579a:	69ba      	ldr	r2, [r7, #24]
 800579c:	4313      	orrs	r3, r2
 800579e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80057a0:	4935      	ldr	r1, [pc, #212]	; (8005878 <HAL_GPIO_Init+0x2ec>)
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	089b      	lsrs	r3, r3, #2
 80057a6:	3302      	adds	r3, #2
 80057a8:	69ba      	ldr	r2, [r7, #24]
 80057aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80057ae:	4b38      	ldr	r3, [pc, #224]	; (8005890 <HAL_GPIO_Init+0x304>)
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057b4:	693b      	ldr	r3, [r7, #16]
 80057b6:	43db      	mvns	r3, r3
 80057b8:	69ba      	ldr	r2, [r7, #24]
 80057ba:	4013      	ands	r3, r2
 80057bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	685b      	ldr	r3, [r3, #4]
 80057c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d003      	beq.n	80057d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80057ca:	69ba      	ldr	r2, [r7, #24]
 80057cc:	693b      	ldr	r3, [r7, #16]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80057d2:	4a2f      	ldr	r2, [pc, #188]	; (8005890 <HAL_GPIO_Init+0x304>)
 80057d4:	69bb      	ldr	r3, [r7, #24]
 80057d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80057d8:	4b2d      	ldr	r3, [pc, #180]	; (8005890 <HAL_GPIO_Init+0x304>)
 80057da:	68db      	ldr	r3, [r3, #12]
 80057dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057de:	693b      	ldr	r3, [r7, #16]
 80057e0:	43db      	mvns	r3, r3
 80057e2:	69ba      	ldr	r2, [r7, #24]
 80057e4:	4013      	ands	r3, r2
 80057e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80057e8:	683b      	ldr	r3, [r7, #0]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d003      	beq.n	80057fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80057f4:	69ba      	ldr	r2, [r7, #24]
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	4313      	orrs	r3, r2
 80057fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80057fc:	4a24      	ldr	r2, [pc, #144]	; (8005890 <HAL_GPIO_Init+0x304>)
 80057fe:	69bb      	ldr	r3, [r7, #24]
 8005800:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005802:	4b23      	ldr	r3, [pc, #140]	; (8005890 <HAL_GPIO_Init+0x304>)
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005808:	693b      	ldr	r3, [r7, #16]
 800580a:	43db      	mvns	r3, r3
 800580c:	69ba      	ldr	r2, [r7, #24]
 800580e:	4013      	ands	r3, r2
 8005810:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	685b      	ldr	r3, [r3, #4]
 8005816:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800581a:	2b00      	cmp	r3, #0
 800581c:	d003      	beq.n	8005826 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800581e:	69ba      	ldr	r2, [r7, #24]
 8005820:	693b      	ldr	r3, [r7, #16]
 8005822:	4313      	orrs	r3, r2
 8005824:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005826:	4a1a      	ldr	r2, [pc, #104]	; (8005890 <HAL_GPIO_Init+0x304>)
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800582c:	4b18      	ldr	r3, [pc, #96]	; (8005890 <HAL_GPIO_Init+0x304>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005832:	693b      	ldr	r3, [r7, #16]
 8005834:	43db      	mvns	r3, r3
 8005836:	69ba      	ldr	r2, [r7, #24]
 8005838:	4013      	ands	r3, r2
 800583a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	685b      	ldr	r3, [r3, #4]
 8005840:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005844:	2b00      	cmp	r3, #0
 8005846:	d003      	beq.n	8005850 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005848:	69ba      	ldr	r2, [r7, #24]
 800584a:	693b      	ldr	r3, [r7, #16]
 800584c:	4313      	orrs	r3, r2
 800584e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005850:	4a0f      	ldr	r2, [pc, #60]	; (8005890 <HAL_GPIO_Init+0x304>)
 8005852:	69bb      	ldr	r3, [r7, #24]
 8005854:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005856:	69fb      	ldr	r3, [r7, #28]
 8005858:	3301      	adds	r3, #1
 800585a:	61fb      	str	r3, [r7, #28]
 800585c:	69fb      	ldr	r3, [r7, #28]
 800585e:	2b0f      	cmp	r3, #15
 8005860:	f67f aea2 	bls.w	80055a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005864:	bf00      	nop
 8005866:	bf00      	nop
 8005868:	3724      	adds	r7, #36	; 0x24
 800586a:	46bd      	mov	sp, r7
 800586c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005870:	4770      	bx	lr
 8005872:	bf00      	nop
 8005874:	40023800 	.word	0x40023800
 8005878:	40013800 	.word	0x40013800
 800587c:	40020000 	.word	0x40020000
 8005880:	40020400 	.word	0x40020400
 8005884:	40020800 	.word	0x40020800
 8005888:	40020c00 	.word	0x40020c00
 800588c:	40021000 	.word	0x40021000
 8005890:	40013c00 	.word	0x40013c00

08005894 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005894:	b480      	push	{r7}
 8005896:	b085      	sub	sp, #20
 8005898:	af00      	add	r7, sp, #0
 800589a:	6078      	str	r0, [r7, #4]
 800589c:	460b      	mov	r3, r1
 800589e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	691a      	ldr	r2, [r3, #16]
 80058a4:	887b      	ldrh	r3, [r7, #2]
 80058a6:	4013      	ands	r3, r2
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d002      	beq.n	80058b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80058ac:	2301      	movs	r3, #1
 80058ae:	73fb      	strb	r3, [r7, #15]
 80058b0:	e001      	b.n	80058b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80058b2:	2300      	movs	r3, #0
 80058b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80058b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80058b8:	4618      	mov	r0, r3
 80058ba:	3714      	adds	r7, #20
 80058bc:	46bd      	mov	sp, r7
 80058be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c2:	4770      	bx	lr

080058c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80058c4:	b480      	push	{r7}
 80058c6:	b083      	sub	sp, #12
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	460b      	mov	r3, r1
 80058ce:	807b      	strh	r3, [r7, #2]
 80058d0:	4613      	mov	r3, r2
 80058d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80058d4:	787b      	ldrb	r3, [r7, #1]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d003      	beq.n	80058e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80058da:	887a      	ldrh	r2, [r7, #2]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80058e0:	e003      	b.n	80058ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80058e2:	887b      	ldrh	r3, [r7, #2]
 80058e4:	041a      	lsls	r2, r3, #16
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	619a      	str	r2, [r3, #24]
}
 80058ea:	bf00      	nop
 80058ec:	370c      	adds	r7, #12
 80058ee:	46bd      	mov	sp, r7
 80058f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058f4:	4770      	bx	lr
	...

080058f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b082      	sub	sp, #8
 80058fc:	af00      	add	r7, sp, #0
 80058fe:	4603      	mov	r3, r0
 8005900:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005902:	4b08      	ldr	r3, [pc, #32]	; (8005924 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005904:	695a      	ldr	r2, [r3, #20]
 8005906:	88fb      	ldrh	r3, [r7, #6]
 8005908:	4013      	ands	r3, r2
 800590a:	2b00      	cmp	r3, #0
 800590c:	d006      	beq.n	800591c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800590e:	4a05      	ldr	r2, [pc, #20]	; (8005924 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005910:	88fb      	ldrh	r3, [r7, #6]
 8005912:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005914:	88fb      	ldrh	r3, [r7, #6]
 8005916:	4618      	mov	r0, r3
 8005918:	f7fc f9a0 	bl	8001c5c <HAL_GPIO_EXTI_Callback>
  }
}
 800591c:	bf00      	nop
 800591e:	3708      	adds	r7, #8
 8005920:	46bd      	mov	sp, r7
 8005922:	bd80      	pop	{r7, pc}
 8005924:	40013c00 	.word	0x40013c00

08005928 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b084      	sub	sp, #16
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d101      	bne.n	800593a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e12b      	b.n	8005b92 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005940:	b2db      	uxtb	r3, r3
 8005942:	2b00      	cmp	r3, #0
 8005944:	d106      	bne.n	8005954 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800594e:	6878      	ldr	r0, [r7, #4]
 8005950:	f7fe fda8 	bl	80044a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2224      	movs	r2, #36	; 0x24
 8005958:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	681a      	ldr	r2, [r3, #0]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f022 0201 	bic.w	r2, r2, #1
 800596a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681a      	ldr	r2, [r3, #0]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800597a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	681a      	ldr	r2, [r3, #0]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800598a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800598c:	f002 fe08 	bl	80085a0 <HAL_RCC_GetPCLK1Freq>
 8005990:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	685b      	ldr	r3, [r3, #4]
 8005996:	4a81      	ldr	r2, [pc, #516]	; (8005b9c <HAL_I2C_Init+0x274>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d807      	bhi.n	80059ac <HAL_I2C_Init+0x84>
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	4a80      	ldr	r2, [pc, #512]	; (8005ba0 <HAL_I2C_Init+0x278>)
 80059a0:	4293      	cmp	r3, r2
 80059a2:	bf94      	ite	ls
 80059a4:	2301      	movls	r3, #1
 80059a6:	2300      	movhi	r3, #0
 80059a8:	b2db      	uxtb	r3, r3
 80059aa:	e006      	b.n	80059ba <HAL_I2C_Init+0x92>
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	4a7d      	ldr	r2, [pc, #500]	; (8005ba4 <HAL_I2C_Init+0x27c>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	bf94      	ite	ls
 80059b4:	2301      	movls	r3, #1
 80059b6:	2300      	movhi	r3, #0
 80059b8:	b2db      	uxtb	r3, r3
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d001      	beq.n	80059c2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80059be:	2301      	movs	r3, #1
 80059c0:	e0e7      	b.n	8005b92 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	4a78      	ldr	r2, [pc, #480]	; (8005ba8 <HAL_I2C_Init+0x280>)
 80059c6:	fba2 2303 	umull	r2, r3, r2, r3
 80059ca:	0c9b      	lsrs	r3, r3, #18
 80059cc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	68ba      	ldr	r2, [r7, #8]
 80059de:	430a      	orrs	r2, r1
 80059e0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	6a1b      	ldr	r3, [r3, #32]
 80059e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	685b      	ldr	r3, [r3, #4]
 80059f0:	4a6a      	ldr	r2, [pc, #424]	; (8005b9c <HAL_I2C_Init+0x274>)
 80059f2:	4293      	cmp	r3, r2
 80059f4:	d802      	bhi.n	80059fc <HAL_I2C_Init+0xd4>
 80059f6:	68bb      	ldr	r3, [r7, #8]
 80059f8:	3301      	adds	r3, #1
 80059fa:	e009      	b.n	8005a10 <HAL_I2C_Init+0xe8>
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005a02:	fb02 f303 	mul.w	r3, r2, r3
 8005a06:	4a69      	ldr	r2, [pc, #420]	; (8005bac <HAL_I2C_Init+0x284>)
 8005a08:	fba2 2303 	umull	r2, r3, r2, r3
 8005a0c:	099b      	lsrs	r3, r3, #6
 8005a0e:	3301      	adds	r3, #1
 8005a10:	687a      	ldr	r2, [r7, #4]
 8005a12:	6812      	ldr	r2, [r2, #0]
 8005a14:	430b      	orrs	r3, r1
 8005a16:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	69db      	ldr	r3, [r3, #28]
 8005a1e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005a22:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	685b      	ldr	r3, [r3, #4]
 8005a2a:	495c      	ldr	r1, [pc, #368]	; (8005b9c <HAL_I2C_Init+0x274>)
 8005a2c:	428b      	cmp	r3, r1
 8005a2e:	d819      	bhi.n	8005a64 <HAL_I2C_Init+0x13c>
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	1e59      	subs	r1, r3, #1
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	685b      	ldr	r3, [r3, #4]
 8005a38:	005b      	lsls	r3, r3, #1
 8005a3a:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a3e:	1c59      	adds	r1, r3, #1
 8005a40:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005a44:	400b      	ands	r3, r1
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d00a      	beq.n	8005a60 <HAL_I2C_Init+0x138>
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	1e59      	subs	r1, r3, #1
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	005b      	lsls	r3, r3, #1
 8005a54:	fbb1 f3f3 	udiv	r3, r1, r3
 8005a58:	3301      	adds	r3, #1
 8005a5a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a5e:	e051      	b.n	8005b04 <HAL_I2C_Init+0x1dc>
 8005a60:	2304      	movs	r3, #4
 8005a62:	e04f      	b.n	8005b04 <HAL_I2C_Init+0x1dc>
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	689b      	ldr	r3, [r3, #8]
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d111      	bne.n	8005a90 <HAL_I2C_Init+0x168>
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	1e58      	subs	r0, r3, #1
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	6859      	ldr	r1, [r3, #4]
 8005a74:	460b      	mov	r3, r1
 8005a76:	005b      	lsls	r3, r3, #1
 8005a78:	440b      	add	r3, r1
 8005a7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a7e:	3301      	adds	r3, #1
 8005a80:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	bf0c      	ite	eq
 8005a88:	2301      	moveq	r3, #1
 8005a8a:	2300      	movne	r3, #0
 8005a8c:	b2db      	uxtb	r3, r3
 8005a8e:	e012      	b.n	8005ab6 <HAL_I2C_Init+0x18e>
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	1e58      	subs	r0, r3, #1
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	6859      	ldr	r1, [r3, #4]
 8005a98:	460b      	mov	r3, r1
 8005a9a:	009b      	lsls	r3, r3, #2
 8005a9c:	440b      	add	r3, r1
 8005a9e:	0099      	lsls	r1, r3, #2
 8005aa0:	440b      	add	r3, r1
 8005aa2:	fbb0 f3f3 	udiv	r3, r0, r3
 8005aa6:	3301      	adds	r3, #1
 8005aa8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	bf0c      	ite	eq
 8005ab0:	2301      	moveq	r3, #1
 8005ab2:	2300      	movne	r3, #0
 8005ab4:	b2db      	uxtb	r3, r3
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d001      	beq.n	8005abe <HAL_I2C_Init+0x196>
 8005aba:	2301      	movs	r3, #1
 8005abc:	e022      	b.n	8005b04 <HAL_I2C_Init+0x1dc>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	689b      	ldr	r3, [r3, #8]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d10e      	bne.n	8005ae4 <HAL_I2C_Init+0x1bc>
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	1e58      	subs	r0, r3, #1
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6859      	ldr	r1, [r3, #4]
 8005ace:	460b      	mov	r3, r1
 8005ad0:	005b      	lsls	r3, r3, #1
 8005ad2:	440b      	add	r3, r1
 8005ad4:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ad8:	3301      	adds	r3, #1
 8005ada:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ade:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005ae2:	e00f      	b.n	8005b04 <HAL_I2C_Init+0x1dc>
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	1e58      	subs	r0, r3, #1
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6859      	ldr	r1, [r3, #4]
 8005aec:	460b      	mov	r3, r1
 8005aee:	009b      	lsls	r3, r3, #2
 8005af0:	440b      	add	r3, r1
 8005af2:	0099      	lsls	r1, r3, #2
 8005af4:	440b      	add	r3, r1
 8005af6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005afa:	3301      	adds	r3, #1
 8005afc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005b00:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005b04:	6879      	ldr	r1, [r7, #4]
 8005b06:	6809      	ldr	r1, [r1, #0]
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	69da      	ldr	r2, [r3, #28]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a1b      	ldr	r3, [r3, #32]
 8005b1e:	431a      	orrs	r2, r3
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	430a      	orrs	r2, r1
 8005b26:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005b32:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	6911      	ldr	r1, [r2, #16]
 8005b3a:	687a      	ldr	r2, [r7, #4]
 8005b3c:	68d2      	ldr	r2, [r2, #12]
 8005b3e:	4311      	orrs	r1, r2
 8005b40:	687a      	ldr	r2, [r7, #4]
 8005b42:	6812      	ldr	r2, [r2, #0]
 8005b44:	430b      	orrs	r3, r1
 8005b46:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	695a      	ldr	r2, [r3, #20]
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	699b      	ldr	r3, [r3, #24]
 8005b5a:	431a      	orrs	r2, r3
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	430a      	orrs	r2, r1
 8005b62:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	681a      	ldr	r2, [r3, #0]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f042 0201 	orr.w	r2, r2, #1
 8005b72:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2220      	movs	r2, #32
 8005b7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2200      	movs	r2, #0
 8005b86:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005b90:	2300      	movs	r3, #0
}
 8005b92:	4618      	mov	r0, r3
 8005b94:	3710      	adds	r7, #16
 8005b96:	46bd      	mov	sp, r7
 8005b98:	bd80      	pop	{r7, pc}
 8005b9a:	bf00      	nop
 8005b9c:	000186a0 	.word	0x000186a0
 8005ba0:	001e847f 	.word	0x001e847f
 8005ba4:	003d08ff 	.word	0x003d08ff
 8005ba8:	431bde83 	.word	0x431bde83
 8005bac:	10624dd3 	.word	0x10624dd3

08005bb0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b088      	sub	sp, #32
 8005bb4:	af02      	add	r7, sp, #8
 8005bb6:	60f8      	str	r0, [r7, #12]
 8005bb8:	607a      	str	r2, [r7, #4]
 8005bba:	461a      	mov	r2, r3
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	817b      	strh	r3, [r7, #10]
 8005bc0:	4613      	mov	r3, r2
 8005bc2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005bc4:	f7fe ff90 	bl	8004ae8 <HAL_GetTick>
 8005bc8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005bca:	68fb      	ldr	r3, [r7, #12]
 8005bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	2b20      	cmp	r3, #32
 8005bd4:	f040 80e0 	bne.w	8005d98 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005bd8:	697b      	ldr	r3, [r7, #20]
 8005bda:	9300      	str	r3, [sp, #0]
 8005bdc:	2319      	movs	r3, #25
 8005bde:	2201      	movs	r2, #1
 8005be0:	4970      	ldr	r1, [pc, #448]	; (8005da4 <HAL_I2C_Master_Transmit+0x1f4>)
 8005be2:	68f8      	ldr	r0, [r7, #12]
 8005be4:	f001 fe98 	bl	8007918 <I2C_WaitOnFlagUntilTimeout>
 8005be8:	4603      	mov	r3, r0
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d001      	beq.n	8005bf2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005bee:	2302      	movs	r3, #2
 8005bf0:	e0d3      	b.n	8005d9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005bf8:	2b01      	cmp	r3, #1
 8005bfa:	d101      	bne.n	8005c00 <HAL_I2C_Master_Transmit+0x50>
 8005bfc:	2302      	movs	r3, #2
 8005bfe:	e0cc      	b.n	8005d9a <HAL_I2C_Master_Transmit+0x1ea>
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f003 0301 	and.w	r3, r3, #1
 8005c12:	2b01      	cmp	r3, #1
 8005c14:	d007      	beq.n	8005c26 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f042 0201 	orr.w	r2, r2, #1
 8005c24:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	681a      	ldr	r2, [r3, #0]
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c34:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	2221      	movs	r2, #33	; 0x21
 8005c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	2210      	movs	r2, #16
 8005c42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	687a      	ldr	r2, [r7, #4]
 8005c50:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	893a      	ldrh	r2, [r7, #8]
 8005c56:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c5c:	b29a      	uxth	r2, r3
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	4a50      	ldr	r2, [pc, #320]	; (8005da8 <HAL_I2C_Master_Transmit+0x1f8>)
 8005c66:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005c68:	8979      	ldrh	r1, [r7, #10]
 8005c6a:	697b      	ldr	r3, [r7, #20]
 8005c6c:	6a3a      	ldr	r2, [r7, #32]
 8005c6e:	68f8      	ldr	r0, [r7, #12]
 8005c70:	f001 fd28 	bl	80076c4 <I2C_MasterRequestWrite>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d001      	beq.n	8005c7e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e08d      	b.n	8005d9a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c7e:	2300      	movs	r3, #0
 8005c80:	613b      	str	r3, [r7, #16]
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	695b      	ldr	r3, [r3, #20]
 8005c88:	613b      	str	r3, [r7, #16]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	699b      	ldr	r3, [r3, #24]
 8005c90:	613b      	str	r3, [r7, #16]
 8005c92:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005c94:	e066      	b.n	8005d64 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c96:	697a      	ldr	r2, [r7, #20]
 8005c98:	6a39      	ldr	r1, [r7, #32]
 8005c9a:	68f8      	ldr	r0, [r7, #12]
 8005c9c:	f001 ff12 	bl	8007ac4 <I2C_WaitOnTXEFlagUntilTimeout>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d00d      	beq.n	8005cc2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005caa:	2b04      	cmp	r3, #4
 8005cac:	d107      	bne.n	8005cbe <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cbc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	e06b      	b.n	8005d9a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cc6:	781a      	ldrb	r2, [r3, #0]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd2:	1c5a      	adds	r2, r3, #1
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cdc:	b29b      	uxth	r3, r3
 8005cde:	3b01      	subs	r3, #1
 8005ce0:	b29a      	uxth	r2, r3
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cea:	3b01      	subs	r3, #1
 8005cec:	b29a      	uxth	r2, r3
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	695b      	ldr	r3, [r3, #20]
 8005cf8:	f003 0304 	and.w	r3, r3, #4
 8005cfc:	2b04      	cmp	r3, #4
 8005cfe:	d11b      	bne.n	8005d38 <HAL_I2C_Master_Transmit+0x188>
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	d017      	beq.n	8005d38 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d0c:	781a      	ldrb	r2, [r3, #0]
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d18:	1c5a      	adds	r2, r3, #1
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	3b01      	subs	r3, #1
 8005d26:	b29a      	uxth	r2, r3
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d30:	3b01      	subs	r3, #1
 8005d32:	b29a      	uxth	r2, r3
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d38:	697a      	ldr	r2, [r7, #20]
 8005d3a:	6a39      	ldr	r1, [r7, #32]
 8005d3c:	68f8      	ldr	r0, [r7, #12]
 8005d3e:	f001 ff02 	bl	8007b46 <I2C_WaitOnBTFFlagUntilTimeout>
 8005d42:	4603      	mov	r3, r0
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d00d      	beq.n	8005d64 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d4c:	2b04      	cmp	r3, #4
 8005d4e:	d107      	bne.n	8005d60 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	681a      	ldr	r2, [r3, #0]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d5e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005d60:	2301      	movs	r3, #1
 8005d62:	e01a      	b.n	8005d9a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d194      	bne.n	8005c96 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d7a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	2220      	movs	r2, #32
 8005d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2200      	movs	r2, #0
 8005d88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005d94:	2300      	movs	r3, #0
 8005d96:	e000      	b.n	8005d9a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005d98:	2302      	movs	r3, #2
  }
}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3718      	adds	r7, #24
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}
 8005da2:	bf00      	nop
 8005da4:	00100002 	.word	0x00100002
 8005da8:	ffff0000 	.word	0xffff0000

08005dac <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8005dac:	b480      	push	{r7}
 8005dae:	b087      	sub	sp, #28
 8005db0:	af00      	add	r7, sp, #0
 8005db2:	60f8      	str	r0, [r7, #12]
 8005db4:	607a      	str	r2, [r7, #4]
 8005db6:	461a      	mov	r2, r3
 8005db8:	460b      	mov	r3, r1
 8005dba:	817b      	strh	r3, [r7, #10]
 8005dbc:	4613      	mov	r3, r2
 8005dbe:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8005dc0:	2300      	movs	r3, #0
 8005dc2:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dca:	b2db      	uxtb	r3, r3
 8005dcc:	2b20      	cmp	r3, #32
 8005dce:	f040 8085 	bne.w	8005edc <HAL_I2C_Master_Transmit_IT+0x130>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005dd2:	4b46      	ldr	r3, [pc, #280]	; (8005eec <HAL_I2C_Master_Transmit_IT+0x140>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	08db      	lsrs	r3, r3, #3
 8005dd8:	4a45      	ldr	r2, [pc, #276]	; (8005ef0 <HAL_I2C_Master_Transmit_IT+0x144>)
 8005dda:	fba2 2303 	umull	r2, r3, r2, r3
 8005dde:	0a1a      	lsrs	r2, r3, #8
 8005de0:	4613      	mov	r3, r2
 8005de2:	009b      	lsls	r3, r3, #2
 8005de4:	4413      	add	r3, r2
 8005de6:	009a      	lsls	r2, r3, #2
 8005de8:	4413      	add	r3, r2
 8005dea:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	3b01      	subs	r3, #1
 8005df0:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d116      	bne.n	8005e26 <HAL_I2C_Master_Transmit_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2220      	movs	r2, #32
 8005e02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e12:	f043 0220 	orr.w	r2, r3, #32
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e22:	2301      	movs	r3, #1
 8005e24:	e05b      	b.n	8005ede <HAL_I2C_Master_Transmit_IT+0x132>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	699b      	ldr	r3, [r3, #24]
 8005e2c:	f003 0302 	and.w	r3, r3, #2
 8005e30:	2b02      	cmp	r3, #2
 8005e32:	d0db      	beq.n	8005dec <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e3a:	2b01      	cmp	r3, #1
 8005e3c:	d101      	bne.n	8005e42 <HAL_I2C_Master_Transmit_IT+0x96>
 8005e3e:	2302      	movs	r3, #2
 8005e40:	e04d      	b.n	8005ede <HAL_I2C_Master_Transmit_IT+0x132>
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2201      	movs	r2, #1
 8005e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f003 0301 	and.w	r3, r3, #1
 8005e54:	2b01      	cmp	r3, #1
 8005e56:	d007      	beq.n	8005e68 <HAL_I2C_Master_Transmit_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f042 0201 	orr.w	r2, r2, #1
 8005e66:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005e76:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2221      	movs	r2, #33	; 0x21
 8005e7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2210      	movs	r2, #16
 8005e84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2200      	movs	r2, #0
 8005e8c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	687a      	ldr	r2, [r7, #4]
 8005e92:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	893a      	ldrh	r2, [r7, #8]
 8005e98:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e9e:	b29a      	uxth	r2, r3
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	4a13      	ldr	r2, [pc, #76]	; (8005ef4 <HAL_I2C_Master_Transmit_IT+0x148>)
 8005ea8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8005eaa:	897a      	ldrh	r2, [r7, #10]
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005eb8:	68fb      	ldr	r3, [r7, #12]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	685a      	ldr	r2, [r3, #4]
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8005ec6:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ed6:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8005ed8:	2300      	movs	r3, #0
 8005eda:	e000      	b.n	8005ede <HAL_I2C_Master_Transmit_IT+0x132>
  }
  else
  {
    return HAL_BUSY;
 8005edc:	2302      	movs	r3, #2
  }
}
 8005ede:	4618      	mov	r0, r3
 8005ee0:	371c      	adds	r7, #28
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee8:	4770      	bx	lr
 8005eea:	bf00      	nop
 8005eec:	20000018 	.word	0x20000018
 8005ef0:	14f8b589 	.word	0x14f8b589
 8005ef4:	ffff0000 	.word	0xffff0000

08005ef8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b088      	sub	sp, #32
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005f00:	2300      	movs	r3, #0
 8005f02:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	685b      	ldr	r3, [r3, #4]
 8005f0a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f10:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005f18:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f20:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005f22:	7bfb      	ldrb	r3, [r7, #15]
 8005f24:	2b10      	cmp	r3, #16
 8005f26:	d003      	beq.n	8005f30 <HAL_I2C_EV_IRQHandler+0x38>
 8005f28:	7bfb      	ldrb	r3, [r7, #15]
 8005f2a:	2b40      	cmp	r3, #64	; 0x40
 8005f2c:	f040 80c1 	bne.w	80060b2 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	699b      	ldr	r3, [r3, #24]
 8005f36:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	695b      	ldr	r3, [r3, #20]
 8005f3e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8005f40:	69fb      	ldr	r3, [r7, #28]
 8005f42:	f003 0301 	and.w	r3, r3, #1
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d10d      	bne.n	8005f66 <HAL_I2C_EV_IRQHandler+0x6e>
 8005f4a:	693b      	ldr	r3, [r7, #16]
 8005f4c:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8005f50:	d003      	beq.n	8005f5a <HAL_I2C_EV_IRQHandler+0x62>
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8005f58:	d101      	bne.n	8005f5e <HAL_I2C_EV_IRQHandler+0x66>
 8005f5a:	2301      	movs	r3, #1
 8005f5c:	e000      	b.n	8005f60 <HAL_I2C_EV_IRQHandler+0x68>
 8005f5e:	2300      	movs	r3, #0
 8005f60:	2b01      	cmp	r3, #1
 8005f62:	f000 8132 	beq.w	80061ca <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f66:	69fb      	ldr	r3, [r7, #28]
 8005f68:	f003 0301 	and.w	r3, r3, #1
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d00c      	beq.n	8005f8a <HAL_I2C_EV_IRQHandler+0x92>
 8005f70:	697b      	ldr	r3, [r7, #20]
 8005f72:	0a5b      	lsrs	r3, r3, #9
 8005f74:	f003 0301 	and.w	r3, r3, #1
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d006      	beq.n	8005f8a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f001 fe84 	bl	8007c8a <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005f82:	6878      	ldr	r0, [r7, #4]
 8005f84:	f000 fd83 	bl	8006a8e <I2C_Master_SB>
 8005f88:	e092      	b.n	80060b0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005f8a:	69fb      	ldr	r3, [r7, #28]
 8005f8c:	08db      	lsrs	r3, r3, #3
 8005f8e:	f003 0301 	and.w	r3, r3, #1
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d009      	beq.n	8005faa <HAL_I2C_EV_IRQHandler+0xb2>
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	0a5b      	lsrs	r3, r3, #9
 8005f9a:	f003 0301 	and.w	r3, r3, #1
 8005f9e:	2b00      	cmp	r3, #0
 8005fa0:	d003      	beq.n	8005faa <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005fa2:	6878      	ldr	r0, [r7, #4]
 8005fa4:	f000 fdf9 	bl	8006b9a <I2C_Master_ADD10>
 8005fa8:	e082      	b.n	80060b0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	085b      	lsrs	r3, r3, #1
 8005fae:	f003 0301 	and.w	r3, r3, #1
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d009      	beq.n	8005fca <HAL_I2C_EV_IRQHandler+0xd2>
 8005fb6:	697b      	ldr	r3, [r7, #20]
 8005fb8:	0a5b      	lsrs	r3, r3, #9
 8005fba:	f003 0301 	and.w	r3, r3, #1
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d003      	beq.n	8005fca <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005fc2:	6878      	ldr	r0, [r7, #4]
 8005fc4:	f000 fe13 	bl	8006bee <I2C_Master_ADDR>
 8005fc8:	e072      	b.n	80060b0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8005fca:	69bb      	ldr	r3, [r7, #24]
 8005fcc:	089b      	lsrs	r3, r3, #2
 8005fce:	f003 0301 	and.w	r3, r3, #1
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d03b      	beq.n	800604e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005fe0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005fe4:	f000 80f3 	beq.w	80061ce <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005fe8:	69fb      	ldr	r3, [r7, #28]
 8005fea:	09db      	lsrs	r3, r3, #7
 8005fec:	f003 0301 	and.w	r3, r3, #1
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d00f      	beq.n	8006014 <HAL_I2C_EV_IRQHandler+0x11c>
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	0a9b      	lsrs	r3, r3, #10
 8005ff8:	f003 0301 	and.w	r3, r3, #1
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d009      	beq.n	8006014 <HAL_I2C_EV_IRQHandler+0x11c>
 8006000:	69fb      	ldr	r3, [r7, #28]
 8006002:	089b      	lsrs	r3, r3, #2
 8006004:	f003 0301 	and.w	r3, r3, #1
 8006008:	2b00      	cmp	r3, #0
 800600a:	d103      	bne.n	8006014 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800600c:	6878      	ldr	r0, [r7, #4]
 800600e:	f000 f9f3 	bl	80063f8 <I2C_MasterTransmit_TXE>
 8006012:	e04d      	b.n	80060b0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006014:	69fb      	ldr	r3, [r7, #28]
 8006016:	089b      	lsrs	r3, r3, #2
 8006018:	f003 0301 	and.w	r3, r3, #1
 800601c:	2b00      	cmp	r3, #0
 800601e:	f000 80d6 	beq.w	80061ce <HAL_I2C_EV_IRQHandler+0x2d6>
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	0a5b      	lsrs	r3, r3, #9
 8006026:	f003 0301 	and.w	r3, r3, #1
 800602a:	2b00      	cmp	r3, #0
 800602c:	f000 80cf 	beq.w	80061ce <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006030:	7bbb      	ldrb	r3, [r7, #14]
 8006032:	2b21      	cmp	r3, #33	; 0x21
 8006034:	d103      	bne.n	800603e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f000 fa7a 	bl	8006530 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800603c:	e0c7      	b.n	80061ce <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800603e:	7bfb      	ldrb	r3, [r7, #15]
 8006040:	2b40      	cmp	r3, #64	; 0x40
 8006042:	f040 80c4 	bne.w	80061ce <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006046:	6878      	ldr	r0, [r7, #4]
 8006048:	f000 fae8 	bl	800661c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800604c:	e0bf      	b.n	80061ce <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006058:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800605c:	f000 80b7 	beq.w	80061ce <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006060:	69fb      	ldr	r3, [r7, #28]
 8006062:	099b      	lsrs	r3, r3, #6
 8006064:	f003 0301 	and.w	r3, r3, #1
 8006068:	2b00      	cmp	r3, #0
 800606a:	d00f      	beq.n	800608c <HAL_I2C_EV_IRQHandler+0x194>
 800606c:	697b      	ldr	r3, [r7, #20]
 800606e:	0a9b      	lsrs	r3, r3, #10
 8006070:	f003 0301 	and.w	r3, r3, #1
 8006074:	2b00      	cmp	r3, #0
 8006076:	d009      	beq.n	800608c <HAL_I2C_EV_IRQHandler+0x194>
 8006078:	69fb      	ldr	r3, [r7, #28]
 800607a:	089b      	lsrs	r3, r3, #2
 800607c:	f003 0301 	and.w	r3, r3, #1
 8006080:	2b00      	cmp	r3, #0
 8006082:	d103      	bne.n	800608c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006084:	6878      	ldr	r0, [r7, #4]
 8006086:	f000 fb5d 	bl	8006744 <I2C_MasterReceive_RXNE>
 800608a:	e011      	b.n	80060b0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800608c:	69fb      	ldr	r3, [r7, #28]
 800608e:	089b      	lsrs	r3, r3, #2
 8006090:	f003 0301 	and.w	r3, r3, #1
 8006094:	2b00      	cmp	r3, #0
 8006096:	f000 809a 	beq.w	80061ce <HAL_I2C_EV_IRQHandler+0x2d6>
 800609a:	697b      	ldr	r3, [r7, #20]
 800609c:	0a5b      	lsrs	r3, r3, #9
 800609e:	f003 0301 	and.w	r3, r3, #1
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	f000 8093 	beq.w	80061ce <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	f000 fc06 	bl	80068ba <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80060ae:	e08e      	b.n	80061ce <HAL_I2C_EV_IRQHandler+0x2d6>
 80060b0:	e08d      	b.n	80061ce <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d004      	beq.n	80060c4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	695b      	ldr	r3, [r3, #20]
 80060c0:	61fb      	str	r3, [r7, #28]
 80060c2:	e007      	b.n	80060d4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	699b      	ldr	r3, [r3, #24]
 80060ca:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	695b      	ldr	r3, [r3, #20]
 80060d2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80060d4:	69fb      	ldr	r3, [r7, #28]
 80060d6:	085b      	lsrs	r3, r3, #1
 80060d8:	f003 0301 	and.w	r3, r3, #1
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d012      	beq.n	8006106 <HAL_I2C_EV_IRQHandler+0x20e>
 80060e0:	697b      	ldr	r3, [r7, #20]
 80060e2:	0a5b      	lsrs	r3, r3, #9
 80060e4:	f003 0301 	and.w	r3, r3, #1
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d00c      	beq.n	8006106 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d003      	beq.n	80060fc <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	699b      	ldr	r3, [r3, #24]
 80060fa:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80060fc:	69b9      	ldr	r1, [r7, #24]
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f000 ffc4 	bl	800708c <I2C_Slave_ADDR>
 8006104:	e066      	b.n	80061d4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006106:	69fb      	ldr	r3, [r7, #28]
 8006108:	091b      	lsrs	r3, r3, #4
 800610a:	f003 0301 	and.w	r3, r3, #1
 800610e:	2b00      	cmp	r3, #0
 8006110:	d009      	beq.n	8006126 <HAL_I2C_EV_IRQHandler+0x22e>
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	0a5b      	lsrs	r3, r3, #9
 8006116:	f003 0301 	and.w	r3, r3, #1
 800611a:	2b00      	cmp	r3, #0
 800611c:	d003      	beq.n	8006126 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800611e:	6878      	ldr	r0, [r7, #4]
 8006120:	f000 fffe 	bl	8007120 <I2C_Slave_STOPF>
 8006124:	e056      	b.n	80061d4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006126:	7bbb      	ldrb	r3, [r7, #14]
 8006128:	2b21      	cmp	r3, #33	; 0x21
 800612a:	d002      	beq.n	8006132 <HAL_I2C_EV_IRQHandler+0x23a>
 800612c:	7bbb      	ldrb	r3, [r7, #14]
 800612e:	2b29      	cmp	r3, #41	; 0x29
 8006130:	d125      	bne.n	800617e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006132:	69fb      	ldr	r3, [r7, #28]
 8006134:	09db      	lsrs	r3, r3, #7
 8006136:	f003 0301 	and.w	r3, r3, #1
 800613a:	2b00      	cmp	r3, #0
 800613c:	d00f      	beq.n	800615e <HAL_I2C_EV_IRQHandler+0x266>
 800613e:	697b      	ldr	r3, [r7, #20]
 8006140:	0a9b      	lsrs	r3, r3, #10
 8006142:	f003 0301 	and.w	r3, r3, #1
 8006146:	2b00      	cmp	r3, #0
 8006148:	d009      	beq.n	800615e <HAL_I2C_EV_IRQHandler+0x266>
 800614a:	69fb      	ldr	r3, [r7, #28]
 800614c:	089b      	lsrs	r3, r3, #2
 800614e:	f003 0301 	and.w	r3, r3, #1
 8006152:	2b00      	cmp	r3, #0
 8006154:	d103      	bne.n	800615e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f000 feda 	bl	8006f10 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800615c:	e039      	b.n	80061d2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	089b      	lsrs	r3, r3, #2
 8006162:	f003 0301 	and.w	r3, r3, #1
 8006166:	2b00      	cmp	r3, #0
 8006168:	d033      	beq.n	80061d2 <HAL_I2C_EV_IRQHandler+0x2da>
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	0a5b      	lsrs	r3, r3, #9
 800616e:	f003 0301 	and.w	r3, r3, #1
 8006172:	2b00      	cmp	r3, #0
 8006174:	d02d      	beq.n	80061d2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 ff07 	bl	8006f8a <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800617c:	e029      	b.n	80061d2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800617e:	69fb      	ldr	r3, [r7, #28]
 8006180:	099b      	lsrs	r3, r3, #6
 8006182:	f003 0301 	and.w	r3, r3, #1
 8006186:	2b00      	cmp	r3, #0
 8006188:	d00f      	beq.n	80061aa <HAL_I2C_EV_IRQHandler+0x2b2>
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	0a9b      	lsrs	r3, r3, #10
 800618e:	f003 0301 	and.w	r3, r3, #1
 8006192:	2b00      	cmp	r3, #0
 8006194:	d009      	beq.n	80061aa <HAL_I2C_EV_IRQHandler+0x2b2>
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	089b      	lsrs	r3, r3, #2
 800619a:	f003 0301 	and.w	r3, r3, #1
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d103      	bne.n	80061aa <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 80061a2:	6878      	ldr	r0, [r7, #4]
 80061a4:	f000 ff12 	bl	8006fcc <I2C_SlaveReceive_RXNE>
 80061a8:	e014      	b.n	80061d4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80061aa:	69fb      	ldr	r3, [r7, #28]
 80061ac:	089b      	lsrs	r3, r3, #2
 80061ae:	f003 0301 	and.w	r3, r3, #1
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d00e      	beq.n	80061d4 <HAL_I2C_EV_IRQHandler+0x2dc>
 80061b6:	697b      	ldr	r3, [r7, #20]
 80061b8:	0a5b      	lsrs	r3, r3, #9
 80061ba:	f003 0301 	and.w	r3, r3, #1
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d008      	beq.n	80061d4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f000 ff40 	bl	8007048 <I2C_SlaveReceive_BTF>
 80061c8:	e004      	b.n	80061d4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80061ca:	bf00      	nop
 80061cc:	e002      	b.n	80061d4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80061ce:	bf00      	nop
 80061d0:	e000      	b.n	80061d4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80061d2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80061d4:	3720      	adds	r7, #32
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}

080061da <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80061da:	b580      	push	{r7, lr}
 80061dc:	b08a      	sub	sp, #40	; 0x28
 80061de:	af00      	add	r7, sp, #0
 80061e0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	695b      	ldr	r3, [r3, #20]
 80061e8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	685b      	ldr	r3, [r3, #4]
 80061f0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80061f2:	2300      	movs	r3, #0
 80061f4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80061fc:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80061fe:	6a3b      	ldr	r3, [r7, #32]
 8006200:	0a1b      	lsrs	r3, r3, #8
 8006202:	f003 0301 	and.w	r3, r3, #1
 8006206:	2b00      	cmp	r3, #0
 8006208:	d00e      	beq.n	8006228 <HAL_I2C_ER_IRQHandler+0x4e>
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	0a1b      	lsrs	r3, r3, #8
 800620e:	f003 0301 	and.w	r3, r3, #1
 8006212:	2b00      	cmp	r3, #0
 8006214:	d008      	beq.n	8006228 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8006216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006218:	f043 0301 	orr.w	r3, r3, #1
 800621c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8006226:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006228:	6a3b      	ldr	r3, [r7, #32]
 800622a:	0a5b      	lsrs	r3, r3, #9
 800622c:	f003 0301 	and.w	r3, r3, #1
 8006230:	2b00      	cmp	r3, #0
 8006232:	d00e      	beq.n	8006252 <HAL_I2C_ER_IRQHandler+0x78>
 8006234:	69fb      	ldr	r3, [r7, #28]
 8006236:	0a1b      	lsrs	r3, r3, #8
 8006238:	f003 0301 	and.w	r3, r3, #1
 800623c:	2b00      	cmp	r3, #0
 800623e:	d008      	beq.n	8006252 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006242:	f043 0302 	orr.w	r3, r3, #2
 8006246:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8006250:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006252:	6a3b      	ldr	r3, [r7, #32]
 8006254:	0a9b      	lsrs	r3, r3, #10
 8006256:	f003 0301 	and.w	r3, r3, #1
 800625a:	2b00      	cmp	r3, #0
 800625c:	d03f      	beq.n	80062de <HAL_I2C_ER_IRQHandler+0x104>
 800625e:	69fb      	ldr	r3, [r7, #28]
 8006260:	0a1b      	lsrs	r3, r3, #8
 8006262:	f003 0301 	and.w	r3, r3, #1
 8006266:	2b00      	cmp	r3, #0
 8006268:	d039      	beq.n	80062de <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800626a:	7efb      	ldrb	r3, [r7, #27]
 800626c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006272:	b29b      	uxth	r3, r3
 8006274:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800627c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006282:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006284:	7ebb      	ldrb	r3, [r7, #26]
 8006286:	2b20      	cmp	r3, #32
 8006288:	d112      	bne.n	80062b0 <HAL_I2C_ER_IRQHandler+0xd6>
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	2b00      	cmp	r3, #0
 800628e:	d10f      	bne.n	80062b0 <HAL_I2C_ER_IRQHandler+0xd6>
 8006290:	7cfb      	ldrb	r3, [r7, #19]
 8006292:	2b21      	cmp	r3, #33	; 0x21
 8006294:	d008      	beq.n	80062a8 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8006296:	7cfb      	ldrb	r3, [r7, #19]
 8006298:	2b29      	cmp	r3, #41	; 0x29
 800629a:	d005      	beq.n	80062a8 <HAL_I2C_ER_IRQHandler+0xce>
 800629c:	7cfb      	ldrb	r3, [r7, #19]
 800629e:	2b28      	cmp	r3, #40	; 0x28
 80062a0:	d106      	bne.n	80062b0 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	2b21      	cmp	r3, #33	; 0x21
 80062a6:	d103      	bne.n	80062b0 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 80062a8:	6878      	ldr	r0, [r7, #4]
 80062aa:	f001 f869 	bl	8007380 <I2C_Slave_AF>
 80062ae:	e016      	b.n	80062de <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80062b8:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80062ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062bc:	f043 0304 	orr.w	r3, r3, #4
 80062c0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80062c2:	7efb      	ldrb	r3, [r7, #27]
 80062c4:	2b10      	cmp	r3, #16
 80062c6:	d002      	beq.n	80062ce <HAL_I2C_ER_IRQHandler+0xf4>
 80062c8:	7efb      	ldrb	r3, [r7, #27]
 80062ca:	2b40      	cmp	r3, #64	; 0x40
 80062cc:	d107      	bne.n	80062de <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80062dc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80062de:	6a3b      	ldr	r3, [r7, #32]
 80062e0:	0adb      	lsrs	r3, r3, #11
 80062e2:	f003 0301 	and.w	r3, r3, #1
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d00e      	beq.n	8006308 <HAL_I2C_ER_IRQHandler+0x12e>
 80062ea:	69fb      	ldr	r3, [r7, #28]
 80062ec:	0a1b      	lsrs	r3, r3, #8
 80062ee:	f003 0301 	and.w	r3, r3, #1
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d008      	beq.n	8006308 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80062f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f8:	f043 0308 	orr.w	r3, r3, #8
 80062fc:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80062fe:	687b      	ldr	r3, [r7, #4]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8006306:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8006308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800630a:	2b00      	cmp	r3, #0
 800630c:	d008      	beq.n	8006320 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006312:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006314:	431a      	orrs	r2, r3
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 800631a:	6878      	ldr	r0, [r7, #4]
 800631c:	f001 f8a0 	bl	8007460 <I2C_ITError>
  }
}
 8006320:	bf00      	nop
 8006322:	3728      	adds	r7, #40	; 0x28
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}

08006328 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006328:	b480      	push	{r7}
 800632a:	b083      	sub	sp, #12
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006330:	bf00      	nop
 8006332:	370c      	adds	r7, #12
 8006334:	46bd      	mov	sp, r7
 8006336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633a:	4770      	bx	lr

0800633c <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800633c:	b480      	push	{r7}
 800633e:	b083      	sub	sp, #12
 8006340:	af00      	add	r7, sp, #0
 8006342:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006344:	bf00      	nop
 8006346:	370c      	adds	r7, #12
 8006348:	46bd      	mov	sp, r7
 800634a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634e:	4770      	bx	lr

08006350 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006350:	b480      	push	{r7}
 8006352:	b083      	sub	sp, #12
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8006358:	bf00      	nop
 800635a:	370c      	adds	r7, #12
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr

08006364 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006364:	b480      	push	{r7}
 8006366:	b083      	sub	sp, #12
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800636c:	bf00      	nop
 800636e:	370c      	adds	r7, #12
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8006378:	b480      	push	{r7}
 800637a:	b083      	sub	sp, #12
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	460b      	mov	r3, r1
 8006382:	70fb      	strb	r3, [r7, #3]
 8006384:	4613      	mov	r3, r2
 8006386:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8006388:	bf00      	nop
 800638a:	370c      	adds	r7, #12
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr

08006394 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006394:	b480      	push	{r7}
 8006396:	b083      	sub	sp, #12
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 800639c:	bf00      	nop
 800639e:	370c      	adds	r7, #12
 80063a0:	46bd      	mov	sp, r7
 80063a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a6:	4770      	bx	lr

080063a8 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b083      	sub	sp, #12
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80063b0:	bf00      	nop
 80063b2:	370c      	adds	r7, #12
 80063b4:	46bd      	mov	sp, r7
 80063b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ba:	4770      	bx	lr

080063bc <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80063bc:	b480      	push	{r7}
 80063be:	b083      	sub	sp, #12
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80063c4:	bf00      	nop
 80063c6:	370c      	adds	r7, #12
 80063c8:	46bd      	mov	sp, r7
 80063ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ce:	4770      	bx	lr

080063d0 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b083      	sub	sp, #12
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80063d8:	bf00      	nop
 80063da:	370c      	adds	r7, #12
 80063dc:	46bd      	mov	sp, r7
 80063de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e2:	4770      	bx	lr

080063e4 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80063e4:	b480      	push	{r7}
 80063e6:	b083      	sub	sp, #12
 80063e8:	af00      	add	r7, sp, #0
 80063ea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80063ec:	bf00      	nop
 80063ee:	370c      	adds	r7, #12
 80063f0:	46bd      	mov	sp, r7
 80063f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f6:	4770      	bx	lr

080063f8 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80063f8:	b580      	push	{r7, lr}
 80063fa:	b084      	sub	sp, #16
 80063fc:	af00      	add	r7, sp, #0
 80063fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006406:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800640e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006414:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800641a:	2b00      	cmp	r3, #0
 800641c:	d150      	bne.n	80064c0 <I2C_MasterTransmit_TXE+0xc8>
 800641e:	7bfb      	ldrb	r3, [r7, #15]
 8006420:	2b21      	cmp	r3, #33	; 0x21
 8006422:	d14d      	bne.n	80064c0 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	2b08      	cmp	r3, #8
 8006428:	d01d      	beq.n	8006466 <I2C_MasterTransmit_TXE+0x6e>
 800642a:	68bb      	ldr	r3, [r7, #8]
 800642c:	2b20      	cmp	r3, #32
 800642e:	d01a      	beq.n	8006466 <I2C_MasterTransmit_TXE+0x6e>
 8006430:	68bb      	ldr	r3, [r7, #8]
 8006432:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006436:	d016      	beq.n	8006466 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	685a      	ldr	r2, [r3, #4]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006446:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2211      	movs	r2, #17
 800644c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2200      	movs	r2, #0
 8006452:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2220      	movs	r2, #32
 800645a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800645e:	6878      	ldr	r0, [r7, #4]
 8006460:	f7ff ff62 	bl	8006328 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006464:	e060      	b.n	8006528 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	685a      	ldr	r2, [r3, #4]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006474:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681a      	ldr	r2, [r3, #0]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006484:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2200      	movs	r2, #0
 800648a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2220      	movs	r2, #32
 8006490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800649a:	b2db      	uxtb	r3, r3
 800649c:	2b40      	cmp	r3, #64	; 0x40
 800649e:	d107      	bne.n	80064b0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2200      	movs	r2, #0
 80064a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80064a8:	6878      	ldr	r0, [r7, #4]
 80064aa:	f7ff ff7d 	bl	80063a8 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80064ae:	e03b      	b.n	8006528 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80064b8:	6878      	ldr	r0, [r7, #4]
 80064ba:	f7ff ff35 	bl	8006328 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80064be:	e033      	b.n	8006528 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 80064c0:	7bfb      	ldrb	r3, [r7, #15]
 80064c2:	2b21      	cmp	r3, #33	; 0x21
 80064c4:	d005      	beq.n	80064d2 <I2C_MasterTransmit_TXE+0xda>
 80064c6:	7bbb      	ldrb	r3, [r7, #14]
 80064c8:	2b40      	cmp	r3, #64	; 0x40
 80064ca:	d12d      	bne.n	8006528 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80064cc:	7bfb      	ldrb	r3, [r7, #15]
 80064ce:	2b22      	cmp	r3, #34	; 0x22
 80064d0:	d12a      	bne.n	8006528 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064d6:	b29b      	uxth	r3, r3
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d108      	bne.n	80064ee <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	685a      	ldr	r2, [r3, #4]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80064ea:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80064ec:	e01c      	b.n	8006528 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80064f4:	b2db      	uxtb	r3, r3
 80064f6:	2b40      	cmp	r3, #64	; 0x40
 80064f8:	d103      	bne.n	8006502 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f88e 	bl	800661c <I2C_MemoryTransmit_TXE_BTF>
}
 8006500:	e012      	b.n	8006528 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006506:	781a      	ldrb	r2, [r3, #0]
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006512:	1c5a      	adds	r2, r3, #1
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800651c:	b29b      	uxth	r3, r3
 800651e:	3b01      	subs	r3, #1
 8006520:	b29a      	uxth	r2, r3
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006526:	e7ff      	b.n	8006528 <I2C_MasterTransmit_TXE+0x130>
 8006528:	bf00      	nop
 800652a:	3710      	adds	r7, #16
 800652c:	46bd      	mov	sp, r7
 800652e:	bd80      	pop	{r7, pc}

08006530 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006530:	b580      	push	{r7, lr}
 8006532:	b084      	sub	sp, #16
 8006534:	af00      	add	r7, sp, #0
 8006536:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800653c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006544:	b2db      	uxtb	r3, r3
 8006546:	2b21      	cmp	r3, #33	; 0x21
 8006548:	d164      	bne.n	8006614 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800654e:	b29b      	uxth	r3, r3
 8006550:	2b00      	cmp	r3, #0
 8006552:	d012      	beq.n	800657a <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006558:	781a      	ldrb	r2, [r3, #0]
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006564:	1c5a      	adds	r2, r3, #1
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800656e:	b29b      	uxth	r3, r3
 8006570:	3b01      	subs	r3, #1
 8006572:	b29a      	uxth	r2, r3
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8006578:	e04c      	b.n	8006614 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	2b08      	cmp	r3, #8
 800657e:	d01d      	beq.n	80065bc <I2C_MasterTransmit_BTF+0x8c>
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2b20      	cmp	r3, #32
 8006584:	d01a      	beq.n	80065bc <I2C_MasterTransmit_BTF+0x8c>
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800658c:	d016      	beq.n	80065bc <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	685a      	ldr	r2, [r3, #4]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800659c:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2211      	movs	r2, #17
 80065a2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	2200      	movs	r2, #0
 80065a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2220      	movs	r2, #32
 80065b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80065b4:	6878      	ldr	r0, [r7, #4]
 80065b6:	f7ff feb7 	bl	8006328 <HAL_I2C_MasterTxCpltCallback>
}
 80065ba:	e02b      	b.n	8006614 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	685a      	ldr	r2, [r3, #4]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80065ca:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	681a      	ldr	r2, [r3, #0]
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065da:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2200      	movs	r2, #0
 80065e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	2220      	movs	r2, #32
 80065e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80065f0:	b2db      	uxtb	r3, r3
 80065f2:	2b40      	cmp	r3, #64	; 0x40
 80065f4:	d107      	bne.n	8006606 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	2200      	movs	r2, #0
 80065fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80065fe:	6878      	ldr	r0, [r7, #4]
 8006600:	f7ff fed2 	bl	80063a8 <HAL_I2C_MemTxCpltCallback>
}
 8006604:	e006      	b.n	8006614 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2200      	movs	r2, #0
 800660a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f7ff fe8a 	bl	8006328 <HAL_I2C_MasterTxCpltCallback>
}
 8006614:	bf00      	nop
 8006616:	3710      	adds	r7, #16
 8006618:	46bd      	mov	sp, r7
 800661a:	bd80      	pop	{r7, pc}

0800661c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800661c:	b580      	push	{r7, lr}
 800661e:	b084      	sub	sp, #16
 8006620:	af00      	add	r7, sp, #0
 8006622:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800662a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006630:	2b00      	cmp	r3, #0
 8006632:	d11d      	bne.n	8006670 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006638:	2b01      	cmp	r3, #1
 800663a:	d10b      	bne.n	8006654 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006640:	b2da      	uxtb	r2, r3
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800664c:	1c9a      	adds	r2, r3, #2
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8006652:	e073      	b.n	800673c <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006658:	b29b      	uxth	r3, r3
 800665a:	121b      	asrs	r3, r3, #8
 800665c:	b2da      	uxtb	r2, r3
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006668:	1c5a      	adds	r2, r3, #1
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800666e:	e065      	b.n	800673c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006674:	2b01      	cmp	r3, #1
 8006676:	d10b      	bne.n	8006690 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800667c:	b2da      	uxtb	r2, r3
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006688:	1c5a      	adds	r2, r3, #1
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	651a      	str	r2, [r3, #80]	; 0x50
}
 800668e:	e055      	b.n	800673c <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006694:	2b02      	cmp	r3, #2
 8006696:	d151      	bne.n	800673c <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8006698:	7bfb      	ldrb	r3, [r7, #15]
 800669a:	2b22      	cmp	r3, #34	; 0x22
 800669c:	d10d      	bne.n	80066ba <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	681a      	ldr	r2, [r3, #0]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066ac:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80066b2:	1c5a      	adds	r2, r3, #1
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80066b8:	e040      	b.n	800673c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066be:	b29b      	uxth	r3, r3
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d015      	beq.n	80066f0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 80066c4:	7bfb      	ldrb	r3, [r7, #15]
 80066c6:	2b21      	cmp	r3, #33	; 0x21
 80066c8:	d112      	bne.n	80066f0 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ce:	781a      	ldrb	r2, [r3, #0]
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066da:	1c5a      	adds	r2, r3, #1
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	3b01      	subs	r3, #1
 80066e8:	b29a      	uxth	r2, r3
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80066ee:	e025      	b.n	800673c <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80066f4:	b29b      	uxth	r3, r3
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d120      	bne.n	800673c <I2C_MemoryTransmit_TXE_BTF+0x120>
 80066fa:	7bfb      	ldrb	r3, [r7, #15]
 80066fc:	2b21      	cmp	r3, #33	; 0x21
 80066fe:	d11d      	bne.n	800673c <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	685a      	ldr	r2, [r3, #4]
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800670e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	681a      	ldr	r2, [r3, #0]
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800671e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	2200      	movs	r2, #0
 8006724:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2220      	movs	r2, #32
 800672a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2200      	movs	r2, #0
 8006732:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f7ff fe36 	bl	80063a8 <HAL_I2C_MemTxCpltCallback>
}
 800673c:	bf00      	nop
 800673e:	3710      	adds	r7, #16
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}

08006744 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006752:	b2db      	uxtb	r3, r3
 8006754:	2b22      	cmp	r3, #34	; 0x22
 8006756:	f040 80ac 	bne.w	80068b2 <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800675e:	b29b      	uxth	r3, r3
 8006760:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	2b03      	cmp	r3, #3
 8006766:	d921      	bls.n	80067ac <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	691a      	ldr	r2, [r3, #16]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006772:	b2d2      	uxtb	r2, r2
 8006774:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800677a:	1c5a      	adds	r2, r3, #1
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006784:	b29b      	uxth	r3, r3
 8006786:	3b01      	subs	r3, #1
 8006788:	b29a      	uxth	r2, r3
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006792:	b29b      	uxth	r3, r3
 8006794:	2b03      	cmp	r3, #3
 8006796:	f040 808c 	bne.w	80068b2 <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	685a      	ldr	r2, [r3, #4]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067a8:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80067aa:	e082      	b.n	80068b2 <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80067b0:	2b02      	cmp	r3, #2
 80067b2:	d075      	beq.n	80068a0 <I2C_MasterReceive_RXNE+0x15c>
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	2b01      	cmp	r3, #1
 80067b8:	d002      	beq.n	80067c0 <I2C_MasterReceive_RXNE+0x7c>
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d16f      	bne.n	80068a0 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80067c0:	6878      	ldr	r0, [r7, #4]
 80067c2:	f001 fa01 	bl	8007bc8 <I2C_WaitOnSTOPRequestThroughIT>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d142      	bne.n	8006852 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	681a      	ldr	r2, [r3, #0]
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80067da:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	685a      	ldr	r2, [r3, #4]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80067ea:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	691a      	ldr	r2, [r3, #16]
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067f6:	b2d2      	uxtb	r2, r2
 80067f8:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067fe:	1c5a      	adds	r2, r3, #1
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006808:	b29b      	uxth	r3, r3
 800680a:	3b01      	subs	r3, #1
 800680c:	b29a      	uxth	r2, r3
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2220      	movs	r2, #32
 8006816:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006820:	b2db      	uxtb	r3, r3
 8006822:	2b40      	cmp	r3, #64	; 0x40
 8006824:	d10a      	bne.n	800683c <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2200      	movs	r2, #0
 800682a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2200      	movs	r2, #0
 8006832:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f7ff fdc1 	bl	80063bc <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800683a:	e03a      	b.n	80068b2 <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2200      	movs	r2, #0
 8006840:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2212      	movs	r2, #18
 8006848:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800684a:	6878      	ldr	r0, [r7, #4]
 800684c:	f7ff fd76 	bl	800633c <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006850:	e02f      	b.n	80068b2 <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	685a      	ldr	r2, [r3, #4]
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006860:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	691a      	ldr	r2, [r3, #16]
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800686c:	b2d2      	uxtb	r2, r2
 800686e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006874:	1c5a      	adds	r2, r3, #1
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800687e:	b29b      	uxth	r3, r3
 8006880:	3b01      	subs	r3, #1
 8006882:	b29a      	uxth	r2, r3
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	2220      	movs	r2, #32
 800688c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	2200      	movs	r2, #0
 8006894:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f7ff fd99 	bl	80063d0 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800689e:	e008      	b.n	80068b2 <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	685a      	ldr	r2, [r3, #4]
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068ae:	605a      	str	r2, [r3, #4]
}
 80068b0:	e7ff      	b.n	80068b2 <I2C_MasterReceive_RXNE+0x16e>
 80068b2:	bf00      	nop
 80068b4:	3710      	adds	r7, #16
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}

080068ba <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80068ba:	b580      	push	{r7, lr}
 80068bc:	b084      	sub	sp, #16
 80068be:	af00      	add	r7, sp, #0
 80068c0:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80068c6:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	2b04      	cmp	r3, #4
 80068d0:	d11b      	bne.n	800690a <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	685a      	ldr	r2, [r3, #4]
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068e0:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	691a      	ldr	r2, [r3, #16]
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ec:	b2d2      	uxtb	r2, r2
 80068ee:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068f4:	1c5a      	adds	r2, r3, #1
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068fe:	b29b      	uxth	r3, r3
 8006900:	3b01      	subs	r3, #1
 8006902:	b29a      	uxth	r2, r3
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006908:	e0bd      	b.n	8006a86 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800690e:	b29b      	uxth	r3, r3
 8006910:	2b03      	cmp	r3, #3
 8006912:	d129      	bne.n	8006968 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	685a      	ldr	r2, [r3, #4]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006922:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	2b04      	cmp	r3, #4
 8006928:	d00a      	beq.n	8006940 <I2C_MasterReceive_BTF+0x86>
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	2b02      	cmp	r3, #2
 800692e:	d007      	beq.n	8006940 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	681a      	ldr	r2, [r3, #0]
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800693e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	691a      	ldr	r2, [r3, #16]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800694a:	b2d2      	uxtb	r2, r2
 800694c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006952:	1c5a      	adds	r2, r3, #1
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800695c:	b29b      	uxth	r3, r3
 800695e:	3b01      	subs	r3, #1
 8006960:	b29a      	uxth	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006966:	e08e      	b.n	8006a86 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800696c:	b29b      	uxth	r3, r3
 800696e:	2b02      	cmp	r3, #2
 8006970:	d176      	bne.n	8006a60 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	2b01      	cmp	r3, #1
 8006976:	d002      	beq.n	800697e <I2C_MasterReceive_BTF+0xc4>
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2b10      	cmp	r3, #16
 800697c:	d108      	bne.n	8006990 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	681a      	ldr	r2, [r3, #0]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800698c:	601a      	str	r2, [r3, #0]
 800698e:	e019      	b.n	80069c4 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2b04      	cmp	r3, #4
 8006994:	d002      	beq.n	800699c <I2C_MasterReceive_BTF+0xe2>
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	2b02      	cmp	r3, #2
 800699a:	d108      	bne.n	80069ae <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	681a      	ldr	r2, [r3, #0]
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80069aa:	601a      	str	r2, [r3, #0]
 80069ac:	e00a      	b.n	80069c4 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	2b10      	cmp	r3, #16
 80069b2:	d007      	beq.n	80069c4 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069c2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	691a      	ldr	r2, [r3, #16]
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ce:	b2d2      	uxtb	r2, r2
 80069d0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069d6:	1c5a      	adds	r2, r3, #1
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069e0:	b29b      	uxth	r3, r3
 80069e2:	3b01      	subs	r3, #1
 80069e4:	b29a      	uxth	r2, r3
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	691a      	ldr	r2, [r3, #16]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069f4:	b2d2      	uxtb	r2, r2
 80069f6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069fc:	1c5a      	adds	r2, r3, #1
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a06:	b29b      	uxth	r3, r3
 8006a08:	3b01      	subs	r3, #1
 8006a0a:	b29a      	uxth	r2, r3
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	685a      	ldr	r2, [r3, #4]
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8006a1e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2220      	movs	r2, #32
 8006a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a2e:	b2db      	uxtb	r3, r3
 8006a30:	2b40      	cmp	r3, #64	; 0x40
 8006a32:	d10a      	bne.n	8006a4a <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	2200      	movs	r2, #0
 8006a38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f7ff fcba 	bl	80063bc <HAL_I2C_MemRxCpltCallback>
}
 8006a48:	e01d      	b.n	8006a86 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2200      	movs	r2, #0
 8006a4e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2212      	movs	r2, #18
 8006a56:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f7ff fc6f 	bl	800633c <HAL_I2C_MasterRxCpltCallback>
}
 8006a5e:	e012      	b.n	8006a86 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	691a      	ldr	r2, [r3, #16]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a6a:	b2d2      	uxtb	r2, r2
 8006a6c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a72:	1c5a      	adds	r2, r3, #1
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	3b01      	subs	r3, #1
 8006a80:	b29a      	uxth	r2, r3
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006a86:	bf00      	nop
 8006a88:	3710      	adds	r7, #16
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	bd80      	pop	{r7, pc}

08006a8e <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006a8e:	b480      	push	{r7}
 8006a90:	b083      	sub	sp, #12
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006a9c:	b2db      	uxtb	r3, r3
 8006a9e:	2b40      	cmp	r3, #64	; 0x40
 8006aa0:	d117      	bne.n	8006ad2 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d109      	bne.n	8006abe <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aae:	b2db      	uxtb	r3, r3
 8006ab0:	461a      	mov	r2, r3
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006aba:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006abc:	e067      	b.n	8006b8e <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ac2:	b2db      	uxtb	r3, r3
 8006ac4:	f043 0301 	orr.w	r3, r3, #1
 8006ac8:	b2da      	uxtb	r2, r3
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	611a      	str	r2, [r3, #16]
}
 8006ad0:	e05d      	b.n	8006b8e <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	691b      	ldr	r3, [r3, #16]
 8006ad6:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ada:	d133      	bne.n	8006b44 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ae2:	b2db      	uxtb	r3, r3
 8006ae4:	2b21      	cmp	r3, #33	; 0x21
 8006ae6:	d109      	bne.n	8006afc <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aec:	b2db      	uxtb	r3, r3
 8006aee:	461a      	mov	r2, r3
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006af8:	611a      	str	r2, [r3, #16]
 8006afa:	e008      	b.n	8006b0e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b00:	b2db      	uxtb	r3, r3
 8006b02:	f043 0301 	orr.w	r3, r3, #1
 8006b06:	b2da      	uxtb	r2, r3
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d004      	beq.n	8006b20 <I2C_Master_SB+0x92>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d108      	bne.n	8006b32 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d032      	beq.n	8006b8e <I2C_Master_SB+0x100>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d02d      	beq.n	8006b8e <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	685a      	ldr	r2, [r3, #4]
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006b40:	605a      	str	r2, [r3, #4]
}
 8006b42:	e024      	b.n	8006b8e <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d10e      	bne.n	8006b6a <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b50:	b29b      	uxth	r3, r3
 8006b52:	11db      	asrs	r3, r3, #7
 8006b54:	b2db      	uxtb	r3, r3
 8006b56:	f003 0306 	and.w	r3, r3, #6
 8006b5a:	b2db      	uxtb	r3, r3
 8006b5c:	f063 030f 	orn	r3, r3, #15
 8006b60:	b2da      	uxtb	r2, r3
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	611a      	str	r2, [r3, #16]
}
 8006b68:	e011      	b.n	8006b8e <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b6e:	2b01      	cmp	r3, #1
 8006b70:	d10d      	bne.n	8006b8e <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b76:	b29b      	uxth	r3, r3
 8006b78:	11db      	asrs	r3, r3, #7
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	f003 0306 	and.w	r3, r3, #6
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	f063 030e 	orn	r3, r3, #14
 8006b86:	b2da      	uxtb	r2, r3
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	611a      	str	r2, [r3, #16]
}
 8006b8e:	bf00      	nop
 8006b90:	370c      	adds	r7, #12
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr

08006b9a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006b9a:	b480      	push	{r7}
 8006b9c:	b083      	sub	sp, #12
 8006b9e:	af00      	add	r7, sp, #0
 8006ba0:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ba6:	b2da      	uxtb	r2, r3
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d004      	beq.n	8006bc0 <I2C_Master_ADD10+0x26>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d108      	bne.n	8006bd2 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	d00c      	beq.n	8006be2 <I2C_Master_ADD10+0x48>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bcc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d007      	beq.n	8006be2 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	685a      	ldr	r2, [r3, #4]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006be0:	605a      	str	r2, [r3, #4]
  }
}
 8006be2:	bf00      	nop
 8006be4:	370c      	adds	r7, #12
 8006be6:	46bd      	mov	sp, r7
 8006be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bec:	4770      	bx	lr

08006bee <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006bee:	b480      	push	{r7}
 8006bf0:	b091      	sub	sp, #68	; 0x44
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006bfc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006c04:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c0a:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c12:	b2db      	uxtb	r3, r3
 8006c14:	2b22      	cmp	r3, #34	; 0x22
 8006c16:	f040 8169 	bne.w	8006eec <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d10f      	bne.n	8006c42 <I2C_Master_ADDR+0x54>
 8006c22:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006c26:	2b40      	cmp	r3, #64	; 0x40
 8006c28:	d10b      	bne.n	8006c42 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c2a:	2300      	movs	r3, #0
 8006c2c:	633b      	str	r3, [r7, #48]	; 0x30
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	695b      	ldr	r3, [r3, #20]
 8006c34:	633b      	str	r3, [r7, #48]	; 0x30
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	699b      	ldr	r3, [r3, #24]
 8006c3c:	633b      	str	r3, [r7, #48]	; 0x30
 8006c3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c40:	e160      	b.n	8006f04 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d11d      	bne.n	8006c86 <I2C_Master_ADDR+0x98>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	691b      	ldr	r3, [r3, #16]
 8006c4e:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006c52:	d118      	bne.n	8006c86 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c54:	2300      	movs	r3, #0
 8006c56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	695b      	ldr	r3, [r3, #20]
 8006c5e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	699b      	ldr	r3, [r3, #24]
 8006c66:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c68:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006c78:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006c7e:	1c5a      	adds	r2, r3, #1
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	651a      	str	r2, [r3, #80]	; 0x50
 8006c84:	e13e      	b.n	8006f04 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d113      	bne.n	8006cb8 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006c90:	2300      	movs	r3, #0
 8006c92:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	695b      	ldr	r3, [r3, #20]
 8006c9a:	62bb      	str	r3, [r7, #40]	; 0x28
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	699b      	ldr	r3, [r3, #24]
 8006ca2:	62bb      	str	r3, [r7, #40]	; 0x28
 8006ca4:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	681a      	ldr	r2, [r3, #0]
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cb4:	601a      	str	r2, [r3, #0]
 8006cb6:	e115      	b.n	8006ee4 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006cbc:	b29b      	uxth	r3, r3
 8006cbe:	2b01      	cmp	r3, #1
 8006cc0:	f040 808a 	bne.w	8006dd8 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006cc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cc6:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006cca:	d137      	bne.n	8006d3c <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	681a      	ldr	r2, [r3, #0]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cda:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ce6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006cea:	d113      	bne.n	8006d14 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	681a      	ldr	r2, [r3, #0]
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cfa:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	627b      	str	r3, [r7, #36]	; 0x24
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	695b      	ldr	r3, [r3, #20]
 8006d06:	627b      	str	r3, [r7, #36]	; 0x24
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	699b      	ldr	r3, [r3, #24]
 8006d0e:	627b      	str	r3, [r7, #36]	; 0x24
 8006d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d12:	e0e7      	b.n	8006ee4 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d14:	2300      	movs	r3, #0
 8006d16:	623b      	str	r3, [r7, #32]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	695b      	ldr	r3, [r3, #20]
 8006d1e:	623b      	str	r3, [r7, #32]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	699b      	ldr	r3, [r3, #24]
 8006d26:	623b      	str	r3, [r7, #32]
 8006d28:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	681a      	ldr	r2, [r3, #0]
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d38:	601a      	str	r2, [r3, #0]
 8006d3a:	e0d3      	b.n	8006ee4 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d3e:	2b08      	cmp	r3, #8
 8006d40:	d02e      	beq.n	8006da0 <I2C_Master_ADDR+0x1b2>
 8006d42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d44:	2b20      	cmp	r3, #32
 8006d46:	d02b      	beq.n	8006da0 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006d48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d4a:	2b12      	cmp	r3, #18
 8006d4c:	d102      	bne.n	8006d54 <I2C_Master_ADDR+0x166>
 8006d4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	d125      	bne.n	8006da0 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006d54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d56:	2b04      	cmp	r3, #4
 8006d58:	d00e      	beq.n	8006d78 <I2C_Master_ADDR+0x18a>
 8006d5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d5c:	2b02      	cmp	r3, #2
 8006d5e:	d00b      	beq.n	8006d78 <I2C_Master_ADDR+0x18a>
 8006d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d62:	2b10      	cmp	r3, #16
 8006d64:	d008      	beq.n	8006d78 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	681a      	ldr	r2, [r3, #0]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d74:	601a      	str	r2, [r3, #0]
 8006d76:	e007      	b.n	8006d88 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006d86:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d88:	2300      	movs	r3, #0
 8006d8a:	61fb      	str	r3, [r7, #28]
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	695b      	ldr	r3, [r3, #20]
 8006d92:	61fb      	str	r3, [r7, #28]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	699b      	ldr	r3, [r3, #24]
 8006d9a:	61fb      	str	r3, [r7, #28]
 8006d9c:	69fb      	ldr	r3, [r7, #28]
 8006d9e:	e0a1      	b.n	8006ee4 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681a      	ldr	r2, [r3, #0]
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006dae:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006db0:	2300      	movs	r3, #0
 8006db2:	61bb      	str	r3, [r7, #24]
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	695b      	ldr	r3, [r3, #20]
 8006dba:	61bb      	str	r3, [r7, #24]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	699b      	ldr	r3, [r3, #24]
 8006dc2:	61bb      	str	r3, [r7, #24]
 8006dc4:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	681a      	ldr	r2, [r3, #0]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dd4:	601a      	str	r2, [r3, #0]
 8006dd6:	e085      	b.n	8006ee4 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	2b02      	cmp	r3, #2
 8006de0:	d14d      	bne.n	8006e7e <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006de2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006de4:	2b04      	cmp	r3, #4
 8006de6:	d016      	beq.n	8006e16 <I2C_Master_ADDR+0x228>
 8006de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006dea:	2b02      	cmp	r3, #2
 8006dec:	d013      	beq.n	8006e16 <I2C_Master_ADDR+0x228>
 8006dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006df0:	2b10      	cmp	r3, #16
 8006df2:	d010      	beq.n	8006e16 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	681a      	ldr	r2, [r3, #0]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006e02:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	681a      	ldr	r2, [r3, #0]
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006e12:	601a      	str	r2, [r3, #0]
 8006e14:	e007      	b.n	8006e26 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006e24:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e30:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e34:	d117      	bne.n	8006e66 <I2C_Master_ADDR+0x278>
 8006e36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e38:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006e3c:	d00b      	beq.n	8006e56 <I2C_Master_ADDR+0x268>
 8006e3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e40:	2b01      	cmp	r3, #1
 8006e42:	d008      	beq.n	8006e56 <I2C_Master_ADDR+0x268>
 8006e44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e46:	2b08      	cmp	r3, #8
 8006e48:	d005      	beq.n	8006e56 <I2C_Master_ADDR+0x268>
 8006e4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e4c:	2b10      	cmp	r3, #16
 8006e4e:	d002      	beq.n	8006e56 <I2C_Master_ADDR+0x268>
 8006e50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006e52:	2b20      	cmp	r3, #32
 8006e54:	d107      	bne.n	8006e66 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	685a      	ldr	r2, [r3, #4]
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006e64:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e66:	2300      	movs	r3, #0
 8006e68:	617b      	str	r3, [r7, #20]
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	695b      	ldr	r3, [r3, #20]
 8006e70:	617b      	str	r3, [r7, #20]
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	699b      	ldr	r3, [r3, #24]
 8006e78:	617b      	str	r3, [r7, #20]
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	e032      	b.n	8006ee4 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006e8c:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e98:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e9c:	d117      	bne.n	8006ece <I2C_Master_ADDR+0x2e0>
 8006e9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ea0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006ea4:	d00b      	beq.n	8006ebe <I2C_Master_ADDR+0x2d0>
 8006ea6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	d008      	beq.n	8006ebe <I2C_Master_ADDR+0x2d0>
 8006eac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eae:	2b08      	cmp	r3, #8
 8006eb0:	d005      	beq.n	8006ebe <I2C_Master_ADDR+0x2d0>
 8006eb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eb4:	2b10      	cmp	r3, #16
 8006eb6:	d002      	beq.n	8006ebe <I2C_Master_ADDR+0x2d0>
 8006eb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006eba:	2b20      	cmp	r3, #32
 8006ebc:	d107      	bne.n	8006ece <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	685a      	ldr	r2, [r3, #4]
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006ecc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006ece:	2300      	movs	r3, #0
 8006ed0:	613b      	str	r3, [r7, #16]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	695b      	ldr	r3, [r3, #20]
 8006ed8:	613b      	str	r3, [r7, #16]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	699b      	ldr	r3, [r3, #24]
 8006ee0:	613b      	str	r3, [r7, #16]
 8006ee2:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006eea:	e00b      	b.n	8006f04 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006eec:	2300      	movs	r3, #0
 8006eee:	60fb      	str	r3, [r7, #12]
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	695b      	ldr	r3, [r3, #20]
 8006ef6:	60fb      	str	r3, [r7, #12]
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	699b      	ldr	r3, [r3, #24]
 8006efe:	60fb      	str	r3, [r7, #12]
 8006f00:	68fb      	ldr	r3, [r7, #12]
}
 8006f02:	e7ff      	b.n	8006f04 <I2C_Master_ADDR+0x316>
 8006f04:	bf00      	nop
 8006f06:	3744      	adds	r7, #68	; 0x44
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr

08006f10 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b084      	sub	sp, #16
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f1e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f24:	b29b      	uxth	r3, r3
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d02b      	beq.n	8006f82 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f2e:	781a      	ldrb	r2, [r3, #0]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f3a:	1c5a      	adds	r2, r3, #1
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f44:	b29b      	uxth	r3, r3
 8006f46:	3b01      	subs	r3, #1
 8006f48:	b29a      	uxth	r2, r3
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f52:	b29b      	uxth	r3, r3
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d114      	bne.n	8006f82 <I2C_SlaveTransmit_TXE+0x72>
 8006f58:	7bfb      	ldrb	r3, [r7, #15]
 8006f5a:	2b29      	cmp	r3, #41	; 0x29
 8006f5c:	d111      	bne.n	8006f82 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	685a      	ldr	r2, [r3, #4]
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006f6c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	2221      	movs	r2, #33	; 0x21
 8006f72:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2228      	movs	r2, #40	; 0x28
 8006f78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	f7ff f9e7 	bl	8006350 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006f82:	bf00      	nop
 8006f84:	3710      	adds	r7, #16
 8006f86:	46bd      	mov	sp, r7
 8006f88:	bd80      	pop	{r7, pc}

08006f8a <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006f8a:	b480      	push	{r7}
 8006f8c:	b083      	sub	sp, #12
 8006f8e:	af00      	add	r7, sp, #0
 8006f90:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f96:	b29b      	uxth	r3, r3
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d011      	beq.n	8006fc0 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fa0:	781a      	ldrb	r2, [r3, #0]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fac:	1c5a      	adds	r2, r3, #1
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fb6:	b29b      	uxth	r3, r3
 8006fb8:	3b01      	subs	r3, #1
 8006fba:	b29a      	uxth	r2, r3
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8006fc0:	bf00      	nop
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fca:	4770      	bx	lr

08006fcc <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006fcc:	b580      	push	{r7, lr}
 8006fce:	b084      	sub	sp, #16
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fda:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d02c      	beq.n	8007040 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	691a      	ldr	r2, [r3, #16]
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff0:	b2d2      	uxtb	r2, r2
 8006ff2:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ff8:	1c5a      	adds	r2, r3, #1
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007002:	b29b      	uxth	r3, r3
 8007004:	3b01      	subs	r3, #1
 8007006:	b29a      	uxth	r2, r3
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007010:	b29b      	uxth	r3, r3
 8007012:	2b00      	cmp	r3, #0
 8007014:	d114      	bne.n	8007040 <I2C_SlaveReceive_RXNE+0x74>
 8007016:	7bfb      	ldrb	r3, [r7, #15]
 8007018:	2b2a      	cmp	r3, #42	; 0x2a
 800701a:	d111      	bne.n	8007040 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	685a      	ldr	r2, [r3, #4]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800702a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2222      	movs	r2, #34	; 0x22
 8007030:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	2228      	movs	r2, #40	; 0x28
 8007036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f7ff f992 	bl	8006364 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007040:	bf00      	nop
 8007042:	3710      	adds	r7, #16
 8007044:	46bd      	mov	sp, r7
 8007046:	bd80      	pop	{r7, pc}

08007048 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007048:	b480      	push	{r7}
 800704a:	b083      	sub	sp, #12
 800704c:	af00      	add	r7, sp, #0
 800704e:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007054:	b29b      	uxth	r3, r3
 8007056:	2b00      	cmp	r3, #0
 8007058:	d012      	beq.n	8007080 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	691a      	ldr	r2, [r3, #16]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007064:	b2d2      	uxtb	r2, r2
 8007066:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800706c:	1c5a      	adds	r2, r3, #1
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007076:	b29b      	uxth	r3, r3
 8007078:	3b01      	subs	r3, #1
 800707a:	b29a      	uxth	r2, r3
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007080:	bf00      	nop
 8007082:	370c      	adds	r7, #12
 8007084:	46bd      	mov	sp, r7
 8007086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708a:	4770      	bx	lr

0800708c <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 800708c:	b580      	push	{r7, lr}
 800708e:	b084      	sub	sp, #16
 8007090:	af00      	add	r7, sp, #0
 8007092:	6078      	str	r0, [r7, #4]
 8007094:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007096:	2300      	movs	r3, #0
 8007098:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070a0:	b2db      	uxtb	r3, r3
 80070a2:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80070a6:	2b28      	cmp	r3, #40	; 0x28
 80070a8:	d127      	bne.n	80070fa <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	685a      	ldr	r2, [r3, #4]
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80070b8:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	089b      	lsrs	r3, r3, #2
 80070be:	f003 0301 	and.w	r3, r3, #1
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	d101      	bne.n	80070ca <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80070c6:	2301      	movs	r3, #1
 80070c8:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	09db      	lsrs	r3, r3, #7
 80070ce:	f003 0301 	and.w	r3, r3, #1
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d103      	bne.n	80070de <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	68db      	ldr	r3, [r3, #12]
 80070da:	81bb      	strh	r3, [r7, #12]
 80070dc:	e002      	b.n	80070e4 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	699b      	ldr	r3, [r3, #24]
 80070e2:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	2200      	movs	r2, #0
 80070e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80070ec:	89ba      	ldrh	r2, [r7, #12]
 80070ee:	7bfb      	ldrb	r3, [r7, #15]
 80070f0:	4619      	mov	r1, r3
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f7ff f940 	bl	8006378 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80070f8:	e00e      	b.n	8007118 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80070fa:	2300      	movs	r3, #0
 80070fc:	60bb      	str	r3, [r7, #8]
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	695b      	ldr	r3, [r3, #20]
 8007104:	60bb      	str	r3, [r7, #8]
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	699b      	ldr	r3, [r3, #24]
 800710c:	60bb      	str	r3, [r7, #8]
 800710e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	2200      	movs	r2, #0
 8007114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8007118:	bf00      	nop
 800711a:	3710      	adds	r7, #16
 800711c:	46bd      	mov	sp, r7
 800711e:	bd80      	pop	{r7, pc}

08007120 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007120:	b580      	push	{r7, lr}
 8007122:	b084      	sub	sp, #16
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800712e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	685a      	ldr	r2, [r3, #4]
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800713e:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007140:	2300      	movs	r3, #0
 8007142:	60bb      	str	r3, [r7, #8]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	695b      	ldr	r3, [r3, #20]
 800714a:	60bb      	str	r3, [r7, #8]
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	681a      	ldr	r2, [r3, #0]
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	681b      	ldr	r3, [r3, #0]
 8007156:	f042 0201 	orr.w	r2, r2, #1
 800715a:	601a      	str	r2, [r3, #0]
 800715c:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800716c:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007178:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800717c:	d172      	bne.n	8007264 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800717e:	7bfb      	ldrb	r3, [r7, #15]
 8007180:	2b22      	cmp	r3, #34	; 0x22
 8007182:	d002      	beq.n	800718a <I2C_Slave_STOPF+0x6a>
 8007184:	7bfb      	ldrb	r3, [r7, #15]
 8007186:	2b2a      	cmp	r3, #42	; 0x2a
 8007188:	d135      	bne.n	80071f6 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	b29a      	uxth	r2, r3
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800719c:	b29b      	uxth	r3, r3
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d005      	beq.n	80071ae <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071a6:	f043 0204 	orr.w	r2, r3, #4
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	681b      	ldr	r3, [r3, #0]
 80071b2:	685a      	ldr	r2, [r3, #4]
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80071bc:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071c2:	4618      	mov	r0, r3
 80071c4:	f7fe f8f4 	bl	80053b0 <HAL_DMA_GetState>
 80071c8:	4603      	mov	r3, r0
 80071ca:	2b01      	cmp	r3, #1
 80071cc:	d049      	beq.n	8007262 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071d2:	4a69      	ldr	r2, [pc, #420]	; (8007378 <I2C_Slave_STOPF+0x258>)
 80071d4:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071da:	4618      	mov	r0, r3
 80071dc:	f7fd ff3c 	bl	8005058 <HAL_DMA_Abort_IT>
 80071e0:	4603      	mov	r3, r0
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d03d      	beq.n	8007262 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80071ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071ec:	687a      	ldr	r2, [r7, #4]
 80071ee:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80071f0:	4610      	mov	r0, r2
 80071f2:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80071f4:	e035      	b.n	8007262 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	685b      	ldr	r3, [r3, #4]
 80071fe:	b29a      	uxth	r2, r3
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007208:	b29b      	uxth	r3, r3
 800720a:	2b00      	cmp	r3, #0
 800720c:	d005      	beq.n	800721a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007212:	f043 0204 	orr.w	r2, r3, #4
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	685a      	ldr	r2, [r3, #4]
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007228:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800722e:	4618      	mov	r0, r3
 8007230:	f7fe f8be 	bl	80053b0 <HAL_DMA_GetState>
 8007234:	4603      	mov	r3, r0
 8007236:	2b01      	cmp	r3, #1
 8007238:	d014      	beq.n	8007264 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800723e:	4a4e      	ldr	r2, [pc, #312]	; (8007378 <I2C_Slave_STOPF+0x258>)
 8007240:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007246:	4618      	mov	r0, r3
 8007248:	f7fd ff06 	bl	8005058 <HAL_DMA_Abort_IT>
 800724c:	4603      	mov	r3, r0
 800724e:	2b00      	cmp	r3, #0
 8007250:	d008      	beq.n	8007264 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007256:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007258:	687a      	ldr	r2, [r7, #4]
 800725a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800725c:	4610      	mov	r0, r2
 800725e:	4798      	blx	r3
 8007260:	e000      	b.n	8007264 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007262:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007268:	b29b      	uxth	r3, r3
 800726a:	2b00      	cmp	r3, #0
 800726c:	d03e      	beq.n	80072ec <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	695b      	ldr	r3, [r3, #20]
 8007274:	f003 0304 	and.w	r3, r3, #4
 8007278:	2b04      	cmp	r3, #4
 800727a:	d112      	bne.n	80072a2 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	691a      	ldr	r2, [r3, #16]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007286:	b2d2      	uxtb	r2, r2
 8007288:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800728e:	1c5a      	adds	r2, r3, #1
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007298:	b29b      	uxth	r3, r3
 800729a:	3b01      	subs	r3, #1
 800729c:	b29a      	uxth	r2, r3
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	695b      	ldr	r3, [r3, #20]
 80072a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80072ac:	2b40      	cmp	r3, #64	; 0x40
 80072ae:	d112      	bne.n	80072d6 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	691a      	ldr	r2, [r3, #16]
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072ba:	b2d2      	uxtb	r2, r2
 80072bc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072c2:	1c5a      	adds	r2, r3, #1
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072cc:	b29b      	uxth	r3, r3
 80072ce:	3b01      	subs	r3, #1
 80072d0:	b29a      	uxth	r2, r3
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072da:	b29b      	uxth	r3, r3
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d005      	beq.n	80072ec <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072e4:	f043 0204 	orr.w	r2, r3, #4
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072f0:	2b00      	cmp	r3, #0
 80072f2:	d003      	beq.n	80072fc <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80072f4:	6878      	ldr	r0, [r7, #4]
 80072f6:	f000 f8b3 	bl	8007460 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80072fa:	e039      	b.n	8007370 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80072fc:	7bfb      	ldrb	r3, [r7, #15]
 80072fe:	2b2a      	cmp	r3, #42	; 0x2a
 8007300:	d109      	bne.n	8007316 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2228      	movs	r2, #40	; 0x28
 800730c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007310:	6878      	ldr	r0, [r7, #4]
 8007312:	f7ff f827 	bl	8006364 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800731c:	b2db      	uxtb	r3, r3
 800731e:	2b28      	cmp	r3, #40	; 0x28
 8007320:	d111      	bne.n	8007346 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	4a15      	ldr	r2, [pc, #84]	; (800737c <I2C_Slave_STOPF+0x25c>)
 8007326:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2200      	movs	r2, #0
 800732c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2220      	movs	r2, #32
 8007332:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2200      	movs	r2, #0
 800733a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 800733e:	6878      	ldr	r0, [r7, #4]
 8007340:	f7ff f828 	bl	8006394 <HAL_I2C_ListenCpltCallback>
}
 8007344:	e014      	b.n	8007370 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800734a:	2b22      	cmp	r3, #34	; 0x22
 800734c:	d002      	beq.n	8007354 <I2C_Slave_STOPF+0x234>
 800734e:	7bfb      	ldrb	r3, [r7, #15]
 8007350:	2b22      	cmp	r3, #34	; 0x22
 8007352:	d10d      	bne.n	8007370 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2200      	movs	r2, #0
 8007358:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	2220      	movs	r2, #32
 800735e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	2200      	movs	r2, #0
 8007366:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800736a:	6878      	ldr	r0, [r7, #4]
 800736c:	f7fe fffa 	bl	8006364 <HAL_I2C_SlaveRxCpltCallback>
}
 8007370:	bf00      	nop
 8007372:	3710      	adds	r7, #16
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}
 8007378:	080077c9 	.word	0x080077c9
 800737c:	ffff0000 	.word	0xffff0000

08007380 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007380:	b580      	push	{r7, lr}
 8007382:	b084      	sub	sp, #16
 8007384:	af00      	add	r7, sp, #0
 8007386:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800738e:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007394:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	2b08      	cmp	r3, #8
 800739a:	d002      	beq.n	80073a2 <I2C_Slave_AF+0x22>
 800739c:	68bb      	ldr	r3, [r7, #8]
 800739e:	2b20      	cmp	r3, #32
 80073a0:	d129      	bne.n	80073f6 <I2C_Slave_AF+0x76>
 80073a2:	7bfb      	ldrb	r3, [r7, #15]
 80073a4:	2b28      	cmp	r3, #40	; 0x28
 80073a6:	d126      	bne.n	80073f6 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	4a2c      	ldr	r2, [pc, #176]	; (800745c <I2C_Slave_AF+0xdc>)
 80073ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	685a      	ldr	r2, [r3, #4]
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80073bc:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80073c6:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80073d6:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	2200      	movs	r2, #0
 80073dc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2220      	movs	r2, #32
 80073e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2200      	movs	r2, #0
 80073ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80073ee:	6878      	ldr	r0, [r7, #4]
 80073f0:	f7fe ffd0 	bl	8006394 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80073f4:	e02e      	b.n	8007454 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80073f6:	7bfb      	ldrb	r3, [r7, #15]
 80073f8:	2b21      	cmp	r3, #33	; 0x21
 80073fa:	d126      	bne.n	800744a <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	4a17      	ldr	r2, [pc, #92]	; (800745c <I2C_Slave_AF+0xdc>)
 8007400:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	2221      	movs	r2, #33	; 0x21
 8007406:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2220      	movs	r2, #32
 800740c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2200      	movs	r2, #0
 8007414:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	685a      	ldr	r2, [r3, #4]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007426:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007430:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	681a      	ldr	r2, [r3, #0]
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007440:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f7fe ff84 	bl	8006350 <HAL_I2C_SlaveTxCpltCallback>
}
 8007448:	e004      	b.n	8007454 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007452:	615a      	str	r2, [r3, #20]
}
 8007454:	bf00      	nop
 8007456:	3710      	adds	r7, #16
 8007458:	46bd      	mov	sp, r7
 800745a:	bd80      	pop	{r7, pc}
 800745c:	ffff0000 	.word	0xffff0000

08007460 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b084      	sub	sp, #16
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800746e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007476:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007478:	7bbb      	ldrb	r3, [r7, #14]
 800747a:	2b10      	cmp	r3, #16
 800747c:	d002      	beq.n	8007484 <I2C_ITError+0x24>
 800747e:	7bbb      	ldrb	r3, [r7, #14]
 8007480:	2b40      	cmp	r3, #64	; 0x40
 8007482:	d10a      	bne.n	800749a <I2C_ITError+0x3a>
 8007484:	7bfb      	ldrb	r3, [r7, #15]
 8007486:	2b22      	cmp	r3, #34	; 0x22
 8007488:	d107      	bne.n	800749a <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	681a      	ldr	r2, [r3, #0]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007498:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800749a:	7bfb      	ldrb	r3, [r7, #15]
 800749c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80074a0:	2b28      	cmp	r3, #40	; 0x28
 80074a2:	d107      	bne.n	80074b4 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	2228      	movs	r2, #40	; 0x28
 80074ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80074b2:	e015      	b.n	80074e0 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074c2:	d00a      	beq.n	80074da <I2C_ITError+0x7a>
 80074c4:	7bfb      	ldrb	r3, [r7, #15]
 80074c6:	2b60      	cmp	r3, #96	; 0x60
 80074c8:	d007      	beq.n	80074da <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	2220      	movs	r2, #32
 80074ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2200      	movs	r2, #0
 80074d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2200      	movs	r2, #0
 80074de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	685b      	ldr	r3, [r3, #4]
 80074e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80074ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80074ee:	d162      	bne.n	80075b6 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	685a      	ldr	r2, [r3, #4]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80074fe:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007504:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007508:	b2db      	uxtb	r3, r3
 800750a:	2b01      	cmp	r3, #1
 800750c:	d020      	beq.n	8007550 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007512:	4a6a      	ldr	r2, [pc, #424]	; (80076bc <I2C_ITError+0x25c>)
 8007514:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800751a:	4618      	mov	r0, r3
 800751c:	f7fd fd9c 	bl	8005058 <HAL_DMA_Abort_IT>
 8007520:	4603      	mov	r3, r0
 8007522:	2b00      	cmp	r3, #0
 8007524:	f000 8089 	beq.w	800763a <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	681a      	ldr	r2, [r3, #0]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f022 0201 	bic.w	r2, r2, #1
 8007536:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2220      	movs	r2, #32
 800753c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007544:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007546:	687a      	ldr	r2, [r7, #4]
 8007548:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800754a:	4610      	mov	r0, r2
 800754c:	4798      	blx	r3
 800754e:	e074      	b.n	800763a <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007554:	4a59      	ldr	r2, [pc, #356]	; (80076bc <I2C_ITError+0x25c>)
 8007556:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800755c:	4618      	mov	r0, r3
 800755e:	f7fd fd7b 	bl	8005058 <HAL_DMA_Abort_IT>
 8007562:	4603      	mov	r3, r0
 8007564:	2b00      	cmp	r3, #0
 8007566:	d068      	beq.n	800763a <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	695b      	ldr	r3, [r3, #20]
 800756e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007572:	2b40      	cmp	r3, #64	; 0x40
 8007574:	d10b      	bne.n	800758e <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	691a      	ldr	r2, [r3, #16]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007580:	b2d2      	uxtb	r2, r2
 8007582:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007588:	1c5a      	adds	r2, r3, #1
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f022 0201 	bic.w	r2, r2, #1
 800759c:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2220      	movs	r2, #32
 80075a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80075aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075ac:	687a      	ldr	r2, [r7, #4]
 80075ae:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80075b0:	4610      	mov	r0, r2
 80075b2:	4798      	blx	r3
 80075b4:	e041      	b.n	800763a <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075bc:	b2db      	uxtb	r3, r3
 80075be:	2b60      	cmp	r3, #96	; 0x60
 80075c0:	d125      	bne.n	800760e <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2220      	movs	r2, #32
 80075c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2200      	movs	r2, #0
 80075ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	695b      	ldr	r3, [r3, #20]
 80075d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075da:	2b40      	cmp	r3, #64	; 0x40
 80075dc:	d10b      	bne.n	80075f6 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	691a      	ldr	r2, [r3, #16]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075e8:	b2d2      	uxtb	r2, r2
 80075ea:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075f0:	1c5a      	adds	r2, r3, #1
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f022 0201 	bic.w	r2, r2, #1
 8007604:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007606:	6878      	ldr	r0, [r7, #4]
 8007608:	f7fe feec 	bl	80063e4 <HAL_I2C_AbortCpltCallback>
 800760c:	e015      	b.n	800763a <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	695b      	ldr	r3, [r3, #20]
 8007614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007618:	2b40      	cmp	r3, #64	; 0x40
 800761a:	d10b      	bne.n	8007634 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	691a      	ldr	r2, [r3, #16]
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007626:	b2d2      	uxtb	r2, r2
 8007628:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800762e:	1c5a      	adds	r2, r3, #1
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007634:	6878      	ldr	r0, [r7, #4]
 8007636:	f7fe fecb 	bl	80063d0 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800763e:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	f003 0301 	and.w	r3, r3, #1
 8007646:	2b00      	cmp	r3, #0
 8007648:	d10e      	bne.n	8007668 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800764a:	68bb      	ldr	r3, [r7, #8]
 800764c:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8007650:	2b00      	cmp	r3, #0
 8007652:	d109      	bne.n	8007668 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800765a:	2b00      	cmp	r3, #0
 800765c:	d104      	bne.n	8007668 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800765e:	68bb      	ldr	r3, [r7, #8]
 8007660:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007664:	2b00      	cmp	r3, #0
 8007666:	d007      	beq.n	8007678 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	685a      	ldr	r2, [r3, #4]
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007676:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800767e:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007684:	f003 0304 	and.w	r3, r3, #4
 8007688:	2b04      	cmp	r3, #4
 800768a:	d113      	bne.n	80076b4 <I2C_ITError+0x254>
 800768c:	7bfb      	ldrb	r3, [r7, #15]
 800768e:	2b28      	cmp	r3, #40	; 0x28
 8007690:	d110      	bne.n	80076b4 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	4a0a      	ldr	r2, [pc, #40]	; (80076c0 <I2C_ITError+0x260>)
 8007696:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2200      	movs	r2, #0
 800769c:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2220      	movs	r2, #32
 80076a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	2200      	movs	r2, #0
 80076aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f7fe fe70 	bl	8006394 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80076b4:	bf00      	nop
 80076b6:	3710      	adds	r7, #16
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}
 80076bc:	080077c9 	.word	0x080077c9
 80076c0:	ffff0000 	.word	0xffff0000

080076c4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80076c4:	b580      	push	{r7, lr}
 80076c6:	b088      	sub	sp, #32
 80076c8:	af02      	add	r7, sp, #8
 80076ca:	60f8      	str	r0, [r7, #12]
 80076cc:	607a      	str	r2, [r7, #4]
 80076ce:	603b      	str	r3, [r7, #0]
 80076d0:	460b      	mov	r3, r1
 80076d2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076d8:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80076da:	697b      	ldr	r3, [r7, #20]
 80076dc:	2b08      	cmp	r3, #8
 80076de:	d006      	beq.n	80076ee <I2C_MasterRequestWrite+0x2a>
 80076e0:	697b      	ldr	r3, [r7, #20]
 80076e2:	2b01      	cmp	r3, #1
 80076e4:	d003      	beq.n	80076ee <I2C_MasterRequestWrite+0x2a>
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80076ec:	d108      	bne.n	8007700 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	681a      	ldr	r2, [r3, #0]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80076fc:	601a      	str	r2, [r3, #0]
 80076fe:	e00b      	b.n	8007718 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007704:	2b12      	cmp	r3, #18
 8007706:	d107      	bne.n	8007718 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	681a      	ldr	r2, [r3, #0]
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007716:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007718:	683b      	ldr	r3, [r7, #0]
 800771a:	9300      	str	r3, [sp, #0]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	2200      	movs	r2, #0
 8007720:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007724:	68f8      	ldr	r0, [r7, #12]
 8007726:	f000 f8f7 	bl	8007918 <I2C_WaitOnFlagUntilTimeout>
 800772a:	4603      	mov	r3, r0
 800772c:	2b00      	cmp	r3, #0
 800772e:	d00d      	beq.n	800774c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800773a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800773e:	d103      	bne.n	8007748 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007746:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007748:	2303      	movs	r3, #3
 800774a:	e035      	b.n	80077b8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	691b      	ldr	r3, [r3, #16]
 8007750:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007754:	d108      	bne.n	8007768 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007756:	897b      	ldrh	r3, [r7, #10]
 8007758:	b2db      	uxtb	r3, r3
 800775a:	461a      	mov	r2, r3
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007764:	611a      	str	r2, [r3, #16]
 8007766:	e01b      	b.n	80077a0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007768:	897b      	ldrh	r3, [r7, #10]
 800776a:	11db      	asrs	r3, r3, #7
 800776c:	b2db      	uxtb	r3, r3
 800776e:	f003 0306 	and.w	r3, r3, #6
 8007772:	b2db      	uxtb	r3, r3
 8007774:	f063 030f 	orn	r3, r3, #15
 8007778:	b2da      	uxtb	r2, r3
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8007780:	683b      	ldr	r3, [r7, #0]
 8007782:	687a      	ldr	r2, [r7, #4]
 8007784:	490e      	ldr	r1, [pc, #56]	; (80077c0 <I2C_MasterRequestWrite+0xfc>)
 8007786:	68f8      	ldr	r0, [r7, #12]
 8007788:	f000 f91d 	bl	80079c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800778c:	4603      	mov	r3, r0
 800778e:	2b00      	cmp	r3, #0
 8007790:	d001      	beq.n	8007796 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8007792:	2301      	movs	r3, #1
 8007794:	e010      	b.n	80077b8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8007796:	897b      	ldrh	r3, [r7, #10]
 8007798:	b2da      	uxtb	r2, r3
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	687a      	ldr	r2, [r7, #4]
 80077a4:	4907      	ldr	r1, [pc, #28]	; (80077c4 <I2C_MasterRequestWrite+0x100>)
 80077a6:	68f8      	ldr	r0, [r7, #12]
 80077a8:	f000 f90d 	bl	80079c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80077ac:	4603      	mov	r3, r0
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d001      	beq.n	80077b6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80077b2:	2301      	movs	r3, #1
 80077b4:	e000      	b.n	80077b8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80077b6:	2300      	movs	r3, #0
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3718      	adds	r7, #24
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}
 80077c0:	00010008 	.word	0x00010008
 80077c4:	00010002 	.word	0x00010002

080077c8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b086      	sub	sp, #24
 80077cc:	af00      	add	r7, sp, #0
 80077ce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80077d0:	2300      	movs	r3, #0
 80077d2:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80077d8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80077da:	697b      	ldr	r3, [r7, #20]
 80077dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077e0:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80077e2:	4b4b      	ldr	r3, [pc, #300]	; (8007910 <I2C_DMAAbort+0x148>)
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	08db      	lsrs	r3, r3, #3
 80077e8:	4a4a      	ldr	r2, [pc, #296]	; (8007914 <I2C_DMAAbort+0x14c>)
 80077ea:	fba2 2303 	umull	r2, r3, r2, r3
 80077ee:	0a1a      	lsrs	r2, r3, #8
 80077f0:	4613      	mov	r3, r2
 80077f2:	009b      	lsls	r3, r3, #2
 80077f4:	4413      	add	r3, r2
 80077f6:	00da      	lsls	r2, r3, #3
 80077f8:	1ad3      	subs	r3, r2, r3
 80077fa:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 80077fc:	68fb      	ldr	r3, [r7, #12]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d106      	bne.n	8007810 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007802:	697b      	ldr	r3, [r7, #20]
 8007804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007806:	f043 0220 	orr.w	r2, r3, #32
 800780a:	697b      	ldr	r3, [r7, #20]
 800780c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800780e:	e00a      	b.n	8007826 <I2C_DMAAbort+0x5e>
    }
    count--;
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	3b01      	subs	r3, #1
 8007814:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007816:	697b      	ldr	r3, [r7, #20]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007820:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007824:	d0ea      	beq.n	80077fc <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007826:	697b      	ldr	r3, [r7, #20]
 8007828:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800782a:	2b00      	cmp	r3, #0
 800782c:	d003      	beq.n	8007836 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800782e:	697b      	ldr	r3, [r7, #20]
 8007830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007832:	2200      	movs	r2, #0
 8007834:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007836:	697b      	ldr	r3, [r7, #20]
 8007838:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800783a:	2b00      	cmp	r3, #0
 800783c:	d003      	beq.n	8007846 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007842:	2200      	movs	r2, #0
 8007844:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	681a      	ldr	r2, [r3, #0]
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007854:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	2200      	movs	r2, #0
 800785a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800785c:	697b      	ldr	r3, [r7, #20]
 800785e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007860:	2b00      	cmp	r3, #0
 8007862:	d003      	beq.n	800786c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007864:	697b      	ldr	r3, [r7, #20]
 8007866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007868:	2200      	movs	r2, #0
 800786a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800786c:	697b      	ldr	r3, [r7, #20]
 800786e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007870:	2b00      	cmp	r3, #0
 8007872:	d003      	beq.n	800787c <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007874:	697b      	ldr	r3, [r7, #20]
 8007876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007878:	2200      	movs	r2, #0
 800787a:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 800787c:	697b      	ldr	r3, [r7, #20]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	681a      	ldr	r2, [r3, #0]
 8007882:	697b      	ldr	r3, [r7, #20]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f022 0201 	bic.w	r2, r2, #1
 800788a:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800788c:	697b      	ldr	r3, [r7, #20]
 800788e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007892:	b2db      	uxtb	r3, r3
 8007894:	2b60      	cmp	r3, #96	; 0x60
 8007896:	d10e      	bne.n	80078b6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	2220      	movs	r2, #32
 800789c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	2200      	movs	r2, #0
 80078a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80078a8:	697b      	ldr	r3, [r7, #20]
 80078aa:	2200      	movs	r2, #0
 80078ac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80078ae:	6978      	ldr	r0, [r7, #20]
 80078b0:	f7fe fd98 	bl	80063e4 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80078b4:	e027      	b.n	8007906 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80078b6:	7cfb      	ldrb	r3, [r7, #19]
 80078b8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80078bc:	2b28      	cmp	r3, #40	; 0x28
 80078be:	d117      	bne.n	80078f0 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80078c0:	697b      	ldr	r3, [r7, #20]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	681a      	ldr	r2, [r3, #0]
 80078c6:	697b      	ldr	r3, [r7, #20]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	f042 0201 	orr.w	r2, r2, #1
 80078ce:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078d0:	697b      	ldr	r3, [r7, #20]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	681a      	ldr	r2, [r3, #0]
 80078d6:	697b      	ldr	r3, [r7, #20]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80078de:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	2200      	movs	r2, #0
 80078e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	2228      	movs	r2, #40	; 0x28
 80078ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80078ee:	e007      	b.n	8007900 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 80078f0:	697b      	ldr	r3, [r7, #20]
 80078f2:	2220      	movs	r2, #32
 80078f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80078f8:	697b      	ldr	r3, [r7, #20]
 80078fa:	2200      	movs	r2, #0
 80078fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007900:	6978      	ldr	r0, [r7, #20]
 8007902:	f7fe fd65 	bl	80063d0 <HAL_I2C_ErrorCallback>
}
 8007906:	bf00      	nop
 8007908:	3718      	adds	r7, #24
 800790a:	46bd      	mov	sp, r7
 800790c:	bd80      	pop	{r7, pc}
 800790e:	bf00      	nop
 8007910:	20000018 	.word	0x20000018
 8007914:	14f8b589 	.word	0x14f8b589

08007918 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007918:	b580      	push	{r7, lr}
 800791a:	b084      	sub	sp, #16
 800791c:	af00      	add	r7, sp, #0
 800791e:	60f8      	str	r0, [r7, #12]
 8007920:	60b9      	str	r1, [r7, #8]
 8007922:	603b      	str	r3, [r7, #0]
 8007924:	4613      	mov	r3, r2
 8007926:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007928:	e025      	b.n	8007976 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800792a:	683b      	ldr	r3, [r7, #0]
 800792c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007930:	d021      	beq.n	8007976 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007932:	f7fd f8d9 	bl	8004ae8 <HAL_GetTick>
 8007936:	4602      	mov	r2, r0
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	1ad3      	subs	r3, r2, r3
 800793c:	683a      	ldr	r2, [r7, #0]
 800793e:	429a      	cmp	r2, r3
 8007940:	d302      	bcc.n	8007948 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d116      	bne.n	8007976 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2200      	movs	r2, #0
 800794c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	2220      	movs	r2, #32
 8007952:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	2200      	movs	r2, #0
 800795a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007962:	f043 0220 	orr.w	r2, r3, #32
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	2200      	movs	r2, #0
 800796e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007972:	2301      	movs	r3, #1
 8007974:	e023      	b.n	80079be <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	0c1b      	lsrs	r3, r3, #16
 800797a:	b2db      	uxtb	r3, r3
 800797c:	2b01      	cmp	r3, #1
 800797e:	d10d      	bne.n	800799c <I2C_WaitOnFlagUntilTimeout+0x84>
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	695b      	ldr	r3, [r3, #20]
 8007986:	43da      	mvns	r2, r3
 8007988:	68bb      	ldr	r3, [r7, #8]
 800798a:	4013      	ands	r3, r2
 800798c:	b29b      	uxth	r3, r3
 800798e:	2b00      	cmp	r3, #0
 8007990:	bf0c      	ite	eq
 8007992:	2301      	moveq	r3, #1
 8007994:	2300      	movne	r3, #0
 8007996:	b2db      	uxtb	r3, r3
 8007998:	461a      	mov	r2, r3
 800799a:	e00c      	b.n	80079b6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	699b      	ldr	r3, [r3, #24]
 80079a2:	43da      	mvns	r2, r3
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	4013      	ands	r3, r2
 80079a8:	b29b      	uxth	r3, r3
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	bf0c      	ite	eq
 80079ae:	2301      	moveq	r3, #1
 80079b0:	2300      	movne	r3, #0
 80079b2:	b2db      	uxtb	r3, r3
 80079b4:	461a      	mov	r2, r3
 80079b6:	79fb      	ldrb	r3, [r7, #7]
 80079b8:	429a      	cmp	r2, r3
 80079ba:	d0b6      	beq.n	800792a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80079bc:	2300      	movs	r3, #0
}
 80079be:	4618      	mov	r0, r3
 80079c0:	3710      	adds	r7, #16
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bd80      	pop	{r7, pc}

080079c6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80079c6:	b580      	push	{r7, lr}
 80079c8:	b084      	sub	sp, #16
 80079ca:	af00      	add	r7, sp, #0
 80079cc:	60f8      	str	r0, [r7, #12]
 80079ce:	60b9      	str	r1, [r7, #8]
 80079d0:	607a      	str	r2, [r7, #4]
 80079d2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80079d4:	e051      	b.n	8007a7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80079d6:	68fb      	ldr	r3, [r7, #12]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	695b      	ldr	r3, [r3, #20]
 80079dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079e4:	d123      	bne.n	8007a2e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80079f4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80079fe:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	2200      	movs	r2, #0
 8007a04:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007a06:	68fb      	ldr	r3, [r7, #12]
 8007a08:	2220      	movs	r2, #32
 8007a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	2200      	movs	r2, #0
 8007a12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a1a:	f043 0204 	orr.w	r2, r3, #4
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	2200      	movs	r2, #0
 8007a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007a2a:	2301      	movs	r3, #1
 8007a2c:	e046      	b.n	8007abc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a34:	d021      	beq.n	8007a7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a36:	f7fd f857 	bl	8004ae8 <HAL_GetTick>
 8007a3a:	4602      	mov	r2, r0
 8007a3c:	683b      	ldr	r3, [r7, #0]
 8007a3e:	1ad3      	subs	r3, r2, r3
 8007a40:	687a      	ldr	r2, [r7, #4]
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d302      	bcc.n	8007a4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d116      	bne.n	8007a7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	2200      	movs	r2, #0
 8007a50:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	2220      	movs	r2, #32
 8007a56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a66:	f043 0220 	orr.w	r2, r3, #32
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2200      	movs	r2, #0
 8007a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007a76:	2301      	movs	r3, #1
 8007a78:	e020      	b.n	8007abc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007a7a:	68bb      	ldr	r3, [r7, #8]
 8007a7c:	0c1b      	lsrs	r3, r3, #16
 8007a7e:	b2db      	uxtb	r3, r3
 8007a80:	2b01      	cmp	r3, #1
 8007a82:	d10c      	bne.n	8007a9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	695b      	ldr	r3, [r3, #20]
 8007a8a:	43da      	mvns	r2, r3
 8007a8c:	68bb      	ldr	r3, [r7, #8]
 8007a8e:	4013      	ands	r3, r2
 8007a90:	b29b      	uxth	r3, r3
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	bf14      	ite	ne
 8007a96:	2301      	movne	r3, #1
 8007a98:	2300      	moveq	r3, #0
 8007a9a:	b2db      	uxtb	r3, r3
 8007a9c:	e00b      	b.n	8007ab6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	699b      	ldr	r3, [r3, #24]
 8007aa4:	43da      	mvns	r2, r3
 8007aa6:	68bb      	ldr	r3, [r7, #8]
 8007aa8:	4013      	ands	r3, r2
 8007aaa:	b29b      	uxth	r3, r3
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	bf14      	ite	ne
 8007ab0:	2301      	movne	r3, #1
 8007ab2:	2300      	moveq	r3, #0
 8007ab4:	b2db      	uxtb	r3, r3
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d18d      	bne.n	80079d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007aba:	2300      	movs	r3, #0
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3710      	adds	r7, #16
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}

08007ac4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b084      	sub	sp, #16
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	60f8      	str	r0, [r7, #12]
 8007acc:	60b9      	str	r1, [r7, #8]
 8007ace:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007ad0:	e02d      	b.n	8007b2e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007ad2:	68f8      	ldr	r0, [r7, #12]
 8007ad4:	f000 f8aa 	bl	8007c2c <I2C_IsAcknowledgeFailed>
 8007ad8:	4603      	mov	r3, r0
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d001      	beq.n	8007ae2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	e02d      	b.n	8007b3e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ae8:	d021      	beq.n	8007b2e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007aea:	f7fc fffd 	bl	8004ae8 <HAL_GetTick>
 8007aee:	4602      	mov	r2, r0
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	1ad3      	subs	r3, r2, r3
 8007af4:	68ba      	ldr	r2, [r7, #8]
 8007af6:	429a      	cmp	r2, r3
 8007af8:	d302      	bcc.n	8007b00 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007afa:	68bb      	ldr	r3, [r7, #8]
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d116      	bne.n	8007b2e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	2200      	movs	r2, #0
 8007b04:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2220      	movs	r2, #32
 8007b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	2200      	movs	r2, #0
 8007b12:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b1a:	f043 0220 	orr.w	r2, r3, #32
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2200      	movs	r2, #0
 8007b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	e007      	b.n	8007b3e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	695b      	ldr	r3, [r3, #20]
 8007b34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b38:	2b80      	cmp	r3, #128	; 0x80
 8007b3a:	d1ca      	bne.n	8007ad2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007b3c:	2300      	movs	r3, #0
}
 8007b3e:	4618      	mov	r0, r3
 8007b40:	3710      	adds	r7, #16
 8007b42:	46bd      	mov	sp, r7
 8007b44:	bd80      	pop	{r7, pc}

08007b46 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b46:	b580      	push	{r7, lr}
 8007b48:	b084      	sub	sp, #16
 8007b4a:	af00      	add	r7, sp, #0
 8007b4c:	60f8      	str	r0, [r7, #12]
 8007b4e:	60b9      	str	r1, [r7, #8]
 8007b50:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007b52:	e02d      	b.n	8007bb0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007b54:	68f8      	ldr	r0, [r7, #12]
 8007b56:	f000 f869 	bl	8007c2c <I2C_IsAcknowledgeFailed>
 8007b5a:	4603      	mov	r3, r0
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d001      	beq.n	8007b64 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007b60:	2301      	movs	r3, #1
 8007b62:	e02d      	b.n	8007bc0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b64:	68bb      	ldr	r3, [r7, #8]
 8007b66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b6a:	d021      	beq.n	8007bb0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b6c:	f7fc ffbc 	bl	8004ae8 <HAL_GetTick>
 8007b70:	4602      	mov	r2, r0
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	1ad3      	subs	r3, r2, r3
 8007b76:	68ba      	ldr	r2, [r7, #8]
 8007b78:	429a      	cmp	r2, r3
 8007b7a:	d302      	bcc.n	8007b82 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007b7c:	68bb      	ldr	r3, [r7, #8]
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d116      	bne.n	8007bb0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	2200      	movs	r2, #0
 8007b86:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	2220      	movs	r2, #32
 8007b8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	2200      	movs	r2, #0
 8007b94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b9c:	f043 0220 	orr.w	r2, r3, #32
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007bac:	2301      	movs	r3, #1
 8007bae:	e007      	b.n	8007bc0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	695b      	ldr	r3, [r3, #20]
 8007bb6:	f003 0304 	and.w	r3, r3, #4
 8007bba:	2b04      	cmp	r3, #4
 8007bbc:	d1ca      	bne.n	8007b54 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007bbe:	2300      	movs	r3, #0
}
 8007bc0:	4618      	mov	r0, r3
 8007bc2:	3710      	adds	r7, #16
 8007bc4:	46bd      	mov	sp, r7
 8007bc6:	bd80      	pop	{r7, pc}

08007bc8 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b085      	sub	sp, #20
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007bd4:	4b13      	ldr	r3, [pc, #76]	; (8007c24 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007bd6:	681b      	ldr	r3, [r3, #0]
 8007bd8:	08db      	lsrs	r3, r3, #3
 8007bda:	4a13      	ldr	r2, [pc, #76]	; (8007c28 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8007bdc:	fba2 2303 	umull	r2, r3, r2, r3
 8007be0:	0a1a      	lsrs	r2, r3, #8
 8007be2:	4613      	mov	r3, r2
 8007be4:	009b      	lsls	r3, r3, #2
 8007be6:	4413      	add	r3, r2
 8007be8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	3b01      	subs	r3, #1
 8007bee:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2b00      	cmp	r3, #0
 8007bf4:	d107      	bne.n	8007c06 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bfa:	f043 0220 	orr.w	r2, r3, #32
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007c02:	2301      	movs	r3, #1
 8007c04:	e008      	b.n	8007c18 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007c10:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c14:	d0e9      	beq.n	8007bea <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007c16:	2300      	movs	r3, #0
}
 8007c18:	4618      	mov	r0, r3
 8007c1a:	3714      	adds	r7, #20
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c22:	4770      	bx	lr
 8007c24:	20000018 	.word	0x20000018
 8007c28:	14f8b589 	.word	0x14f8b589

08007c2c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	b083      	sub	sp, #12
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	695b      	ldr	r3, [r3, #20]
 8007c3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c42:	d11b      	bne.n	8007c7c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c4c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2200      	movs	r2, #0
 8007c52:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	2220      	movs	r2, #32
 8007c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	2200      	movs	r2, #0
 8007c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c68:	f043 0204 	orr.w	r2, r3, #4
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2200      	movs	r2, #0
 8007c74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007c78:	2301      	movs	r3, #1
 8007c7a:	e000      	b.n	8007c7e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007c7c:	2300      	movs	r3, #0
}
 8007c7e:	4618      	mov	r0, r3
 8007c80:	370c      	adds	r7, #12
 8007c82:	46bd      	mov	sp, r7
 8007c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c88:	4770      	bx	lr

08007c8a <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007c8a:	b480      	push	{r7}
 8007c8c:	b083      	sub	sp, #12
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c96:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8007c9a:	d103      	bne.n	8007ca4 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8007ca2:	e007      	b.n	8007cb4 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007ca8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8007cac:	d102      	bne.n	8007cb4 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	2208      	movs	r2, #8
 8007cb2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8007cb4:	bf00      	nop
 8007cb6:	370c      	adds	r7, #12
 8007cb8:	46bd      	mov	sp, r7
 8007cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cbe:	4770      	bx	lr

08007cc0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b086      	sub	sp, #24
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d101      	bne.n	8007cd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e267      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f003 0301 	and.w	r3, r3, #1
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d075      	beq.n	8007dca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007cde:	4b88      	ldr	r3, [pc, #544]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007ce0:	689b      	ldr	r3, [r3, #8]
 8007ce2:	f003 030c 	and.w	r3, r3, #12
 8007ce6:	2b04      	cmp	r3, #4
 8007ce8:	d00c      	beq.n	8007d04 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007cea:	4b85      	ldr	r3, [pc, #532]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007cec:	689b      	ldr	r3, [r3, #8]
 8007cee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007cf2:	2b08      	cmp	r3, #8
 8007cf4:	d112      	bne.n	8007d1c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007cf6:	4b82      	ldr	r3, [pc, #520]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007cf8:	685b      	ldr	r3, [r3, #4]
 8007cfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cfe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007d02:	d10b      	bne.n	8007d1c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007d04:	4b7e      	ldr	r3, [pc, #504]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d05b      	beq.n	8007dc8 <HAL_RCC_OscConfig+0x108>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	685b      	ldr	r3, [r3, #4]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d157      	bne.n	8007dc8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	e242      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007d24:	d106      	bne.n	8007d34 <HAL_RCC_OscConfig+0x74>
 8007d26:	4b76      	ldr	r3, [pc, #472]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a75      	ldr	r2, [pc, #468]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007d2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d30:	6013      	str	r3, [r2, #0]
 8007d32:	e01d      	b.n	8007d70 <HAL_RCC_OscConfig+0xb0>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	685b      	ldr	r3, [r3, #4]
 8007d38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007d3c:	d10c      	bne.n	8007d58 <HAL_RCC_OscConfig+0x98>
 8007d3e:	4b70      	ldr	r3, [pc, #448]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a6f      	ldr	r2, [pc, #444]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007d44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007d48:	6013      	str	r3, [r2, #0]
 8007d4a:	4b6d      	ldr	r3, [pc, #436]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a6c      	ldr	r2, [pc, #432]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007d50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d54:	6013      	str	r3, [r2, #0]
 8007d56:	e00b      	b.n	8007d70 <HAL_RCC_OscConfig+0xb0>
 8007d58:	4b69      	ldr	r3, [pc, #420]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	4a68      	ldr	r2, [pc, #416]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007d5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d62:	6013      	str	r3, [r2, #0]
 8007d64:	4b66      	ldr	r3, [pc, #408]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	4a65      	ldr	r2, [pc, #404]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007d6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007d6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d013      	beq.n	8007da0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d78:	f7fc feb6 	bl	8004ae8 <HAL_GetTick>
 8007d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d7e:	e008      	b.n	8007d92 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007d80:	f7fc feb2 	bl	8004ae8 <HAL_GetTick>
 8007d84:	4602      	mov	r2, r0
 8007d86:	693b      	ldr	r3, [r7, #16]
 8007d88:	1ad3      	subs	r3, r2, r3
 8007d8a:	2b64      	cmp	r3, #100	; 0x64
 8007d8c:	d901      	bls.n	8007d92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8007d8e:	2303      	movs	r3, #3
 8007d90:	e207      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007d92:	4b5b      	ldr	r3, [pc, #364]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d0f0      	beq.n	8007d80 <HAL_RCC_OscConfig+0xc0>
 8007d9e:	e014      	b.n	8007dca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007da0:	f7fc fea2 	bl	8004ae8 <HAL_GetTick>
 8007da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007da6:	e008      	b.n	8007dba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8007da8:	f7fc fe9e 	bl	8004ae8 <HAL_GetTick>
 8007dac:	4602      	mov	r2, r0
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	1ad3      	subs	r3, r2, r3
 8007db2:	2b64      	cmp	r3, #100	; 0x64
 8007db4:	d901      	bls.n	8007dba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007db6:	2303      	movs	r3, #3
 8007db8:	e1f3      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007dba:	4b51      	ldr	r3, [pc, #324]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d1f0      	bne.n	8007da8 <HAL_RCC_OscConfig+0xe8>
 8007dc6:	e000      	b.n	8007dca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007dc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	f003 0302 	and.w	r3, r3, #2
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d063      	beq.n	8007e9e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007dd6:	4b4a      	ldr	r3, [pc, #296]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007dd8:	689b      	ldr	r3, [r3, #8]
 8007dda:	f003 030c 	and.w	r3, r3, #12
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d00b      	beq.n	8007dfa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007de2:	4b47      	ldr	r3, [pc, #284]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007de4:	689b      	ldr	r3, [r3, #8]
 8007de6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8007dea:	2b08      	cmp	r3, #8
 8007dec:	d11c      	bne.n	8007e28 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007dee:	4b44      	ldr	r3, [pc, #272]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007df6:	2b00      	cmp	r3, #0
 8007df8:	d116      	bne.n	8007e28 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007dfa:	4b41      	ldr	r3, [pc, #260]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f003 0302 	and.w	r3, r3, #2
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d005      	beq.n	8007e12 <HAL_RCC_OscConfig+0x152>
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	68db      	ldr	r3, [r3, #12]
 8007e0a:	2b01      	cmp	r3, #1
 8007e0c:	d001      	beq.n	8007e12 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	e1c7      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e12:	4b3b      	ldr	r3, [pc, #236]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	691b      	ldr	r3, [r3, #16]
 8007e1e:	00db      	lsls	r3, r3, #3
 8007e20:	4937      	ldr	r1, [pc, #220]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007e22:	4313      	orrs	r3, r2
 8007e24:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007e26:	e03a      	b.n	8007e9e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	68db      	ldr	r3, [r3, #12]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d020      	beq.n	8007e72 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007e30:	4b34      	ldr	r3, [pc, #208]	; (8007f04 <HAL_RCC_OscConfig+0x244>)
 8007e32:	2201      	movs	r2, #1
 8007e34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e36:	f7fc fe57 	bl	8004ae8 <HAL_GetTick>
 8007e3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e3c:	e008      	b.n	8007e50 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007e3e:	f7fc fe53 	bl	8004ae8 <HAL_GetTick>
 8007e42:	4602      	mov	r2, r0
 8007e44:	693b      	ldr	r3, [r7, #16]
 8007e46:	1ad3      	subs	r3, r2, r3
 8007e48:	2b02      	cmp	r3, #2
 8007e4a:	d901      	bls.n	8007e50 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007e4c:	2303      	movs	r3, #3
 8007e4e:	e1a8      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e50:	4b2b      	ldr	r3, [pc, #172]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f003 0302 	and.w	r3, r3, #2
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d0f0      	beq.n	8007e3e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007e5c:	4b28      	ldr	r3, [pc, #160]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	691b      	ldr	r3, [r3, #16]
 8007e68:	00db      	lsls	r3, r3, #3
 8007e6a:	4925      	ldr	r1, [pc, #148]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007e6c:	4313      	orrs	r3, r2
 8007e6e:	600b      	str	r3, [r1, #0]
 8007e70:	e015      	b.n	8007e9e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007e72:	4b24      	ldr	r3, [pc, #144]	; (8007f04 <HAL_RCC_OscConfig+0x244>)
 8007e74:	2200      	movs	r2, #0
 8007e76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007e78:	f7fc fe36 	bl	8004ae8 <HAL_GetTick>
 8007e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e7e:	e008      	b.n	8007e92 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007e80:	f7fc fe32 	bl	8004ae8 <HAL_GetTick>
 8007e84:	4602      	mov	r2, r0
 8007e86:	693b      	ldr	r3, [r7, #16]
 8007e88:	1ad3      	subs	r3, r2, r3
 8007e8a:	2b02      	cmp	r3, #2
 8007e8c:	d901      	bls.n	8007e92 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007e8e:	2303      	movs	r3, #3
 8007e90:	e187      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007e92:	4b1b      	ldr	r3, [pc, #108]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f003 0302 	and.w	r3, r3, #2
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d1f0      	bne.n	8007e80 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f003 0308 	and.w	r3, r3, #8
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	d036      	beq.n	8007f18 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	695b      	ldr	r3, [r3, #20]
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d016      	beq.n	8007ee0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007eb2:	4b15      	ldr	r3, [pc, #84]	; (8007f08 <HAL_RCC_OscConfig+0x248>)
 8007eb4:	2201      	movs	r2, #1
 8007eb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007eb8:	f7fc fe16 	bl	8004ae8 <HAL_GetTick>
 8007ebc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ebe:	e008      	b.n	8007ed2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007ec0:	f7fc fe12 	bl	8004ae8 <HAL_GetTick>
 8007ec4:	4602      	mov	r2, r0
 8007ec6:	693b      	ldr	r3, [r7, #16]
 8007ec8:	1ad3      	subs	r3, r2, r3
 8007eca:	2b02      	cmp	r3, #2
 8007ecc:	d901      	bls.n	8007ed2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007ece:	2303      	movs	r3, #3
 8007ed0:	e167      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007ed2:	4b0b      	ldr	r3, [pc, #44]	; (8007f00 <HAL_RCC_OscConfig+0x240>)
 8007ed4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ed6:	f003 0302 	and.w	r3, r3, #2
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d0f0      	beq.n	8007ec0 <HAL_RCC_OscConfig+0x200>
 8007ede:	e01b      	b.n	8007f18 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007ee0:	4b09      	ldr	r3, [pc, #36]	; (8007f08 <HAL_RCC_OscConfig+0x248>)
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007ee6:	f7fc fdff 	bl	8004ae8 <HAL_GetTick>
 8007eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007eec:	e00e      	b.n	8007f0c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007eee:	f7fc fdfb 	bl	8004ae8 <HAL_GetTick>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	693b      	ldr	r3, [r7, #16]
 8007ef6:	1ad3      	subs	r3, r2, r3
 8007ef8:	2b02      	cmp	r3, #2
 8007efa:	d907      	bls.n	8007f0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007efc:	2303      	movs	r3, #3
 8007efe:	e150      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
 8007f00:	40023800 	.word	0x40023800
 8007f04:	42470000 	.word	0x42470000
 8007f08:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007f0c:	4b88      	ldr	r3, [pc, #544]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8007f0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007f10:	f003 0302 	and.w	r3, r3, #2
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d1ea      	bne.n	8007eee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f003 0304 	and.w	r3, r3, #4
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	f000 8097 	beq.w	8008054 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007f26:	2300      	movs	r3, #0
 8007f28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007f2a:	4b81      	ldr	r3, [pc, #516]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8007f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d10f      	bne.n	8007f56 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007f36:	2300      	movs	r3, #0
 8007f38:	60bb      	str	r3, [r7, #8]
 8007f3a:	4b7d      	ldr	r3, [pc, #500]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8007f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f3e:	4a7c      	ldr	r2, [pc, #496]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8007f40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007f44:	6413      	str	r3, [r2, #64]	; 0x40
 8007f46:	4b7a      	ldr	r3, [pc, #488]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8007f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007f4e:	60bb      	str	r3, [r7, #8]
 8007f50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007f52:	2301      	movs	r3, #1
 8007f54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f56:	4b77      	ldr	r3, [pc, #476]	; (8008134 <HAL_RCC_OscConfig+0x474>)
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d118      	bne.n	8007f94 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007f62:	4b74      	ldr	r3, [pc, #464]	; (8008134 <HAL_RCC_OscConfig+0x474>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a73      	ldr	r2, [pc, #460]	; (8008134 <HAL_RCC_OscConfig+0x474>)
 8007f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007f6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007f6e:	f7fc fdbb 	bl	8004ae8 <HAL_GetTick>
 8007f72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f74:	e008      	b.n	8007f88 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007f76:	f7fc fdb7 	bl	8004ae8 <HAL_GetTick>
 8007f7a:	4602      	mov	r2, r0
 8007f7c:	693b      	ldr	r3, [r7, #16]
 8007f7e:	1ad3      	subs	r3, r2, r3
 8007f80:	2b02      	cmp	r3, #2
 8007f82:	d901      	bls.n	8007f88 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007f84:	2303      	movs	r3, #3
 8007f86:	e10c      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007f88:	4b6a      	ldr	r3, [pc, #424]	; (8008134 <HAL_RCC_OscConfig+0x474>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d0f0      	beq.n	8007f76 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	689b      	ldr	r3, [r3, #8]
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	d106      	bne.n	8007faa <HAL_RCC_OscConfig+0x2ea>
 8007f9c:	4b64      	ldr	r3, [pc, #400]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8007f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fa0:	4a63      	ldr	r2, [pc, #396]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8007fa2:	f043 0301 	orr.w	r3, r3, #1
 8007fa6:	6713      	str	r3, [r2, #112]	; 0x70
 8007fa8:	e01c      	b.n	8007fe4 <HAL_RCC_OscConfig+0x324>
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	2b05      	cmp	r3, #5
 8007fb0:	d10c      	bne.n	8007fcc <HAL_RCC_OscConfig+0x30c>
 8007fb2:	4b5f      	ldr	r3, [pc, #380]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8007fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fb6:	4a5e      	ldr	r2, [pc, #376]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8007fb8:	f043 0304 	orr.w	r3, r3, #4
 8007fbc:	6713      	str	r3, [r2, #112]	; 0x70
 8007fbe:	4b5c      	ldr	r3, [pc, #368]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8007fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fc2:	4a5b      	ldr	r2, [pc, #364]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8007fc4:	f043 0301 	orr.w	r3, r3, #1
 8007fc8:	6713      	str	r3, [r2, #112]	; 0x70
 8007fca:	e00b      	b.n	8007fe4 <HAL_RCC_OscConfig+0x324>
 8007fcc:	4b58      	ldr	r3, [pc, #352]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8007fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fd0:	4a57      	ldr	r2, [pc, #348]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8007fd2:	f023 0301 	bic.w	r3, r3, #1
 8007fd6:	6713      	str	r3, [r2, #112]	; 0x70
 8007fd8:	4b55      	ldr	r3, [pc, #340]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8007fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007fdc:	4a54      	ldr	r2, [pc, #336]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8007fde:	f023 0304 	bic.w	r3, r3, #4
 8007fe2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d015      	beq.n	8008018 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007fec:	f7fc fd7c 	bl	8004ae8 <HAL_GetTick>
 8007ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ff2:	e00a      	b.n	800800a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007ff4:	f7fc fd78 	bl	8004ae8 <HAL_GetTick>
 8007ff8:	4602      	mov	r2, r0
 8007ffa:	693b      	ldr	r3, [r7, #16]
 8007ffc:	1ad3      	subs	r3, r2, r3
 8007ffe:	f241 3288 	movw	r2, #5000	; 0x1388
 8008002:	4293      	cmp	r3, r2
 8008004:	d901      	bls.n	800800a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8008006:	2303      	movs	r3, #3
 8008008:	e0cb      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800800a:	4b49      	ldr	r3, [pc, #292]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 800800c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800800e:	f003 0302 	and.w	r3, r3, #2
 8008012:	2b00      	cmp	r3, #0
 8008014:	d0ee      	beq.n	8007ff4 <HAL_RCC_OscConfig+0x334>
 8008016:	e014      	b.n	8008042 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008018:	f7fc fd66 	bl	8004ae8 <HAL_GetTick>
 800801c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800801e:	e00a      	b.n	8008036 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008020:	f7fc fd62 	bl	8004ae8 <HAL_GetTick>
 8008024:	4602      	mov	r2, r0
 8008026:	693b      	ldr	r3, [r7, #16]
 8008028:	1ad3      	subs	r3, r2, r3
 800802a:	f241 3288 	movw	r2, #5000	; 0x1388
 800802e:	4293      	cmp	r3, r2
 8008030:	d901      	bls.n	8008036 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8008032:	2303      	movs	r3, #3
 8008034:	e0b5      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008036:	4b3e      	ldr	r3, [pc, #248]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8008038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800803a:	f003 0302 	and.w	r3, r3, #2
 800803e:	2b00      	cmp	r3, #0
 8008040:	d1ee      	bne.n	8008020 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008042:	7dfb      	ldrb	r3, [r7, #23]
 8008044:	2b01      	cmp	r3, #1
 8008046:	d105      	bne.n	8008054 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008048:	4b39      	ldr	r3, [pc, #228]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 800804a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800804c:	4a38      	ldr	r2, [pc, #224]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 800804e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008052:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	699b      	ldr	r3, [r3, #24]
 8008058:	2b00      	cmp	r3, #0
 800805a:	f000 80a1 	beq.w	80081a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800805e:	4b34      	ldr	r3, [pc, #208]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8008060:	689b      	ldr	r3, [r3, #8]
 8008062:	f003 030c 	and.w	r3, r3, #12
 8008066:	2b08      	cmp	r3, #8
 8008068:	d05c      	beq.n	8008124 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	699b      	ldr	r3, [r3, #24]
 800806e:	2b02      	cmp	r3, #2
 8008070:	d141      	bne.n	80080f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008072:	4b31      	ldr	r3, [pc, #196]	; (8008138 <HAL_RCC_OscConfig+0x478>)
 8008074:	2200      	movs	r2, #0
 8008076:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008078:	f7fc fd36 	bl	8004ae8 <HAL_GetTick>
 800807c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800807e:	e008      	b.n	8008092 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008080:	f7fc fd32 	bl	8004ae8 <HAL_GetTick>
 8008084:	4602      	mov	r2, r0
 8008086:	693b      	ldr	r3, [r7, #16]
 8008088:	1ad3      	subs	r3, r2, r3
 800808a:	2b02      	cmp	r3, #2
 800808c:	d901      	bls.n	8008092 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800808e:	2303      	movs	r3, #3
 8008090:	e087      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008092:	4b27      	ldr	r3, [pc, #156]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800809a:	2b00      	cmp	r3, #0
 800809c:	d1f0      	bne.n	8008080 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	69da      	ldr	r2, [r3, #28]
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6a1b      	ldr	r3, [r3, #32]
 80080a6:	431a      	orrs	r2, r3
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080ac:	019b      	lsls	r3, r3, #6
 80080ae:	431a      	orrs	r2, r3
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080b4:	085b      	lsrs	r3, r3, #1
 80080b6:	3b01      	subs	r3, #1
 80080b8:	041b      	lsls	r3, r3, #16
 80080ba:	431a      	orrs	r2, r3
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80080c0:	061b      	lsls	r3, r3, #24
 80080c2:	491b      	ldr	r1, [pc, #108]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 80080c4:	4313      	orrs	r3, r2
 80080c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80080c8:	4b1b      	ldr	r3, [pc, #108]	; (8008138 <HAL_RCC_OscConfig+0x478>)
 80080ca:	2201      	movs	r2, #1
 80080cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080ce:	f7fc fd0b 	bl	8004ae8 <HAL_GetTick>
 80080d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80080d4:	e008      	b.n	80080e8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80080d6:	f7fc fd07 	bl	8004ae8 <HAL_GetTick>
 80080da:	4602      	mov	r2, r0
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	1ad3      	subs	r3, r2, r3
 80080e0:	2b02      	cmp	r3, #2
 80080e2:	d901      	bls.n	80080e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80080e4:	2303      	movs	r3, #3
 80080e6:	e05c      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80080e8:	4b11      	ldr	r3, [pc, #68]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 80080ea:	681b      	ldr	r3, [r3, #0]
 80080ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d0f0      	beq.n	80080d6 <HAL_RCC_OscConfig+0x416>
 80080f4:	e054      	b.n	80081a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80080f6:	4b10      	ldr	r3, [pc, #64]	; (8008138 <HAL_RCC_OscConfig+0x478>)
 80080f8:	2200      	movs	r2, #0
 80080fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80080fc:	f7fc fcf4 	bl	8004ae8 <HAL_GetTick>
 8008100:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008102:	e008      	b.n	8008116 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008104:	f7fc fcf0 	bl	8004ae8 <HAL_GetTick>
 8008108:	4602      	mov	r2, r0
 800810a:	693b      	ldr	r3, [r7, #16]
 800810c:	1ad3      	subs	r3, r2, r3
 800810e:	2b02      	cmp	r3, #2
 8008110:	d901      	bls.n	8008116 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8008112:	2303      	movs	r3, #3
 8008114:	e045      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008116:	4b06      	ldr	r3, [pc, #24]	; (8008130 <HAL_RCC_OscConfig+0x470>)
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800811e:	2b00      	cmp	r3, #0
 8008120:	d1f0      	bne.n	8008104 <HAL_RCC_OscConfig+0x444>
 8008122:	e03d      	b.n	80081a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	699b      	ldr	r3, [r3, #24]
 8008128:	2b01      	cmp	r3, #1
 800812a:	d107      	bne.n	800813c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800812c:	2301      	movs	r3, #1
 800812e:	e038      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
 8008130:	40023800 	.word	0x40023800
 8008134:	40007000 	.word	0x40007000
 8008138:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800813c:	4b1b      	ldr	r3, [pc, #108]	; (80081ac <HAL_RCC_OscConfig+0x4ec>)
 800813e:	685b      	ldr	r3, [r3, #4]
 8008140:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	699b      	ldr	r3, [r3, #24]
 8008146:	2b01      	cmp	r3, #1
 8008148:	d028      	beq.n	800819c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008154:	429a      	cmp	r2, r3
 8008156:	d121      	bne.n	800819c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008162:	429a      	cmp	r2, r3
 8008164:	d11a      	bne.n	800819c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008166:	68fa      	ldr	r2, [r7, #12]
 8008168:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800816c:	4013      	ands	r3, r2
 800816e:	687a      	ldr	r2, [r7, #4]
 8008170:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8008172:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008174:	4293      	cmp	r3, r2
 8008176:	d111      	bne.n	800819c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008182:	085b      	lsrs	r3, r3, #1
 8008184:	3b01      	subs	r3, #1
 8008186:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008188:	429a      	cmp	r2, r3
 800818a:	d107      	bne.n	800819c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008196:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008198:	429a      	cmp	r2, r3
 800819a:	d001      	beq.n	80081a0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800819c:	2301      	movs	r3, #1
 800819e:	e000      	b.n	80081a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80081a0:	2300      	movs	r3, #0
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3718      	adds	r7, #24
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
 80081aa:	bf00      	nop
 80081ac:	40023800 	.word	0x40023800

080081b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b084      	sub	sp, #16
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
 80081b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d101      	bne.n	80081c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80081c0:	2301      	movs	r3, #1
 80081c2:	e0cc      	b.n	800835e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80081c4:	4b68      	ldr	r3, [pc, #416]	; (8008368 <HAL_RCC_ClockConfig+0x1b8>)
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	f003 0307 	and.w	r3, r3, #7
 80081cc:	683a      	ldr	r2, [r7, #0]
 80081ce:	429a      	cmp	r2, r3
 80081d0:	d90c      	bls.n	80081ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80081d2:	4b65      	ldr	r3, [pc, #404]	; (8008368 <HAL_RCC_ClockConfig+0x1b8>)
 80081d4:	683a      	ldr	r2, [r7, #0]
 80081d6:	b2d2      	uxtb	r2, r2
 80081d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80081da:	4b63      	ldr	r3, [pc, #396]	; (8008368 <HAL_RCC_ClockConfig+0x1b8>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f003 0307 	and.w	r3, r3, #7
 80081e2:	683a      	ldr	r2, [r7, #0]
 80081e4:	429a      	cmp	r2, r3
 80081e6:	d001      	beq.n	80081ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80081e8:	2301      	movs	r3, #1
 80081ea:	e0b8      	b.n	800835e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	f003 0302 	and.w	r3, r3, #2
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d020      	beq.n	800823a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f003 0304 	and.w	r3, r3, #4
 8008200:	2b00      	cmp	r3, #0
 8008202:	d005      	beq.n	8008210 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008204:	4b59      	ldr	r3, [pc, #356]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 8008206:	689b      	ldr	r3, [r3, #8]
 8008208:	4a58      	ldr	r2, [pc, #352]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 800820a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800820e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	f003 0308 	and.w	r3, r3, #8
 8008218:	2b00      	cmp	r3, #0
 800821a:	d005      	beq.n	8008228 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800821c:	4b53      	ldr	r3, [pc, #332]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 800821e:	689b      	ldr	r3, [r3, #8]
 8008220:	4a52      	ldr	r2, [pc, #328]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 8008222:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008226:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008228:	4b50      	ldr	r3, [pc, #320]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 800822a:	689b      	ldr	r3, [r3, #8]
 800822c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	689b      	ldr	r3, [r3, #8]
 8008234:	494d      	ldr	r1, [pc, #308]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 8008236:	4313      	orrs	r3, r2
 8008238:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	f003 0301 	and.w	r3, r3, #1
 8008242:	2b00      	cmp	r3, #0
 8008244:	d044      	beq.n	80082d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	685b      	ldr	r3, [r3, #4]
 800824a:	2b01      	cmp	r3, #1
 800824c:	d107      	bne.n	800825e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800824e:	4b47      	ldr	r3, [pc, #284]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008256:	2b00      	cmp	r3, #0
 8008258:	d119      	bne.n	800828e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800825a:	2301      	movs	r3, #1
 800825c:	e07f      	b.n	800835e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	685b      	ldr	r3, [r3, #4]
 8008262:	2b02      	cmp	r3, #2
 8008264:	d003      	beq.n	800826e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800826a:	2b03      	cmp	r3, #3
 800826c:	d107      	bne.n	800827e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800826e:	4b3f      	ldr	r3, [pc, #252]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008276:	2b00      	cmp	r3, #0
 8008278:	d109      	bne.n	800828e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800827a:	2301      	movs	r3, #1
 800827c:	e06f      	b.n	800835e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800827e:	4b3b      	ldr	r3, [pc, #236]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	f003 0302 	and.w	r3, r3, #2
 8008286:	2b00      	cmp	r3, #0
 8008288:	d101      	bne.n	800828e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800828a:	2301      	movs	r3, #1
 800828c:	e067      	b.n	800835e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800828e:	4b37      	ldr	r3, [pc, #220]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 8008290:	689b      	ldr	r3, [r3, #8]
 8008292:	f023 0203 	bic.w	r2, r3, #3
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	685b      	ldr	r3, [r3, #4]
 800829a:	4934      	ldr	r1, [pc, #208]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 800829c:	4313      	orrs	r3, r2
 800829e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80082a0:	f7fc fc22 	bl	8004ae8 <HAL_GetTick>
 80082a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082a6:	e00a      	b.n	80082be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80082a8:	f7fc fc1e 	bl	8004ae8 <HAL_GetTick>
 80082ac:	4602      	mov	r2, r0
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	1ad3      	subs	r3, r2, r3
 80082b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d901      	bls.n	80082be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80082ba:	2303      	movs	r3, #3
 80082bc:	e04f      	b.n	800835e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80082be:	4b2b      	ldr	r3, [pc, #172]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 80082c0:	689b      	ldr	r3, [r3, #8]
 80082c2:	f003 020c 	and.w	r2, r3, #12
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	685b      	ldr	r3, [r3, #4]
 80082ca:	009b      	lsls	r3, r3, #2
 80082cc:	429a      	cmp	r2, r3
 80082ce:	d1eb      	bne.n	80082a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80082d0:	4b25      	ldr	r3, [pc, #148]	; (8008368 <HAL_RCC_ClockConfig+0x1b8>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f003 0307 	and.w	r3, r3, #7
 80082d8:	683a      	ldr	r2, [r7, #0]
 80082da:	429a      	cmp	r2, r3
 80082dc:	d20c      	bcs.n	80082f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80082de:	4b22      	ldr	r3, [pc, #136]	; (8008368 <HAL_RCC_ClockConfig+0x1b8>)
 80082e0:	683a      	ldr	r2, [r7, #0]
 80082e2:	b2d2      	uxtb	r2, r2
 80082e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80082e6:	4b20      	ldr	r3, [pc, #128]	; (8008368 <HAL_RCC_ClockConfig+0x1b8>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	f003 0307 	and.w	r3, r3, #7
 80082ee:	683a      	ldr	r2, [r7, #0]
 80082f0:	429a      	cmp	r2, r3
 80082f2:	d001      	beq.n	80082f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80082f4:	2301      	movs	r3, #1
 80082f6:	e032      	b.n	800835e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	f003 0304 	and.w	r3, r3, #4
 8008300:	2b00      	cmp	r3, #0
 8008302:	d008      	beq.n	8008316 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008304:	4b19      	ldr	r3, [pc, #100]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 8008306:	689b      	ldr	r3, [r3, #8]
 8008308:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	68db      	ldr	r3, [r3, #12]
 8008310:	4916      	ldr	r1, [pc, #88]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 8008312:	4313      	orrs	r3, r2
 8008314:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	f003 0308 	and.w	r3, r3, #8
 800831e:	2b00      	cmp	r3, #0
 8008320:	d009      	beq.n	8008336 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008322:	4b12      	ldr	r3, [pc, #72]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 8008324:	689b      	ldr	r3, [r3, #8]
 8008326:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	691b      	ldr	r3, [r3, #16]
 800832e:	00db      	lsls	r3, r3, #3
 8008330:	490e      	ldr	r1, [pc, #56]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 8008332:	4313      	orrs	r3, r2
 8008334:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008336:	f000 f821 	bl	800837c <HAL_RCC_GetSysClockFreq>
 800833a:	4602      	mov	r2, r0
 800833c:	4b0b      	ldr	r3, [pc, #44]	; (800836c <HAL_RCC_ClockConfig+0x1bc>)
 800833e:	689b      	ldr	r3, [r3, #8]
 8008340:	091b      	lsrs	r3, r3, #4
 8008342:	f003 030f 	and.w	r3, r3, #15
 8008346:	490a      	ldr	r1, [pc, #40]	; (8008370 <HAL_RCC_ClockConfig+0x1c0>)
 8008348:	5ccb      	ldrb	r3, [r1, r3]
 800834a:	fa22 f303 	lsr.w	r3, r2, r3
 800834e:	4a09      	ldr	r2, [pc, #36]	; (8008374 <HAL_RCC_ClockConfig+0x1c4>)
 8008350:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008352:	4b09      	ldr	r3, [pc, #36]	; (8008378 <HAL_RCC_ClockConfig+0x1c8>)
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	4618      	mov	r0, r3
 8008358:	f7fc fb82 	bl	8004a60 <HAL_InitTick>

  return HAL_OK;
 800835c:	2300      	movs	r3, #0
}
 800835e:	4618      	mov	r0, r3
 8008360:	3710      	adds	r7, #16
 8008362:	46bd      	mov	sp, r7
 8008364:	bd80      	pop	{r7, pc}
 8008366:	bf00      	nop
 8008368:	40023c00 	.word	0x40023c00
 800836c:	40023800 	.word	0x40023800
 8008370:	0800b080 	.word	0x0800b080
 8008374:	20000018 	.word	0x20000018
 8008378:	2000001c 	.word	0x2000001c

0800837c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800837c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008380:	b094      	sub	sp, #80	; 0x50
 8008382:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008384:	2300      	movs	r3, #0
 8008386:	647b      	str	r3, [r7, #68]	; 0x44
 8008388:	2300      	movs	r3, #0
 800838a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800838c:	2300      	movs	r3, #0
 800838e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8008390:	2300      	movs	r3, #0
 8008392:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008394:	4b79      	ldr	r3, [pc, #484]	; (800857c <HAL_RCC_GetSysClockFreq+0x200>)
 8008396:	689b      	ldr	r3, [r3, #8]
 8008398:	f003 030c 	and.w	r3, r3, #12
 800839c:	2b08      	cmp	r3, #8
 800839e:	d00d      	beq.n	80083bc <HAL_RCC_GetSysClockFreq+0x40>
 80083a0:	2b08      	cmp	r3, #8
 80083a2:	f200 80e1 	bhi.w	8008568 <HAL_RCC_GetSysClockFreq+0x1ec>
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d002      	beq.n	80083b0 <HAL_RCC_GetSysClockFreq+0x34>
 80083aa:	2b04      	cmp	r3, #4
 80083ac:	d003      	beq.n	80083b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80083ae:	e0db      	b.n	8008568 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80083b0:	4b73      	ldr	r3, [pc, #460]	; (8008580 <HAL_RCC_GetSysClockFreq+0x204>)
 80083b2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80083b4:	e0db      	b.n	800856e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80083b6:	4b73      	ldr	r3, [pc, #460]	; (8008584 <HAL_RCC_GetSysClockFreq+0x208>)
 80083b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80083ba:	e0d8      	b.n	800856e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80083bc:	4b6f      	ldr	r3, [pc, #444]	; (800857c <HAL_RCC_GetSysClockFreq+0x200>)
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80083c4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80083c6:	4b6d      	ldr	r3, [pc, #436]	; (800857c <HAL_RCC_GetSysClockFreq+0x200>)
 80083c8:	685b      	ldr	r3, [r3, #4]
 80083ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	d063      	beq.n	800849a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80083d2:	4b6a      	ldr	r3, [pc, #424]	; (800857c <HAL_RCC_GetSysClockFreq+0x200>)
 80083d4:	685b      	ldr	r3, [r3, #4]
 80083d6:	099b      	lsrs	r3, r3, #6
 80083d8:	2200      	movs	r2, #0
 80083da:	63bb      	str	r3, [r7, #56]	; 0x38
 80083dc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80083de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80083e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083e4:	633b      	str	r3, [r7, #48]	; 0x30
 80083e6:	2300      	movs	r3, #0
 80083e8:	637b      	str	r3, [r7, #52]	; 0x34
 80083ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80083ee:	4622      	mov	r2, r4
 80083f0:	462b      	mov	r3, r5
 80083f2:	f04f 0000 	mov.w	r0, #0
 80083f6:	f04f 0100 	mov.w	r1, #0
 80083fa:	0159      	lsls	r1, r3, #5
 80083fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008400:	0150      	lsls	r0, r2, #5
 8008402:	4602      	mov	r2, r0
 8008404:	460b      	mov	r3, r1
 8008406:	4621      	mov	r1, r4
 8008408:	1a51      	subs	r1, r2, r1
 800840a:	6139      	str	r1, [r7, #16]
 800840c:	4629      	mov	r1, r5
 800840e:	eb63 0301 	sbc.w	r3, r3, r1
 8008412:	617b      	str	r3, [r7, #20]
 8008414:	f04f 0200 	mov.w	r2, #0
 8008418:	f04f 0300 	mov.w	r3, #0
 800841c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008420:	4659      	mov	r1, fp
 8008422:	018b      	lsls	r3, r1, #6
 8008424:	4651      	mov	r1, sl
 8008426:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800842a:	4651      	mov	r1, sl
 800842c:	018a      	lsls	r2, r1, #6
 800842e:	4651      	mov	r1, sl
 8008430:	ebb2 0801 	subs.w	r8, r2, r1
 8008434:	4659      	mov	r1, fp
 8008436:	eb63 0901 	sbc.w	r9, r3, r1
 800843a:	f04f 0200 	mov.w	r2, #0
 800843e:	f04f 0300 	mov.w	r3, #0
 8008442:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008446:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800844a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800844e:	4690      	mov	r8, r2
 8008450:	4699      	mov	r9, r3
 8008452:	4623      	mov	r3, r4
 8008454:	eb18 0303 	adds.w	r3, r8, r3
 8008458:	60bb      	str	r3, [r7, #8]
 800845a:	462b      	mov	r3, r5
 800845c:	eb49 0303 	adc.w	r3, r9, r3
 8008460:	60fb      	str	r3, [r7, #12]
 8008462:	f04f 0200 	mov.w	r2, #0
 8008466:	f04f 0300 	mov.w	r3, #0
 800846a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800846e:	4629      	mov	r1, r5
 8008470:	024b      	lsls	r3, r1, #9
 8008472:	4621      	mov	r1, r4
 8008474:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008478:	4621      	mov	r1, r4
 800847a:	024a      	lsls	r2, r1, #9
 800847c:	4610      	mov	r0, r2
 800847e:	4619      	mov	r1, r3
 8008480:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008482:	2200      	movs	r2, #0
 8008484:	62bb      	str	r3, [r7, #40]	; 0x28
 8008486:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008488:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800848c:	f7f8 fc8e 	bl	8000dac <__aeabi_uldivmod>
 8008490:	4602      	mov	r2, r0
 8008492:	460b      	mov	r3, r1
 8008494:	4613      	mov	r3, r2
 8008496:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008498:	e058      	b.n	800854c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800849a:	4b38      	ldr	r3, [pc, #224]	; (800857c <HAL_RCC_GetSysClockFreq+0x200>)
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	099b      	lsrs	r3, r3, #6
 80084a0:	2200      	movs	r2, #0
 80084a2:	4618      	mov	r0, r3
 80084a4:	4611      	mov	r1, r2
 80084a6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80084aa:	623b      	str	r3, [r7, #32]
 80084ac:	2300      	movs	r3, #0
 80084ae:	627b      	str	r3, [r7, #36]	; 0x24
 80084b0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80084b4:	4642      	mov	r2, r8
 80084b6:	464b      	mov	r3, r9
 80084b8:	f04f 0000 	mov.w	r0, #0
 80084bc:	f04f 0100 	mov.w	r1, #0
 80084c0:	0159      	lsls	r1, r3, #5
 80084c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80084c6:	0150      	lsls	r0, r2, #5
 80084c8:	4602      	mov	r2, r0
 80084ca:	460b      	mov	r3, r1
 80084cc:	4641      	mov	r1, r8
 80084ce:	ebb2 0a01 	subs.w	sl, r2, r1
 80084d2:	4649      	mov	r1, r9
 80084d4:	eb63 0b01 	sbc.w	fp, r3, r1
 80084d8:	f04f 0200 	mov.w	r2, #0
 80084dc:	f04f 0300 	mov.w	r3, #0
 80084e0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80084e4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80084e8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80084ec:	ebb2 040a 	subs.w	r4, r2, sl
 80084f0:	eb63 050b 	sbc.w	r5, r3, fp
 80084f4:	f04f 0200 	mov.w	r2, #0
 80084f8:	f04f 0300 	mov.w	r3, #0
 80084fc:	00eb      	lsls	r3, r5, #3
 80084fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008502:	00e2      	lsls	r2, r4, #3
 8008504:	4614      	mov	r4, r2
 8008506:	461d      	mov	r5, r3
 8008508:	4643      	mov	r3, r8
 800850a:	18e3      	adds	r3, r4, r3
 800850c:	603b      	str	r3, [r7, #0]
 800850e:	464b      	mov	r3, r9
 8008510:	eb45 0303 	adc.w	r3, r5, r3
 8008514:	607b      	str	r3, [r7, #4]
 8008516:	f04f 0200 	mov.w	r2, #0
 800851a:	f04f 0300 	mov.w	r3, #0
 800851e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008522:	4629      	mov	r1, r5
 8008524:	028b      	lsls	r3, r1, #10
 8008526:	4621      	mov	r1, r4
 8008528:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800852c:	4621      	mov	r1, r4
 800852e:	028a      	lsls	r2, r1, #10
 8008530:	4610      	mov	r0, r2
 8008532:	4619      	mov	r1, r3
 8008534:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008536:	2200      	movs	r2, #0
 8008538:	61bb      	str	r3, [r7, #24]
 800853a:	61fa      	str	r2, [r7, #28]
 800853c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008540:	f7f8 fc34 	bl	8000dac <__aeabi_uldivmod>
 8008544:	4602      	mov	r2, r0
 8008546:	460b      	mov	r3, r1
 8008548:	4613      	mov	r3, r2
 800854a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800854c:	4b0b      	ldr	r3, [pc, #44]	; (800857c <HAL_RCC_GetSysClockFreq+0x200>)
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	0c1b      	lsrs	r3, r3, #16
 8008552:	f003 0303 	and.w	r3, r3, #3
 8008556:	3301      	adds	r3, #1
 8008558:	005b      	lsls	r3, r3, #1
 800855a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800855c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800855e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008560:	fbb2 f3f3 	udiv	r3, r2, r3
 8008564:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8008566:	e002      	b.n	800856e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008568:	4b05      	ldr	r3, [pc, #20]	; (8008580 <HAL_RCC_GetSysClockFreq+0x204>)
 800856a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800856c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800856e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8008570:	4618      	mov	r0, r3
 8008572:	3750      	adds	r7, #80	; 0x50
 8008574:	46bd      	mov	sp, r7
 8008576:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800857a:	bf00      	nop
 800857c:	40023800 	.word	0x40023800
 8008580:	00f42400 	.word	0x00f42400
 8008584:	007a1200 	.word	0x007a1200

08008588 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008588:	b480      	push	{r7}
 800858a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800858c:	4b03      	ldr	r3, [pc, #12]	; (800859c <HAL_RCC_GetHCLKFreq+0x14>)
 800858e:	681b      	ldr	r3, [r3, #0]
}
 8008590:	4618      	mov	r0, r3
 8008592:	46bd      	mov	sp, r7
 8008594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008598:	4770      	bx	lr
 800859a:	bf00      	nop
 800859c:	20000018 	.word	0x20000018

080085a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80085a0:	b580      	push	{r7, lr}
 80085a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80085a4:	f7ff fff0 	bl	8008588 <HAL_RCC_GetHCLKFreq>
 80085a8:	4602      	mov	r2, r0
 80085aa:	4b05      	ldr	r3, [pc, #20]	; (80085c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80085ac:	689b      	ldr	r3, [r3, #8]
 80085ae:	0a9b      	lsrs	r3, r3, #10
 80085b0:	f003 0307 	and.w	r3, r3, #7
 80085b4:	4903      	ldr	r1, [pc, #12]	; (80085c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80085b6:	5ccb      	ldrb	r3, [r1, r3]
 80085b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80085bc:	4618      	mov	r0, r3
 80085be:	bd80      	pop	{r7, pc}
 80085c0:	40023800 	.word	0x40023800
 80085c4:	0800b090 	.word	0x0800b090

080085c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80085c8:	b580      	push	{r7, lr}
 80085ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80085cc:	f7ff ffdc 	bl	8008588 <HAL_RCC_GetHCLKFreq>
 80085d0:	4602      	mov	r2, r0
 80085d2:	4b05      	ldr	r3, [pc, #20]	; (80085e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80085d4:	689b      	ldr	r3, [r3, #8]
 80085d6:	0b5b      	lsrs	r3, r3, #13
 80085d8:	f003 0307 	and.w	r3, r3, #7
 80085dc:	4903      	ldr	r1, [pc, #12]	; (80085ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80085de:	5ccb      	ldrb	r3, [r1, r3]
 80085e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	bd80      	pop	{r7, pc}
 80085e8:	40023800 	.word	0x40023800
 80085ec:	0800b090 	.word	0x0800b090

080085f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b082      	sub	sp, #8
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d101      	bne.n	8008602 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80085fe:	2301      	movs	r3, #1
 8008600:	e041      	b.n	8008686 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008608:	b2db      	uxtb	r3, r3
 800860a:	2b00      	cmp	r3, #0
 800860c:	d106      	bne.n	800861c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	2200      	movs	r2, #0
 8008612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f7fb ffe4 	bl	80045e4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2202      	movs	r2, #2
 8008620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	681a      	ldr	r2, [r3, #0]
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	3304      	adds	r3, #4
 800862c:	4619      	mov	r1, r3
 800862e:	4610      	mov	r0, r2
 8008630:	f000 fde2 	bl	80091f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2201      	movs	r2, #1
 8008638:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	2201      	movs	r2, #1
 8008640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2201      	movs	r2, #1
 8008648:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2201      	movs	r2, #1
 8008650:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2201      	movs	r2, #1
 8008658:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2201      	movs	r2, #1
 8008660:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2201      	movs	r2, #1
 8008668:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2201      	movs	r2, #1
 8008670:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2201      	movs	r2, #1
 8008678:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2201      	movs	r2, #1
 8008680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008684:	2300      	movs	r3, #0
}
 8008686:	4618      	mov	r0, r3
 8008688:	3708      	adds	r7, #8
 800868a:	46bd      	mov	sp, r7
 800868c:	bd80      	pop	{r7, pc}
	...

08008690 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008690:	b480      	push	{r7}
 8008692:	b085      	sub	sp, #20
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800869e:	b2db      	uxtb	r3, r3
 80086a0:	2b01      	cmp	r3, #1
 80086a2:	d001      	beq.n	80086a8 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80086a4:	2301      	movs	r3, #1
 80086a6:	e03c      	b.n	8008722 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	2202      	movs	r2, #2
 80086ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	4a1e      	ldr	r2, [pc, #120]	; (8008730 <HAL_TIM_Base_Start+0xa0>)
 80086b6:	4293      	cmp	r3, r2
 80086b8:	d018      	beq.n	80086ec <HAL_TIM_Base_Start+0x5c>
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086c2:	d013      	beq.n	80086ec <HAL_TIM_Base_Start+0x5c>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	4a1a      	ldr	r2, [pc, #104]	; (8008734 <HAL_TIM_Base_Start+0xa4>)
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d00e      	beq.n	80086ec <HAL_TIM_Base_Start+0x5c>
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	4a19      	ldr	r2, [pc, #100]	; (8008738 <HAL_TIM_Base_Start+0xa8>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d009      	beq.n	80086ec <HAL_TIM_Base_Start+0x5c>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	4a17      	ldr	r2, [pc, #92]	; (800873c <HAL_TIM_Base_Start+0xac>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d004      	beq.n	80086ec <HAL_TIM_Base_Start+0x5c>
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	4a16      	ldr	r2, [pc, #88]	; (8008740 <HAL_TIM_Base_Start+0xb0>)
 80086e8:	4293      	cmp	r3, r2
 80086ea:	d111      	bne.n	8008710 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	689b      	ldr	r3, [r3, #8]
 80086f2:	f003 0307 	and.w	r3, r3, #7
 80086f6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	2b06      	cmp	r3, #6
 80086fc:	d010      	beq.n	8008720 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	681a      	ldr	r2, [r3, #0]
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f042 0201 	orr.w	r2, r2, #1
 800870c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800870e:	e007      	b.n	8008720 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	681a      	ldr	r2, [r3, #0]
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	f042 0201 	orr.w	r2, r2, #1
 800871e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008720:	2300      	movs	r3, #0
}
 8008722:	4618      	mov	r0, r3
 8008724:	3714      	adds	r7, #20
 8008726:	46bd      	mov	sp, r7
 8008728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872c:	4770      	bx	lr
 800872e:	bf00      	nop
 8008730:	40010000 	.word	0x40010000
 8008734:	40000400 	.word	0x40000400
 8008738:	40000800 	.word	0x40000800
 800873c:	40000c00 	.word	0x40000c00
 8008740:	40014000 	.word	0x40014000

08008744 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8008744:	b480      	push	{r7}
 8008746:	b085      	sub	sp, #20
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008752:	b2db      	uxtb	r3, r3
 8008754:	2b01      	cmp	r3, #1
 8008756:	d001      	beq.n	800875c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8008758:	2301      	movs	r3, #1
 800875a:	e044      	b.n	80087e6 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2202      	movs	r2, #2
 8008760:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	68da      	ldr	r2, [r3, #12]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f042 0201 	orr.w	r2, r2, #1
 8008772:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4a1e      	ldr	r2, [pc, #120]	; (80087f4 <HAL_TIM_Base_Start_IT+0xb0>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d018      	beq.n	80087b0 <HAL_TIM_Base_Start_IT+0x6c>
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008786:	d013      	beq.n	80087b0 <HAL_TIM_Base_Start_IT+0x6c>
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	4a1a      	ldr	r2, [pc, #104]	; (80087f8 <HAL_TIM_Base_Start_IT+0xb4>)
 800878e:	4293      	cmp	r3, r2
 8008790:	d00e      	beq.n	80087b0 <HAL_TIM_Base_Start_IT+0x6c>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	4a19      	ldr	r2, [pc, #100]	; (80087fc <HAL_TIM_Base_Start_IT+0xb8>)
 8008798:	4293      	cmp	r3, r2
 800879a:	d009      	beq.n	80087b0 <HAL_TIM_Base_Start_IT+0x6c>
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	681b      	ldr	r3, [r3, #0]
 80087a0:	4a17      	ldr	r2, [pc, #92]	; (8008800 <HAL_TIM_Base_Start_IT+0xbc>)
 80087a2:	4293      	cmp	r3, r2
 80087a4:	d004      	beq.n	80087b0 <HAL_TIM_Base_Start_IT+0x6c>
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	4a16      	ldr	r2, [pc, #88]	; (8008804 <HAL_TIM_Base_Start_IT+0xc0>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d111      	bne.n	80087d4 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	689b      	ldr	r3, [r3, #8]
 80087b6:	f003 0307 	and.w	r3, r3, #7
 80087ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	2b06      	cmp	r3, #6
 80087c0:	d010      	beq.n	80087e4 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	681a      	ldr	r2, [r3, #0]
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f042 0201 	orr.w	r2, r2, #1
 80087d0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80087d2:	e007      	b.n	80087e4 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	681a      	ldr	r2, [r3, #0]
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	681b      	ldr	r3, [r3, #0]
 80087de:	f042 0201 	orr.w	r2, r2, #1
 80087e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80087e4:	2300      	movs	r3, #0
}
 80087e6:	4618      	mov	r0, r3
 80087e8:	3714      	adds	r7, #20
 80087ea:	46bd      	mov	sp, r7
 80087ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f0:	4770      	bx	lr
 80087f2:	bf00      	nop
 80087f4:	40010000 	.word	0x40010000
 80087f8:	40000400 	.word	0x40000400
 80087fc:	40000800 	.word	0x40000800
 8008800:	40000c00 	.word	0x40000c00
 8008804:	40014000 	.word	0x40014000

08008808 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8008808:	b580      	push	{r7, lr}
 800880a:	b082      	sub	sp, #8
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d101      	bne.n	800881a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8008816:	2301      	movs	r3, #1
 8008818:	e041      	b.n	800889e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008820:	b2db      	uxtb	r3, r3
 8008822:	2b00      	cmp	r3, #0
 8008824:	d106      	bne.n	8008834 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	2200      	movs	r2, #0
 800882a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f000 f839 	bl	80088a6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2202      	movs	r2, #2
 8008838:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681a      	ldr	r2, [r3, #0]
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	3304      	adds	r3, #4
 8008844:	4619      	mov	r1, r3
 8008846:	4610      	mov	r0, r2
 8008848:	f000 fcd6 	bl	80091f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2201      	movs	r2, #1
 8008850:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	2201      	movs	r2, #1
 8008858:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	2201      	movs	r2, #1
 8008860:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2201      	movs	r2, #1
 8008868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2201      	movs	r2, #1
 8008870:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2201      	movs	r2, #1
 8008878:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2201      	movs	r2, #1
 8008880:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2201      	movs	r2, #1
 8008888:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	2201      	movs	r2, #1
 8008890:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	2201      	movs	r2, #1
 8008898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800889c:	2300      	movs	r3, #0
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3708      	adds	r7, #8
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}

080088a6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80088a6:	b480      	push	{r7}
 80088a8:	b083      	sub	sp, #12
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80088ae:	bf00      	nop
 80088b0:	370c      	adds	r7, #12
 80088b2:	46bd      	mov	sp, r7
 80088b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b8:	4770      	bx	lr
	...

080088bc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b084      	sub	sp, #16
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
 80088c4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d109      	bne.n	80088e0 <HAL_TIM_PWM_Start+0x24>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80088d2:	b2db      	uxtb	r3, r3
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	bf14      	ite	ne
 80088d8:	2301      	movne	r3, #1
 80088da:	2300      	moveq	r3, #0
 80088dc:	b2db      	uxtb	r3, r3
 80088de:	e022      	b.n	8008926 <HAL_TIM_PWM_Start+0x6a>
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	2b04      	cmp	r3, #4
 80088e4:	d109      	bne.n	80088fa <HAL_TIM_PWM_Start+0x3e>
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80088ec:	b2db      	uxtb	r3, r3
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	bf14      	ite	ne
 80088f2:	2301      	movne	r3, #1
 80088f4:	2300      	moveq	r3, #0
 80088f6:	b2db      	uxtb	r3, r3
 80088f8:	e015      	b.n	8008926 <HAL_TIM_PWM_Start+0x6a>
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	2b08      	cmp	r3, #8
 80088fe:	d109      	bne.n	8008914 <HAL_TIM_PWM_Start+0x58>
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008906:	b2db      	uxtb	r3, r3
 8008908:	2b01      	cmp	r3, #1
 800890a:	bf14      	ite	ne
 800890c:	2301      	movne	r3, #1
 800890e:	2300      	moveq	r3, #0
 8008910:	b2db      	uxtb	r3, r3
 8008912:	e008      	b.n	8008926 <HAL_TIM_PWM_Start+0x6a>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800891a:	b2db      	uxtb	r3, r3
 800891c:	2b01      	cmp	r3, #1
 800891e:	bf14      	ite	ne
 8008920:	2301      	movne	r3, #1
 8008922:	2300      	moveq	r3, #0
 8008924:	b2db      	uxtb	r3, r3
 8008926:	2b00      	cmp	r3, #0
 8008928:	d001      	beq.n	800892e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800892a:	2301      	movs	r3, #1
 800892c:	e068      	b.n	8008a00 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800892e:	683b      	ldr	r3, [r7, #0]
 8008930:	2b00      	cmp	r3, #0
 8008932:	d104      	bne.n	800893e <HAL_TIM_PWM_Start+0x82>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	2202      	movs	r2, #2
 8008938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800893c:	e013      	b.n	8008966 <HAL_TIM_PWM_Start+0xaa>
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	2b04      	cmp	r3, #4
 8008942:	d104      	bne.n	800894e <HAL_TIM_PWM_Start+0x92>
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	2202      	movs	r2, #2
 8008948:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800894c:	e00b      	b.n	8008966 <HAL_TIM_PWM_Start+0xaa>
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	2b08      	cmp	r3, #8
 8008952:	d104      	bne.n	800895e <HAL_TIM_PWM_Start+0xa2>
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2202      	movs	r2, #2
 8008958:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800895c:	e003      	b.n	8008966 <HAL_TIM_PWM_Start+0xaa>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	2202      	movs	r2, #2
 8008962:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	2201      	movs	r2, #1
 800896c:	6839      	ldr	r1, [r7, #0]
 800896e:	4618      	mov	r0, r3
 8008970:	f000 fee8 	bl	8009744 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	4a23      	ldr	r2, [pc, #140]	; (8008a08 <HAL_TIM_PWM_Start+0x14c>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d107      	bne.n	800898e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	681b      	ldr	r3, [r3, #0]
 8008982:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	681b      	ldr	r3, [r3, #0]
 8008988:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800898c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	4a1d      	ldr	r2, [pc, #116]	; (8008a08 <HAL_TIM_PWM_Start+0x14c>)
 8008994:	4293      	cmp	r3, r2
 8008996:	d018      	beq.n	80089ca <HAL_TIM_PWM_Start+0x10e>
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80089a0:	d013      	beq.n	80089ca <HAL_TIM_PWM_Start+0x10e>
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	4a19      	ldr	r2, [pc, #100]	; (8008a0c <HAL_TIM_PWM_Start+0x150>)
 80089a8:	4293      	cmp	r3, r2
 80089aa:	d00e      	beq.n	80089ca <HAL_TIM_PWM_Start+0x10e>
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	4a17      	ldr	r2, [pc, #92]	; (8008a10 <HAL_TIM_PWM_Start+0x154>)
 80089b2:	4293      	cmp	r3, r2
 80089b4:	d009      	beq.n	80089ca <HAL_TIM_PWM_Start+0x10e>
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4a16      	ldr	r2, [pc, #88]	; (8008a14 <HAL_TIM_PWM_Start+0x158>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d004      	beq.n	80089ca <HAL_TIM_PWM_Start+0x10e>
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	681b      	ldr	r3, [r3, #0]
 80089c4:	4a14      	ldr	r2, [pc, #80]	; (8008a18 <HAL_TIM_PWM_Start+0x15c>)
 80089c6:	4293      	cmp	r3, r2
 80089c8:	d111      	bne.n	80089ee <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	689b      	ldr	r3, [r3, #8]
 80089d0:	f003 0307 	and.w	r3, r3, #7
 80089d4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	2b06      	cmp	r3, #6
 80089da:	d010      	beq.n	80089fe <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	681a      	ldr	r2, [r3, #0]
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	f042 0201 	orr.w	r2, r2, #1
 80089ea:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80089ec:	e007      	b.n	80089fe <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	681a      	ldr	r2, [r3, #0]
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	f042 0201 	orr.w	r2, r2, #1
 80089fc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80089fe:	2300      	movs	r3, #0
}
 8008a00:	4618      	mov	r0, r3
 8008a02:	3710      	adds	r7, #16
 8008a04:	46bd      	mov	sp, r7
 8008a06:	bd80      	pop	{r7, pc}
 8008a08:	40010000 	.word	0x40010000
 8008a0c:	40000400 	.word	0x40000400
 8008a10:	40000800 	.word	0x40000800
 8008a14:	40000c00 	.word	0x40000c00
 8008a18:	40014000 	.word	0x40014000

08008a1c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8008a1c:	b580      	push	{r7, lr}
 8008a1e:	b086      	sub	sp, #24
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
 8008a24:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d101      	bne.n	8008a30 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8008a2c:	2301      	movs	r3, #1
 8008a2e:	e097      	b.n	8008b60 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a36:	b2db      	uxtb	r3, r3
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d106      	bne.n	8008a4a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8008a44:	6878      	ldr	r0, [r7, #4]
 8008a46:	f7fb fd85 	bl	8004554 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	2202      	movs	r2, #2
 8008a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	689b      	ldr	r3, [r3, #8]
 8008a58:	687a      	ldr	r2, [r7, #4]
 8008a5a:	6812      	ldr	r2, [r2, #0]
 8008a5c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a60:	f023 0307 	bic.w	r3, r3, #7
 8008a64:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	681a      	ldr	r2, [r3, #0]
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	3304      	adds	r3, #4
 8008a6e:	4619      	mov	r1, r3
 8008a70:	4610      	mov	r0, r2
 8008a72:	f000 fbc1 	bl	80091f8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	689b      	ldr	r3, [r3, #8]
 8008a7c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	699b      	ldr	r3, [r3, #24]
 8008a84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	6a1b      	ldr	r3, [r3, #32]
 8008a8c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8008a8e:	683b      	ldr	r3, [r7, #0]
 8008a90:	681b      	ldr	r3, [r3, #0]
 8008a92:	697a      	ldr	r2, [r7, #20]
 8008a94:	4313      	orrs	r3, r2
 8008a96:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8008a98:	693b      	ldr	r3, [r7, #16]
 8008a9a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a9e:	f023 0303 	bic.w	r3, r3, #3
 8008aa2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	689a      	ldr	r2, [r3, #8]
 8008aa8:	683b      	ldr	r3, [r7, #0]
 8008aaa:	699b      	ldr	r3, [r3, #24]
 8008aac:	021b      	lsls	r3, r3, #8
 8008aae:	4313      	orrs	r3, r2
 8008ab0:	693a      	ldr	r2, [r7, #16]
 8008ab2:	4313      	orrs	r3, r2
 8008ab4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8008abc:	f023 030c 	bic.w	r3, r3, #12
 8008ac0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8008ac2:	693b      	ldr	r3, [r7, #16]
 8008ac4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008ac8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008acc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	68da      	ldr	r2, [r3, #12]
 8008ad2:	683b      	ldr	r3, [r7, #0]
 8008ad4:	69db      	ldr	r3, [r3, #28]
 8008ad6:	021b      	lsls	r3, r3, #8
 8008ad8:	4313      	orrs	r3, r2
 8008ada:	693a      	ldr	r2, [r7, #16]
 8008adc:	4313      	orrs	r3, r2
 8008ade:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	691b      	ldr	r3, [r3, #16]
 8008ae4:	011a      	lsls	r2, r3, #4
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	6a1b      	ldr	r3, [r3, #32]
 8008aea:	031b      	lsls	r3, r3, #12
 8008aec:	4313      	orrs	r3, r2
 8008aee:	693a      	ldr	r2, [r7, #16]
 8008af0:	4313      	orrs	r3, r2
 8008af2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8008afa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8008b02:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8008b04:	683b      	ldr	r3, [r7, #0]
 8008b06:	685a      	ldr	r2, [r3, #4]
 8008b08:	683b      	ldr	r3, [r7, #0]
 8008b0a:	695b      	ldr	r3, [r3, #20]
 8008b0c:	011b      	lsls	r3, r3, #4
 8008b0e:	4313      	orrs	r3, r2
 8008b10:	68fa      	ldr	r2, [r7, #12]
 8008b12:	4313      	orrs	r3, r2
 8008b14:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	697a      	ldr	r2, [r7, #20]
 8008b1c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	693a      	ldr	r2, [r7, #16]
 8008b24:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	68fa      	ldr	r2, [r7, #12]
 8008b2c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2201      	movs	r2, #1
 8008b32:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	2201      	movs	r2, #1
 8008b3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	2201      	movs	r2, #1
 8008b42:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	2201      	movs	r2, #1
 8008b4a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	2201      	movs	r2, #1
 8008b52:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2201      	movs	r2, #1
 8008b5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8008b5e:	2300      	movs	r3, #0
}
 8008b60:	4618      	mov	r0, r3
 8008b62:	3718      	adds	r7, #24
 8008b64:	46bd      	mov	sp, r7
 8008b66:	bd80      	pop	{r7, pc}

08008b68 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	b084      	sub	sp, #16
 8008b6c:	af00      	add	r7, sp, #0
 8008b6e:	6078      	str	r0, [r7, #4]
 8008b70:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008b78:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8008b80:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008b88:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8008b90:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d110      	bne.n	8008bba <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008b98:	7bfb      	ldrb	r3, [r7, #15]
 8008b9a:	2b01      	cmp	r3, #1
 8008b9c:	d102      	bne.n	8008ba4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8008b9e:	7b7b      	ldrb	r3, [r7, #13]
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d001      	beq.n	8008ba8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008ba4:	2301      	movs	r3, #1
 8008ba6:	e069      	b.n	8008c7c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	2202      	movs	r2, #2
 8008bac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	2202      	movs	r2, #2
 8008bb4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008bb8:	e031      	b.n	8008c1e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	2b04      	cmp	r3, #4
 8008bbe:	d110      	bne.n	8008be2 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008bc0:	7bbb      	ldrb	r3, [r7, #14]
 8008bc2:	2b01      	cmp	r3, #1
 8008bc4:	d102      	bne.n	8008bcc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008bc6:	7b3b      	ldrb	r3, [r7, #12]
 8008bc8:	2b01      	cmp	r3, #1
 8008bca:	d001      	beq.n	8008bd0 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8008bcc:	2301      	movs	r3, #1
 8008bce:	e055      	b.n	8008c7c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2202      	movs	r2, #2
 8008bd4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2202      	movs	r2, #2
 8008bdc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8008be0:	e01d      	b.n	8008c1e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008be2:	7bfb      	ldrb	r3, [r7, #15]
 8008be4:	2b01      	cmp	r3, #1
 8008be6:	d108      	bne.n	8008bfa <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8008be8:	7bbb      	ldrb	r3, [r7, #14]
 8008bea:	2b01      	cmp	r3, #1
 8008bec:	d105      	bne.n	8008bfa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008bee:	7b7b      	ldrb	r3, [r7, #13]
 8008bf0:	2b01      	cmp	r3, #1
 8008bf2:	d102      	bne.n	8008bfa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8008bf4:	7b3b      	ldrb	r3, [r7, #12]
 8008bf6:	2b01      	cmp	r3, #1
 8008bf8:	d001      	beq.n	8008bfe <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8008bfa:	2301      	movs	r3, #1
 8008bfc:	e03e      	b.n	8008c7c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	2202      	movs	r2, #2
 8008c02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	2202      	movs	r2, #2
 8008c0a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	2202      	movs	r2, #2
 8008c12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	2202      	movs	r2, #2
 8008c1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8008c1e:	683b      	ldr	r3, [r7, #0]
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d003      	beq.n	8008c2c <HAL_TIM_Encoder_Start+0xc4>
 8008c24:	683b      	ldr	r3, [r7, #0]
 8008c26:	2b04      	cmp	r3, #4
 8008c28:	d008      	beq.n	8008c3c <HAL_TIM_Encoder_Start+0xd4>
 8008c2a:	e00f      	b.n	8008c4c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	2201      	movs	r2, #1
 8008c32:	2100      	movs	r1, #0
 8008c34:	4618      	mov	r0, r3
 8008c36:	f000 fd85 	bl	8009744 <TIM_CCxChannelCmd>
      break;
 8008c3a:	e016      	b.n	8008c6a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	2201      	movs	r2, #1
 8008c42:	2104      	movs	r1, #4
 8008c44:	4618      	mov	r0, r3
 8008c46:	f000 fd7d 	bl	8009744 <TIM_CCxChannelCmd>
      break;
 8008c4a:	e00e      	b.n	8008c6a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	681b      	ldr	r3, [r3, #0]
 8008c50:	2201      	movs	r2, #1
 8008c52:	2100      	movs	r1, #0
 8008c54:	4618      	mov	r0, r3
 8008c56:	f000 fd75 	bl	8009744 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	2201      	movs	r2, #1
 8008c60:	2104      	movs	r1, #4
 8008c62:	4618      	mov	r0, r3
 8008c64:	f000 fd6e 	bl	8009744 <TIM_CCxChannelCmd>
      break;
 8008c68:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	681a      	ldr	r2, [r3, #0]
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	f042 0201 	orr.w	r2, r2, #1
 8008c78:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008c7a:	2300      	movs	r3, #0
}
 8008c7c:	4618      	mov	r0, r3
 8008c7e:	3710      	adds	r7, #16
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bd80      	pop	{r7, pc}

08008c84 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b082      	sub	sp, #8
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	691b      	ldr	r3, [r3, #16]
 8008c92:	f003 0302 	and.w	r3, r3, #2
 8008c96:	2b02      	cmp	r3, #2
 8008c98:	d122      	bne.n	8008ce0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	68db      	ldr	r3, [r3, #12]
 8008ca0:	f003 0302 	and.w	r3, r3, #2
 8008ca4:	2b02      	cmp	r3, #2
 8008ca6:	d11b      	bne.n	8008ce0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	f06f 0202 	mvn.w	r2, #2
 8008cb0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2201      	movs	r2, #1
 8008cb6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	699b      	ldr	r3, [r3, #24]
 8008cbe:	f003 0303 	and.w	r3, r3, #3
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d003      	beq.n	8008cce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8008cc6:	6878      	ldr	r0, [r7, #4]
 8008cc8:	f000 fa77 	bl	80091ba <HAL_TIM_IC_CaptureCallback>
 8008ccc:	e005      	b.n	8008cda <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f000 fa69 	bl	80091a6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008cd4:	6878      	ldr	r0, [r7, #4]
 8008cd6:	f000 fa7a 	bl	80091ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2200      	movs	r2, #0
 8008cde:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	691b      	ldr	r3, [r3, #16]
 8008ce6:	f003 0304 	and.w	r3, r3, #4
 8008cea:	2b04      	cmp	r3, #4
 8008cec:	d122      	bne.n	8008d34 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	68db      	ldr	r3, [r3, #12]
 8008cf4:	f003 0304 	and.w	r3, r3, #4
 8008cf8:	2b04      	cmp	r3, #4
 8008cfa:	d11b      	bne.n	8008d34 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f06f 0204 	mvn.w	r2, #4
 8008d04:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	2202      	movs	r2, #2
 8008d0a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	681b      	ldr	r3, [r3, #0]
 8008d10:	699b      	ldr	r3, [r3, #24]
 8008d12:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d003      	beq.n	8008d22 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d1a:	6878      	ldr	r0, [r7, #4]
 8008d1c:	f000 fa4d 	bl	80091ba <HAL_TIM_IC_CaptureCallback>
 8008d20:	e005      	b.n	8008d2e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d22:	6878      	ldr	r0, [r7, #4]
 8008d24:	f000 fa3f 	bl	80091a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d28:	6878      	ldr	r0, [r7, #4]
 8008d2a:	f000 fa50 	bl	80091ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	2200      	movs	r2, #0
 8008d32:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	691b      	ldr	r3, [r3, #16]
 8008d3a:	f003 0308 	and.w	r3, r3, #8
 8008d3e:	2b08      	cmp	r3, #8
 8008d40:	d122      	bne.n	8008d88 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	68db      	ldr	r3, [r3, #12]
 8008d48:	f003 0308 	and.w	r3, r3, #8
 8008d4c:	2b08      	cmp	r3, #8
 8008d4e:	d11b      	bne.n	8008d88 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f06f 0208 	mvn.w	r2, #8
 8008d58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2204      	movs	r2, #4
 8008d5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	69db      	ldr	r3, [r3, #28]
 8008d66:	f003 0303 	and.w	r3, r3, #3
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d003      	beq.n	8008d76 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008d6e:	6878      	ldr	r0, [r7, #4]
 8008d70:	f000 fa23 	bl	80091ba <HAL_TIM_IC_CaptureCallback>
 8008d74:	e005      	b.n	8008d82 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 fa15 	bl	80091a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008d7c:	6878      	ldr	r0, [r7, #4]
 8008d7e:	f000 fa26 	bl	80091ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2200      	movs	r2, #0
 8008d86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	691b      	ldr	r3, [r3, #16]
 8008d8e:	f003 0310 	and.w	r3, r3, #16
 8008d92:	2b10      	cmp	r3, #16
 8008d94:	d122      	bne.n	8008ddc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	68db      	ldr	r3, [r3, #12]
 8008d9c:	f003 0310 	and.w	r3, r3, #16
 8008da0:	2b10      	cmp	r3, #16
 8008da2:	d11b      	bne.n	8008ddc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	f06f 0210 	mvn.w	r2, #16
 8008dac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	2208      	movs	r2, #8
 8008db2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	69db      	ldr	r3, [r3, #28]
 8008dba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d003      	beq.n	8008dca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008dc2:	6878      	ldr	r0, [r7, #4]
 8008dc4:	f000 f9f9 	bl	80091ba <HAL_TIM_IC_CaptureCallback>
 8008dc8:	e005      	b.n	8008dd6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008dca:	6878      	ldr	r0, [r7, #4]
 8008dcc:	f000 f9eb 	bl	80091a6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008dd0:	6878      	ldr	r0, [r7, #4]
 8008dd2:	f000 f9fc 	bl	80091ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	2200      	movs	r2, #0
 8008dda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	691b      	ldr	r3, [r3, #16]
 8008de2:	f003 0301 	and.w	r3, r3, #1
 8008de6:	2b01      	cmp	r3, #1
 8008de8:	d10e      	bne.n	8008e08 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	68db      	ldr	r3, [r3, #12]
 8008df0:	f003 0301 	and.w	r3, r3, #1
 8008df4:	2b01      	cmp	r3, #1
 8008df6:	d107      	bne.n	8008e08 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	f06f 0201 	mvn.w	r2, #1
 8008e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8008e02:	6878      	ldr	r0, [r7, #4]
 8008e04:	f7f8 ff10 	bl	8001c28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	691b      	ldr	r3, [r3, #16]
 8008e0e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e12:	2b80      	cmp	r3, #128	; 0x80
 8008e14:	d10e      	bne.n	8008e34 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	68db      	ldr	r3, [r3, #12]
 8008e1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e20:	2b80      	cmp	r3, #128	; 0x80
 8008e22:	d107      	bne.n	8008e34 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008e2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f000 fd26 	bl	8009880 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	691b      	ldr	r3, [r3, #16]
 8008e3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e3e:	2b40      	cmp	r3, #64	; 0x40
 8008e40:	d10e      	bne.n	8008e60 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	68db      	ldr	r3, [r3, #12]
 8008e48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e4c:	2b40      	cmp	r3, #64	; 0x40
 8008e4e:	d107      	bne.n	8008e60 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008e58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008e5a:	6878      	ldr	r0, [r7, #4]
 8008e5c:	f000 f9c1 	bl	80091e2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	691b      	ldr	r3, [r3, #16]
 8008e66:	f003 0320 	and.w	r3, r3, #32
 8008e6a:	2b20      	cmp	r3, #32
 8008e6c:	d10e      	bne.n	8008e8c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	68db      	ldr	r3, [r3, #12]
 8008e74:	f003 0320 	and.w	r3, r3, #32
 8008e78:	2b20      	cmp	r3, #32
 8008e7a:	d107      	bne.n	8008e8c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f06f 0220 	mvn.w	r2, #32
 8008e84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008e86:	6878      	ldr	r0, [r7, #4]
 8008e88:	f000 fcf0 	bl	800986c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008e8c:	bf00      	nop
 8008e8e:	3708      	adds	r7, #8
 8008e90:	46bd      	mov	sp, r7
 8008e92:	bd80      	pop	{r7, pc}

08008e94 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008e94:	b580      	push	{r7, lr}
 8008e96:	b086      	sub	sp, #24
 8008e98:	af00      	add	r7, sp, #0
 8008e9a:	60f8      	str	r0, [r7, #12]
 8008e9c:	60b9      	str	r1, [r7, #8]
 8008e9e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008ea0:	2300      	movs	r3, #0
 8008ea2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008eaa:	2b01      	cmp	r3, #1
 8008eac:	d101      	bne.n	8008eb2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8008eae:	2302      	movs	r3, #2
 8008eb0:	e0ae      	b.n	8009010 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2201      	movs	r2, #1
 8008eb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	2b0c      	cmp	r3, #12
 8008ebe:	f200 809f 	bhi.w	8009000 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8008ec2:	a201      	add	r2, pc, #4	; (adr r2, 8008ec8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8008ec4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ec8:	08008efd 	.word	0x08008efd
 8008ecc:	08009001 	.word	0x08009001
 8008ed0:	08009001 	.word	0x08009001
 8008ed4:	08009001 	.word	0x08009001
 8008ed8:	08008f3d 	.word	0x08008f3d
 8008edc:	08009001 	.word	0x08009001
 8008ee0:	08009001 	.word	0x08009001
 8008ee4:	08009001 	.word	0x08009001
 8008ee8:	08008f7f 	.word	0x08008f7f
 8008eec:	08009001 	.word	0x08009001
 8008ef0:	08009001 	.word	0x08009001
 8008ef4:	08009001 	.word	0x08009001
 8008ef8:	08008fbf 	.word	0x08008fbf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	68b9      	ldr	r1, [r7, #8]
 8008f02:	4618      	mov	r0, r3
 8008f04:	f000 f9f8 	bl	80092f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	699a      	ldr	r2, [r3, #24]
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	f042 0208 	orr.w	r2, r2, #8
 8008f16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	699a      	ldr	r2, [r3, #24]
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	f022 0204 	bic.w	r2, r2, #4
 8008f26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	6999      	ldr	r1, [r3, #24]
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	691a      	ldr	r2, [r3, #16]
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	430a      	orrs	r2, r1
 8008f38:	619a      	str	r2, [r3, #24]
      break;
 8008f3a:	e064      	b.n	8009006 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	68b9      	ldr	r1, [r7, #8]
 8008f42:	4618      	mov	r0, r3
 8008f44:	f000 fa3e 	bl	80093c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008f48:	68fb      	ldr	r3, [r7, #12]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	699a      	ldr	r2, [r3, #24]
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008f56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	699a      	ldr	r2, [r3, #24]
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	681b      	ldr	r3, [r3, #0]
 8008f62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008f66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	6999      	ldr	r1, [r3, #24]
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	691b      	ldr	r3, [r3, #16]
 8008f72:	021a      	lsls	r2, r3, #8
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	430a      	orrs	r2, r1
 8008f7a:	619a      	str	r2, [r3, #24]
      break;
 8008f7c:	e043      	b.n	8009006 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	68b9      	ldr	r1, [r7, #8]
 8008f84:	4618      	mov	r0, r3
 8008f86:	f000 fa89 	bl	800949c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	69da      	ldr	r2, [r3, #28]
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f042 0208 	orr.w	r2, r2, #8
 8008f98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	69da      	ldr	r2, [r3, #28]
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f022 0204 	bic.w	r2, r2, #4
 8008fa8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	681b      	ldr	r3, [r3, #0]
 8008fae:	69d9      	ldr	r1, [r3, #28]
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	691a      	ldr	r2, [r3, #16]
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	430a      	orrs	r2, r1
 8008fba:	61da      	str	r2, [r3, #28]
      break;
 8008fbc:	e023      	b.n	8009006 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	68b9      	ldr	r1, [r7, #8]
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	f000 fad3 	bl	8009570 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	69da      	ldr	r2, [r3, #28]
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008fd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	69da      	ldr	r2, [r3, #28]
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008fe8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	69d9      	ldr	r1, [r3, #28]
 8008ff0:	68bb      	ldr	r3, [r7, #8]
 8008ff2:	691b      	ldr	r3, [r3, #16]
 8008ff4:	021a      	lsls	r2, r3, #8
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	430a      	orrs	r2, r1
 8008ffc:	61da      	str	r2, [r3, #28]
      break;
 8008ffe:	e002      	b.n	8009006 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009000:	2301      	movs	r3, #1
 8009002:	75fb      	strb	r3, [r7, #23]
      break;
 8009004:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009006:	68fb      	ldr	r3, [r7, #12]
 8009008:	2200      	movs	r2, #0
 800900a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800900e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009010:	4618      	mov	r0, r3
 8009012:	3718      	adds	r7, #24
 8009014:	46bd      	mov	sp, r7
 8009016:	bd80      	pop	{r7, pc}

08009018 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009018:	b580      	push	{r7, lr}
 800901a:	b084      	sub	sp, #16
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
 8009020:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009022:	2300      	movs	r3, #0
 8009024:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800902c:	2b01      	cmp	r3, #1
 800902e:	d101      	bne.n	8009034 <HAL_TIM_ConfigClockSource+0x1c>
 8009030:	2302      	movs	r3, #2
 8009032:	e0b4      	b.n	800919e <HAL_TIM_ConfigClockSource+0x186>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2201      	movs	r2, #1
 8009038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800903c:	687b      	ldr	r3, [r7, #4]
 800903e:	2202      	movs	r2, #2
 8009040:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8009052:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009054:	68bb      	ldr	r3, [r7, #8]
 8009056:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800905a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	68ba      	ldr	r2, [r7, #8]
 8009062:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009064:	683b      	ldr	r3, [r7, #0]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800906c:	d03e      	beq.n	80090ec <HAL_TIM_ConfigClockSource+0xd4>
 800906e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009072:	f200 8087 	bhi.w	8009184 <HAL_TIM_ConfigClockSource+0x16c>
 8009076:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800907a:	f000 8086 	beq.w	800918a <HAL_TIM_ConfigClockSource+0x172>
 800907e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009082:	d87f      	bhi.n	8009184 <HAL_TIM_ConfigClockSource+0x16c>
 8009084:	2b70      	cmp	r3, #112	; 0x70
 8009086:	d01a      	beq.n	80090be <HAL_TIM_ConfigClockSource+0xa6>
 8009088:	2b70      	cmp	r3, #112	; 0x70
 800908a:	d87b      	bhi.n	8009184 <HAL_TIM_ConfigClockSource+0x16c>
 800908c:	2b60      	cmp	r3, #96	; 0x60
 800908e:	d050      	beq.n	8009132 <HAL_TIM_ConfigClockSource+0x11a>
 8009090:	2b60      	cmp	r3, #96	; 0x60
 8009092:	d877      	bhi.n	8009184 <HAL_TIM_ConfigClockSource+0x16c>
 8009094:	2b50      	cmp	r3, #80	; 0x50
 8009096:	d03c      	beq.n	8009112 <HAL_TIM_ConfigClockSource+0xfa>
 8009098:	2b50      	cmp	r3, #80	; 0x50
 800909a:	d873      	bhi.n	8009184 <HAL_TIM_ConfigClockSource+0x16c>
 800909c:	2b40      	cmp	r3, #64	; 0x40
 800909e:	d058      	beq.n	8009152 <HAL_TIM_ConfigClockSource+0x13a>
 80090a0:	2b40      	cmp	r3, #64	; 0x40
 80090a2:	d86f      	bhi.n	8009184 <HAL_TIM_ConfigClockSource+0x16c>
 80090a4:	2b30      	cmp	r3, #48	; 0x30
 80090a6:	d064      	beq.n	8009172 <HAL_TIM_ConfigClockSource+0x15a>
 80090a8:	2b30      	cmp	r3, #48	; 0x30
 80090aa:	d86b      	bhi.n	8009184 <HAL_TIM_ConfigClockSource+0x16c>
 80090ac:	2b20      	cmp	r3, #32
 80090ae:	d060      	beq.n	8009172 <HAL_TIM_ConfigClockSource+0x15a>
 80090b0:	2b20      	cmp	r3, #32
 80090b2:	d867      	bhi.n	8009184 <HAL_TIM_ConfigClockSource+0x16c>
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d05c      	beq.n	8009172 <HAL_TIM_ConfigClockSource+0x15a>
 80090b8:	2b10      	cmp	r3, #16
 80090ba:	d05a      	beq.n	8009172 <HAL_TIM_ConfigClockSource+0x15a>
 80090bc:	e062      	b.n	8009184 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6818      	ldr	r0, [r3, #0]
 80090c2:	683b      	ldr	r3, [r7, #0]
 80090c4:	6899      	ldr	r1, [r3, #8]
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	685a      	ldr	r2, [r3, #4]
 80090ca:	683b      	ldr	r3, [r7, #0]
 80090cc:	68db      	ldr	r3, [r3, #12]
 80090ce:	f000 fb19 	bl	8009704 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	681b      	ldr	r3, [r3, #0]
 80090d6:	689b      	ldr	r3, [r3, #8]
 80090d8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80090da:	68bb      	ldr	r3, [r7, #8]
 80090dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80090e0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	68ba      	ldr	r2, [r7, #8]
 80090e8:	609a      	str	r2, [r3, #8]
      break;
 80090ea:	e04f      	b.n	800918c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	6818      	ldr	r0, [r3, #0]
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	6899      	ldr	r1, [r3, #8]
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	685a      	ldr	r2, [r3, #4]
 80090f8:	683b      	ldr	r3, [r7, #0]
 80090fa:	68db      	ldr	r3, [r3, #12]
 80090fc:	f000 fb02 	bl	8009704 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	689a      	ldr	r2, [r3, #8]
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	681b      	ldr	r3, [r3, #0]
 800910a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800910e:	609a      	str	r2, [r3, #8]
      break;
 8009110:	e03c      	b.n	800918c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	6818      	ldr	r0, [r3, #0]
 8009116:	683b      	ldr	r3, [r7, #0]
 8009118:	6859      	ldr	r1, [r3, #4]
 800911a:	683b      	ldr	r3, [r7, #0]
 800911c:	68db      	ldr	r3, [r3, #12]
 800911e:	461a      	mov	r2, r3
 8009120:	f000 fa76 	bl	8009610 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	2150      	movs	r1, #80	; 0x50
 800912a:	4618      	mov	r0, r3
 800912c:	f000 facf 	bl	80096ce <TIM_ITRx_SetConfig>
      break;
 8009130:	e02c      	b.n	800918c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	6818      	ldr	r0, [r3, #0]
 8009136:	683b      	ldr	r3, [r7, #0]
 8009138:	6859      	ldr	r1, [r3, #4]
 800913a:	683b      	ldr	r3, [r7, #0]
 800913c:	68db      	ldr	r3, [r3, #12]
 800913e:	461a      	mov	r2, r3
 8009140:	f000 fa95 	bl	800966e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	2160      	movs	r1, #96	; 0x60
 800914a:	4618      	mov	r0, r3
 800914c:	f000 fabf 	bl	80096ce <TIM_ITRx_SetConfig>
      break;
 8009150:	e01c      	b.n	800918c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6818      	ldr	r0, [r3, #0]
 8009156:	683b      	ldr	r3, [r7, #0]
 8009158:	6859      	ldr	r1, [r3, #4]
 800915a:	683b      	ldr	r3, [r7, #0]
 800915c:	68db      	ldr	r3, [r3, #12]
 800915e:	461a      	mov	r2, r3
 8009160:	f000 fa56 	bl	8009610 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	2140      	movs	r1, #64	; 0x40
 800916a:	4618      	mov	r0, r3
 800916c:	f000 faaf 	bl	80096ce <TIM_ITRx_SetConfig>
      break;
 8009170:	e00c      	b.n	800918c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681a      	ldr	r2, [r3, #0]
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	4619      	mov	r1, r3
 800917c:	4610      	mov	r0, r2
 800917e:	f000 faa6 	bl	80096ce <TIM_ITRx_SetConfig>
      break;
 8009182:	e003      	b.n	800918c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009184:	2301      	movs	r3, #1
 8009186:	73fb      	strb	r3, [r7, #15]
      break;
 8009188:	e000      	b.n	800918c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800918a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	2201      	movs	r2, #1
 8009190:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009194:	687b      	ldr	r3, [r7, #4]
 8009196:	2200      	movs	r2, #0
 8009198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800919c:	7bfb      	ldrb	r3, [r7, #15]
}
 800919e:	4618      	mov	r0, r3
 80091a0:	3710      	adds	r7, #16
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}

080091a6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80091a6:	b480      	push	{r7}
 80091a8:	b083      	sub	sp, #12
 80091aa:	af00      	add	r7, sp, #0
 80091ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80091ae:	bf00      	nop
 80091b0:	370c      	adds	r7, #12
 80091b2:	46bd      	mov	sp, r7
 80091b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b8:	4770      	bx	lr

080091ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80091ba:	b480      	push	{r7}
 80091bc:	b083      	sub	sp, #12
 80091be:	af00      	add	r7, sp, #0
 80091c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80091c2:	bf00      	nop
 80091c4:	370c      	adds	r7, #12
 80091c6:	46bd      	mov	sp, r7
 80091c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091cc:	4770      	bx	lr

080091ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80091ce:	b480      	push	{r7}
 80091d0:	b083      	sub	sp, #12
 80091d2:	af00      	add	r7, sp, #0
 80091d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80091d6:	bf00      	nop
 80091d8:	370c      	adds	r7, #12
 80091da:	46bd      	mov	sp, r7
 80091dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e0:	4770      	bx	lr

080091e2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80091e2:	b480      	push	{r7}
 80091e4:	b083      	sub	sp, #12
 80091e6:	af00      	add	r7, sp, #0
 80091e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80091ea:	bf00      	nop
 80091ec:	370c      	adds	r7, #12
 80091ee:	46bd      	mov	sp, r7
 80091f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091f4:	4770      	bx	lr
	...

080091f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80091f8:	b480      	push	{r7}
 80091fa:	b085      	sub	sp, #20
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
 8009200:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	4a34      	ldr	r2, [pc, #208]	; (80092dc <TIM_Base_SetConfig+0xe4>)
 800920c:	4293      	cmp	r3, r2
 800920e:	d00f      	beq.n	8009230 <TIM_Base_SetConfig+0x38>
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009216:	d00b      	beq.n	8009230 <TIM_Base_SetConfig+0x38>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	4a31      	ldr	r2, [pc, #196]	; (80092e0 <TIM_Base_SetConfig+0xe8>)
 800921c:	4293      	cmp	r3, r2
 800921e:	d007      	beq.n	8009230 <TIM_Base_SetConfig+0x38>
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	4a30      	ldr	r2, [pc, #192]	; (80092e4 <TIM_Base_SetConfig+0xec>)
 8009224:	4293      	cmp	r3, r2
 8009226:	d003      	beq.n	8009230 <TIM_Base_SetConfig+0x38>
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	4a2f      	ldr	r2, [pc, #188]	; (80092e8 <TIM_Base_SetConfig+0xf0>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d108      	bne.n	8009242 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009236:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009238:	683b      	ldr	r3, [r7, #0]
 800923a:	685b      	ldr	r3, [r3, #4]
 800923c:	68fa      	ldr	r2, [r7, #12]
 800923e:	4313      	orrs	r3, r2
 8009240:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	4a25      	ldr	r2, [pc, #148]	; (80092dc <TIM_Base_SetConfig+0xe4>)
 8009246:	4293      	cmp	r3, r2
 8009248:	d01b      	beq.n	8009282 <TIM_Base_SetConfig+0x8a>
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009250:	d017      	beq.n	8009282 <TIM_Base_SetConfig+0x8a>
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	4a22      	ldr	r2, [pc, #136]	; (80092e0 <TIM_Base_SetConfig+0xe8>)
 8009256:	4293      	cmp	r3, r2
 8009258:	d013      	beq.n	8009282 <TIM_Base_SetConfig+0x8a>
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	4a21      	ldr	r2, [pc, #132]	; (80092e4 <TIM_Base_SetConfig+0xec>)
 800925e:	4293      	cmp	r3, r2
 8009260:	d00f      	beq.n	8009282 <TIM_Base_SetConfig+0x8a>
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	4a20      	ldr	r2, [pc, #128]	; (80092e8 <TIM_Base_SetConfig+0xf0>)
 8009266:	4293      	cmp	r3, r2
 8009268:	d00b      	beq.n	8009282 <TIM_Base_SetConfig+0x8a>
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	4a1f      	ldr	r2, [pc, #124]	; (80092ec <TIM_Base_SetConfig+0xf4>)
 800926e:	4293      	cmp	r3, r2
 8009270:	d007      	beq.n	8009282 <TIM_Base_SetConfig+0x8a>
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	4a1e      	ldr	r2, [pc, #120]	; (80092f0 <TIM_Base_SetConfig+0xf8>)
 8009276:	4293      	cmp	r3, r2
 8009278:	d003      	beq.n	8009282 <TIM_Base_SetConfig+0x8a>
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	4a1d      	ldr	r2, [pc, #116]	; (80092f4 <TIM_Base_SetConfig+0xfc>)
 800927e:	4293      	cmp	r3, r2
 8009280:	d108      	bne.n	8009294 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009288:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800928a:	683b      	ldr	r3, [r7, #0]
 800928c:	68db      	ldr	r3, [r3, #12]
 800928e:	68fa      	ldr	r2, [r7, #12]
 8009290:	4313      	orrs	r3, r2
 8009292:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800929a:	683b      	ldr	r3, [r7, #0]
 800929c:	695b      	ldr	r3, [r3, #20]
 800929e:	4313      	orrs	r3, r2
 80092a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	68fa      	ldr	r2, [r7, #12]
 80092a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80092a8:	683b      	ldr	r3, [r7, #0]
 80092aa:	689a      	ldr	r2, [r3, #8]
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	681a      	ldr	r2, [r3, #0]
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	4a08      	ldr	r2, [pc, #32]	; (80092dc <TIM_Base_SetConfig+0xe4>)
 80092bc:	4293      	cmp	r3, r2
 80092be:	d103      	bne.n	80092c8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	691a      	ldr	r2, [r3, #16]
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2201      	movs	r2, #1
 80092cc:	615a      	str	r2, [r3, #20]
}
 80092ce:	bf00      	nop
 80092d0:	3714      	adds	r7, #20
 80092d2:	46bd      	mov	sp, r7
 80092d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092d8:	4770      	bx	lr
 80092da:	bf00      	nop
 80092dc:	40010000 	.word	0x40010000
 80092e0:	40000400 	.word	0x40000400
 80092e4:	40000800 	.word	0x40000800
 80092e8:	40000c00 	.word	0x40000c00
 80092ec:	40014000 	.word	0x40014000
 80092f0:	40014400 	.word	0x40014400
 80092f4:	40014800 	.word	0x40014800

080092f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80092f8:	b480      	push	{r7}
 80092fa:	b087      	sub	sp, #28
 80092fc:	af00      	add	r7, sp, #0
 80092fe:	6078      	str	r0, [r7, #4]
 8009300:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	6a1b      	ldr	r3, [r3, #32]
 8009306:	f023 0201 	bic.w	r2, r3, #1
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6a1b      	ldr	r3, [r3, #32]
 8009312:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	685b      	ldr	r3, [r3, #4]
 8009318:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	699b      	ldr	r3, [r3, #24]
 800931e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009326:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	f023 0303 	bic.w	r3, r3, #3
 800932e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	68fa      	ldr	r2, [r7, #12]
 8009336:	4313      	orrs	r3, r2
 8009338:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800933a:	697b      	ldr	r3, [r7, #20]
 800933c:	f023 0302 	bic.w	r3, r3, #2
 8009340:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009342:	683b      	ldr	r3, [r7, #0]
 8009344:	689b      	ldr	r3, [r3, #8]
 8009346:	697a      	ldr	r2, [r7, #20]
 8009348:	4313      	orrs	r3, r2
 800934a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	4a1c      	ldr	r2, [pc, #112]	; (80093c0 <TIM_OC1_SetConfig+0xc8>)
 8009350:	4293      	cmp	r3, r2
 8009352:	d10c      	bne.n	800936e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009354:	697b      	ldr	r3, [r7, #20]
 8009356:	f023 0308 	bic.w	r3, r3, #8
 800935a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800935c:	683b      	ldr	r3, [r7, #0]
 800935e:	68db      	ldr	r3, [r3, #12]
 8009360:	697a      	ldr	r2, [r7, #20]
 8009362:	4313      	orrs	r3, r2
 8009364:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009366:	697b      	ldr	r3, [r7, #20]
 8009368:	f023 0304 	bic.w	r3, r3, #4
 800936c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	4a13      	ldr	r2, [pc, #76]	; (80093c0 <TIM_OC1_SetConfig+0xc8>)
 8009372:	4293      	cmp	r3, r2
 8009374:	d111      	bne.n	800939a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8009376:	693b      	ldr	r3, [r7, #16]
 8009378:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800937c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800937e:	693b      	ldr	r3, [r7, #16]
 8009380:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8009384:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	695b      	ldr	r3, [r3, #20]
 800938a:	693a      	ldr	r2, [r7, #16]
 800938c:	4313      	orrs	r3, r2
 800938e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	699b      	ldr	r3, [r3, #24]
 8009394:	693a      	ldr	r2, [r7, #16]
 8009396:	4313      	orrs	r3, r2
 8009398:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	693a      	ldr	r2, [r7, #16]
 800939e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	68fa      	ldr	r2, [r7, #12]
 80093a4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80093a6:	683b      	ldr	r3, [r7, #0]
 80093a8:	685a      	ldr	r2, [r3, #4]
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	697a      	ldr	r2, [r7, #20]
 80093b2:	621a      	str	r2, [r3, #32]
}
 80093b4:	bf00      	nop
 80093b6:	371c      	adds	r7, #28
 80093b8:	46bd      	mov	sp, r7
 80093ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093be:	4770      	bx	lr
 80093c0:	40010000 	.word	0x40010000

080093c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b087      	sub	sp, #28
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	6a1b      	ldr	r3, [r3, #32]
 80093d2:	f023 0210 	bic.w	r2, r3, #16
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	6a1b      	ldr	r3, [r3, #32]
 80093de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	685b      	ldr	r3, [r3, #4]
 80093e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	699b      	ldr	r3, [r3, #24]
 80093ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80093f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80093fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80093fc:	683b      	ldr	r3, [r7, #0]
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	021b      	lsls	r3, r3, #8
 8009402:	68fa      	ldr	r2, [r7, #12]
 8009404:	4313      	orrs	r3, r2
 8009406:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	f023 0320 	bic.w	r3, r3, #32
 800940e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	689b      	ldr	r3, [r3, #8]
 8009414:	011b      	lsls	r3, r3, #4
 8009416:	697a      	ldr	r2, [r7, #20]
 8009418:	4313      	orrs	r3, r2
 800941a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	4a1e      	ldr	r2, [pc, #120]	; (8009498 <TIM_OC2_SetConfig+0xd4>)
 8009420:	4293      	cmp	r3, r2
 8009422:	d10d      	bne.n	8009440 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8009424:	697b      	ldr	r3, [r7, #20]
 8009426:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800942a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800942c:	683b      	ldr	r3, [r7, #0]
 800942e:	68db      	ldr	r3, [r3, #12]
 8009430:	011b      	lsls	r3, r3, #4
 8009432:	697a      	ldr	r2, [r7, #20]
 8009434:	4313      	orrs	r3, r2
 8009436:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8009438:	697b      	ldr	r3, [r7, #20]
 800943a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800943e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	4a15      	ldr	r2, [pc, #84]	; (8009498 <TIM_OC2_SetConfig+0xd4>)
 8009444:	4293      	cmp	r3, r2
 8009446:	d113      	bne.n	8009470 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800944e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8009450:	693b      	ldr	r3, [r7, #16]
 8009452:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009456:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8009458:	683b      	ldr	r3, [r7, #0]
 800945a:	695b      	ldr	r3, [r3, #20]
 800945c:	009b      	lsls	r3, r3, #2
 800945e:	693a      	ldr	r2, [r7, #16]
 8009460:	4313      	orrs	r3, r2
 8009462:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	699b      	ldr	r3, [r3, #24]
 8009468:	009b      	lsls	r3, r3, #2
 800946a:	693a      	ldr	r2, [r7, #16]
 800946c:	4313      	orrs	r3, r2
 800946e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	693a      	ldr	r2, [r7, #16]
 8009474:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	68fa      	ldr	r2, [r7, #12]
 800947a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800947c:	683b      	ldr	r3, [r7, #0]
 800947e:	685a      	ldr	r2, [r3, #4]
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	697a      	ldr	r2, [r7, #20]
 8009488:	621a      	str	r2, [r3, #32]
}
 800948a:	bf00      	nop
 800948c:	371c      	adds	r7, #28
 800948e:	46bd      	mov	sp, r7
 8009490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009494:	4770      	bx	lr
 8009496:	bf00      	nop
 8009498:	40010000 	.word	0x40010000

0800949c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800949c:	b480      	push	{r7}
 800949e:	b087      	sub	sp, #28
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
 80094a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	6a1b      	ldr	r3, [r3, #32]
 80094aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6a1b      	ldr	r3, [r3, #32]
 80094b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	685b      	ldr	r3, [r3, #4]
 80094bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	69db      	ldr	r3, [r3, #28]
 80094c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	f023 0303 	bic.w	r3, r3, #3
 80094d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80094d4:	683b      	ldr	r3, [r7, #0]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	68fa      	ldr	r2, [r7, #12]
 80094da:	4313      	orrs	r3, r2
 80094dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80094de:	697b      	ldr	r3, [r7, #20]
 80094e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80094e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80094e6:	683b      	ldr	r3, [r7, #0]
 80094e8:	689b      	ldr	r3, [r3, #8]
 80094ea:	021b      	lsls	r3, r3, #8
 80094ec:	697a      	ldr	r2, [r7, #20]
 80094ee:	4313      	orrs	r3, r2
 80094f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	4a1d      	ldr	r2, [pc, #116]	; (800956c <TIM_OC3_SetConfig+0xd0>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d10d      	bne.n	8009516 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009500:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	68db      	ldr	r3, [r3, #12]
 8009506:	021b      	lsls	r3, r3, #8
 8009508:	697a      	ldr	r2, [r7, #20]
 800950a:	4313      	orrs	r3, r2
 800950c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800950e:	697b      	ldr	r3, [r7, #20]
 8009510:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8009514:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	4a14      	ldr	r2, [pc, #80]	; (800956c <TIM_OC3_SetConfig+0xd0>)
 800951a:	4293      	cmp	r3, r2
 800951c:	d113      	bne.n	8009546 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800951e:	693b      	ldr	r3, [r7, #16]
 8009520:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009524:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8009526:	693b      	ldr	r3, [r7, #16]
 8009528:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800952c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800952e:	683b      	ldr	r3, [r7, #0]
 8009530:	695b      	ldr	r3, [r3, #20]
 8009532:	011b      	lsls	r3, r3, #4
 8009534:	693a      	ldr	r2, [r7, #16]
 8009536:	4313      	orrs	r3, r2
 8009538:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	699b      	ldr	r3, [r3, #24]
 800953e:	011b      	lsls	r3, r3, #4
 8009540:	693a      	ldr	r2, [r7, #16]
 8009542:	4313      	orrs	r3, r2
 8009544:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	693a      	ldr	r2, [r7, #16]
 800954a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	68fa      	ldr	r2, [r7, #12]
 8009550:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	685a      	ldr	r2, [r3, #4]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	697a      	ldr	r2, [r7, #20]
 800955e:	621a      	str	r2, [r3, #32]
}
 8009560:	bf00      	nop
 8009562:	371c      	adds	r7, #28
 8009564:	46bd      	mov	sp, r7
 8009566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956a:	4770      	bx	lr
 800956c:	40010000 	.word	0x40010000

08009570 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009570:	b480      	push	{r7}
 8009572:	b087      	sub	sp, #28
 8009574:	af00      	add	r7, sp, #0
 8009576:	6078      	str	r0, [r7, #4]
 8009578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6a1b      	ldr	r3, [r3, #32]
 800957e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	6a1b      	ldr	r3, [r3, #32]
 800958a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	685b      	ldr	r3, [r3, #4]
 8009590:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	69db      	ldr	r3, [r3, #28]
 8009596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800959e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80095a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80095a8:	683b      	ldr	r3, [r7, #0]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	021b      	lsls	r3, r3, #8
 80095ae:	68fa      	ldr	r2, [r7, #12]
 80095b0:	4313      	orrs	r3, r2
 80095b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80095b4:	693b      	ldr	r3, [r7, #16]
 80095b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80095ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80095bc:	683b      	ldr	r3, [r7, #0]
 80095be:	689b      	ldr	r3, [r3, #8]
 80095c0:	031b      	lsls	r3, r3, #12
 80095c2:	693a      	ldr	r2, [r7, #16]
 80095c4:	4313      	orrs	r3, r2
 80095c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	4a10      	ldr	r2, [pc, #64]	; (800960c <TIM_OC4_SetConfig+0x9c>)
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d109      	bne.n	80095e4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80095d0:	697b      	ldr	r3, [r7, #20]
 80095d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80095d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80095d8:	683b      	ldr	r3, [r7, #0]
 80095da:	695b      	ldr	r3, [r3, #20]
 80095dc:	019b      	lsls	r3, r3, #6
 80095de:	697a      	ldr	r2, [r7, #20]
 80095e0:	4313      	orrs	r3, r2
 80095e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	697a      	ldr	r2, [r7, #20]
 80095e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	68fa      	ldr	r2, [r7, #12]
 80095ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80095f0:	683b      	ldr	r3, [r7, #0]
 80095f2:	685a      	ldr	r2, [r3, #4]
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	693a      	ldr	r2, [r7, #16]
 80095fc:	621a      	str	r2, [r3, #32]
}
 80095fe:	bf00      	nop
 8009600:	371c      	adds	r7, #28
 8009602:	46bd      	mov	sp, r7
 8009604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009608:	4770      	bx	lr
 800960a:	bf00      	nop
 800960c:	40010000 	.word	0x40010000

08009610 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8009610:	b480      	push	{r7}
 8009612:	b087      	sub	sp, #28
 8009614:	af00      	add	r7, sp, #0
 8009616:	60f8      	str	r0, [r7, #12]
 8009618:	60b9      	str	r1, [r7, #8]
 800961a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	6a1b      	ldr	r3, [r3, #32]
 8009620:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	6a1b      	ldr	r3, [r3, #32]
 8009626:	f023 0201 	bic.w	r2, r3, #1
 800962a:	68fb      	ldr	r3, [r7, #12]
 800962c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	699b      	ldr	r3, [r3, #24]
 8009632:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8009634:	693b      	ldr	r3, [r7, #16]
 8009636:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800963a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	011b      	lsls	r3, r3, #4
 8009640:	693a      	ldr	r2, [r7, #16]
 8009642:	4313      	orrs	r3, r2
 8009644:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8009646:	697b      	ldr	r3, [r7, #20]
 8009648:	f023 030a 	bic.w	r3, r3, #10
 800964c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800964e:	697a      	ldr	r2, [r7, #20]
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	4313      	orrs	r3, r2
 8009654:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	693a      	ldr	r2, [r7, #16]
 800965a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	697a      	ldr	r2, [r7, #20]
 8009660:	621a      	str	r2, [r3, #32]
}
 8009662:	bf00      	nop
 8009664:	371c      	adds	r7, #28
 8009666:	46bd      	mov	sp, r7
 8009668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800966c:	4770      	bx	lr

0800966e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800966e:	b480      	push	{r7}
 8009670:	b087      	sub	sp, #28
 8009672:	af00      	add	r7, sp, #0
 8009674:	60f8      	str	r0, [r7, #12]
 8009676:	60b9      	str	r1, [r7, #8]
 8009678:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	6a1b      	ldr	r3, [r3, #32]
 800967e:	f023 0210 	bic.w	r2, r3, #16
 8009682:	68fb      	ldr	r3, [r7, #12]
 8009684:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	699b      	ldr	r3, [r3, #24]
 800968a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	6a1b      	ldr	r3, [r3, #32]
 8009690:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8009692:	697b      	ldr	r3, [r7, #20]
 8009694:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009698:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	031b      	lsls	r3, r3, #12
 800969e:	697a      	ldr	r2, [r7, #20]
 80096a0:	4313      	orrs	r3, r2
 80096a2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80096a4:	693b      	ldr	r3, [r7, #16]
 80096a6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80096aa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80096ac:	68bb      	ldr	r3, [r7, #8]
 80096ae:	011b      	lsls	r3, r3, #4
 80096b0:	693a      	ldr	r2, [r7, #16]
 80096b2:	4313      	orrs	r3, r2
 80096b4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	697a      	ldr	r2, [r7, #20]
 80096ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	693a      	ldr	r2, [r7, #16]
 80096c0:	621a      	str	r2, [r3, #32]
}
 80096c2:	bf00      	nop
 80096c4:	371c      	adds	r7, #28
 80096c6:	46bd      	mov	sp, r7
 80096c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096cc:	4770      	bx	lr

080096ce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80096ce:	b480      	push	{r7}
 80096d0:	b085      	sub	sp, #20
 80096d2:	af00      	add	r7, sp, #0
 80096d4:	6078      	str	r0, [r7, #4]
 80096d6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	689b      	ldr	r3, [r3, #8]
 80096dc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80096e4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80096e6:	683a      	ldr	r2, [r7, #0]
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	4313      	orrs	r3, r2
 80096ec:	f043 0307 	orr.w	r3, r3, #7
 80096f0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	68fa      	ldr	r2, [r7, #12]
 80096f6:	609a      	str	r2, [r3, #8]
}
 80096f8:	bf00      	nop
 80096fa:	3714      	adds	r7, #20
 80096fc:	46bd      	mov	sp, r7
 80096fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009702:	4770      	bx	lr

08009704 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009704:	b480      	push	{r7}
 8009706:	b087      	sub	sp, #28
 8009708:	af00      	add	r7, sp, #0
 800970a:	60f8      	str	r0, [r7, #12]
 800970c:	60b9      	str	r1, [r7, #8]
 800970e:	607a      	str	r2, [r7, #4]
 8009710:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	689b      	ldr	r3, [r3, #8]
 8009716:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009718:	697b      	ldr	r3, [r7, #20]
 800971a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800971e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	021a      	lsls	r2, r3, #8
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	431a      	orrs	r2, r3
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	4313      	orrs	r3, r2
 800972c:	697a      	ldr	r2, [r7, #20]
 800972e:	4313      	orrs	r3, r2
 8009730:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	697a      	ldr	r2, [r7, #20]
 8009736:	609a      	str	r2, [r3, #8]
}
 8009738:	bf00      	nop
 800973a:	371c      	adds	r7, #28
 800973c:	46bd      	mov	sp, r7
 800973e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009742:	4770      	bx	lr

08009744 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009744:	b480      	push	{r7}
 8009746:	b087      	sub	sp, #28
 8009748:	af00      	add	r7, sp, #0
 800974a:	60f8      	str	r0, [r7, #12]
 800974c:	60b9      	str	r1, [r7, #8]
 800974e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	f003 031f 	and.w	r3, r3, #31
 8009756:	2201      	movs	r2, #1
 8009758:	fa02 f303 	lsl.w	r3, r2, r3
 800975c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	6a1a      	ldr	r2, [r3, #32]
 8009762:	697b      	ldr	r3, [r7, #20]
 8009764:	43db      	mvns	r3, r3
 8009766:	401a      	ands	r2, r3
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	6a1a      	ldr	r2, [r3, #32]
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	f003 031f 	and.w	r3, r3, #31
 8009776:	6879      	ldr	r1, [r7, #4]
 8009778:	fa01 f303 	lsl.w	r3, r1, r3
 800977c:	431a      	orrs	r2, r3
 800977e:	68fb      	ldr	r3, [r7, #12]
 8009780:	621a      	str	r2, [r3, #32]
}
 8009782:	bf00      	nop
 8009784:	371c      	adds	r7, #28
 8009786:	46bd      	mov	sp, r7
 8009788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800978c:	4770      	bx	lr
	...

08009790 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009790:	b480      	push	{r7}
 8009792:	b085      	sub	sp, #20
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
 8009798:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80097a0:	2b01      	cmp	r3, #1
 80097a2:	d101      	bne.n	80097a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80097a4:	2302      	movs	r3, #2
 80097a6:	e050      	b.n	800984a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2201      	movs	r2, #1
 80097ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	2202      	movs	r2, #2
 80097b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	685b      	ldr	r3, [r3, #4]
 80097be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	689b      	ldr	r3, [r3, #8]
 80097c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80097d0:	683b      	ldr	r3, [r7, #0]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	68fa      	ldr	r2, [r7, #12]
 80097d6:	4313      	orrs	r3, r2
 80097d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	68fa      	ldr	r2, [r7, #12]
 80097e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4a1c      	ldr	r2, [pc, #112]	; (8009858 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80097e8:	4293      	cmp	r3, r2
 80097ea:	d018      	beq.n	800981e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80097f4:	d013      	beq.n	800981e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	4a18      	ldr	r2, [pc, #96]	; (800985c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80097fc:	4293      	cmp	r3, r2
 80097fe:	d00e      	beq.n	800981e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	4a16      	ldr	r2, [pc, #88]	; (8009860 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009806:	4293      	cmp	r3, r2
 8009808:	d009      	beq.n	800981e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	4a15      	ldr	r2, [pc, #84]	; (8009864 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009810:	4293      	cmp	r3, r2
 8009812:	d004      	beq.n	800981e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	4a13      	ldr	r2, [pc, #76]	; (8009868 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800981a:	4293      	cmp	r3, r2
 800981c:	d10c      	bne.n	8009838 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009824:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	685b      	ldr	r3, [r3, #4]
 800982a:	68ba      	ldr	r2, [r7, #8]
 800982c:	4313      	orrs	r3, r2
 800982e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	68ba      	ldr	r2, [r7, #8]
 8009836:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	2201      	movs	r2, #1
 800983c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2200      	movs	r2, #0
 8009844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009848:	2300      	movs	r3, #0
}
 800984a:	4618      	mov	r0, r3
 800984c:	3714      	adds	r7, #20
 800984e:	46bd      	mov	sp, r7
 8009850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009854:	4770      	bx	lr
 8009856:	bf00      	nop
 8009858:	40010000 	.word	0x40010000
 800985c:	40000400 	.word	0x40000400
 8009860:	40000800 	.word	0x40000800
 8009864:	40000c00 	.word	0x40000c00
 8009868:	40014000 	.word	0x40014000

0800986c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800986c:	b480      	push	{r7}
 800986e:	b083      	sub	sp, #12
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8009874:	bf00      	nop
 8009876:	370c      	adds	r7, #12
 8009878:	46bd      	mov	sp, r7
 800987a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800987e:	4770      	bx	lr

08009880 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8009880:	b480      	push	{r7}
 8009882:	b083      	sub	sp, #12
 8009884:	af00      	add	r7, sp, #0
 8009886:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8009888:	bf00      	nop
 800988a:	370c      	adds	r7, #12
 800988c:	46bd      	mov	sp, r7
 800988e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009892:	4770      	bx	lr

08009894 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8009894:	b580      	push	{r7, lr}
 8009896:	b082      	sub	sp, #8
 8009898:	af00      	add	r7, sp, #0
 800989a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d101      	bne.n	80098a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80098a2:	2301      	movs	r3, #1
 80098a4:	e03f      	b.n	8009926 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098ac:	b2db      	uxtb	r3, r3
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d106      	bne.n	80098c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	2200      	movs	r2, #0
 80098b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f7fa ff08 	bl	80046d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	2224      	movs	r2, #36	; 0x24
 80098c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	68da      	ldr	r2, [r3, #12]
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80098d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80098d8:	6878      	ldr	r0, [r7, #4]
 80098da:	f000 ff57 	bl	800a78c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	681b      	ldr	r3, [r3, #0]
 80098e2:	691a      	ldr	r2, [r3, #16]
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80098ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	695a      	ldr	r2, [r3, #20]
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80098fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	68da      	ldr	r2, [r3, #12]
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800990c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800990e:	687b      	ldr	r3, [r7, #4]
 8009910:	2200      	movs	r2, #0
 8009912:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	2220      	movs	r2, #32
 8009918:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2220      	movs	r2, #32
 8009920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8009924:	2300      	movs	r3, #0
}
 8009926:	4618      	mov	r0, r3
 8009928:	3708      	adds	r7, #8
 800992a:	46bd      	mov	sp, r7
 800992c:	bd80      	pop	{r7, pc}
	...

08009930 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b08c      	sub	sp, #48	; 0x30
 8009934:	af00      	add	r7, sp, #0
 8009936:	60f8      	str	r0, [r7, #12]
 8009938:	60b9      	str	r1, [r7, #8]
 800993a:	4613      	mov	r3, r2
 800993c:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800993e:	68fb      	ldr	r3, [r7, #12]
 8009940:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009944:	b2db      	uxtb	r3, r3
 8009946:	2b20      	cmp	r3, #32
 8009948:	d165      	bne.n	8009a16 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 800994a:	68bb      	ldr	r3, [r7, #8]
 800994c:	2b00      	cmp	r3, #0
 800994e:	d002      	beq.n	8009956 <HAL_UART_Transmit_DMA+0x26>
 8009950:	88fb      	ldrh	r3, [r7, #6]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d101      	bne.n	800995a <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8009956:	2301      	movs	r3, #1
 8009958:	e05e      	b.n	8009a18 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009960:	2b01      	cmp	r3, #1
 8009962:	d101      	bne.n	8009968 <HAL_UART_Transmit_DMA+0x38>
 8009964:	2302      	movs	r3, #2
 8009966:	e057      	b.n	8009a18 <HAL_UART_Transmit_DMA+0xe8>
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	2201      	movs	r2, #1
 800996c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8009970:	68ba      	ldr	r2, [r7, #8]
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	88fa      	ldrh	r2, [r7, #6]
 800997a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	88fa      	ldrh	r2, [r7, #6]
 8009980:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	2200      	movs	r2, #0
 8009986:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	2221      	movs	r2, #33	; 0x21
 800998c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009994:	4a22      	ldr	r2, [pc, #136]	; (8009a20 <HAL_UART_Transmit_DMA+0xf0>)
 8009996:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800999c:	4a21      	ldr	r2, [pc, #132]	; (8009a24 <HAL_UART_Transmit_DMA+0xf4>)
 800999e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80099a0:	68fb      	ldr	r3, [r7, #12]
 80099a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099a4:	4a20      	ldr	r2, [pc, #128]	; (8009a28 <HAL_UART_Transmit_DMA+0xf8>)
 80099a6:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099ac:	2200      	movs	r2, #0
 80099ae:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 80099b0:	f107 0308 	add.w	r3, r7, #8
 80099b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 80099b6:	68fb      	ldr	r3, [r7, #12]
 80099b8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 80099ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099bc:	6819      	ldr	r1, [r3, #0]
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	3304      	adds	r3, #4
 80099c4:	461a      	mov	r2, r3
 80099c6:	88fb      	ldrh	r3, [r7, #6]
 80099c8:	f7fb fa7e 	bl	8004ec8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 80099cc:	68fb      	ldr	r3, [r7, #12]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80099d4:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	2200      	movs	r2, #0
 80099da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	3314      	adds	r3, #20
 80099e4:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099e6:	69bb      	ldr	r3, [r7, #24]
 80099e8:	e853 3f00 	ldrex	r3, [r3]
 80099ec:	617b      	str	r3, [r7, #20]
   return(result);
 80099ee:	697b      	ldr	r3, [r7, #20]
 80099f0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80099f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	3314      	adds	r3, #20
 80099fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80099fe:	627a      	str	r2, [r7, #36]	; 0x24
 8009a00:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a02:	6a39      	ldr	r1, [r7, #32]
 8009a04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a06:	e841 2300 	strex	r3, r2, [r1]
 8009a0a:	61fb      	str	r3, [r7, #28]
   return(result);
 8009a0c:	69fb      	ldr	r3, [r7, #28]
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d1e5      	bne.n	80099de <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8009a12:	2300      	movs	r3, #0
 8009a14:	e000      	b.n	8009a18 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8009a16:	2302      	movs	r3, #2
  }
}
 8009a18:	4618      	mov	r0, r3
 8009a1a:	3730      	adds	r7, #48	; 0x30
 8009a1c:	46bd      	mov	sp, r7
 8009a1e:	bd80      	pop	{r7, pc}
 8009a20:	0800a025 	.word	0x0800a025
 8009a24:	0800a0bf 	.word	0x0800a0bf
 8009a28:	0800a237 	.word	0x0800a237

08009a2c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b084      	sub	sp, #16
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	60f8      	str	r0, [r7, #12]
 8009a34:	60b9      	str	r1, [r7, #8]
 8009a36:	4613      	mov	r3, r2
 8009a38:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009a40:	b2db      	uxtb	r3, r3
 8009a42:	2b20      	cmp	r3, #32
 8009a44:	d11d      	bne.n	8009a82 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a46:	68bb      	ldr	r3, [r7, #8]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d002      	beq.n	8009a52 <HAL_UART_Receive_DMA+0x26>
 8009a4c:	88fb      	ldrh	r3, [r7, #6]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d101      	bne.n	8009a56 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009a52:	2301      	movs	r3, #1
 8009a54:	e016      	b.n	8009a84 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8009a56:	68fb      	ldr	r3, [r7, #12]
 8009a58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009a5c:	2b01      	cmp	r3, #1
 8009a5e:	d101      	bne.n	8009a64 <HAL_UART_Receive_DMA+0x38>
 8009a60:	2302      	movs	r3, #2
 8009a62:	e00f      	b.n	8009a84 <HAL_UART_Receive_DMA+0x58>
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	2201      	movs	r2, #1
 8009a68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	2200      	movs	r2, #0
 8009a70:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009a72:	88fb      	ldrh	r3, [r7, #6]
 8009a74:	461a      	mov	r2, r3
 8009a76:	68b9      	ldr	r1, [r7, #8]
 8009a78:	68f8      	ldr	r0, [r7, #12]
 8009a7a:	f000 fc27 	bl	800a2cc <UART_Start_Receive_DMA>
 8009a7e:	4603      	mov	r3, r0
 8009a80:	e000      	b.n	8009a84 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8009a82:	2302      	movs	r3, #2
  }
}
 8009a84:	4618      	mov	r0, r3
 8009a86:	3710      	adds	r7, #16
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	bd80      	pop	{r7, pc}

08009a8c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009a8c:	b580      	push	{r7, lr}
 8009a8e:	b0ba      	sub	sp, #232	; 0xe8
 8009a90:	af00      	add	r7, sp, #0
 8009a92:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	68db      	ldr	r3, [r3, #12]
 8009aa4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	681b      	ldr	r3, [r3, #0]
 8009aac:	695b      	ldr	r3, [r3, #20]
 8009aae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8009ab8:	2300      	movs	r3, #0
 8009aba:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009abe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ac2:	f003 030f 	and.w	r3, r3, #15
 8009ac6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8009aca:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d10f      	bne.n	8009af2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009ad2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009ad6:	f003 0320 	and.w	r3, r3, #32
 8009ada:	2b00      	cmp	r3, #0
 8009adc:	d009      	beq.n	8009af2 <HAL_UART_IRQHandler+0x66>
 8009ade:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009ae2:	f003 0320 	and.w	r3, r3, #32
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d003      	beq.n	8009af2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	f000 fd93 	bl	800a616 <UART_Receive_IT>
      return;
 8009af0:	e256      	b.n	8009fa0 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009af2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	f000 80de 	beq.w	8009cb8 <HAL_UART_IRQHandler+0x22c>
 8009afc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b00:	f003 0301 	and.w	r3, r3, #1
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d106      	bne.n	8009b16 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009b08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b0c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	f000 80d1 	beq.w	8009cb8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009b16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b1a:	f003 0301 	and.w	r3, r3, #1
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d00b      	beq.n	8009b3a <HAL_UART_IRQHandler+0xae>
 8009b22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d005      	beq.n	8009b3a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b32:	f043 0201 	orr.w	r2, r3, #1
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b3e:	f003 0304 	and.w	r3, r3, #4
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d00b      	beq.n	8009b5e <HAL_UART_IRQHandler+0xd2>
 8009b46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b4a:	f003 0301 	and.w	r3, r3, #1
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d005      	beq.n	8009b5e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b56:	f043 0202 	orr.w	r2, r3, #2
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b62:	f003 0302 	and.w	r3, r3, #2
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d00b      	beq.n	8009b82 <HAL_UART_IRQHandler+0xf6>
 8009b6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b6e:	f003 0301 	and.w	r3, r3, #1
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d005      	beq.n	8009b82 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b7a:	f043 0204 	orr.w	r2, r3, #4
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009b82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009b86:	f003 0308 	and.w	r3, r3, #8
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d011      	beq.n	8009bb2 <HAL_UART_IRQHandler+0x126>
 8009b8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009b92:	f003 0320 	and.w	r3, r3, #32
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d105      	bne.n	8009ba6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009b9a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009b9e:	f003 0301 	and.w	r3, r3, #1
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d005      	beq.n	8009bb2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009baa:	f043 0208 	orr.w	r2, r3, #8
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	f000 81ed 	beq.w	8009f96 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009bbc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bc0:	f003 0320 	and.w	r3, r3, #32
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d008      	beq.n	8009bda <HAL_UART_IRQHandler+0x14e>
 8009bc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009bcc:	f003 0320 	and.w	r3, r3, #32
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d002      	beq.n	8009bda <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009bd4:	6878      	ldr	r0, [r7, #4]
 8009bd6:	f000 fd1e 	bl	800a616 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	695b      	ldr	r3, [r3, #20]
 8009be0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009be4:	2b40      	cmp	r3, #64	; 0x40
 8009be6:	bf0c      	ite	eq
 8009be8:	2301      	moveq	r3, #1
 8009bea:	2300      	movne	r3, #0
 8009bec:	b2db      	uxtb	r3, r3
 8009bee:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009bf6:	f003 0308 	and.w	r3, r3, #8
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d103      	bne.n	8009c06 <HAL_UART_IRQHandler+0x17a>
 8009bfe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d04f      	beq.n	8009ca6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009c06:	6878      	ldr	r0, [r7, #4]
 8009c08:	f000 fc26 	bl	800a458 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	695b      	ldr	r3, [r3, #20]
 8009c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c16:	2b40      	cmp	r3, #64	; 0x40
 8009c18:	d141      	bne.n	8009c9e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	3314      	adds	r3, #20
 8009c20:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c24:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009c28:	e853 3f00 	ldrex	r3, [r3]
 8009c2c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009c30:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009c34:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c38:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	3314      	adds	r3, #20
 8009c42:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009c46:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009c4a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c4e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009c52:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8009c56:	e841 2300 	strex	r3, r2, [r1]
 8009c5a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009c5e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d1d9      	bne.n	8009c1a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d013      	beq.n	8009c96 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009c6e:	687b      	ldr	r3, [r7, #4]
 8009c70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c72:	4a7d      	ldr	r2, [pc, #500]	; (8009e68 <HAL_UART_IRQHandler+0x3dc>)
 8009c74:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c7a:	4618      	mov	r0, r3
 8009c7c:	f7fb f9ec 	bl	8005058 <HAL_DMA_Abort_IT>
 8009c80:	4603      	mov	r3, r0
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d016      	beq.n	8009cb4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009c8c:	687a      	ldr	r2, [r7, #4]
 8009c8e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009c90:	4610      	mov	r0, r2
 8009c92:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c94:	e00e      	b.n	8009cb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009c96:	6878      	ldr	r0, [r7, #4]
 8009c98:	f000 f9ae 	bl	8009ff8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c9c:	e00a      	b.n	8009cb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f000 f9aa 	bl	8009ff8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ca4:	e006      	b.n	8009cb4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009ca6:	6878      	ldr	r0, [r7, #4]
 8009ca8:	f000 f9a6 	bl	8009ff8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8009cb2:	e170      	b.n	8009f96 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cb4:	bf00      	nop
    return;
 8009cb6:	e16e      	b.n	8009f96 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009cbc:	2b01      	cmp	r3, #1
 8009cbe:	f040 814a 	bne.w	8009f56 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009cc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009cc6:	f003 0310 	and.w	r3, r3, #16
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	f000 8143 	beq.w	8009f56 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8009cd0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009cd4:	f003 0310 	and.w	r3, r3, #16
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	f000 813c 	beq.w	8009f56 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009cde:	2300      	movs	r3, #0
 8009ce0:	60bb      	str	r3, [r7, #8]
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	60bb      	str	r3, [r7, #8]
 8009cea:	687b      	ldr	r3, [r7, #4]
 8009cec:	681b      	ldr	r3, [r3, #0]
 8009cee:	685b      	ldr	r3, [r3, #4]
 8009cf0:	60bb      	str	r3, [r7, #8]
 8009cf2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	695b      	ldr	r3, [r3, #20]
 8009cfa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009cfe:	2b40      	cmp	r3, #64	; 0x40
 8009d00:	f040 80b4 	bne.w	8009e6c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	685b      	ldr	r3, [r3, #4]
 8009d0c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009d10:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	f000 8140 	beq.w	8009f9a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009d1e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009d22:	429a      	cmp	r2, r3
 8009d24:	f080 8139 	bcs.w	8009f9a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009d2e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009d34:	69db      	ldr	r3, [r3, #28]
 8009d36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009d3a:	f000 8088 	beq.w	8009e4e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	330c      	adds	r3, #12
 8009d44:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d48:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009d4c:	e853 3f00 	ldrex	r3, [r3]
 8009d50:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8009d54:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009d58:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009d5c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	330c      	adds	r3, #12
 8009d66:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009d6a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009d6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d72:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009d76:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009d7a:	e841 2300 	strex	r3, r2, [r1]
 8009d7e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009d82:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d1d9      	bne.n	8009d3e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	3314      	adds	r3, #20
 8009d90:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d92:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009d94:	e853 3f00 	ldrex	r3, [r3]
 8009d98:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009d9a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009d9c:	f023 0301 	bic.w	r3, r3, #1
 8009da0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009da4:	687b      	ldr	r3, [r7, #4]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	3314      	adds	r3, #20
 8009daa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009dae:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009db2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009db4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009db6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009dba:	e841 2300 	strex	r3, r2, [r1]
 8009dbe:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009dc0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d1e1      	bne.n	8009d8a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	3314      	adds	r3, #20
 8009dcc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dce:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009dd0:	e853 3f00 	ldrex	r3, [r3]
 8009dd4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009dd6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009dd8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009ddc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	3314      	adds	r3, #20
 8009de6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009dea:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009dec:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dee:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009df0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009df2:	e841 2300 	strex	r3, r2, [r1]
 8009df6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009df8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d1e3      	bne.n	8009dc6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009dfe:	687b      	ldr	r3, [r7, #4]
 8009e00:	2220      	movs	r2, #32
 8009e02:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	2200      	movs	r2, #0
 8009e0a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	330c      	adds	r3, #12
 8009e12:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009e16:	e853 3f00 	ldrex	r3, [r3]
 8009e1a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009e1c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009e1e:	f023 0310 	bic.w	r3, r3, #16
 8009e22:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	330c      	adds	r3, #12
 8009e2c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8009e30:	65ba      	str	r2, [r7, #88]	; 0x58
 8009e32:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e34:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009e36:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009e38:	e841 2300 	strex	r3, r2, [r1]
 8009e3c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009e3e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d1e3      	bne.n	8009e0c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e48:	4618      	mov	r0, r3
 8009e4a:	f7fb f895 	bl	8004f78 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e56:	b29b      	uxth	r3, r3
 8009e58:	1ad3      	subs	r3, r2, r3
 8009e5a:	b29b      	uxth	r3, r3
 8009e5c:	4619      	mov	r1, r3
 8009e5e:	6878      	ldr	r0, [r7, #4]
 8009e60:	f000 f8d4 	bl	800a00c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009e64:	e099      	b.n	8009f9a <HAL_UART_IRQHandler+0x50e>
 8009e66:	bf00      	nop
 8009e68:	0800a51f 	.word	0x0800a51f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e74:	b29b      	uxth	r3, r3
 8009e76:	1ad3      	subs	r3, r2, r3
 8009e78:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009e80:	b29b      	uxth	r3, r3
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	f000 808b 	beq.w	8009f9e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8009e88:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	f000 8086 	beq.w	8009f9e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	681b      	ldr	r3, [r3, #0]
 8009e96:	330c      	adds	r3, #12
 8009e98:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009e9c:	e853 3f00 	ldrex	r3, [r3]
 8009ea0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009ea2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ea4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009ea8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	330c      	adds	r3, #12
 8009eb2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009eb6:	647a      	str	r2, [r7, #68]	; 0x44
 8009eb8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eba:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009ebc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009ebe:	e841 2300 	strex	r3, r2, [r1]
 8009ec2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009ec4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d1e3      	bne.n	8009e92 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	3314      	adds	r3, #20
 8009ed0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ed4:	e853 3f00 	ldrex	r3, [r3]
 8009ed8:	623b      	str	r3, [r7, #32]
   return(result);
 8009eda:	6a3b      	ldr	r3, [r7, #32]
 8009edc:	f023 0301 	bic.w	r3, r3, #1
 8009ee0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009ee4:	687b      	ldr	r3, [r7, #4]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	3314      	adds	r3, #20
 8009eea:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009eee:	633a      	str	r2, [r7, #48]	; 0x30
 8009ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ef2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009ef4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009ef6:	e841 2300 	strex	r3, r2, [r1]
 8009efa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d1e3      	bne.n	8009eca <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	2220      	movs	r2, #32
 8009f06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	330c      	adds	r3, #12
 8009f16:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f18:	693b      	ldr	r3, [r7, #16]
 8009f1a:	e853 3f00 	ldrex	r3, [r3]
 8009f1e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	f023 0310 	bic.w	r3, r3, #16
 8009f26:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	330c      	adds	r3, #12
 8009f30:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009f34:	61fa      	str	r2, [r7, #28]
 8009f36:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f38:	69b9      	ldr	r1, [r7, #24]
 8009f3a:	69fa      	ldr	r2, [r7, #28]
 8009f3c:	e841 2300 	strex	r3, r2, [r1]
 8009f40:	617b      	str	r3, [r7, #20]
   return(result);
 8009f42:	697b      	ldr	r3, [r7, #20]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d1e3      	bne.n	8009f10 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009f48:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009f4c:	4619      	mov	r1, r3
 8009f4e:	6878      	ldr	r0, [r7, #4]
 8009f50:	f000 f85c 	bl	800a00c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009f54:	e023      	b.n	8009f9e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009f56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d009      	beq.n	8009f76 <HAL_UART_IRQHandler+0x4ea>
 8009f62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d003      	beq.n	8009f76 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	f000 fae9 	bl	800a546 <UART_Transmit_IT>
    return;
 8009f74:	e014      	b.n	8009fa0 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009f76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009f7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d00e      	beq.n	8009fa0 <HAL_UART_IRQHandler+0x514>
 8009f82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009f86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	d008      	beq.n	8009fa0 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f000 fb29 	bl	800a5e6 <UART_EndTransmit_IT>
    return;
 8009f94:	e004      	b.n	8009fa0 <HAL_UART_IRQHandler+0x514>
    return;
 8009f96:	bf00      	nop
 8009f98:	e002      	b.n	8009fa0 <HAL_UART_IRQHandler+0x514>
      return;
 8009f9a:	bf00      	nop
 8009f9c:	e000      	b.n	8009fa0 <HAL_UART_IRQHandler+0x514>
      return;
 8009f9e:	bf00      	nop
  }
}
 8009fa0:	37e8      	adds	r7, #232	; 0xe8
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	bd80      	pop	{r7, pc}
 8009fa6:	bf00      	nop

08009fa8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009fa8:	b480      	push	{r7}
 8009faa:	b083      	sub	sp, #12
 8009fac:	af00      	add	r7, sp, #0
 8009fae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009fb0:	bf00      	nop
 8009fb2:	370c      	adds	r7, #12
 8009fb4:	46bd      	mov	sp, r7
 8009fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fba:	4770      	bx	lr

08009fbc <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b083      	sub	sp, #12
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8009fc4:	bf00      	nop
 8009fc6:	370c      	adds	r7, #12
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fce:	4770      	bx	lr

08009fd0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009fd0:	b480      	push	{r7}
 8009fd2:	b083      	sub	sp, #12
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8009fd8:	bf00      	nop
 8009fda:	370c      	adds	r7, #12
 8009fdc:	46bd      	mov	sp, r7
 8009fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fe2:	4770      	bx	lr

08009fe4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009fe4:	b480      	push	{r7}
 8009fe6:	b083      	sub	sp, #12
 8009fe8:	af00      	add	r7, sp, #0
 8009fea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009fec:	bf00      	nop
 8009fee:	370c      	adds	r7, #12
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff6:	4770      	bx	lr

08009ff8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b083      	sub	sp, #12
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a000:	bf00      	nop
 800a002:	370c      	adds	r7, #12
 800a004:	46bd      	mov	sp, r7
 800a006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00a:	4770      	bx	lr

0800a00c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a00c:	b480      	push	{r7}
 800a00e:	b083      	sub	sp, #12
 800a010:	af00      	add	r7, sp, #0
 800a012:	6078      	str	r0, [r7, #4]
 800a014:	460b      	mov	r3, r1
 800a016:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a018:	bf00      	nop
 800a01a:	370c      	adds	r7, #12
 800a01c:	46bd      	mov	sp, r7
 800a01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a022:	4770      	bx	lr

0800a024 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a024:	b580      	push	{r7, lr}
 800a026:	b090      	sub	sp, #64	; 0x40
 800a028:	af00      	add	r7, sp, #0
 800a02a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a030:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d137      	bne.n	800a0b0 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 800a040:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a042:	2200      	movs	r2, #0
 800a044:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800a046:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a048:	681b      	ldr	r3, [r3, #0]
 800a04a:	3314      	adds	r3, #20
 800a04c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a04e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a050:	e853 3f00 	ldrex	r3, [r3]
 800a054:	623b      	str	r3, [r7, #32]
   return(result);
 800a056:	6a3b      	ldr	r3, [r7, #32]
 800a058:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a05c:	63bb      	str	r3, [r7, #56]	; 0x38
 800a05e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a060:	681b      	ldr	r3, [r3, #0]
 800a062:	3314      	adds	r3, #20
 800a064:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a066:	633a      	str	r2, [r7, #48]	; 0x30
 800a068:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a06a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a06c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a06e:	e841 2300 	strex	r3, r2, [r1]
 800a072:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a074:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a076:	2b00      	cmp	r3, #0
 800a078:	d1e5      	bne.n	800a046 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a07a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	330c      	adds	r3, #12
 800a080:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a082:	693b      	ldr	r3, [r7, #16]
 800a084:	e853 3f00 	ldrex	r3, [r3]
 800a088:	60fb      	str	r3, [r7, #12]
   return(result);
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a090:	637b      	str	r3, [r7, #52]	; 0x34
 800a092:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	330c      	adds	r3, #12
 800a098:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a09a:	61fa      	str	r2, [r7, #28]
 800a09c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a09e:	69b9      	ldr	r1, [r7, #24]
 800a0a0:	69fa      	ldr	r2, [r7, #28]
 800a0a2:	e841 2300 	strex	r3, r2, [r1]
 800a0a6:	617b      	str	r3, [r7, #20]
   return(result);
 800a0a8:	697b      	ldr	r3, [r7, #20]
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d1e5      	bne.n	800a07a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a0ae:	e002      	b.n	800a0b6 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800a0b0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800a0b2:	f7ff ff79 	bl	8009fa8 <HAL_UART_TxCpltCallback>
}
 800a0b6:	bf00      	nop
 800a0b8:	3740      	adds	r7, #64	; 0x40
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bd80      	pop	{r7, pc}

0800a0be <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a0be:	b580      	push	{r7, lr}
 800a0c0:	b084      	sub	sp, #16
 800a0c2:	af00      	add	r7, sp, #0
 800a0c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0ca:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800a0cc:	68f8      	ldr	r0, [r7, #12]
 800a0ce:	f7ff ff75 	bl	8009fbc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a0d2:	bf00      	nop
 800a0d4:	3710      	adds	r7, #16
 800a0d6:	46bd      	mov	sp, r7
 800a0d8:	bd80      	pop	{r7, pc}

0800a0da <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a0da:	b580      	push	{r7, lr}
 800a0dc:	b09c      	sub	sp, #112	; 0x70
 800a0de:	af00      	add	r7, sp, #0
 800a0e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0e6:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d172      	bne.n	800a1dc <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800a0f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a0f8:	2200      	movs	r2, #0
 800a0fa:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a0fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	330c      	adds	r3, #12
 800a102:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a104:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a106:	e853 3f00 	ldrex	r3, [r3]
 800a10a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a10c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a10e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a112:	66bb      	str	r3, [r7, #104]	; 0x68
 800a114:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a116:	681b      	ldr	r3, [r3, #0]
 800a118:	330c      	adds	r3, #12
 800a11a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a11c:	65ba      	str	r2, [r7, #88]	; 0x58
 800a11e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a120:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a122:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a124:	e841 2300 	strex	r3, r2, [r1]
 800a128:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a12a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d1e5      	bne.n	800a0fc <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a130:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	3314      	adds	r3, #20
 800a136:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a138:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a13a:	e853 3f00 	ldrex	r3, [r3]
 800a13e:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a142:	f023 0301 	bic.w	r3, r3, #1
 800a146:	667b      	str	r3, [r7, #100]	; 0x64
 800a148:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	3314      	adds	r3, #20
 800a14e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a150:	647a      	str	r2, [r7, #68]	; 0x44
 800a152:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a154:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a156:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a158:	e841 2300 	strex	r3, r2, [r1]
 800a15c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a15e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a160:	2b00      	cmp	r3, #0
 800a162:	d1e5      	bne.n	800a130 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a164:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a166:	681b      	ldr	r3, [r3, #0]
 800a168:	3314      	adds	r3, #20
 800a16a:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a16c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a16e:	e853 3f00 	ldrex	r3, [r3]
 800a172:	623b      	str	r3, [r7, #32]
   return(result);
 800a174:	6a3b      	ldr	r3, [r7, #32]
 800a176:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a17a:	663b      	str	r3, [r7, #96]	; 0x60
 800a17c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	3314      	adds	r3, #20
 800a182:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a184:	633a      	str	r2, [r7, #48]	; 0x30
 800a186:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a188:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a18a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a18c:	e841 2300 	strex	r3, r2, [r1]
 800a190:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a192:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a194:	2b00      	cmp	r3, #0
 800a196:	d1e5      	bne.n	800a164 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a198:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a19a:	2220      	movs	r2, #32
 800a19c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1a4:	2b01      	cmp	r3, #1
 800a1a6:	d119      	bne.n	800a1dc <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a1a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	330c      	adds	r3, #12
 800a1ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1b0:	693b      	ldr	r3, [r7, #16]
 800a1b2:	e853 3f00 	ldrex	r3, [r3]
 800a1b6:	60fb      	str	r3, [r7, #12]
   return(result);
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	f023 0310 	bic.w	r3, r3, #16
 800a1be:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a1c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1c2:	681b      	ldr	r3, [r3, #0]
 800a1c4:	330c      	adds	r3, #12
 800a1c6:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a1c8:	61fa      	str	r2, [r7, #28]
 800a1ca:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1cc:	69b9      	ldr	r1, [r7, #24]
 800a1ce:	69fa      	ldr	r2, [r7, #28]
 800a1d0:	e841 2300 	strex	r3, r2, [r1]
 800a1d4:	617b      	str	r3, [r7, #20]
   return(result);
 800a1d6:	697b      	ldr	r3, [r7, #20]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d1e5      	bne.n	800a1a8 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a1e0:	2b01      	cmp	r3, #1
 800a1e2:	d106      	bne.n	800a1f2 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a1e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a1e6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a1e8:	4619      	mov	r1, r3
 800a1ea:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a1ec:	f7ff ff0e 	bl	800a00c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a1f0:	e002      	b.n	800a1f8 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800a1f2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a1f4:	f7ff feec 	bl	8009fd0 <HAL_UART_RxCpltCallback>
}
 800a1f8:	bf00      	nop
 800a1fa:	3770      	adds	r7, #112	; 0x70
 800a1fc:	46bd      	mov	sp, r7
 800a1fe:	bd80      	pop	{r7, pc}

0800a200 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a200:	b580      	push	{r7, lr}
 800a202:	b084      	sub	sp, #16
 800a204:	af00      	add	r7, sp, #0
 800a206:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a20c:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a212:	2b01      	cmp	r3, #1
 800a214:	d108      	bne.n	800a228 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a21a:	085b      	lsrs	r3, r3, #1
 800a21c:	b29b      	uxth	r3, r3
 800a21e:	4619      	mov	r1, r3
 800a220:	68f8      	ldr	r0, [r7, #12]
 800a222:	f7ff fef3 	bl	800a00c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a226:	e002      	b.n	800a22e <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800a228:	68f8      	ldr	r0, [r7, #12]
 800a22a:	f7ff fedb 	bl	8009fe4 <HAL_UART_RxHalfCpltCallback>
}
 800a22e:	bf00      	nop
 800a230:	3710      	adds	r7, #16
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}

0800a236 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a236:	b580      	push	{r7, lr}
 800a238:	b084      	sub	sp, #16
 800a23a:	af00      	add	r7, sp, #0
 800a23c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a23e:	2300      	movs	r3, #0
 800a240:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a246:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	695b      	ldr	r3, [r3, #20]
 800a24e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a252:	2b80      	cmp	r3, #128	; 0x80
 800a254:	bf0c      	ite	eq
 800a256:	2301      	moveq	r3, #1
 800a258:	2300      	movne	r3, #0
 800a25a:	b2db      	uxtb	r3, r3
 800a25c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a25e:	68bb      	ldr	r3, [r7, #8]
 800a260:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a264:	b2db      	uxtb	r3, r3
 800a266:	2b21      	cmp	r3, #33	; 0x21
 800a268:	d108      	bne.n	800a27c <UART_DMAError+0x46>
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	2b00      	cmp	r3, #0
 800a26e:	d005      	beq.n	800a27c <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a270:	68bb      	ldr	r3, [r7, #8]
 800a272:	2200      	movs	r2, #0
 800a274:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800a276:	68b8      	ldr	r0, [r7, #8]
 800a278:	f000 f8c6 	bl	800a408 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a27c:	68bb      	ldr	r3, [r7, #8]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	695b      	ldr	r3, [r3, #20]
 800a282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a286:	2b40      	cmp	r3, #64	; 0x40
 800a288:	bf0c      	ite	eq
 800a28a:	2301      	moveq	r3, #1
 800a28c:	2300      	movne	r3, #0
 800a28e:	b2db      	uxtb	r3, r3
 800a290:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a292:	68bb      	ldr	r3, [r7, #8]
 800a294:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a298:	b2db      	uxtb	r3, r3
 800a29a:	2b22      	cmp	r3, #34	; 0x22
 800a29c:	d108      	bne.n	800a2b0 <UART_DMAError+0x7a>
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	2b00      	cmp	r3, #0
 800a2a2:	d005      	beq.n	800a2b0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a2a4:	68bb      	ldr	r3, [r7, #8]
 800a2a6:	2200      	movs	r2, #0
 800a2a8:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800a2aa:	68b8      	ldr	r0, [r7, #8]
 800a2ac:	f000 f8d4 	bl	800a458 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a2b0:	68bb      	ldr	r3, [r7, #8]
 800a2b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a2b4:	f043 0210 	orr.w	r2, r3, #16
 800a2b8:	68bb      	ldr	r3, [r7, #8]
 800a2ba:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a2bc:	68b8      	ldr	r0, [r7, #8]
 800a2be:	f7ff fe9b 	bl	8009ff8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a2c2:	bf00      	nop
 800a2c4:	3710      	adds	r7, #16
 800a2c6:	46bd      	mov	sp, r7
 800a2c8:	bd80      	pop	{r7, pc}
	...

0800a2cc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b098      	sub	sp, #96	; 0x60
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	60f8      	str	r0, [r7, #12]
 800a2d4:	60b9      	str	r1, [r7, #8]
 800a2d6:	4613      	mov	r3, r2
 800a2d8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800a2da:	68ba      	ldr	r2, [r7, #8]
 800a2dc:	68fb      	ldr	r3, [r7, #12]
 800a2de:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	88fa      	ldrh	r2, [r7, #6]
 800a2e4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a2e6:	68fb      	ldr	r3, [r7, #12]
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a2ec:	68fb      	ldr	r3, [r7, #12]
 800a2ee:	2222      	movs	r2, #34	; 0x22
 800a2f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a2f4:	68fb      	ldr	r3, [r7, #12]
 800a2f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2f8:	4a40      	ldr	r2, [pc, #256]	; (800a3fc <UART_Start_Receive_DMA+0x130>)
 800a2fa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a2fc:	68fb      	ldr	r3, [r7, #12]
 800a2fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a300:	4a3f      	ldr	r2, [pc, #252]	; (800a400 <UART_Start_Receive_DMA+0x134>)
 800a302:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a308:	4a3e      	ldr	r2, [pc, #248]	; (800a404 <UART_Start_Receive_DMA+0x138>)
 800a30a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a310:	2200      	movs	r2, #0
 800a312:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800a314:	f107 0308 	add.w	r3, r7, #8
 800a318:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	3304      	adds	r3, #4
 800a324:	4619      	mov	r1, r3
 800a326:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a328:	681a      	ldr	r2, [r3, #0]
 800a32a:	88fb      	ldrh	r3, [r7, #6]
 800a32c:	f7fa fdcc 	bl	8004ec8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800a330:	2300      	movs	r3, #0
 800a332:	613b      	str	r3, [r7, #16]
 800a334:	68fb      	ldr	r3, [r7, #12]
 800a336:	681b      	ldr	r3, [r3, #0]
 800a338:	681b      	ldr	r3, [r3, #0]
 800a33a:	613b      	str	r3, [r7, #16]
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	685b      	ldr	r3, [r3, #4]
 800a342:	613b      	str	r3, [r7, #16]
 800a344:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	2200      	movs	r2, #0
 800a34a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	691b      	ldr	r3, [r3, #16]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d019      	beq.n	800a38a <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	330c      	adds	r3, #12
 800a35c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a35e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a360:	e853 3f00 	ldrex	r3, [r3]
 800a364:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a366:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a368:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a36c:	65bb      	str	r3, [r7, #88]	; 0x58
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	330c      	adds	r3, #12
 800a374:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a376:	64fa      	str	r2, [r7, #76]	; 0x4c
 800a378:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a37a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800a37c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a37e:	e841 2300 	strex	r3, r2, [r1]
 800a382:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800a384:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a386:	2b00      	cmp	r3, #0
 800a388:	d1e5      	bne.n	800a356 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	3314      	adds	r3, #20
 800a390:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a392:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a394:	e853 3f00 	ldrex	r3, [r3]
 800a398:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a39a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a39c:	f043 0301 	orr.w	r3, r3, #1
 800a3a0:	657b      	str	r3, [r7, #84]	; 0x54
 800a3a2:	68fb      	ldr	r3, [r7, #12]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	3314      	adds	r3, #20
 800a3a8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800a3aa:	63ba      	str	r2, [r7, #56]	; 0x38
 800a3ac:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3ae:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800a3b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800a3b2:	e841 2300 	strex	r3, r2, [r1]
 800a3b6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a3b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3ba:	2b00      	cmp	r3, #0
 800a3bc:	d1e5      	bne.n	800a38a <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	3314      	adds	r3, #20
 800a3c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3c6:	69bb      	ldr	r3, [r7, #24]
 800a3c8:	e853 3f00 	ldrex	r3, [r3]
 800a3cc:	617b      	str	r3, [r7, #20]
   return(result);
 800a3ce:	697b      	ldr	r3, [r7, #20]
 800a3d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a3d4:	653b      	str	r3, [r7, #80]	; 0x50
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	3314      	adds	r3, #20
 800a3dc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800a3de:	627a      	str	r2, [r7, #36]	; 0x24
 800a3e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3e2:	6a39      	ldr	r1, [r7, #32]
 800a3e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a3e6:	e841 2300 	strex	r3, r2, [r1]
 800a3ea:	61fb      	str	r3, [r7, #28]
   return(result);
 800a3ec:	69fb      	ldr	r3, [r7, #28]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d1e5      	bne.n	800a3be <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800a3f2:	2300      	movs	r3, #0
}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	3760      	adds	r7, #96	; 0x60
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}
 800a3fc:	0800a0db 	.word	0x0800a0db
 800a400:	0800a201 	.word	0x0800a201
 800a404:	0800a237 	.word	0x0800a237

0800a408 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a408:	b480      	push	{r7}
 800a40a:	b089      	sub	sp, #36	; 0x24
 800a40c:	af00      	add	r7, sp, #0
 800a40e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	330c      	adds	r3, #12
 800a416:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	e853 3f00 	ldrex	r3, [r3]
 800a41e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a420:	68bb      	ldr	r3, [r7, #8]
 800a422:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a426:	61fb      	str	r3, [r7, #28]
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	330c      	adds	r3, #12
 800a42e:	69fa      	ldr	r2, [r7, #28]
 800a430:	61ba      	str	r2, [r7, #24]
 800a432:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a434:	6979      	ldr	r1, [r7, #20]
 800a436:	69ba      	ldr	r2, [r7, #24]
 800a438:	e841 2300 	strex	r3, r2, [r1]
 800a43c:	613b      	str	r3, [r7, #16]
   return(result);
 800a43e:	693b      	ldr	r3, [r7, #16]
 800a440:	2b00      	cmp	r3, #0
 800a442:	d1e5      	bne.n	800a410 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2220      	movs	r2, #32
 800a448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800a44c:	bf00      	nop
 800a44e:	3724      	adds	r7, #36	; 0x24
 800a450:	46bd      	mov	sp, r7
 800a452:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a456:	4770      	bx	lr

0800a458 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a458:	b480      	push	{r7}
 800a45a:	b095      	sub	sp, #84	; 0x54
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	330c      	adds	r3, #12
 800a466:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a468:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a46a:	e853 3f00 	ldrex	r3, [r3]
 800a46e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a470:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a472:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a476:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	330c      	adds	r3, #12
 800a47e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a480:	643a      	str	r2, [r7, #64]	; 0x40
 800a482:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a484:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a486:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a488:	e841 2300 	strex	r3, r2, [r1]
 800a48c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a48e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a490:	2b00      	cmp	r3, #0
 800a492:	d1e5      	bne.n	800a460 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	3314      	adds	r3, #20
 800a49a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a49c:	6a3b      	ldr	r3, [r7, #32]
 800a49e:	e853 3f00 	ldrex	r3, [r3]
 800a4a2:	61fb      	str	r3, [r7, #28]
   return(result);
 800a4a4:	69fb      	ldr	r3, [r7, #28]
 800a4a6:	f023 0301 	bic.w	r3, r3, #1
 800a4aa:	64bb      	str	r3, [r7, #72]	; 0x48
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	3314      	adds	r3, #20
 800a4b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a4b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a4b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a4ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a4bc:	e841 2300 	strex	r3, r2, [r1]
 800a4c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a4c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d1e5      	bne.n	800a494 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4cc:	2b01      	cmp	r3, #1
 800a4ce:	d119      	bne.n	800a504 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	330c      	adds	r3, #12
 800a4d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	e853 3f00 	ldrex	r3, [r3]
 800a4de:	60bb      	str	r3, [r7, #8]
   return(result);
 800a4e0:	68bb      	ldr	r3, [r7, #8]
 800a4e2:	f023 0310 	bic.w	r3, r3, #16
 800a4e6:	647b      	str	r3, [r7, #68]	; 0x44
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	330c      	adds	r3, #12
 800a4ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a4f0:	61ba      	str	r2, [r7, #24]
 800a4f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4f4:	6979      	ldr	r1, [r7, #20]
 800a4f6:	69ba      	ldr	r2, [r7, #24]
 800a4f8:	e841 2300 	strex	r3, r2, [r1]
 800a4fc:	613b      	str	r3, [r7, #16]
   return(result);
 800a4fe:	693b      	ldr	r3, [r7, #16]
 800a500:	2b00      	cmp	r3, #0
 800a502:	d1e5      	bne.n	800a4d0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2220      	movs	r2, #32
 800a508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2200      	movs	r2, #0
 800a510:	631a      	str	r2, [r3, #48]	; 0x30
}
 800a512:	bf00      	nop
 800a514:	3754      	adds	r7, #84	; 0x54
 800a516:	46bd      	mov	sp, r7
 800a518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a51c:	4770      	bx	lr

0800a51e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a51e:	b580      	push	{r7, lr}
 800a520:	b084      	sub	sp, #16
 800a522:	af00      	add	r7, sp, #0
 800a524:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a52a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	2200      	movs	r2, #0
 800a530:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	2200      	movs	r2, #0
 800a536:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a538:	68f8      	ldr	r0, [r7, #12]
 800a53a:	f7ff fd5d 	bl	8009ff8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a53e:	bf00      	nop
 800a540:	3710      	adds	r7, #16
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}

0800a546 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a546:	b480      	push	{r7}
 800a548:	b085      	sub	sp, #20
 800a54a:	af00      	add	r7, sp, #0
 800a54c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a554:	b2db      	uxtb	r3, r3
 800a556:	2b21      	cmp	r3, #33	; 0x21
 800a558:	d13e      	bne.n	800a5d8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a55a:	687b      	ldr	r3, [r7, #4]
 800a55c:	689b      	ldr	r3, [r3, #8]
 800a55e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a562:	d114      	bne.n	800a58e <UART_Transmit_IT+0x48>
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	691b      	ldr	r3, [r3, #16]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d110      	bne.n	800a58e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	6a1b      	ldr	r3, [r3, #32]
 800a570:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	881b      	ldrh	r3, [r3, #0]
 800a576:	461a      	mov	r2, r3
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a580:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	6a1b      	ldr	r3, [r3, #32]
 800a586:	1c9a      	adds	r2, r3, #2
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	621a      	str	r2, [r3, #32]
 800a58c:	e008      	b.n	800a5a0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6a1b      	ldr	r3, [r3, #32]
 800a592:	1c59      	adds	r1, r3, #1
 800a594:	687a      	ldr	r2, [r7, #4]
 800a596:	6211      	str	r1, [r2, #32]
 800a598:	781a      	ldrb	r2, [r3, #0]
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a5a4:	b29b      	uxth	r3, r3
 800a5a6:	3b01      	subs	r3, #1
 800a5a8:	b29b      	uxth	r3, r3
 800a5aa:	687a      	ldr	r2, [r7, #4]
 800a5ac:	4619      	mov	r1, r3
 800a5ae:	84d1      	strh	r1, [r2, #38]	; 0x26
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d10f      	bne.n	800a5d4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	68da      	ldr	r2, [r3, #12]
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	681b      	ldr	r3, [r3, #0]
 800a5be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a5c2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a5c4:	687b      	ldr	r3, [r7, #4]
 800a5c6:	681b      	ldr	r3, [r3, #0]
 800a5c8:	68da      	ldr	r2, [r3, #12]
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a5d2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	e000      	b.n	800a5da <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a5d8:	2302      	movs	r3, #2
  }
}
 800a5da:	4618      	mov	r0, r3
 800a5dc:	3714      	adds	r7, #20
 800a5de:	46bd      	mov	sp, r7
 800a5e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e4:	4770      	bx	lr

0800a5e6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a5e6:	b580      	push	{r7, lr}
 800a5e8:	b082      	sub	sp, #8
 800a5ea:	af00      	add	r7, sp, #0
 800a5ec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	681b      	ldr	r3, [r3, #0]
 800a5f2:	68da      	ldr	r2, [r3, #12]
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a5fc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	2220      	movs	r2, #32
 800a602:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a606:	6878      	ldr	r0, [r7, #4]
 800a608:	f7ff fcce 	bl	8009fa8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a60c:	2300      	movs	r3, #0
}
 800a60e:	4618      	mov	r0, r3
 800a610:	3708      	adds	r7, #8
 800a612:	46bd      	mov	sp, r7
 800a614:	bd80      	pop	{r7, pc}

0800a616 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a616:	b580      	push	{r7, lr}
 800a618:	b08c      	sub	sp, #48	; 0x30
 800a61a:	af00      	add	r7, sp, #0
 800a61c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800a624:	b2db      	uxtb	r3, r3
 800a626:	2b22      	cmp	r3, #34	; 0x22
 800a628:	f040 80ab 	bne.w	800a782 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	689b      	ldr	r3, [r3, #8]
 800a630:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a634:	d117      	bne.n	800a666 <UART_Receive_IT+0x50>
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	691b      	ldr	r3, [r3, #16]
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d113      	bne.n	800a666 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800a63e:	2300      	movs	r3, #0
 800a640:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a646:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	685b      	ldr	r3, [r3, #4]
 800a64e:	b29b      	uxth	r3, r3
 800a650:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a654:	b29a      	uxth	r2, r3
 800a656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a658:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a65e:	1c9a      	adds	r2, r3, #2
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	629a      	str	r2, [r3, #40]	; 0x28
 800a664:	e026      	b.n	800a6b4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a66a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800a66c:	2300      	movs	r3, #0
 800a66e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	689b      	ldr	r3, [r3, #8]
 800a674:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a678:	d007      	beq.n	800a68a <UART_Receive_IT+0x74>
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	689b      	ldr	r3, [r3, #8]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	d10a      	bne.n	800a698 <UART_Receive_IT+0x82>
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	691b      	ldr	r3, [r3, #16]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d106      	bne.n	800a698 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	685b      	ldr	r3, [r3, #4]
 800a690:	b2da      	uxtb	r2, r3
 800a692:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a694:	701a      	strb	r2, [r3, #0]
 800a696:	e008      	b.n	800a6aa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	685b      	ldr	r3, [r3, #4]
 800a69e:	b2db      	uxtb	r3, r3
 800a6a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a6a4:	b2da      	uxtb	r2, r3
 800a6a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a6a8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a6ae:	1c5a      	adds	r2, r3, #1
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a6b4:	687b      	ldr	r3, [r7, #4]
 800a6b6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800a6b8:	b29b      	uxth	r3, r3
 800a6ba:	3b01      	subs	r3, #1
 800a6bc:	b29b      	uxth	r3, r3
 800a6be:	687a      	ldr	r2, [r7, #4]
 800a6c0:	4619      	mov	r1, r3
 800a6c2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d15a      	bne.n	800a77e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	68da      	ldr	r2, [r3, #12]
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	f022 0220 	bic.w	r2, r2, #32
 800a6d6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	68da      	ldr	r2, [r3, #12]
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800a6e6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	695a      	ldr	r2, [r3, #20]
 800a6ee:	687b      	ldr	r3, [r7, #4]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f022 0201 	bic.w	r2, r2, #1
 800a6f6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	2220      	movs	r2, #32
 800a6fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a704:	2b01      	cmp	r3, #1
 800a706:	d135      	bne.n	800a774 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	2200      	movs	r2, #0
 800a70c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	330c      	adds	r3, #12
 800a714:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a716:	697b      	ldr	r3, [r7, #20]
 800a718:	e853 3f00 	ldrex	r3, [r3]
 800a71c:	613b      	str	r3, [r7, #16]
   return(result);
 800a71e:	693b      	ldr	r3, [r7, #16]
 800a720:	f023 0310 	bic.w	r3, r3, #16
 800a724:	627b      	str	r3, [r7, #36]	; 0x24
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	330c      	adds	r3, #12
 800a72c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a72e:	623a      	str	r2, [r7, #32]
 800a730:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a732:	69f9      	ldr	r1, [r7, #28]
 800a734:	6a3a      	ldr	r2, [r7, #32]
 800a736:	e841 2300 	strex	r3, r2, [r1]
 800a73a:	61bb      	str	r3, [r7, #24]
   return(result);
 800a73c:	69bb      	ldr	r3, [r7, #24]
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d1e5      	bne.n	800a70e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f003 0310 	and.w	r3, r3, #16
 800a74c:	2b10      	cmp	r3, #16
 800a74e:	d10a      	bne.n	800a766 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a750:	2300      	movs	r3, #0
 800a752:	60fb      	str	r3, [r7, #12]
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	60fb      	str	r3, [r7, #12]
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	685b      	ldr	r3, [r3, #4]
 800a762:	60fb      	str	r3, [r7, #12]
 800a764:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800a76a:	4619      	mov	r1, r3
 800a76c:	6878      	ldr	r0, [r7, #4]
 800a76e:	f7ff fc4d 	bl	800a00c <HAL_UARTEx_RxEventCallback>
 800a772:	e002      	b.n	800a77a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a774:	6878      	ldr	r0, [r7, #4]
 800a776:	f7ff fc2b 	bl	8009fd0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a77a:	2300      	movs	r3, #0
 800a77c:	e002      	b.n	800a784 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800a77e:	2300      	movs	r3, #0
 800a780:	e000      	b.n	800a784 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800a782:	2302      	movs	r3, #2
  }
}
 800a784:	4618      	mov	r0, r3
 800a786:	3730      	adds	r7, #48	; 0x30
 800a788:	46bd      	mov	sp, r7
 800a78a:	bd80      	pop	{r7, pc}

0800a78c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a78c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a790:	b0c0      	sub	sp, #256	; 0x100
 800a792:	af00      	add	r7, sp, #0
 800a794:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a798:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	691b      	ldr	r3, [r3, #16]
 800a7a0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800a7a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7a8:	68d9      	ldr	r1, [r3, #12]
 800a7aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7ae:	681a      	ldr	r2, [r3, #0]
 800a7b0:	ea40 0301 	orr.w	r3, r0, r1
 800a7b4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a7b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7ba:	689a      	ldr	r2, [r3, #8]
 800a7bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7c0:	691b      	ldr	r3, [r3, #16]
 800a7c2:	431a      	orrs	r2, r3
 800a7c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7c8:	695b      	ldr	r3, [r3, #20]
 800a7ca:	431a      	orrs	r2, r3
 800a7cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7d0:	69db      	ldr	r3, [r3, #28]
 800a7d2:	4313      	orrs	r3, r2
 800a7d4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a7d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	68db      	ldr	r3, [r3, #12]
 800a7e0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800a7e4:	f021 010c 	bic.w	r1, r1, #12
 800a7e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7ec:	681a      	ldr	r2, [r3, #0]
 800a7ee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800a7f2:	430b      	orrs	r3, r1
 800a7f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a7f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	695b      	ldr	r3, [r3, #20]
 800a7fe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800a802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a806:	6999      	ldr	r1, [r3, #24]
 800a808:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a80c:	681a      	ldr	r2, [r3, #0]
 800a80e:	ea40 0301 	orr.w	r3, r0, r1
 800a812:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a814:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a818:	681a      	ldr	r2, [r3, #0]
 800a81a:	4b8f      	ldr	r3, [pc, #572]	; (800aa58 <UART_SetConfig+0x2cc>)
 800a81c:	429a      	cmp	r2, r3
 800a81e:	d005      	beq.n	800a82c <UART_SetConfig+0xa0>
 800a820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a824:	681a      	ldr	r2, [r3, #0]
 800a826:	4b8d      	ldr	r3, [pc, #564]	; (800aa5c <UART_SetConfig+0x2d0>)
 800a828:	429a      	cmp	r2, r3
 800a82a:	d104      	bne.n	800a836 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a82c:	f7fd fecc 	bl	80085c8 <HAL_RCC_GetPCLK2Freq>
 800a830:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800a834:	e003      	b.n	800a83e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a836:	f7fd feb3 	bl	80085a0 <HAL_RCC_GetPCLK1Freq>
 800a83a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a83e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a842:	69db      	ldr	r3, [r3, #28]
 800a844:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a848:	f040 810c 	bne.w	800aa64 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a84c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a850:	2200      	movs	r2, #0
 800a852:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800a856:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800a85a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800a85e:	4622      	mov	r2, r4
 800a860:	462b      	mov	r3, r5
 800a862:	1891      	adds	r1, r2, r2
 800a864:	65b9      	str	r1, [r7, #88]	; 0x58
 800a866:	415b      	adcs	r3, r3
 800a868:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a86a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800a86e:	4621      	mov	r1, r4
 800a870:	eb12 0801 	adds.w	r8, r2, r1
 800a874:	4629      	mov	r1, r5
 800a876:	eb43 0901 	adc.w	r9, r3, r1
 800a87a:	f04f 0200 	mov.w	r2, #0
 800a87e:	f04f 0300 	mov.w	r3, #0
 800a882:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a886:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a88a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a88e:	4690      	mov	r8, r2
 800a890:	4699      	mov	r9, r3
 800a892:	4623      	mov	r3, r4
 800a894:	eb18 0303 	adds.w	r3, r8, r3
 800a898:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800a89c:	462b      	mov	r3, r5
 800a89e:	eb49 0303 	adc.w	r3, r9, r3
 800a8a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800a8a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a8aa:	685b      	ldr	r3, [r3, #4]
 800a8ac:	2200      	movs	r2, #0
 800a8ae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800a8b2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800a8b6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800a8ba:	460b      	mov	r3, r1
 800a8bc:	18db      	adds	r3, r3, r3
 800a8be:	653b      	str	r3, [r7, #80]	; 0x50
 800a8c0:	4613      	mov	r3, r2
 800a8c2:	eb42 0303 	adc.w	r3, r2, r3
 800a8c6:	657b      	str	r3, [r7, #84]	; 0x54
 800a8c8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800a8cc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800a8d0:	f7f6 fa6c 	bl	8000dac <__aeabi_uldivmod>
 800a8d4:	4602      	mov	r2, r0
 800a8d6:	460b      	mov	r3, r1
 800a8d8:	4b61      	ldr	r3, [pc, #388]	; (800aa60 <UART_SetConfig+0x2d4>)
 800a8da:	fba3 2302 	umull	r2, r3, r3, r2
 800a8de:	095b      	lsrs	r3, r3, #5
 800a8e0:	011c      	lsls	r4, r3, #4
 800a8e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800a8ec:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800a8f0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800a8f4:	4642      	mov	r2, r8
 800a8f6:	464b      	mov	r3, r9
 800a8f8:	1891      	adds	r1, r2, r2
 800a8fa:	64b9      	str	r1, [r7, #72]	; 0x48
 800a8fc:	415b      	adcs	r3, r3
 800a8fe:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a900:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800a904:	4641      	mov	r1, r8
 800a906:	eb12 0a01 	adds.w	sl, r2, r1
 800a90a:	4649      	mov	r1, r9
 800a90c:	eb43 0b01 	adc.w	fp, r3, r1
 800a910:	f04f 0200 	mov.w	r2, #0
 800a914:	f04f 0300 	mov.w	r3, #0
 800a918:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a91c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a920:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a924:	4692      	mov	sl, r2
 800a926:	469b      	mov	fp, r3
 800a928:	4643      	mov	r3, r8
 800a92a:	eb1a 0303 	adds.w	r3, sl, r3
 800a92e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800a932:	464b      	mov	r3, r9
 800a934:	eb4b 0303 	adc.w	r3, fp, r3
 800a938:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800a93c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a940:	685b      	ldr	r3, [r3, #4]
 800a942:	2200      	movs	r2, #0
 800a944:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800a948:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800a94c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800a950:	460b      	mov	r3, r1
 800a952:	18db      	adds	r3, r3, r3
 800a954:	643b      	str	r3, [r7, #64]	; 0x40
 800a956:	4613      	mov	r3, r2
 800a958:	eb42 0303 	adc.w	r3, r2, r3
 800a95c:	647b      	str	r3, [r7, #68]	; 0x44
 800a95e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800a962:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800a966:	f7f6 fa21 	bl	8000dac <__aeabi_uldivmod>
 800a96a:	4602      	mov	r2, r0
 800a96c:	460b      	mov	r3, r1
 800a96e:	4611      	mov	r1, r2
 800a970:	4b3b      	ldr	r3, [pc, #236]	; (800aa60 <UART_SetConfig+0x2d4>)
 800a972:	fba3 2301 	umull	r2, r3, r3, r1
 800a976:	095b      	lsrs	r3, r3, #5
 800a978:	2264      	movs	r2, #100	; 0x64
 800a97a:	fb02 f303 	mul.w	r3, r2, r3
 800a97e:	1acb      	subs	r3, r1, r3
 800a980:	00db      	lsls	r3, r3, #3
 800a982:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800a986:	4b36      	ldr	r3, [pc, #216]	; (800aa60 <UART_SetConfig+0x2d4>)
 800a988:	fba3 2302 	umull	r2, r3, r3, r2
 800a98c:	095b      	lsrs	r3, r3, #5
 800a98e:	005b      	lsls	r3, r3, #1
 800a990:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a994:	441c      	add	r4, r3
 800a996:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a99a:	2200      	movs	r2, #0
 800a99c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800a9a0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800a9a4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800a9a8:	4642      	mov	r2, r8
 800a9aa:	464b      	mov	r3, r9
 800a9ac:	1891      	adds	r1, r2, r2
 800a9ae:	63b9      	str	r1, [r7, #56]	; 0x38
 800a9b0:	415b      	adcs	r3, r3
 800a9b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a9b4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800a9b8:	4641      	mov	r1, r8
 800a9ba:	1851      	adds	r1, r2, r1
 800a9bc:	6339      	str	r1, [r7, #48]	; 0x30
 800a9be:	4649      	mov	r1, r9
 800a9c0:	414b      	adcs	r3, r1
 800a9c2:	637b      	str	r3, [r7, #52]	; 0x34
 800a9c4:	f04f 0200 	mov.w	r2, #0
 800a9c8:	f04f 0300 	mov.w	r3, #0
 800a9cc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800a9d0:	4659      	mov	r1, fp
 800a9d2:	00cb      	lsls	r3, r1, #3
 800a9d4:	4651      	mov	r1, sl
 800a9d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a9da:	4651      	mov	r1, sl
 800a9dc:	00ca      	lsls	r2, r1, #3
 800a9de:	4610      	mov	r0, r2
 800a9e0:	4619      	mov	r1, r3
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	4642      	mov	r2, r8
 800a9e6:	189b      	adds	r3, r3, r2
 800a9e8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800a9ec:	464b      	mov	r3, r9
 800a9ee:	460a      	mov	r2, r1
 800a9f0:	eb42 0303 	adc.w	r3, r2, r3
 800a9f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800a9f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a9fc:	685b      	ldr	r3, [r3, #4]
 800a9fe:	2200      	movs	r2, #0
 800aa00:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800aa04:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800aa08:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800aa0c:	460b      	mov	r3, r1
 800aa0e:	18db      	adds	r3, r3, r3
 800aa10:	62bb      	str	r3, [r7, #40]	; 0x28
 800aa12:	4613      	mov	r3, r2
 800aa14:	eb42 0303 	adc.w	r3, r2, r3
 800aa18:	62fb      	str	r3, [r7, #44]	; 0x2c
 800aa1a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800aa1e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800aa22:	f7f6 f9c3 	bl	8000dac <__aeabi_uldivmod>
 800aa26:	4602      	mov	r2, r0
 800aa28:	460b      	mov	r3, r1
 800aa2a:	4b0d      	ldr	r3, [pc, #52]	; (800aa60 <UART_SetConfig+0x2d4>)
 800aa2c:	fba3 1302 	umull	r1, r3, r3, r2
 800aa30:	095b      	lsrs	r3, r3, #5
 800aa32:	2164      	movs	r1, #100	; 0x64
 800aa34:	fb01 f303 	mul.w	r3, r1, r3
 800aa38:	1ad3      	subs	r3, r2, r3
 800aa3a:	00db      	lsls	r3, r3, #3
 800aa3c:	3332      	adds	r3, #50	; 0x32
 800aa3e:	4a08      	ldr	r2, [pc, #32]	; (800aa60 <UART_SetConfig+0x2d4>)
 800aa40:	fba2 2303 	umull	r2, r3, r2, r3
 800aa44:	095b      	lsrs	r3, r3, #5
 800aa46:	f003 0207 	and.w	r2, r3, #7
 800aa4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	4422      	add	r2, r4
 800aa52:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800aa54:	e105      	b.n	800ac62 <UART_SetConfig+0x4d6>
 800aa56:	bf00      	nop
 800aa58:	40011000 	.word	0x40011000
 800aa5c:	40011400 	.word	0x40011400
 800aa60:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800aa64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aa68:	2200      	movs	r2, #0
 800aa6a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800aa6e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800aa72:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800aa76:	4642      	mov	r2, r8
 800aa78:	464b      	mov	r3, r9
 800aa7a:	1891      	adds	r1, r2, r2
 800aa7c:	6239      	str	r1, [r7, #32]
 800aa7e:	415b      	adcs	r3, r3
 800aa80:	627b      	str	r3, [r7, #36]	; 0x24
 800aa82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aa86:	4641      	mov	r1, r8
 800aa88:	1854      	adds	r4, r2, r1
 800aa8a:	4649      	mov	r1, r9
 800aa8c:	eb43 0501 	adc.w	r5, r3, r1
 800aa90:	f04f 0200 	mov.w	r2, #0
 800aa94:	f04f 0300 	mov.w	r3, #0
 800aa98:	00eb      	lsls	r3, r5, #3
 800aa9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800aa9e:	00e2      	lsls	r2, r4, #3
 800aaa0:	4614      	mov	r4, r2
 800aaa2:	461d      	mov	r5, r3
 800aaa4:	4643      	mov	r3, r8
 800aaa6:	18e3      	adds	r3, r4, r3
 800aaa8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800aaac:	464b      	mov	r3, r9
 800aaae:	eb45 0303 	adc.w	r3, r5, r3
 800aab2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800aab6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800aaba:	685b      	ldr	r3, [r3, #4]
 800aabc:	2200      	movs	r2, #0
 800aabe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800aac2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800aac6:	f04f 0200 	mov.w	r2, #0
 800aaca:	f04f 0300 	mov.w	r3, #0
 800aace:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800aad2:	4629      	mov	r1, r5
 800aad4:	008b      	lsls	r3, r1, #2
 800aad6:	4621      	mov	r1, r4
 800aad8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aadc:	4621      	mov	r1, r4
 800aade:	008a      	lsls	r2, r1, #2
 800aae0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800aae4:	f7f6 f962 	bl	8000dac <__aeabi_uldivmod>
 800aae8:	4602      	mov	r2, r0
 800aaea:	460b      	mov	r3, r1
 800aaec:	4b60      	ldr	r3, [pc, #384]	; (800ac70 <UART_SetConfig+0x4e4>)
 800aaee:	fba3 2302 	umull	r2, r3, r3, r2
 800aaf2:	095b      	lsrs	r3, r3, #5
 800aaf4:	011c      	lsls	r4, r3, #4
 800aaf6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800aafa:	2200      	movs	r2, #0
 800aafc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800ab00:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800ab04:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800ab08:	4642      	mov	r2, r8
 800ab0a:	464b      	mov	r3, r9
 800ab0c:	1891      	adds	r1, r2, r2
 800ab0e:	61b9      	str	r1, [r7, #24]
 800ab10:	415b      	adcs	r3, r3
 800ab12:	61fb      	str	r3, [r7, #28]
 800ab14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800ab18:	4641      	mov	r1, r8
 800ab1a:	1851      	adds	r1, r2, r1
 800ab1c:	6139      	str	r1, [r7, #16]
 800ab1e:	4649      	mov	r1, r9
 800ab20:	414b      	adcs	r3, r1
 800ab22:	617b      	str	r3, [r7, #20]
 800ab24:	f04f 0200 	mov.w	r2, #0
 800ab28:	f04f 0300 	mov.w	r3, #0
 800ab2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ab30:	4659      	mov	r1, fp
 800ab32:	00cb      	lsls	r3, r1, #3
 800ab34:	4651      	mov	r1, sl
 800ab36:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ab3a:	4651      	mov	r1, sl
 800ab3c:	00ca      	lsls	r2, r1, #3
 800ab3e:	4610      	mov	r0, r2
 800ab40:	4619      	mov	r1, r3
 800ab42:	4603      	mov	r3, r0
 800ab44:	4642      	mov	r2, r8
 800ab46:	189b      	adds	r3, r3, r2
 800ab48:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ab4c:	464b      	mov	r3, r9
 800ab4e:	460a      	mov	r2, r1
 800ab50:	eb42 0303 	adc.w	r3, r2, r3
 800ab54:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800ab58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ab5c:	685b      	ldr	r3, [r3, #4]
 800ab5e:	2200      	movs	r2, #0
 800ab60:	67bb      	str	r3, [r7, #120]	; 0x78
 800ab62:	67fa      	str	r2, [r7, #124]	; 0x7c
 800ab64:	f04f 0200 	mov.w	r2, #0
 800ab68:	f04f 0300 	mov.w	r3, #0
 800ab6c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800ab70:	4649      	mov	r1, r9
 800ab72:	008b      	lsls	r3, r1, #2
 800ab74:	4641      	mov	r1, r8
 800ab76:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ab7a:	4641      	mov	r1, r8
 800ab7c:	008a      	lsls	r2, r1, #2
 800ab7e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800ab82:	f7f6 f913 	bl	8000dac <__aeabi_uldivmod>
 800ab86:	4602      	mov	r2, r0
 800ab88:	460b      	mov	r3, r1
 800ab8a:	4b39      	ldr	r3, [pc, #228]	; (800ac70 <UART_SetConfig+0x4e4>)
 800ab8c:	fba3 1302 	umull	r1, r3, r3, r2
 800ab90:	095b      	lsrs	r3, r3, #5
 800ab92:	2164      	movs	r1, #100	; 0x64
 800ab94:	fb01 f303 	mul.w	r3, r1, r3
 800ab98:	1ad3      	subs	r3, r2, r3
 800ab9a:	011b      	lsls	r3, r3, #4
 800ab9c:	3332      	adds	r3, #50	; 0x32
 800ab9e:	4a34      	ldr	r2, [pc, #208]	; (800ac70 <UART_SetConfig+0x4e4>)
 800aba0:	fba2 2303 	umull	r2, r3, r2, r3
 800aba4:	095b      	lsrs	r3, r3, #5
 800aba6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800abaa:	441c      	add	r4, r3
 800abac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800abb0:	2200      	movs	r2, #0
 800abb2:	673b      	str	r3, [r7, #112]	; 0x70
 800abb4:	677a      	str	r2, [r7, #116]	; 0x74
 800abb6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800abba:	4642      	mov	r2, r8
 800abbc:	464b      	mov	r3, r9
 800abbe:	1891      	adds	r1, r2, r2
 800abc0:	60b9      	str	r1, [r7, #8]
 800abc2:	415b      	adcs	r3, r3
 800abc4:	60fb      	str	r3, [r7, #12]
 800abc6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800abca:	4641      	mov	r1, r8
 800abcc:	1851      	adds	r1, r2, r1
 800abce:	6039      	str	r1, [r7, #0]
 800abd0:	4649      	mov	r1, r9
 800abd2:	414b      	adcs	r3, r1
 800abd4:	607b      	str	r3, [r7, #4]
 800abd6:	f04f 0200 	mov.w	r2, #0
 800abda:	f04f 0300 	mov.w	r3, #0
 800abde:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800abe2:	4659      	mov	r1, fp
 800abe4:	00cb      	lsls	r3, r1, #3
 800abe6:	4651      	mov	r1, sl
 800abe8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800abec:	4651      	mov	r1, sl
 800abee:	00ca      	lsls	r2, r1, #3
 800abf0:	4610      	mov	r0, r2
 800abf2:	4619      	mov	r1, r3
 800abf4:	4603      	mov	r3, r0
 800abf6:	4642      	mov	r2, r8
 800abf8:	189b      	adds	r3, r3, r2
 800abfa:	66bb      	str	r3, [r7, #104]	; 0x68
 800abfc:	464b      	mov	r3, r9
 800abfe:	460a      	mov	r2, r1
 800ac00:	eb42 0303 	adc.w	r3, r2, r3
 800ac04:	66fb      	str	r3, [r7, #108]	; 0x6c
 800ac06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac0a:	685b      	ldr	r3, [r3, #4]
 800ac0c:	2200      	movs	r2, #0
 800ac0e:	663b      	str	r3, [r7, #96]	; 0x60
 800ac10:	667a      	str	r2, [r7, #100]	; 0x64
 800ac12:	f04f 0200 	mov.w	r2, #0
 800ac16:	f04f 0300 	mov.w	r3, #0
 800ac1a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800ac1e:	4649      	mov	r1, r9
 800ac20:	008b      	lsls	r3, r1, #2
 800ac22:	4641      	mov	r1, r8
 800ac24:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ac28:	4641      	mov	r1, r8
 800ac2a:	008a      	lsls	r2, r1, #2
 800ac2c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800ac30:	f7f6 f8bc 	bl	8000dac <__aeabi_uldivmod>
 800ac34:	4602      	mov	r2, r0
 800ac36:	460b      	mov	r3, r1
 800ac38:	4b0d      	ldr	r3, [pc, #52]	; (800ac70 <UART_SetConfig+0x4e4>)
 800ac3a:	fba3 1302 	umull	r1, r3, r3, r2
 800ac3e:	095b      	lsrs	r3, r3, #5
 800ac40:	2164      	movs	r1, #100	; 0x64
 800ac42:	fb01 f303 	mul.w	r3, r1, r3
 800ac46:	1ad3      	subs	r3, r2, r3
 800ac48:	011b      	lsls	r3, r3, #4
 800ac4a:	3332      	adds	r3, #50	; 0x32
 800ac4c:	4a08      	ldr	r2, [pc, #32]	; (800ac70 <UART_SetConfig+0x4e4>)
 800ac4e:	fba2 2303 	umull	r2, r3, r2, r3
 800ac52:	095b      	lsrs	r3, r3, #5
 800ac54:	f003 020f 	and.w	r2, r3, #15
 800ac58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	4422      	add	r2, r4
 800ac60:	609a      	str	r2, [r3, #8]
}
 800ac62:	bf00      	nop
 800ac64:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800ac68:	46bd      	mov	sp, r7
 800ac6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ac6e:	bf00      	nop
 800ac70:	51eb851f 	.word	0x51eb851f

0800ac74 <calloc>:
 800ac74:	4b02      	ldr	r3, [pc, #8]	; (800ac80 <calloc+0xc>)
 800ac76:	460a      	mov	r2, r1
 800ac78:	4601      	mov	r1, r0
 800ac7a:	6818      	ldr	r0, [r3, #0]
 800ac7c:	f000 b842 	b.w	800ad04 <_calloc_r>
 800ac80:	20000024 	.word	0x20000024

0800ac84 <__errno>:
 800ac84:	4b01      	ldr	r3, [pc, #4]	; (800ac8c <__errno+0x8>)
 800ac86:	6818      	ldr	r0, [r3, #0]
 800ac88:	4770      	bx	lr
 800ac8a:	bf00      	nop
 800ac8c:	20000024 	.word	0x20000024

0800ac90 <__libc_init_array>:
 800ac90:	b570      	push	{r4, r5, r6, lr}
 800ac92:	4d0d      	ldr	r5, [pc, #52]	; (800acc8 <__libc_init_array+0x38>)
 800ac94:	4c0d      	ldr	r4, [pc, #52]	; (800accc <__libc_init_array+0x3c>)
 800ac96:	1b64      	subs	r4, r4, r5
 800ac98:	10a4      	asrs	r4, r4, #2
 800ac9a:	2600      	movs	r6, #0
 800ac9c:	42a6      	cmp	r6, r4
 800ac9e:	d109      	bne.n	800acb4 <__libc_init_array+0x24>
 800aca0:	4d0b      	ldr	r5, [pc, #44]	; (800acd0 <__libc_init_array+0x40>)
 800aca2:	4c0c      	ldr	r4, [pc, #48]	; (800acd4 <__libc_init_array+0x44>)
 800aca4:	f000 f9d4 	bl	800b050 <_init>
 800aca8:	1b64      	subs	r4, r4, r5
 800acaa:	10a4      	asrs	r4, r4, #2
 800acac:	2600      	movs	r6, #0
 800acae:	42a6      	cmp	r6, r4
 800acb0:	d105      	bne.n	800acbe <__libc_init_array+0x2e>
 800acb2:	bd70      	pop	{r4, r5, r6, pc}
 800acb4:	f855 3b04 	ldr.w	r3, [r5], #4
 800acb8:	4798      	blx	r3
 800acba:	3601      	adds	r6, #1
 800acbc:	e7ee      	b.n	800ac9c <__libc_init_array+0xc>
 800acbe:	f855 3b04 	ldr.w	r3, [r5], #4
 800acc2:	4798      	blx	r3
 800acc4:	3601      	adds	r6, #1
 800acc6:	e7f2      	b.n	800acae <__libc_init_array+0x1e>
 800acc8:	0800b0a8 	.word	0x0800b0a8
 800accc:	0800b0a8 	.word	0x0800b0a8
 800acd0:	0800b0a8 	.word	0x0800b0a8
 800acd4:	0800b0ac 	.word	0x0800b0ac

0800acd8 <memcpy>:
 800acd8:	440a      	add	r2, r1
 800acda:	4291      	cmp	r1, r2
 800acdc:	f100 33ff 	add.w	r3, r0, #4294967295
 800ace0:	d100      	bne.n	800ace4 <memcpy+0xc>
 800ace2:	4770      	bx	lr
 800ace4:	b510      	push	{r4, lr}
 800ace6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800acea:	f803 4f01 	strb.w	r4, [r3, #1]!
 800acee:	4291      	cmp	r1, r2
 800acf0:	d1f9      	bne.n	800ace6 <memcpy+0xe>
 800acf2:	bd10      	pop	{r4, pc}

0800acf4 <memset>:
 800acf4:	4402      	add	r2, r0
 800acf6:	4603      	mov	r3, r0
 800acf8:	4293      	cmp	r3, r2
 800acfa:	d100      	bne.n	800acfe <memset+0xa>
 800acfc:	4770      	bx	lr
 800acfe:	f803 1b01 	strb.w	r1, [r3], #1
 800ad02:	e7f9      	b.n	800acf8 <memset+0x4>

0800ad04 <_calloc_r>:
 800ad04:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ad06:	fba1 2402 	umull	r2, r4, r1, r2
 800ad0a:	b94c      	cbnz	r4, 800ad20 <_calloc_r+0x1c>
 800ad0c:	4611      	mov	r1, r2
 800ad0e:	9201      	str	r2, [sp, #4]
 800ad10:	f000 f82e 	bl	800ad70 <_malloc_r>
 800ad14:	9a01      	ldr	r2, [sp, #4]
 800ad16:	4605      	mov	r5, r0
 800ad18:	b930      	cbnz	r0, 800ad28 <_calloc_r+0x24>
 800ad1a:	4628      	mov	r0, r5
 800ad1c:	b003      	add	sp, #12
 800ad1e:	bd30      	pop	{r4, r5, pc}
 800ad20:	220c      	movs	r2, #12
 800ad22:	6002      	str	r2, [r0, #0]
 800ad24:	2500      	movs	r5, #0
 800ad26:	e7f8      	b.n	800ad1a <_calloc_r+0x16>
 800ad28:	4621      	mov	r1, r4
 800ad2a:	f7ff ffe3 	bl	800acf4 <memset>
 800ad2e:	e7f4      	b.n	800ad1a <_calloc_r+0x16>

0800ad30 <sbrk_aligned>:
 800ad30:	b570      	push	{r4, r5, r6, lr}
 800ad32:	4e0e      	ldr	r6, [pc, #56]	; (800ad6c <sbrk_aligned+0x3c>)
 800ad34:	460c      	mov	r4, r1
 800ad36:	6831      	ldr	r1, [r6, #0]
 800ad38:	4605      	mov	r5, r0
 800ad3a:	b911      	cbnz	r1, 800ad42 <sbrk_aligned+0x12>
 800ad3c:	f000 f88c 	bl	800ae58 <_sbrk_r>
 800ad40:	6030      	str	r0, [r6, #0]
 800ad42:	4621      	mov	r1, r4
 800ad44:	4628      	mov	r0, r5
 800ad46:	f000 f887 	bl	800ae58 <_sbrk_r>
 800ad4a:	1c43      	adds	r3, r0, #1
 800ad4c:	d00a      	beq.n	800ad64 <sbrk_aligned+0x34>
 800ad4e:	1cc4      	adds	r4, r0, #3
 800ad50:	f024 0403 	bic.w	r4, r4, #3
 800ad54:	42a0      	cmp	r0, r4
 800ad56:	d007      	beq.n	800ad68 <sbrk_aligned+0x38>
 800ad58:	1a21      	subs	r1, r4, r0
 800ad5a:	4628      	mov	r0, r5
 800ad5c:	f000 f87c 	bl	800ae58 <_sbrk_r>
 800ad60:	3001      	adds	r0, #1
 800ad62:	d101      	bne.n	800ad68 <sbrk_aligned+0x38>
 800ad64:	f04f 34ff 	mov.w	r4, #4294967295
 800ad68:	4620      	mov	r0, r4
 800ad6a:	bd70      	pop	{r4, r5, r6, pc}
 800ad6c:	20000710 	.word	0x20000710

0800ad70 <_malloc_r>:
 800ad70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad74:	1ccd      	adds	r5, r1, #3
 800ad76:	f025 0503 	bic.w	r5, r5, #3
 800ad7a:	3508      	adds	r5, #8
 800ad7c:	2d0c      	cmp	r5, #12
 800ad7e:	bf38      	it	cc
 800ad80:	250c      	movcc	r5, #12
 800ad82:	2d00      	cmp	r5, #0
 800ad84:	4607      	mov	r7, r0
 800ad86:	db01      	blt.n	800ad8c <_malloc_r+0x1c>
 800ad88:	42a9      	cmp	r1, r5
 800ad8a:	d905      	bls.n	800ad98 <_malloc_r+0x28>
 800ad8c:	230c      	movs	r3, #12
 800ad8e:	603b      	str	r3, [r7, #0]
 800ad90:	2600      	movs	r6, #0
 800ad92:	4630      	mov	r0, r6
 800ad94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad98:	4e2e      	ldr	r6, [pc, #184]	; (800ae54 <_malloc_r+0xe4>)
 800ad9a:	f000 f86d 	bl	800ae78 <__malloc_lock>
 800ad9e:	6833      	ldr	r3, [r6, #0]
 800ada0:	461c      	mov	r4, r3
 800ada2:	bb34      	cbnz	r4, 800adf2 <_malloc_r+0x82>
 800ada4:	4629      	mov	r1, r5
 800ada6:	4638      	mov	r0, r7
 800ada8:	f7ff ffc2 	bl	800ad30 <sbrk_aligned>
 800adac:	1c43      	adds	r3, r0, #1
 800adae:	4604      	mov	r4, r0
 800adb0:	d14d      	bne.n	800ae4e <_malloc_r+0xde>
 800adb2:	6834      	ldr	r4, [r6, #0]
 800adb4:	4626      	mov	r6, r4
 800adb6:	2e00      	cmp	r6, #0
 800adb8:	d140      	bne.n	800ae3c <_malloc_r+0xcc>
 800adba:	6823      	ldr	r3, [r4, #0]
 800adbc:	4631      	mov	r1, r6
 800adbe:	4638      	mov	r0, r7
 800adc0:	eb04 0803 	add.w	r8, r4, r3
 800adc4:	f000 f848 	bl	800ae58 <_sbrk_r>
 800adc8:	4580      	cmp	r8, r0
 800adca:	d13a      	bne.n	800ae42 <_malloc_r+0xd2>
 800adcc:	6821      	ldr	r1, [r4, #0]
 800adce:	3503      	adds	r5, #3
 800add0:	1a6d      	subs	r5, r5, r1
 800add2:	f025 0503 	bic.w	r5, r5, #3
 800add6:	3508      	adds	r5, #8
 800add8:	2d0c      	cmp	r5, #12
 800adda:	bf38      	it	cc
 800addc:	250c      	movcc	r5, #12
 800adde:	4629      	mov	r1, r5
 800ade0:	4638      	mov	r0, r7
 800ade2:	f7ff ffa5 	bl	800ad30 <sbrk_aligned>
 800ade6:	3001      	adds	r0, #1
 800ade8:	d02b      	beq.n	800ae42 <_malloc_r+0xd2>
 800adea:	6823      	ldr	r3, [r4, #0]
 800adec:	442b      	add	r3, r5
 800adee:	6023      	str	r3, [r4, #0]
 800adf0:	e00e      	b.n	800ae10 <_malloc_r+0xa0>
 800adf2:	6822      	ldr	r2, [r4, #0]
 800adf4:	1b52      	subs	r2, r2, r5
 800adf6:	d41e      	bmi.n	800ae36 <_malloc_r+0xc6>
 800adf8:	2a0b      	cmp	r2, #11
 800adfa:	d916      	bls.n	800ae2a <_malloc_r+0xba>
 800adfc:	1961      	adds	r1, r4, r5
 800adfe:	42a3      	cmp	r3, r4
 800ae00:	6025      	str	r5, [r4, #0]
 800ae02:	bf18      	it	ne
 800ae04:	6059      	strne	r1, [r3, #4]
 800ae06:	6863      	ldr	r3, [r4, #4]
 800ae08:	bf08      	it	eq
 800ae0a:	6031      	streq	r1, [r6, #0]
 800ae0c:	5162      	str	r2, [r4, r5]
 800ae0e:	604b      	str	r3, [r1, #4]
 800ae10:	4638      	mov	r0, r7
 800ae12:	f104 060b 	add.w	r6, r4, #11
 800ae16:	f000 f835 	bl	800ae84 <__malloc_unlock>
 800ae1a:	f026 0607 	bic.w	r6, r6, #7
 800ae1e:	1d23      	adds	r3, r4, #4
 800ae20:	1af2      	subs	r2, r6, r3
 800ae22:	d0b6      	beq.n	800ad92 <_malloc_r+0x22>
 800ae24:	1b9b      	subs	r3, r3, r6
 800ae26:	50a3      	str	r3, [r4, r2]
 800ae28:	e7b3      	b.n	800ad92 <_malloc_r+0x22>
 800ae2a:	6862      	ldr	r2, [r4, #4]
 800ae2c:	42a3      	cmp	r3, r4
 800ae2e:	bf0c      	ite	eq
 800ae30:	6032      	streq	r2, [r6, #0]
 800ae32:	605a      	strne	r2, [r3, #4]
 800ae34:	e7ec      	b.n	800ae10 <_malloc_r+0xa0>
 800ae36:	4623      	mov	r3, r4
 800ae38:	6864      	ldr	r4, [r4, #4]
 800ae3a:	e7b2      	b.n	800ada2 <_malloc_r+0x32>
 800ae3c:	4634      	mov	r4, r6
 800ae3e:	6876      	ldr	r6, [r6, #4]
 800ae40:	e7b9      	b.n	800adb6 <_malloc_r+0x46>
 800ae42:	230c      	movs	r3, #12
 800ae44:	603b      	str	r3, [r7, #0]
 800ae46:	4638      	mov	r0, r7
 800ae48:	f000 f81c 	bl	800ae84 <__malloc_unlock>
 800ae4c:	e7a1      	b.n	800ad92 <_malloc_r+0x22>
 800ae4e:	6025      	str	r5, [r4, #0]
 800ae50:	e7de      	b.n	800ae10 <_malloc_r+0xa0>
 800ae52:	bf00      	nop
 800ae54:	2000070c 	.word	0x2000070c

0800ae58 <_sbrk_r>:
 800ae58:	b538      	push	{r3, r4, r5, lr}
 800ae5a:	4d06      	ldr	r5, [pc, #24]	; (800ae74 <_sbrk_r+0x1c>)
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	4604      	mov	r4, r0
 800ae60:	4608      	mov	r0, r1
 800ae62:	602b      	str	r3, [r5, #0]
 800ae64:	f7f9 fd64 	bl	8004930 <_sbrk>
 800ae68:	1c43      	adds	r3, r0, #1
 800ae6a:	d102      	bne.n	800ae72 <_sbrk_r+0x1a>
 800ae6c:	682b      	ldr	r3, [r5, #0]
 800ae6e:	b103      	cbz	r3, 800ae72 <_sbrk_r+0x1a>
 800ae70:	6023      	str	r3, [r4, #0]
 800ae72:	bd38      	pop	{r3, r4, r5, pc}
 800ae74:	20000714 	.word	0x20000714

0800ae78 <__malloc_lock>:
 800ae78:	4801      	ldr	r0, [pc, #4]	; (800ae80 <__malloc_lock+0x8>)
 800ae7a:	f000 b809 	b.w	800ae90 <__retarget_lock_acquire_recursive>
 800ae7e:	bf00      	nop
 800ae80:	20000718 	.word	0x20000718

0800ae84 <__malloc_unlock>:
 800ae84:	4801      	ldr	r0, [pc, #4]	; (800ae8c <__malloc_unlock+0x8>)
 800ae86:	f000 b804 	b.w	800ae92 <__retarget_lock_release_recursive>
 800ae8a:	bf00      	nop
 800ae8c:	20000718 	.word	0x20000718

0800ae90 <__retarget_lock_acquire_recursive>:
 800ae90:	4770      	bx	lr

0800ae92 <__retarget_lock_release_recursive>:
 800ae92:	4770      	bx	lr

0800ae94 <sqrt>:
 800ae94:	b538      	push	{r3, r4, r5, lr}
 800ae96:	ed2d 8b02 	vpush	{d8}
 800ae9a:	ec55 4b10 	vmov	r4, r5, d0
 800ae9e:	f000 f825 	bl	800aeec <__ieee754_sqrt>
 800aea2:	4622      	mov	r2, r4
 800aea4:	462b      	mov	r3, r5
 800aea6:	4620      	mov	r0, r4
 800aea8:	4629      	mov	r1, r5
 800aeaa:	eeb0 8a40 	vmov.f32	s16, s0
 800aeae:	eef0 8a60 	vmov.f32	s17, s1
 800aeb2:	f7f5 fde7 	bl	8000a84 <__aeabi_dcmpun>
 800aeb6:	b990      	cbnz	r0, 800aede <sqrt+0x4a>
 800aeb8:	2200      	movs	r2, #0
 800aeba:	2300      	movs	r3, #0
 800aebc:	4620      	mov	r0, r4
 800aebe:	4629      	mov	r1, r5
 800aec0:	f7f5 fdb8 	bl	8000a34 <__aeabi_dcmplt>
 800aec4:	b158      	cbz	r0, 800aede <sqrt+0x4a>
 800aec6:	f7ff fedd 	bl	800ac84 <__errno>
 800aeca:	2321      	movs	r3, #33	; 0x21
 800aecc:	6003      	str	r3, [r0, #0]
 800aece:	2200      	movs	r2, #0
 800aed0:	2300      	movs	r3, #0
 800aed2:	4610      	mov	r0, r2
 800aed4:	4619      	mov	r1, r3
 800aed6:	f7f5 fc65 	bl	80007a4 <__aeabi_ddiv>
 800aeda:	ec41 0b18 	vmov	d8, r0, r1
 800aede:	eeb0 0a48 	vmov.f32	s0, s16
 800aee2:	eef0 0a68 	vmov.f32	s1, s17
 800aee6:	ecbd 8b02 	vpop	{d8}
 800aeea:	bd38      	pop	{r3, r4, r5, pc}

0800aeec <__ieee754_sqrt>:
 800aeec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aef0:	ec55 4b10 	vmov	r4, r5, d0
 800aef4:	4e55      	ldr	r6, [pc, #340]	; (800b04c <__ieee754_sqrt+0x160>)
 800aef6:	43ae      	bics	r6, r5
 800aef8:	ee10 0a10 	vmov	r0, s0
 800aefc:	ee10 3a10 	vmov	r3, s0
 800af00:	462a      	mov	r2, r5
 800af02:	4629      	mov	r1, r5
 800af04:	d110      	bne.n	800af28 <__ieee754_sqrt+0x3c>
 800af06:	ee10 2a10 	vmov	r2, s0
 800af0a:	462b      	mov	r3, r5
 800af0c:	f7f5 fb20 	bl	8000550 <__aeabi_dmul>
 800af10:	4602      	mov	r2, r0
 800af12:	460b      	mov	r3, r1
 800af14:	4620      	mov	r0, r4
 800af16:	4629      	mov	r1, r5
 800af18:	f7f5 f964 	bl	80001e4 <__adddf3>
 800af1c:	4604      	mov	r4, r0
 800af1e:	460d      	mov	r5, r1
 800af20:	ec45 4b10 	vmov	d0, r4, r5
 800af24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800af28:	2d00      	cmp	r5, #0
 800af2a:	dc10      	bgt.n	800af4e <__ieee754_sqrt+0x62>
 800af2c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800af30:	4330      	orrs	r0, r6
 800af32:	d0f5      	beq.n	800af20 <__ieee754_sqrt+0x34>
 800af34:	b15d      	cbz	r5, 800af4e <__ieee754_sqrt+0x62>
 800af36:	ee10 2a10 	vmov	r2, s0
 800af3a:	462b      	mov	r3, r5
 800af3c:	ee10 0a10 	vmov	r0, s0
 800af40:	f7f5 f94e 	bl	80001e0 <__aeabi_dsub>
 800af44:	4602      	mov	r2, r0
 800af46:	460b      	mov	r3, r1
 800af48:	f7f5 fc2c 	bl	80007a4 <__aeabi_ddiv>
 800af4c:	e7e6      	b.n	800af1c <__ieee754_sqrt+0x30>
 800af4e:	1512      	asrs	r2, r2, #20
 800af50:	d074      	beq.n	800b03c <__ieee754_sqrt+0x150>
 800af52:	07d4      	lsls	r4, r2, #31
 800af54:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800af58:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800af5c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800af60:	bf5e      	ittt	pl
 800af62:	0fda      	lsrpl	r2, r3, #31
 800af64:	005b      	lslpl	r3, r3, #1
 800af66:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800af6a:	2400      	movs	r4, #0
 800af6c:	0fda      	lsrs	r2, r3, #31
 800af6e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800af72:	107f      	asrs	r7, r7, #1
 800af74:	005b      	lsls	r3, r3, #1
 800af76:	2516      	movs	r5, #22
 800af78:	4620      	mov	r0, r4
 800af7a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800af7e:	1886      	adds	r6, r0, r2
 800af80:	428e      	cmp	r6, r1
 800af82:	bfde      	ittt	le
 800af84:	1b89      	suble	r1, r1, r6
 800af86:	18b0      	addle	r0, r6, r2
 800af88:	18a4      	addle	r4, r4, r2
 800af8a:	0049      	lsls	r1, r1, #1
 800af8c:	3d01      	subs	r5, #1
 800af8e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800af92:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800af96:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800af9a:	d1f0      	bne.n	800af7e <__ieee754_sqrt+0x92>
 800af9c:	462a      	mov	r2, r5
 800af9e:	f04f 0e20 	mov.w	lr, #32
 800afa2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800afa6:	4281      	cmp	r1, r0
 800afa8:	eb06 0c05 	add.w	ip, r6, r5
 800afac:	dc02      	bgt.n	800afb4 <__ieee754_sqrt+0xc8>
 800afae:	d113      	bne.n	800afd8 <__ieee754_sqrt+0xec>
 800afb0:	459c      	cmp	ip, r3
 800afb2:	d811      	bhi.n	800afd8 <__ieee754_sqrt+0xec>
 800afb4:	f1bc 0f00 	cmp.w	ip, #0
 800afb8:	eb0c 0506 	add.w	r5, ip, r6
 800afbc:	da43      	bge.n	800b046 <__ieee754_sqrt+0x15a>
 800afbe:	2d00      	cmp	r5, #0
 800afc0:	db41      	blt.n	800b046 <__ieee754_sqrt+0x15a>
 800afc2:	f100 0801 	add.w	r8, r0, #1
 800afc6:	1a09      	subs	r1, r1, r0
 800afc8:	459c      	cmp	ip, r3
 800afca:	bf88      	it	hi
 800afcc:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800afd0:	eba3 030c 	sub.w	r3, r3, ip
 800afd4:	4432      	add	r2, r6
 800afd6:	4640      	mov	r0, r8
 800afd8:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800afdc:	f1be 0e01 	subs.w	lr, lr, #1
 800afe0:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800afe4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800afe8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800afec:	d1db      	bne.n	800afa6 <__ieee754_sqrt+0xba>
 800afee:	430b      	orrs	r3, r1
 800aff0:	d006      	beq.n	800b000 <__ieee754_sqrt+0x114>
 800aff2:	1c50      	adds	r0, r2, #1
 800aff4:	bf13      	iteet	ne
 800aff6:	3201      	addne	r2, #1
 800aff8:	3401      	addeq	r4, #1
 800affa:	4672      	moveq	r2, lr
 800affc:	f022 0201 	bicne.w	r2, r2, #1
 800b000:	1063      	asrs	r3, r4, #1
 800b002:	0852      	lsrs	r2, r2, #1
 800b004:	07e1      	lsls	r1, r4, #31
 800b006:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b00a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b00e:	bf48      	it	mi
 800b010:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800b014:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800b018:	4614      	mov	r4, r2
 800b01a:	e781      	b.n	800af20 <__ieee754_sqrt+0x34>
 800b01c:	0ad9      	lsrs	r1, r3, #11
 800b01e:	3815      	subs	r0, #21
 800b020:	055b      	lsls	r3, r3, #21
 800b022:	2900      	cmp	r1, #0
 800b024:	d0fa      	beq.n	800b01c <__ieee754_sqrt+0x130>
 800b026:	02cd      	lsls	r5, r1, #11
 800b028:	d50a      	bpl.n	800b040 <__ieee754_sqrt+0x154>
 800b02a:	f1c2 0420 	rsb	r4, r2, #32
 800b02e:	fa23 f404 	lsr.w	r4, r3, r4
 800b032:	1e55      	subs	r5, r2, #1
 800b034:	4093      	lsls	r3, r2
 800b036:	4321      	orrs	r1, r4
 800b038:	1b42      	subs	r2, r0, r5
 800b03a:	e78a      	b.n	800af52 <__ieee754_sqrt+0x66>
 800b03c:	4610      	mov	r0, r2
 800b03e:	e7f0      	b.n	800b022 <__ieee754_sqrt+0x136>
 800b040:	0049      	lsls	r1, r1, #1
 800b042:	3201      	adds	r2, #1
 800b044:	e7ef      	b.n	800b026 <__ieee754_sqrt+0x13a>
 800b046:	4680      	mov	r8, r0
 800b048:	e7bd      	b.n	800afc6 <__ieee754_sqrt+0xda>
 800b04a:	bf00      	nop
 800b04c:	7ff00000 	.word	0x7ff00000

0800b050 <_init>:
 800b050:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b052:	bf00      	nop
 800b054:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b056:	bc08      	pop	{r3}
 800b058:	469e      	mov	lr, r3
 800b05a:	4770      	bx	lr

0800b05c <_fini>:
 800b05c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b05e:	bf00      	nop
 800b060:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b062:	bc08      	pop	{r3}
 800b064:	469e      	mov	lr, r3
 800b066:	4770      	bx	lr
