INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y/project/arrary1/arrary1.srcs/sources_1/new/array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module array
WARNING: [VRFC 10-3824] variable 'tmp' must explicitly be declared as automatic or static [/home/y/project/arrary1/arrary1.srcs/sources_1/new/array.sv:39]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/y/project/arrary1/arrary1.srcs/sim_1/new/test_array.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_array
