
---------- Begin Simulation Statistics ----------
final_tick                               114449557000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 358581                       # Simulator instruction rate (inst/s)
host_mem_usage                                 708616                       # Number of bytes of host memory used
host_op_rate                                   391353                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   278.88                       # Real time elapsed on the host
host_tick_rate                              410394049                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109139424                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.114450                       # Number of seconds simulated
sim_ticks                                114449557000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.952374                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8060037                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8671147                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                482                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             88899                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          15819712                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             287878                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          551923                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           264045                       # Number of indirect misses.
system.cpu.branchPred.lookups                19657147                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050590                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          993                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109139424                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.144496                       # CPI: cycles per instruction
system.cpu.discardedOps                        432372                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49036085                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17520501                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10077855                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6755520                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.873747                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        114449557                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72223173     66.18%     66.18% # Class of committed instruction
system.cpu.op_class_0::IntMult                 547032      0.50%     66.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 231656      0.21%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.89% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 148482      0.14%     67.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 115828      0.11%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.13% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 42808      0.04%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.17% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           159857      0.15%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.32% # Class of committed instruction
system.cpu.op_class_0::MemRead               20932798     19.18%     86.50% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14737790     13.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109139424                       # Class of committed instruction
system.cpu.tickCycles                       107694037                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        36806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         82096                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1619                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           36                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       321314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          421                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       643220                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            457                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 114449557000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7385                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        36379                       # Transaction distribution
system.membus.trans_dist::CleanEvict              391                       # Transaction distribution
system.membus.trans_dist::ReadExReq             37941                       # Transaction distribution
system.membus.trans_dist::ReadExResp            37941                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          7385                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       127422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 127422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5229120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5229120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45326                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   45326    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               45326                       # Request fanout histogram
system.membus.respLayer1.occupancy          245168750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           227612000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 114449557000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            226217                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       168483                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       125646                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           64396                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            95691                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           95691                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        125986                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       100231                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       377618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       587510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                965128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     16104448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     20993664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               37098112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           37213                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2328256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           359121                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005887                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.077797                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 357043     99.42%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2042      0.57%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     36      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             359121                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1158720000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         587766999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         377958999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 114449557000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst               125455                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               151125                       # number of demand (read+write) hits
system.l2.demand_hits::total                   276580                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              125455                       # number of overall hits
system.l2.overall_hits::.cpu.data              151125                       # number of overall hits
system.l2.overall_hits::total                  276580                       # number of overall hits
system.l2.demand_misses::.cpu.inst                531                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              44797                       # number of demand (read+write) misses
system.l2.demand_misses::total                  45328                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               531                       # number of overall misses
system.l2.overall_misses::.cpu.data             44797                       # number of overall misses
system.l2.overall_misses::total                 45328                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51798000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   4687338000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4739136000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51798000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   4687338000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4739136000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           125986                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           195922                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               321908                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          125986                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          195922                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              321908                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.004215                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.228647                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.140810                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.004215                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.228647                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.140810                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97548.022599                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104635.087171                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104552.064949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97548.022599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104635.087171                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104552.064949                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               36379                       # number of writebacks
system.l2.writebacks::total                     36379                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           530                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         44796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             45326                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          530                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        44796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45326                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41124000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3791331000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3832455000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41124000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3791331000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3832455000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.004207                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.228642                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.140804                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.004207                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.228642                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140804                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77592.452830                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84635.480847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84553.126241                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77592.452830                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84635.480847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84553.126241                       # average overall mshr miss latency
system.l2.replacements                          37213                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       132104                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           132104                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       132104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       132104                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       125644                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           125644                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       125644                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       125644                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             57750                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 57750                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           37941                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               37941                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3937286000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3937286000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         95691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             95691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.396495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.396495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103773.912127                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103773.912127                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          37941                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3178466000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3178466000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.396495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.396495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83773.912127                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83773.912127                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         125455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             125455                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          531                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              531                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51798000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51798000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       125986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         125986                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.004215                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004215                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97548.022599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97548.022599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          530                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          530                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41124000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41124000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.004207                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004207                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77592.452830                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77592.452830                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         93375                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             93375                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6856                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6856                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    750052000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    750052000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       100231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        100231                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.068402                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.068402                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 109400.816803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 109400.816803                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6855                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6855                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    612865000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    612865000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.068392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.068392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 89404.084610                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89404.084610                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 114449557000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7958.622087                       # Cycle average of tags in use
system.l2.tags.total_refs                      641585                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     45405                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.130272                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.341895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        31.709535                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7911.570658                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003871                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.965768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.971511                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2379                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5580                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1328607                       # Number of tag accesses
system.l2.tags.data_accesses                  1328607                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 114449557000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2866944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2900864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2328256                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2328256                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           44796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               45326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        36379                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              36379                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            296375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25049848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              25346223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       296375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           296375                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       20343076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20343076                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       20343076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           296375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25049848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45689299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     36379.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       530.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44773.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002944926500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2041                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2041                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              155835                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              34370                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       45326                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      36379                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45326                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    36379                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2699                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2743                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2329                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2337                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              2282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             2203                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2189                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2252                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    652985500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  226515000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1502416750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14413.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33163.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    17952                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   27061                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 39.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.39                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45326                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                36379                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   43501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        36651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    142.601730                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.974419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   168.223633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        20662     56.37%     56.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        11517     31.42%     87.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2212      6.04%     93.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          534      1.46%     95.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          347      0.95%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          306      0.83%     97.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          302      0.82%     97.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          334      0.91%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          437      1.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        36651                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.196472                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.182087                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     84.919189                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2036     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.05%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2041                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2041                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.816756                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.799280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.771892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              276     13.52%     13.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.05%     13.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1585     77.66%     91.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      8.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2041                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2899392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2327296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2900864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2328256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        25.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        20.33                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     25.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  114447323000                       # Total gap between requests
system.mem_ctrls.avgGap                    1400738.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2865472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2327296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 296375.109603962919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 25036986.381694778800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 20334687.708751901984                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        44796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        36379                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13931500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1488485250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2643075357250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26285.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33228.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  72653876.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    55.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            127284780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             67642080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           157479840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           92576700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9033978720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      25063398180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      22842610560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        57384970860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        501.399677                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  59130375750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3821480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  51497701250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            134424780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             71448465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           165983580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           97243380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9033978720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25932916080                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      22110384960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        57546379965                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        502.809984                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  57214861250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3821480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  53413215750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    114449557000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 114449557000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     26863434                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         26863434                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     26863434                       # number of overall hits
system.cpu.icache.overall_hits::total        26863434                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       125986                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         125986                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       125986                       # number of overall misses
system.cpu.icache.overall_misses::total        125986                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3316302000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3316302000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3316302000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3316302000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     26989420                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     26989420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     26989420                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     26989420                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004668                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004668                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004668                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004668                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26322.781896                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26322.781896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26322.781896                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26322.781896                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       125646                       # number of writebacks
system.cpu.icache.writebacks::total            125646                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       125986                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       125986                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       125986                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       125986                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3064330000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3064330000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3064330000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3064330000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004668                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004668                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004668                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004668                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24322.781896                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24322.781896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24322.781896                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24322.781896                       # average overall mshr miss latency
system.cpu.icache.replacements                 125646                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     26863434                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        26863434                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       125986                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        125986                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3316302000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3316302000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     26989420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     26989420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004668                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26322.781896                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26322.781896                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       125986                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       125986                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3064330000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3064330000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004668                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004668                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24322.781896                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24322.781896                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 114449557000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           339.764067                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            26989420                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            125986                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            214.225549                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   339.764067                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.663602                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.663602                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          340                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27115406                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27115406                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 114449557000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 114449557000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 114449557000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34853687                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34853687                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34856651                       # number of overall hits
system.cpu.dcache.overall_hits::total        34856651                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       276643                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         276643                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       276808                       # number of overall misses
system.cpu.dcache.overall_misses::total        276808                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11423584000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11423584000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11423584000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11423584000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35130330                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35130330                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35133459                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35133459                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007875                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007875                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007879                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007879                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41293.594994                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41293.594994                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41268.980665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41268.980665                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       132104                       # number of writebacks
system.cpu.dcache.writebacks::total            132104                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        80882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        80882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        80882                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        80882                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       195761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       195761                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       195922                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       195922                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8585510000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8585510000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8590927000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8590927000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005577                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005577                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 43857.101261                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43857.101261                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 43848.710201                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43848.710201                       # average overall mshr miss latency
system.cpu.dcache.replacements                 195666                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20750991                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20750991                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       112353                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        112353                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3662632000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3662632000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20863344                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20863344                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005385                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005385                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32599.325341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32599.325341                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12281                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12281                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       100072                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       100072                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3082364000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3082364000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004797                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004797                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30801.462947                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30801.462947                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14102696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14102696                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       164290                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       164290                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7760952000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7760952000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14266986                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011515                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011515                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 47239.345061                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47239.345061                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        68601                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        68601                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        95689                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        95689                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   5503146000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   5503146000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006707                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006707                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57510.748362                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57510.748362                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2964                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2964                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          165                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          165                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.052733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.052733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          161                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          161                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5417000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5417000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.051454                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.051454                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 33645.962733                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 33645.962733                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        85610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        85610                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        85610                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        85610                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 114449557000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.766960                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35223793                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            195922                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            179.784777                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.766960                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999090                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          203                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35500601                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35500601                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 114449557000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 114449557000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
