xrun(64): 20.09-s017: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun(64)	20.09-s017: Started on Mar 08, 2025 at 17:05:22 PST
xrun
	+gui
	+access+rwc
	+xm64bit
	+xmstatus
	+xmtimescale+1ns/1ps
	+xmoveride_timescale
	-v ./netlist/fullchip.pnr.v
	-v /home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v
	./netlist/fullchip_tb.v

   User defined plus("+") options:
	+xmoveride_timescale

file: ./netlist/fullchip_tb.v
	module worklib.fullchip_tb:v
		errors: 0, warnings: 0
xmvlog: Memory Usage - Current physical: 24.1M, Current virtual: 95.2M
xmvlog: CPU Usage - 0.0s system + 1.4s user = 1.4s total (1.4s, 98.2% cpu)
		Caching library 'fullchip' ....... Done
		Caching library 'worklib' ....... Done
		Caching library 'tcbn65gplus' ....... Done
	Elaborating the design hierarchy:
fullchip #(.bw(bw), .bw_psum(bw_psum), .col(col), .pr(pr)) fullchip_instance (
                |
xmelab: *E,CUTMIP (./netlist/fullchip_tb.v,80|16): Too many module instance parameter assignments (definition in file /home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v, line 145334).
xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,8743|11): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9836): CO

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,12367|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5860): Q

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,23116|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): Q

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,32714|12): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9877): CO

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,35023|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): Q

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,46698|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): Q

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,69524|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5860): Q

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,69579|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): QN

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,90000|12): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,9877): CO

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,92147|19): 1 output port was not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/public/PDKdata/verilog/tcbn65gplus.v,5821): Q

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,144632|28): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,114546): o_valid
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,114548): o_full

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,114657|52): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,96199): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,96200): o_empty

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,114706|52): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,98550): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,98551): o_empty

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,114754|52): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,112866): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,112867): o_empty

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,114803|52): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,110466): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,110467): o_empty

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,114851|52): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,108064): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,108065): o_empty

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,114897|52): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,105669): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,105670): o_empty

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,114944|52): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,103298): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,103299): o_empty

xmelab: *W,CUVWSP (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,114994|52): 2 output ports were not connected:
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,100931): o_full
xmelab: (/home/linux/ieng6/ee260bwi25/a2murthy/ECE260B_course_project/PnR_Synthesis/ece260_project_Part1_gate-level_sim/netlist/fullchip.pnr.v,100932): o_empty

xmelab: Memory Usage - Final: 45.5M, Peak: 45.5M, Peak virtual: 173.0M
xmelab: CPU Usage - 0.0s system + 0.1s user = 0.1s total (0.2s, 94.2% cpu)
xrun: *E,ELBERR: Error during elaboration (status 1), exiting.
TOOL:	xrun(64)	20.09-s017: Exiting on Mar 08, 2025 at 17:05:24 PST  (total: 00:00:02)
