Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/CD 2024/Computer Architecture/xilinx projects/AND/TestAnd_isim_beh.exe -prj D:/CD 2024/Computer Architecture/xilinx projects/AND/TestAnd_beh.prj work.TestAnd 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "D:/CD 2024/Computer Architecture/xilinx projects/AND/AND2Input.vhd" into library work
Parsing VHDL file "D:/CD 2024/Computer Architecture/xilinx projects/AND/TestAnd.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity AND2Input [and2input_default]
Compiling architecture behavior of entity testand
Time Resolution for simulation is 1ps.
Compiled 5 VHDL Units
Built simulation executable D:/CD 2024/Computer Architecture/xilinx projects/AND/TestAnd_isim_beh.exe
Fuse Memory Usage: 30264 KB
Fuse CPU Usage: 468 ms
