# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../WasherController.srcs/sources_1/imports/sources_1/new/Clock.v" \
"../../../../WasherController.srcs/sources_1/new/ElevatorFSM.v" \
"../../../../WasherController.srcs/sim_1/new/ElevatorFSM_TB.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
