This is my verilog lib to record my study.
On the same time, this will help me with my work.
