
==========================================
 Starting route
==========================================
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d02520d4 ConstDB: 0 ShapeSum: f2286d93 RouteDB: 37a7bf05
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3970.309 ; gain = 0.000
Post Restoration Checksum: NetGraph: 9b51168f NumContArr: 35b157c5 Constraints: 8c57aee8 Timing: 0
Phase 1 Build RT Design | Checksum: 15d5a1d3c

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3970.309 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15d5a1d3c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 3970.309 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15d5a1d3c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3970.309 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15d5a1d3c

Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 3970.309 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 21dfcca43

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 3970.309 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2d56a1291

Time (s): cpu = 00:01:07 ; elapsed = 00:00:27 . Memory (MB): peak = 3970.309 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.669  | TNS=0.000  | WHS=-0.112 | THS=-7.975 |


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 255cde36e

Time (s): cpu = 00:02:10 ; elapsed = 00:00:44 . Memory (MB): peak = 3970.309 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.669  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 269e9506e

Time (s): cpu = 00:02:10 ; elapsed = 00:00:44 . Memory (MB): peak = 3970.309 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000120989 %
  Global Horizontal Routing Utilization  = 0.000165739 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 38988
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 27029
  Number of Partially Routed Nets     = 11959
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 261aa659d

Time (s): cpu = 00:02:17 ; elapsed = 00:00:46 . Memory (MB): peak = 3988.770 ; gain = 18.461

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 261aa659d

Time (s): cpu = 00:02:17 ; elapsed = 00:00:47 . Memory (MB): peak = 3988.770 ; gain = 18.461
Phase 3 Initial Routing | Checksum: 29bb555ea

Time (s): cpu = 00:03:01 ; elapsed = 00:01:01 . Memory (MB): peak = 3989.238 ; gain = 18.930

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10831
 Number of Nodes with overlaps = 1172
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.184  | TNS=0.000  | WHS=-0.007 | THS=-0.007 |

Phase 4.1 Global Iteration 0 | Checksum: 107fa7ac3

Time (s): cpu = 00:05:30 ; elapsed = 00:01:55 . Memory (MB): peak = 3989.238 ; gain = 18.930

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1fbaffcc6

Time (s): cpu = 00:05:30 ; elapsed = 00:01:55 . Memory (MB): peak = 3989.238 ; gain = 18.930
Phase 4 Rip-up And Reroute | Checksum: 1fbaffcc6

Time (s): cpu = 00:05:30 ; elapsed = 00:01:55 . Memory (MB): peak = 3989.238 ; gain = 18.930

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1281232ce

Time (s): cpu = 00:05:52 ; elapsed = 00:02:02 . Memory (MB): peak = 3989.238 ; gain = 18.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.184  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 19707b320

Time (s): cpu = 00:05:53 ; elapsed = 00:02:03 . Memory (MB): peak = 3989.238 ; gain = 18.930

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19707b320

Time (s): cpu = 00:05:53 ; elapsed = 00:02:03 . Memory (MB): peak = 3989.238 ; gain = 18.930
Phase 5 Delay and Skew Optimization | Checksum: 19707b320

Time (s): cpu = 00:05:53 ; elapsed = 00:02:03 . Memory (MB): peak = 3989.238 ; gain = 18.930

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 21e1a111d

Time (s): cpu = 00:06:08 ; elapsed = 00:02:07 . Memory (MB): peak = 3989.238 ; gain = 18.930
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.184  | TNS=0.000  | WHS=0.013  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 182cc3774

Time (s): cpu = 00:06:08 ; elapsed = 00:02:07 . Memory (MB): peak = 3989.238 ; gain = 18.930
Phase 6 Post Hold Fix | Checksum: 182cc3774

Time (s): cpu = 00:06:08 ; elapsed = 00:02:07 . Memory (MB): peak = 3989.238 ; gain = 18.930

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.59814 %
  Global Horizontal Routing Utilization  = 3.03132 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19a12f560

Time (s): cpu = 00:06:10 ; elapsed = 00:02:08 . Memory (MB): peak = 3989.238 ; gain = 18.930

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19a12f560

Time (s): cpu = 00:06:10 ; elapsed = 00:02:08 . Memory (MB): peak = 3989.238 ; gain = 18.930

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19a12f560

Time (s): cpu = 00:06:16 ; elapsed = 00:02:14 . Memory (MB): peak = 3989.238 ; gain = 18.930

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 19a12f560

Time (s): cpu = 00:06:17 ; elapsed = 00:02:15 . Memory (MB): peak = 3989.238 ; gain = 18.930

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.184  | TNS=0.000  | WHS=0.013  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 19a12f560

Time (s): cpu = 00:06:25 ; elapsed = 00:02:16 . Memory (MB): peak = 3989.238 ; gain = 18.930
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:06:25 ; elapsed = 00:02:16 . Memory (MB): peak = 3989.238 ; gain = 18.930

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
145 Infos, 1822 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:07:02 ; elapsed = 00:02:26 . Memory (MB): peak = 3989.238 ; gain = 18.930
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads

==========================================
 Writing reports
==========================================
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 3989.238 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/git/aes_engine/aes_offload/imp/vivado_2021.2/checkpoints/post_route.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 3989.238 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:37 ; elapsed = 00:00:07 . Memory (MB): peak = 3989.238 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: report_methodology -file ../reports/methodology.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/git/aes_engine/aes_offload/imp/vivado_2021.2/reports/methodology.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:32 ; elapsed = 00:00:08 . Memory (MB): peak = 3989.238 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_clock_utilization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3989.238 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: No interconnect No Cell Dly, Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-314] The report_cdc command only analyzes and reports clock domain crossing paths where clocks have been defined on both source and destination sides. Ports with no input delay constraint are skipped. Please run check_timing to verify there are no missing clock definitions in your design, nor any unconstrained input port.
Command: report_drc -file ../reports/post_imp_drc.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/git/aes_engine/aes_offload/imp/vivado_2021.2/reports/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:59 ; elapsed = 00:00:15 . Memory (MB): peak = 3993.059 ; gain = 3.820
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.283 . Memory (MB): peak = 3993.059 ; gain = 0.000
Generating gt_attributes.rpt
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTXE2_CHANNEL*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTHE2_CHANNEL*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTYE3_CHANNEL*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTYE4_CHANNEL*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTHE3_CHANNEL*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTHE4_CHANNEL*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTPE2_CHANNEL*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTM_DUAL*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTXE2_COMMON*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTPE2_COMMON*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTHE2_COMMON*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTYE3_COMMON*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTHE4_COMMON*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTYE4_COMMON*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTYE3_COMMON*}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -hierarchical -filter {LIB_CELL =~ *GTHE3_COMMON*}'.

