<stg><name>pool_layer1</name>


<trans_list>

<trans id="765" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="872" from="2" to="54">
<condition id="80">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="2" to="3">
<condition id="132">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="3" to="4">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="4" to="5">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="823" from="5" to="6">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="6" to="7">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="7" to="8">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="826" from="8" to="9">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="9" to="10">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="10" to="11">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="11" to="12">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="12" to="13">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="13" to="14">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="832" from="14" to="15">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="15" to="16">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="16" to="17">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="835" from="17" to="18">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="18" to="19">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="19" to="20">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="838" from="20" to="21">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="21" to="22">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="22" to="23">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="23" to="24">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="842" from="24" to="25">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="843" from="25" to="26">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="844" from="26" to="27">
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="845" from="27" to="28">
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="846" from="28" to="29">
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="847" from="29" to="30">
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="848" from="30" to="31">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="849" from="31" to="32">
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="850" from="32" to="33">
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="851" from="33" to="34">
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="852" from="34" to="35">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="853" from="35" to="36">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="854" from="36" to="37">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="855" from="37" to="38">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="856" from="38" to="39">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="857" from="39" to="40">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="858" from="40" to="41">
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="859" from="41" to="42">
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="860" from="42" to="43">
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="861" from="43" to="44">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="862" from="44" to="45">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="863" from="45" to="46">
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="864" from="46" to="47">
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="865" from="47" to="48">
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="866" from="48" to="49">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="867" from="49" to="50">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="868" from="50" to="51">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="869" from="51" to="52">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="870" from="52" to="53">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="871" from="53" to="2">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:1  %channel = phi i4 [ 0, %0 ], [ %tmp_mid2_v, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:2  %i = phi i5 [ 0, %0 ], [ %i_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -16

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_flatten, label %1, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:0  %channel_2 = add i4 1, %channel

]]></Node>
<StgValue><ssdm name="channel_2"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:3  %tmp_s = icmp ult i5 %i, -4

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:4  %i_mid2 = select i1 %tmp_s, i5 %i, i5 0

]]></Node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:5  %tmp_mid2_v = select i1 %tmp_s, i4 %channel, i4 %channel_2

]]></Node>
<StgValue><ssdm name="tmp_mid2_v"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="13" op_0_bw="5">
<![CDATA[
.preheader.preheader:11  %tmp_2_cast = zext i5 %i_mid2 to i13

]]></Node>
<StgValue><ssdm name="tmp_2_cast"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:12  %tmp_76 = mul i13 232, %tmp_2_cast

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="4" op_0_bw="4" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:124  %tmp_132 = call i4 @_ssdm_op_PartSelect.i4.i5.i32.i32(i5 %i_mid2, i32 1, i32 4)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="13" op_0_bw="4">
<![CDATA[
.preheader.preheader:7  %tmp_mid2_cast = zext i4 %tmp_mid2_v to i13

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:13  %tmp_77 = add i13 %tmp_mid2_cast, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:14  %tmp_77_cast = zext i13 %tmp_77 to i64

]]></Node>
<StgValue><ssdm name="tmp_77_cast"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:15  %image_V_addr = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_77_cast

]]></Node>
<StgValue><ssdm name="image_V_addr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:16  %tmp_78 = add i13 8, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:17  %tmp_79 = add i13 %tmp_mid2_cast, %tmp_78

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:18  %tmp_79_cast = zext i13 %tmp_79 to i64

]]></Node>
<StgValue><ssdm name="tmp_79_cast"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:19  %image_V_addr_24 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_79_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_24"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:207  %image_V_load = load i24* %image_V_addr, align 4

]]></Node>
<StgValue><ssdm name="image_V_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:208  %image_V_load_24 = load i24* %image_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_24"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:214  %tmp_22_0_s = or i5 %i_mid2, 1

]]></Node>
<StgValue><ssdm name="tmp_22_0_s"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="13" op_0_bw="5">
<![CDATA[
.preheader.preheader:215  %tmp_23_0_1_cast = zext i5 %tmp_22_0_s to i13

]]></Node>
<StgValue><ssdm name="tmp_23_0_1_cast"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:216  %tmp_170 = mul i13 232, %tmp_23_0_1_cast

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="82" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:20  %tmp_80 = add i13 16, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:21  %tmp_81 = add i13 %tmp_mid2_cast, %tmp_80

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:22  %tmp_81_cast = zext i13 %tmp_81 to i64

]]></Node>
<StgValue><ssdm name="tmp_81_cast"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:23  %image_V_addr_27 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_81_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_27"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:24  %tmp_82 = add i13 24, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:25  %tmp_83 = add i13 %tmp_mid2_cast, %tmp_82

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:26  %tmp_83_cast = zext i13 %tmp_83 to i64

]]></Node>
<StgValue><ssdm name="tmp_83_cast"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:27  %image_V_addr_28 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_83_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_28"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:207  %image_V_load = load i24* %image_V_addr, align 4

]]></Node>
<StgValue><ssdm name="image_V_load"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:208  %image_V_load_24 = load i24* %image_V_addr_24, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_24"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:209  %tmp_26_0_0_1 = icmp sgt i24 %image_V_load_24, %image_V_load

]]></Node>
<StgValue><ssdm name="tmp_26_0_0_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:210  %image_V_load_max_V_1 = select i1 %tmp_26_0_0_1, i13 %tmp_79, i13 %tmp_77

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:341  %image_V_load_27 = load i24* %image_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_27"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:342  %image_V_load_28 = load i24* %image_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_28"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="96" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:28  %tmp_84 = add i13 32, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:29  %tmp_85 = add i13 %tmp_mid2_cast, %tmp_84

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:30  %tmp_85_cast = zext i13 %tmp_85 to i64

]]></Node>
<StgValue><ssdm name="tmp_85_cast"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:31  %image_V_addr_31 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_85_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_31"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:217  %tmp_171 = add i13 %tmp_mid2_cast, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:218  %tmp_186_cast = zext i13 %tmp_171 to i64

]]></Node>
<StgValue><ssdm name="tmp_186_cast"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:219  %image_V_addr_25 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_186_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_25"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:328  %image_V_load_25 = load i24* %image_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_25"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:341  %image_V_load_27 = load i24* %image_V_addr_27, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_27"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:342  %image_V_load_28 = load i24* %image_V_addr_28, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_28"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:343  %tmp_26_1_0_1 = icmp sgt i24 %image_V_load_28, %image_V_load_27

]]></Node>
<StgValue><ssdm name="tmp_26_1_0_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:344  %image_V_load_max_V_1_18 = select i1 %tmp_26_1_0_1, i13 %tmp_83, i13 %tmp_81

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_18"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:361  %image_V_load_31 = load i24* %image_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="109" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:32  %tmp_86 = add i13 40, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:33  %tmp_87 = add i13 %tmp_mid2_cast, %tmp_86

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:34  %tmp_87_cast = zext i13 %tmp_87 to i64

]]></Node>
<StgValue><ssdm name="tmp_87_cast"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:35  %image_V_addr_32 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_87_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_32"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:211  %image_V_load_max_V_1_57 = zext i13 %image_V_load_max_V_1 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_57"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:212  %image_V_addr_79 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_57

]]></Node>
<StgValue><ssdm name="image_V_addr_79"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:213  %image_V_load_79 = load i24* %image_V_addr_79, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_79"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:328  %image_V_load_25 = load i24* %image_V_addr_25, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_25"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:361  %image_V_load_31 = load i24* %image_V_addr_31, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_31"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:362  %image_V_load_32 = load i24* %image_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_32"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="119" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:36  %tmp_88 = add i13 48, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:37  %tmp_89 = add i13 %tmp_mid2_cast, %tmp_88

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:38  %tmp_89_cast = zext i13 %tmp_89 to i64

]]></Node>
<StgValue><ssdm name="tmp_89_cast"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:39  %image_V_addr_35 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_89_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_35"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:213  %image_V_load_79 = load i24* %image_V_addr_79, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_79"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:224  %tmp_174 = add i13 16, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:225  %tmp_175 = add i13 %tmp_mid2_cast, %tmp_174

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:226  %tmp_190_cast = zext i13 %tmp_175 to i64

]]></Node>
<StgValue><ssdm name="tmp_190_cast"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:227  %image_V_addr_29 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_190_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_29"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:329  %tmp_26_0_1 = icmp sgt i24 %image_V_load_25, %image_V_load_79

]]></Node>
<StgValue><ssdm name="tmp_26_0_1"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:330  %image_V_load_max_V_1_58 = select i1 %tmp_26_0_1, i13 %tmp_171, i13 %image_V_load_max_V_1

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_58"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:348  %image_V_load_29 = load i24* %image_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_29"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:362  %image_V_load_32 = load i24* %image_V_addr_32, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_32"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:363  %tmp_26_2_0_1 = icmp sgt i24 %image_V_load_32, %image_V_load_31

]]></Node>
<StgValue><ssdm name="tmp_26_2_0_1"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:364  %image_V_load_max_V_1_21 = select i1 %tmp_26_2_0_1, i13 %tmp_87, i13 %tmp_85

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_21"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:381  %image_V_load_35 = load i24* %image_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_35"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="135" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:40  %tmp_90 = add i13 56, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:41  %tmp_91 = add i13 %tmp_mid2_cast, %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:42  %tmp_91_cast = zext i13 %tmp_91 to i64

]]></Node>
<StgValue><ssdm name="tmp_91_cast"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:43  %image_V_addr_36 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_91_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_36"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:345  %image_V_load_max_V_1_61 = zext i13 %image_V_load_max_V_1_18 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_61"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:346  %image_V_addr_82 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_61

]]></Node>
<StgValue><ssdm name="image_V_addr_82"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:347  %image_V_load_82 = load i24* %image_V_addr_82, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_82"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:348  %image_V_load_29 = load i24* %image_V_addr_29, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_29"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:381  %image_V_load_35 = load i24* %image_V_addr_35, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_35"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:382  %image_V_load_36 = load i24* %image_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_36"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="145" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:220  %tmp_172 = add i13 8, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:221  %tmp_173 = add i13 %tmp_mid2_cast, %tmp_172

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:222  %tmp_188_cast = zext i13 %tmp_173 to i64

]]></Node>
<StgValue><ssdm name="tmp_188_cast"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:223  %image_V_addr_26 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_188_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_26"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:232  %tmp_178 = add i13 32, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:233  %tmp_179 = add i13 %tmp_mid2_cast, %tmp_178

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:234  %tmp_194_cast = zext i13 %tmp_179 to i64

]]></Node>
<StgValue><ssdm name="tmp_194_cast"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:235  %image_V_addr_33 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_194_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_33"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:334  %image_V_load_26 = load i24* %image_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_26"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:347  %image_V_load_82 = load i24* %image_V_addr_82, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_82"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:349  %tmp_26_1_1 = icmp sgt i24 %image_V_load_29, %image_V_load_82

]]></Node>
<StgValue><ssdm name="tmp_26_1_1"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:350  %image_V_load_max_V_1_19 = select i1 %tmp_26_1_1, i13 %tmp_175, i13 %image_V_load_max_V_1_18

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_19"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:368  %image_V_load_33 = load i24* %image_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_33"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:382  %image_V_load_36 = load i24* %image_V_addr_36, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_36"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:383  %tmp_26_3_0_1 = icmp sgt i24 %image_V_load_36, %image_V_load_35

]]></Node>
<StgValue><ssdm name="tmp_26_3_0_1"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:384  %image_V_load_max_V_1_24 = select i1 %tmp_26_3_0_1, i13 %tmp_91, i13 %tmp_89

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_24"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="161" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:44  %tmp_92 = add i13 64, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:45  %tmp_93 = add i13 %tmp_mid2_cast, %tmp_92

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:46  %tmp_93_cast = zext i13 %tmp_93 to i64

]]></Node>
<StgValue><ssdm name="tmp_93_cast"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:47  %image_V_addr_39 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_93_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_39"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:48  %tmp_94 = add i13 72, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:49  %tmp_95 = add i13 %tmp_mid2_cast, %tmp_94

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:50  %tmp_95_cast = zext i13 %tmp_95 to i64

]]></Node>
<StgValue><ssdm name="tmp_95_cast"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:51  %image_V_addr_40 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_95_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_40"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:334  %image_V_load_26 = load i24* %image_V_addr_26, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_26"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:368  %image_V_load_33 = load i24* %image_V_addr_33, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_33"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:401  %image_V_load_39 = load i24* %image_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_39"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:402  %image_V_load_40 = load i24* %image_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_40"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="173" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:331  %image_V_load_max_V_1_59 = zext i13 %image_V_load_max_V_1_58 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_59"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:332  %image_V_addr_80 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_59

]]></Node>
<StgValue><ssdm name="image_V_addr_80"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:333  %image_V_load_80 = load i24* %image_V_addr_80, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_80"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:365  %image_V_load_max_V_1_64 = zext i13 %image_V_load_max_V_1_21 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_64"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:366  %image_V_addr_85 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_64

]]></Node>
<StgValue><ssdm name="image_V_addr_85"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:367  %image_V_load_85 = load i24* %image_V_addr_85, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_85"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:401  %image_V_load_39 = load i24* %image_V_addr_39, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_39"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:402  %image_V_load_40 = load i24* %image_V_addr_40, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_40"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:403  %tmp_26_4_0_1 = icmp sgt i24 %image_V_load_40, %image_V_load_39

]]></Node>
<StgValue><ssdm name="tmp_26_4_0_1"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:404  %image_V_load_max_V_1_27 = select i1 %tmp_26_4_0_1, i13 %tmp_95, i13 %tmp_93

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_27"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="183" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:228  %tmp_176 = add i13 24, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="184" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:229  %tmp_177 = add i13 %tmp_mid2_cast, %tmp_176

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:230  %tmp_192_cast = zext i13 %tmp_177 to i64

]]></Node>
<StgValue><ssdm name="tmp_192_cast"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:231  %image_V_addr_30 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_192_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_30"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:240  %tmp_182 = add i13 48, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:241  %tmp_183 = add i13 %tmp_mid2_cast, %tmp_182

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:242  %tmp_198_cast = zext i13 %tmp_183 to i64

]]></Node>
<StgValue><ssdm name="tmp_198_cast"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:243  %image_V_addr_37 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_198_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_37"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:333  %image_V_load_80 = load i24* %image_V_addr_80, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_80"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:335  %tmp_26_0_1_1 = icmp sgt i24 %image_V_load_26, %image_V_load_80

]]></Node>
<StgValue><ssdm name="tmp_26_0_1_1"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:336  %image_V_load_max_V_1_17 = select i1 %tmp_26_0_1_1, i13 %tmp_173, i13 %image_V_load_max_V_1_58

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_17"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:354  %image_V_load_30 = load i24* %image_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_30"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:367  %image_V_load_85 = load i24* %image_V_addr_85, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_85"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:369  %tmp_26_2_1 = icmp sgt i24 %image_V_load_33, %image_V_load_85

]]></Node>
<StgValue><ssdm name="tmp_26_2_1"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:370  %image_V_load_max_V_1_22 = select i1 %tmp_26_2_1, i13 %tmp_179, i13 %image_V_load_max_V_1_21

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_22"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:388  %image_V_load_37 = load i24* %image_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_37"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="199" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:52  %tmp_96 = add i13 80, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:53  %tmp_97 = add i13 %tmp_mid2_cast, %tmp_96

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:54  %tmp_97_cast = zext i13 %tmp_97 to i64

]]></Node>
<StgValue><ssdm name="tmp_97_cast"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:55  %image_V_addr_43 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_97_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_43"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:56  %tmp_98 = add i13 88, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:57  %tmp_99 = add i13 %tmp_mid2_cast, %tmp_98

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:58  %tmp_99_cast = zext i13 %tmp_99 to i64

]]></Node>
<StgValue><ssdm name="tmp_99_cast"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:59  %image_V_addr_44 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_99_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_44"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:354  %image_V_load_30 = load i24* %image_V_addr_30, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_30"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:388  %image_V_load_37 = load i24* %image_V_addr_37, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_37"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:421  %image_V_load_43 = load i24* %image_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_43"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:422  %image_V_load_44 = load i24* %image_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_44"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:351  %image_V_load_max_V_1_62 = zext i13 %image_V_load_max_V_1_19 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_62"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:352  %image_V_addr_83 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_62

]]></Node>
<StgValue><ssdm name="image_V_addr_83"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:353  %image_V_load_83 = load i24* %image_V_addr_83, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_83"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:385  %image_V_load_max_V_1_67 = zext i13 %image_V_load_max_V_1_24 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_67"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:386  %image_V_addr_88 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_67

]]></Node>
<StgValue><ssdm name="image_V_addr_88"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:387  %image_V_load_88 = load i24* %image_V_addr_88, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_88"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:421  %image_V_load_43 = load i24* %image_V_addr_43, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_43"/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:422  %image_V_load_44 = load i24* %image_V_addr_44, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_44"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:423  %tmp_26_5_0_1 = icmp sgt i24 %image_V_load_44, %image_V_load_43

]]></Node>
<StgValue><ssdm name="tmp_26_5_0_1"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:424  %image_V_load_max_V_1_30 = select i1 %tmp_26_5_0_1, i13 %tmp_99, i13 %tmp_97

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_30"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="221" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:236  %tmp_180 = add i13 40, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:237  %tmp_181 = add i13 %tmp_mid2_cast, %tmp_180

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:238  %tmp_196_cast = zext i13 %tmp_181 to i64

]]></Node>
<StgValue><ssdm name="tmp_196_cast"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:239  %image_V_addr_34 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_196_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_34"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:248  %tmp_186 = add i13 64, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:249  %tmp_187 = add i13 %tmp_mid2_cast, %tmp_186

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:250  %tmp_202_cast = zext i13 %tmp_187 to i64

]]></Node>
<StgValue><ssdm name="tmp_202_cast"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:251  %image_V_addr_41 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_202_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_41"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:353  %image_V_load_83 = load i24* %image_V_addr_83, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_83"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:355  %tmp_26_1_1_1 = icmp sgt i24 %image_V_load_30, %image_V_load_83

]]></Node>
<StgValue><ssdm name="tmp_26_1_1_1"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:356  %image_V_load_max_V_1_20 = select i1 %tmp_26_1_1_1, i13 %tmp_177, i13 %image_V_load_max_V_1_19

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_20"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:374  %image_V_load_34 = load i24* %image_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_34"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:387  %image_V_load_88 = load i24* %image_V_addr_88, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_88"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:389  %tmp_26_3_1 = icmp sgt i24 %image_V_load_37, %image_V_load_88

]]></Node>
<StgValue><ssdm name="tmp_26_3_1"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:390  %image_V_load_max_V_1_25 = select i1 %tmp_26_3_1, i13 %tmp_183, i13 %image_V_load_max_V_1_24

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_25"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:408  %image_V_load_41 = load i24* %image_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_41"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="237" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:60  %tmp_100 = add i13 96, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:61  %tmp_101 = add i13 %tmp_mid2_cast, %tmp_100

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:62  %tmp_101_cast = zext i13 %tmp_101 to i64

]]></Node>
<StgValue><ssdm name="tmp_101_cast"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:63  %image_V_addr_47 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_101_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_47"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:64  %tmp_102 = add i13 104, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:65  %tmp_103 = add i13 %tmp_mid2_cast, %tmp_102

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:66  %tmp_103_cast = zext i13 %tmp_103 to i64

]]></Node>
<StgValue><ssdm name="tmp_103_cast"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:67  %image_V_addr_48 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_103_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_48"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:374  %image_V_load_34 = load i24* %image_V_addr_34, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_34"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:408  %image_V_load_41 = load i24* %image_V_addr_41, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_41"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:441  %image_V_load_47 = load i24* %image_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_47"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:442  %image_V_load_48 = load i24* %image_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_48"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:371  %image_V_load_max_V_1_65 = zext i13 %image_V_load_max_V_1_22 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_65"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:372  %image_V_addr_86 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_65

]]></Node>
<StgValue><ssdm name="image_V_addr_86"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:373  %image_V_load_86 = load i24* %image_V_addr_86, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_86"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:405  %image_V_load_max_V_1_70 = zext i13 %image_V_load_max_V_1_27 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_70"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:406  %image_V_addr_91 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_70

]]></Node>
<StgValue><ssdm name="image_V_addr_91"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:407  %image_V_load_91 = load i24* %image_V_addr_91, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_91"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:441  %image_V_load_47 = load i24* %image_V_addr_47, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_47"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:442  %image_V_load_48 = load i24* %image_V_addr_48, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_48"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:443  %tmp_26_6_0_1 = icmp sgt i24 %image_V_load_48, %image_V_load_47

]]></Node>
<StgValue><ssdm name="tmp_26_6_0_1"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:444  %image_V_load_max_V_1_33 = select i1 %tmp_26_6_0_1, i13 %tmp_103, i13 %tmp_101

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_33"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="259" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:244  %tmp_184 = add i13 56, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:245  %tmp_185 = add i13 %tmp_mid2_cast, %tmp_184

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:246  %tmp_200_cast = zext i13 %tmp_185 to i64

]]></Node>
<StgValue><ssdm name="tmp_200_cast"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:247  %image_V_addr_38 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_200_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_38"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:337  %image_V_load_max_V_1_60 = zext i13 %image_V_load_max_V_1_17 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_60"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:338  %image_V_addr_81 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_60

]]></Node>
<StgValue><ssdm name="image_V_addr_81"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:339  %image_V_load_81 = load i24* %image_V_addr_81, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_81"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:373  %image_V_load_86 = load i24* %image_V_addr_86, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_86"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:375  %tmp_26_2_1_1 = icmp sgt i24 %image_V_load_34, %image_V_load_86

]]></Node>
<StgValue><ssdm name="tmp_26_2_1_1"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:376  %image_V_load_max_V_1_23 = select i1 %tmp_26_2_1_1, i13 %tmp_181, i13 %image_V_load_max_V_1_22

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_23"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:394  %image_V_load_38 = load i24* %image_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_38"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:407  %image_V_load_91 = load i24* %image_V_addr_91, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_91"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:409  %tmp_26_4_1 = icmp sgt i24 %image_V_load_41, %image_V_load_91

]]></Node>
<StgValue><ssdm name="tmp_26_4_1"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:410  %image_V_load_max_V_1_28 = select i1 %tmp_26_4_1, i13 %tmp_187, i13 %image_V_load_max_V_1_27

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_28"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="273" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:68  %tmp_104 = add i13 112, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="274" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:69  %tmp_105 = add i13 %tmp_mid2_cast, %tmp_104

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="275" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:70  %tmp_105_cast = zext i13 %tmp_105 to i64

]]></Node>
<StgValue><ssdm name="tmp_105_cast"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:71  %image_V_addr_51 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_105_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_51"/></StgValue>
</operation>

<operation id="277" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="11" op_1_bw="4" op_2_bw="7">
<![CDATA[
.preheader.preheader:125  %tmp_133 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_132, i7 0)

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="278" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="11">
<![CDATA[
.preheader.preheader:126  %p_shl_cast = zext i11 %tmp_133 to i12

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="279" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader:127  %tmp_134 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %tmp_132, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_134"/></StgValue>
</operation>

<operation id="280" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="8">
<![CDATA[
.preheader.preheader:128  %p_shl1_cast = zext i8 %tmp_134 to i12

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="281" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:129  %tmp_135 = sub i12 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="282" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="4" op_0_bw="12">
<![CDATA[
.preheader.preheader:131  %tmp_49 = trunc i12 %tmp_135 to i4

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:132  %tmp_136 = or i4 %tmp_49, %tmp_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:133  %tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i12.i32.i32(i12 %tmp_135, i32 4, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="285" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
.preheader.preheader:134  %tmp_51 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_50, i4 %tmp_136)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="286" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:135  %tmp_137 = sext i12 %tmp_51 to i64

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="287" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:136  %output_V_addr = getelementptr [1568 x i24]* %output_V, i64 0, i64 %tmp_137

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="288" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:256  %tmp_190 = add i13 80, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="289" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:257  %tmp_191 = add i13 %tmp_mid2_cast, %tmp_190

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="290" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:258  %tmp_206_cast = zext i13 %tmp_191 to i64

]]></Node>
<StgValue><ssdm name="tmp_206_cast"/></StgValue>
</operation>

<operation id="291" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:259  %image_V_addr_45 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_206_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_45"/></StgValue>
</operation>

<operation id="292" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:339  %image_V_load_81 = load i24* %image_V_addr_81, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_81"/></StgValue>
</operation>

<operation id="293" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.preheader.preheader:340  store i24 %image_V_load_81, i24* %output_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:394  %image_V_load_38 = load i24* %image_V_addr_38, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_38"/></StgValue>
</operation>

<operation id="295" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:428  %image_V_load_45 = load i24* %image_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_45"/></StgValue>
</operation>

<operation id="296" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:461  %image_V_load_51 = load i24* %image_V_addr_51, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_51"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="297" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:72  %tmp_106 = add i13 120, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:73  %tmp_107 = add i13 %tmp_mid2_cast, %tmp_106

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:74  %tmp_107_cast = zext i13 %tmp_107 to i64

]]></Node>
<StgValue><ssdm name="tmp_107_cast"/></StgValue>
</operation>

<operation id="300" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:75  %image_V_addr_52 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_107_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_52"/></StgValue>
</operation>

<operation id="301" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:425  %image_V_load_max_V_1_73 = zext i13 %image_V_load_max_V_1_30 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_73"/></StgValue>
</operation>

<operation id="302" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:426  %image_V_addr_94 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_73

]]></Node>
<StgValue><ssdm name="image_V_addr_94"/></StgValue>
</operation>

<operation id="303" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:427  %image_V_load_94 = load i24* %image_V_addr_94, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_94"/></StgValue>
</operation>

<operation id="304" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:428  %image_V_load_45 = load i24* %image_V_addr_45, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_45"/></StgValue>
</operation>

<operation id="305" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:461  %image_V_load_51 = load i24* %image_V_addr_51, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_51"/></StgValue>
</operation>

<operation id="306" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:462  %image_V_load_52 = load i24* %image_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_52"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:357  %image_V_load_max_V_1_63 = zext i13 %image_V_load_max_V_1_20 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_63"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:358  %image_V_addr_84 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_63

]]></Node>
<StgValue><ssdm name="image_V_addr_84"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:359  %image_V_load_84 = load i24* %image_V_addr_84, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_84"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:391  %image_V_load_max_V_1_68 = zext i13 %image_V_load_max_V_1_25 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_68"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:392  %image_V_addr_89 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_68

]]></Node>
<StgValue><ssdm name="image_V_addr_89"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:393  %image_V_load_89 = load i24* %image_V_addr_89, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_89"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:427  %image_V_load_94 = load i24* %image_V_addr_94, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_94"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:429  %tmp_26_5_1 = icmp sgt i24 %image_V_load_45, %image_V_load_94

]]></Node>
<StgValue><ssdm name="tmp_26_5_1"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:430  %image_V_load_max_V_1_31 = select i1 %tmp_26_5_1, i13 %tmp_191, i13 %image_V_load_max_V_1_30

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_31"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:462  %image_V_load_52 = load i24* %image_V_addr_52, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_52"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:463  %tmp_26_7_0_1 = icmp sgt i24 %image_V_load_52, %image_V_load_51

]]></Node>
<StgValue><ssdm name="tmp_26_7_0_1"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:464  %image_V_load_max_V_1_36 = select i1 %tmp_26_7_0_1, i13 %tmp_107, i13 %tmp_105

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_36"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="319" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="12" op_0_bw="4">
<![CDATA[
.preheader.preheader:6  %tmp_mid2_cast1 = zext i4 %tmp_mid2_v to i12

]]></Node>
<StgValue><ssdm name="tmp_mid2_cast1"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:137  %tmp_138 = or i12 %tmp_135, 8

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:138  %tmp_139 = add i12 %tmp_mid2_cast1, %tmp_138

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:139  %tmp_142_cast = sext i12 %tmp_139 to i64

]]></Node>
<StgValue><ssdm name="tmp_142_cast"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:140  %output_V_addr_6 = getelementptr [1568 x i24]* %output_V, i64 0, i64 %tmp_142_cast

]]></Node>
<StgValue><ssdm name="output_V_addr_6"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:252  %tmp_188 = add i13 72, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:253  %tmp_189 = add i13 %tmp_mid2_cast, %tmp_188

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:254  %tmp_204_cast = zext i13 %tmp_189 to i64

]]></Node>
<StgValue><ssdm name="tmp_204_cast"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:255  %image_V_addr_42 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_204_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_42"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:264  %tmp_194 = add i13 96, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:265  %tmp_195 = add i13 %tmp_mid2_cast, %tmp_194

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:266  %tmp_210_cast = zext i13 %tmp_195 to i64

]]></Node>
<StgValue><ssdm name="tmp_210_cast"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:267  %image_V_addr_49 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_210_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_49"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:359  %image_V_load_84 = load i24* %image_V_addr_84, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_84"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.preheader.preheader:360  store i24 %image_V_load_84, i24* %output_V_addr_6, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:393  %image_V_load_89 = load i24* %image_V_addr_89, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_89"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:395  %tmp_26_3_1_1 = icmp sgt i24 %image_V_load_38, %image_V_load_89

]]></Node>
<StgValue><ssdm name="tmp_26_3_1_1"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:396  %image_V_load_max_V_1_26 = select i1 %tmp_26_3_1_1, i13 %tmp_185, i13 %image_V_load_max_V_1_25

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_26"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:414  %image_V_load_42 = load i24* %image_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_42"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:448  %image_V_load_49 = load i24* %image_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_49"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="339" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:76  %tmp_108 = add i13 128, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:77  %tmp_109 = add i13 %tmp_mid2_cast, %tmp_108

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:78  %tmp_109_cast = zext i13 %tmp_109 to i64

]]></Node>
<StgValue><ssdm name="tmp_109_cast"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:79  %image_V_addr_55 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_109_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_55"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:80  %tmp_110 = add i13 136, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:81  %tmp_111 = add i13 %tmp_mid2_cast, %tmp_110

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:82  %tmp_111_cast = zext i13 %tmp_111 to i64

]]></Node>
<StgValue><ssdm name="tmp_111_cast"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:83  %image_V_addr_56 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_111_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_56"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:414  %image_V_load_42 = load i24* %image_V_addr_42, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_42"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:448  %image_V_load_49 = load i24* %image_V_addr_49, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_49"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:481  %image_V_load_55 = load i24* %image_V_addr_55, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_55"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:482  %image_V_load_56 = load i24* %image_V_addr_56, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_56"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:411  %image_V_load_max_V_1_71 = zext i13 %image_V_load_max_V_1_28 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_71"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:412  %image_V_addr_92 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_71

]]></Node>
<StgValue><ssdm name="image_V_addr_92"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:413  %image_V_load_92 = load i24* %image_V_addr_92, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_92"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:445  %image_V_load_max_V_1_76 = zext i13 %image_V_load_max_V_1_33 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_76"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:446  %image_V_addr_97 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_76

]]></Node>
<StgValue><ssdm name="image_V_addr_97"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:447  %image_V_load_97 = load i24* %image_V_addr_97, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_97"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:481  %image_V_load_55 = load i24* %image_V_addr_55, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_55"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:482  %image_V_load_56 = load i24* %image_V_addr_56, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_56"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:483  %tmp_26_8_0_1 = icmp sgt i24 %image_V_load_56, %image_V_load_55

]]></Node>
<StgValue><ssdm name="tmp_26_8_0_1"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:484  %image_V_load_max_V_1_39 = select i1 %tmp_26_8_0_1, i13 %tmp_111, i13 %tmp_109

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_39"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="361" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:260  %tmp_192 = add i13 88, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:261  %tmp_193 = add i13 %tmp_mid2_cast, %tmp_192

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:262  %tmp_208_cast = zext i13 %tmp_193 to i64

]]></Node>
<StgValue><ssdm name="tmp_208_cast"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:263  %image_V_addr_46 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_208_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_46"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:377  %image_V_load_max_V_1_66 = zext i13 %image_V_load_max_V_1_23 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_66"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:378  %image_V_addr_87 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_66

]]></Node>
<StgValue><ssdm name="image_V_addr_87"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:379  %image_V_load_87 = load i24* %image_V_addr_87, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_87"/></StgValue>
</operation>

<operation id="368" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:413  %image_V_load_92 = load i24* %image_V_addr_92, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_92"/></StgValue>
</operation>

<operation id="369" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:415  %tmp_26_4_1_1 = icmp sgt i24 %image_V_load_42, %image_V_load_92

]]></Node>
<StgValue><ssdm name="tmp_26_4_1_1"/></StgValue>
</operation>

<operation id="370" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:416  %image_V_load_max_V_1_29 = select i1 %tmp_26_4_1_1, i13 %tmp_189, i13 %image_V_load_max_V_1_28

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_29"/></StgValue>
</operation>

<operation id="371" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:434  %image_V_load_46 = load i24* %image_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_46"/></StgValue>
</operation>

<operation id="372" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:447  %image_V_load_97 = load i24* %image_V_addr_97, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_97"/></StgValue>
</operation>

<operation id="373" st_id="25" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:449  %tmp_26_6_1 = icmp sgt i24 %image_V_load_49, %image_V_load_97

]]></Node>
<StgValue><ssdm name="tmp_26_6_1"/></StgValue>
</operation>

<operation id="374" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:450  %image_V_load_max_V_1_34 = select i1 %tmp_26_6_1, i13 %tmp_195, i13 %image_V_load_max_V_1_33

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_34"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="375" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:84  %tmp_112 = add i13 144, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:85  %tmp_113 = add i13 %tmp_mid2_cast, %tmp_112

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:86  %tmp_113_cast = zext i13 %tmp_113 to i64

]]></Node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:87  %image_V_addr_59 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_113_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_59"/></StgValue>
</operation>

<operation id="379" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="13" op_0_bw="12">
<![CDATA[
.preheader.preheader:130  %tmp_136_cast = sext i12 %tmp_135 to i13

]]></Node>
<StgValue><ssdm name="tmp_136_cast"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:141  %tmp_140 = add i13 16, %tmp_136_cast

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="13">
<![CDATA[
.preheader.preheader:142  %tmp_52 = trunc i13 %tmp_140 to i4

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:143  %tmp_141 = or i4 %tmp_52, %tmp_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="9" op_0_bw="9" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:144  %tmp_53 = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %tmp_140, i32 4, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
.preheader.preheader:145  %tmp_54 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %tmp_53, i4 %tmp_141)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:146  %tmp_142 = sext i13 %tmp_54 to i64

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:147  %output_V_addr_7 = getelementptr [1568 x i24]* %output_V, i64 0, i64 %tmp_142

]]></Node>
<StgValue><ssdm name="output_V_addr_7"/></StgValue>
</operation>

<operation id="387" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:272  %tmp_198 = add i13 112, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="388" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:273  %tmp_199 = add i13 %tmp_mid2_cast, %tmp_198

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="389" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:274  %tmp_214_cast = zext i13 %tmp_199 to i64

]]></Node>
<StgValue><ssdm name="tmp_214_cast"/></StgValue>
</operation>

<operation id="390" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:275  %image_V_addr_53 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_214_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_53"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:379  %image_V_load_87 = load i24* %image_V_addr_87, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_87"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.preheader.preheader:380  store i24 %image_V_load_87, i24* %output_V_addr_7, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:434  %image_V_load_46 = load i24* %image_V_addr_46, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_46"/></StgValue>
</operation>

<operation id="394" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:468  %image_V_load_53 = load i24* %image_V_addr_53, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_53"/></StgValue>
</operation>

<operation id="395" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:501  %image_V_load_59 = load i24* %image_V_addr_59, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_59"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="396" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:88  %tmp_114 = add i13 152, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="397" st_id="27" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:89  %tmp_115 = add i13 %tmp_mid2_cast, %tmp_114

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="398" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:90  %tmp_115_cast = zext i13 %tmp_115 to i64

]]></Node>
<StgValue><ssdm name="tmp_115_cast"/></StgValue>
</operation>

<operation id="399" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:91  %image_V_addr_60 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_115_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_60"/></StgValue>
</operation>

<operation id="400" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:465  %image_V_load_max_V_1_79 = zext i13 %image_V_load_max_V_1_36 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_79"/></StgValue>
</operation>

<operation id="401" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:466  %image_V_addr_100 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_79

]]></Node>
<StgValue><ssdm name="image_V_addr_100"/></StgValue>
</operation>

<operation id="402" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:467  %image_V_load_100 = load i24* %image_V_addr_100, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_100"/></StgValue>
</operation>

<operation id="403" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:468  %image_V_load_53 = load i24* %image_V_addr_53, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_53"/></StgValue>
</operation>

<operation id="404" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:501  %image_V_load_59 = load i24* %image_V_addr_59, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_59"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:502  %image_V_load_60 = load i24* %image_V_addr_60, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_60"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="406" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:397  %image_V_load_max_V_1_69 = zext i13 %image_V_load_max_V_1_26 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_69"/></StgValue>
</operation>

<operation id="407" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:398  %image_V_addr_90 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_69

]]></Node>
<StgValue><ssdm name="image_V_addr_90"/></StgValue>
</operation>

<operation id="408" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:399  %image_V_load_90 = load i24* %image_V_addr_90, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_90"/></StgValue>
</operation>

<operation id="409" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:431  %image_V_load_max_V_1_74 = zext i13 %image_V_load_max_V_1_31 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_74"/></StgValue>
</operation>

<operation id="410" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:432  %image_V_addr_95 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_74

]]></Node>
<StgValue><ssdm name="image_V_addr_95"/></StgValue>
</operation>

<operation id="411" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:433  %image_V_load_95 = load i24* %image_V_addr_95, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_95"/></StgValue>
</operation>

<operation id="412" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:467  %image_V_load_100 = load i24* %image_V_addr_100, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_100"/></StgValue>
</operation>

<operation id="413" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:469  %tmp_26_7_1 = icmp sgt i24 %image_V_load_53, %image_V_load_100

]]></Node>
<StgValue><ssdm name="tmp_26_7_1"/></StgValue>
</operation>

<operation id="414" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:470  %image_V_load_max_V_1_37 = select i1 %tmp_26_7_1, i13 %tmp_199, i13 %image_V_load_max_V_1_36

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_37"/></StgValue>
</operation>

<operation id="415" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:502  %image_V_load_60 = load i24* %image_V_addr_60, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_60"/></StgValue>
</operation>

<operation id="416" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:503  %tmp_26_9_0_1 = icmp sgt i24 %image_V_load_60, %image_V_load_59

]]></Node>
<StgValue><ssdm name="tmp_26_9_0_1"/></StgValue>
</operation>

<operation id="417" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:504  %image_V_load_max_V_1_42 = select i1 %tmp_26_9_0_1, i13 %tmp_115, i13 %tmp_113

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_42"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="418" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:148  %tmp_143 = add i12 24, %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_143"/></StgValue>
</operation>

<operation id="419" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:149  %tmp_144 = add i12 %tmp_mid2_cast1, %tmp_143

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="420" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:150  %tmp_149_cast = sext i12 %tmp_144 to i64

]]></Node>
<StgValue><ssdm name="tmp_149_cast"/></StgValue>
</operation>

<operation id="421" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:151  %output_V_addr_8 = getelementptr [1568 x i24]* %output_V, i64 0, i64 %tmp_149_cast

]]></Node>
<StgValue><ssdm name="output_V_addr_8"/></StgValue>
</operation>

<operation id="422" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:268  %tmp_196 = add i13 104, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="423" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:269  %tmp_197 = add i13 %tmp_mid2_cast, %tmp_196

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="424" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:270  %tmp_212_cast = zext i13 %tmp_197 to i64

]]></Node>
<StgValue><ssdm name="tmp_212_cast"/></StgValue>
</operation>

<operation id="425" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:271  %image_V_addr_50 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_212_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_50"/></StgValue>
</operation>

<operation id="426" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:280  %tmp_202 = add i13 128, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="427" st_id="29" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:281  %tmp_203 = add i13 %tmp_mid2_cast, %tmp_202

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="428" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:282  %tmp_218_cast = zext i13 %tmp_203 to i64

]]></Node>
<StgValue><ssdm name="tmp_218_cast"/></StgValue>
</operation>

<operation id="429" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:283  %image_V_addr_57 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_218_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_57"/></StgValue>
</operation>

<operation id="430" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:399  %image_V_load_90 = load i24* %image_V_addr_90, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_90"/></StgValue>
</operation>

<operation id="431" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.preheader.preheader:400  store i24 %image_V_load_90, i24* %output_V_addr_8, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:433  %image_V_load_95 = load i24* %image_V_addr_95, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_95"/></StgValue>
</operation>

<operation id="433" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:435  %tmp_26_5_1_1 = icmp sgt i24 %image_V_load_46, %image_V_load_95

]]></Node>
<StgValue><ssdm name="tmp_26_5_1_1"/></StgValue>
</operation>

<operation id="434" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:436  %image_V_load_max_V_1_32 = select i1 %tmp_26_5_1_1, i13 %tmp_193, i13 %image_V_load_max_V_1_31

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_32"/></StgValue>
</operation>

<operation id="435" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:454  %image_V_load_50 = load i24* %image_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_50"/></StgValue>
</operation>

<operation id="436" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:488  %image_V_load_57 = load i24* %image_V_addr_57, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_57"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="437" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:92  %tmp_116 = add i13 160, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="438" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:93  %tmp_117 = add i13 %tmp_mid2_cast, %tmp_116

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="439" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:94  %tmp_117_cast = zext i13 %tmp_117 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_cast"/></StgValue>
</operation>

<operation id="440" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:95  %image_V_addr_63 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_117_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_63"/></StgValue>
</operation>

<operation id="441" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:96  %tmp_118 = add i13 168, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="442" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:97  %tmp_119 = add i13 %tmp_mid2_cast, %tmp_118

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="443" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:98  %tmp_119_cast = zext i13 %tmp_119 to i64

]]></Node>
<StgValue><ssdm name="tmp_119_cast"/></StgValue>
</operation>

<operation id="444" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:99  %image_V_addr_64 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_119_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_64"/></StgValue>
</operation>

<operation id="445" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:454  %image_V_load_50 = load i24* %image_V_addr_50, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_50"/></StgValue>
</operation>

<operation id="446" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:488  %image_V_load_57 = load i24* %image_V_addr_57, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_57"/></StgValue>
</operation>

<operation id="447" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:521  %image_V_load_63 = load i24* %image_V_addr_63, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_63"/></StgValue>
</operation>

<operation id="448" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:522  %image_V_load_64 = load i24* %image_V_addr_64, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_64"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="449" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:451  %image_V_load_max_V_1_77 = zext i13 %image_V_load_max_V_1_34 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_77"/></StgValue>
</operation>

<operation id="450" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:452  %image_V_addr_98 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_77

]]></Node>
<StgValue><ssdm name="image_V_addr_98"/></StgValue>
</operation>

<operation id="451" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:453  %image_V_load_98 = load i24* %image_V_addr_98, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_98"/></StgValue>
</operation>

<operation id="452" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:485  %image_V_load_max_V_1_82 = zext i13 %image_V_load_max_V_1_39 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_82"/></StgValue>
</operation>

<operation id="453" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:486  %image_V_addr_103 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_82

]]></Node>
<StgValue><ssdm name="image_V_addr_103"/></StgValue>
</operation>

<operation id="454" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:487  %image_V_load_103 = load i24* %image_V_addr_103, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_103"/></StgValue>
</operation>

<operation id="455" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:521  %image_V_load_63 = load i24* %image_V_addr_63, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_63"/></StgValue>
</operation>

<operation id="456" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:522  %image_V_load_64 = load i24* %image_V_addr_64, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_64"/></StgValue>
</operation>

<operation id="457" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:523  %tmp_26_10_0_1 = icmp sgt i24 %image_V_load_64, %image_V_load_63

]]></Node>
<StgValue><ssdm name="tmp_26_10_0_1"/></StgValue>
</operation>

<operation id="458" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:524  %image_V_load_max_V_1_45 = select i1 %tmp_26_10_0_1, i13 %tmp_119, i13 %tmp_117

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_45"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="459" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:276  %tmp_200 = add i13 120, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="460" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:277  %tmp_201 = add i13 %tmp_mid2_cast, %tmp_200

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="461" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:278  %tmp_216_cast = zext i13 %tmp_201 to i64

]]></Node>
<StgValue><ssdm name="tmp_216_cast"/></StgValue>
</operation>

<operation id="462" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:279  %image_V_addr_54 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_216_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_54"/></StgValue>
</operation>

<operation id="463" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:417  %image_V_load_max_V_1_72 = zext i13 %image_V_load_max_V_1_29 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_72"/></StgValue>
</operation>

<operation id="464" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:418  %image_V_addr_93 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_72

]]></Node>
<StgValue><ssdm name="image_V_addr_93"/></StgValue>
</operation>

<operation id="465" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:419  %image_V_load_93 = load i24* %image_V_addr_93, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_93"/></StgValue>
</operation>

<operation id="466" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:453  %image_V_load_98 = load i24* %image_V_addr_98, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_98"/></StgValue>
</operation>

<operation id="467" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:455  %tmp_26_6_1_1 = icmp sgt i24 %image_V_load_50, %image_V_load_98

]]></Node>
<StgValue><ssdm name="tmp_26_6_1_1"/></StgValue>
</operation>

<operation id="468" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:456  %image_V_load_max_V_1_35 = select i1 %tmp_26_6_1_1, i13 %tmp_197, i13 %image_V_load_max_V_1_34

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_35"/></StgValue>
</operation>

<operation id="469" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:474  %image_V_load_54 = load i24* %image_V_addr_54, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_54"/></StgValue>
</operation>

<operation id="470" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:487  %image_V_load_103 = load i24* %image_V_addr_103, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_103"/></StgValue>
</operation>

<operation id="471" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:489  %tmp_26_8_1 = icmp sgt i24 %image_V_load_57, %image_V_load_103

]]></Node>
<StgValue><ssdm name="tmp_26_8_1"/></StgValue>
</operation>

<operation id="472" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:490  %image_V_load_max_V_1_40 = select i1 %tmp_26_8_1, i13 %tmp_203, i13 %image_V_load_max_V_1_39

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_40"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="473" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:100  %tmp_120 = add i13 176, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="474" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:101  %tmp_121 = add i13 %tmp_mid2_cast, %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="475" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:102  %tmp_121_cast = zext i13 %tmp_121 to i64

]]></Node>
<StgValue><ssdm name="tmp_121_cast"/></StgValue>
</operation>

<operation id="476" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:103  %image_V_addr_67 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_121_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_67"/></StgValue>
</operation>

<operation id="477" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:152  %tmp_145 = add i13 32, %tmp_136_cast

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="478" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="13">
<![CDATA[
.preheader.preheader:153  %tmp_55 = trunc i13 %tmp_145 to i4

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="479" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:154  %tmp_146 = or i4 %tmp_55, %tmp_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_146"/></StgValue>
</operation>

<operation id="480" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="9" op_0_bw="9" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:155  %tmp_56 = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %tmp_145, i32 4, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="481" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
.preheader.preheader:156  %tmp_57 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %tmp_56, i4 %tmp_146)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="482" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:157  %tmp_147 = sext i13 %tmp_57 to i64

]]></Node>
<StgValue><ssdm name="tmp_147"/></StgValue>
</operation>

<operation id="483" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:158  %output_V_addr_9 = getelementptr [1568 x i24]* %output_V, i64 0, i64 %tmp_147

]]></Node>
<StgValue><ssdm name="output_V_addr_9"/></StgValue>
</operation>

<operation id="484" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:288  %tmp_206 = add i13 144, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="485" st_id="33" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:289  %tmp_207 = add i13 %tmp_mid2_cast, %tmp_206

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="486" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:290  %tmp_222_cast = zext i13 %tmp_207 to i64

]]></Node>
<StgValue><ssdm name="tmp_222_cast"/></StgValue>
</operation>

<operation id="487" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:291  %image_V_addr_61 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_222_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_61"/></StgValue>
</operation>

<operation id="488" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:419  %image_V_load_93 = load i24* %image_V_addr_93, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_93"/></StgValue>
</operation>

<operation id="489" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.preheader.preheader:420  store i24 %image_V_load_93, i24* %output_V_addr_9, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:474  %image_V_load_54 = load i24* %image_V_addr_54, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_54"/></StgValue>
</operation>

<operation id="491" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:508  %image_V_load_61 = load i24* %image_V_addr_61, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_61"/></StgValue>
</operation>

<operation id="492" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:541  %image_V_load_67 = load i24* %image_V_addr_67, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_67"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="493" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:104  %tmp_122 = add i13 184, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="494" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:105  %tmp_123 = add i13 %tmp_mid2_cast, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="495" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:106  %tmp_123_cast = zext i13 %tmp_123 to i64

]]></Node>
<StgValue><ssdm name="tmp_123_cast"/></StgValue>
</operation>

<operation id="496" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:107  %image_V_addr_68 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_123_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_68"/></StgValue>
</operation>

<operation id="497" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:505  %image_V_load_max_V_1_85 = zext i13 %image_V_load_max_V_1_42 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_85"/></StgValue>
</operation>

<operation id="498" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:506  %image_V_addr_106 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_85

]]></Node>
<StgValue><ssdm name="image_V_addr_106"/></StgValue>
</operation>

<operation id="499" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:507  %image_V_load_106 = load i24* %image_V_addr_106, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_106"/></StgValue>
</operation>

<operation id="500" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:508  %image_V_load_61 = load i24* %image_V_addr_61, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_61"/></StgValue>
</operation>

<operation id="501" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:541  %image_V_load_67 = load i24* %image_V_addr_67, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_67"/></StgValue>
</operation>

<operation id="502" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:542  %image_V_load_68 = load i24* %image_V_addr_68, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_68"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="503" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:437  %image_V_load_max_V_1_75 = zext i13 %image_V_load_max_V_1_32 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_75"/></StgValue>
</operation>

<operation id="504" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:438  %image_V_addr_96 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_75

]]></Node>
<StgValue><ssdm name="image_V_addr_96"/></StgValue>
</operation>

<operation id="505" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:439  %image_V_load_96 = load i24* %image_V_addr_96, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_96"/></StgValue>
</operation>

<operation id="506" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:471  %image_V_load_max_V_1_80 = zext i13 %image_V_load_max_V_1_37 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_80"/></StgValue>
</operation>

<operation id="507" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:472  %image_V_addr_101 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_80

]]></Node>
<StgValue><ssdm name="image_V_addr_101"/></StgValue>
</operation>

<operation id="508" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:473  %image_V_load_101 = load i24* %image_V_addr_101, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_101"/></StgValue>
</operation>

<operation id="509" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:507  %image_V_load_106 = load i24* %image_V_addr_106, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_106"/></StgValue>
</operation>

<operation id="510" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:509  %tmp_26_9_1 = icmp sgt i24 %image_V_load_61, %image_V_load_106

]]></Node>
<StgValue><ssdm name="tmp_26_9_1"/></StgValue>
</operation>

<operation id="511" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:510  %image_V_load_max_V_1_43 = select i1 %tmp_26_9_1, i13 %tmp_207, i13 %image_V_load_max_V_1_42

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_43"/></StgValue>
</operation>

<operation id="512" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:542  %image_V_load_68 = load i24* %image_V_addr_68, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_68"/></StgValue>
</operation>

<operation id="513" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:543  %tmp_26_11_0_1 = icmp sgt i24 %image_V_load_68, %image_V_load_67

]]></Node>
<StgValue><ssdm name="tmp_26_11_0_1"/></StgValue>
</operation>

<operation id="514" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:544  %image_V_load_max_V_1_48 = select i1 %tmp_26_11_0_1, i13 %tmp_123, i13 %tmp_121

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_48"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="515" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:159  %tmp_148 = add i12 40, %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="516" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:160  %tmp_149 = add i12 %tmp_mid2_cast1, %tmp_148

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="517" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:161  %tmp_156_cast = sext i12 %tmp_149 to i64

]]></Node>
<StgValue><ssdm name="tmp_156_cast"/></StgValue>
</operation>

<operation id="518" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:162  %output_V_addr_10 = getelementptr [1568 x i24]* %output_V, i64 0, i64 %tmp_156_cast

]]></Node>
<StgValue><ssdm name="output_V_addr_10"/></StgValue>
</operation>

<operation id="519" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:284  %tmp_204 = add i13 136, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="520" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:285  %tmp_205 = add i13 %tmp_mid2_cast, %tmp_204

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="521" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:286  %tmp_220_cast = zext i13 %tmp_205 to i64

]]></Node>
<StgValue><ssdm name="tmp_220_cast"/></StgValue>
</operation>

<operation id="522" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:287  %image_V_addr_58 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_220_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_58"/></StgValue>
</operation>

<operation id="523" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:296  %tmp_210 = add i13 160, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="524" st_id="36" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:297  %tmp_211 = add i13 %tmp_mid2_cast, %tmp_210

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="525" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:298  %tmp_226_cast = zext i13 %tmp_211 to i64

]]></Node>
<StgValue><ssdm name="tmp_226_cast"/></StgValue>
</operation>

<operation id="526" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:299  %image_V_addr_65 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_226_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_65"/></StgValue>
</operation>

<operation id="527" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:439  %image_V_load_96 = load i24* %image_V_addr_96, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_96"/></StgValue>
</operation>

<operation id="528" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.preheader.preheader:440  store i24 %image_V_load_96, i24* %output_V_addr_10, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:473  %image_V_load_101 = load i24* %image_V_addr_101, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_101"/></StgValue>
</operation>

<operation id="530" st_id="36" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:475  %tmp_26_7_1_1 = icmp sgt i24 %image_V_load_54, %image_V_load_101

]]></Node>
<StgValue><ssdm name="tmp_26_7_1_1"/></StgValue>
</operation>

<operation id="531" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:476  %image_V_load_max_V_1_38 = select i1 %tmp_26_7_1_1, i13 %tmp_201, i13 %image_V_load_max_V_1_37

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_38"/></StgValue>
</operation>

<operation id="532" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:494  %image_V_load_58 = load i24* %image_V_addr_58, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_58"/></StgValue>
</operation>

<operation id="533" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:528  %image_V_load_65 = load i24* %image_V_addr_65, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_65"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="534" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:108  %tmp_124 = add i13 192, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="535" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:109  %tmp_125 = add i13 %tmp_mid2_cast, %tmp_124

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="536" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:110  %tmp_125_cast = zext i13 %tmp_125 to i64

]]></Node>
<StgValue><ssdm name="tmp_125_cast"/></StgValue>
</operation>

<operation id="537" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:111  %image_V_addr_71 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_125_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_71"/></StgValue>
</operation>

<operation id="538" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:112  %tmp_126 = add i13 200, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="539" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:113  %tmp_127 = add i13 %tmp_mid2_cast, %tmp_126

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="540" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:114  %tmp_127_cast = zext i13 %tmp_127 to i64

]]></Node>
<StgValue><ssdm name="tmp_127_cast"/></StgValue>
</operation>

<operation id="541" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:115  %image_V_addr_72 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_127_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_72"/></StgValue>
</operation>

<operation id="542" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:494  %image_V_load_58 = load i24* %image_V_addr_58, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_58"/></StgValue>
</operation>

<operation id="543" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:528  %image_V_load_65 = load i24* %image_V_addr_65, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_65"/></StgValue>
</operation>

<operation id="544" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:561  %image_V_load_71 = load i24* %image_V_addr_71, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_71"/></StgValue>
</operation>

<operation id="545" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:562  %image_V_load_72 = load i24* %image_V_addr_72, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_72"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="546" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:491  %image_V_load_max_V_1_83 = zext i13 %image_V_load_max_V_1_40 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_83"/></StgValue>
</operation>

<operation id="547" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:492  %image_V_addr_104 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_83

]]></Node>
<StgValue><ssdm name="image_V_addr_104"/></StgValue>
</operation>

<operation id="548" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:493  %image_V_load_104 = load i24* %image_V_addr_104, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_104"/></StgValue>
</operation>

<operation id="549" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:525  %image_V_load_max_V_1_88 = zext i13 %image_V_load_max_V_1_45 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_88"/></StgValue>
</operation>

<operation id="550" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:526  %image_V_addr_109 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_88

]]></Node>
<StgValue><ssdm name="image_V_addr_109"/></StgValue>
</operation>

<operation id="551" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:527  %image_V_load_109 = load i24* %image_V_addr_109, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_109"/></StgValue>
</operation>

<operation id="552" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:561  %image_V_load_71 = load i24* %image_V_addr_71, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_71"/></StgValue>
</operation>

<operation id="553" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:562  %image_V_load_72 = load i24* %image_V_addr_72, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_72"/></StgValue>
</operation>

<operation id="554" st_id="38" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:563  %tmp_26_12_0_1 = icmp sgt i24 %image_V_load_72, %image_V_load_71

]]></Node>
<StgValue><ssdm name="tmp_26_12_0_1"/></StgValue>
</operation>

<operation id="555" st_id="38" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:564  %image_V_load_max_V_1_51 = select i1 %tmp_26_12_0_1, i13 %tmp_127, i13 %tmp_125

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_51"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="556" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:292  %tmp_208 = add i13 152, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="557" st_id="39" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:293  %tmp_209 = add i13 %tmp_mid2_cast, %tmp_208

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="558" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:294  %tmp_224_cast = zext i13 %tmp_209 to i64

]]></Node>
<StgValue><ssdm name="tmp_224_cast"/></StgValue>
</operation>

<operation id="559" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:295  %image_V_addr_62 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_224_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_62"/></StgValue>
</operation>

<operation id="560" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:457  %image_V_load_max_V_1_78 = zext i13 %image_V_load_max_V_1_35 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_78"/></StgValue>
</operation>

<operation id="561" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:458  %image_V_addr_99 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_78

]]></Node>
<StgValue><ssdm name="image_V_addr_99"/></StgValue>
</operation>

<operation id="562" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:459  %image_V_load_99 = load i24* %image_V_addr_99, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_99"/></StgValue>
</operation>

<operation id="563" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:493  %image_V_load_104 = load i24* %image_V_addr_104, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_104"/></StgValue>
</operation>

<operation id="564" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:495  %tmp_26_8_1_1 = icmp sgt i24 %image_V_load_58, %image_V_load_104

]]></Node>
<StgValue><ssdm name="tmp_26_8_1_1"/></StgValue>
</operation>

<operation id="565" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:496  %image_V_load_max_V_1_41 = select i1 %tmp_26_8_1_1, i13 %tmp_205, i13 %image_V_load_max_V_1_40

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_41"/></StgValue>
</operation>

<operation id="566" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:514  %image_V_load_62 = load i24* %image_V_addr_62, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_62"/></StgValue>
</operation>

<operation id="567" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:527  %image_V_load_109 = load i24* %image_V_addr_109, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_109"/></StgValue>
</operation>

<operation id="568" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:529  %tmp_26_10_1 = icmp sgt i24 %image_V_load_65, %image_V_load_109

]]></Node>
<StgValue><ssdm name="tmp_26_10_1"/></StgValue>
</operation>

<operation id="569" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:530  %image_V_load_max_V_1_46 = select i1 %tmp_26_10_1, i13 %tmp_211, i13 %image_V_load_max_V_1_45

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_46"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="570" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:116  %tmp_128 = add i13 208, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="571" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:117  %tmp_129 = add i13 %tmp_mid2_cast, %tmp_128

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="572" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:118  %tmp_129_cast = zext i13 %tmp_129 to i64

]]></Node>
<StgValue><ssdm name="tmp_129_cast"/></StgValue>
</operation>

<operation id="573" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:119  %image_V_addr_75 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_129_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_75"/></StgValue>
</operation>

<operation id="574" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:163  %tmp_150 = add i13 48, %tmp_136_cast

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="575" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="4" op_0_bw="13">
<![CDATA[
.preheader.preheader:164  %tmp_58 = trunc i13 %tmp_150 to i4

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="576" st_id="40" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:165  %tmp_151 = or i4 %tmp_58, %tmp_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="577" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="9" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:166  %tmp_59 = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %tmp_150, i32 4, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="578" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
.preheader.preheader:167  %tmp_60 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %tmp_59, i4 %tmp_151)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="579" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:168  %tmp_152 = sext i13 %tmp_60 to i64

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="580" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:169  %output_V_addr_11 = getelementptr [1568 x i24]* %output_V, i64 0, i64 %tmp_152

]]></Node>
<StgValue><ssdm name="output_V_addr_11"/></StgValue>
</operation>

<operation id="581" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:304  %tmp_214 = add i13 176, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="582" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:305  %tmp_215 = add i13 %tmp_mid2_cast, %tmp_214

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="583" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:306  %tmp_230_cast = zext i13 %tmp_215 to i64

]]></Node>
<StgValue><ssdm name="tmp_230_cast"/></StgValue>
</operation>

<operation id="584" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:307  %image_V_addr_69 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_230_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_69"/></StgValue>
</operation>

<operation id="585" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:459  %image_V_load_99 = load i24* %image_V_addr_99, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_99"/></StgValue>
</operation>

<operation id="586" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.preheader.preheader:460  store i24 %image_V_load_99, i24* %output_V_addr_11, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:514  %image_V_load_62 = load i24* %image_V_addr_62, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_62"/></StgValue>
</operation>

<operation id="588" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:548  %image_V_load_69 = load i24* %image_V_addr_69, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_69"/></StgValue>
</operation>

<operation id="589" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:581  %image_V_load_75 = load i24* %image_V_addr_75, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_75"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="590" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:120  %tmp_130 = add i13 216, %tmp_76

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="591" st_id="41" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:121  %tmp_131 = add i13 %tmp_mid2_cast, %tmp_130

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="592" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:122  %tmp_131_cast = zext i13 %tmp_131 to i64

]]></Node>
<StgValue><ssdm name="tmp_131_cast"/></StgValue>
</operation>

<operation id="593" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:123  %image_V_addr_76 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_131_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_76"/></StgValue>
</operation>

<operation id="594" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:545  %image_V_load_max_V_1_91 = zext i13 %image_V_load_max_V_1_48 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_91"/></StgValue>
</operation>

<operation id="595" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:546  %image_V_addr_112 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_91

]]></Node>
<StgValue><ssdm name="image_V_addr_112"/></StgValue>
</operation>

<operation id="596" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:547  %image_V_load_112 = load i24* %image_V_addr_112, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_112"/></StgValue>
</operation>

<operation id="597" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:548  %image_V_load_69 = load i24* %image_V_addr_69, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_69"/></StgValue>
</operation>

<operation id="598" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:581  %image_V_load_75 = load i24* %image_V_addr_75, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_75"/></StgValue>
</operation>

<operation id="599" st_id="41" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:582  %image_V_load_76 = load i24* %image_V_addr_76, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_76"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="600" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:477  %image_V_load_max_V_1_81 = zext i13 %image_V_load_max_V_1_38 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_81"/></StgValue>
</operation>

<operation id="601" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:478  %image_V_addr_102 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_81

]]></Node>
<StgValue><ssdm name="image_V_addr_102"/></StgValue>
</operation>

<operation id="602" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:479  %image_V_load_102 = load i24* %image_V_addr_102, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_102"/></StgValue>
</operation>

<operation id="603" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:511  %image_V_load_max_V_1_86 = zext i13 %image_V_load_max_V_1_43 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_86"/></StgValue>
</operation>

<operation id="604" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:512  %image_V_addr_107 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_86

]]></Node>
<StgValue><ssdm name="image_V_addr_107"/></StgValue>
</operation>

<operation id="605" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:513  %image_V_load_107 = load i24* %image_V_addr_107, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_107"/></StgValue>
</operation>

<operation id="606" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:547  %image_V_load_112 = load i24* %image_V_addr_112, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_112"/></StgValue>
</operation>

<operation id="607" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:549  %tmp_26_11_1 = icmp sgt i24 %image_V_load_69, %image_V_load_112

]]></Node>
<StgValue><ssdm name="tmp_26_11_1"/></StgValue>
</operation>

<operation id="608" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:550  %image_V_load_max_V_1_49 = select i1 %tmp_26_11_1, i13 %tmp_215, i13 %image_V_load_max_V_1_48

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_49"/></StgValue>
</operation>

<operation id="609" st_id="42" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:582  %image_V_load_76 = load i24* %image_V_addr_76, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_76"/></StgValue>
</operation>

<operation id="610" st_id="42" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:583  %tmp_26_13_0_1 = icmp sgt i24 %image_V_load_76, %image_V_load_75

]]></Node>
<StgValue><ssdm name="tmp_26_13_0_1"/></StgValue>
</operation>

<operation id="611" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:584  %image_V_load_max_V_1_54 = select i1 %tmp_26_13_0_1, i13 %tmp_131, i13 %tmp_129

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_54"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="612" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:170  %tmp_153 = add i12 56, %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="613" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:171  %tmp_154 = add i12 %tmp_mid2_cast1, %tmp_153

]]></Node>
<StgValue><ssdm name="tmp_154"/></StgValue>
</operation>

<operation id="614" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:172  %tmp_163_cast = sext i12 %tmp_154 to i64

]]></Node>
<StgValue><ssdm name="tmp_163_cast"/></StgValue>
</operation>

<operation id="615" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:173  %output_V_addr_12 = getelementptr [1568 x i24]* %output_V, i64 0, i64 %tmp_163_cast

]]></Node>
<StgValue><ssdm name="output_V_addr_12"/></StgValue>
</operation>

<operation id="616" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:300  %tmp_212 = add i13 168, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="617" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:301  %tmp_213 = add i13 %tmp_mid2_cast, %tmp_212

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="618" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:302  %tmp_228_cast = zext i13 %tmp_213 to i64

]]></Node>
<StgValue><ssdm name="tmp_228_cast"/></StgValue>
</operation>

<operation id="619" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:303  %image_V_addr_66 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_228_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_66"/></StgValue>
</operation>

<operation id="620" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:312  %tmp_218 = add i13 192, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="621" st_id="43" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:313  %tmp_219 = add i13 %tmp_mid2_cast, %tmp_218

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="622" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:314  %tmp_234_cast = zext i13 %tmp_219 to i64

]]></Node>
<StgValue><ssdm name="tmp_234_cast"/></StgValue>
</operation>

<operation id="623" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:315  %image_V_addr_73 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_234_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_73"/></StgValue>
</operation>

<operation id="624" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:479  %image_V_load_102 = load i24* %image_V_addr_102, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_102"/></StgValue>
</operation>

<operation id="625" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.preheader.preheader:480  store i24 %image_V_load_102, i24* %output_V_addr_12, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:513  %image_V_load_107 = load i24* %image_V_addr_107, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_107"/></StgValue>
</operation>

<operation id="627" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:515  %tmp_26_9_1_1 = icmp sgt i24 %image_V_load_62, %image_V_load_107

]]></Node>
<StgValue><ssdm name="tmp_26_9_1_1"/></StgValue>
</operation>

<operation id="628" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:516  %image_V_load_max_V_1_44 = select i1 %tmp_26_9_1_1, i13 %tmp_209, i13 %image_V_load_max_V_1_43

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_44"/></StgValue>
</operation>

<operation id="629" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:534  %image_V_load_66 = load i24* %image_V_addr_66, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_66"/></StgValue>
</operation>

<operation id="630" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:568  %image_V_load_73 = load i24* %image_V_addr_73, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_73"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="631" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:531  %image_V_load_max_V_1_89 = zext i13 %image_V_load_max_V_1_46 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_89"/></StgValue>
</operation>

<operation id="632" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:532  %image_V_addr_110 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_89

]]></Node>
<StgValue><ssdm name="image_V_addr_110"/></StgValue>
</operation>

<operation id="633" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:533  %image_V_load_110 = load i24* %image_V_addr_110, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_110"/></StgValue>
</operation>

<operation id="634" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:534  %image_V_load_66 = load i24* %image_V_addr_66, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_66"/></StgValue>
</operation>

<operation id="635" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:565  %image_V_load_max_V_1_94 = zext i13 %image_V_load_max_V_1_51 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_94"/></StgValue>
</operation>

<operation id="636" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:566  %image_V_addr_115 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_94

]]></Node>
<StgValue><ssdm name="image_V_addr_115"/></StgValue>
</operation>

<operation id="637" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:567  %image_V_load_115 = load i24* %image_V_addr_115, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_115"/></StgValue>
</operation>

<operation id="638" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:568  %image_V_load_73 = load i24* %image_V_addr_73, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_73"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="639" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:308  %tmp_216 = add i13 184, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="640" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:309  %tmp_217 = add i13 %tmp_mid2_cast, %tmp_216

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="641" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:310  %tmp_232_cast = zext i13 %tmp_217 to i64

]]></Node>
<StgValue><ssdm name="tmp_232_cast"/></StgValue>
</operation>

<operation id="642" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:311  %image_V_addr_70 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_232_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_70"/></StgValue>
</operation>

<operation id="643" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:497  %image_V_load_max_V_1_84 = zext i13 %image_V_load_max_V_1_41 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_84"/></StgValue>
</operation>

<operation id="644" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:498  %image_V_addr_105 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_84

]]></Node>
<StgValue><ssdm name="image_V_addr_105"/></StgValue>
</operation>

<operation id="645" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:499  %image_V_load_105 = load i24* %image_V_addr_105, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_105"/></StgValue>
</operation>

<operation id="646" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:533  %image_V_load_110 = load i24* %image_V_addr_110, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_110"/></StgValue>
</operation>

<operation id="647" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:535  %tmp_26_10_1_1 = icmp sgt i24 %image_V_load_66, %image_V_load_110

]]></Node>
<StgValue><ssdm name="tmp_26_10_1_1"/></StgValue>
</operation>

<operation id="648" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:536  %image_V_load_max_V_1_47 = select i1 %tmp_26_10_1_1, i13 %tmp_213, i13 %image_V_load_max_V_1_46

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_47"/></StgValue>
</operation>

<operation id="649" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:554  %image_V_load_70 = load i24* %image_V_addr_70, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_70"/></StgValue>
</operation>

<operation id="650" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:567  %image_V_load_115 = load i24* %image_V_addr_115, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_115"/></StgValue>
</operation>

<operation id="651" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:569  %tmp_26_12_1 = icmp sgt i24 %image_V_load_73, %image_V_load_115

]]></Node>
<StgValue><ssdm name="tmp_26_12_1"/></StgValue>
</operation>

<operation id="652" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:570  %image_V_load_max_V_1_52 = select i1 %tmp_26_12_1, i13 %tmp_219, i13 %image_V_load_max_V_1_51

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_52"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="653" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:174  %tmp_155 = add i13 64, %tmp_136_cast

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="654" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="4" op_0_bw="13">
<![CDATA[
.preheader.preheader:175  %tmp_61 = trunc i13 %tmp_155 to i4

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="655" st_id="46" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:176  %tmp_156 = or i4 %tmp_61, %tmp_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="656" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="9" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:177  %tmp_62 = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %tmp_155, i32 4, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="657" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
.preheader.preheader:178  %tmp_63 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %tmp_62, i4 %tmp_156)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="658" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:179  %tmp_157 = sext i13 %tmp_63 to i64

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="659" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:180  %output_V_addr_13 = getelementptr [1568 x i24]* %output_V, i64 0, i64 %tmp_157

]]></Node>
<StgValue><ssdm name="output_V_addr_13"/></StgValue>
</operation>

<operation id="660" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:320  %tmp_222 = add i13 208, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="661" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:321  %tmp_223 = add i13 %tmp_mid2_cast, %tmp_222

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="662" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:322  %tmp_238_cast = zext i13 %tmp_223 to i64

]]></Node>
<StgValue><ssdm name="tmp_238_cast"/></StgValue>
</operation>

<operation id="663" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:323  %image_V_addr_77 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_238_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_77"/></StgValue>
</operation>

<operation id="664" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:499  %image_V_load_105 = load i24* %image_V_addr_105, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_105"/></StgValue>
</operation>

<operation id="665" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.preheader.preheader:500  store i24 %image_V_load_105, i24* %output_V_addr_13, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:554  %image_V_load_70 = load i24* %image_V_addr_70, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_70"/></StgValue>
</operation>

<operation id="667" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:585  %image_V_load_max_V_1_97 = zext i13 %image_V_load_max_V_1_54 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_97"/></StgValue>
</operation>

<operation id="668" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:586  %image_V_addr_118 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_97

]]></Node>
<StgValue><ssdm name="image_V_addr_118"/></StgValue>
</operation>

<operation id="669" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:587  %image_V_load_118 = load i24* %image_V_addr_118, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_118"/></StgValue>
</operation>

<operation id="670" st_id="46" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:588  %image_V_load_77 = load i24* %image_V_addr_77, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_77"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="671" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:517  %image_V_load_max_V_1_87 = zext i13 %image_V_load_max_V_1_44 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_87"/></StgValue>
</operation>

<operation id="672" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:518  %image_V_addr_108 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_87

]]></Node>
<StgValue><ssdm name="image_V_addr_108"/></StgValue>
</operation>

<operation id="673" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:519  %image_V_load_108 = load i24* %image_V_addr_108, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_108"/></StgValue>
</operation>

<operation id="674" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:551  %image_V_load_max_V_1_92 = zext i13 %image_V_load_max_V_1_49 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_92"/></StgValue>
</operation>

<operation id="675" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:552  %image_V_addr_113 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_92

]]></Node>
<StgValue><ssdm name="image_V_addr_113"/></StgValue>
</operation>

<operation id="676" st_id="47" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:553  %image_V_load_113 = load i24* %image_V_addr_113, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_113"/></StgValue>
</operation>

<operation id="677" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:587  %image_V_load_118 = load i24* %image_V_addr_118, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_118"/></StgValue>
</operation>

<operation id="678" st_id="47" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:588  %image_V_load_77 = load i24* %image_V_addr_77, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_77"/></StgValue>
</operation>

<operation id="679" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:589  %tmp_26_13_1 = icmp sgt i24 %image_V_load_77, %image_V_load_118

]]></Node>
<StgValue><ssdm name="tmp_26_13_1"/></StgValue>
</operation>

<operation id="680" st_id="47" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:590  %image_V_load_max_V_1_55 = select i1 %tmp_26_13_1, i13 %tmp_223, i13 %image_V_load_max_V_1_54

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_55"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="681" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:181  %tmp_158 = add i12 72, %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="682" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:182  %tmp_159 = add i12 %tmp_mid2_cast1, %tmp_158

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="683" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:183  %tmp_170_cast = sext i12 %tmp_159 to i64

]]></Node>
<StgValue><ssdm name="tmp_170_cast"/></StgValue>
</operation>

<operation id="684" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:184  %output_V_addr_14 = getelementptr [1568 x i24]* %output_V, i64 0, i64 %tmp_170_cast

]]></Node>
<StgValue><ssdm name="output_V_addr_14"/></StgValue>
</operation>

<operation id="685" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:316  %tmp_220 = add i13 200, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="686" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:317  %tmp_221 = add i13 %tmp_mid2_cast, %tmp_220

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="687" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:318  %tmp_236_cast = zext i13 %tmp_221 to i64

]]></Node>
<StgValue><ssdm name="tmp_236_cast"/></StgValue>
</operation>

<operation id="688" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:319  %image_V_addr_74 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_236_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_74"/></StgValue>
</operation>

<operation id="689" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:324  %tmp_224 = add i13 216, %tmp_170

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="690" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:325  %tmp_225 = add i13 %tmp_mid2_cast, %tmp_224

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="691" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:519  %image_V_load_108 = load i24* %image_V_addr_108, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_108"/></StgValue>
</operation>

<operation id="692" st_id="48" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.preheader.preheader:520  store i24 %image_V_load_108, i24* %output_V_addr_14, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="693" st_id="48" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:553  %image_V_load_113 = load i24* %image_V_addr_113, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_113"/></StgValue>
</operation>

<operation id="694" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:555  %tmp_26_11_1_1 = icmp sgt i24 %image_V_load_70, %image_V_load_113

]]></Node>
<StgValue><ssdm name="tmp_26_11_1_1"/></StgValue>
</operation>

<operation id="695" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:556  %image_V_load_max_V_1_50 = select i1 %tmp_26_11_1_1, i13 %tmp_217, i13 %image_V_load_max_V_1_49

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_50"/></StgValue>
</operation>

<operation id="696" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:571  %image_V_load_max_V_1_95 = zext i13 %image_V_load_max_V_1_52 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_95"/></StgValue>
</operation>

<operation id="697" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:572  %image_V_addr_116 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_95

]]></Node>
<StgValue><ssdm name="image_V_addr_116"/></StgValue>
</operation>

<operation id="698" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:573  %image_V_load_116 = load i24* %image_V_addr_116, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_116"/></StgValue>
</operation>

<operation id="699" st_id="48" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:574  %image_V_load_74 = load i24* %image_V_addr_74, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_74"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="700" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:326  %tmp_240_cast = zext i13 %tmp_225 to i64

]]></Node>
<StgValue><ssdm name="tmp_240_cast"/></StgValue>
</operation>

<operation id="701" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:327  %image_V_addr_78 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %tmp_240_cast

]]></Node>
<StgValue><ssdm name="image_V_addr_78"/></StgValue>
</operation>

<operation id="702" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:537  %image_V_load_max_V_1_90 = zext i13 %image_V_load_max_V_1_47 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_90"/></StgValue>
</operation>

<operation id="703" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:538  %image_V_addr_111 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_90

]]></Node>
<StgValue><ssdm name="image_V_addr_111"/></StgValue>
</operation>

<operation id="704" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:539  %image_V_load_111 = load i24* %image_V_addr_111, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_111"/></StgValue>
</operation>

<operation id="705" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:573  %image_V_load_116 = load i24* %image_V_addr_116, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_116"/></StgValue>
</operation>

<operation id="706" st_id="49" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:574  %image_V_load_74 = load i24* %image_V_addr_74, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_74"/></StgValue>
</operation>

<operation id="707" st_id="49" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:575  %tmp_26_12_1_1 = icmp sgt i24 %image_V_load_74, %image_V_load_116

]]></Node>
<StgValue><ssdm name="tmp_26_12_1_1"/></StgValue>
</operation>

<operation id="708" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:576  %image_V_load_max_V_1_53 = select i1 %tmp_26_12_1_1, i13 %tmp_221, i13 %image_V_load_max_V_1_52

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_53"/></StgValue>
</operation>

<operation id="709" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:594  %image_V_load_78 = load i24* %image_V_addr_78, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_78"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="710" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:185  %tmp_160 = add i13 80, %tmp_136_cast

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="711" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="4" op_0_bw="13">
<![CDATA[
.preheader.preheader:186  %tmp_64 = trunc i13 %tmp_160 to i4

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="712" st_id="50" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:187  %tmp_161 = or i4 %tmp_64, %tmp_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="713" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="9" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:188  %tmp_65 = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %tmp_160, i32 4, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="714" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
.preheader.preheader:189  %tmp_66 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %tmp_65, i4 %tmp_161)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="715" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:190  %tmp_162 = sext i13 %tmp_66 to i64

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="716" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:191  %output_V_addr_15 = getelementptr [1568 x i24]* %output_V, i64 0, i64 %tmp_162

]]></Node>
<StgValue><ssdm name="output_V_addr_15"/></StgValue>
</operation>

<operation id="717" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:539  %image_V_load_111 = load i24* %image_V_addr_111, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_111"/></StgValue>
</operation>

<operation id="718" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.preheader.preheader:540  store i24 %image_V_load_111, i24* %output_V_addr_15, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:557  %image_V_load_max_V_1_93 = zext i13 %image_V_load_max_V_1_50 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_93"/></StgValue>
</operation>

<operation id="720" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:558  %image_V_addr_114 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_93

]]></Node>
<StgValue><ssdm name="image_V_addr_114"/></StgValue>
</operation>

<operation id="721" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:559  %image_V_load_114 = load i24* %image_V_addr_114, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_114"/></StgValue>
</operation>

<operation id="722" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:591  %image_V_load_max_V_1_98 = zext i13 %image_V_load_max_V_1_55 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_98"/></StgValue>
</operation>

<operation id="723" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:592  %image_V_addr_119 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_98

]]></Node>
<StgValue><ssdm name="image_V_addr_119"/></StgValue>
</operation>

<operation id="724" st_id="50" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:593  %image_V_load_119 = load i24* %image_V_addr_119, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_119"/></StgValue>
</operation>

<operation id="725" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:594  %image_V_load_78 = load i24* %image_V_addr_78, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_78"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="726" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:192  %tmp_163 = add i12 88, %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="727" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:193  %tmp_164 = add i12 %tmp_mid2_cast1, %tmp_163

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="728" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:194  %tmp_177_cast = sext i12 %tmp_164 to i64

]]></Node>
<StgValue><ssdm name="tmp_177_cast"/></StgValue>
</operation>

<operation id="729" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:195  %output_V_addr_16 = getelementptr [1568 x i24]* %output_V, i64 0, i64 %tmp_177_cast

]]></Node>
<StgValue><ssdm name="output_V_addr_16"/></StgValue>
</operation>

<operation id="730" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:203  %tmp_168 = add i12 104, %tmp_135

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="731" st_id="51" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader.preheader:204  %tmp_169 = add i12 %tmp_mid2_cast1, %tmp_168

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="732" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:559  %image_V_load_114 = load i24* %image_V_addr_114, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_114"/></StgValue>
</operation>

<operation id="733" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.preheader.preheader:560  store i24 %image_V_load_114, i24* %output_V_addr_16, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="734" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:577  %image_V_load_max_V_1_96 = zext i13 %image_V_load_max_V_1_53 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_96"/></StgValue>
</operation>

<operation id="735" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:578  %image_V_addr_117 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_96

]]></Node>
<StgValue><ssdm name="image_V_addr_117"/></StgValue>
</operation>

<operation id="736" st_id="51" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:579  %image_V_load_117 = load i24* %image_V_addr_117, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_117"/></StgValue>
</operation>

<operation id="737" st_id="51" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:593  %image_V_load_119 = load i24* %image_V_addr_119, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_119"/></StgValue>
</operation>

<operation id="738" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
.preheader.preheader:595  %tmp_26_13_1_1 = icmp sgt i24 %image_V_load_78, %image_V_load_119

]]></Node>
<StgValue><ssdm name="tmp_26_13_1_1"/></StgValue>
</operation>

<operation id="739" st_id="51" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
.preheader.preheader:596  %image_V_load_max_V_1_56 = select i1 %tmp_26_13_1_1, i13 %tmp_225, i13 %image_V_load_max_V_1_55

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_56"/></StgValue>
</operation>

<operation id="740" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:602  %i_2 = add i5 2, %i_mid2

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="741" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader.preheader:196  %tmp_165 = add i13 96, %tmp_136_cast

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="742" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="4" op_0_bw="13">
<![CDATA[
.preheader.preheader:197  %tmp_67 = trunc i13 %tmp_165 to i4

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="743" st_id="52" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader:198  %tmp_166 = or i4 %tmp_67, %tmp_mid2_v

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="744" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:199  %tmp_68 = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %tmp_165, i32 4, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="745" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
.preheader.preheader:200  %tmp_69 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %tmp_68, i4 %tmp_166)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="746" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:201  %tmp_167 = sext i13 %tmp_69 to i64

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="747" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:202  %output_V_addr_17 = getelementptr [1568 x i24]* %output_V, i64 0, i64 %tmp_167

]]></Node>
<StgValue><ssdm name="output_V_addr_17"/></StgValue>
</operation>

<operation id="748" st_id="52" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:579  %image_V_load_117 = load i24* %image_V_addr_117, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_117"/></StgValue>
</operation>

<operation id="749" st_id="52" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.preheader.preheader:580  store i24 %image_V_load_117, i24* %output_V_addr_17, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="13">
<![CDATA[
.preheader.preheader:597  %image_V_load_max_V_1_99 = zext i13 %image_V_load_max_V_1_56 to i64

]]></Node>
<StgValue><ssdm name="image_V_load_max_V_1_99"/></StgValue>
</operation>

<operation id="751" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="13" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:598  %image_V_addr_120 = getelementptr [6728 x i24]* %image_V, i64 0, i64 %image_V_load_max_V_1_99

]]></Node>
<StgValue><ssdm name="image_V_addr_120"/></StgValue>
</operation>

<operation id="752" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:599  %image_V_load_120 = load i24* %image_V_addr_120, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_120"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="753" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @L_pool_layer1_label1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.preheader:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 112, i64 112, i64 112)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="755" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str23) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader:9  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="757" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader:10  call void (...)* @_ssdm_op_SpecPipeline(i32 50, i32 1, i32 1, i32 0, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="12">
<![CDATA[
.preheader.preheader:205  %tmp_184_cast = sext i12 %tmp_169 to i64

]]></Node>
<StgValue><ssdm name="tmp_184_cast"/></StgValue>
</operation>

<operation id="759" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="11" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:206  %output_V_addr_18 = getelementptr [1568 x i24]* %output_V, i64 0, i64 %tmp_184_cast

]]></Node>
<StgValue><ssdm name="output_V_addr_18"/></StgValue>
</operation>

<operation id="760" st_id="53" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="24" op_0_bw="13">
<![CDATA[
.preheader.preheader:599  %image_V_load_120 = load i24* %image_V_addr_120, align 4

]]></Node>
<StgValue><ssdm name="image_V_load_120"/></StgValue>
</operation>

<operation id="761" st_id="53" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="24" op_1_bw="11">
<![CDATA[
.preheader.preheader:600  store i24 %image_V_load_120, i24* %output_V_addr_18, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.preheader:601  %empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str23, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="763" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:603  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="764" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
