#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b15660 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b157f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1b25360 .functor NOT 1, L_0x1b52bc0, C4<0>, C4<0>, C4<0>;
L_0x1b52920 .functor XOR 1, L_0x1b527c0, L_0x1b52880, C4<0>, C4<0>;
L_0x1b52ab0 .functor XOR 1, L_0x1b52920, L_0x1b529e0, C4<0>, C4<0>;
v0x1b4ce50_0 .net *"_ivl_10", 0 0, L_0x1b529e0;  1 drivers
v0x1b4cf50_0 .net *"_ivl_12", 0 0, L_0x1b52ab0;  1 drivers
v0x1b4d030_0 .net *"_ivl_2", 0 0, L_0x1b4ee00;  1 drivers
v0x1b4d0f0_0 .net *"_ivl_4", 0 0, L_0x1b527c0;  1 drivers
v0x1b4d1d0_0 .net *"_ivl_6", 0 0, L_0x1b52880;  1 drivers
v0x1b4d300_0 .net *"_ivl_8", 0 0, L_0x1b52920;  1 drivers
v0x1b4d3e0_0 .net "a", 0 0, v0x1b48c70_0;  1 drivers
v0x1b4d480_0 .net "b", 0 0, v0x1b48d10_0;  1 drivers
v0x1b4d520_0 .net "c", 0 0, v0x1b48db0_0;  1 drivers
v0x1b4d5c0_0 .var "clk", 0 0;
v0x1b4d660_0 .net "d", 0 0, v0x1b48ef0_0;  1 drivers
v0x1b4d700_0 .net "q_dut", 0 0, L_0x1b52490;  1 drivers
v0x1b4d7a0_0 .net "q_ref", 0 0, L_0x1b4de40;  1 drivers
v0x1b4d840_0 .var/2u "stats1", 159 0;
v0x1b4d8e0_0 .var/2u "strobe", 0 0;
v0x1b4d980_0 .net "tb_match", 0 0, L_0x1b52bc0;  1 drivers
v0x1b4da40_0 .net "tb_mismatch", 0 0, L_0x1b25360;  1 drivers
v0x1b4db00_0 .net "wavedrom_enable", 0 0, v0x1b48fe0_0;  1 drivers
v0x1b4dba0_0 .net "wavedrom_title", 511 0, v0x1b49080_0;  1 drivers
L_0x1b4ee00 .concat [ 1 0 0 0], L_0x1b4de40;
L_0x1b527c0 .concat [ 1 0 0 0], L_0x1b4de40;
L_0x1b52880 .concat [ 1 0 0 0], L_0x1b52490;
L_0x1b529e0 .concat [ 1 0 0 0], L_0x1b4de40;
L_0x1b52bc0 .cmp/eeq 1, L_0x1b4ee00, L_0x1b52ab0;
S_0x1b15980 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1b157f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b00ea0 .functor NOT 1, v0x1b48c70_0, C4<0>, C4<0>, C4<0>;
L_0x1b160e0 .functor XOR 1, L_0x1b00ea0, v0x1b48d10_0, C4<0>, C4<0>;
L_0x1b253d0 .functor XOR 1, L_0x1b160e0, v0x1b48db0_0, C4<0>, C4<0>;
L_0x1b4de40 .functor XOR 1, L_0x1b253d0, v0x1b48ef0_0, C4<0>, C4<0>;
v0x1b255d0_0 .net *"_ivl_0", 0 0, L_0x1b00ea0;  1 drivers
v0x1b25670_0 .net *"_ivl_2", 0 0, L_0x1b160e0;  1 drivers
v0x1b00ff0_0 .net *"_ivl_4", 0 0, L_0x1b253d0;  1 drivers
v0x1b01090_0 .net "a", 0 0, v0x1b48c70_0;  alias, 1 drivers
v0x1b48030_0 .net "b", 0 0, v0x1b48d10_0;  alias, 1 drivers
v0x1b48140_0 .net "c", 0 0, v0x1b48db0_0;  alias, 1 drivers
v0x1b48200_0 .net "d", 0 0, v0x1b48ef0_0;  alias, 1 drivers
v0x1b482c0_0 .net "q", 0 0, L_0x1b4de40;  alias, 1 drivers
S_0x1b48420 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1b157f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1b48c70_0 .var "a", 0 0;
v0x1b48d10_0 .var "b", 0 0;
v0x1b48db0_0 .var "c", 0 0;
v0x1b48e50_0 .net "clk", 0 0, v0x1b4d5c0_0;  1 drivers
v0x1b48ef0_0 .var "d", 0 0;
v0x1b48fe0_0 .var "wavedrom_enable", 0 0;
v0x1b49080_0 .var "wavedrom_title", 511 0;
E_0x1b105c0/0 .event negedge, v0x1b48e50_0;
E_0x1b105c0/1 .event posedge, v0x1b48e50_0;
E_0x1b105c0 .event/or E_0x1b105c0/0, E_0x1b105c0/1;
E_0x1b10810 .event posedge, v0x1b48e50_0;
E_0x1af99f0 .event negedge, v0x1b48e50_0;
S_0x1b48770 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1b48420;
 .timescale -12 -12;
v0x1b48970_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b48a70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1b48420;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b491e0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1b157f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1b4df70 .functor NOT 1, v0x1b48c70_0, C4<0>, C4<0>, C4<0>;
L_0x1b4dfe0 .functor NOT 1, v0x1b48d10_0, C4<0>, C4<0>, C4<0>;
L_0x1b4e070 .functor AND 1, L_0x1b4df70, L_0x1b4dfe0, C4<1>, C4<1>;
L_0x1b4e130 .functor NOT 1, v0x1b48db0_0, C4<0>, C4<0>, C4<0>;
L_0x1b4e1d0 .functor AND 1, L_0x1b4e070, L_0x1b4e130, C4<1>, C4<1>;
L_0x1b4e2e0 .functor NOT 1, v0x1b48ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1b4e390 .functor AND 1, L_0x1b4e1d0, L_0x1b4e2e0, C4<1>, C4<1>;
L_0x1b4e4a0 .functor NOT 1, v0x1b48c70_0, C4<0>, C4<0>, C4<0>;
L_0x1b4e560 .functor NOT 1, v0x1b48d10_0, C4<0>, C4<0>, C4<0>;
L_0x1b4e5d0 .functor AND 1, L_0x1b4e4a0, L_0x1b4e560, C4<1>, C4<1>;
L_0x1b4e740 .functor NOT 1, v0x1b48db0_0, C4<0>, C4<0>, C4<0>;
L_0x1b4e7b0 .functor AND 1, L_0x1b4e5d0, L_0x1b4e740, C4<1>, C4<1>;
L_0x1b4e8e0 .functor AND 1, L_0x1b4e7b0, v0x1b48ef0_0, C4<1>, C4<1>;
L_0x1b4e9a0 .functor OR 1, L_0x1b4e390, L_0x1b4e8e0, C4<0>, C4<0>;
L_0x1b4e870 .functor NOT 1, v0x1b48c70_0, C4<0>, C4<0>, C4<0>;
L_0x1b4eb30 .functor NOT 1, v0x1b48d10_0, C4<0>, C4<0>, C4<0>;
L_0x1b4ec30 .functor AND 1, L_0x1b4e870, L_0x1b4eb30, C4<1>, C4<1>;
L_0x1b4ed40 .functor AND 1, L_0x1b4ec30, v0x1b48db0_0, C4<1>, C4<1>;
L_0x1b4eea0 .functor NOT 1, v0x1b48ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1b4ef10 .functor AND 1, L_0x1b4ed40, L_0x1b4eea0, C4<1>, C4<1>;
L_0x1b4f0d0 .functor OR 1, L_0x1b4e9a0, L_0x1b4ef10, C4<0>, C4<0>;
L_0x1b4f1e0 .functor NOT 1, v0x1b48c70_0, C4<0>, C4<0>, C4<0>;
L_0x1b4f420 .functor AND 1, L_0x1b4f1e0, v0x1b48d10_0, C4<1>, C4<1>;
L_0x1b4f5f0 .functor NOT 1, v0x1b48db0_0, C4<0>, C4<0>, C4<0>;
L_0x1b4f840 .functor AND 1, L_0x1b4f420, L_0x1b4f5f0, C4<1>, C4<1>;
L_0x1b4f950 .functor NOT 1, v0x1b48ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1b4fbb0 .functor AND 1, L_0x1b4f840, L_0x1b4f950, C4<1>, C4<1>;
L_0x1b4fcc0 .functor OR 1, L_0x1b4f0d0, L_0x1b4fbb0, C4<0>, C4<0>;
L_0x1b4fec0 .functor NOT 1, v0x1b48c70_0, C4<0>, C4<0>, C4<0>;
L_0x1b4ff30 .functor AND 1, L_0x1b4fec0, v0x1b48d10_0, C4<1>, C4<1>;
L_0x1b500f0 .functor AND 1, L_0x1b4ff30, v0x1b48db0_0, C4<1>, C4<1>;
L_0x1b501b0 .functor NOT 1, v0x1b48ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1b50330 .functor AND 1, L_0x1b500f0, L_0x1b501b0, C4<1>, C4<1>;
L_0x1b50440 .functor OR 1, L_0x1b4fcc0, L_0x1b50330, C4<0>, C4<0>;
L_0x1b50670 .functor NOT 1, v0x1b48d10_0, C4<0>, C4<0>, C4<0>;
L_0x1b506e0 .functor AND 1, v0x1b48c70_0, L_0x1b50670, C4<1>, C4<1>;
L_0x1b508d0 .functor NOT 1, v0x1b48db0_0, C4<0>, C4<0>, C4<0>;
L_0x1b50940 .functor AND 1, L_0x1b506e0, L_0x1b508d0, C4<1>, C4<1>;
L_0x1b50b90 .functor NOT 1, v0x1b48ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1b50c00 .functor AND 1, L_0x1b50940, L_0x1b50b90, C4<1>, C4<1>;
L_0x1b50e60 .functor OR 1, L_0x1b50440, L_0x1b50c00, C4<0>, C4<0>;
L_0x1b50f70 .functor NOT 1, v0x1b48d10_0, C4<0>, C4<0>, C4<0>;
L_0x1b51140 .functor AND 1, v0x1b48c70_0, L_0x1b50f70, C4<1>, C4<1>;
L_0x1b51200 .functor AND 1, L_0x1b51140, v0x1b48db0_0, C4<1>, C4<1>;
L_0x1b51430 .functor NOT 1, v0x1b48ef0_0, C4<0>, C4<0>, C4<0>;
L_0x1b514a0 .functor AND 1, L_0x1b51200, L_0x1b51430, C4<1>, C4<1>;
L_0x1b51730 .functor OR 1, L_0x1b50e60, L_0x1b514a0, C4<0>, C4<0>;
L_0x1b51840 .functor AND 1, v0x1b48c70_0, v0x1b48d10_0, C4<1>, C4<1>;
L_0x1b51a40 .functor NOT 1, v0x1b48db0_0, C4<0>, C4<0>, C4<0>;
L_0x1b51ab0 .functor AND 1, L_0x1b51840, L_0x1b51a40, C4<1>, C4<1>;
L_0x1b51d60 .functor AND 1, L_0x1b51ab0, v0x1b48ef0_0, C4<1>, C4<1>;
L_0x1b51e20 .functor OR 1, L_0x1b51730, L_0x1b51d60, C4<0>, C4<0>;
L_0x1b520e0 .functor AND 1, v0x1b48c70_0, v0x1b48d10_0, C4<1>, C4<1>;
L_0x1b52150 .functor AND 1, L_0x1b520e0, v0x1b48db0_0, C4<1>, C4<1>;
L_0x1b523d0 .functor AND 1, L_0x1b52150, v0x1b48ef0_0, C4<1>, C4<1>;
L_0x1b52490 .functor OR 1, L_0x1b51e20, L_0x1b523d0, C4<0>, C4<0>;
v0x1b494d0_0 .net *"_ivl_0", 0 0, L_0x1b4df70;  1 drivers
v0x1b495b0_0 .net *"_ivl_10", 0 0, L_0x1b4e2e0;  1 drivers
v0x1b49690_0 .net *"_ivl_100", 0 0, L_0x1b51d60;  1 drivers
v0x1b49780_0 .net *"_ivl_102", 0 0, L_0x1b51e20;  1 drivers
v0x1b49860_0 .net *"_ivl_104", 0 0, L_0x1b520e0;  1 drivers
v0x1b49990_0 .net *"_ivl_106", 0 0, L_0x1b52150;  1 drivers
v0x1b49a70_0 .net *"_ivl_108", 0 0, L_0x1b523d0;  1 drivers
v0x1b49b50_0 .net *"_ivl_12", 0 0, L_0x1b4e390;  1 drivers
v0x1b49c30_0 .net *"_ivl_14", 0 0, L_0x1b4e4a0;  1 drivers
v0x1b49d10_0 .net *"_ivl_16", 0 0, L_0x1b4e560;  1 drivers
v0x1b49df0_0 .net *"_ivl_18", 0 0, L_0x1b4e5d0;  1 drivers
v0x1b49ed0_0 .net *"_ivl_2", 0 0, L_0x1b4dfe0;  1 drivers
v0x1b49fb0_0 .net *"_ivl_20", 0 0, L_0x1b4e740;  1 drivers
v0x1b4a090_0 .net *"_ivl_22", 0 0, L_0x1b4e7b0;  1 drivers
v0x1b4a170_0 .net *"_ivl_24", 0 0, L_0x1b4e8e0;  1 drivers
v0x1b4a250_0 .net *"_ivl_26", 0 0, L_0x1b4e9a0;  1 drivers
v0x1b4a330_0 .net *"_ivl_28", 0 0, L_0x1b4e870;  1 drivers
v0x1b4a410_0 .net *"_ivl_30", 0 0, L_0x1b4eb30;  1 drivers
v0x1b4a4f0_0 .net *"_ivl_32", 0 0, L_0x1b4ec30;  1 drivers
v0x1b4a5d0_0 .net *"_ivl_34", 0 0, L_0x1b4ed40;  1 drivers
v0x1b4a6b0_0 .net *"_ivl_36", 0 0, L_0x1b4eea0;  1 drivers
v0x1b4a790_0 .net *"_ivl_38", 0 0, L_0x1b4ef10;  1 drivers
v0x1b4a870_0 .net *"_ivl_4", 0 0, L_0x1b4e070;  1 drivers
v0x1b4a950_0 .net *"_ivl_40", 0 0, L_0x1b4f0d0;  1 drivers
v0x1b4aa30_0 .net *"_ivl_42", 0 0, L_0x1b4f1e0;  1 drivers
v0x1b4ab10_0 .net *"_ivl_44", 0 0, L_0x1b4f420;  1 drivers
v0x1b4abf0_0 .net *"_ivl_46", 0 0, L_0x1b4f5f0;  1 drivers
v0x1b4acd0_0 .net *"_ivl_48", 0 0, L_0x1b4f840;  1 drivers
v0x1b4adb0_0 .net *"_ivl_50", 0 0, L_0x1b4f950;  1 drivers
v0x1b4ae90_0 .net *"_ivl_52", 0 0, L_0x1b4fbb0;  1 drivers
v0x1b4af70_0 .net *"_ivl_54", 0 0, L_0x1b4fcc0;  1 drivers
v0x1b4b050_0 .net *"_ivl_56", 0 0, L_0x1b4fec0;  1 drivers
v0x1b4b130_0 .net *"_ivl_58", 0 0, L_0x1b4ff30;  1 drivers
v0x1b4b420_0 .net *"_ivl_6", 0 0, L_0x1b4e130;  1 drivers
v0x1b4b500_0 .net *"_ivl_60", 0 0, L_0x1b500f0;  1 drivers
v0x1b4b5e0_0 .net *"_ivl_62", 0 0, L_0x1b501b0;  1 drivers
v0x1b4b6c0_0 .net *"_ivl_64", 0 0, L_0x1b50330;  1 drivers
v0x1b4b7a0_0 .net *"_ivl_66", 0 0, L_0x1b50440;  1 drivers
v0x1b4b880_0 .net *"_ivl_68", 0 0, L_0x1b50670;  1 drivers
v0x1b4b960_0 .net *"_ivl_70", 0 0, L_0x1b506e0;  1 drivers
v0x1b4ba40_0 .net *"_ivl_72", 0 0, L_0x1b508d0;  1 drivers
v0x1b4bb20_0 .net *"_ivl_74", 0 0, L_0x1b50940;  1 drivers
v0x1b4bc00_0 .net *"_ivl_76", 0 0, L_0x1b50b90;  1 drivers
v0x1b4bce0_0 .net *"_ivl_78", 0 0, L_0x1b50c00;  1 drivers
v0x1b4bdc0_0 .net *"_ivl_8", 0 0, L_0x1b4e1d0;  1 drivers
v0x1b4bea0_0 .net *"_ivl_80", 0 0, L_0x1b50e60;  1 drivers
v0x1b4bf80_0 .net *"_ivl_82", 0 0, L_0x1b50f70;  1 drivers
v0x1b4c060_0 .net *"_ivl_84", 0 0, L_0x1b51140;  1 drivers
v0x1b4c140_0 .net *"_ivl_86", 0 0, L_0x1b51200;  1 drivers
v0x1b4c220_0 .net *"_ivl_88", 0 0, L_0x1b51430;  1 drivers
v0x1b4c300_0 .net *"_ivl_90", 0 0, L_0x1b514a0;  1 drivers
v0x1b4c3e0_0 .net *"_ivl_92", 0 0, L_0x1b51730;  1 drivers
v0x1b4c4c0_0 .net *"_ivl_94", 0 0, L_0x1b51840;  1 drivers
v0x1b4c5a0_0 .net *"_ivl_96", 0 0, L_0x1b51a40;  1 drivers
v0x1b4c680_0 .net *"_ivl_98", 0 0, L_0x1b51ab0;  1 drivers
v0x1b4c760_0 .net "a", 0 0, v0x1b48c70_0;  alias, 1 drivers
v0x1b4c800_0 .net "b", 0 0, v0x1b48d10_0;  alias, 1 drivers
v0x1b4c8f0_0 .net "c", 0 0, v0x1b48db0_0;  alias, 1 drivers
v0x1b4c9e0_0 .net "d", 0 0, v0x1b48ef0_0;  alias, 1 drivers
v0x1b4cad0_0 .net "q", 0 0, L_0x1b52490;  alias, 1 drivers
S_0x1b4cc30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1b157f0;
 .timescale -12 -12;
E_0x1b10360 .event anyedge, v0x1b4d8e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1b4d8e0_0;
    %nor/r;
    %assign/vec4 v0x1b4d8e0_0, 0;
    %wait E_0x1b10360;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b48420;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b48ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b48db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b48d10_0, 0;
    %assign/vec4 v0x1b48c70_0, 0;
    %wait E_0x1af99f0;
    %wait E_0x1b10810;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b48ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b48db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b48d10_0, 0;
    %assign/vec4 v0x1b48c70_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b105c0;
    %load/vec4 v0x1b48c70_0;
    %load/vec4 v0x1b48d10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b48db0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1b48ef0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b48ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b48db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b48d10_0, 0;
    %assign/vec4 v0x1b48c70_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1b48a70;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b105c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1b48ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b48db0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b48d10_0, 0;
    %assign/vec4 v0x1b48c70_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1b157f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b4d5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b4d8e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1b157f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1b4d5c0_0;
    %inv;
    %store/vec4 v0x1b4d5c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1b157f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b48e50_0, v0x1b4da40_0, v0x1b4d3e0_0, v0x1b4d480_0, v0x1b4d520_0, v0x1b4d660_0, v0x1b4d7a0_0, v0x1b4d700_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1b157f0;
T_7 ;
    %load/vec4 v0x1b4d840_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1b4d840_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1b4d840_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1b4d840_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b4d840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1b4d840_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1b4d840_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1b157f0;
T_8 ;
    %wait E_0x1b105c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b4d840_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4d840_0, 4, 32;
    %load/vec4 v0x1b4d980_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1b4d840_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4d840_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b4d840_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4d840_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1b4d7a0_0;
    %load/vec4 v0x1b4d7a0_0;
    %load/vec4 v0x1b4d700_0;
    %xor;
    %load/vec4 v0x1b4d7a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1b4d840_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4d840_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1b4d840_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4d840_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/circuit2/iter0/response0/top_module.sv";
