/*
 * This devicetree is generated by sopc2dts version rel_14.0_RC3 on Mon Sep 14 10:14:01 PDT 2015
 * Sopc2dts is written by Walter Goossens <waltergoossens@home.nl>
 * in cooperation with the nios2 community <nios2-dev@lists.rocketboards.org>
 */

#include "socfpga_cyclone5.dtsi"

/ {
	model = "Altera SOCFPGA Cyclone V";	/* appended from boardinfo */
	compatible = "altr,socfpga-cyclone5", "altr,socfpga";	/* appended from boardinfo */

	chosen {
		bootargs = "earlyprintk";
		stdout-path = "serial0:115200n8";
	};

	memory {
		name = "memory";
		device_type = "memory";
		reg =
		< 0x00000000 0x40000000 >;
	};

	aliases {
		serial0 = &uart0;
		serial1 = &uart1;
		/* this allow the ethaddr uboot environmnet variable contents
		 * to be added to the gmac1 device tree blob.
		 */
		ethernet0 = &gmac1;
	};

	clocks {
		#address-cells = < 1 >;
		#size-cells = < 1 >;

		clk_0: clk_0 {
			compatible = "fixed-clock";
			#clock-cells = < 0 >;
			clock-frequency = < 60000000 >;	/* 60.00 MHz */
			clock-output-names = "clk_0-clk";
		}; //end clk_0 (clk_0)

		Richmond_FPGA_IO_HPS_CLK: Richmond_FPGA_IO_HPS_CLK {
			compatible = "fixed-clock";
			#clock-cells = < 0 >;
			clock-frequency = < 60000000 >;	/* 60.00 MHz */
			clock-output-names = "Richmond_FPGA_IO_HPS_CLK-clk";
		}; //end Richmond_FPGA_IO_HPS_CLK (Richmond_FPGA_IO_HPS_CLK)

	}; //end clocks

    Richmond_FPGA_IO_alt_vip_vfr_0: vip@0x100044000 {
        compatible = "ALTR,vip-frame-reader-14.0", "ALTR,vip-frame-reader-9.1";
        reg = < 0xff244000 0x00000080 >;
        interrupt-parent = < &intc >;
        interrupts = < 0 43 4 >;
        clocks = < &Richmond_FPGA_IO_HPS_CLK &Richmond_FPGA_IO_HPS_CLK >;
        clock-names = "clock_reset", "clock_master";
        max-width = < 640 >;    /* MAX_IMAGE_WIDTH type NUMBER */
        max-height = < 480 >;   /* MAX_IMAGE_HEIGHT type NUMBER */
        bits-per-color = < 8 >; /* BITS_PER_PIXEL_PER_COLOR_PLANE type NUMBER */
        colors-per-beat = < 4 >;    /* NUMBER_OF_CHANNELS_IN_PARALLEL type NUMBER */
        beats-per-pixel = < 1 >;    /* NUMBER_OF_CHANNELS_IN_SEQUENCE type NUMBER */
        mem-word-width = < 128 >;   /* MEM_PORT_WIDTH type NUMBER */
    }; //end vip@0x100044000 (Richmond_FPGA_IO_alt_vip_vfr_0)

};

&gmac1 {
	status = "okay";
	phy-mode = "rgmii";
	snps,phy-addr = < 0xFFFFFFFF >;
	phy-addr = < 0xFFFFFFFF >;

	rxd0-skew-ps = <0>;
	rxd1-skew-ps = <0>;
	rxd2-skew-ps = <0>;
	rxd3-skew-ps = <0>;
	txd0-skew-ps = <0>;
	txd1-skew-ps = <0>;
	txd2-skew-ps = <0>;
	txd3-skew-ps = <0>;
	txen-skew-ps = <0>;
	txc-skew-ps = <3000>;
	rxdv-skew-ps = <0>;
	rxc-skew-ps = <3000>;
	max-frame-size = <3800>;
};

&mmc0 {
	status = "disabled";
};

&i2c0 {
	status = "okay";
	speed-mode = <0>;

	eeprom@51 {
		compatible = "atmel,24c32";
		reg = <0x51>;
		pagesize = <32>;
   };
};

&i2c1 {
	status = "okay";
	speed-mode = <0>;

	rtc@51 {
		compatible = "rtc,pcf8563";
		reg = <0x51>;
   };
};

&spi0 {
		#address-cells = < 1 >;  
		#size-cells = < 0 >;  
		bus-num = < 0 >;   
		num-chipselect = < 4 >;  
		status = "okay";   

		temp@1 {
				compatible = "hwmon,adt7302";
				reg = < 1 >;  
				spi-max-frequency = < 100000000 >; 
				enable-dma = < 1 >; 
		};

		spidev@0 {
				compatible = "spidev";
				reg = < 0 >;
				spi-max-frequency = < 100000000 >;
				enable-dma = < 1 >;
		};
};

&qspi {
	status = "okay";
	flash0: n25q512a@0 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		reg = <0>;      /* chip select */
		spi-max-frequency = <50000000>;

		cdns,page-size = <256>;
		cdns,block-size = <16>;
		cdns,read-delay = <4>;
		cdns,tshsl-ns = <50>;
		cdns,tsd2d-ns = <50>;
		cdns,tchsh-ns = <4>;
		cdns,tslch-ns = <4>;
		
		part0: partition@0 {
					label = "Flash 0 Raw Data";	/* appended from boardinfo */
					reg = < 0x00000000 0x00800000 >;	/* appended from boardinfo */
		}; //end partition@0 (part0)

		part1: partition@800000 {
					label = "Flash 1 jffs2 Filesystem";	/* appended from boardinfo */
					reg = < 0x00800000 0x03000000 >;	/* appended from boardinfo */
		}; //end partition@800000 (part1)

		part2: partition@3800000 {
					label = "FPGA Image";	/* appended from boardinfo */
					reg = < 0x03800000 0x00600000 >;	/* appended from boardinfo */
		}; //end partition@3800000 (part2)

		part3: partition@3e00000 {
					label = "Splash Screen Image";	/* appended from boardinfo */
					reg = < 0x03E00000 0x00200000 >;	/* appended from boardinfo */
		}; //end partition@3e00000 (part3)
	};

	flash1: n25q00@1 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
		reg = <1>;      /* chip select */
		spi-max-frequency = <50000000>;

		cdns,page-size = <256>;
		cdns,block-size = <16>;
		cdns,read-delay = <4>;
		cdns,tshsl-ns = <50>;
		cdns,tsd2d-ns = <50>;
		cdns,tchsh-ns = <4>;
		cdns,tslch-ns = <4>;

		part4: partition@0 {
					label = "Flash 1 Raw Data";	/* appended from boardinfo */
					reg = < 0x00000000 0x08000000 >;	/* appended from boardinfo */
		}; //end partition@0 (part4)
	}; //end n25q00@1 (flash1)		
};

&uart0 {
	status = "okay";
	/delete-property/ dmas;
	/delete-property/ dma-names;
};

&uart1 {
	status = "okay";
	/delete-property/ dmas;
	/delete-property/ dma-names;
};

&usb0 {
	status = "okay";
};

&usb1 {
	status = "okay";
};

&gpio0 {
	status = "okay";
};

&gpio1 {
	status = "okay";
};

&gpio2 {
	status = "okay";
};

&can0 {
	status = "okay";
};
