TimeQuest Timing Analyzer report for vga_kbd_txt
Tue Jan 21 05:47:07 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Hold: 'CLOCK_50'
 13. Slow Model Minimum Pulse Width: 'CLOCK_50'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLOCK_50'
 24. Fast Model Hold: 'CLOCK_50'
 25. Fast Model Minimum Pulse Width: 'CLOCK_50'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; vga_kbd_txt                                                       ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 135.5 MHz ; 135.5 MHz       ; CLOCK_50   ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -6.380 ; -1121.162     ;
+----------+--------+---------------+


+----------------------------------+
; Slow Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.445 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -2.064 ; -1208.209          ;
+----------+--------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.380 ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[1]                                                                                               ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 7.418      ;
; -6.311 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg0                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 7.284      ;
; -6.311 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg1                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 7.284      ;
; -6.311 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg2                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 7.284      ;
; -6.311 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg3                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 7.284      ;
; -6.311 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg4                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 7.284      ;
; -6.311 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg5                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 7.284      ;
; -6.311 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg6                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 7.284      ;
; -6.311 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg7                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 7.284      ;
; -6.311 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg8                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 7.284      ;
; -6.311 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg9                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 7.284      ;
; -6.311 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg10                 ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.065     ; 7.284      ;
; -6.302 ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[0]                                                                                               ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 7.340      ;
; -6.294 ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[1]                                                                                               ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.084      ; 7.338      ;
; -6.251 ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[2][3]                                                                                            ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.072      ; 7.283      ;
; -6.235 ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[1][4]                                                                                            ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.072      ; 7.267      ;
; -6.232 ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[0]                                                                                               ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.084      ; 7.276      ;
; -6.227 ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[2][3]                                                                                            ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 7.265      ;
; -6.223 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 7.145      ;
; -6.223 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 7.145      ;
; -6.223 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 7.145      ;
; -6.223 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 7.145      ;
; -6.223 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 7.145      ;
; -6.223 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 7.145      ;
; -6.223 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 7.145      ;
; -6.223 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 7.145      ;
; -6.223 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 7.145      ;
; -6.223 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 7.145      ;
; -6.223 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 7.145      ;
; -6.223 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.038     ; 7.145      ;
; -6.151 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg0                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 7.110      ;
; -6.151 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg1                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 7.110      ;
; -6.151 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg2                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 7.110      ;
; -6.151 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg3                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 7.110      ;
; -6.151 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg4                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 7.110      ;
; -6.151 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg5                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 7.110      ;
; -6.151 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg6                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 7.110      ;
; -6.151 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg7                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 7.110      ;
; -6.151 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg8                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 7.110      ;
; -6.151 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg9                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 7.110      ;
; -6.151 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg10                 ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 7.110      ;
; -6.115 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg0                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 7.070      ;
; -6.115 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg1                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 7.070      ;
; -6.115 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg2                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 7.070      ;
; -6.115 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg3                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 7.070      ;
; -6.115 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 7.070      ;
; -6.115 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg5                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 7.070      ;
; -6.115 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg6                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 7.070      ;
; -6.115 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg7                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 7.070      ;
; -6.115 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg8                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 7.070      ;
; -6.115 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg9                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 7.070      ;
; -6.115 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg10                 ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 7.070      ;
; -6.109 ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[2][4]                                                                                            ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.072      ; 7.141      ;
; -6.089 ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[1]                                                                                               ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a6~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.070      ; 7.119      ;
; -6.087 ; kb_code:kb_code_unit|compare_reg[1]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_y_reg[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 7.126      ;
; -6.083 ; kb_code:kb_code_unit|compare_reg[0]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_y_reg[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 7.122      ;
; -6.082 ; kb_code:kb_code_unit|compare_reg[1]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_y_reg[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 7.121      ;
; -6.082 ; kb_code:kb_code_unit|compare_reg[1]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_y_reg[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 7.121      ;
; -6.078 ; kb_code:kb_code_unit|compare_reg[0]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_y_reg[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 7.117      ;
; -6.078 ; kb_code:kb_code_unit|compare_reg[0]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_y_reg[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 7.117      ;
; -6.064 ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[1][6]                                                                                            ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.073      ; 7.097      ;
; -6.062 ; kb_code:kb_code_unit|compare_reg[2]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_y_reg[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 7.101      ;
; -6.057 ; kb_code:kb_code_unit|compare_reg[2]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_y_reg[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 7.096      ;
; -6.057 ; kb_code:kb_code_unit|compare_reg[2]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_y_reg[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 7.096      ;
; -6.050 ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[1]                                                                                               ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.079      ; 7.089      ;
; -6.027 ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[0]                                                                                               ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a6~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.070      ; 7.057      ;
; -5.999 ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[1][0]                                                                                            ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.072      ; 7.031      ;
; -5.974 ; kb_code:kb_code_unit|compare_reg[1]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_y_reg[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 7.013      ;
; -5.970 ; kb_code:kb_code_unit|compare_reg[0]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_y_reg[4]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 7.009      ;
; -5.968 ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[0]                                                                                               ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a2~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.079      ; 7.007      ;
; -5.967 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[6]                                                                                                   ; vga_kbd_txt:text_gen_unit|cur_y_reg[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 7.006      ;
; -5.962 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[6]                                                                                                   ; vga_kbd_txt:text_gen_unit|cur_y_reg[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 7.001      ;
; -5.962 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[6]                                                                                                   ; vga_kbd_txt:text_gen_unit|cur_y_reg[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 7.001      ;
; -5.948 ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[1]                                                                                               ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a4~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.088      ; 6.996      ;
; -5.947 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg0                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.912      ;
; -5.947 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg1                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.912      ;
; -5.947 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg2                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.912      ;
; -5.947 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg3                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.912      ;
; -5.947 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg4                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.912      ;
; -5.947 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg5                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.912      ;
; -5.947 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg6                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.912      ;
; -5.947 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg7                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.912      ;
; -5.947 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg8                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.912      ;
; -5.947 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg9                  ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.912      ;
; -5.947 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg10                 ; rgb_reg[0]                                                                                                                                       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 6.912      ;
; -5.945 ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[1][0]                                                                                            ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 6.983      ;
; -5.936 ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[1]                                                                                               ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.084      ; 6.980      ;
; -5.935 ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[1][4]                                                                                            ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~porta_datain_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.078      ; 6.973      ;
; -5.928 ; kb_code:kb_code_unit|compare_reg[1]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_x_reg[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 6.962      ;
; -5.928 ; kb_code:kb_code_unit|compare_reg[1]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_x_reg[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 6.962      ;
; -5.928 ; kb_code:kb_code_unit|compare_reg[1]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_x_reg[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 6.962      ;
; -5.928 ; kb_code:kb_code_unit|compare_reg[1]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_x_reg[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 6.962      ;
; -5.928 ; kb_code:kb_code_unit|compare_reg[1]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_x_reg[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 6.962      ;
; -5.926 ; kb_code:kb_code_unit|compare_reg[4]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_y_reg[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 6.965      ;
; -5.924 ; kb_code:kb_code_unit|compare_reg[0]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_x_reg[1]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 6.958      ;
; -5.924 ; kb_code:kb_code_unit|compare_reg[0]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_x_reg[2]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 6.958      ;
; -5.924 ; kb_code:kb_code_unit|compare_reg[0]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_x_reg[3]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 6.958      ;
; -5.924 ; kb_code:kb_code_unit|compare_reg[0]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_x_reg[6]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 6.958      ;
; -5.924 ; kb_code:kb_code_unit|compare_reg[0]                                                                                                                ; vga_kbd_txt:text_gen_unit|cur_x_reg[0]                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 6.958      ;
; -5.922 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg9                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 6.819      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.idle                             ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.idle                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.dps                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.dps                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[0]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[1]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[2]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[3]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; kb_code:kb_code_unit|state_reg.typematic                                           ; kb_code:kb_code_unit|state_reg.typematic                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; kb_code:kb_code_unit|state_reg.waste_cycle                                         ; kb_code:kb_code_unit|state_reg.waste_cycle                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[0]                               ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[1]                               ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; kb_code:kb_code_unit|fifo:fifo_key_unit|w_ptr_reg[0]                               ; kb_code:kb_code_unit|fifo:fifo_key_unit|w_ptr_reg[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; kb_code:kb_code_unit|fifo:fifo_key_unit|w_ptr_reg[1]                               ; kb_code:kb_code_unit|fifo:fifo_key_unit|w_ptr_reg[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; kb_code:kb_code_unit|fifo:fifo_key_unit|full_reg                                   ; kb_code:kb_code_unit|fifo:fifo_key_unit|full_reg                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; kb_code:kb_code_unit|fifo:fifo_key_unit|empty_reg                                  ; kb_code:kb_code_unit|fifo:fifo_key_unit|empty_reg                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.731      ;
; 0.615 ; vga_kbd_txt:text_gen_unit|pix_y1_reg[2]                                            ; vga_kbd_txt:text_gen_unit|pix_y2_reg[2]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.901      ;
; 0.616 ; kb_code:kb_code_unit|state_reg.waste_cycle                                         ; kb_code:kb_code_unit|state_reg.init                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.902      ;
; 0.622 ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[0]                               ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[4]  ; vga_kbd_txt:text_gen_unit|pix_x2_reg[4]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.909      ;
; 0.625 ; vga_kbd_txt:text_gen_unit|pix_x1_reg[0]                                            ; vga_kbd_txt:text_gen_unit|pix_x2_reg[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.911      ;
; 0.628 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[8]  ; vga_kbd_txt:text_gen_unit|pix_x2_reg[6]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[24] ; vga_kbd_txt:text_gen_unit|pix_y2_reg[8]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.631 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[12] ; vga_kbd_txt:text_gen_unit|pix_x2_reg[8]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.917      ;
; 0.632 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[1]                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[4]                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[3]                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.919      ;
; 0.641 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[7]                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.927      ;
; 0.650 ; vga_sync:vga_sync_unit|h_count_reg[6]                                              ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.936      ;
; 0.671 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.dps                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.957      ;
; 0.680 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.dps                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.966      ;
; 0.681 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.dps                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.967      ;
; 0.760 ; vga_kbd_txt:text_gen_unit|pix_y1_reg[1]                                            ; vga_kbd_txt:text_gen_unit|pix_y2_reg[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.046      ;
; 0.766 ; vga_kbd_txt:text_gen_unit|pix_x1_reg[1]                                            ; vga_kbd_txt:text_gen_unit|pix_x2_reg[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.052      ;
; 0.768 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[20] ; vga_kbd_txt:text_gen_unit|pix_y2_reg[6]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.054      ;
; 0.771 ; vga_kbd_txt:text_gen_unit|pix_x1_reg[2]                                            ; vga_kbd_txt:text_gen_unit|pix_x2_reg[2]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.057      ;
; 0.775 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[14] ; vga_kbd_txt:text_gen_unit|pix_x2_reg[9]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.061      ;
; 0.780 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[9]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[8]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.066      ;
; 0.784 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[18] ; vga_kbd_txt:text_gen_unit|pix_y2_reg[5]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.070      ;
; 0.785 ; vga_kbd_txt:text_gen_unit|cur_y_reg[3]                                             ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[21]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.071      ;
; 0.788 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[6]                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.074      ;
; 0.795 ; vga_sync:vga_sync_unit|h_count_reg[5]                                              ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.081      ;
; 0.805 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[3]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.091      ;
; 0.807 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[3]                                   ; kb_code:kb_code_unit|compare_reg[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.093      ;
; 0.867 ; vga_kbd_txt:text_gen_unit|pix_y1_reg[3]                                            ; vga_kbd_txt:text_gen_unit|pix_y2_reg[3]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.154      ;
; 0.878 ; vga_sync:vga_sync_unit|v_count_reg[2]                                              ; vga_kbd_txt:text_gen_unit|pix_y1_reg[2]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.165      ;
; 0.879 ; vga_sync:vga_sync_unit|v_count_reg[1]                                              ; vga_kbd_txt:text_gen_unit|pix_y1_reg[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.166      ;
; 0.922 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.load                             ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.idle                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.208      ;
; 0.930 ; vga_kbd_txt:text_gen_unit|pix_x2_reg[2]                                            ; rgb_reg[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.216      ;
; 0.953 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[6]  ; vga_kbd_txt:text_gen_unit|pix_x2_reg[5]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.233      ;
; 0.957 ; kb_code:kb_code_unit|fifo:fifo_key_unit|empty_reg                                  ; kb_code:kb_code_unit|fifo:fifo_key_unit|full_reg                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.243      ;
; 0.976 ; kb_code:kb_code_unit|fifo:fifo_key_unit|full_reg                                   ; kb_code:kb_code_unit|fifo:fifo_key_unit|empty_reg                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.262      ;
; 0.984 ; kb_code:kb_code_unit|state_reg.init                                                ; kb_code:kb_code_unit|state_reg.wait_brk                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 0.984 ; kb_code:kb_code_unit|state_reg.init                                                ; kb_code:kb_code_unit|state_reg.get_code                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.270      ;
; 0.985 ; vga_sync:vga_sync_unit|h_count_reg[1]                                              ; vga_sync:vga_sync_unit|h_count_reg[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.985 ; vga_sync:vga_sync_unit|h_count_reg[4]                                              ; vga_sync:vga_sync_unit|h_count_reg[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.271      ;
; 0.988 ; vga_sync:vga_sync_unit|v_count_reg[8]                                              ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.274      ;
; 0.989 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.dps                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.load                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.275      ;
; 0.990 ; vga_sync:vga_sync_unit|h_count_reg[6]                                              ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.276      ;
; 0.993 ; vga_sync:vga_sync_unit|v_count_reg[6]                                              ; vga_sync:vga_sync_unit|v_count_reg[6]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.279      ;
; 0.993 ; kb_code:kb_code_unit|state_reg.get_code                                            ; kb_code:kb_code_unit|state_reg.init                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.279      ;
; 0.994 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[8]                                   ; kb_code:kb_code_unit|compare_reg[7]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.280      ;
; 0.998 ; vga_sync:vga_sync_unit|v_count_reg[4]                                              ; vga_sync:vga_sync_unit|v_count_reg[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.284      ;
; 1.005 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[5]                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.006      ; 1.297      ;
; 1.007 ; vga_sync:vga_sync_unit|h_count_reg[3]                                              ; vga_sync:vga_sync_unit|h_count_reg[3]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.293      ;
; 1.010 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[10] ; vga_kbd_txt:text_gen_unit|pix_x2_reg[7]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.296      ;
; 1.011 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[2]  ; vga_kbd_txt:text_gen_unit|pix_x2_reg[3]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.297      ;
; 1.012 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[0]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.298      ;
; 1.014 ; vga_kbd_txt:text_gen_unit|cur_y_reg[4]                                             ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[23]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.300      ;
; 1.015 ; vga_sync:vga_sync_unit|v_count_reg[5]                                              ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.016 ; vga_sync:vga_sync_unit|v_count_reg[7]                                              ; vga_sync:vga_sync_unit|v_count_reg[7]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.302      ;
; 1.017 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[22] ; vga_kbd_txt:text_gen_unit|pix_y2_reg[7]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.303      ;
; 1.020 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.dps                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.306      ;
; 1.021 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[1]                                   ; kb_code:kb_code_unit|compare_reg[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.307      ;
; 1.024 ; vga_sync:vga_sync_unit|v_count_reg[3]                                              ; vga_kbd_txt:text_gen_unit|pix_y1_reg[3]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.310      ;
; 1.028 ; vga_sync:vga_sync_unit|h_count_reg[2]                                              ; vga_kbd_txt:text_gen_unit|pix_x1_reg[2]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 1.313      ;
; 1.031 ; vga_sync:vga_sync_unit|h_count_reg[7]                                              ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.317      ;
; 1.039 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[5]                                   ; kb_code:kb_code_unit|compare_reg[4]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.325      ;
; 1.040 ; vga_sync:vga_sync_unit|v_count_reg[1]                                              ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.326      ;
; 1.044 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.idle                             ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.dps                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.330      ;
; 1.046 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[8]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[7]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.332      ;
; 1.107 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[3]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.load                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.393      ;
; 1.134 ; vga_sync:vga_sync_unit|v_count_reg[9]                                              ; vga_sync:vga_sync_unit|v_count_reg[9]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.420      ;
; 1.135 ; kb_code:kb_code_unit|state_reg.typematic                                           ; kb_code:kb_code_unit|state_reg.waste_cycle                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.421      ;
; 1.142 ; vga_sync:vga_sync_unit|v_count_reg[3]                                              ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.469      ;
; 1.146 ; vga_sync:vga_sync_unit|v_count_reg[1]                                              ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.473      ;
; 1.153 ; vga_sync:vga_sync_unit|v_count_reg[2]                                              ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.480      ;
; 1.153 ; kb_code:kb_code_unit|state_reg.wait_brk                                            ; kb_code:kb_code_unit|state_reg.typematic                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.439      ;
; 1.167 ; vga_sync:vga_sync_unit|v_count_reg[0]                                              ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.077      ; 1.494      ;
; 1.184 ; vga_kbd_txt:text_gen_unit|cur_x_reg[1]                                             ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.005     ; 1.465      ;
; 1.202 ; vga_kbd_txt:text_gen_unit|cur_y_reg[1]                                             ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[17]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 1.482      ;
; 1.205 ; vga_sync:vga_sync_unit|h_count_reg[2]                                              ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.491      ;
; 1.209 ; vga_sync:vga_sync_unit|h_count_reg[0]                                              ; vga_sync:vga_sync_unit|h_count_reg[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.495      ;
; 1.212 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[1]                                   ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[3][0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.494      ;
; 1.213 ; vga_kbd_txt:text_gen_unit|cur_x_reg[2]                                             ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[5]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.500      ;
; 1.223 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[7]                                   ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[1][6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.505      ;
; 1.223 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[7]                                   ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[2][6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.505      ;
; 1.230 ; vga_kbd_txt:text_gen_unit|cur_y_reg[0]                                             ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[15]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.512      ;
; 1.255 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[2]                                   ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[2][1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.537      ;
; 1.255 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[2]                                   ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[1][1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 1.537      ;
; 1.260 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[1]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.load                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 1.546      ;
; 1.262 ; vga_sync:vga_sync_unit|v_count_reg[1]                                              ; vga_sync:vga_sync_unit|v_sync_reg                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 1.549      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.064 ; 0.500        ; 2.564          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.064 ; 0.500        ; 2.564          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg3  ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PS2_CLK   ; CLOCK_50   ; 4.275 ; 4.275 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 4.654 ; 4.654 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; PS2_CLK   ; CLOCK_50   ; -4.027 ; -4.027 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; -4.406 ; -4.406 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_B[*]  ; CLOCK_50   ; 7.945 ; 7.945 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 7.945 ; 7.945 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 7.889 ; 7.889 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 7.906 ; 7.906 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 7.928 ; 7.928 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 7.639 ; 7.639 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 7.928 ; 7.928 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 7.641 ; 7.641 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 7.583 ; 7.583 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 8.252 ; 8.252 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 7.988 ; 7.988 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 8.235 ; 8.235 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 8.252 ; 8.252 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 7.277 ; 7.277 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_B[*]  ; CLOCK_50   ; 7.889 ; 7.889 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 7.945 ; 7.945 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 7.889 ; 7.889 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 7.906 ; 7.906 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 7.639 ; 7.639 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 7.639 ; 7.639 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 7.928 ; 7.928 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 7.641 ; 7.641 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 7.583 ; 7.583 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 7.988 ; 7.988 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 7.988 ; 7.988 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 8.235 ; 8.235 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 8.252 ; 8.252 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 7.277 ; 7.277 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------+
; Fast Model Setup Summary          ;
+----------+--------+---------------+
; Clock    ; Slack  ; End Point TNS ;
+----------+--------+---------------+
; CLOCK_50 ; -2.463 ; -260.610      ;
+----------+--------+---------------+


+----------------------------------+
; Fast Model Hold Summary          ;
+----------+-------+---------------+
; Clock    ; Slack ; End Point TNS ;
+----------+-------+---------------+
; CLOCK_50 ; 0.215 ; 0.000         ;
+----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+----------+--------+--------------------+
; Clock    ; Slack  ; End Point TNS      ;
+----------+--------+--------------------+
; CLOCK_50 ; -2.000 ; -1109.604          ;
+----------+--------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.463 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.457      ;
; -2.463 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.457      ;
; -2.463 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.457      ;
; -2.463 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.457      ;
; -2.463 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.457      ;
; -2.463 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.457      ;
; -2.463 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.457      ;
; -2.463 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.457      ;
; -2.463 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.457      ;
; -2.463 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.457      ;
; -2.463 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.457      ;
; -2.463 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.005     ; 3.457      ;
; -2.401 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg0                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.377      ;
; -2.401 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg1                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.377      ;
; -2.401 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg2                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.377      ;
; -2.401 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg3                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.377      ;
; -2.401 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg4                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.377      ;
; -2.401 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg5                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.377      ;
; -2.401 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg6                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.377      ;
; -2.401 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg7                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.377      ;
; -2.401 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg8                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.377      ;
; -2.401 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg9                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.377      ;
; -2.401 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg10                 ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 3.377      ;
; -2.340 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a5~portb_address_reg0  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.313      ;
; -2.340 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a5~portb_address_reg1  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.313      ;
; -2.340 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a5~portb_address_reg2  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.313      ;
; -2.340 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a5~portb_address_reg3  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.313      ;
; -2.340 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a5~portb_address_reg4  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.313      ;
; -2.340 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a5~portb_address_reg5  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.313      ;
; -2.340 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a5~portb_address_reg6  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.313      ;
; -2.340 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a5~portb_address_reg7  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.313      ;
; -2.340 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a5~portb_address_reg8  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.313      ;
; -2.340 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a5~portb_address_reg9  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.313      ;
; -2.340 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a5~portb_address_reg10 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.313      ;
; -2.340 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a5~portb_address_reg11 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg9  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 3.313      ;
; -2.339 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.329      ;
; -2.339 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.329      ;
; -2.339 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.329      ;
; -2.339 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.329      ;
; -2.339 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.329      ;
; -2.339 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.329      ;
; -2.339 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.329      ;
; -2.339 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.329      ;
; -2.339 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.329      ;
; -2.339 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.329      ;
; -2.339 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.329      ;
; -2.339 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.009     ; 3.329      ;
; -2.338 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg0                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.303      ;
; -2.338 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg1                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.303      ;
; -2.338 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg2                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.303      ;
; -2.338 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg3                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.303      ;
; -2.338 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg4                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.303      ;
; -2.338 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg5                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.303      ;
; -2.338 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg6                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.303      ;
; -2.338 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg7                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.303      ;
; -2.338 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg8                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.303      ;
; -2.338 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg9                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.303      ;
; -2.338 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg10                 ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.303      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~portb_address_reg0  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 3.314      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg0                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.295      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~portb_address_reg1  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 3.314      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~portb_address_reg2  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 3.314      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~portb_address_reg3  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 3.314      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~portb_address_reg4  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 3.314      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~portb_address_reg5  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 3.314      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~portb_address_reg6  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 3.314      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~portb_address_reg7  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 3.314      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~portb_address_reg8  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 3.314      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~portb_address_reg9  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 3.314      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~portb_address_reg10 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 3.314      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a3~portb_address_reg11 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg7  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.019     ; 3.314      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg1                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.295      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg2                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.295      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg3                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.295      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg4                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.295      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg5                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.295      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg6                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.295      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg7                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.295      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg8                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.295      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg9                  ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.295      ;
; -2.334 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a5~porta_address_reg10                 ; rgb_reg[0]                                                                                                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 3.295      ;
; -2.333 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.318      ;
; -2.333 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.318      ;
; -2.333 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.318      ;
; -2.333 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.318      ;
; -2.333 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.318      ;
; -2.333 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.318      ;
; -2.333 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.318      ;
; -2.333 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.318      ;
; -2.333 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.318      ;
; -2.333 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.318      ;
; -2.333 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.318      ;
; -2.333 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 3.318      ;
; -2.332 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.334      ;
; -2.332 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a0~porta_address_reg4  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 3.311      ;
; -2.332 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a6~portb_address_reg0  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.329      ;
; -2.332 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a6~portb_address_reg1  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.334      ;
; -2.332 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a6~portb_address_reg2  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.334      ;
; -2.332 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a6~portb_address_reg3  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.334      ;
; -2.332 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a6~portb_address_reg4  ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a1~porta_address_reg10 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.003      ; 3.334      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.idle                             ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.idle                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.dps                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.dps                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[0]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[1]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[2]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[3]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; kb_code:kb_code_unit|state_reg.typematic                                           ; kb_code:kb_code_unit|state_reg.typematic                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; kb_code:kb_code_unit|state_reg.waste_cycle                                         ; kb_code:kb_code_unit|state_reg.waste_cycle                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[0]                               ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[1]                               ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; kb_code:kb_code_unit|fifo:fifo_key_unit|w_ptr_reg[0]                               ; kb_code:kb_code_unit|fifo:fifo_key_unit|w_ptr_reg[0]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; kb_code:kb_code_unit|fifo:fifo_key_unit|w_ptr_reg[1]                               ; kb_code:kb_code_unit|fifo:fifo_key_unit|w_ptr_reg[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; kb_code:kb_code_unit|fifo:fifo_key_unit|full_reg                                   ; kb_code:kb_code_unit|fifo:fifo_key_unit|full_reg                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; kb_code:kb_code_unit|fifo:fifo_key_unit|empty_reg                                  ; kb_code:kb_code_unit|fifo:fifo_key_unit|empty_reg                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; kb_code:kb_code_unit|state_reg.waste_cycle                                         ; kb_code:kb_code_unit|state_reg.init                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; vga_kbd_txt:text_gen_unit|pix_y1_reg[2]                                            ; vga_kbd_txt:text_gen_unit|pix_y2_reg[2]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[0]                               ; kb_code:kb_code_unit|fifo:fifo_key_unit|r_ptr_reg[1]                                                                              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.392      ;
; 0.243 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[4]  ; vga_kbd_txt:text_gen_unit|pix_x2_reg[4]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; vga_kbd_txt:text_gen_unit|pix_x1_reg[0]                                            ; vga_kbd_txt:text_gen_unit|pix_x2_reg[0]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[8]  ; vga_kbd_txt:text_gen_unit|pix_x2_reg[6]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[4]                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[3]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[24] ; vga_kbd_txt:text_gen_unit|pix_y2_reg[8]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[12] ; vga_kbd_txt:text_gen_unit|pix_x2_reg[8]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[3]                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[2]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[1]                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[0]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.400      ;
; 0.254 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[7]                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[6]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; vga_sync:vga_sync_unit|h_count_reg[6]                                              ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.408      ;
; 0.267 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.dps                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.419      ;
; 0.275 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.dps                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.427      ;
; 0.277 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.dps                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[3]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.429      ;
; 0.301 ; vga_sync:vga_sync_unit|h_count_reg[5]                                              ; vga_sync:vga_sync_unit|h_sync_reg                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.453      ;
; 0.322 ; vga_kbd_txt:text_gen_unit|pix_y1_reg[1]                                            ; vga_kbd_txt:text_gen_unit|pix_y2_reg[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.474      ;
; 0.327 ; vga_kbd_txt:text_gen_unit|pix_x1_reg[1]                                            ; vga_kbd_txt:text_gen_unit|pix_x2_reg[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; vga_kbd_txt:text_gen_unit|pix_x1_reg[2]                                            ; vga_kbd_txt:text_gen_unit|pix_x2_reg[2]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[20] ; vga_kbd_txt:text_gen_unit|pix_y2_reg[6]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.480      ;
; 0.331 ; vga_kbd_txt:text_gen_unit|pix_y1_reg[3]                                            ; vga_kbd_txt:text_gen_unit|pix_y2_reg[3]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.483      ;
; 0.333 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[9]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[8]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.485      ;
; 0.334 ; vga_kbd_txt:text_gen_unit|cur_y_reg[3]                                             ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[21]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[14] ; vga_kbd_txt:text_gen_unit|pix_x2_reg[9]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.486      ;
; 0.335 ; vga_sync:vga_sync_unit|v_count_reg[1]                                              ; vga_kbd_txt:text_gen_unit|pix_y1_reg[1]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.487      ;
; 0.335 ; vga_sync:vga_sync_unit|v_count_reg[2]                                              ; vga_kbd_txt:text_gen_unit|pix_y1_reg[2]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.487      ;
; 0.338 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[18] ; vga_kbd_txt:text_gen_unit|pix_y2_reg[5]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.490      ;
; 0.342 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[6]                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[5]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.494      ;
; 0.348 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[3]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[2]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.500      ;
; 0.350 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[3]                                   ; kb_code:kb_code_unit|compare_reg[2]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.502      ;
; 0.362 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.load                             ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.idle                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; kb_code:kb_code_unit|fifo:fifo_key_unit|full_reg                                   ; kb_code:kb_code_unit|fifo:fifo_key_unit|empty_reg                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; vga_sync:vga_sync_unit|h_count_reg[1]                                              ; vga_sync:vga_sync_unit|h_count_reg[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; kb_code:kb_code_unit|fifo:fifo_key_unit|empty_reg                                  ; kb_code:kb_code_unit|fifo:fifo_key_unit|full_reg                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; vga_sync:vga_sync_unit|h_count_reg[4]                                              ; vga_sync:vga_sync_unit|h_count_reg[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; vga_sync:vga_sync_unit|v_count_reg[8]                                              ; vga_sync:vga_sync_unit|v_count_reg[8]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; vga_sync:vga_sync_unit|h_count_reg[3]                                              ; vga_sync:vga_sync_unit|h_count_reg[3]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; vga_sync:vga_sync_unit|h_count_reg[6]                                              ; vga_sync:vga_sync_unit|h_count_reg[6]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; vga_sync:vga_sync_unit|v_count_reg[6]                                              ; vga_sync:vga_sync_unit|v_count_reg[6]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; kb_code:kb_code_unit|state_reg.init                                                ; kb_code:kb_code_unit|state_reg.wait_brk                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; vga_sync:vga_sync_unit|v_count_reg[5]                                              ; vga_sync:vga_sync_unit|v_count_reg[5]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_sync:vga_sync_unit|v_count_reg[7]                                              ; vga_sync:vga_sync_unit|v_count_reg[7]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; vga_sync:vga_sync_unit|v_count_reg[4]                                              ; vga_sync:vga_sync_unit|v_count_reg[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; kb_code:kb_code_unit|state_reg.init                                                ; kb_code:kb_code_unit|state_reg.get_code                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; kb_code:kb_code_unit|state_reg.get_code                                            ; kb_code:kb_code_unit|state_reg.init                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.524      ;
; 0.377 ; vga_sync:vga_sync_unit|h_count_reg[7]                                              ; vga_sync:vga_sync_unit|h_count_reg[7]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.529      ;
; 0.380 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[0]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[1]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.532      ;
; 0.383 ; vga_sync:vga_sync_unit|v_count_reg[1]                                              ; vga_sync:vga_sync_unit|v_count_reg[1]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.535      ;
; 0.385 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.dps                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[0]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.537      ;
; 0.390 ; vga_kbd_txt:text_gen_unit|pix_x2_reg[2]                                            ; rgb_reg[1]                                                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.542      ;
; 0.390 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.idle                             ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.dps                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.542      ;
; 0.398 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.dps                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.load                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.550      ;
; 0.407 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[8]                                   ; kb_code:kb_code_unit|compare_reg[7]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.559      ;
; 0.407 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[6]  ; vga_kbd_txt:text_gen_unit|pix_x2_reg[5]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 0.552      ;
; 0.409 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[5]                              ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|filter_reg[4]                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.007      ; 0.568      ;
; 0.414 ; vga_kbd_txt:text_gen_unit|cur_y_reg[4]                                             ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[23]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.566      ;
; 0.417 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[3]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.load                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.569      ;
; 0.418 ; vga_sync:vga_sync_unit|v_count_reg[3]                                              ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg3 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.621      ;
; 0.418 ; vga_sync:vga_sync_unit|v_count_reg[1]                                              ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg1 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.621      ;
; 0.418 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[22] ; vga_kbd_txt:text_gen_unit|pix_y2_reg[7]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.570      ;
; 0.418 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[2]  ; vga_kbd_txt:text_gen_unit|pix_x2_reg[3]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.570      ;
; 0.418 ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[10] ; vga_kbd_txt:text_gen_unit|pix_x2_reg[7]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.570      ;
; 0.420 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[1]                                   ; kb_code:kb_code_unit|compare_reg[0]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.572      ;
; 0.423 ; vga_sync:vga_sync_unit|v_count_reg[3]                                              ; vga_kbd_txt:text_gen_unit|pix_y1_reg[3]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.575      ;
; 0.425 ; vga_sync:vga_sync_unit|v_count_reg[2]                                              ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg2 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.628      ;
; 0.426 ; kb_code:kb_code_unit|state_reg.typematic                                           ; kb_code:kb_code_unit|state_reg.waste_cycle                                                                                        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.578      ;
; 0.429 ; vga_sync:vga_sync_unit|h_count_reg[2]                                              ; vga_kbd_txt:text_gen_unit|pix_x1_reg[2]                                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.001     ; 0.580      ;
; 0.430 ; vga_sync:vga_sync_unit|v_count_reg[9]                                              ; vga_sync:vga_sync_unit|v_count_reg[9]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.582      ;
; 0.430 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[5]                                   ; kb_code:kb_code_unit|compare_reg[4]                                                                                               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.582      ;
; 0.431 ; vga_sync:vga_sync_unit|v_count_reg[0]                                              ; vga_kbd_txt:text_gen_unit|font_rom:font_unit|altsyncram:Mux7_rtl_0|altsyncram_cp01:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 0.634      ;
; 0.435 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[8]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[7]                                                                                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.587      ;
; 0.439 ; kb_code:kb_code_unit|state_reg.wait_brk                                            ; kb_code:kb_code_unit|state_reg.typematic                                                                                          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.591      ;
; 0.446 ; vga_sync:vga_sync_unit|h_count_reg[2]                                              ; vga_sync:vga_sync_unit|h_count_reg[2]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.598      ;
; 0.448 ; vga_sync:vga_sync_unit|h_count_reg[0]                                              ; vga_sync:vga_sync_unit|h_count_reg[0]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.600      ;
; 0.456 ; vga_kbd_txt:text_gen_unit|cur_x_reg[1]                                             ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[3]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.006     ; 0.602      ;
; 0.462 ; vga_sync:vga_sync_unit|v_count_reg[1]                                              ; vga_sync:vga_sync_unit|v_sync_reg                                                                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.614      ;
; 0.463 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[1]                                   ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[3][0]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.611      ;
; 0.466 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[7]                                   ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[2][6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 0.615      ;
; 0.467 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[7]                                   ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[1][6]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 0.616      ;
; 0.468 ; vga_kbd_txt:text_gen_unit|cur_y_reg[1]                                             ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[17]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.007     ; 0.613      ;
; 0.469 ; vga_kbd_txt:text_gen_unit|cur_y_reg[0]                                             ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[15]                                                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.004     ; 0.617      ;
; 0.469 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|n_reg[1]                                   ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|state_reg.load                                                                            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.000      ; 0.621      ;
; 0.470 ; vga_kbd_txt:text_gen_unit|cur_x_reg[2]                                             ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|ram_rtl_0_bypass[5]                                                 ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.001      ; 0.623      ;
; 0.484 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[2]                                   ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[2][1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 0.633      ;
; 0.484 ; kb_code:kb_code_unit|ps2_rx:ps2_rx_unit|b_reg[2]                                   ; kb_code:kb_code_unit|fifo:fifo_key_unit|array_reg[1][1]                                                                           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.003     ; 0.633      ;
+-------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a0~portb_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg4  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg5  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg6  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg7  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg8  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_address_reg9  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_memory_reg0   ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~porta_we_reg        ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg2  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg3  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; vga_kbd_txt:text_gen_unit|altera_dual_port_ram_sync:video_ram|altsyncram:ram_rtl_0|altsyncram_4ml1:auto_generated|ram_block1a1~portb_address_reg3  ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PS2_CLK   ; CLOCK_50   ; 1.931 ; 1.931 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 2.087 ; 2.087 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; PS2_CLK   ; CLOCK_50   ; -1.811 ; -1.811 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; -1.967 ; -1.967 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_B[*]  ; CLOCK_50   ; 4.205 ; 4.205 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 4.205 ; 4.205 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 4.162 ; 4.162 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 4.180 ; 4.180 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 4.202 ; 4.202 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 4.096 ; 4.096 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 4.202 ; 4.202 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 4.097 ; 4.097 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 4.061 ; 4.061 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 4.327 ; 4.327 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 4.227 ; 4.227 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 4.308 ; 4.308 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 4.327 ; 4.327 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 3.927 ; 3.927 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_B[*]  ; CLOCK_50   ; 4.162 ; 4.162 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 4.205 ; 4.205 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 4.162 ; 4.162 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 4.180 ; 4.180 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 4.096 ; 4.096 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 4.096 ; 4.096 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 4.202 ; 4.202 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 4.097 ; 4.097 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 4.061 ; 4.061 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 4.227 ; 4.227 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 4.227 ; 4.227 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 4.308 ; 4.308 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 4.327 ; 4.327 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 3.927 ; 3.927 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -6.380    ; 0.215 ; N/A      ; N/A     ; -2.064              ;
;  CLOCK_50        ; -6.380    ; 0.215 ; N/A      ; N/A     ; -2.064              ;
; Design-wide TNS  ; -1121.162 ; 0.0   ; 0.0      ; 0.0     ; -1208.209           ;
;  CLOCK_50        ; -1121.162 ; 0.000 ; N/A      ; N/A     ; -1208.209           ;
+------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; PS2_CLK   ; CLOCK_50   ; 4.275 ; 4.275 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; 4.654 ; 4.654 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; PS2_CLK   ; CLOCK_50   ; -1.811 ; -1.811 ; Rise       ; CLOCK_50        ;
; PS2_DAT   ; CLOCK_50   ; -1.967 ; -1.967 ; Rise       ; CLOCK_50        ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_B[*]  ; CLOCK_50   ; 7.945 ; 7.945 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 7.945 ; 7.945 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 7.889 ; 7.889 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 7.906 ; 7.906 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 7.928 ; 7.928 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 7.639 ; 7.639 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 7.928 ; 7.928 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 7.641 ; 7.641 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 7.583 ; 7.583 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 8.252 ; 8.252 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 7.988 ; 7.988 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 8.235 ; 8.235 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 8.252 ; 8.252 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 7.277 ; 7.277 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; VGA_B[*]  ; CLOCK_50   ; 4.162 ; 4.162 ; Rise       ; CLOCK_50        ;
;  VGA_B[0] ; CLOCK_50   ; 4.205 ; 4.205 ; Rise       ; CLOCK_50        ;
;  VGA_B[1] ; CLOCK_50   ; 4.162 ; 4.162 ; Rise       ; CLOCK_50        ;
;  VGA_B[2] ; CLOCK_50   ; 4.180 ; 4.180 ; Rise       ; CLOCK_50        ;
; VGA_G[*]  ; CLOCK_50   ; 4.096 ; 4.096 ; Rise       ; CLOCK_50        ;
;  VGA_G[0] ; CLOCK_50   ; 4.096 ; 4.096 ; Rise       ; CLOCK_50        ;
;  VGA_G[1] ; CLOCK_50   ; 4.202 ; 4.202 ; Rise       ; CLOCK_50        ;
;  VGA_G[2] ; CLOCK_50   ; 4.097 ; 4.097 ; Rise       ; CLOCK_50        ;
; VGA_HS    ; CLOCK_50   ; 4.061 ; 4.061 ; Rise       ; CLOCK_50        ;
; VGA_R[*]  ; CLOCK_50   ; 4.227 ; 4.227 ; Rise       ; CLOCK_50        ;
;  VGA_R[0] ; CLOCK_50   ; 4.227 ; 4.227 ; Rise       ; CLOCK_50        ;
;  VGA_R[1] ; CLOCK_50   ; 4.308 ; 4.308 ; Rise       ; CLOCK_50        ;
;  VGA_R[2] ; CLOCK_50   ; 4.327 ; 4.327 ; Rise       ; CLOCK_50        ;
; VGA_VS    ; CLOCK_50   ; 3.927 ; 3.927 ; Rise       ; CLOCK_50        ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 14929    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50 ; 14929    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 102   ; 102  ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 11    ; 11   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Jan 21 05:47:05 2020
Info: Command: quartus_sta vga_kbd_txt -c vga_kbd_txt
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'vga_kbd_txt.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -6.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.380     -1121.162 CLOCK_50 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.064
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.064     -1208.209 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.463
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.463      -260.610 CLOCK_50 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1109.604 CLOCK_50 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4547 megabytes
    Info: Processing ended: Tue Jan 21 05:47:07 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


