Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 62a1cadf0f73427fb65397cff4b1ff63 --incr --debug typical --relax --mt 8 -L fifo_generator_v13_2_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_top_behav xil_defaultlib.tb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 18 for port din [/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/FIFO/FIFO.srcs/sources_1/new/top.v:37]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 18 for port dout [/home/princeling/Documents/EELab/Fpga-verilog/LearnBasys3/FIFO/FIFO.srcs/sources_1/new/top.v:38]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
