// Seed: 2459668605
module module_0 #(
    parameter id_3 = 32'd67,
    parameter id_4 = 32'd1
);
  always
    if (id_1) begin : LABEL_0
      begin : LABEL_0
        id_2 -= -1'b0;
      end
    end
  generate
    defparam id_3 = -1, id_4 = id_3.sum;
  endgenerate
  assign id_3 = id_3;
endmodule
module automatic module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_4 = 1 <= -1;
  assign id_5 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  time id_11 = id_7;
  supply1 id_12 = -1;
endmodule
