$date
	Sat Oct 22 23:01:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#52835
b11100 !
1"
#52838
b11100 &
b11100 %
1$
#52839
0"
#52842
b1110 &
b1110 %
#52846
b111 &
b111 %
#52850
b10110 &
b10110 %
#52854
b1011 &
b1011 %
#52858
b100010 &
b100010 %
#52862
b10001 &
b10001 %
#52866
b110100 &
b110100 %
#52870
b11010 &
b11010 %
#52874
b1101 &
b1101 %
#52878
b101000 &
b101000 %
#52882
b10100 &
b10100 %
#52886
b1010 &
b1010 %
#52890
b101 &
b101 %
#52894
b10000 &
b10000 %
#52898
b1000 &
b1000 %
#52902
b100 &
b100 %
#52906
b10 &
b10 %
#52910
b1 &
1#
b1 %
#52914
b0 &
b0 %
0#
0$
#1087647
b111 !
1"
#1087650
b111 &
b111 %
1$
#1087651
0"
#1087654
b10110 &
b10110 %
#1087658
b1011 &
b1011 %
#1087662
b100010 &
b100010 %
#1087666
b10001 &
b10001 %
#1087670
b110100 &
b110100 %
#1087674
b11010 &
b11010 %
#1087678
b1101 &
b1101 %
#1087682
b101000 &
b101000 %
#1087686
b10100 &
b10100 %
#1087690
b1010 &
b1010 %
#1087694
b101 &
b101 %
#1087698
b10000 &
b10000 %
#1087702
b1000 &
b1000 %
#1087706
b100 &
b100 %
#1087710
b10 &
b10 %
#1087714
b1 &
b1 %
1#
#1087718
b0 &
0#
b0 %
0$
#2063240
b1 !
1"
#2063242
b1 &
b1 %
1$
#2063243
0"
#2063246
1#
#2063250
b0 &
b0 %
0#
0$
#4500012
