Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Oct 11 15:11:15 2023
| Host         : PTO1016 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fushion_timing_summary_routed.rpt -pb fushion_timing_summary_routed.pb -rpx fushion_timing_summary_routed.rpx -warn_on_violation
| Design       : fushion
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.086        0.000                      0                  102        0.216        0.000                      0                  102        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.086        0.000                      0                  102        0.216        0.000                      0                  102        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.086ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 MOD_debouncer/timer.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_debouncer/timer.count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.828ns (22.707%)  route 2.818ns (77.293%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563     5.084    MOD_debouncer/CLK
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  MOD_debouncer/timer.count_reg[2]/Q
                         net (fo=2, routed)           0.954     6.495    MOD_debouncer/timer.count_reg[2]
    SLICE_X33Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.619 r  MOD_debouncer/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.807     7.426    MOD_debouncer/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.550 f  MOD_debouncer/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     7.983    MOD_debouncer/eqOp__18
    SLICE_X33Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  MOD_debouncer/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.624     8.731    MOD_debouncer/timer.count[0]_i_1_n_0
    SLICE_X32Y12         FDRE                                         r  MOD_debouncer/timer.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.441    14.782    MOD_debouncer/CLK
    SLICE_X32Y12         FDRE                                         r  MOD_debouncer/timer.count_reg[10]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.817    MOD_debouncer/timer.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 MOD_debouncer/timer.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_debouncer/timer.count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.828ns (22.707%)  route 2.818ns (77.293%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563     5.084    MOD_debouncer/CLK
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  MOD_debouncer/timer.count_reg[2]/Q
                         net (fo=2, routed)           0.954     6.495    MOD_debouncer/timer.count_reg[2]
    SLICE_X33Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.619 r  MOD_debouncer/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.807     7.426    MOD_debouncer/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.550 f  MOD_debouncer/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     7.983    MOD_debouncer/eqOp__18
    SLICE_X33Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  MOD_debouncer/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.624     8.731    MOD_debouncer/timer.count[0]_i_1_n_0
    SLICE_X32Y12         FDRE                                         r  MOD_debouncer/timer.count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.441    14.782    MOD_debouncer/CLK
    SLICE_X32Y12         FDRE                                         r  MOD_debouncer/timer.count_reg[11]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.817    MOD_debouncer/timer.count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 MOD_debouncer/timer.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_debouncer/timer.count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.828ns (22.707%)  route 2.818ns (77.293%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563     5.084    MOD_debouncer/CLK
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  MOD_debouncer/timer.count_reg[2]/Q
                         net (fo=2, routed)           0.954     6.495    MOD_debouncer/timer.count_reg[2]
    SLICE_X33Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.619 r  MOD_debouncer/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.807     7.426    MOD_debouncer/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.550 f  MOD_debouncer/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     7.983    MOD_debouncer/eqOp__18
    SLICE_X33Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  MOD_debouncer/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.624     8.731    MOD_debouncer/timer.count[0]_i_1_n_0
    SLICE_X32Y12         FDRE                                         r  MOD_debouncer/timer.count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.441    14.782    MOD_debouncer/CLK
    SLICE_X32Y12         FDRE                                         r  MOD_debouncer/timer.count_reg[8]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.817    MOD_debouncer/timer.count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.086ns  (required time - arrival time)
  Source:                 MOD_debouncer/timer.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_debouncer/timer.count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.646ns  (logic 0.828ns (22.707%)  route 2.818ns (77.293%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563     5.084    MOD_debouncer/CLK
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  MOD_debouncer/timer.count_reg[2]/Q
                         net (fo=2, routed)           0.954     6.495    MOD_debouncer/timer.count_reg[2]
    SLICE_X33Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.619 r  MOD_debouncer/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.807     7.426    MOD_debouncer/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.550 f  MOD_debouncer/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     7.983    MOD_debouncer/eqOp__18
    SLICE_X33Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  MOD_debouncer/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.624     8.731    MOD_debouncer/timer.count[0]_i_1_n_0
    SLICE_X32Y12         FDRE                                         r  MOD_debouncer/timer.count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.441    14.782    MOD_debouncer/CLK
    SLICE_X32Y12         FDRE                                         r  MOD_debouncer/timer.count_reg[9]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X32Y12         FDRE (Setup_fdre_C_CE)      -0.205    14.817    MOD_debouncer/timer.count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  6.086    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 MOD_debouncer/timer.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_debouncer/FSM_sequential_controller.state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.558ns  (logic 0.823ns (23.130%)  route 2.735ns (76.870%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563     5.084    MOD_debouncer/CLK
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  MOD_debouncer/timer.count_reg[2]/Q
                         net (fo=2, routed)           0.954     6.495    MOD_debouncer/timer.count_reg[2]
    SLICE_X33Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.619 r  MOD_debouncer/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.807     7.426    MOD_debouncer/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.550 f  MOD_debouncer/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.499     8.049    MOD_debouncer/eqOp__18
    SLICE_X33Y12         LUT4 (Prop_lut4_I0_O)        0.119     8.168 r  MOD_debouncer/FSM_sequential_controller.state[0]_i_1/O
                         net (fo=1, routed)           0.475     8.642    MOD_debouncer/state__0[0]
    SLICE_X33Y12         FDRE                                         r  MOD_debouncer/FSM_sequential_controller.state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.441    14.782    MOD_debouncer/CLK
    SLICE_X33Y12         FDRE                                         r  MOD_debouncer/FSM_sequential_controller.state_reg[0]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)       -0.275    14.747    MOD_debouncer/FSM_sequential_controller.state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.747    
                         arrival time                          -8.642    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 MOD_debouncer/timer.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_debouncer/timer.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.953%)  route 2.779ns (77.047%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563     5.084    MOD_debouncer/CLK
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  MOD_debouncer/timer.count_reg[2]/Q
                         net (fo=2, routed)           0.954     6.495    MOD_debouncer/timer.count_reg[2]
    SLICE_X33Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.619 r  MOD_debouncer/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.807     7.426    MOD_debouncer/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.550 f  MOD_debouncer/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     7.983    MOD_debouncer/eqOp__18
    SLICE_X33Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  MOD_debouncer/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.585     8.692    MOD_debouncer/timer.count[0]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.443    14.784    MOD_debouncer/CLK
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[0]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X32Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.844    MOD_debouncer/timer.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 MOD_debouncer/timer.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_debouncer/timer.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.953%)  route 2.779ns (77.047%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563     5.084    MOD_debouncer/CLK
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  MOD_debouncer/timer.count_reg[2]/Q
                         net (fo=2, routed)           0.954     6.495    MOD_debouncer/timer.count_reg[2]
    SLICE_X33Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.619 r  MOD_debouncer/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.807     7.426    MOD_debouncer/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.550 f  MOD_debouncer/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     7.983    MOD_debouncer/eqOp__18
    SLICE_X33Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  MOD_debouncer/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.585     8.692    MOD_debouncer/timer.count[0]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.443    14.784    MOD_debouncer/CLK
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[1]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X32Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.844    MOD_debouncer/timer.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 MOD_debouncer/timer.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_debouncer/timer.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.953%)  route 2.779ns (77.047%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563     5.084    MOD_debouncer/CLK
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  MOD_debouncer/timer.count_reg[2]/Q
                         net (fo=2, routed)           0.954     6.495    MOD_debouncer/timer.count_reg[2]
    SLICE_X33Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.619 r  MOD_debouncer/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.807     7.426    MOD_debouncer/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.550 f  MOD_debouncer/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     7.983    MOD_debouncer/eqOp__18
    SLICE_X33Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  MOD_debouncer/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.585     8.692    MOD_debouncer/timer.count[0]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.443    14.784    MOD_debouncer/CLK
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[2]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X32Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.844    MOD_debouncer/timer.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.152ns  (required time - arrival time)
  Source:                 MOD_debouncer/timer.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_debouncer/timer.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 0.828ns (22.953%)  route 2.779ns (77.047%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563     5.084    MOD_debouncer/CLK
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456     5.540 r  MOD_debouncer/timer.count_reg[2]/Q
                         net (fo=2, routed)           0.954     6.495    MOD_debouncer/timer.count_reg[2]
    SLICE_X33Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.619 r  MOD_debouncer/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.807     7.426    MOD_debouncer/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.550 f  MOD_debouncer/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.433     7.983    MOD_debouncer/eqOp__18
    SLICE_X33Y12         LUT4 (Prop_lut4_I3_O)        0.124     8.107 r  MOD_debouncer/timer.count[0]_i_1/O
                         net (fo=20, routed)          0.585     8.692    MOD_debouncer/timer.count[0]_i_1_n_0
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.443    14.784    MOD_debouncer/CLK
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[3]/C
                         clock pessimism              0.300    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X32Y10         FDRE (Setup_fdre_C_CE)      -0.205    14.844    MOD_debouncer/timer.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  6.152    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 MOD_debouncer/timer.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_debouncer/FSM_sequential_controller.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.461ns  (logic 0.822ns (23.752%)  route 2.639ns (76.248%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.563     5.084    MOD_debouncer/CLK
    SLICE_X32Y10         FDRE                                         r  MOD_debouncer/timer.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y10         FDRE (Prop_fdre_C_Q)         0.456     5.540 f  MOD_debouncer/timer.count_reg[2]/Q
                         net (fo=2, routed)           0.954     6.495    MOD_debouncer/timer.count_reg[2]
    SLICE_X33Y11         LUT5 (Prop_lut5_I1_O)        0.124     6.619 f  MOD_debouncer/FSM_sequential_controller.state[1]_i_3/O
                         net (fo=1, routed)           0.807     7.426    MOD_debouncer/FSM_sequential_controller.state[1]_i_3_n_0
    SLICE_X33Y12         LUT4 (Prop_lut4_I0_O)        0.124     7.550 r  MOD_debouncer/FSM_sequential_controller.state[1]_i_2/O
                         net (fo=3, routed)           0.495     8.045    MOD_debouncer/eqOp__18
    SLICE_X33Y12         LUT3 (Prop_lut3_I1_O)        0.118     8.163 r  MOD_debouncer/FSM_sequential_controller.state[1]_i_1/O
                         net (fo=1, routed)           0.382     8.545    MOD_debouncer/state__0[1]
    SLICE_X33Y12         FDRE                                         r  MOD_debouncer/FSM_sequential_controller.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.441    14.782    MOD_debouncer/CLK
    SLICE_X33Y12         FDRE                                         r  MOD_debouncer/FSM_sequential_controller.state_reg[1]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X33Y12         FDRE (Setup_fdre_C_D)       -0.283    14.739    MOD_debouncer/FSM_sequential_controller.state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.739    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  6.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_FSM/FSM_onehot_actual_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.711%)  route 0.167ns (47.289%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.559     1.442    MOD_FSM/CLK
    SLICE_X33Y13         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  MOD_FSM/FSM_onehot_actual_STATE_reg[1]/Q
                         net (fo=9, routed)           0.167     1.750    MOD_FSM/MOD_REG/Q[1]
    SLICE_X30Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  MOD_FSM/MOD_REG/FSM_onehot_actual_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     1.795    MOD_FSM/MOD_REG_n_1
    SLICE_X30Y12         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.828     1.955    MOD_FSM/CLK
    SLICE_X30Y12         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[2]/C
                         clock pessimism             -0.497     1.458    
    SLICE_X30Y12         FDRE (Hold_fdre_C_D)         0.121     1.579    MOD_FSM/FSM_onehot_actual_STATE_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 MOD_debouncer/synchronizer.aux1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_debouncer/xSync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.561     1.444    MOD_debouncer/CLK
    SLICE_X33Y11         FDRE                                         r  MOD_debouncer/synchronizer.aux1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  MOD_debouncer/synchronizer.aux1_reg/Q
                         net (fo=1, routed)           0.170     1.755    MOD_debouncer/aux1
    SLICE_X33Y11         FDRE                                         r  MOD_debouncer/xSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.830     1.957    MOD_debouncer/CLK
    SLICE_X33Y11         FDRE                                         r  MOD_debouncer/xSync_reg/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y11         FDRE (Hold_fdre_C_D)         0.066     1.510    MOD_debouncer/xSync_reg
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 MOD_debouncer/xSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_debouncer/timer.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.009%)  route 0.117ns (31.991%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.561     1.444    MOD_debouncer/CLK
    SLICE_X33Y11         FDRE                                         r  MOD_debouncer/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  MOD_debouncer/xSync_reg/Q
                         net (fo=26, routed)          0.117     1.702    MOD_debouncer/xSync
    SLICE_X32Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.747 r  MOD_debouncer/timer.count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.747    MOD_debouncer/timer.count[4]_i_2_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.810 r  MOD_debouncer/timer.count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.810    MOD_debouncer/timer.count_reg[4]_i_1_n_4
    SLICE_X32Y11         FDRE                                         r  MOD_debouncer/timer.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.830     1.957    MOD_debouncer/CLK
    SLICE_X32Y11         FDRE                                         r  MOD_debouncer/timer.count_reg[7]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.105     1.562    MOD_debouncer/timer.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 MOD_debouncer2/synchronizer.aux1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_debouncer2/xSync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.558     1.441    MOD_debouncer2/CLK
    SLICE_X28Y16         FDRE                                         r  MOD_debouncer2/synchronizer.aux1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MOD_debouncer2/synchronizer.aux1_reg/Q
                         net (fo=1, routed)           0.174     1.756    MOD_debouncer2/synchronizer.aux1_reg_n_0
    SLICE_X28Y16         FDRE                                         r  MOD_debouncer2/xSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.826     1.953    MOD_debouncer2/CLK
    SLICE_X28Y16         FDRE                                         r  MOD_debouncer2/xSync_reg/C
                         clock pessimism             -0.512     1.441    
    SLICE_X28Y16         FDRE (Hold_fdre_C_D)         0.066     1.507    MOD_debouncer2/xSync_reg
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 MOD_debouncer/xSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_debouncer/timer.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.252ns (68.483%)  route 0.116ns (31.517%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.561     1.444    MOD_debouncer/CLK
    SLICE_X33Y11         FDRE                                         r  MOD_debouncer/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  MOD_debouncer/xSync_reg/Q
                         net (fo=26, routed)          0.116     1.701    MOD_debouncer/xSync
    SLICE_X32Y11         LUT4 (Prop_lut4_I3_O)        0.045     1.746 r  MOD_debouncer/timer.count[4]_i_3/O
                         net (fo=1, routed)           0.000     1.746    MOD_debouncer/timer.count[4]_i_3_n_0
    SLICE_X32Y11         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.812 r  MOD_debouncer/timer.count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.812    MOD_debouncer/timer.count_reg[4]_i_1_n_5
    SLICE_X32Y11         FDRE                                         r  MOD_debouncer/timer.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.830     1.957    MOD_debouncer/CLK
    SLICE_X32Y11         FDRE                                         r  MOD_debouncer/timer.count_reg[6]/C
                         clock pessimism             -0.500     1.457    
    SLICE_X32Y11         FDRE (Hold_fdre_C_D)         0.105     1.562    MOD_debouncer/timer.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_FSM/FSM_onehot_actual_STATE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.209ns (55.524%)  route 0.167ns (44.476%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.560     1.443    MOD_FSM/CLK
    SLICE_X30Y12         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  MOD_FSM/FSM_onehot_actual_STATE_reg[3]/Q
                         net (fo=7, routed)           0.167     1.775    MOD_FSM/FSM_onehot_actual_STATE_reg_n_0_[3]
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.820 r  MOD_FSM/FSM_onehot_actual_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     1.820    MOD_FSM/FSM_onehot_actual_STATE[0]_i_1_n_0
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.828     1.955    MOD_FSM/CLK
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X30Y12         FDSE (Hold_fdse_C_D)         0.120     1.563    MOD_FSM/FSM_onehot_actual_STATE_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_FSM/FSM_onehot_actual_STATE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.677%)  route 0.173ns (45.323%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.560     1.443    MOD_FSM/CLK
    SLICE_X30Y12         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  MOD_FSM/FSM_onehot_actual_STATE_reg[2]/Q
                         net (fo=8, routed)           0.173     1.780    MOD_FSM/MOD_REG/Q[2]
    SLICE_X30Y12         LUT6 (Prop_lut6_I1_O)        0.045     1.825 r  MOD_FSM/MOD_REG/FSM_onehot_actual_STATE[3]_i_2/O
                         net (fo=1, routed)           0.000     1.825    MOD_FSM/MOD_REG_n_0
    SLICE_X30Y12         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.828     1.955    MOD_FSM/CLK
    SLICE_X30Y12         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[3]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X30Y12         FDRE (Hold_fdre_C_D)         0.121     1.564    MOD_FSM/FSM_onehot_actual_STATE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_FSM/FSM_onehot_actual_STATE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.836%)  route 0.159ns (43.164%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.560     1.443    MOD_FSM/CLK
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDSE (Prop_fdse_C_Q)         0.164     1.607 r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/Q
                         net (fo=18, routed)          0.159     1.766    MOD_debouncer/x_OBUF[0]
    SLICE_X33Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  MOD_debouncer/FSM_onehot_actual_STATE[1]_i_1/O
                         net (fo=1, routed)           0.000     1.811    MOD_FSM/FSM_onehot_actual_STATE_reg[1]_0[0]
    SLICE_X33Y13         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.827     1.954    MOD_FSM/CLK
    SLICE_X33Y13         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
                         clock pessimism             -0.497     1.457    
    SLICE_X33Y13         FDRE (Hold_fdre_C_D)         0.091     1.548    MOD_FSM/FSM_onehot_actual_STATE_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 MOD_debouncer2/xSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_debouncer2/timer.count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.249ns (62.038%)  route 0.152ns (37.962%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.558     1.441    MOD_debouncer2/CLK
    SLICE_X28Y16         FDRE                                         r  MOD_debouncer2/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MOD_debouncer2/xSync_reg/Q
                         net (fo=27, routed)          0.152     1.734    MOD_debouncer2/xSync
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.045     1.779 r  MOD_debouncer2/timer.count[16]_i_2__0/O
                         net (fo=1, routed)           0.000     1.779    MOD_debouncer2/timer.count[16]_i_2__0_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.842 r  MOD_debouncer2/timer.count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.842    MOD_debouncer2/timer.count_reg[16]_i_1__0_n_4
    SLICE_X28Y15         FDRE                                         r  MOD_debouncer2/timer.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.827     1.954    MOD_debouncer2/CLK
    SLICE_X28Y15         FDRE                                         r  MOD_debouncer2/timer.count_reg[19]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.105     1.561    MOD_debouncer2/timer.count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 MOD_debouncer2/xSync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MOD_debouncer2/timer.count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.252ns (62.498%)  route 0.151ns (37.502%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.558     1.441    MOD_debouncer2/CLK
    SLICE_X28Y16         FDRE                                         r  MOD_debouncer2/xSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MOD_debouncer2/xSync_reg/Q
                         net (fo=27, routed)          0.151     1.733    MOD_debouncer2/xSync
    SLICE_X28Y15         LUT4 (Prop_lut4_I3_O)        0.045     1.778 r  MOD_debouncer2/timer.count[16]_i_3__0/O
                         net (fo=1, routed)           0.000     1.778    MOD_debouncer2/timer.count[16]_i_3__0_n_0
    SLICE_X28Y15         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.844 r  MOD_debouncer2/timer.count_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.844    MOD_debouncer2/timer.count_reg[16]_i_1__0_n_5
    SLICE_X28Y15         FDRE                                         r  MOD_debouncer2/timer.count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.827     1.954    MOD_debouncer2/CLK
    SLICE_X28Y15         FDRE                                         r  MOD_debouncer2/timer.count_reg[18]/C
                         clock pessimism             -0.498     1.456    
    SLICE_X28Y15         FDRE (Hold_fdre_C_D)         0.105     1.561    MOD_debouncer2/timer.count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X30Y12   MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y13   MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y12   MOD_FSM/FSM_onehot_actual_STATE_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y12   MOD_FSM/FSM_onehot_actual_STATE_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y10   MOD_FSM/MOD_REG/S_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y10   MOD_FSM/MOD_REG/S_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y10   MOD_FSM/MOD_REG/S_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y9    MOD_FSM/MOD_REG/S_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y9    MOD_FSM/MOD_REG/S_reg[4]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y12   MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y12   MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y13   MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y13   MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y12   MOD_FSM/FSM_onehot_actual_STATE_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y12   MOD_FSM/FSM_onehot_actual_STATE_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y12   MOD_FSM/FSM_onehot_actual_STATE_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y12   MOD_FSM/FSM_onehot_actual_STATE_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y10   MOD_FSM/MOD_REG/S_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y10   MOD_FSM/MOD_REG/S_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y12   MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X30Y12   MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y13   MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y13   MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y12   MOD_FSM/FSM_onehot_actual_STATE_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y12   MOD_FSM/FSM_onehot_actual_STATE_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y12   MOD_FSM/FSM_onehot_actual_STATE_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y12   MOD_FSM/FSM_onehot_actual_STATE_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y10   MOD_FSM/MOD_REG/S_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y10   MOD_FSM/MOD_REG/S_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.609ns  (logic 4.395ns (51.047%)  route 4.215ns (48.953%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.561     5.082    MOD_FSM/CLK
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDSE (Prop_fdse_C_Q)         0.518     5.600 f  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/Q
                         net (fo=18, routed)          1.192     6.792    MOD_FSM/x_OBUF[1]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.154     6.946 r  MOD_FSM/x_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.023     9.969    x_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.723    13.692 r  x_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.692    x[4]
    U5                                                                r  x[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.233ns  (logic 4.314ns (52.402%)  route 3.919ns (47.598%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.560     5.081    MOD_FSM/CLK
    SLICE_X33Y13         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  MOD_FSM/FSM_onehot_actual_STATE_reg[1]/Q
                         net (fo=9, routed)           0.988     6.526    MOD_FSM/Q[0]
    SLICE_X33Y14         LUT4 (Prop_lut4_I0_O)        0.152     6.678 r  MOD_FSM/x_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.930     9.608    x_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    13.315 r  x_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.315    x[5]
    V5                                                                r  x[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.231ns  (logic 4.173ns (50.704%)  route 4.058ns (49.296%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.561     5.082    MOD_FSM/CLK
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDSE (Prop_fdse_C_Q)         0.518     5.600 f  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/Q
                         net (fo=18, routed)          1.192     6.792    MOD_FSM/x_OBUF[1]
    SLICE_X33Y14         LUT3 (Prop_lut3_I1_O)        0.124     6.916 r  MOD_FSM/x_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.865     9.782    x_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.313 r  x_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.313    x[6]
    U7                                                                r  x[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.065ns  (logic 4.327ns (53.648%)  route 3.738ns (46.352%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.560     5.081    MOD_FSM/CLK
    SLICE_X33Y13         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  MOD_FSM/FSM_onehot_actual_STATE_reg[1]/Q
                         net (fo=9, routed)           0.990     6.528    MOD_FSM/Q[0]
    SLICE_X33Y14         LUT4 (Prop_lut4_I3_O)        0.152     6.680 r  MOD_FSM/x_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.748     9.428    x_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.719    13.146 r  x_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.146    x[0]
    W7                                                                r  x[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 4.115ns (51.189%)  route 3.924ns (48.811%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.560     5.081    MOD_FSM/CLK
    SLICE_X33Y13         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  MOD_FSM/FSM_onehot_actual_STATE_reg[1]/Q
                         net (fo=9, routed)           0.988     6.526    MOD_FSM/Q[0]
    SLICE_X33Y14         LUT4 (Prop_lut4_I0_O)        0.124     6.650 r  MOD_FSM/x_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.936     9.585    x_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.120 r  x_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.120    x[2]
    U8                                                                r  x[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.024ns  (logic 4.116ns (51.293%)  route 3.908ns (48.707%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.560     5.081    MOD_FSM/CLK
    SLICE_X33Y13         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.456     5.537 f  MOD_FSM/FSM_onehot_actual_STATE_reg[1]/Q
                         net (fo=9, routed)           0.990     6.528    MOD_FSM/Q[0]
    SLICE_X33Y14         LUT4 (Prop_lut4_I3_O)        0.124     6.652 r  MOD_FSM/x_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.918     9.569    x_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.105 r  x_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.105    x[3]
    V8                                                                r  x[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.478ns  (logic 4.047ns (54.123%)  route 3.431ns (45.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.561     5.082    MOD_FSM/CLK
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDSE (Prop_fdse_C_Q)         0.518     5.600 r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/Q
                         net (fo=18, routed)          3.431     9.031    x_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.560 r  x_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.560    x[1]
    W6                                                                r  x[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 4.023ns (56.605%)  route 3.084ns (43.395%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.561     5.082    MOD_FSM/CLK
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDSE (Prop_fdse_C_Q)         0.518     5.600 r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/Q
                         net (fo=18, routed)          3.084     8.684    x_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.189 r  O_OBUF_inst/O
                         net (fo=0)                   0.000    12.189    O
    U16                                                               r  O (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            O
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.370ns (56.610%)  route 1.050ns (43.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.560     1.443    MOD_FSM/CLK
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDSE (Prop_fdse_C_Q)         0.164     1.607 r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/Q
                         net (fo=18, routed)          1.050     2.657    x_OBUF[1]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.863 r  O_OBUF_inst/O
                         net (fo=0)                   0.000     3.863    O
    U16                                                               r  O (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.535ns  (logic 1.492ns (58.841%)  route 1.043ns (41.159%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.560     1.443    MOD_FSM/CLK
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDSE (Prop_fdse_C_Q)         0.164     1.607 r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/Q
                         net (fo=18, routed)          0.243     1.850    MOD_FSM/x_OBUF[1]
    SLICE_X33Y14         LUT4 (Prop_lut4_I0_O)        0.049     1.899 r  MOD_FSM/x_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.801     2.700    x_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.279     3.978 r  x_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.978    x[0]
    W7                                                                r  x[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.563ns  (logic 1.394ns (54.400%)  route 1.169ns (45.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.560     1.443    MOD_FSM/CLK
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDSE (Prop_fdse_C_Q)         0.164     1.607 r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/Q
                         net (fo=18, routed)          1.169     2.776    x_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.006 r  x_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.006    x[1]
    W6                                                                r  x[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.445ns (55.133%)  route 1.176ns (44.867%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.560     1.443    MOD_FSM/CLK
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDSE (Prop_fdse_C_Q)         0.164     1.607 f  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/Q
                         net (fo=18, routed)          0.243     1.850    MOD_FSM/x_OBUF[1]
    SLICE_X33Y14         LUT4 (Prop_lut4_I0_O)        0.045     1.895 r  MOD_FSM/x_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.934     2.828    x_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.065 r  x_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.065    x[3]
    V8                                                                r  x[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.445ns (54.959%)  route 1.184ns (45.041%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.560     1.443    MOD_FSM/CLK
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDSE (Prop_fdse_C_Q)         0.164     1.607 f  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/Q
                         net (fo=18, routed)          0.242     1.849    MOD_FSM/x_OBUF[1]
    SLICE_X33Y14         LUT4 (Prop_lut4_I3_O)        0.045     1.894 r  MOD_FSM/x_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.943     2.836    x_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.072 r  x_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.072    x[2]
    U8                                                                r  x[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.441ns (54.667%)  route 1.195ns (45.333%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.560     1.443    MOD_FSM/CLK
    SLICE_X30Y12         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDRE (Prop_fdre_C_Q)         0.164     1.607 f  MOD_FSM/FSM_onehot_actual_STATE_reg[2]/Q
                         net (fo=8, routed)           0.281     1.888    MOD_FSM/FSM_onehot_actual_STATE_reg_n_0_[2]
    SLICE_X33Y14         LUT3 (Prop_lut3_I0_O)        0.045     1.933 r  MOD_FSM/x_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.914     2.847    x_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.080 r  x_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.080    x[6]
    U7                                                                r  x[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.673ns  (logic 1.480ns (55.360%)  route 1.193ns (44.640%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.560     1.443    MOD_FSM/CLK
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDSE (Prop_fdse_C_Q)         0.164     1.607 f  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/Q
                         net (fo=18, routed)          0.242     1.849    MOD_FSM/x_OBUF[1]
    SLICE_X33Y14         LUT4 (Prop_lut4_I3_O)        0.048     1.897 r  MOD_FSM/x_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.951     2.848    x_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.268     4.116 r  x_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.116    x[5]
    V5                                                                r  x[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.748ns  (logic 1.469ns (53.456%)  route 1.279ns (46.544%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.559     1.442    MOD_FSM/CLK
    SLICE_X33Y13         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  MOD_FSM/FSM_onehot_actual_STATE_reg[1]/Q
                         net (fo=9, routed)           0.310     1.894    MOD_FSM/Q[0]
    SLICE_X33Y14         LUT3 (Prop_lut3_I1_O)        0.042     1.936 r  MOD_FSM/x_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.969     2.904    x_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.286     4.190 r  x_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.190    x[4]
    U5                                                                r  x[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I[5]
                            (input port)
  Destination:            MOD_FSM/FSM_onehot_actual_STATE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.832ns  (logic 1.838ns (31.517%)  route 3.994ns (68.483%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  I[5] (IN)
                         net (fo=0)                   0.000     0.000    I[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  I_IBUF[5]_inst/O
                         net (fo=2, routed)           2.588     4.054    MOD_FSM/MOD_REG/S_reg[7]_0[5]
    SLICE_X28Y9          LUT6 (Prop_lut6_I3_O)        0.124     4.178 f  MOD_FSM/MOD_REG/FSM_onehot_actual_STATE[3]_i_4/O
                         net (fo=2, routed)           0.426     4.605    MOD_FSM/MOD_REG/S_reg[3]_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I4_O)        0.124     4.729 f  MOD_FSM/MOD_REG/FSM_onehot_actual_STATE[3]_i_3/O
                         net (fo=2, routed)           0.979     5.708    MOD_FSM/MOD_REG/eq
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     5.832 r  MOD_FSM/MOD_REG/FSM_onehot_actual_STATE[3]_i_2/O
                         net (fo=1, routed)           0.000     5.832    MOD_FSM/MOD_REG_n_0
    SLICE_X30Y12         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.441     4.782    MOD_FSM/CLK
    SLICE_X30Y12         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[3]/C

Slack:                    inf
  Source:                 I[5]
                            (input port)
  Destination:            MOD_FSM/FSM_onehot_actual_STATE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 1.838ns (32.151%)  route 3.879ns (67.849%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  I[5] (IN)
                         net (fo=0)                   0.000     0.000    I[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  I_IBUF[5]_inst/O
                         net (fo=2, routed)           2.588     4.054    MOD_FSM/MOD_REG/S_reg[7]_0[5]
    SLICE_X28Y9          LUT6 (Prop_lut6_I3_O)        0.124     4.178 r  MOD_FSM/MOD_REG/FSM_onehot_actual_STATE[3]_i_4/O
                         net (fo=2, routed)           0.820     4.998    MOD_debouncer2/FSM_onehot_actual_STATE_reg[0]_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I4_O)        0.124     5.122 r  MOD_debouncer2/FSM_onehot_actual_STATE[0]_i_3/O
                         net (fo=1, routed)           0.471     5.593    MOD_FSM/FSM_onehot_actual_STATE_reg[0]_0
    SLICE_X30Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.717 r  MOD_FSM/FSM_onehot_actual_STATE[0]_i_1/O
                         net (fo=1, routed)           0.000     5.717    MOD_FSM/FSM_onehot_actual_STATE[0]_i_1_n_0
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.441     4.782    MOD_FSM/CLK
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C

Slack:                    inf
  Source:                 I[5]
                            (input port)
  Destination:            MOD_FSM/FSM_onehot_actual_STATE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.681ns  (logic 1.838ns (32.354%)  route 3.843ns (67.646%))
  Logic Levels:           4  (IBUF=1 LUT6=3)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  I[5] (IN)
                         net (fo=0)                   0.000     0.000    I[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  I_IBUF[5]_inst/O
                         net (fo=2, routed)           2.588     4.054    MOD_FSM/MOD_REG/S_reg[7]_0[5]
    SLICE_X28Y9          LUT6 (Prop_lut6_I3_O)        0.124     4.178 f  MOD_FSM/MOD_REG/FSM_onehot_actual_STATE[3]_i_4/O
                         net (fo=2, routed)           0.426     4.605    MOD_FSM/MOD_REG/S_reg[3]_0
    SLICE_X28Y10         LUT6 (Prop_lut6_I4_O)        0.124     4.729 f  MOD_FSM/MOD_REG/FSM_onehot_actual_STATE[3]_i_3/O
                         net (fo=2, routed)           0.828     5.557    MOD_FSM/MOD_REG/eq
    SLICE_X30Y12         LUT6 (Prop_lut6_I0_O)        0.124     5.681 r  MOD_FSM/MOD_REG/FSM_onehot_actual_STATE[2]_i_1/O
                         net (fo=1, routed)           0.000     5.681    MOD_FSM/MOD_REG_n_1
    SLICE_X30Y12         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.441     4.782    MOD_FSM/CLK
    SLICE_X30Y12         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MOD_FSM/FSM_onehot_actual_STATE_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.047ns  (logic 1.578ns (31.277%)  route 3.468ns (68.723%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=9, routed)           2.951     4.405    MOD_debouncer/FSM_onehot_actual_STATE_reg[0][0]
    SLICE_X33Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.529 r  MOD_debouncer/FSM_onehot_actual_STATE[3]_i_1/O
                         net (fo=4, routed)           0.518     5.047    MOD_FSM/SR[0]
    SLICE_X33Y13         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.440     4.781    MOD_FSM/CLK
    SLICE_X33Y13         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MOD_FSM/MOD_REG/S_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.929ns  (logic 1.454ns (29.509%)  route 3.475ns (70.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=9, routed)           3.475     4.929    MOD_FSM/MOD_REG/S_reg[0]_1[0]
    SLICE_X28Y9          FDRE                                         r  MOD_FSM/MOD_REG/S_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.445     4.786    MOD_FSM/MOD_REG/CLK
    SLICE_X28Y9          FDRE                                         r  MOD_FSM/MOD_REG/S_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MOD_FSM/MOD_REG/S_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.929ns  (logic 1.454ns (29.509%)  route 3.475ns (70.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=9, routed)           3.475     4.929    MOD_FSM/MOD_REG/S_reg[0]_1[0]
    SLICE_X28Y9          FDRE                                         r  MOD_FSM/MOD_REG/S_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.445     4.786    MOD_FSM/MOD_REG/CLK
    SLICE_X28Y9          FDRE                                         r  MOD_FSM/MOD_REG/S_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MOD_FSM/MOD_REG/S_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.929ns  (logic 1.454ns (29.509%)  route 3.475ns (70.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=9, routed)           3.475     4.929    MOD_FSM/MOD_REG/S_reg[0]_1[0]
    SLICE_X28Y9          FDRE                                         r  MOD_FSM/MOD_REG/S_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.445     4.786    MOD_FSM/MOD_REG/CLK
    SLICE_X28Y9          FDRE                                         r  MOD_FSM/MOD_REG/S_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MOD_FSM/FSM_onehot_actual_STATE_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.872ns  (logic 1.578ns (32.396%)  route 3.294ns (67.604%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=9, routed)           2.951     4.405    MOD_debouncer/FSM_onehot_actual_STATE_reg[0][0]
    SLICE_X33Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.529 r  MOD_debouncer/FSM_onehot_actual_STATE[3]_i_1/O
                         net (fo=4, routed)           0.343     4.872    MOD_FSM/SR[0]
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.441     4.782    MOD_FSM/CLK
    SLICE_X30Y12         FDSE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MOD_FSM/FSM_onehot_actual_STATE_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.872ns  (logic 1.578ns (32.396%)  route 3.294ns (67.604%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=9, routed)           2.951     4.405    MOD_debouncer/FSM_onehot_actual_STATE_reg[0][0]
    SLICE_X33Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.529 r  MOD_debouncer/FSM_onehot_actual_STATE[3]_i_1/O
                         net (fo=4, routed)           0.343     4.872    MOD_FSM/SR[0]
    SLICE_X30Y12         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.441     4.782    MOD_FSM/CLK
    SLICE_X30Y12         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            MOD_FSM/FSM_onehot_actual_STATE_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.872ns  (logic 1.578ns (32.396%)  route 3.294ns (67.604%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  rst_IBUF_inst/O
                         net (fo=9, routed)           2.951     4.405    MOD_debouncer/FSM_onehot_actual_STATE_reg[0][0]
    SLICE_X33Y12         LUT4 (Prop_lut4_I0_O)        0.124     4.529 r  MOD_debouncer/FSM_onehot_actual_STATE[3]_i_1/O
                         net (fo=4, routed)           0.343     4.872    MOD_FSM/SR[0]
    SLICE_X30Y12         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.441     4.782    MOD_FSM/CLK
    SLICE_X30Y12         FDRE                                         r  MOD_FSM/FSM_onehot_actual_STATE_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 I[3]
                            (input port)
  Destination:            MOD_FSM/MOD_REG/S_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.217ns (21.811%)  route 0.777ns (78.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  I[3] (IN)
                         net (fo=0)                   0.000     0.000    I[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  I_IBUF[3]_inst/O
                         net (fo=2, routed)           0.777     0.993    MOD_FSM/MOD_REG/S_reg[7]_0[3]
    SLICE_X28Y9          FDRE                                         r  MOD_FSM/MOD_REG/S_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.832     1.959    MOD_FSM/MOD_REG/CLK
    SLICE_X28Y9          FDRE                                         r  MOD_FSM/MOD_REG/S_reg[3]/C

Slack:                    inf
  Source:                 I[6]
                            (input port)
  Destination:            MOD_FSM/MOD_REG/S_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.218ns (21.834%)  route 0.780ns (78.166%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  I[6] (IN)
                         net (fo=0)                   0.000     0.000    I[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  I_IBUF[6]_inst/O
                         net (fo=3, routed)           0.780     0.998    MOD_FSM/MOD_REG/S_reg[7]_0[6]
    SLICE_X28Y10         FDRE                                         r  MOD_FSM/MOD_REG/S_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.831     1.958    MOD_FSM/MOD_REG/CLK
    SLICE_X28Y10         FDRE                                         r  MOD_FSM/MOD_REG/S_reg[6]/C

Slack:                    inf
  Source:                 I[2]
                            (input port)
  Destination:            MOD_FSM/MOD_REG/S_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.232ns (23.099%)  route 0.772ns (76.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  I[2] (IN)
                         net (fo=0)                   0.000     0.000    I[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  I_IBUF[2]_inst/O
                         net (fo=2, routed)           0.772     1.004    MOD_FSM/MOD_REG/S_reg[7]_0[2]
    SLICE_X28Y10         FDRE                                         r  MOD_FSM/MOD_REG/S_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.831     1.958    MOD_FSM/MOD_REG/CLK
    SLICE_X28Y10         FDRE                                         r  MOD_FSM/MOD_REG/S_reg[2]/C

Slack:                    inf
  Source:                 boton1
                            (input port)
  Destination:            MOD_debouncer/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.210ns (20.089%)  route 0.833ns (79.911%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  boton1 (IN)
                         net (fo=0)                   0.000     0.000    boton1
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  boton1_IBUF_inst/O
                         net (fo=1, routed)           0.833     1.043    MOD_debouncer/boton1_IBUF
    SLICE_X33Y11         FDRE                                         r  MOD_debouncer/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.830     1.957    MOD_debouncer/CLK
    SLICE_X33Y11         FDRE                                         r  MOD_debouncer/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 boton2
                            (input port)
  Destination:            MOD_debouncer2/synchronizer.aux1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.044ns  (logic 0.222ns (21.244%)  route 0.823ns (78.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  boton2 (IN)
                         net (fo=0)                   0.000     0.000    boton2
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  boton2_IBUF_inst/O
                         net (fo=1, routed)           0.823     1.044    MOD_debouncer2/boton2_IBUF
    SLICE_X28Y16         FDRE                                         r  MOD_debouncer2/synchronizer.aux1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.826     1.953    MOD_debouncer2/CLK
    SLICE_X28Y16         FDRE                                         r  MOD_debouncer2/synchronizer.aux1_reg/C

Slack:                    inf
  Source:                 I[7]
                            (input port)
  Destination:            MOD_FSM/MOD_REG/S_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.083ns  (logic 0.227ns (20.958%)  route 0.856ns (79.042%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  I[7] (IN)
                         net (fo=0)                   0.000     0.000    I[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  I_IBUF[7]_inst/O
                         net (fo=3, routed)           0.856     1.083    MOD_FSM/MOD_REG/S_reg[7]_0[7]
    SLICE_X28Y10         FDRE                                         r  MOD_FSM/MOD_REG/S_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.831     1.958    MOD_FSM/MOD_REG/CLK
    SLICE_X28Y10         FDRE                                         r  MOD_FSM/MOD_REG/S_reg[7]/C

Slack:                    inf
  Source:                 I[5]
                            (input port)
  Destination:            MOD_FSM/MOD_REG/S_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.234ns (21.224%)  route 0.869ns (78.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  I[5] (IN)
                         net (fo=0)                   0.000     0.000    I[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  I_IBUF[5]_inst/O
                         net (fo=2, routed)           0.869     1.103    MOD_FSM/MOD_REG/S_reg[7]_0[5]
    SLICE_X28Y9          FDRE                                         r  MOD_FSM/MOD_REG/S_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.832     1.959    MOD_FSM/MOD_REG/CLK
    SLICE_X28Y9          FDRE                                         r  MOD_FSM/MOD_REG/S_reg[5]/C

Slack:                    inf
  Source:                 I[1]
                            (input port)
  Destination:            MOD_FSM/MOD_REG/S_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.111ns  (logic 0.229ns (20.640%)  route 0.882ns (79.360%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  I[1] (IN)
                         net (fo=0)                   0.000     0.000    I[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  I_IBUF[1]_inst/O
                         net (fo=2, routed)           0.882     1.111    MOD_FSM/MOD_REG/S_reg[7]_0[1]
    SLICE_X28Y10         FDRE                                         r  MOD_FSM/MOD_REG/S_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.831     1.958    MOD_FSM/MOD_REG/CLK
    SLICE_X28Y10         FDRE                                         r  MOD_FSM/MOD_REG/S_reg[1]/C

Slack:                    inf
  Source:                 I[4]
                            (input port)
  Destination:            MOD_FSM/MOD_REG/S_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.219ns (19.005%)  route 0.933ns (80.995%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  I[4] (IN)
                         net (fo=0)                   0.000     0.000    I[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  I_IBUF[4]_inst/O
                         net (fo=2, routed)           0.933     1.152    MOD_FSM/MOD_REG/S_reg[7]_0[4]
    SLICE_X28Y9          FDRE                                         r  MOD_FSM/MOD_REG/S_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.832     1.959    MOD_FSM/MOD_REG/CLK
    SLICE_X28Y9          FDRE                                         r  MOD_FSM/MOD_REG/S_reg[4]/C

Slack:                    inf
  Source:                 I[0]
                            (input port)
  Destination:            MOD_FSM/MOD_REG/S_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.221ns (17.758%)  route 1.023ns (82.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  I[0] (IN)
                         net (fo=0)                   0.000     0.000    I[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  I_IBUF[0]_inst/O
                         net (fo=2, routed)           1.023     1.244    MOD_FSM/MOD_REG/S_reg[7]_0[0]
    SLICE_X29Y10         FDRE                                         r  MOD_FSM/MOD_REG/S_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.831     1.958    MOD_FSM/MOD_REG/CLK
    SLICE_X29Y10         FDRE                                         r  MOD_FSM/MOD_REG/S_reg[0]/C





