// Seed: 1566471307
module module_0 (
    input tri  id_0,
    input tri1 id_1
);
  initial begin
    id_3 = 1;
  end
  assign id_4 = id_1;
endmodule
module module_1 (
    input  tri   id_0,
    output tri0  id_1,
    input  wand  id_2,
    input  uwire id_3,
    output uwire id_4
);
  wire id_6, id_7;
  module_0(
      id_3, id_2
  );
endmodule
module module_2 (
    output uwire id_0,
    input supply0 id_1,
    input tri id_2,
    output wand id_3,
    output wor id_4,
    input tri0 id_5,
    input tri1 id_6
);
  assign id_0 = 1;
  id_8(
      .id_0(id_3), .id_1(id_1)
  ); module_0(
      id_2, id_5
  );
  wire id_9;
endmodule
