<profile>

<section name = "Vivado HLS Report for 'top'" level="0">
<item name = "Date">Thu Jul 10 17:07:03 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">cnn</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.750 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">358786, 606450, 3.588 ms, 6.064 ms, 358786, 606450, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_conv2_fu_206">conv2, 232089, 232089, 2.321 ms, 2.321 ms, 232089, 232089, none</column>
<column name="grp_dense_fu_216">dense, 26837, 26837, 0.268 ms, 0.268 ms, 26837, 26837, none</column>
<column name="grp_conv1_fu_226">conv1, 64312, 64312, 0.643 ms, 0.643 ms, 64312, 64312, none</column>
<column name="grp_pool_fu_236">pool, 17769, 141601, 0.178 ms, 1.416 ms, 17769, 141601, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">12, 0, 9405, 29451, 0</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 992, -</column>
<column name="Register">-, -, 399, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">4, 0, 9, 57, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_conv1_fu_226">conv1, 1, 0, 1380, 2812, 0</column>
<column name="grp_conv2_fu_206">conv2, 1, 0, 4572, 12876, 0</column>
<column name="grp_dense_fu_216">dense, 8, 0, 1783, 11091, 0</column>
<column name="grp_pool_fu_236">pool, 0, 0, 630, 1164, 0</column>
<column name="top_control_s_axi_U">top_control_s_axi, 0, 0, 492, 808, 0</column>
<column name="top_gmem_m_axi_U">top_gmem_m_axi, 2, 0, 548, 700, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="gmem_ARADDR">27, 5, 32, 160</column>
<column name="gmem_ARBURST">27, 5, 2, 10</column>
<column name="gmem_ARCACHE">27, 5, 4, 20</column>
<column name="gmem_ARID">27, 5, 1, 5</column>
<column name="gmem_ARLEN">27, 5, 32, 160</column>
<column name="gmem_ARLOCK">27, 5, 2, 10</column>
<column name="gmem_ARPROT">27, 5, 3, 15</column>
<column name="gmem_ARQOS">27, 5, 4, 20</column>
<column name="gmem_ARREGION">27, 5, 4, 20</column>
<column name="gmem_ARSIZE">27, 5, 3, 15</column>
<column name="gmem_ARUSER">27, 5, 1, 5</column>
<column name="gmem_ARVALID">27, 5, 1, 5</column>
<column name="gmem_AWADDR">27, 5, 32, 160</column>
<column name="gmem_AWBURST">27, 5, 2, 10</column>
<column name="gmem_AWCACHE">27, 5, 4, 20</column>
<column name="gmem_AWID">27, 5, 1, 5</column>
<column name="gmem_AWLEN">27, 5, 32, 160</column>
<column name="gmem_AWLOCK">27, 5, 2, 10</column>
<column name="gmem_AWPROT">27, 5, 3, 15</column>
<column name="gmem_AWQOS">27, 5, 4, 20</column>
<column name="gmem_AWREGION">27, 5, 4, 20</column>
<column name="gmem_AWSIZE">27, 5, 3, 15</column>
<column name="gmem_AWUSER">27, 5, 1, 5</column>
<column name="gmem_AWVALID">27, 5, 1, 5</column>
<column name="gmem_BREADY">27, 5, 1, 5</column>
<column name="gmem_RREADY">27, 5, 1, 5</column>
<column name="gmem_WDATA">27, 5, 8, 40</column>
<column name="gmem_WID">27, 5, 1, 5</column>
<column name="gmem_WLAST">27, 5, 1, 5</column>
<column name="gmem_WSTRB">27, 5, 1, 5</column>
<column name="gmem_WUSER">27, 5, 1, 5</column>
<column name="gmem_WVALID">27, 5, 1, 5</column>
<column name="grp_pool_fu_236_Cin">15, 3, 6, 18</column>
<column name="grp_pool_fu_236_H">15, 3, 6, 18</column>
<column name="grp_pool_fu_236_W">15, 3, 6, 18</column>
<column name="grp_pool_fu_236_input_V_offset">15, 3, 32, 96</column>
<column name="grp_pool_fu_236_outputPool_V_offset">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="bias2_V_read_reg_280">32, 0, 32, 0</column>
<column name="bias_V_read_reg_296">32, 0, 32, 0</column>
<column name="fcBias_V_read_reg_253">32, 0, 32, 0</column>
<column name="fcWeight_V_read_reg_258">32, 0, 32, 0</column>
<column name="grp_conv1_fu_226_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv2_fu_206_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dense_fu_216_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_pool_fu_236_ap_start_reg">1, 0, 1, 0</column>
<column name="input_V_read_reg_312">32, 0, 32, 0</column>
<column name="outputConv2_V_read_reg_274">32, 0, 32, 0</column>
<column name="outputConv_V_read_reg_306">32, 0, 32, 0</column>
<column name="outputDense_V_read_reg_263">32, 0, 32, 0</column>
<column name="outputPool2_V_read_reg_268">32, 0, 32, 0</column>
<column name="outputPool_V_read_reg_290">32, 0, 32, 0</column>
<column name="weight2_V_read_reg_285">32, 0, 32, 0</column>
<column name="weight_V_read_reg_301">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 7, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, top, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, top, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, top, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
