#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon May 27 21:55:54 2019
# Process ID: 14660
# Current directory: D:/Xilinx/hw/lab6/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14472 D:\Xilinx\hw\lab6\CPU\CPU.xpr
# Log file: D:/Xilinx/hw/lab6/CPU/vivado.log
# Journal file: D:/Xilinx/hw/lab6/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx/hw/lab6/CPU/CPU.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {D:/Xilinx/hw/lab6/CPU/fbi.coe}] [get_ips dist_mem_gen_0]
generate_target all [get_files  D:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run dist_mem_gen_0_synth_1
launch_runs  dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files -ipstatic_source_dir D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/modelsim} {questa=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/questa} {riviera=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source CPU_tb.tcl
restart
run all
close_sim
launch_simulation
source CPU_tb.tcl
restart
run all
close_sim
launch_simulation
source CPU_tb.tcl
restart
run all
set_property -dict [list CONFIG.coefficient_file {D:/Xilinx/hw/lab6/CPU/inst_rom.coe}] [get_ips dist_mem_gen_0]
generate_target all [get_files  D:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
catch { [ delete_ip_run [get_ips -all dist_mem_gen_0] ] }
export_ip_user_files -of_objects [get_files D:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
export_simulation -of_objects [get_files D:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files -ipstatic_source_dir D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/modelsim} {questa=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/questa} {riviera=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
launch_simulation
source CPU_tb.tcl
restart
run all
set_property -dict [list CONFIG.coefficient_file {D:/Xilinx/hw/lab6/CPU/fbi.coe}] [get_ips dist_mem_gen_0]
generate_target all [get_files  D:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs  dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/Xilinx/hw/lab6/CPU/CPU.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files -ipstatic_source_dir D:/Xilinx/hw/lab6/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/modelsim} {questa=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/questa} {riviera=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/riviera} {activehdl=D:/Xilinx/hw/lab6/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_sim
launch_simulation
source CPU_tb.tcl
restart
run all
close_sim
