- status: 0 - openlane design prep
  runtime_s: 11.62
  runtime_ts: 0h0m11s615ms
- status: 1 - synthesis - yosys
  runtime_s: 13.54
  runtime_ts: 0h0m13s541ms
- status: 2 - sta - openroad
  runtime_s: 1.22
  runtime_ts: 0h0m1s215ms
- status: 3 - floorplan initialization - openroad
  runtime_s: 1.5
  runtime_ts: 0h0m1s496ms
- status: 4 - io_place - openlane
  runtime_s: 0.85
  runtime_ts: 0h0m0s846ms
- status: 5 - tap/decap insertion - openroad
  runtime_s: 0.69
  runtime_ts: 0h0m0s685ms
- status: 6 - pdn generation - openroad
  runtime_s: 1.49
  runtime_ts: 0h0m1s491ms
- status: 7 - global placement - openroad
  runtime_s: 3.62
  runtime_ts: 0h0m3s620ms
- status: 8 - detailed placement - openroad
  runtime_s: 0.79
  runtime_ts: 0h0m0s786ms
- status: 9 - detailed placement - openroad
  runtime_s: 0.81
  runtime_ts: 0h0m0s810ms
- status: 10 - global routing - openroad
  runtime_s: 2.43
  runtime_ts: 0h0m2s430ms
- status: 11 - fill insertion - openroad
  runtime_s: 1.01
  runtime_ts: 0h0m1s12ms
- status: 12 - write verilog - openroad
  runtime_s: 0.7
  runtime_ts: 0h0m0s701ms
- status: 13 - detailed_routing - openroad
  runtime_s: 11.31
  runtime_ts: 0h0m11s305ms
- status: 14 - write verilog - openroad
  runtime_s: 1.07
  runtime_ts: 0h0m1s72ms
- status: 16 - write verilog - openroad
  runtime_s: 0.91
  runtime_ts: 0h0m0s910ms
- status: 16 - write powered verilog - openlane
  runtime_s: 1.06
  runtime_ts: 0h0m1s60ms
- status: 17 - gdsii - magic
  runtime_s: 9.26
  runtime_ts: 0h0m9s256ms
- status: 18 - spice extraction - magic
  runtime_s: 6.38
  runtime_ts: 0h0m6s378ms
- status: 19 - drc - magic
  runtime_s: 10.62
  runtime_ts: 0h0m10s617ms
- status: 21 - write verilog - openroad
  runtime_s: 0.73
  runtime_ts: 0h0m0s726ms
- status: 21 - write powered verilog - openlane
  runtime_s: 0.86
  runtime_ts: 0h0m0s864ms
- status: 22 - lvs - netgen
  runtime_s: 1.03
  runtime_ts: 0h0m1s28ms
- status: 23 - antenna check - openroad
  runtime_s: 1.52
  runtime_ts: 0h0m1s516ms
