// Seed: 2561100090
module module_0;
  tri0 id_1;
  parameter id_2 = id_1;
  wor id_3, id_4;
  tri0 id_5, id_6, id_7;
  assign id_3 = id_5 < -1;
  assign id_6 = -1'b0;
  wire id_8;
  id_9(
      .id_0(id_7), .id_1(-1)
  );
  wire id_10;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
