==============================================================
Guild: wafer.space Community
Channel: Information / off-topic
==============================================================

[04/25/2025 12:36] algofoogle
Folks, we have a select group of people here in this wafer.space community who might be interested in this, and @Tim 'mithro' Ansell maybe this would be of interest to you for various reasons in your current explorations...Will Salcedo, who worked with us on customer design support for a while at Efabless, is developing GPU & AI acceleration for OpenLane. This is a blurb about their work:

Will Salcedo (https://www.linkedin.com/in/william-salcedo/) and Vamshi Balangala (https://www.linkedin.com/in/vamshibalanaga/) are building enhanced EDA tools on top of OpenLane that improve the speed, scalability, and quality of existing open-source tools. We are using GPU-accelerated approaches and AI to get at least 100x runtime improvements over legacy tools. If you are struggling with closing out designs, we would love to help you get to tapeout faster.

Will and Vamshi are hoping to find people interested in what they're doing, and possibly willing to experiment with what they've done so far, so if anyone would be prepared to at least reach out to them and find out more, please let me know. From what Will was telling me, their approach was to greatly accelerate parts of the resizing/repair, with the intent initially of doing far greater design-space exploration (since for larger designs or extreme timing/density requirements, this can often be a bottleneck). They have also contemplated adapting their work to things like IR drop analysis.

It sounds interesting (and a few of us at Efabless started talking to them late 2024 and it was already showing promise then), and I'm just sharing this around as a favour.


[04/25/2025 12:36] algofoogle
NOTE: I'm not sure yet whether their offering is intended to be open-source or at least include an open-source option.


[04/29/2025 02:10] carlfk
Radio Check.. calling laser fans


[04/29/2025 02:10] anfroholic
check check]


[04/29/2025 02:11] carlfk
can you help john get onshape box model for cutting


[04/29/2025 02:12] anfroholic


{Attachments}
https://cdn.discordapp.com/attachments/1361349523724570943/1366597863731105802/image.png?ex=691b2d30&is=6919dbb0&hm=74adb964c00513f72fb1694b9f576b32d814a45515d2047214f9fd2b0d773d78&
https://cdn.discordapp.com/attachments/1361349523724570943/1366597863970177094/TT_box.dxf?ex=691b2d30&is=6919dbb0&hm=1195629bec1fd7086da201f733262f89bb9a4618ab96db28b1a62b276bb2f9f2&


[04/29/2025 02:12] carlfk
im at Tims.  John is going somewhere tonight where ther might be a laser


[04/29/2025 02:12] anfroholic
I was already doing it


[04/29/2025 02:12] carlfk
thank you!


[04/29/2025 02:12] anfroholic
nominal material thickness is 1/8" I can change it if needed


[04/29/2025 02:22] carlfk
if it is less, like cereal box cardboard, that's fine right?  the tabs won't be snug, but I can sitll goop hotglue all over the plance it will mostly work


[04/29/2025 02:33] anfroholic
I mean, I can change the thickness, so if it's as thick as cereal box, it's fine. tab sizes will just auto-change too


[04/29/2025 03:04] carlfk
in case John is short on time and grabs whatever material is handy, wnated to make sure thinner is ok


[04/29/2025 03:04] carlfk
thicker I will have to turn the holes into notches - no biggie


[04/29/2025 03:07] anfroholic
just lmk, it's all parametric


[04/29/2025 03:09] digshadow


{Attachments}
https://cdn.discordapp.com/attachments/1361349523724570943/1366612403319607418/PXL_20250429_025324665.TS.mp4?ex=691b3abb&is=6919e93b&hm=e3270237fbd2d1e15f54cf6728cdc1c1b076b6754e94c47a62d03dd3c1cea81a&
https://cdn.discordapp.com/attachments/1361349523724570943/1366612404212858990/PXL_20250429_022017698.jpg?ex=691b3abb&is=6919e93b&hm=f7f299729e54a26a1a157cc3dfe0c735152178da656dcd3b9d55382b632c60fb&

{Reactions}
ðŸ‘

[04/29/2025 03:10] digshadow
Experimenting with laser dicing. 355 NM mopa fiber


[04/29/2025 06:19] digshadow


{Attachments}
https://cdn.discordapp.com/attachments/1361349523724570943/1366660104316780636/PXL_20250429_061858295.jpg?ex=691b6728&is=691a15a8&hm=61c0838c62cc0730b3164f42a92b18415d1b3cfacd5e1b8a6ad7f4a2a6b8549e&


[04/29/2025 06:19] digshadow
We ran a bunch more tests. Maybe slightly better results with the 355 but not enough to justify investments so far


[04/29/2025 06:20] digshadow
I did get a lot better with the software options and might be able to improve my 1064 nanometer flow. Some evidence also suggest that I don't have my existing 355 nanometer fiber laser setup ideally, so I might also give that another pass


[05/01/2025 04:47] carlfk
@Tim 'mithro' Ansell see die sorting robot in  https://discord.com/channels/1270929620224704544/1270933607011057776

{Reactions}
ðŸ’¯

[05/01/2025 13:27] mithro_
I assume this is wafer dicing? What are the lines here?


[05/01/2025 17:05] digshadow
The lines were resolution tests


[05/01/2025 17:06] digshadow
Basically trying different parameters if we made it through the wafer


[05/02/2025 03:27] anfroholic
Working on some camera type stuff

{Attachments}
https://cdn.discordapp.com/attachments/1361349523724570943/1367703927339876382/image.png?ex=691b3eca&is=6919ed4a&hm=21849856974596b9e1dee4d4da6544922cd86bc15c592f7b092b5eb820fb4f75&


[05/02/2025 04:01] anfroholic
More camera stuff

{Attachments}
https://cdn.discordapp.com/attachments/1361349523724570943/1367712702499389502/2025-05-01_22-58-02.mp4?ex=691b46f7&is=6919f577&hm=dff6015a88f76611e26c6e672b208e492be7f19332cb4fdcb51ace9a3aaa4bea&


[06/17/2025 20:48] rzioma
I would like to know more about this!


[08/24/2025 02:09] tholin
I'm confused. Running global routing is what I'm trying to do?

{Attachments}
https://cdn.discordapp.com/attachments/1361349523724570943/1408996616249147423/image.png?ex=691b2c9b&is=6919db1b&hm=c4da67441e425b7cff6a73856e328b5994cb1fb5fe89ff0d4710aa68e015c6e7&


[10/01/2025 13:26] mole99


{Attachments}
https://cdn.discordapp.com/attachments/1361349523724570943/1422937666843967619/image.png?ex=691b2278&is=6919d0f8&hm=316eb9fe43d9a31144c7a72bcedcd8c7a9860f2d17193a8ccde50e2b3ef4790f&


[10/01/2025 13:26] mole99
There's just something so funny about this ðŸ˜†

{Reactions}
ðŸ˜„

[10/01/2025 14:30] algofoogle
Such a cute little core!

{Reactions}
â¤ï¸ (2)

[10/01/2025 18:23] 246tnt
Do you really need 4 ground pins ? ðŸ˜…


[10/01/2025 18:27] rebelmike
That's ~1mm^2?  Makes it obvious why I was wondering about just having pins on a single side, you could probably fit 11 of the 12 pins while massively increasing the core area


[10/01/2025 18:29] mole99
Who doesn't? ðŸ˜„  No, that was just a quick chip for creating a reproducible for Tim E.


[10/01/2025 18:34] mole99
Yes, the ratio between padring and core is massive in this case. You might be able to use the LibreLane padring script as a starting point to adjust the padring to only a single side. If this is already possible in OpenROAD today, I can then adjust the default script to allow this directly.

{Reactions}
ðŸ‘

[10/01/2025 18:40] rebelmike
Needing this is a little way off as we'd need to have options to subdivide the dies first, but it's on my list of things to play with at some point ðŸ™‚


[10/01/2025 18:48] mole99
Well, you can already subdivide a die yourself and submit several of your sub-dies at once.
The individual dies won't be separated, of course, but we should still be able to bond the ones around the edges ðŸ˜‰


[10/01/2025 19:16] mithro_
Even though it is super funny, it is also super cool!

{Reactions}
ðŸ™Œ

[10/01/2025 19:29] tholin
Chip with just 4 pads. Power, ground, two bidir (clock provided by ring oscillator).

{Reactions}
â¤ï¸

[10/01/2025 19:36] mole99
I think you can team up with @RebelMike  and share a subdivided die ðŸ˜


[10/01/2025 19:36] tholin
I don't know what I would even put on there


[10/01/2025 19:37] tholin
Something IÂ²C, I guess?


[10/01/2025 19:38] urish
USB


[10/01/2025 19:39] tholin
That sounds like a challenge. Doesn't that require precise timing? Out of a ring oscillator?


[10/01/2025 19:39] urish
(Precisely Clocking 12 MHz internally is a challenge left to the reader)


[10/01/2025 19:40] tholin
I mean, how does the USB protocol work? Surely, there is some pre-defined discovery packet that is sent by the host? That could be used to tune the ring oscillator.


[10/01/2025 19:40] urish
ATtiny85's internal RC osc can somehow manage USB


[10/01/2025 19:41] tholin
Oh, yeah, USB packets literally start with a bunch of even pulses as a clock sync.


[10/01/2025 19:42] tholin
But not sure how you'd tune a ring oscilator off of that


[10/01/2025 19:42] tholin
THAT I will leave as a challenge to the reader

{Reactions}
ðŸ˜‰

[10/01/2025 19:43] urish
I guess you could also try to get a clock through VDD somehow


[10/01/2025 19:44] urish
like swing it between 3V and 3V3 at 12MHz (or whatever you need), and then use that internally to generate the clock


[10/01/2025 19:45] urish
an easy-ish way to create it would be to connect the VDD pin to the power supply through a FET in parallel with a diode


[10/01/2025 19:45] urish
then you feed the clock to the FET, and whenever the FET is off, the voltage will drop by the diode forward voltage drop


[10/01/2025 19:48] rebelmike
We have OTP, right?  So, you first start in a mode where you can blow OTP bits somehow to tune the ring oscillator.  Then once that's within tolerances you blow a bit that permanently turns the device into a USB


[10/01/2025 19:48] tholin
One way a ring oscillator could be made tuneable is by using transmission gates to bypass some of the inverters. Have one path that goes through the inverters and one path that goes around them. I'm not sure if that'll provide ultra fine control, but it doesn't need to be perfect. The clock only needs to line up with the USB data bits for one packet before the next one re-tunes the oscillator.


[10/01/2025 19:48] tholin
Okay, now I'll stop!


[10/01/2025 19:49] tholin
(The idea of using a NFET and DAC as a digitally controllable impedance to speed down the oscillator also occured to me, but I'm not sure how well that'd work, actually)


[10/01/2025 19:51] tholin
Not really feasible, since you need to dynamically account for drift of the oscillator by supply voltage and temperature.


[10/01/2025 20:41] mithro_
Reminds me of some very old 4 pin PIC10F devices which had a shared GPIO/VDD pin and a large internal capacitor with specs of how long you could pull the GPIO line low.....


[10/01/2025 20:42] mithro_
PLL on the USB packet with oscillator as initial frequency input is how the SiLab HappyGecko parts are able to meet spec without an external crystal


[10/01/2025 20:53] tholin


{Attachments}
https://cdn.discordapp.com/attachments/1361349523724570943/1423050263501209731/image.png?ex=691ae295&is=69199115&hm=0afaffaa3c37b23eb606e108f24d321c31902e69452d817da4f8a0bad11def4f&
https://cdn.discordapp.com/attachments/1361349523724570943/1423050263874506802/image.png?ex=691ae295&is=69199115&hm=5f4be1aa43942726f636cbc1caf3bddc626053b4c80690822044eaf889ba53f2&


[10/01/2025 20:54] mithro_
ðŸ˜›


[10/03/2025 19:22] tholin
I finished developing a software network stack to run on my RISC-V core on my GFMPW-1 chips.


[10/03/2025 19:22] tholin


{Attachments}
https://cdn.discordapp.com/attachments/1361349523724570943/1423752157395419166/20251003_212047.jpg?ex=691b7606&is=691a2486&hm=af68791552f2a279db468eaa24467cf4c99bc72d92b513199fab2f35f9ddfa86&


[10/03/2025 19:25] tholin
Powering on the board does this

{Attachments}
https://cdn.discordapp.com/attachments/1361349523724570943/1423752916677951579/Screenshot_2025-10-03_20-52-48.png?ex=691b76bb&is=691a253b&hm=4b6bf0f248870bcdf0ecd58b282307ac390f26fafd9db552f7dcd417c9409afe&
https://cdn.discordapp.com/attachments/1361349523724570943/1423752917214560356/Screenshot_2025-10-03_20-53-13.png?ex=691b76bb&is=691a253b&hm=3312927caca122bf7499d25966d9ad9950c40518f90330ccae4230faccbc6588&

{Reactions}
ðŸŽ‰

[10/03/2025 19:26] tholin
I need to turn this around and make it capable of accepting incoming TCP connections.


[10/03/2025 19:26] tholin
Will I be the first person to get open-source custom silicon connected to the internet? Or host a website with it?

{Reactions}
ðŸ‘

[10/03/2025 19:30] tholin
I went the extra mile to support both IPv4 *and* IPv6 **and** auto-configuration for both.


[10/03/2025 21:56] rtimothyedwards_19428
This is impressive.


[10/03/2025 22:07] tholin
https://github.com/AvalonSemiconductors/gfmpw1-multi-bringup/tree/main/TholinRISCV/Software/Ethernet

{Embed}
https://github.com/AvalonSemiconductors/gfmpw1-multi-bringup/tree/main/TholinRISCV/Software/Ethernet
gfmpw1-multi-bringup/TholinRISCV/Software/Ethernet at main Â· Avalo...
Bring-up of GFMPW-1 multi-project submission. Contribute to AvalonSemiconductors/gfmpw1-multi-bringup development by creating an account on GitHub.
https://images-ext-1.discordapp.net/external/4rGIyDASUvCqPGRVNkJPD4xzT0wWBPi-pI91iW6PVVs/https/opengraph.githubassets.com/fd88f6f0c62b7215e0dc0dd9ddea533643a584c04037de8ca37bd5015c95ec5d/AvalonSemiconductors/gfmpw1-multi-bringup


[10/03/2025 22:07] tholin
The source code is here, btw


[10/03/2025 22:11] mithro_
@Tholin - That is super cool!


[10/03/2025 22:12] mithro_
I guess depends on how you define that -- @carlfk put the Tiny Tapeout board on the internet but I think that is cheating. I wonder if you could run ppp over the uart to the Linux core.....


[10/03/2025 22:13] tholin
Due to the fact that dial-up modems once existed, you can actually pipe a network connection over UART to this day with some basic Linux utilities.


[10/03/2025 22:17] mithro_
@Tholin - I think the Tiny Tapeout Linux core might be too slow? I think there are some real time requirements for PPP? I've forgotten what was the thing that we used before PPP.


[10/03/2025 22:19] mithro_
Also, I wouldn't say your work above is particularly off-topic, seems very much on topic to me.


[10/03/2025 22:27] tholin
Well, its more software dev on a RISC-V core


[10/03/2025 22:27] tholin
Its just that the core happens to be custom silicon


[10/04/2025 03:51] urish
The original one only supports 8mb PSRAM, so it's not sufficient to run the TCP/IP stack


[10/04/2025 03:52] urish
I recently patched it to support 16mb so the future version (on ttsky25a/ttihp25b) might be able to


[10/04/2025 03:59] mithro_
@urish - Cool!


[10/04/2025 04:00] urish
Hirosh is also currently working on adding FIFO to the UART to make it more reliable


[10/04/2025 08:37] algofoogle
Are you thinking of SLIP? I remember THOSE good olâ€™ days ðŸ˜‰


[10/04/2025 08:38] algofoogle
Btw @Tholin , awesome and exciting work as usual ðŸ™‚ What I really want to know is how you managed to crack the usual limit of 24 hours per day in order to get all of this done ðŸ˜‰

{Reactions}
ðŸ˜†

[10/04/2025 09:22] xobs
SLIP is still very much alive. The ESP32 uses it to communicate with its bootloader, for example.

{Reactions}
â¤ï¸ (2)

[10/04/2025 10:03] algofoogle
Oh cool, and unexpected ðŸ™‚


[10/04/2025 17:02] mithro_
Probably!


[10/08/2025 02:09] carlfk
> 40000 / 3600
> 11.11111111111111


[10/08/2025 02:09] carlfk
11 hours for 40,000 seconds?   I thought it was nore like 20 hours?


[10/08/2025 02:10] carlfk
or mayb eit was 3 sec per die = 33 hours


[10/08/2025 02:44] anfroholic
You may have had part of my calculation in your head when it was
28 reticles * 40 projects * 50 wafers = 56000 dies
56000/3600 = 15.55


[10/08/2025 03:03] carlfk
that sounds about right


[10/11/2025 20:00] tholin
https://testing.tholin.dev/


[10/11/2025 20:00] tholin
Now hosting a website on my custom silicon

{Reactions}
waferspace (2) ðŸŽ‰ (3) ðŸ”¥

[10/11/2025 20:00] tholin
It'll remain online for as long as the 18650 powering it lasts.


[10/11/2025 20:01] mrmadbrain
it's kinda meta ðŸ˜›


[10/23/2025 19:11] hardwall
I'm curious what people here make of this: https://tenstorrent.com/vision/tenstorrent-announces-open-chiplet-atlas-ecosystem

{Embed}
https://tenstorrent.com/vision/tenstorrent-announces-open-chiplet-atlas-ecosystem
Tenstorrent Announces Open Chiplet Atlasâ„¢ Ecosystem | Tenstorrent
Tenstorrent is launching the Open Chiplet Atlasâ„¢ (OCAâ„¢) Ecosystem â€” including the open standard OCA Architecture â€” aimed at creating a truly open chiplet market.
https://images-ext-1.discordapp.net/external/Jij1bflRFFer4lLPVM0S0Nac6Cm1Hun8gc7AiK26mIU/https/cdn.sanity.io/images/jpb4ed5r/production/7566e14a668c757b9ae863937ce810bb877b49aa-2400x1260.png


[10/24/2025 20:16] mithro_
@HardWall - Multiple people have attempted this - none have succeeded. https://antmicro.com/blog/2020/10/open-chiplet-initiative/

{Embed}
https://antmicro.com/blog/2020/10/open-chiplet-initiative/
zGlue teams up with Antmicro and Google in Open Chiplet Initiative


[10/24/2025 20:22] hardwall
It's true until it's not. I have a bit of a bias since I'm kind of a keller fanboy, but I really don't understand the industry enough to make an educated guess.


[10/24/2025 20:24] hardwall
My understanding though is that chiplet designs will be by their nature inferior to the same design but integrated on the same die. But more composable and faster turnaround. ( again, i'm not sure I even understand properly what I'm talking about)


[10/24/2025 20:32] hardwall
Wow, threw Claude a request to do some research, You weren't kidding, the world is littered with the bodies of chiplet interconnect initiatives.


[10/25/2025 00:00] anfroholic
If this were ever to be a thing, I think the first step would be an open source [SerDes](https://en.wikipedia.org/wiki/SerDes) for ASIC design. 
I was speaking with @carlfk the other day about putting HDMI on an ASIC design and he said this part was still a current hurdle.
Chiplets--at least the current versions from AMD--all communicate over SerDes.

{Embed}
https://en.wikipedia.org/wiki/SerDes
SerDes
A Serializer/Deserializer (SerDes) is a pair of functional blocks commonly used in high speed communications to compensate for limited input/output. These blocks convert data between serial data and parallel interfaces in each direction. The term "SerDes" generically refers to interfaces used in various technologies and applications. The primary...


[10/25/2025 01:32] mithro_
The problem turns out to be economics -- at the moment chiplets makes sense when things are very expensive -- but to get an ROI you need to sell a lot of units, thus if you are selling lots of units you want the chiplets to be customized for your use case.....


[10/25/2025 06:01] anfroholic
I was under the impression that some of the economics came from just yield gains?
I also personally think some of the coolest stuff (other than wafer.space) happening right now is in the packaging space. 

@HardWall I do see a potential case *maybe* where the design for the opposing interconnect would be designed by the one party. And the second party can put that into their design. 
Also something else, is if you start to think of things like PCBs where you have a series of components on a PCB, a similar concept would be a series of dies on a silicon interposer.


[10/26/2025 03:06] mithro_
@Andrew Wingate - Below 5nm, chiplets ***do*** make sense for making these high end chips (for yield and other cost reasons). 

The problem is the chiplet marketplace / reuse idea. 

Basically, the people working on these high end nodes need to make a large number of parts to recoup the cost of the design. When you go, "I'm going to need to make 1 million of these parts" then it pretty much always makes sense to customize the chiplet for that part.

{Reactions}
ðŸ’œ

==============================================================
Exported 106 message(s)
==============================================================
