// Seed: 3546631022
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 #(
    parameter id_0 = 32'd26
) (
    output wor _id_0,
    output wor id_1,
    input uwire id_2,
    output uwire id_3,
    input supply0 id_4,
    output uwire id_5,
    input tri id_6,
    output tri id_7,
    output uwire id_8,
    output uwire id_9,
    output tri id_10,
    output wand id_11,
    input wire id_12,
    output wor id_13
);
  logic [1 'h0 : id_0] id_15;
  module_0 modCall_1 (id_15);
endmodule
