# AutoWire v2.0

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![Python](https://img.shields.io/badge/python-3.7%2B-blue.svg)](https://www.python.org/)

AutoWire v2.0 æ˜¯ä¸€ä¸ªåŸºäº [PyVerilog](https://github.com/PyHDI/Pyverilog) çš„ Verilog SOC è‡ªåŠ¨è¿çº¿å·¥å…·ã€‚å®ƒèƒ½å¤Ÿè‡ªåŠ¨è§£æ Verilog æ¨¡å—ï¼Œæ ¹æ®é…ç½®æ–‡ä»¶è¿›è¡Œåè®®ä¿¡å·åŒ¹é…å’Œç«¯å£è¿çº¿ï¼Œæœ€ç»ˆç”Ÿæˆé¡¶å±‚é›†æˆæ¨¡å—ã€‚

## ç‰¹æ€§

- ğŸ”§ **æ™ºèƒ½è¿çº¿**: æ”¯æŒåŸºäºåè®®ä¿¡å·çš„è‡ªåŠ¨è¿çº¿ï¼ˆAHBã€AXIã€APBç­‰ï¼‰
- ğŸ“ **çµæ´»é…ç½®**: ä½¿ç”¨ YAML é…ç½®æ–‡ä»¶è¿›è¡Œæ¨¡å—å®šä¹‰å’Œè¿çº¿é…ç½®
- ğŸ¯ **ç²¾ç¡®è§£æ**: åŸºäº PyVerilog è¿›è¡Œå‡†ç¡®çš„ Verilog è¯­æ³•è§£æ
- ğŸ”„ **å¢é‡ç”Ÿæˆ**: æ”¯æŒä¸­é—´é…ç½®æ–‡ä»¶ç”Ÿæˆï¼Œä¾¿äºè°ƒè¯•å’ŒéªŒè¯
- ğŸ“Š **è¯¦ç»†æ—¥å¿—**: æä¾›å®Œæ•´çš„è§£æå’Œè¿çº¿è¿‡ç¨‹æ—¥å¿—
- ğŸ› ï¸ **å‚æ•°åŒ–æ”¯æŒ**: æ”¯æŒæ¨¡å—å‚æ•°åŒ–å®ä¾‹

## å®‰è£…è¦æ±‚

- Python 3.7+
- PyVerilog
- PyYAML

```bash
pip install pyverilog pyyaml
```

## å¿«é€Ÿå¼€å§‹

### 1. åŸºæœ¬ç”¨æ³•

```bash
python autowire.py -i vcn.yaml -o output/
```

### 2. é…ç½®æ–‡ä»¶ç¤ºä¾‹

åˆ›å»ºä¸€ä¸ª YAML é…ç½®æ–‡ä»¶ï¼ˆä¾‹å¦‚ `test.yaml`ï¼‰ï¼š

```yaml
# é¡¶å±‚æ¨¡å—åç§°
top_module: add_top

# å®å®šä¹‰æ–‡ä»¶ï¼ˆå¯é€‰ï¼‰
define_files: 
  - ./rtl/DWC_pcie_dm_cc_constants.v
  - ./rtl/cxpl_defs.vh
  - ./rtl/radm_defs.vh

# RTL æ¨¡å—æ–‡ä»¶
rtl_path:
  - ./rtl/DWC_pcie_dm.v
  - ./rtl/DW_axi_x2x.v

# æ¨¡å—å®ä¾‹åŒ–
instances:
  - module: DWC_pcie_dm
    name: u_DWC_pcie_dm
  - module: DW_axi_x2x
    name: u_DW_axi_x2x
    parameters:
      DATA_WIDTH: 64
      ADDR_WIDTH: 32

# æ‰‹åŠ¨è¿çº¿ï¼ˆå¯é€‰ï¼‰
connections:
  u_cpu.clk: sys_clk
  u_uart.rst_n: sys_rst_n

# åè®®ä¿¡å·è¿çº¿ï¼ˆå¯é€‰ï¼‰
bounding_con:
  - ahb:
      u_cpu.a_*: cpu_ahbm_*
      u_uart.*_ahb: uart_ahb_*
  - axi:
      u_dma.m_*: dma_axi_*
```

### 3. åè®®ä¿¡å·å®šä¹‰

åˆ›å»ºåè®®ä¿¡å·å®šä¹‰æ–‡ä»¶ `bounding.yaml`ï¼š

```yaml
protocol_signals:
  ahb:
    - haddr
    - hwdata
    - hrdata
    - hwrite
    - htrans
    - hsize
    - hburst
    - hready
    - hresp
    - hsel
    - hready_out
  
  axi:
    # AW channel
    - awaddr
    - awlen
    - awsize
    - awburst
    - awlock
    - awcache
    - awprot
    - awvalid
    - awready
    - awid
    - awuser
    # W channel  
    - wdata
    - wstrb
    - wlast
    - wvalid
    - wready
    # R channel
    - rdata
    - rresp
    - rlast
    - rvalid
    - rready
    - rid
    # B channel
    - bresp
    - bvalid
    - bready
    - bid
    # AR channel
    - araddr
    - arlen
    - arsize
    - arburst
    - arlock
    - arcache
    - arprot
    - arvalid
    - arready
    - arid
```

## å·¥ä½œåŸç†

AutoWire v2.0 é‡‡ç”¨æ¨¡å—åŒ–æ¶æ„ï¼Œä¸»è¦åŒ…å«ä»¥ä¸‹ç»„ä»¶ï¼š

### æ ¸å¿ƒæ¨¡å—

1. **Generator (`generator.py`)**: ä¸»æ§åˆ¶å™¨ï¼Œåè°ƒå„æ¨¡å—å·¥ä½œæµç¨‹
2. **Config Manager (`config_manager.py`)**: é…ç½®æ–‡ä»¶åŠ è½½å’Œç®¡ç†
3. **Parser (`parser.py`)**: åŸºäº PyVerilog çš„ Verilog ä»£ç è§£æ
4. **Connection Manager (`connection_manager.py`)**: è¿çº¿é€»è¾‘å¤„ç†
5. **Code Generator (`code_generator.py`)**: é¡¶å±‚æ¨¡å—ä»£ç ç”Ÿæˆ

### å·¥ä½œæµç¨‹

1. **é…ç½®åŠ è½½**: è§£æ YAML é…ç½®æ–‡ä»¶å’Œåè®®ä¿¡å·å®šä¹‰
2. **æ¨¡å—è§£æ**: ä½¿ç”¨ PyVerilog è§£æ RTL æ–‡ä»¶ï¼Œæå–ç«¯å£å’Œå‚æ•°ä¿¡æ¯
3. **è¿çº¿å¤„ç†**: 
   - å¤„ç†åè®®ä¿¡å·è¿çº¿ï¼ˆåŸºäºæ¨¡å¼åŒ¹é…ï¼‰
   - å¤„ç†æ‰‹åŠ¨è¿çº¿é…ç½®
   - æ‰§è¡Œè‡ªåŠ¨è¿çº¿ï¼ˆåŒåä¿¡å·åŒ¹é…ï¼‰
4. **ä»£ç ç”Ÿæˆ**: ç”Ÿæˆé¡¶å±‚æ¨¡å— Verilog ä»£ç 

### æ•°æ®ç»“æ„

- `Port`: ç«¯å£ä¿¡æ¯ï¼ˆåç§°ã€æ–¹å‘ã€ä½å®½ç­‰ï¼‰
- `Instance`: å®ä¾‹ä¿¡æ¯ï¼ˆæ¨¡å—åã€å®ä¾‹åã€å‚æ•°ç­‰ï¼‰
- `WireInfo`: çº¿ç½‘ä¿¡æ¯ï¼ˆè¾“å…¥è¾“å‡ºè¿æ¥çŠ¶æ€ï¼‰
- `ModuleInfo`: æ¨¡å—ä¿¡æ¯ï¼ˆç«¯å£åˆ—è¡¨ã€å‚æ•°åˆ—è¡¨ç­‰ï¼‰

## å‘½ä»¤è¡Œé€‰é¡¹

```
usage: autowire.py [-h] [-i INPUT] [-o OUTPUT] [-b BOUNDING] [-d] [--version]

AutoWire v2.0 - Verilog SOC Integration Tool (Refactored)

optional arguments:
  -h, --help            show this help message and exit
  -i INPUT, --input INPUT
                        Input YAML configuration file (default: vcn.yaml)
  -o OUTPUT, --output OUTPUT
                        Output directory or .v/.sv file path (default: .)
  -b BOUNDING, --bounding BOUNDING
                        Protocol signals definition file (default: bounding.yaml)
  -d, --debug           Enable debug output
  --version             show program version number and exit
```

## ä½¿ç”¨ç¤ºä¾‹

### ç¤ºä¾‹ 1: åŸºæœ¬ SOC é›†æˆ

```bash

# æŒ‡å®šé…ç½®æ–‡ä»¶å’Œè¾“å‡ºç›®å½•
python autowire.py -i soc_config.yaml -b bounding.yaml -o build/

# æŒ‡å®šé…ç½®æ–‡ä»¶ã€boundingä¿¡å·ã€è¾“å‡ºç›®å½•
python autowire.py -i soc_config.yaml -b bounding.yaml -o build/

# æŒ‡å®šè¾“å‡ºæ–‡ä»¶
python autowire.py -i soc_config.yaml -b bounding.yaml -o build/soc_top.v

# å¼€å¯è°ƒè¯•æ¨¡å¼
python autowire.py -i soc_config.yaml -b bounding.yaml -o build/soc_top.v -d
```

### ç¤ºä¾‹ 2: è‡ªå®šä¹‰åè®®ä¿¡å·

```bash
# ä½¿ç”¨è‡ªå®šä¹‰åè®®ä¿¡å·å®šä¹‰æ–‡ä»¶
python autowire.py -i config.yaml -b custom_protocols.yaml -o output/
```

## é…ç½®æ–‡ä»¶è¯¦è§£

### ä¸»é…ç½®æ–‡ä»¶ç»“æ„

```yaml
# å¿…éœ€: é¡¶å±‚æ¨¡å—å
top_module: soc_top

# å¯é€‰: å®å®šä¹‰æ–‡ä»¶
define_files:
  - ./includes/defines.vh
  - ./includes/parameters.vh

# å¿…éœ€: RTL æ–‡ä»¶åˆ—è¡¨
rtl_path:
  - ./rtl/cpu_core.v
  - ./rtl/uart_controller.v
  - ./rtl/memory_controller.sv

# å¿…éœ€: å®ä¾‹åŒ–é…ç½®
instances:
  - module: cpu_core        # æ¨¡å—å
    name: u_cpu            # å®ä¾‹å
    parameters:            # å¯é€‰: å‚æ•°è¦†ç›–
      CACHE_SIZE: 1024
      DATA_WIDTH: 32

# å¯é€‰: æ‰‹åŠ¨è¿çº¿
connections:
  u_cpu.clk: sys_clk                    # ç®€å•è¿çº¿
  u_cpu.irq: "{7'b0, uart_irq}"         # æ‹¼æ¥ä¿¡å·
  u_uart.enable: 1'b1                   # å¸¸æ•°è¿æ¥

# å¯é€‰: åè®®ä¿¡å·è¿çº¿
bounding_con:
  - ahb:
      u_cpu.ahb_*: cpu_ahb_*            # é€šé…ç¬¦åŒ¹é…
  - axi:
      u_dma.m_axi_*: dma_*
```

### åè®®ä¿¡å·å®šä¹‰æ–‡ä»¶

åè®®ä¿¡å·å®šä¹‰æ–‡ä»¶ç”¨äºå®šä¹‰æ ‡å‡†æ€»çº¿åè®®çš„ä¿¡å·åˆ—è¡¨ï¼Œæ”¯æŒçš„åè®®åŒ…æ‹¬ï¼š

- **AHB**: ARM Advanced High-performance Bus
- **AXI**: ARM Advanced eXtensible Interface  
- **APB**: ARM Advanced Peripheral Bus

## é«˜çº§åŠŸèƒ½

### é€šé…ç¬¦è¿çº¿

æ”¯æŒä½¿ç”¨é€šé…ç¬¦è¿›è¡Œæ‰¹é‡è¿çº¿ï¼š

```yaml
bounding_con:
  - ahb:
      u_master.ahb_*: master_ahb_*      # åŒ¹é…æ‰€æœ‰ ahb_ å¼€å¤´çš„ç«¯å£
      u_slave.*_ahb: slave_ahb_*        # åŒ¹é…æ‰€æœ‰ _ahb ç»“å°¾çš„ç«¯å£
```

### å‚æ•°åŒ–å®ä¾‹

æ”¯æŒä¸ºå®ä¾‹æŒ‡å®šå‚æ•°ï¼š

```yaml
instances:
  - module: memory_controller
    name: u_memory
    parameters:
      ADDR_WIDTH: 32
      DATA_WIDTH: 64
      CACHE_LINES: 256
```

### ä¿¡å·æ‹¼æ¥

æ”¯æŒå¤æ‚çš„ä¿¡å·è¿æ¥è¡¨è¾¾å¼ï¼š

```yaml
connections:
  u_cpu.interrupt: "{irq_timer, irq_uart, 6'b0}"
  u_mux.select: "2'b01"
  u_module.data_out:                    # æ‚¬ç©ºè¿æ¥
```

## è¾“å‡ºæ–‡ä»¶

AutoWire ä¼šç”Ÿæˆæ ‡å‡†çš„ Verilog é¡¶å±‚æ¨¡å—æ–‡ä»¶ï¼ŒåŒ…å«ï¼š

1. **æ¨¡å—å£°æ˜**: åŒ…å«æ‰€æœ‰å¤–éƒ¨ç«¯å£
2. **çº¿ç½‘å£°æ˜**: å†…éƒ¨è¿æ¥çº¿å£°æ˜
3. **å®ä¾‹åŒ–**: æ‰€æœ‰å­æ¨¡å—çš„å®ä¾‹åŒ–ä»£ç 
4. **æ³¨é‡Š**: è‡ªåŠ¨ç”Ÿæˆçš„æ—¶é—´æˆ³å’Œå·¥å…·ä¿¡æ¯

ç”Ÿæˆçš„ä»£ç ç¤ºä¾‹ï¼š

```verilog
// -----------------------------------------------------------------------------
// File      : soc_top.v
// Brief     : Auto-generated by autowire.py v2.0
// Author    : AutoWire
// Date      : 2025-08-24 21:35:09
// -----------------------------------------------------------------------------

module soc_top(
    // External ports
    input          clk,
    input          rst_n,
    output  [31:0] data_out
);

// Internal wires
wire  [15:0]  cpu_addr;
wire  [31:0]  cpu_data;
wire          cpu_valid;

// Instance: u_cpu (cpu_core)
cpu_core u_cpu (
    .clk        (clk        ),
    .rst_n      (rst_n      ),
    .addr       (cpu_addr   ),
    .data       (cpu_data   ),
    .valid      (cpu_valid  )
);

// Instance: u_memory (memory_controller)
memory_controller #(
    .ADDR_WIDTH(16),
    .DATA_WIDTH(32)
) u_memory (
    .clk        (clk        ),
    .rst_n      (rst_n      ),
    .addr       (cpu_addr   ),
    .data       (cpu_data   ),
    .valid      (cpu_valid  ),
    .data_out   (data_out   )
);

endmodule
```

## æ•…éšœæ’é™¤

### å¸¸è§é—®é¢˜

1. **æ‰¾ä¸åˆ°æ¨¡å—å®šä¹‰**
   - æ£€æŸ¥ `rtl_path` ä¸­çš„æ–‡ä»¶è·¯å¾„æ˜¯å¦æ­£ç¡®
   - ç¡®è®¤æ¨¡å—åä¸æ–‡ä»¶ä¸­å®šä¹‰çš„æ¨¡å—åä¸€è‡´

2. **åè®®ä¿¡å·ä¸åŒ¹é…**
   - æ£€æŸ¥ `bounding.yaml` ä¸­çš„åè®®ä¿¡å·å®šä¹‰
   - éªŒè¯ç«¯å£åç§°æ˜¯å¦åŒ…å«åè®®ä¿¡å·å

3. **è§£æé”™è¯¯**
   - ä½¿ç”¨ `-d` é€‰é¡¹å¼€å¯è°ƒè¯•æ¨¡å¼æŸ¥çœ‹è¯¦ç»†æ—¥å¿—
   - æ£€æŸ¥ Verilog è¯­æ³•æ˜¯å¦æ­£ç¡®

### è°ƒè¯•æ¨¡å¼

ä½¿ç”¨ `-d` é€‰é¡¹å¯ä»¥æŸ¥çœ‹è¯¦ç»†çš„æ‰§è¡Œè¿‡ç¨‹ï¼š

```bash
python autowire.py -i config.yaml -o output/ -d
```

è°ƒè¯•æ¨¡å¼ä¸‹ä¼šæ˜¾ç¤ºï¼š
- æ–‡ä»¶è§£æè¿‡ç¨‹
- ç«¯å£åŒ¹é…è¯¦æƒ…
- è¿çº¿ç”Ÿæˆä¿¡æ¯
- ä¸­é—´é…ç½®æ–‡ä»¶è·¯å¾„

## é¡¹ç›®ç»“æ„

```
autowire-master/
â”œâ”€â”€ autowire.py              # ä¸»å…¥å£è„šæœ¬
â”œâ”€â”€ bounding.yaml           # åè®®ä¿¡å·å®šä¹‰
â”œâ”€â”€ test.yaml              # ç¤ºä¾‹é…ç½®æ–‡ä»¶
â”œâ”€â”€ vcn.yaml               # å¦ä¸€ä¸ªé…ç½®æ–‡ä»¶ç¤ºä¾‹
â”œâ”€â”€ LICENSE                # MIT è®¸å¯è¯
â”œâ”€â”€ src/                   # æ ¸å¿ƒæºä»£ç 
â”‚   â”œâ”€â”€ __init__.py
â”‚   â”œâ”€â”€ generator.py       # ä¸»ç”Ÿæˆå™¨
â”‚   â”œâ”€â”€ config_manager.py  # é…ç½®ç®¡ç†
â”‚   â”œâ”€â”€ parser.py          # Verilogè§£æå™¨
â”‚   â”œâ”€â”€ connection_manager.py  # è¿çº¿ç®¡ç†
â”‚   â”œâ”€â”€ code_generator.py  # ä»£ç ç”Ÿæˆ
â”‚   â”œâ”€â”€ data_structures.py # æ•°æ®ç»“æ„å®šä¹‰
â”‚   â””â”€â”€ logger.py          # æ—¥å¿—ç®¡ç†
â”œâ”€â”€ rtl/                   # RTL æ–‡ä»¶ç›®å½•
â””â”€â”€ test_output_v2/        # è¾“å‡ºç¤ºä¾‹
```

## è´¡çŒ®

æ¬¢è¿æäº¤ Issue å’Œ Pull Requestï¼

## è®¸å¯è¯

æœ¬é¡¹ç›®åŸºäº MIT è®¸å¯è¯å¼€æºã€‚è¯¦è§ [LICENSE](LICENSE) æ–‡ä»¶ã€‚

## æ›´æ–°æ—¥å¿—

### v2.0.0 (é‡æ„ç‰ˆæœ¬)
- å®Œå…¨é‡æ„ä»£ç æ¶æ„ï¼Œæé«˜å¯ç»´æŠ¤æ€§
- ä¼˜åŒ–åè®®ä¿¡å·åŒ¹é…ç®—æ³•
- å¢å¼ºé”™è¯¯å¤„ç†å’Œæ—¥å¿—è¾“å‡º
- æ”¯æŒæ›´çµæ´»çš„é…ç½®é€‰é¡¹
- æ”¹è¿›ä»£ç ç”Ÿæˆè´¨é‡

---

**æŠ€æœ¯æ”¯æŒ**: å¦‚æœ‰é—®é¢˜è¯·æäº¤ GitHub Issue
