Loading plugins phase: Elapsed time ==> 0s.708ms
Initializing data phase: Elapsed time ==> 12s.926ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p D:\Users\BertoTech\Documents\PID\FW_Fan_Control01.cydsn\FW_Fan_Control01.cyprj -d CY8C5868AXI-LP035 -s D:\Users\BertoTech\Documents\PID\FW_Fan_Control01.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 13s.050ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.500ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  FW_Fan_Control01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=D:\Users\BertoTech\Documents\PID\FW_Fan_Control01.cydsn\FW_Fan_Control01.cyprj -dcpsoc3 FW_Fan_Control01.v -verilog
======================================================================

======================================================================
Compiling:  FW_Fan_Control01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=D:\Users\BertoTech\Documents\PID\FW_Fan_Control01.cydsn\FW_Fan_Control01.cyprj -dcpsoc3 FW_Fan_Control01.v -verilog
======================================================================

======================================================================
Compiling:  FW_Fan_Control01.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=D:\Users\BertoTech\Documents\PID\FW_Fan_Control01.cydsn\FW_Fan_Control01.cyprj -dcpsoc3 -verilog FW_Fan_Control01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Dec 13 20:05:01 2017


======================================================================
Compiling:  FW_Fan_Control01.v
Program  :   vpp
Options  :    -yv2 -q10 FW_Fan_Control01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Dec 13 20:05:01 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_FanTach_v3_0\B_FanTach_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_FanController_v3_0\B_FanController_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_60\B_Timer_v2_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'FW_Fan_Control01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_60\B_Timer_v2_60.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_60\B_Timer_v2_60.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  FW_Fan_Control01.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=D:\Users\BertoTech\Documents\PID\FW_Fan_Control01.cydsn\FW_Fan_Control01.cyprj -dcpsoc3 -verilog FW_Fan_Control01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Dec 13 20:05:03 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\BertoTech\Documents\PID\FW_Fan_Control01.cydsn\codegentemp\FW_Fan_Control01.ctl'.
Linking 'D:\Users\BertoTech\Documents\PID\FW_Fan_Control01.cydsn\codegentemp\FW_Fan_Control01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_FanTach_v3_0\B_FanTach_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_FanController_v3_0\B_FanController_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_60\B_Timer_v2_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  FW_Fan_Control01.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=D:\Users\BertoTech\Documents\PID\FW_Fan_Control01.cydsn\FW_Fan_Control01.cyprj -dcpsoc3 -verilog FW_Fan_Control01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Dec 13 20:05:08 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Users\BertoTech\Documents\PID\FW_Fan_Control01.cydsn\codegentemp\FW_Fan_Control01.ctl'.
Linking 'D:\Users\BertoTech\Documents\PID\FW_Fan_Control01.cydsn\codegentemp\FW_Fan_Control01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_FanTach_v3_0\B_FanTach_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_FanController_v3_0\B_FanController_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_60\B_Timer_v2_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\FanController:Net_6129\
	\FanController:Net_235\
	\FanController:B_FanCtrl:speed_alert_en\
	\FanController:B_FanCtrl:override\
	\FanController:pwm_3\
	\FanController:pwm_4\
	\FanController:pwm_5\
	\FanController:pwm_6\
	\FanController:pwm_7\
	\FanController:pwm_8\
	\FanController:pwm_9\
	\FanController:pwm_10\
	\FanController:pwm_11\
	\FanController:pwm_12\
	\FanController:pwm_13\
	\FanController:pwm_14\
	\FanController:pwm_15\
	\FanController:pwm_16\
	\FanController:alrt\
	\FanController:alert_mask_1\
	\FanController:alert_mask_2\
	\FanController:alert_mask_3\
	\FanController:alert_mask_4\
	\FanController:alert_mask_5\
	\FanController:alert_mask_6\
	\FanController:alert_mask_7\
	\FanController:alert_mask_8\
	\FanController:alert_mask_9\
	\FanController:alert_mask_10\
	\FanController:alert_mask_11\
	\FanController:alert_mask_12\
	\FanController:alert_mask_13\
	\FanController:alert_mask_14\
	\FanController:alert_mask_15\
	\FanController:override\
	\FanController:btch_16\
	\FanController:btch_15\
	\FanController:btch_14\
	\FanController:btch_13\
	\FanController:btch_12\
	\FanController:btch_11\
	\FanController:btch_10\
	\FanController:btch_9\
	\FanController:btch_8\
	\FanController:btch_7\
	\FanController:btch_6\
	\FanController:btch_5\
	\FanController:btch_4\
	\FanController:btch_3\
	\FanController:btch_2\
	\FanController:btch_1\
	Net_358
	Net_75
	Net_76
	Net_77
	Net_78
	Net_79
	Net_80
	Net_67
	Net_68
	Net_69
	Net_70
	Net_71
	Net_72
	Net_73
	Net_74
	Net_59
	Net_60
	Net_61
	Net_62
	Net_63
	Net_64
	Net_65
	Net_66
	Net_131
	Net_148_1
	Net_134_8
	Net_134_7
	Net_134_6
	Net_134_5
	Net_134_4
	Net_134_3
	Net_134_2
	Net_134_1
	\ADC_DelSig_1:Net_268\
	\ADC_DelSig_1:Net_270\
	\Trigger_Timer:Net_260\
	Net_175
	\Trigger_Timer:TimerUDB:ctrl_ten\
	\Trigger_Timer:TimerUDB:ctrl_cmode_0\
	\Trigger_Timer:TimerUDB:ctrl_tmode_1\
	\Trigger_Timer:TimerUDB:ctrl_tmode_0\
	\Trigger_Timer:TimerUDB:ctrl_ic_1\
	\Trigger_Timer:TimerUDB:ctrl_ic_0\
	Net_179
	\Trigger_Timer:Net_102\
	\Trigger_Timer:Net_266\
	\Echo_Timer:Net_260\
	Net_160
	\Echo_Timer:Net_53\
	\Echo_Timer:TimerUDB:ctrl_ten\
	\Echo_Timer:TimerUDB:ctrl_tmode_1\
	\Echo_Timer:TimerUDB:ctrl_tmode_0\
	Net_159
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_1\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_1\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_0\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_0\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_1\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_1\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lti_0\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gti_0\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_0\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_0\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xneq\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlt\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlte\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgt\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgte\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:lt\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:gt\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:gte\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:lte\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:neq\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_1\
	\Echo_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_0\
	\Echo_Timer:TimerUDB:zeros_3\
	\Echo_Timer:TimerUDB:zeros_2\
	\Echo_Timer:Net_102\
	\Echo_Timer:Net_266\


Deleted 130 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD:tmpOE__LCDPort_net_5\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_4\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_3\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_2\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \LCD:tmpOE__LCDPort_net_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing one to \LCD:tmpOE__LCDPort_net_6\
Aliasing \FanController:wtch2\ to zero
Aliasing \FanController:wtch3\ to zero
Aliasing \FanController:wtch8\ to zero
Aliasing \FanController:wtch5\ to zero
Aliasing \FanController:wtch6\ to zero
Aliasing \FanController:wtch7\ to zero
Aliasing \FanController:wtch12\ to zero
Aliasing \FanController:wtch9\ to zero
Aliasing \FanController:wtch10\ to zero
Aliasing \FanController:wtch11\ to zero
Aliasing \FanController:wtch16\ to zero
Aliasing \FanController:wtch13\ to zero
Aliasing \FanController:wtch14\ to zero
Aliasing \FanController:wtch15\ to zero
Aliasing \FanController:Net_6149_1\ to zero
Aliasing \FanController:Net_6149_2\ to zero
Aliasing \FanController:Net_6149_3\ to zero
Aliasing \FanController:Net_6149_4\ to zero
Aliasing \FanController:Net_6149_5\ to zero
Aliasing \FanController:Net_6149_6\ to zero
Aliasing \FanController:Net_6149_7\ to zero
Aliasing \FanController:Net_6149_8\ to zero
Aliasing \FanController:Net_6149_9\ to zero
Aliasing \FanController:Net_6149_10\ to zero
Aliasing \FanController:Net_6149_11\ to zero
Aliasing \FanController:Net_6149_12\ to zero
Aliasing \FanController:Net_6149_13\ to zero
Aliasing \FanController:Net_6149_14\ to zero
Aliasing \FanController:Net_6149_15\ to zero
Aliasing \FanController:B_FanCtrl:enable\ to \FanController:enable\
Aliasing \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cs_addr_2\ to zero
Aliasing \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cs_addr_1\ to zero
Aliasing \FanController:B_FanCtrl:speed_status\ to zero
Aliasing \FanController:B_FanCtrl:status_6\ to zero
Aliasing \FanController:B_FanCtrl:status_5\ to zero
Aliasing \FanController:B_FanCtrl:status_4\ to zero
Aliasing \FanController:B_FanCtrl:status_3\ to zero
Aliasing \FanController:B_FanCtrl:status_2\ to zero
Aliasing \FanController:wtch4\ to zero
Aliasing tmpOE__tach_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__pwm_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \EOC_SR:status_1\ to zero
Aliasing \EOC_SR:status_2\ to zero
Aliasing \EOC_SR:status_3\ to zero
Aliasing \EOC_SR:status_4\ to zero
Aliasing \EOC_SR:status_5\ to zero
Aliasing \EOC_SR:status_6\ to zero
Aliasing \EOC_SR:status_7\ to zero
Aliasing \ADC_DelSig_1:Net_482\ to zero
Aliasing \ADC_DelSig_1:Net_252\ to zero
Aliasing \ADC_DelSig_1:soc\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Pin_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Trigger_Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Trigger_Timer:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Trigger_Timer:TimerUDB:status_6\ to zero
Aliasing \Trigger_Timer:TimerUDB:status_5\ to zero
Aliasing \Trigger_Timer:TimerUDB:status_4\ to zero
Aliasing \Trigger_Timer:TimerUDB:status_0\ to \Trigger_Timer:TimerUDB:tc_i\
Aliasing Net_135 to zero
Aliasing tmpOE__P0_1_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Echo_Timer:TimerUDB:ctrl_cmode_1\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Echo_Timer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \Echo_Timer:TimerUDB:trigger_enable\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing Net_284 to zero
Aliasing \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Echo_Timer:TimerUDB:sIntCapCount:MODIN3_1\ to \Echo_Timer:TimerUDB:sIntCapCount:MODIN1_1\
Aliasing \Echo_Timer:TimerUDB:sIntCapCount:MODIN3_0\ to \Echo_Timer:TimerUDB:sIntCapCount:MODIN1_0\
Aliasing \Echo_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Echo_Timer:TimerUDB:status_6\ to zero
Aliasing \Echo_Timer:TimerUDB:status_5\ to zero
Aliasing \Echo_Timer:TimerUDB:status_4\ to zero
Aliasing \Echo_Timer:TimerUDB:status_0\ to \Echo_Timer:TimerUDB:tc_i\
Aliasing tmpOE__Pin_2_net_0 to \LCD:tmpOE__LCDPort_net_6\
Aliasing \Trigger_Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Trigger_Timer:TimerUDB:hwEnable_reg\\D\ to \Trigger_Timer:TimerUDB:run_mode\
Aliasing \Trigger_Timer:TimerUDB:capture_out_reg_i\\D\ to \Trigger_Timer:TimerUDB:capt_fifo_load_int\
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[2] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[3] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[4] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[5] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[6] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[7] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire \FanController:tach_bus_0\[26] = \FanController:wtch1\[27]
Removing Lhs of wire \FanController:tach_bus_0\[26] = Net_714[410]
Removing Lhs of wire \FanController:tach_bus_1\[28] = zero[8]
Removing Lhs of wire \FanController:wtch2\[29] = zero[8]
Removing Lhs of wire \FanController:tach_bus_2\[30] = zero[8]
Removing Lhs of wire \FanController:wtch3\[31] = zero[8]
Removing Lhs of wire \FanController:tach_bus_7\[32] = zero[8]
Removing Lhs of wire \FanController:wtch8\[33] = zero[8]
Removing Lhs of wire \FanController:tach_bus_4\[34] = zero[8]
Removing Lhs of wire \FanController:wtch5\[35] = zero[8]
Removing Lhs of wire \FanController:tach_bus_5\[36] = zero[8]
Removing Lhs of wire \FanController:wtch6\[37] = zero[8]
Removing Lhs of wire \FanController:tach_bus_6\[38] = zero[8]
Removing Lhs of wire \FanController:wtch7\[39] = zero[8]
Removing Lhs of wire \FanController:tach_bus_11\[40] = zero[8]
Removing Lhs of wire \FanController:wtch12\[41] = zero[8]
Removing Lhs of wire \FanController:tach_bus_8\[42] = zero[8]
Removing Lhs of wire \FanController:wtch9\[43] = zero[8]
Removing Lhs of wire \FanController:tach_bus_9\[44] = zero[8]
Removing Lhs of wire \FanController:wtch10\[45] = zero[8]
Removing Lhs of wire \FanController:tach_bus_10\[46] = zero[8]
Removing Lhs of wire \FanController:wtch11\[47] = zero[8]
Removing Lhs of wire \FanController:tach_bus_15\[48] = zero[8]
Removing Lhs of wire \FanController:wtch16\[49] = zero[8]
Removing Lhs of wire \FanController:tach_bus_12\[50] = zero[8]
Removing Lhs of wire \FanController:wtch13\[51] = zero[8]
Removing Lhs of wire \FanController:tach_bus_13\[52] = zero[8]
Removing Lhs of wire \FanController:wtch14\[53] = zero[8]
Removing Lhs of wire \FanController:tach_bus_14\[54] = zero[8]
Removing Lhs of wire \FanController:wtch15\[55] = zero[8]
Removing Lhs of wire \FanController:fan_clk\[63] = Net_83[64]
Removing Lhs of wire \FanController:nrq\[65] = \FanController:Net_6081\[62]
Removing Rhs of wire \FanController:enable\[69] = \FanController:B_FanCtrl:control_5\[241]
Removing Rhs of wire \FanController:address_3\[72] = \FanController:FanTach:fan_count_3\[82]
Removing Rhs of wire \FanController:address_2\[73] = \FanController:FanTach:fan_count_2\[83]
Removing Rhs of wire \FanController:address_1\[74] = \FanController:FanTach:fan_count_1\[84]
Removing Rhs of wire \FanController:address_0\[75] = \FanController:FanTach:fan_count_0\[85]
Removing Lhs of wire \FanController:tach_bus_3\[76] = zero[8]
Removing Lhs of wire \FanController:FanTach:enable\[87] = \FanController:enable\[69]
Removing Lhs of wire \FanController:FanTach:glitch_filter_cntr_cs_0\[94] = \FanController:FanTach:glitch_filter_ld\[92]
Removing Rhs of wire \FanController:FanTach:glitch_filter_cntr_cs_1\[95] = \FanController:FanTach:div10_tc\[96]
Removing Lhs of wire \FanController:FanTach:glitch_filter_cntr_cs_2\[97] = \FanController:FanTach:gf_dmp_state\[89]
Removing Rhs of wire \FanController:alert_mask_0\[139] = \FanController:B_FanCtrl:alert_mask_control_lsb_0\[255]
Removing Rhs of wire \FanController:Net_6149_0\[140] = \FanController:FanTach:reg_stall_0\[138]
Removing Lhs of wire \FanController:Net_6149_1\[141] = zero[8]
Removing Lhs of wire \FanController:Net_6149_2\[142] = zero[8]
Removing Lhs of wire \FanController:Net_6149_3\[143] = zero[8]
Removing Lhs of wire \FanController:Net_6149_4\[144] = zero[8]
Removing Lhs of wire \FanController:Net_6149_5\[145] = zero[8]
Removing Lhs of wire \FanController:Net_6149_6\[146] = zero[8]
Removing Lhs of wire \FanController:Net_6149_7\[147] = zero[8]
Removing Lhs of wire \FanController:Net_6149_8\[148] = zero[8]
Removing Lhs of wire \FanController:Net_6149_9\[149] = zero[8]
Removing Lhs of wire \FanController:Net_6149_10\[150] = zero[8]
Removing Lhs of wire \FanController:Net_6149_11\[151] = zero[8]
Removing Lhs of wire \FanController:Net_6149_12\[152] = zero[8]
Removing Lhs of wire \FanController:Net_6149_13\[153] = zero[8]
Removing Lhs of wire \FanController:Net_6149_14\[154] = zero[8]
Removing Lhs of wire \FanController:Net_6149_15\[155] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:alert_pin_en\[264] = \FanController:B_FanCtrl:control_0\[246]
Removing Lhs of wire \FanController:B_FanCtrl:stall_alert_en\[265] = \FanController:B_FanCtrl:control_1\[245]
Removing Lhs of wire \FanController:B_FanCtrl:enable\[267] = \FanController:enable\[69]
Removing Lhs of wire \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cs_addr_2\[278] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:cs_addr_1\[279] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:speed_status\[370] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:stall_err_status_lsb_0\[371] = \FanController:Net_6149_0\[140]
Removing Lhs of wire \FanController:B_FanCtrl:stall_err_status_lsb_1\[372] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:stall_err_status_lsb_2\[373] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:stall_err_status_lsb_3\[374] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:stall_err_status_lsb_4\[375] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:stall_err_status_lsb_5\[376] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:stall_err_status_lsb_6\[377] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:stall_err_status_lsb_7\[378] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:status_6\[382] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:status_5\[383] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:status_4\[384] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:status_3\[385] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:status_2\[386] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:status_1\[387] = zero[8]
Removing Lhs of wire \FanController:B_FanCtrl:status_0\[388] = \FanController:B_FanCtrl:stall_status\[380]
Removing Lhs of wire \FanController:wtch4\[409] = zero[8]
Removing Rhs of wire Net_357[427] = \FanController:pwm_1\[271]
Removing Rhs of wire Net_947[451] = \FanController:sync\[263]
Removing Lhs of wire tmpOE__tach_1_net_0[463] = one[24]
Removing Lhs of wire tmpOE__pwm_1_net_0[469] = one[24]
Removing Lhs of wire \EOC_SR:status_0\[496] = Net_947[451]
Removing Lhs of wire \EOC_SR:status_1\[497] = zero[8]
Removing Lhs of wire \EOC_SR:status_2\[498] = zero[8]
Removing Lhs of wire \EOC_SR:status_3\[499] = zero[8]
Removing Lhs of wire \EOC_SR:status_4\[500] = zero[8]
Removing Lhs of wire \EOC_SR:status_5\[501] = zero[8]
Removing Lhs of wire \EOC_SR:status_6\[502] = zero[8]
Removing Lhs of wire \EOC_SR:status_7\[503] = zero[8]
Removing Rhs of wire \ADC_DelSig_1:Net_488\[520] = \ADC_DelSig_1:Net_250\[556]
Removing Lhs of wire \ADC_DelSig_1:Net_481\[523] = zero[8]
Removing Lhs of wire \ADC_DelSig_1:Net_482\[524] = zero[8]
Removing Lhs of wire \ADC_DelSig_1:Net_252\[558] = zero[8]
Removing Lhs of wire \ADC_DelSig_1:soc\[560] = one[24]
Removing Lhs of wire tmpOE__Pin_1_net_0[564] = one[24]
Removing Rhs of wire Net_541[572] = \Trigger_Timer:Net_53\[573]
Removing Rhs of wire Net_541[572] = \Trigger_Timer:TimerUDB:tc_reg_i\[606]
Removing Lhs of wire \Trigger_Timer:TimerUDB:ctrl_enable\[588] = \Trigger_Timer:TimerUDB:control_7\[580]
Removing Lhs of wire \Trigger_Timer:TimerUDB:ctrl_cmode_1\[590] = zero[8]
Removing Rhs of wire \Trigger_Timer:TimerUDB:timer_enable\[599] = \Trigger_Timer:TimerUDB:runmode_enable\[611]
Removing Rhs of wire \Trigger_Timer:TimerUDB:run_mode\[600] = \Trigger_Timer:TimerUDB:hwEnable\[601]
Removing Lhs of wire \Trigger_Timer:TimerUDB:run_mode\[600] = \Trigger_Timer:TimerUDB:control_7\[580]
Removing Lhs of wire \Trigger_Timer:TimerUDB:trigger_enable\[603] = one[24]
Removing Lhs of wire \Trigger_Timer:TimerUDB:tc_i\[605] = \Trigger_Timer:TimerUDB:status_tc\[602]
Removing Lhs of wire \Trigger_Timer:TimerUDB:capt_fifo_load_int\[610] = \Trigger_Timer:TimerUDB:capt_fifo_load\[598]
Removing Lhs of wire \Trigger_Timer:TimerUDB:status_6\[613] = zero[8]
Removing Lhs of wire \Trigger_Timer:TimerUDB:status_5\[614] = zero[8]
Removing Lhs of wire \Trigger_Timer:TimerUDB:status_4\[615] = zero[8]
Removing Lhs of wire \Trigger_Timer:TimerUDB:status_0\[616] = \Trigger_Timer:TimerUDB:status_tc\[602]
Removing Lhs of wire \Trigger_Timer:TimerUDB:status_1\[617] = \Trigger_Timer:TimerUDB:capt_fifo_load\[598]
Removing Rhs of wire \Trigger_Timer:TimerUDB:status_2\[618] = \Trigger_Timer:TimerUDB:fifo_full\[619]
Removing Rhs of wire \Trigger_Timer:TimerUDB:status_3\[620] = \Trigger_Timer:TimerUDB:fifo_nempty\[621]
Removing Lhs of wire Net_135[623] = zero[8]
Removing Lhs of wire \Trigger_Timer:TimerUDB:cs_addr_2\[624] = zero[8]
Removing Lhs of wire \Trigger_Timer:TimerUDB:cs_addr_1\[625] = \Trigger_Timer:TimerUDB:trig_reg\[612]
Removing Lhs of wire \Trigger_Timer:TimerUDB:cs_addr_0\[626] = \Trigger_Timer:TimerUDB:per_zero\[604]
Removing Lhs of wire tmpOE__P0_1_net_0[805] = one[24]
Removing Rhs of wire Net_155[811] = \Echo_Timer:Net_55\[812]
Removing Lhs of wire \Echo_Timer:TimerUDB:ctrl_enable\[829] = \Echo_Timer:TimerUDB:control_7\[821]
Removing Lhs of wire \Echo_Timer:TimerUDB:ctrl_cmode_1\[831] = one[24]
Removing Lhs of wire \Echo_Timer:TimerUDB:ctrl_cmode_0\[832] = zero[8]
Removing Lhs of wire \Echo_Timer:TimerUDB:ctrl_ic_1\[835] = \Echo_Timer:TimerUDB:control_1\[827]
Removing Lhs of wire \Echo_Timer:TimerUDB:ctrl_ic_0\[836] = \Echo_Timer:TimerUDB:control_0\[828]
Removing Rhs of wire \Echo_Timer:TimerUDB:timer_enable\[841] = \Echo_Timer:TimerUDB:runmode_enable\[915]
Removing Rhs of wire \Echo_Timer:TimerUDB:run_mode\[842] = \Echo_Timer:TimerUDB:hwEnable_reg\[843]
Removing Lhs of wire \Echo_Timer:TimerUDB:trigger_enable\[845] = one[24]
Removing Lhs of wire \Echo_Timer:TimerUDB:tc_i\[847] = \Echo_Timer:TimerUDB:status_tc\[844]
Removing Lhs of wire \Echo_Timer:TimerUDB:hwEnable\[849] = \Echo_Timer:TimerUDB:control_7\[821]
Removing Lhs of wire Net_284[853] = zero[8]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_1\[854] = \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[893]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_1\[855] = \Echo_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\[910]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_0\[857] = \Echo_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\[911]
Removing Lhs of wire \Echo_Timer:TimerUDB:capt_fifo_load_int\[859] = \Echo_Timer:TimerUDB:capt_int_temp\[858]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_1\[860] = \Echo_Timer:TimerUDB:sIntCapCount:MODIN1_1\[861]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODIN1_1\[861] = \Echo_Timer:TimerUDB:int_capt_count_1\[852]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_0\[862] = \Echo_Timer:TimerUDB:sIntCapCount:MODIN1_0\[863]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODIN1_0\[863] = \Echo_Timer:TimerUDB:int_capt_count_0\[856]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_1\[864] = \Echo_Timer:TimerUDB:sIntCapCount:MODIN2_1\[865]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODIN2_1\[865] = \Echo_Timer:TimerUDB:control_1\[827]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_0\[866] = \Echo_Timer:TimerUDB:sIntCapCount:MODIN2_0\[867]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODIN2_0\[867] = \Echo_Timer:TimerUDB:control_0\[828]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_1\[868] = \Echo_Timer:TimerUDB:int_capt_count_1\[852]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_0\[869] = \Echo_Timer:TimerUDB:int_capt_count_0\[856]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_1\[870] = \Echo_Timer:TimerUDB:control_1\[827]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_0\[871] = \Echo_Timer:TimerUDB:control_0\[828]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_1\[872] = \Echo_Timer:TimerUDB:int_capt_count_1\[852]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_0\[873] = \Echo_Timer:TimerUDB:int_capt_count_0\[856]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_1\[874] = \Echo_Timer:TimerUDB:control_1\[827]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_0\[875] = \Echo_Timer:TimerUDB:control_0\[828]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\[878] = one[24]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_0\[879] = \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\[877]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eqi_0\[881] = \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\[880]
Removing Rhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\[893] = \Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_1\[882]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_1\[904] = \Echo_Timer:TimerUDB:int_capt_count_1\[852]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODIN3_1\[905] = \Echo_Timer:TimerUDB:int_capt_count_1\[852]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_0\[906] = \Echo_Timer:TimerUDB:int_capt_count_0\[856]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODIN3_0\[907] = \Echo_Timer:TimerUDB:int_capt_count_0\[856]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[913] = one[24]
Removing Lhs of wire \Echo_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[914] = one[24]
Removing Lhs of wire \Echo_Timer:TimerUDB:status_6\[918] = zero[8]
Removing Lhs of wire \Echo_Timer:TimerUDB:status_5\[919] = zero[8]
Removing Lhs of wire \Echo_Timer:TimerUDB:status_4\[920] = zero[8]
Removing Lhs of wire \Echo_Timer:TimerUDB:status_0\[921] = \Echo_Timer:TimerUDB:status_tc\[844]
Removing Lhs of wire \Echo_Timer:TimerUDB:status_1\[922] = \Echo_Timer:TimerUDB:capt_int_temp\[858]
Removing Rhs of wire \Echo_Timer:TimerUDB:status_2\[923] = \Echo_Timer:TimerUDB:fifo_full\[924]
Removing Rhs of wire \Echo_Timer:TimerUDB:status_3\[925] = \Echo_Timer:TimerUDB:fifo_nempty\[926]
Removing Lhs of wire \Echo_Timer:TimerUDB:cs_addr_2\[928] = zero[8]
Removing Lhs of wire \Echo_Timer:TimerUDB:cs_addr_1\[929] = \Echo_Timer:TimerUDB:trig_reg\[917]
Removing Lhs of wire \Echo_Timer:TimerUDB:cs_addr_0\[930] = \Echo_Timer:TimerUDB:per_zero\[846]
Removing Lhs of wire tmpOE__Pin_2_net_0[1015] = one[24]
Removing Lhs of wire \Trigger_Timer:TimerUDB:capture_last\\D\[1041] = zero[8]
Removing Lhs of wire \Trigger_Timer:TimerUDB:tc_reg_i\\D\[1042] = \Trigger_Timer:TimerUDB:status_tc\[602]
Removing Lhs of wire \Trigger_Timer:TimerUDB:hwEnable_reg\\D\[1043] = \Trigger_Timer:TimerUDB:control_7\[580]
Removing Lhs of wire \Trigger_Timer:TimerUDB:capture_out_reg_i\\D\[1044] = \Trigger_Timer:TimerUDB:capt_fifo_load\[598]
Removing Lhs of wire \Echo_Timer:TimerUDB:capture_last\\D\[1045] = Net_914[838]
Removing Lhs of wire \Echo_Timer:TimerUDB:hwEnable_reg\\D\[1046] = \Echo_Timer:TimerUDB:control_7\[821]
Removing Lhs of wire \Echo_Timer:TimerUDB:tc_reg_i\\D\[1047] = \Echo_Timer:TimerUDB:status_tc\[844]
Removing Lhs of wire \Echo_Timer:TimerUDB:capture_out_reg_i\\D\[1048] = \Echo_Timer:TimerUDB:capt_fifo_load\[840]

------------------------------------------------------
Aliased 0 equations, 189 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\FanController:B_FanCtrl:async_nrq\' (cost = 2):
\FanController:B_FanCtrl:async_nrq\ <= ((not \FanController:B_FanCtrl:sync_nrq\ and \FanController:B_FanCtrl:continuous_nrq\)
	OR \FanController:Net_6081\);

Note:  Expanding virtual equation for '\Trigger_Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Trigger_Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Trigger_Timer:TimerUDB:timer_enable\' (cost = 0):
\Trigger_Timer:TimerUDB:timer_enable\ <= (\Trigger_Timer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Echo_Timer:TimerUDB:fifo_load_polarized\' (cost = 1):
\Echo_Timer:TimerUDB:fifo_load_polarized\ <= ((not Net_914 and \Echo_Timer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\Echo_Timer:TimerUDB:capt_fifo_load\' (cost = 9):
\Echo_Timer:TimerUDB:capt_fifo_load\ <= ((not Net_914 and \Echo_Timer:TimerUDB:capture_last\ and \Echo_Timer:TimerUDB:timer_enable\));

Note:  Expanding virtual equation for '\Echo_Timer:TimerUDB:status_tc\' (cost = 3):
\Echo_Timer:TimerUDB:status_tc\ <= ((\Echo_Timer:TimerUDB:run_mode\ and \Echo_Timer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\ <= ((not \Echo_Timer:TimerUDB:control_1\ and not \Echo_Timer:TimerUDB:int_capt_count_1\)
	OR (\Echo_Timer:TimerUDB:control_1\ and \Echo_Timer:TimerUDB:int_capt_count_1\));

Note:  Expanding virtual equation for '\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\ <= ((not \Echo_Timer:TimerUDB:control_0\ and not \Echo_Timer:TimerUDB:int_capt_count_0\)
	OR (\Echo_Timer:TimerUDB:control_0\ and \Echo_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\' (cost = 4):
\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\ <= ((not \Echo_Timer:TimerUDB:control_1\ and not \Echo_Timer:TimerUDB:control_0\ and not \Echo_Timer:TimerUDB:int_capt_count_1\ and not \Echo_Timer:TimerUDB:int_capt_count_0\)
	OR (not \Echo_Timer:TimerUDB:control_1\ and not \Echo_Timer:TimerUDB:int_capt_count_1\ and \Echo_Timer:TimerUDB:control_0\ and \Echo_Timer:TimerUDB:int_capt_count_0\)
	OR (not \Echo_Timer:TimerUDB:control_0\ and not \Echo_Timer:TimerUDB:int_capt_count_0\ and \Echo_Timer:TimerUDB:control_1\ and \Echo_Timer:TimerUDB:int_capt_count_1\)
	OR (\Echo_Timer:TimerUDB:control_1\ and \Echo_Timer:TimerUDB:control_0\ and \Echo_Timer:TimerUDB:int_capt_count_1\ and \Echo_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\' (cost = 60):
\Echo_Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ <= ((not \Echo_Timer:TimerUDB:control_1\ and not \Echo_Timer:TimerUDB:control_0\ and not \Echo_Timer:TimerUDB:int_capt_count_1\ and not \Echo_Timer:TimerUDB:int_capt_count_0\)
	OR (not \Echo_Timer:TimerUDB:control_1\ and not \Echo_Timer:TimerUDB:int_capt_count_1\ and \Echo_Timer:TimerUDB:control_0\ and \Echo_Timer:TimerUDB:int_capt_count_0\)
	OR (not \Echo_Timer:TimerUDB:control_0\ and not \Echo_Timer:TimerUDB:int_capt_count_0\ and \Echo_Timer:TimerUDB:control_1\ and \Echo_Timer:TimerUDB:int_capt_count_1\)
	OR (\Echo_Timer:TimerUDB:control_1\ and \Echo_Timer:TimerUDB:control_0\ and \Echo_Timer:TimerUDB:int_capt_count_1\ and \Echo_Timer:TimerUDB:int_capt_count_0\));

Note:  Expanding virtual equation for '\Echo_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Echo_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Echo_Timer:TimerUDB:int_capt_count_0\);

Note:  Expanding virtual equation for '\Echo_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\' (cost = 0):
\Echo_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\ <= (not \Echo_Timer:TimerUDB:int_capt_count_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Echo_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\' (cost = 8):
\Echo_Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\ <= ((not \Echo_Timer:TimerUDB:int_capt_count_0\ and \Echo_Timer:TimerUDB:int_capt_count_1\)
	OR (not \Echo_Timer:TimerUDB:int_capt_count_1\ and \Echo_Timer:TimerUDB:int_capt_count_0\));


Substituting virtuals - pass 3:


----------------------------------------------------------
Circuit simplification results:

	Expanded 15 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Trigger_Timer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \Trigger_Timer:TimerUDB:capt_fifo_load\[598] = zero[8]
Removing Lhs of wire \Trigger_Timer:TimerUDB:trig_reg\[612] = \Trigger_Timer:TimerUDB:control_7\[580]
Removing Lhs of wire \Echo_Timer:TimerUDB:trig_reg\[917] = \Echo_Timer:TimerUDB:timer_enable\[841]
Removing Lhs of wire \FanController:B_FanCtrl:stall_alrt\\D\[1039] = \FanController:Net_6149_0\[140]

------------------------------------------------------
Aliased 0 equations, 4 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.0\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=D:\Users\BertoTech\Documents\PID\FW_Fan_Control01.cydsn\FW_Fan_Control01.cyprj -dcpsoc3 FW_Fan_Control01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 10s.223ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.0.0.3140, Family: PSoC3, Started at: Wednesday, 13 December 2017 20:05:10
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=D:\Users\BertoTech\Documents\PID\FW_Fan_Control01.cydsn\FW_Fan_Control01.cyprj -d CY8C5868AXI-LP035 FW_Fan_Control01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.084ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Trigger_Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Trigger_Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
Assigning clock FanController_BUS_CLK to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig_1:Net_93\
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_122
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=2, Signal=Net_83
    Digital Clock 3: Automatic-assigning  clock 'FanController_TACH_CLK_500K'. Fanout=1, Signal=\FanController:tach_clk\
    Digital Clock 4: Automatic-assigning  clock 'clock_4'. Fanout=2, Signal=Net_291
    Analog  Clock 0: Automatic-assigning  clock 'ADC_DelSig_1_theACLK'. Fanout=1, Signal=\ADC_DelSig_1:Net_488\
    Digital Clock 5: Automatic-assigning  clock 'clock_3'. Fanout=2, Signal=Net_257
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\Echo_Timer:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Echo_Timer:TimerUDB:tc_reg_i\:macrocell'
    Removed unused cell/equation '\FanController:pwm_2\:macrocell'
    Removed unused cell/equation '\Trigger_Timer:TimerUDB:capture_last\:macrocell'
    Removed unused cell/equation '\Trigger_Timer:TimerUDB:capture_out_reg_i\:macrocell'
    Removed unused cell/equation '\Trigger_Timer:TimerUDB:hwEnable_reg\:macrocell'
    Removed unused cell/equation '\FanController:pwm_2\\D\:macrocell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Echo_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clock_4, EnableOut: Constant 1
    UDB Clk/Enable \Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clock_4, EnableOut: Constant 1
    UDB Clk/Enable \FanController:B_FanCtrl:FanClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \FanController:FanTach:ClkSync\: with output requested to be synchronous
        ClockIn: FanController_TACH_CLK_500K was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \FanController:B_FanCtrl:GlobalControlReg\:controlcell.control_5 was determined to be synchronous to ClockIn
        ClockOut: FanController_TACH_CLK_500K, EnableOut: \FanController:B_FanCtrl:GlobalControlReg\:controlcell.control_5
    UDB Clk/Enable \Trigger_Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clock_3, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\Echo_Timer:TimerUDB:capt_int_temp\\D\:macrocell'
    Removed unused cell/equation '\Echo_Timer:TimerUDB:int_capt_count_0\\D\:macrocell'
    Removed unused cell/equation '\Echo_Timer:TimerUDB:int_capt_count_1\\D\:macrocell'
    Removed unused cell/equation '\Echo_Timer:TimerUDB:runmode_enable\\D\:macrocell'
    Removed unused cell/equation '\Echo_Timer:TimerUDB:trig_disable\\D\:macrocell'
    Removed unused cell/equation '\FanController:B_FanCtrl:alert_reg\\D\:macrocell'
    Removed unused cell/equation '\FanController:B_FanCtrl:async_eoc\:macrocell'
    Removed unused cell/equation '\FanController:B_FanCtrl:async_nrq\:macrocell'
    Removed unused cell/equation '\FanController:FanTach:filtered_rising_tach\\D\:macrocell'
    Removed unused cell/equation '\FanController:FanTach:gf_dmp_state\\D\:macrocell'
    Removed unused cell/equation '\FanController:FanTach:glitch_filter_ld\\D\:macrocell'
    Removed unused cell/equation '\FanController:FanTach:glitch_filter_state\\D\:macrocell'
    Removed unused cell/equation '\FanController:FanTach:next_fan\\D\:macrocell'
    Removed unused cell/equation '\FanController:FanTach:pulse_tc\\D\:macrocell'
    Removed unused cell/equation '\FanController:FanTach:reg_stall_0\\D\:macrocell'
    Removed unused cell/equation '\FanController:FanTach:stall_det\\D\:macrocell'
    Removed unused cell/equation '\FanController:FanTach:tach\\D\:macrocell'
    Removed unused cell/equation '\FanController:FanTach:tach_state_0\\D\:macrocell'
    Removed unused cell/equation '\FanController:FanTach:tach_state_1\\D\:macrocell'
    Removed unused cell/equation '\FanController:FanTach:tach_state_2\\D\:macrocell'
    Removed unused cell/equation '\FanController:FanTach:tach_state_3\\D\:macrocell'
    Removed unused cell/equation '\FanController:Net_6146\\D\:macrocell'
    Removed unused cell/equation '\FanController:Net_6505\\D\:macrocell'
    Removed unused cell/equation '\FanController:drq\\D\:macrocell'
    Removed unused cell/equation '\FanController:pwm_1\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = P0_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => P0_1(0)__PA ,
            input => Net_541 ,
            pad => P0_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            analog_term => Net_139 ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            fb => Net_914 ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = pwm_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pwm_1(0)__PA ,
            input => Net_357 ,
            annotation => Net_476 ,
            pad => pwm_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = tach_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => tach_1(0)__PA ,
            fb => Net_714 ,
            annotation => Net_475 ,
            pad => tach_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_357, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_83) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FanController:enable\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl0\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce0\
        );
        Output = Net_357 (fanout=1)

    MacroCell: Name=Net_541, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_257) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Timer:TimerUDB:control_7\ * 
              \Trigger_Timer:TimerUDB:per_zero\
        );
        Output = Net_541 (fanout=1)

    MacroCell: Name=Net_947, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_83) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:Net_6081\ * !\FanController:B_FanCtrl:sync_nrq\
            + !\FanController:B_FanCtrl:sync_nrq\ * 
              \FanController:B_FanCtrl:continuous_nrq\
        );
        Output = Net_947 (fanout=2)

    MacroCell: Name=\Echo_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_914 * \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\
        );
        Output = \Echo_Timer:TimerUDB:capt_fifo_load\ (fanout=2)

    MacroCell: Name=\Echo_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_291) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Echo_Timer:TimerUDB:control_1\ * 
              !\Echo_Timer:TimerUDB:control_0\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              !\Echo_Timer:TimerUDB:int_capt_count_1\ * 
              !\Echo_Timer:TimerUDB:int_capt_count_0\
            + !\Echo_Timer:TimerUDB:control_1\ * 
              \Echo_Timer:TimerUDB:control_0\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              !\Echo_Timer:TimerUDB:int_capt_count_1\ * 
              \Echo_Timer:TimerUDB:int_capt_count_0\
            + \Echo_Timer:TimerUDB:control_1\ * 
              !\Echo_Timer:TimerUDB:control_0\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:int_capt_count_1\ * 
              !\Echo_Timer:TimerUDB:int_capt_count_0\
            + \Echo_Timer:TimerUDB:control_1\ * 
              \Echo_Timer:TimerUDB:control_0\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:int_capt_count_1\ * 
              \Echo_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Echo_Timer:TimerUDB:capt_int_temp\ (fanout=1)

    MacroCell: Name=\Echo_Timer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_291) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_914
        );
        Output = \Echo_Timer:TimerUDB:capture_last\ (fanout=4)

    MacroCell: Name=\Echo_Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_291) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Echo_Timer:TimerUDB:control_1\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:int_capt_count_1\
            + \Echo_Timer:TimerUDB:control_1\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              !\Echo_Timer:TimerUDB:int_capt_count_1\
            + \Echo_Timer:TimerUDB:control_0\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\
            + !Net_914 * \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Echo_Timer:TimerUDB:int_capt_count_0\ (fanout=3)

    MacroCell: Name=\Echo_Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_291) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Echo_Timer:TimerUDB:control_1\ * 
              !\Echo_Timer:TimerUDB:control_0\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:int_capt_count_1\
            + \Echo_Timer:TimerUDB:control_1\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:int_capt_count_0\
            + !\Echo_Timer:TimerUDB:control_0\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:int_capt_count_0\
            + !Net_914 * \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:int_capt_count_1\ * 
              \Echo_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Echo_Timer:TimerUDB:int_capt_count_1\ (fanout=3)

    MacroCell: Name=\Echo_Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_291) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Echo_Timer:TimerUDB:control_7\
        );
        Output = \Echo_Timer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=\Echo_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Echo_Timer:TimerUDB:run_mode\ * \Echo_Timer:TimerUDB:per_zero\
        );
        Output = \Echo_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Echo_Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_291) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Echo_Timer:TimerUDB:control_7\ * 
              !\Echo_Timer:TimerUDB:timer_enable\ * 
              !\Echo_Timer:TimerUDB:trig_disable\
            + \Echo_Timer:TimerUDB:control_7\ * 
              !\Echo_Timer:TimerUDB:run_mode\ * 
              !\Echo_Timer:TimerUDB:trig_disable\
            + \Echo_Timer:TimerUDB:control_7\ * 
              !\Echo_Timer:TimerUDB:per_zero\ * 
              !\Echo_Timer:TimerUDB:trig_disable\
        );
        Output = \Echo_Timer:TimerUDB:timer_enable\ (fanout=8)

    MacroCell: Name=\Echo_Timer:TimerUDB:trig_disable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_291) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:run_mode\ * \Echo_Timer:TimerUDB:per_zero\ * 
              !\Echo_Timer:TimerUDB:trig_disable\
        );
        Output = \Echo_Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\FanController:B_FanCtrl:alert_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_83) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:B_FanCtrl:control_0\ * 
              \FanController:B_FanCtrl:interrupt\ * Net_947
            + \FanController:B_FanCtrl:interrupt\ * 
              \FanController:B_FanCtrl:alert_reg\ * !Net_947
        );
        Output = \FanController:B_FanCtrl:alert_reg\ (fanout=1)

    MacroCell: Name=\FanController:B_FanCtrl:continuous_nrq\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:Net_6081\
            + !\FanController:B_FanCtrl:sync_nrq\ * 
              \FanController:B_FanCtrl:continuous_nrq\
        );
        Output = \FanController:B_FanCtrl:continuous_nrq\ (fanout=3)

    MacroCell: Name=\FanController:B_FanCtrl:stall_alrt\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_83) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanController:Net_6149_0\
        );
        Output = \FanController:B_FanCtrl:stall_alrt\ (fanout=1)

    MacroCell: Name=\FanController:B_FanCtrl:stall_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanController:B_FanCtrl:control_1\ * 
              \FanController:B_FanCtrl:stall_alrt\
        );
        Output = \FanController:B_FanCtrl:stall_status\ (fanout=1)

    MacroCell: Name=\FanController:B_FanCtrl:sync_nrq\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_83) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:Net_6081\
            + !\FanController:B_FanCtrl:sync_nrq\ * 
              \FanController:B_FanCtrl:continuous_nrq\
        );
        Output = \FanController:B_FanCtrl:sync_nrq\ (fanout=3)

    MacroCell: Name=\FanController:FanTach:filtered_rising_tach\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:glitch_filter_state\ * 
              \FanController:FanTach:glitch_filter_tc\
        );
        Output = \FanController:FanTach:filtered_rising_tach\ (fanout=3)

    MacroCell: Name=\FanController:FanTach:gf_dmp_state\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:enable\ * !\FanController:FanTach:gf_dmp_state\
        );
        Output = \FanController:FanTach:gf_dmp_state\ (fanout=2)

    MacroCell: Name=\FanController:FanTach:glitch_filter_ld\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        !(
              \FanController:FanTach:tach\ * 
              !\FanController:FanTach:glitch_filter_state\
        );
        Output = \FanController:FanTach:glitch_filter_ld\ (fanout=1)

    MacroCell: Name=\FanController:FanTach:glitch_filter_state\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach\ * 
              \FanController:FanTach:glitch_filter_state\
            + !\FanController:FanTach:glitch_filter_state\ * 
              \FanController:FanTach:glitch_filter_tc\
        );
        Output = \FanController:FanTach:glitch_filter_state\ (fanout=3)

    MacroCell: Name=\FanController:FanTach:next_fan\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:next_fan\ * 
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_3\
        );
        Output = \FanController:FanTach:next_fan\ (fanout=2)

    MacroCell: Name=\FanController:FanTach:pulse_tc\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:FanTach:pulse_tc\
        );
        Output = \FanController:FanTach:pulse_tc\ (fanout=1)

    MacroCell: Name=\FanController:FanTach:stall_det\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:FanTach:stall_det\
        );
        Output = \FanController:FanTach:stall_det\ (fanout=2)

    MacroCell: Name=\FanController:FanTach:tach\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              !\FanController:address_3\ * !\FanController:address_2\ * 
              !\FanController:address_1\ * !\FanController:address_0\ * 
              Net_714
        );
        Output = \FanController:FanTach:tach\ (fanout=2)

    MacroCell: Name=\FanController:FanTach:tach_state_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 5 pterms
        (
              \FanController:enable\ * !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + !\FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + \FanController:FanTach:filtered_rising_tach\ * 
              \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:FanTach:co_1\
        );
        Output = \FanController:FanTach:tach_state_0\ (fanout=11)

    MacroCell: Name=\FanController:FanTach:tach_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 5 pterms
        (
              !\FanController:FanTach:filtered_rising_tach\ * 
              \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:FanTach:co_1\
            + \FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:FanTach:co_1\
            + \FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_3\
        );
        Output = \FanController:FanTach:tach_state_1\ (fanout=11)

    MacroCell: Name=\FanController:FanTach:tach_state_2\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 3 pterms
        (
              !\FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:FanTach:co_1\
            + \FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_3\
        );
        Output = \FanController:FanTach:tach_state_2\ (fanout=12)

    MacroCell: Name=\FanController:FanTach:tach_state_3\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_3\
        );
        Output = \FanController:FanTach:tach_state_3\ (fanout=9)

    MacroCell: Name=\FanController:Net_6146\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:Net_6146\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:Net_6146\
        );
        Output = \FanController:Net_6146\ (fanout=1)

    MacroCell: Name=\FanController:Net_6149_0\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 3 pterms
        (
              !\FanController:address_1\ * !\FanController:address_0\ * 
              \FanController:FanTach:stall_det\ * 
              \FanController:alert_mask_0\
            + \FanController:address_1\ * \FanController:Net_6149_0\
            + \FanController:address_0\ * \FanController:Net_6149_0\
        );
        Output = \FanController:Net_6149_0\ (fanout=3)

    MacroCell: Name=\FanController:Net_6505\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:Net_6505\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:Net_6505\
        );
        Output = \FanController:Net_6505\ (fanout=1)

    MacroCell: Name=\FanController:drq\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\
        );
        Output = \FanController:drq\ (fanout=1)

    MacroCell: Name=\Trigger_Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Timer:TimerUDB:control_7\ * 
              \Trigger_Timer:TimerUDB:per_zero\
        );
        Output = \Trigger_Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Echo_Timer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_291 ,
            cs_addr_1 => \Echo_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Echo_Timer:TimerUDB:per_zero\ ,
            f0_load => \Echo_Timer:TimerUDB:capt_fifo_load\ ,
            chain_out => \Echo_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Echo_Timer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Echo_Timer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_291 ,
            cs_addr_1 => \Echo_Timer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \Echo_Timer:TimerUDB:per_zero\ ,
            f0_load => \Echo_Timer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \Echo_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Echo_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Echo_Timer:TimerUDB:status_2\ ,
            chain_in => \Echo_Timer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Echo_Timer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\
        PORT MAP (
            clock => Net_83 ,
            cs_addr_0 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
            d0_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
            d1_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
            chain_out => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\

    datapathcell: Name =\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\
        PORT MAP (
            clock => Net_83 ,
            cs_addr_0 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
            d0_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
            d1_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
            ce0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce0\ ,
            cl0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl0\ ,
            z0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
            ce1_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce1\ ,
            cl1_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl1\ ,
            chain_in => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001011110000111100000000000011110000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\

    datapathcell: Name =\FanController:FanTach:FanTachCounter:u0\
        PORT MAP (
            clock => \FanController:tach_clk\ ,
            cs_addr_2 => \FanController:FanTach:tach_state_2\ ,
            cs_addr_1 => \FanController:FanTach:tach_state_1\ ,
            cs_addr_0 => \FanController:FanTach:tach_state_0\ ,
            chain_out => \FanController:FanTach:FanTachCounter:carry\ ,
            clk_en => \FanController:enable\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000010101000010000000010000001000000001000000100000010000000000100001010100001000000101010000100000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\FanController:enable\)
        Next in chain : \FanController:FanTach:FanTachCounter:u1\

    datapathcell: Name =\FanController:FanTach:FanTachCounter:u1\
        PORT MAP (
            clock => \FanController:tach_clk\ ,
            cs_addr_2 => \FanController:FanTach:tach_state_2\ ,
            cs_addr_1 => \FanController:FanTach:tach_state_1\ ,
            cs_addr_0 => \FanController:FanTach:tach_state_0\ ,
            co_msb_comb => \FanController:FanTach:co_1\ ,
            chain_in => \FanController:FanTach:FanTachCounter:carry\ ,
            clk_en => \FanController:enable\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000010101000010000000010000001000000001000000100000010000000000100001010100001000000101010000100000011111111000000001111111111111111000011110000111100000000000011110000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\FanController:enable\)
        Previous in chain : \FanController:FanTach:FanTachCounter:u0\

    datapathcell: Name =\FanController:FanTach:GlitchFilterTimer:u0\
        PORT MAP (
            clock => \FanController:tach_clk\ ,
            cs_addr_2 => \FanController:FanTach:gf_dmp_state\ ,
            cs_addr_1 => \FanController:FanTach:glitch_filter_cntr_cs_1\ ,
            cs_addr_0 => \FanController:FanTach:glitch_filter_ld\ ,
            z0_comb => \FanController:FanTach:glitch_filter_tc\ ,
            z1_comb => \FanController:FanTach:glitch_filter_cntr_cs_1\ ,
            clk_en => \FanController:enable\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001000000001000000011000000000000010100000010100000001000001010000100100000000000000100000000010001010000011111111000000001111111111111111000001001110101000000100000000000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\FanController:enable\)

    datapathcell: Name =\Trigger_Timer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_257 ,
            cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\ ,
            chain_out => \Trigger_Timer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\Trigger_Timer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_257 ,
            cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\ ,
            chain_in => \Trigger_Timer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \Trigger_Timer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\Trigger_Timer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_257 ,
            cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\ ,
            chain_in => \Trigger_Timer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \Trigger_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\Trigger_Timer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_257 ,
            cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\ ,
            cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\ ,
            z0_comb => \Trigger_Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Trigger_Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Trigger_Timer:TimerUDB:status_2\ ,
            chain_in => \Trigger_Timer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\EOC_SR:sts:sts_reg\
        PORT MAP (
            clock => Net_122 ,
            status_0 => Net_947 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\FanController:B_FanCtrl:StallError_LSB\
        PORT MAP (
            clock => Net_83 ,
            status_0 => \FanController:Net_6149_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Echo_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_291 ,
            status_3 => \Echo_Timer:TimerUDB:status_3\ ,
            status_2 => \Echo_Timer:TimerUDB:status_2\ ,
            status_1 => \Echo_Timer:TimerUDB:capt_int_temp\ ,
            status_0 => \Echo_Timer:TimerUDB:status_tc\ ,
            interrupt => Net_155 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\FanController:B_FanCtrl:AlertStatusReg\
        PORT MAP (
            clock => Net_83 ,
            status_0 => \FanController:B_FanCtrl:stall_status\ ,
            interrupt => \FanController:B_FanCtrl:interrupt\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Trigger_Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_257 ,
            status_3 => \Trigger_Timer:TimerUDB:status_3\ ,
            status_2 => \Trigger_Timer:TimerUDB:status_2\ ,
            status_0 => \Trigger_Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_291 ,
            control_7 => \Echo_Timer:TimerUDB:control_7\ ,
            control_6 => \Echo_Timer:TimerUDB:control_6\ ,
            control_5 => \Echo_Timer:TimerUDB:control_5\ ,
            control_4 => \Echo_Timer:TimerUDB:control_4\ ,
            control_3 => \Echo_Timer:TimerUDB:control_3\ ,
            control_2 => \Echo_Timer:TimerUDB:control_2\ ,
            control_1 => \Echo_Timer:TimerUDB:control_1\ ,
            control_0 => \Echo_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\FanController:B_FanCtrl:AlertMaskLSB\
        PORT MAP (
            clock => Net_83 ,
            control_7 => \FanController:B_FanCtrl:alert_mask_control_lsb_7\ ,
            control_6 => \FanController:B_FanCtrl:alert_mask_control_lsb_6\ ,
            control_5 => \FanController:B_FanCtrl:alert_mask_control_lsb_5\ ,
            control_4 => \FanController:B_FanCtrl:alert_mask_control_lsb_4\ ,
            control_3 => \FanController:B_FanCtrl:alert_mask_control_lsb_3\ ,
            control_2 => \FanController:B_FanCtrl:alert_mask_control_lsb_2\ ,
            control_1 => \FanController:B_FanCtrl:alert_mask_control_lsb_1\ ,
            control_0 => \FanController:alert_mask_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\FanController:B_FanCtrl:GlobalControlReg\
        PORT MAP (
            clock => Net_83 ,
            control_7 => \FanController:B_FanCtrl:control_7\ ,
            control_6 => \FanController:B_FanCtrl:control_6\ ,
            control_5 => \FanController:enable\ ,
            control_4 => \FanController:B_FanCtrl:control_4\ ,
            control_3 => \FanController:B_FanCtrl:control_3\ ,
            control_2 => \FanController:B_FanCtrl:control_2\ ,
            control_1 => \FanController:B_FanCtrl:control_1\ ,
            control_0 => \FanController:B_FanCtrl:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00011000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_257 ,
            control_7 => \Trigger_Timer:TimerUDB:control_7\ ,
            control_6 => \Trigger_Timer:TimerUDB:control_6\ ,
            control_5 => \Trigger_Timer:TimerUDB:control_5\ ,
            control_4 => \Trigger_Timer:TimerUDB:control_4\ ,
            control_3 => \Trigger_Timer:TimerUDB:control_3\ ,
            control_2 => \Trigger_Timer:TimerUDB:control_2\ ,
            control_1 => \Trigger_Timer:TimerUDB:control_1\ ,
            control_0 => \Trigger_Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\FanController:FanTach:FanCounter\
        PORT MAP (
            clock => \FanController:tach_clk\ ,
            enable => \FanController:FanTach:next_fan\ ,
            count_6 => \FanController:FanTach:fan_count_6\ ,
            count_5 => \FanController:FanTach:fan_count_5\ ,
            count_4 => \FanController:FanTach:fan_count_4\ ,
            count_3 => \FanController:address_3\ ,
            count_2 => \FanController:address_2\ ,
            count_1 => \FanController:address_1\ ,
            count_0 => \FanController:address_0\ ,
            tc => \FanController:FanTach:fan_count_tc\ ,
            clk_en => \FanController:enable\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0000000"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\FanController:enable\)
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\FanController:TachOutDMA\
        PORT MAP (
            dmareq => \FanController:drq\ ,
            termin => zero ,
            termout => \FanController:Net_6081\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_142 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =end_echo_IRR
        PORT MAP (
            interrupt => Net_155 );
        Properties:
        {
            int_type = "00"
        }

    interrupt: Name =start_echo_IRR
        PORT MAP (
            interrupt => Net_914 );
        Properties:
        {
            int_type = "00"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital clock dividers        :    6 :    2 :    8 :  75.00%
Analog clock dividers         :    1 :    3 :    4 :  25.00%
Pins                          :   15 :   57 :   72 :  20.83%
UDB Macrocells                :   35 :  157 :  192 :  18.23%
UDB Unique Pterms             :   61 :  323 :  384 :  15.89%
UDB Total Pterms              :   67 :      :      : 
UDB Datapath Cells            :   11 :   13 :   24 :  45.83%
UDB Status Cells              :    5 :   19 :   24 :  20.83%
             Status Registers :    2 
            StatusI Registers :    3 
UDB Control Cells             :    5 :   19 :   24 :  20.83%
            Control Registers :    4 
                 Count7 Cells :    1 
DMA Channels                  :    1 :   23 :   24 :   4.17%
Interrupts                    :    3 :   29 :   32 :   9.38%
DSM Fixed Blocks              :    1 :    0 :    1 : 100.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    1 :    0 :    1 : 100.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    0 :    1 :    1 :   0.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.457ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 1s.820ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_690\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : P0_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_0@[IOP=(3)][IoId=(0)] : pwm_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : tach_1(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\
Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : P0_1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Pin_2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
IO_0@[IOP=(3)][IoId=(0)] : pwm_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : tach_1(0) (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig_1:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig_1:vRef_2\

Analog Placement phase: Elapsed time ==> 0s.146ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig_1:Net_520\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig_1:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig_1:Net_690\ {
  }
  Net: Net_139 {
    dsm_0_vplus
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_p0_0
    p0_0
  }
  Net: \ADC_DelSig_1:Net_573\ {
  }
  Net: \ADC_DelSig_1:Net_41\ {
  }
  Net: \ADC_DelSig_1:Net_109\ {
  }
  Net: \ADC_DelSig_1:Net_677\ {
  }
  Net: AmuxNet::\ADC_DelSig_1:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_139
  agl4_x_dsm_0_vplus                               -> Net_139
  agl4                                             -> Net_139
  agl4_x_p0_0                                      -> Net_139
  p0_0                                             -> Net_139
  dsm_0_vminus                                     -> \ADC_DelSig_1:Net_520\
  common_vssa                                      -> \ADC_DelSig_1:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig_1:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig_1:AMux\
}
Mux Info {
  Mux: \ADC_DelSig_1:AMux\ {
     Mouth: \ADC_DelSig_1:Net_520\
     Guts:  AmuxNet::\ADC_DelSig_1:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig_1:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig_1:Net_690\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 1s.425ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 4.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   23 :   25 :   48 :  47.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.78
                   Pterms :            2.87
               Macrocells :            1.52
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.279ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 315, final cost is 315 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         15 :       5.60 :       2.33
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\Trigger_Timer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_257 ,
        cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\ ,
        chain_in => \Trigger_Timer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \Trigger_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \Trigger_Timer:TimerUDB:sT32:timerdp:u3\

controlcell: Name =\Trigger_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_257 ,
        control_7 => \Trigger_Timer:TimerUDB:control_7\ ,
        control_6 => \Trigger_Timer:TimerUDB:control_6\ ,
        control_5 => \Trigger_Timer:TimerUDB:control_5\ ,
        control_4 => \Trigger_Timer:TimerUDB:control_4\ ,
        control_3 => \Trigger_Timer:TimerUDB:control_3\ ,
        control_2 => \Trigger_Timer:TimerUDB:control_2\ ,
        control_1 => \Trigger_Timer:TimerUDB:control_1\ ,
        control_0 => \Trigger_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_541, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_257) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Timer:TimerUDB:control_7\ * 
              \Trigger_Timer:TimerUDB:per_zero\
        );
        Output = Net_541 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Echo_Timer:TimerUDB:int_capt_count_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_291) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Echo_Timer:TimerUDB:control_1\ * 
              !\Echo_Timer:TimerUDB:control_0\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:int_capt_count_1\
            + \Echo_Timer:TimerUDB:control_1\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:int_capt_count_0\
            + !\Echo_Timer:TimerUDB:control_0\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:int_capt_count_0\
            + !Net_914 * \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:int_capt_count_1\ * 
              \Echo_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Echo_Timer:TimerUDB:int_capt_count_1\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Echo_Timer:TimerUDB:int_capt_count_0\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_291) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Echo_Timer:TimerUDB:control_1\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:int_capt_count_1\
            + \Echo_Timer:TimerUDB:control_1\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              !\Echo_Timer:TimerUDB:int_capt_count_1\
            + \Echo_Timer:TimerUDB:control_0\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\
            + !Net_914 * \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Echo_Timer:TimerUDB:int_capt_count_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Trigger_Timer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_257 ,
        cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\ ,
        chain_in => \Trigger_Timer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \Trigger_Timer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Trigger_Timer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\Echo_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_291 ,
        control_7 => \Echo_Timer:TimerUDB:control_7\ ,
        control_6 => \Echo_Timer:TimerUDB:control_6\ ,
        control_5 => \Echo_Timer:TimerUDB:control_5\ ,
        control_4 => \Echo_Timer:TimerUDB:control_4\ ,
        control_3 => \Echo_Timer:TimerUDB:control_3\ ,
        control_2 => \Echo_Timer:TimerUDB:control_2\ ,
        control_1 => \Echo_Timer:TimerUDB:control_1\ ,
        control_0 => \Echo_Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\Echo_Timer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_914 * \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\
        );
        Output = \Echo_Timer:TimerUDB:capt_fifo_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Echo_Timer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_291) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_914
        );
        Output = \Echo_Timer:TimerUDB:capture_last\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Echo_Timer:TimerUDB:capt_int_temp\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_291) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\Echo_Timer:TimerUDB:control_1\ * 
              !\Echo_Timer:TimerUDB:control_0\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              !\Echo_Timer:TimerUDB:int_capt_count_1\ * 
              !\Echo_Timer:TimerUDB:int_capt_count_0\
            + !\Echo_Timer:TimerUDB:control_1\ * 
              \Echo_Timer:TimerUDB:control_0\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              !\Echo_Timer:TimerUDB:int_capt_count_1\ * 
              \Echo_Timer:TimerUDB:int_capt_count_0\
            + \Echo_Timer:TimerUDB:control_1\ * 
              !\Echo_Timer:TimerUDB:control_0\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:int_capt_count_1\ * 
              !\Echo_Timer:TimerUDB:int_capt_count_0\
            + \Echo_Timer:TimerUDB:control_1\ * 
              \Echo_Timer:TimerUDB:control_0\ * !Net_914 * 
              \Echo_Timer:TimerUDB:capture_last\ * 
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:int_capt_count_1\ * 
              \Echo_Timer:TimerUDB:int_capt_count_0\
        );
        Output = \Echo_Timer:TimerUDB:capt_int_temp\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\Echo_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Echo_Timer:TimerUDB:run_mode\ * \Echo_Timer:TimerUDB:per_zero\
        );
        Output = \Echo_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Echo_Timer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_291 ,
        cs_addr_1 => \Echo_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Echo_Timer:TimerUDB:per_zero\ ,
        f0_load => \Echo_Timer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \Echo_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Echo_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Echo_Timer:TimerUDB:status_2\ ,
        chain_in => \Echo_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Echo_Timer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Echo_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_291 ,
        status_3 => \Echo_Timer:TimerUDB:status_3\ ,
        status_2 => \Echo_Timer:TimerUDB:status_2\ ,
        status_1 => \Echo_Timer:TimerUDB:capt_int_temp\ ,
        status_0 => \Echo_Timer:TimerUDB:status_tc\ ,
        interrupt => Net_155 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Trigger_Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Trigger_Timer:TimerUDB:control_7\ * 
              \Trigger_Timer:TimerUDB:per_zero\
        );
        Output = \Trigger_Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Trigger_Timer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_257 ,
        cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\ ,
        z0_comb => \Trigger_Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Trigger_Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Trigger_Timer:TimerUDB:status_2\ ,
        chain_in => \Trigger_Timer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Trigger_Timer:TimerUDB:sT32:timerdp:u2\

statusicell: Name =\Trigger_Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_257 ,
        status_3 => \Trigger_Timer:TimerUDB:status_3\ ,
        status_2 => \Trigger_Timer:TimerUDB:status_2\ ,
        status_0 => \Trigger_Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Echo_Timer:TimerUDB:trig_disable\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_291) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Echo_Timer:TimerUDB:timer_enable\ * 
              \Echo_Timer:TimerUDB:run_mode\ * \Echo_Timer:TimerUDB:per_zero\ * 
              !\Echo_Timer:TimerUDB:trig_disable\
        );
        Output = \Echo_Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Echo_Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_291) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Echo_Timer:TimerUDB:control_7\
        );
        Output = \Echo_Timer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Echo_Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_291) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Echo_Timer:TimerUDB:control_7\ * 
              !\Echo_Timer:TimerUDB:timer_enable\ * 
              !\Echo_Timer:TimerUDB:trig_disable\
            + \Echo_Timer:TimerUDB:control_7\ * 
              !\Echo_Timer:TimerUDB:run_mode\ * 
              !\Echo_Timer:TimerUDB:trig_disable\
            + \Echo_Timer:TimerUDB:control_7\ * 
              !\Echo_Timer:TimerUDB:per_zero\ * 
              !\Echo_Timer:TimerUDB:trig_disable\
        );
        Output = \Echo_Timer:TimerUDB:timer_enable\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Trigger_Timer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_257 ,
        cs_addr_1 => \Trigger_Timer:TimerUDB:control_7\ ,
        cs_addr_0 => \Trigger_Timer:TimerUDB:per_zero\ ,
        chain_out => \Trigger_Timer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Trigger_Timer:TimerUDB:sT32:timerdp:u1\

UDB [UDB=(1,2)] contents:
datapathcell: Name =\Echo_Timer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_291 ,
        cs_addr_1 => \Echo_Timer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \Echo_Timer:TimerUDB:per_zero\ ,
        f0_load => \Echo_Timer:TimerUDB:capt_fifo_load\ ,
        chain_out => \Echo_Timer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Echo_Timer:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FanController:FanTach:tach_state_1\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 5 pterms
        (
              !\FanController:FanTach:filtered_rising_tach\ * 
              \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:FanTach:co_1\
            + \FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:FanTach:co_1\
            + \FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_3\
        );
        Output = \FanController:FanTach:tach_state_1\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FanController:drq\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\
        );
        Output = \FanController:drq\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\FanController:FanTach:FanTachCounter:u0\
    PORT MAP (
        clock => \FanController:tach_clk\ ,
        cs_addr_2 => \FanController:FanTach:tach_state_2\ ,
        cs_addr_1 => \FanController:FanTach:tach_state_1\ ,
        cs_addr_0 => \FanController:FanTach:tach_state_0\ ,
        chain_out => \FanController:FanTach:FanTachCounter:carry\ ,
        clk_en => \FanController:enable\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000010101000010000000010000001000000001000000100000010000000000100001010100001000000101010000100000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\FanController:enable\)
    Next in chain : \FanController:FanTach:FanTachCounter:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=5, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\FanController:FanTach:gf_dmp_state\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:enable\ * !\FanController:FanTach:gf_dmp_state\
        );
        Output = \FanController:FanTach:gf_dmp_state\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FanController:FanTach:glitch_filter_ld\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        !(
              \FanController:FanTach:tach\ * 
              !\FanController:FanTach:glitch_filter_state\
        );
        Output = \FanController:FanTach:glitch_filter_ld\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FanController:FanTach:glitch_filter_state\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach\ * 
              \FanController:FanTach:glitch_filter_state\
            + !\FanController:FanTach:glitch_filter_state\ * 
              \FanController:FanTach:glitch_filter_tc\
        );
        Output = \FanController:FanTach:glitch_filter_state\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FanController:FanTach:filtered_rising_tach\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:glitch_filter_state\ * 
              \FanController:FanTach:glitch_filter_tc\
        );
        Output = \FanController:FanTach:filtered_rising_tach\ (fanout=3)
        Properties               : 
        {
        }
}

datapathcell: Name =\FanController:FanTach:GlitchFilterTimer:u0\
    PORT MAP (
        clock => \FanController:tach_clk\ ,
        cs_addr_2 => \FanController:FanTach:gf_dmp_state\ ,
        cs_addr_1 => \FanController:FanTach:glitch_filter_cntr_cs_1\ ,
        cs_addr_0 => \FanController:FanTach:glitch_filter_ld\ ,
        z0_comb => \FanController:FanTach:glitch_filter_tc\ ,
        z1_comb => \FanController:FanTach:glitch_filter_cntr_cs_1\ ,
        clk_en => \FanController:enable\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001000000001000000011000000000000010100000010100000001000001010000100100000000000000100000000010001010000011111111000000001111111111111111000001001110101000000100000000000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\FanController:enable\)

statuscell: Name =\FanController:B_FanCtrl:StallError_LSB\
    PORT MAP (
        clock => Net_83 ,
        status_0 => \FanController:Net_6149_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=10, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FanController:FanTach:tach\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              !\FanController:address_3\ * !\FanController:address_2\ * 
              !\FanController:address_1\ * !\FanController:address_0\ * 
              Net_714
        );
        Output = \FanController:FanTach:tach\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FanController:FanTach:stall_det\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:FanTach:stall_det\
        );
        Output = \FanController:FanTach:stall_det\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FanController:Net_6149_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 3 pterms
        (
              !\FanController:address_1\ * !\FanController:address_0\ * 
              \FanController:FanTach:stall_det\ * 
              \FanController:alert_mask_0\
            + \FanController:address_1\ * \FanController:Net_6149_0\
            + \FanController:address_0\ * \FanController:Net_6149_0\
        );
        Output = \FanController:Net_6149_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FanController:FanTach:next_fan\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:next_fan\ * 
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_3\
        );
        Output = \FanController:FanTach:next_fan\ (fanout=3)
        Properties               : 
        {
        }
}

count7cell: Name =\FanController:FanTach:FanCounter\
    PORT MAP (
        clock => \FanController:tach_clk\ ,
        enable => \FanController:FanTach:next_fan\ ,
        count_6 => \FanController:FanTach:fan_count_6\ ,
        count_5 => \FanController:FanTach:fan_count_5\ ,
        count_4 => \FanController:FanTach:fan_count_4\ ,
        count_3 => \FanController:address_3\ ,
        count_2 => \FanController:address_2\ ,
        count_1 => \FanController:address_1\ ,
        count_0 => \FanController:address_0\ ,
        tc => \FanController:FanTach:fan_count_tc\ ,
        clk_en => \FanController:enable\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0000000"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\FanController:enable\)

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FanController:FanTach:pulse_tc\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:FanTach:pulse_tc\
        );
        Output = \FanController:FanTach:pulse_tc\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FanController:FanTach:tach_state_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 1 pterm
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_3\
        );
        Output = \FanController:FanTach:tach_state_3\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\
    PORT MAP (
        clock => Net_83 ,
        cs_addr_0 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
        d0_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
        d1_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
        chain_out => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\

controlcell: Name =\FanController:B_FanCtrl:AlertMaskLSB\
    PORT MAP (
        clock => Net_83 ,
        control_7 => \FanController:B_FanCtrl:alert_mask_control_lsb_7\ ,
        control_6 => \FanController:B_FanCtrl:alert_mask_control_lsb_6\ ,
        control_5 => \FanController:B_FanCtrl:alert_mask_control_lsb_5\ ,
        control_4 => \FanController:B_FanCtrl:alert_mask_control_lsb_4\ ,
        control_3 => \FanController:B_FanCtrl:alert_mask_control_lsb_3\ ,
        control_2 => \FanController:B_FanCtrl:alert_mask_control_lsb_2\ ,
        control_1 => \FanController:B_FanCtrl:alert_mask_control_lsb_1\ ,
        control_0 => \FanController:alert_mask_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FanController:FanTach:tach_state_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 5 pterms
        (
              \FanController:enable\ * !\FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + !\FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + \FanController:FanTach:filtered_rising_tach\ * 
              \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:FanTach:co_1\
        );
        Output = \FanController:FanTach:tach_state_0\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FanController:FanTach:tach_state_2\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 3 pterms
        (
              !\FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:FanTach:co_1\
            + \FanController:FanTach:filtered_rising_tach\ * 
              !\FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\
            + \FanController:FanTach:tach_state_2\ * 
              !\FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_3\
        );
        Output = \FanController:FanTach:tach_state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\FanController:FanTach:FanTachCounter:u1\
    PORT MAP (
        clock => \FanController:tach_clk\ ,
        cs_addr_2 => \FanController:FanTach:tach_state_2\ ,
        cs_addr_1 => \FanController:FanTach:tach_state_1\ ,
        cs_addr_0 => \FanController:FanTach:tach_state_0\ ,
        co_msb_comb => \FanController:FanTach:co_1\ ,
        chain_in => \FanController:FanTach:FanTachCounter:carry\ ,
        clk_en => \FanController:enable\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000010101000010000000010000001000000001000000100000010000000000100001010100001000000101010000100000011111111000000001111111111111111000011110000111100000000000011110000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\FanController:enable\)
    Previous in chain : \FanController:FanTach:FanTachCounter:u0\

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FanController:B_FanCtrl:alert_reg\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_83) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:B_FanCtrl:control_0\ * 
              \FanController:B_FanCtrl:interrupt\ * Net_947
            + \FanController:B_FanCtrl:interrupt\ * 
              \FanController:B_FanCtrl:alert_reg\ * !Net_947
        );
        Output = \FanController:B_FanCtrl:alert_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FanController:B_FanCtrl:stall_alrt\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_83) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanController:Net_6149_0\
        );
        Output = \FanController:B_FanCtrl:stall_alrt\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\FanController:B_FanCtrl:stall_status\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FanController:B_FanCtrl:control_1\ * 
              \FanController:B_FanCtrl:stall_alrt\
        );
        Output = \FanController:B_FanCtrl:stall_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FanController:Net_6505\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:Net_6505\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:Net_6505\
        );
        Output = \FanController:Net_6505\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\FanController:B_FanCtrl:AlertStatusReg\
    PORT MAP (
        clock => Net_83 ,
        status_0 => \FanController:B_FanCtrl:stall_status\ ,
        interrupt => \FanController:B_FanCtrl:interrupt\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\FanController:B_FanCtrl:GlobalControlReg\
    PORT MAP (
        clock => Net_83 ,
        control_7 => \FanController:B_FanCtrl:control_7\ ,
        control_6 => \FanController:B_FanCtrl:control_6\ ,
        control_5 => \FanController:enable\ ,
        control_4 => \FanController:B_FanCtrl:control_4\ ,
        control_3 => \FanController:B_FanCtrl:control_3\ ,
        control_2 => \FanController:B_FanCtrl:control_2\ ,
        control_1 => \FanController:B_FanCtrl:control_1\ ,
        control_0 => \FanController:B_FanCtrl:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00011000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_947, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_83) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:Net_6081\ * !\FanController:B_FanCtrl:sync_nrq\
            + !\FanController:B_FanCtrl:sync_nrq\ * 
              \FanController:B_FanCtrl:continuous_nrq\
        );
        Output = Net_947 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FanController:B_FanCtrl:sync_nrq\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_83) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:Net_6081\
            + !\FanController:B_FanCtrl:sync_nrq\ * 
              \FanController:B_FanCtrl:continuous_nrq\
        );
        Output = \FanController:B_FanCtrl:sync_nrq\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\FanController:B_FanCtrl:continuous_nrq\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \FanController:Net_6081\
            + !\FanController:B_FanCtrl:sync_nrq\ * 
              \FanController:B_FanCtrl:continuous_nrq\
        );
        Output = \FanController:B_FanCtrl:continuous_nrq\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statuscell: Name =\EOC_SR:sts:sts_reg\
    PORT MAP (
        clock => Net_122 ,
        status_0 => Net_947 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_357, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_83) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FanController:enable\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl0\ * 
              !\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce0\
        );
        Output = Net_357 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FanController:Net_6146\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\FanController:tach_clk\) => Global
            Clock Enable: PosEdge(\FanController:enable\)
        Main Equation            : 2 pterms
        (
              \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_1\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:Net_6146\
            + \FanController:FanTach:tach_state_2\ * 
              \FanController:FanTach:tach_state_0\ * 
              !\FanController:FanTach:tach_state_3\ * 
              \FanController:Net_6146\
        );
        Output = \FanController:Net_6146\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u1\
    PORT MAP (
        clock => Net_83 ,
        cs_addr_0 => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
        d0_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
        d1_load => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
        ce0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce0\ ,
        cl0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl0\ ,
        z0_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:z0\ ,
        ce1_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:ce1\ ,
        cl1_comb => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:cl1\ ,
        chain_in => \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000011011000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001011110000111100000000000011110000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \FanController:B_FanCtrl:OPEN_LOOP:FanPWM_1_2:PWM10:OpenLoopFan10:u0\

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =end_echo_IRR
        PORT MAP (
            interrupt => Net_155 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =start_echo_IRR
        PORT MAP (
            interrupt => Net_914 );
        Properties:
        {
            int_type = "00"
        }
  Intr@ [IntrHod=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig_1:IRQ\
        PORT MAP (
            interrupt => Net_142 );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: 
  Dma@ [DrqHod=(0)][DrqId=(0)] 
    drqcell: Name =\FanController:TachOutDMA\
        PORT MAP (
            dmareq => \FanController:drq\ ,
            termin => zero ,
            termout => \FanController:Net_6081\ );
        Properties:
        {
            drq_type = "10"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        analog_term => Net_139 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = P0_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => P0_1(0)__PA ,
        input => Net_541 ,
        pad => P0_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        fb => Net_914 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = pwm_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pwm_1(0)__PA ,
        input => Net_357 ,
        annotation => Net_476 ,
        pad => pwm_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = tach_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => tach_1(0)__PA ,
        fb => Net_714 ,
        annotation => Net_475 ,
        pad => tach_1(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 is empty
Port 6 is empty
Port 12 is empty
Port 15 is empty
Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL 32kHz ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => \ADC_DelSig_1:Net_93\ ,
            dclk_0 => \ADC_DelSig_1:Net_93_local\ ,
            dclk_glb_1 => Net_122 ,
            dclk_1 => Net_122_local ,
            dclk_glb_2 => Net_83 ,
            dclk_2 => Net_83_local ,
            dclk_glb_3 => \FanController:tach_clk\ ,
            dclk_3 => \FanController:tach_clk_local\ ,
            dclk_glb_4 => Net_291 ,
            dclk_4 => Net_291_local ,
            aclk_glb_0 => \ADC_DelSig_1:Net_488\ ,
            aclk_0 => \ADC_DelSig_1:Net_488_local\ ,
            clk_a_dig_glb_0 => \ADC_DelSig_1:Net_488_adig\ ,
            clk_a_dig_0 => \ADC_DelSig_1:Net_488_adig_local\ ,
            dclk_glb_5 => Net_257 ,
            dclk_5 => Net_257_local );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: 
    DS Modulator @ [FFB(DSM,0)]: 
    dsmodcell: Name =\ADC_DelSig_1:DSM\
        PORT MAP (
            aclock => \ADC_DelSig_1:Net_488\ ,
            vplus => Net_139 ,
            vminus => \ADC_DelSig_1:Net_520\ ,
            reset_dec => \ADC_DelSig_1:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig_1:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig_1:Net_573\ ,
            ext_pin_2 => \ADC_DelSig_1:Net_41\ ,
            ext_vssa => \ADC_DelSig_1:Net_109\ ,
            qtz_ref => \ADC_DelSig_1:Net_677\ ,
            dec_clock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig_1:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig_1:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig_1:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig_1:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig_1:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig_1:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig_1:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig_1:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 8
        }
Fixed Function block hod @ [FFB(Decimator,0)]: 
    Decimator Block @ [FFB(Decimator,0)]: 
    decimatorcell: Name =\ADC_DelSig_1:DEC\
        PORT MAP (
            aclock => \ADC_DelSig_1:aclock\ ,
            mod_dat_3 => \ADC_DelSig_1:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig_1:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig_1:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig_1:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig_1:mod_reset\ ,
            interrupt => Net_142 );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: empty
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(OpAmp,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: 
    Vref Block @ [FFB(Vref,6)]: 
    vrefcell: Name =\ADC_DelSig_1:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig_1:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig_1:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig_1:Net_690\ ,
            muxin_0 => \ADC_DelSig_1:Net_244\ ,
            vout => \ADC_DelSig_1:Net_520\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+----------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |         Pin_1(0) | Analog(Net_139)
-----+-----+-------+-----------+------------------+------------------+----------------
   1 |   6 |     * |      NONE |         CMOS_OUT |          P0_1(0) | In(Net_541)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |         Pin_2(0) | FB(Net_914)
-----+-----+-------+-----------+------------------+------------------+----------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------+----------------
   3 |   0 |     * |      NONE |         CMOS_OUT |         pwm_1(0) | In(Net_357)
     |   1 |     * |      NONE |      RES_PULL_UP |        tach_1(0) | FB(Net_714)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.015ms
Digital Placement phase: Elapsed time ==> 5s.717ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 6s.630ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.931ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.216ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in FW_Fan_Control01_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.943ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.915ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 19s.912ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 20s.013ms
API generation phase: Elapsed time ==> 4s.431ms
Dependency generation phase: Elapsed time ==> 0s.037ms
Cleanup phase: Elapsed time ==> 0s.000ms
