
led_intensity_with_pwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004db8  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08004f4c  08004f4c  00005f4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004f84  08004f84  0000600c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004f84  08004f84  0000600c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004f84  08004f84  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004f84  08004f84  00005f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004f88  08004f88  00005f88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004f8c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000600c  2**0
                  CONTENTS
 10 .bss          00000148  2000000c  2000000c  0000600c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000154  20000154  0000600c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f364  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001ce0  00000000  00000000  000153a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000d60  00000000  00000000  00017080  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000a94  00000000  00000000  00017de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020ab5  00000000  00000000  00018874  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001194f  00000000  00000000  00039329  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf812  00000000  00000000  0004ac78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011a48a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000038d0  00000000  00000000  0011a4d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000071  00000000  00000000  0011dda0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08004f34 	.word	0x08004f34

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08004f34 	.word	0x08004f34

080001d4 <main>:
  * @retval int
  */

uint32_t adc_value = 0;
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	b082      	sub	sp, #8
 80001d8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001da:	f000 fb55 	bl	8000888 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001de:	f000 f83b 	bl	8000258 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001e2:	f000 f999 	bl	8000518 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80001e6:	f000 f967 	bl	80004b8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80001ea:	f000 f89b 	bl	8000324 <MX_ADC1_Init>
  MX_TIM2_Init();
 80001ee:	f000 f909 	bl	8000404 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // Start PWM on PA5
 80001f2:	2100      	movs	r1, #0
 80001f4:	4814      	ldr	r0, [pc, #80]	@ (8000248 <main+0x74>)
 80001f6:	f003 fbb1 	bl	800395c <HAL_TIM_PWM_Start>
  HAL_ADC_Start(&hadc1); // Start ADC once
 80001fa:	4814      	ldr	r0, [pc, #80]	@ (800024c <main+0x78>)
 80001fc:	f000 fdc8 	bl	8000d90 <HAL_ADC_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint32_t pwm_duty = 0;
 8000200:	2300      	movs	r3, #0
 8000202:	607b      	str	r3, [r7, #4]

	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);  // Wait for ADC conversion
 8000204:	f04f 31ff 	mov.w	r1, #4294967295
 8000208:	4810      	ldr	r0, [pc, #64]	@ (800024c <main+0x78>)
 800020a:	f000 fed7 	bl	8000fbc <HAL_ADC_PollForConversion>
	  adc_value = HAL_ADC_GetValue(&hadc1);              // Read ADC value (0–4095)
 800020e:	480f      	ldr	r0, [pc, #60]	@ (800024c <main+0x78>)
 8000210:	f000 ffd6 	bl	80011c0 <HAL_ADC_GetValue>
 8000214:	4603      	mov	r3, r0
 8000216:	4a0e      	ldr	r2, [pc, #56]	@ (8000250 <main+0x7c>)
 8000218:	6013      	str	r3, [r2, #0]

	  // Map 0–4095 to 0–1000 (for 0–100% duty cycle, because TIM2 Period = 999)
	  pwm_duty = (adc_value * 1000) / 4095;
 800021a:	4b0d      	ldr	r3, [pc, #52]	@ (8000250 <main+0x7c>)
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000222:	fb03 f202 	mul.w	r2, r3, r2
 8000226:	4b0b      	ldr	r3, [pc, #44]	@ (8000254 <main+0x80>)
 8000228:	fba3 1302 	umull	r1, r3, r3, r2
 800022c:	1ad2      	subs	r2, r2, r3
 800022e:	0852      	lsrs	r2, r2, #1
 8000230:	4413      	add	r3, r2
 8000232:	0adb      	lsrs	r3, r3, #11
 8000234:	607b      	str	r3, [r7, #4]

	  // Set new PWM pulse value (duty cycle)
	  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pwm_duty);
 8000236:	4b04      	ldr	r3, [pc, #16]	@ (8000248 <main+0x74>)
 8000238:	681b      	ldr	r3, [r3, #0]
 800023a:	687a      	ldr	r2, [r7, #4]
 800023c:	635a      	str	r2, [r3, #52]	@ 0x34

	  HAL_Delay(10);  // Small delay for stability
 800023e:	200a      	movs	r0, #10
 8000240:	f000 fb88 	bl	8000954 <HAL_Delay>
  {
 8000244:	bf00      	nop
 8000246:	e7db      	b.n	8000200 <main+0x2c>
 8000248:	20000078 	.word	0x20000078
 800024c:	20000028 	.word	0x20000028
 8000250:	2000014c 	.word	0x2000014c
 8000254:	00100101 	.word	0x00100101

08000258 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000258:	b580      	push	{r7, lr}
 800025a:	b0a6      	sub	sp, #152	@ 0x98
 800025c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800025e:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000262:	2228      	movs	r2, #40	@ 0x28
 8000264:	2100      	movs	r1, #0
 8000266:	4618      	mov	r0, r3
 8000268:	f004 fe37 	bl	8004eda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800026c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000270:	2200      	movs	r2, #0
 8000272:	601a      	str	r2, [r3, #0]
 8000274:	605a      	str	r2, [r3, #4]
 8000276:	609a      	str	r2, [r3, #8]
 8000278:	60da      	str	r2, [r3, #12]
 800027a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800027c:	1d3b      	adds	r3, r7, #4
 800027e:	2258      	movs	r2, #88	@ 0x58
 8000280:	2100      	movs	r1, #0
 8000282:	4618      	mov	r0, r3
 8000284:	f004 fe29 	bl	8004eda <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000288:	2302      	movs	r3, #2
 800028a:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800028c:	2301      	movs	r3, #1
 800028e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000290:	2310      	movs	r3, #16
 8000292:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000296:	2302      	movs	r3, #2
 8000298:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800029c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80002a0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002a4:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002a8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002ac:	2300      	movs	r3, #0
 80002ae:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002b2:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80002b6:	4618      	mov	r0, r3
 80002b8:	f001 fea6 	bl	8002008 <HAL_RCC_OscConfig>
 80002bc:	4603      	mov	r3, r0
 80002be:	2b00      	cmp	r3, #0
 80002c0:	d001      	beq.n	80002c6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002c2:	f000 f97b 	bl	80005bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002c6:	230f      	movs	r3, #15
 80002c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002ca:	2302      	movs	r3, #2
 80002cc:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002d2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002d6:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002d8:	2300      	movs	r3, #0
 80002da:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002dc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80002e0:	2102      	movs	r1, #2
 80002e2:	4618      	mov	r0, r3
 80002e4:	f002 feb4 	bl	8003050 <HAL_RCC_ClockConfig>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d001      	beq.n	80002f2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80002ee:	f000 f965 	bl	80005bc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12
 80002f2:	4b0b      	ldr	r3, [pc, #44]	@ (8000320 <SystemClock_Config+0xc8>)
 80002f4:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM2;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80002f6:	2300      	movs	r3, #0
 80002f8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80002fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80002fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInit.Tim2ClockSelection = RCC_TIM2CLK_HCLK;
 8000300:	2300      	movs	r3, #0
 8000302:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000304:	1d3b      	adds	r3, r7, #4
 8000306:	4618      	mov	r0, r3
 8000308:	f003 f8b4 	bl	8003474 <HAL_RCCEx_PeriphCLKConfig>
 800030c:	4603      	mov	r3, r0
 800030e:	2b00      	cmp	r3, #0
 8000310:	d001      	beq.n	8000316 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8000312:	f000 f953 	bl	80005bc <Error_Handler>
  }
}
 8000316:	bf00      	nop
 8000318:	3798      	adds	r7, #152	@ 0x98
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	00100082 	.word	0x00100082

08000324 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000324:	b580      	push	{r7, lr}
 8000326:	b08a      	sub	sp, #40	@ 0x28
 8000328:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800032a:	f107 031c 	add.w	r3, r7, #28
 800032e:	2200      	movs	r2, #0
 8000330:	601a      	str	r2, [r3, #0]
 8000332:	605a      	str	r2, [r3, #4]
 8000334:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000336:	1d3b      	adds	r3, r7, #4
 8000338:	2200      	movs	r2, #0
 800033a:	601a      	str	r2, [r3, #0]
 800033c:	605a      	str	r2, [r3, #4]
 800033e:	609a      	str	r2, [r3, #8]
 8000340:	60da      	str	r2, [r3, #12]
 8000342:	611a      	str	r2, [r3, #16]
 8000344:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000346:	4b2e      	ldr	r3, [pc, #184]	@ (8000400 <MX_ADC1_Init+0xdc>)
 8000348:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800034c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800034e:	4b2c      	ldr	r3, [pc, #176]	@ (8000400 <MX_ADC1_Init+0xdc>)
 8000350:	2200      	movs	r2, #0
 8000352:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000354:	4b2a      	ldr	r3, [pc, #168]	@ (8000400 <MX_ADC1_Init+0xdc>)
 8000356:	2200      	movs	r2, #0
 8000358:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800035a:	4b29      	ldr	r3, [pc, #164]	@ (8000400 <MX_ADC1_Init+0xdc>)
 800035c:	2200      	movs	r2, #0
 800035e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000360:	4b27      	ldr	r3, [pc, #156]	@ (8000400 <MX_ADC1_Init+0xdc>)
 8000362:	2201      	movs	r2, #1
 8000364:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000366:	4b26      	ldr	r3, [pc, #152]	@ (8000400 <MX_ADC1_Init+0xdc>)
 8000368:	2200      	movs	r2, #0
 800036a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800036e:	4b24      	ldr	r3, [pc, #144]	@ (8000400 <MX_ADC1_Init+0xdc>)
 8000370:	2200      	movs	r2, #0
 8000372:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000374:	4b22      	ldr	r3, [pc, #136]	@ (8000400 <MX_ADC1_Init+0xdc>)
 8000376:	2201      	movs	r2, #1
 8000378:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800037a:	4b21      	ldr	r3, [pc, #132]	@ (8000400 <MX_ADC1_Init+0xdc>)
 800037c:	2200      	movs	r2, #0
 800037e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000380:	4b1f      	ldr	r3, [pc, #124]	@ (8000400 <MX_ADC1_Init+0xdc>)
 8000382:	2201      	movs	r2, #1
 8000384:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000386:	4b1e      	ldr	r3, [pc, #120]	@ (8000400 <MX_ADC1_Init+0xdc>)
 8000388:	2200      	movs	r2, #0
 800038a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800038e:	4b1c      	ldr	r3, [pc, #112]	@ (8000400 <MX_ADC1_Init+0xdc>)
 8000390:	2204      	movs	r2, #4
 8000392:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000394:	4b1a      	ldr	r3, [pc, #104]	@ (8000400 <MX_ADC1_Init+0xdc>)
 8000396:	2200      	movs	r2, #0
 8000398:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800039a:	4b19      	ldr	r3, [pc, #100]	@ (8000400 <MX_ADC1_Init+0xdc>)
 800039c:	2200      	movs	r2, #0
 800039e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80003a0:	4817      	ldr	r0, [pc, #92]	@ (8000400 <MX_ADC1_Init+0xdc>)
 80003a2:	f000 fafb 	bl	800099c <HAL_ADC_Init>
 80003a6:	4603      	mov	r3, r0
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d001      	beq.n	80003b0 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 80003ac:	f000 f906 	bl	80005bc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80003b0:	2300      	movs	r3, #0
 80003b2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80003b4:	f107 031c 	add.w	r3, r7, #28
 80003b8:	4619      	mov	r1, r3
 80003ba:	4811      	ldr	r0, [pc, #68]	@ (8000400 <MX_ADC1_Init+0xdc>)
 80003bc:	f001 f9f8 	bl	80017b0 <HAL_ADCEx_MultiModeConfigChannel>
 80003c0:	4603      	mov	r3, r0
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	d001      	beq.n	80003ca <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80003c6:	f000 f8f9 	bl	80005bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80003ca:	2301      	movs	r3, #1
 80003cc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80003ce:	2301      	movs	r3, #1
 80003d0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80003d2:	2300      	movs	r3, #0
 80003d4:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80003d6:	2300      	movs	r3, #0
 80003d8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80003da:	2300      	movs	r3, #0
 80003dc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80003de:	2300      	movs	r3, #0
 80003e0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80003e2:	1d3b      	adds	r3, r7, #4
 80003e4:	4619      	mov	r1, r3
 80003e6:	4806      	ldr	r0, [pc, #24]	@ (8000400 <MX_ADC1_Init+0xdc>)
 80003e8:	f000 fef8 	bl	80011dc <HAL_ADC_ConfigChannel>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d001      	beq.n	80003f6 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80003f2:	f000 f8e3 	bl	80005bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80003f6:	bf00      	nop
 80003f8:	3728      	adds	r7, #40	@ 0x28
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	20000028 	.word	0x20000028

08000404 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000404:	b580      	push	{r7, lr}
 8000406:	b08a      	sub	sp, #40	@ 0x28
 8000408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800040a:	f107 031c 	add.w	r3, r7, #28
 800040e:	2200      	movs	r2, #0
 8000410:	601a      	str	r2, [r3, #0]
 8000412:	605a      	str	r2, [r3, #4]
 8000414:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000416:	463b      	mov	r3, r7
 8000418:	2200      	movs	r2, #0
 800041a:	601a      	str	r2, [r3, #0]
 800041c:	605a      	str	r2, [r3, #4]
 800041e:	609a      	str	r2, [r3, #8]
 8000420:	60da      	str	r2, [r3, #12]
 8000422:	611a      	str	r2, [r3, #16]
 8000424:	615a      	str	r2, [r3, #20]
 8000426:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000428:	4b22      	ldr	r3, [pc, #136]	@ (80004b4 <MX_TIM2_Init+0xb0>)
 800042a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800042e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 71;
 8000430:	4b20      	ldr	r3, [pc, #128]	@ (80004b4 <MX_TIM2_Init+0xb0>)
 8000432:	2247      	movs	r2, #71	@ 0x47
 8000434:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000436:	4b1f      	ldr	r3, [pc, #124]	@ (80004b4 <MX_TIM2_Init+0xb0>)
 8000438:	2200      	movs	r2, #0
 800043a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800043c:	4b1d      	ldr	r3, [pc, #116]	@ (80004b4 <MX_TIM2_Init+0xb0>)
 800043e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000442:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000444:	4b1b      	ldr	r3, [pc, #108]	@ (80004b4 <MX_TIM2_Init+0xb0>)
 8000446:	2200      	movs	r2, #0
 8000448:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800044a:	4b1a      	ldr	r3, [pc, #104]	@ (80004b4 <MX_TIM2_Init+0xb0>)
 800044c:	2200      	movs	r2, #0
 800044e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000450:	4818      	ldr	r0, [pc, #96]	@ (80004b4 <MX_TIM2_Init+0xb0>)
 8000452:	f003 fa2b 	bl	80038ac <HAL_TIM_PWM_Init>
 8000456:	4603      	mov	r3, r0
 8000458:	2b00      	cmp	r3, #0
 800045a:	d001      	beq.n	8000460 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 800045c:	f000 f8ae 	bl	80005bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000460:	2300      	movs	r3, #0
 8000462:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000464:	2300      	movs	r3, #0
 8000466:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000468:	f107 031c 	add.w	r3, r7, #28
 800046c:	4619      	mov	r1, r3
 800046e:	4811      	ldr	r0, [pc, #68]	@ (80004b4 <MX_TIM2_Init+0xb0>)
 8000470:	f004 f86a 	bl	8004548 <HAL_TIMEx_MasterConfigSynchronization>
 8000474:	4603      	mov	r3, r0
 8000476:	2b00      	cmp	r3, #0
 8000478:	d001      	beq.n	800047e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800047a:	f000 f89f 	bl	80005bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800047e:	2360      	movs	r3, #96	@ 0x60
 8000480:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000482:	2300      	movs	r3, #0
 8000484:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000486:	2300      	movs	r3, #0
 8000488:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800048a:	2300      	movs	r3, #0
 800048c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800048e:	463b      	mov	r3, r7
 8000490:	2200      	movs	r2, #0
 8000492:	4619      	mov	r1, r3
 8000494:	4807      	ldr	r0, [pc, #28]	@ (80004b4 <MX_TIM2_Init+0xb0>)
 8000496:	f003 fb6d 	bl	8003b74 <HAL_TIM_PWM_ConfigChannel>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80004a0:	f000 f88c 	bl	80005bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80004a4:	4803      	ldr	r0, [pc, #12]	@ (80004b4 <MX_TIM2_Init+0xb0>)
 80004a6:	f000 f90d 	bl	80006c4 <HAL_TIM_MspPostInit>

}
 80004aa:	bf00      	nop
 80004ac:	3728      	adds	r7, #40	@ 0x28
 80004ae:	46bd      	mov	sp, r7
 80004b0:	bd80      	pop	{r7, pc}
 80004b2:	bf00      	nop
 80004b4:	20000078 	.word	0x20000078

080004b8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80004bc:	4b14      	ldr	r3, [pc, #80]	@ (8000510 <MX_USART2_UART_Init+0x58>)
 80004be:	4a15      	ldr	r2, [pc, #84]	@ (8000514 <MX_USART2_UART_Init+0x5c>)
 80004c0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80004c2:	4b13      	ldr	r3, [pc, #76]	@ (8000510 <MX_USART2_UART_Init+0x58>)
 80004c4:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 80004c8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80004ca:	4b11      	ldr	r3, [pc, #68]	@ (8000510 <MX_USART2_UART_Init+0x58>)
 80004cc:	2200      	movs	r2, #0
 80004ce:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80004d0:	4b0f      	ldr	r3, [pc, #60]	@ (8000510 <MX_USART2_UART_Init+0x58>)
 80004d2:	2200      	movs	r2, #0
 80004d4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80004d6:	4b0e      	ldr	r3, [pc, #56]	@ (8000510 <MX_USART2_UART_Init+0x58>)
 80004d8:	2200      	movs	r2, #0
 80004da:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80004dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000510 <MX_USART2_UART_Init+0x58>)
 80004de:	220c      	movs	r2, #12
 80004e0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80004e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000510 <MX_USART2_UART_Init+0x58>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80004e8:	4b09      	ldr	r3, [pc, #36]	@ (8000510 <MX_USART2_UART_Init+0x58>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80004ee:	4b08      	ldr	r3, [pc, #32]	@ (8000510 <MX_USART2_UART_Init+0x58>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80004f4:	4b06      	ldr	r3, [pc, #24]	@ (8000510 <MX_USART2_UART_Init+0x58>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80004fa:	4805      	ldr	r0, [pc, #20]	@ (8000510 <MX_USART2_UART_Init+0x58>)
 80004fc:	f004 f8b0 	bl	8004660 <HAL_UART_Init>
 8000500:	4603      	mov	r3, r0
 8000502:	2b00      	cmp	r3, #0
 8000504:	d001      	beq.n	800050a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000506:	f000 f859 	bl	80005bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800050a:	bf00      	nop
 800050c:	bd80      	pop	{r7, pc}
 800050e:	bf00      	nop
 8000510:	200000c4 	.word	0x200000c4
 8000514:	40004400 	.word	0x40004400

08000518 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b08a      	sub	sp, #40	@ 0x28
 800051c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800051e:	f107 0314 	add.w	r3, r7, #20
 8000522:	2200      	movs	r2, #0
 8000524:	601a      	str	r2, [r3, #0]
 8000526:	605a      	str	r2, [r3, #4]
 8000528:	609a      	str	r2, [r3, #8]
 800052a:	60da      	str	r2, [r3, #12]
 800052c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800052e:	4b21      	ldr	r3, [pc, #132]	@ (80005b4 <MX_GPIO_Init+0x9c>)
 8000530:	695b      	ldr	r3, [r3, #20]
 8000532:	4a20      	ldr	r2, [pc, #128]	@ (80005b4 <MX_GPIO_Init+0x9c>)
 8000534:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000538:	6153      	str	r3, [r2, #20]
 800053a:	4b1e      	ldr	r3, [pc, #120]	@ (80005b4 <MX_GPIO_Init+0x9c>)
 800053c:	695b      	ldr	r3, [r3, #20]
 800053e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000542:	613b      	str	r3, [r7, #16]
 8000544:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000546:	4b1b      	ldr	r3, [pc, #108]	@ (80005b4 <MX_GPIO_Init+0x9c>)
 8000548:	695b      	ldr	r3, [r3, #20]
 800054a:	4a1a      	ldr	r2, [pc, #104]	@ (80005b4 <MX_GPIO_Init+0x9c>)
 800054c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000550:	6153      	str	r3, [r2, #20]
 8000552:	4b18      	ldr	r3, [pc, #96]	@ (80005b4 <MX_GPIO_Init+0x9c>)
 8000554:	695b      	ldr	r3, [r3, #20]
 8000556:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800055a:	60fb      	str	r3, [r7, #12]
 800055c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800055e:	4b15      	ldr	r3, [pc, #84]	@ (80005b4 <MX_GPIO_Init+0x9c>)
 8000560:	695b      	ldr	r3, [r3, #20]
 8000562:	4a14      	ldr	r2, [pc, #80]	@ (80005b4 <MX_GPIO_Init+0x9c>)
 8000564:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000568:	6153      	str	r3, [r2, #20]
 800056a:	4b12      	ldr	r3, [pc, #72]	@ (80005b4 <MX_GPIO_Init+0x9c>)
 800056c:	695b      	ldr	r3, [r3, #20]
 800056e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000572:	60bb      	str	r3, [r7, #8]
 8000574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000576:	4b0f      	ldr	r3, [pc, #60]	@ (80005b4 <MX_GPIO_Init+0x9c>)
 8000578:	695b      	ldr	r3, [r3, #20]
 800057a:	4a0e      	ldr	r2, [pc, #56]	@ (80005b4 <MX_GPIO_Init+0x9c>)
 800057c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000580:	6153      	str	r3, [r2, #20]
 8000582:	4b0c      	ldr	r3, [pc, #48]	@ (80005b4 <MX_GPIO_Init+0x9c>)
 8000584:	695b      	ldr	r3, [r3, #20]
 8000586:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800058e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000592:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000594:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000598:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800059a:	2300      	movs	r3, #0
 800059c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800059e:	f107 0314 	add.w	r3, r7, #20
 80005a2:	4619      	mov	r1, r3
 80005a4:	4804      	ldr	r0, [pc, #16]	@ (80005b8 <MX_GPIO_Init+0xa0>)
 80005a6:	f001 fba5 	bl	8001cf4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80005aa:	bf00      	nop
 80005ac:	3728      	adds	r7, #40	@ 0x28
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bd80      	pop	{r7, pc}
 80005b2:	bf00      	nop
 80005b4:	40021000 	.word	0x40021000
 80005b8:	48000800 	.word	0x48000800

080005bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005c0:	b672      	cpsid	i
}
 80005c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005c4:	bf00      	nop
 80005c6:	e7fd      	b.n	80005c4 <Error_Handler+0x8>

080005c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b082      	sub	sp, #8
 80005cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005ce:	4b0f      	ldr	r3, [pc, #60]	@ (800060c <HAL_MspInit+0x44>)
 80005d0:	699b      	ldr	r3, [r3, #24]
 80005d2:	4a0e      	ldr	r2, [pc, #56]	@ (800060c <HAL_MspInit+0x44>)
 80005d4:	f043 0301 	orr.w	r3, r3, #1
 80005d8:	6193      	str	r3, [r2, #24]
 80005da:	4b0c      	ldr	r3, [pc, #48]	@ (800060c <HAL_MspInit+0x44>)
 80005dc:	699b      	ldr	r3, [r3, #24]
 80005de:	f003 0301 	and.w	r3, r3, #1
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005e6:	4b09      	ldr	r3, [pc, #36]	@ (800060c <HAL_MspInit+0x44>)
 80005e8:	69db      	ldr	r3, [r3, #28]
 80005ea:	4a08      	ldr	r2, [pc, #32]	@ (800060c <HAL_MspInit+0x44>)
 80005ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005f0:	61d3      	str	r3, [r2, #28]
 80005f2:	4b06      	ldr	r3, [pc, #24]	@ (800060c <HAL_MspInit+0x44>)
 80005f4:	69db      	ldr	r3, [r3, #28]
 80005f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005fa:	603b      	str	r3, [r7, #0]
 80005fc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80005fe:	2007      	movs	r0, #7
 8000600:	f001 fb44 	bl	8001c8c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000604:	bf00      	nop
 8000606:	3708      	adds	r7, #8
 8000608:	46bd      	mov	sp, r7
 800060a:	bd80      	pop	{r7, pc}
 800060c:	40021000 	.word	0x40021000

08000610 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b08a      	sub	sp, #40	@ 0x28
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000618:	f107 0314 	add.w	r3, r7, #20
 800061c:	2200      	movs	r2, #0
 800061e:	601a      	str	r2, [r3, #0]
 8000620:	605a      	str	r2, [r3, #4]
 8000622:	609a      	str	r2, [r3, #8]
 8000624:	60da      	str	r2, [r3, #12]
 8000626:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000630:	d124      	bne.n	800067c <HAL_ADC_MspInit+0x6c>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000632:	4b14      	ldr	r3, [pc, #80]	@ (8000684 <HAL_ADC_MspInit+0x74>)
 8000634:	695b      	ldr	r3, [r3, #20]
 8000636:	4a13      	ldr	r2, [pc, #76]	@ (8000684 <HAL_ADC_MspInit+0x74>)
 8000638:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800063c:	6153      	str	r3, [r2, #20]
 800063e:	4b11      	ldr	r3, [pc, #68]	@ (8000684 <HAL_ADC_MspInit+0x74>)
 8000640:	695b      	ldr	r3, [r3, #20]
 8000642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000646:	613b      	str	r3, [r7, #16]
 8000648:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800064a:	4b0e      	ldr	r3, [pc, #56]	@ (8000684 <HAL_ADC_MspInit+0x74>)
 800064c:	695b      	ldr	r3, [r3, #20]
 800064e:	4a0d      	ldr	r2, [pc, #52]	@ (8000684 <HAL_ADC_MspInit+0x74>)
 8000650:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000654:	6153      	str	r3, [r2, #20]
 8000656:	4b0b      	ldr	r3, [pc, #44]	@ (8000684 <HAL_ADC_MspInit+0x74>)
 8000658:	695b      	ldr	r3, [r3, #20]
 800065a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800065e:	60fb      	str	r3, [r7, #12]
 8000660:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000662:	2301      	movs	r3, #1
 8000664:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000666:	2303      	movs	r3, #3
 8000668:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066a:	2300      	movs	r3, #0
 800066c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800066e:	f107 0314 	add.w	r3, r7, #20
 8000672:	4619      	mov	r1, r3
 8000674:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000678:	f001 fb3c 	bl	8001cf4 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 800067c:	bf00      	nop
 800067e:	3728      	adds	r7, #40	@ 0x28
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	40021000 	.word	0x40021000

08000688 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000688:	b480      	push	{r7}
 800068a:	b085      	sub	sp, #20
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8000690:	687b      	ldr	r3, [r7, #4]
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000698:	d10b      	bne.n	80006b2 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800069a:	4b09      	ldr	r3, [pc, #36]	@ (80006c0 <HAL_TIM_PWM_MspInit+0x38>)
 800069c:	69db      	ldr	r3, [r3, #28]
 800069e:	4a08      	ldr	r2, [pc, #32]	@ (80006c0 <HAL_TIM_PWM_MspInit+0x38>)
 80006a0:	f043 0301 	orr.w	r3, r3, #1
 80006a4:	61d3      	str	r3, [r2, #28]
 80006a6:	4b06      	ldr	r3, [pc, #24]	@ (80006c0 <HAL_TIM_PWM_MspInit+0x38>)
 80006a8:	69db      	ldr	r3, [r3, #28]
 80006aa:	f003 0301 	and.w	r3, r3, #1
 80006ae:	60fb      	str	r3, [r7, #12]
 80006b0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80006b2:	bf00      	nop
 80006b4:	3714      	adds	r7, #20
 80006b6:	46bd      	mov	sp, r7
 80006b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006bc:	4770      	bx	lr
 80006be:	bf00      	nop
 80006c0:	40021000 	.word	0x40021000

080006c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b088      	sub	sp, #32
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006cc:	f107 030c 	add.w	r3, r7, #12
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
 80006d4:	605a      	str	r2, [r3, #4]
 80006d6:	609a      	str	r2, [r3, #8]
 80006d8:	60da      	str	r2, [r3, #12]
 80006da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80006e4:	d11c      	bne.n	8000720 <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006e6:	4b10      	ldr	r3, [pc, #64]	@ (8000728 <HAL_TIM_MspPostInit+0x64>)
 80006e8:	695b      	ldr	r3, [r3, #20]
 80006ea:	4a0f      	ldr	r2, [pc, #60]	@ (8000728 <HAL_TIM_MspPostInit+0x64>)
 80006ec:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80006f0:	6153      	str	r3, [r2, #20]
 80006f2:	4b0d      	ldr	r3, [pc, #52]	@ (8000728 <HAL_TIM_MspPostInit+0x64>)
 80006f4:	695b      	ldr	r3, [r3, #20]
 80006f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80006fa:	60bb      	str	r3, [r7, #8]
 80006fc:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80006fe:	2320      	movs	r3, #32
 8000700:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000702:	2302      	movs	r3, #2
 8000704:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000706:	2300      	movs	r3, #0
 8000708:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800070a:	2300      	movs	r3, #0
 800070c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800070e:	2301      	movs	r3, #1
 8000710:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000712:	f107 030c 	add.w	r3, r7, #12
 8000716:	4619      	mov	r1, r3
 8000718:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800071c:	f001 faea 	bl	8001cf4 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000720:	bf00      	nop
 8000722:	3720      	adds	r7, #32
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}
 8000728:	40021000 	.word	0x40021000

0800072c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b08a      	sub	sp, #40	@ 0x28
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000734:	f107 0314 	add.w	r3, r7, #20
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
 800073c:	605a      	str	r2, [r3, #4]
 800073e:	609a      	str	r2, [r3, #8]
 8000740:	60da      	str	r2, [r3, #12]
 8000742:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	4a17      	ldr	r2, [pc, #92]	@ (80007a8 <HAL_UART_MspInit+0x7c>)
 800074a:	4293      	cmp	r3, r2
 800074c:	d128      	bne.n	80007a0 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800074e:	4b17      	ldr	r3, [pc, #92]	@ (80007ac <HAL_UART_MspInit+0x80>)
 8000750:	69db      	ldr	r3, [r3, #28]
 8000752:	4a16      	ldr	r2, [pc, #88]	@ (80007ac <HAL_UART_MspInit+0x80>)
 8000754:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000758:	61d3      	str	r3, [r2, #28]
 800075a:	4b14      	ldr	r3, [pc, #80]	@ (80007ac <HAL_UART_MspInit+0x80>)
 800075c:	69db      	ldr	r3, [r3, #28]
 800075e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000762:	613b      	str	r3, [r7, #16]
 8000764:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000766:	4b11      	ldr	r3, [pc, #68]	@ (80007ac <HAL_UART_MspInit+0x80>)
 8000768:	695b      	ldr	r3, [r3, #20]
 800076a:	4a10      	ldr	r2, [pc, #64]	@ (80007ac <HAL_UART_MspInit+0x80>)
 800076c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000770:	6153      	str	r3, [r2, #20]
 8000772:	4b0e      	ldr	r3, [pc, #56]	@ (80007ac <HAL_UART_MspInit+0x80>)
 8000774:	695b      	ldr	r3, [r3, #20]
 8000776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800077a:	60fb      	str	r3, [r7, #12]
 800077c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800077e:	230c      	movs	r3, #12
 8000780:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000782:	2302      	movs	r3, #2
 8000784:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000786:	2300      	movs	r3, #0
 8000788:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800078a:	2300      	movs	r3, #0
 800078c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800078e:	2307      	movs	r3, #7
 8000790:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000792:	f107 0314 	add.w	r3, r7, #20
 8000796:	4619      	mov	r1, r3
 8000798:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800079c:	f001 faaa 	bl	8001cf4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80007a0:	bf00      	nop
 80007a2:	3728      	adds	r7, #40	@ 0x28
 80007a4:	46bd      	mov	sp, r7
 80007a6:	bd80      	pop	{r7, pc}
 80007a8:	40004400 	.word	0x40004400
 80007ac:	40021000 	.word	0x40021000

080007b0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007b0:	b480      	push	{r7}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007b4:	bf00      	nop
 80007b6:	e7fd      	b.n	80007b4 <NMI_Handler+0x4>

080007b8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007b8:	b480      	push	{r7}
 80007ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007bc:	bf00      	nop
 80007be:	e7fd      	b.n	80007bc <HardFault_Handler+0x4>

080007c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007c4:	bf00      	nop
 80007c6:	e7fd      	b.n	80007c4 <MemManage_Handler+0x4>

080007c8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007cc:	bf00      	nop
 80007ce:	e7fd      	b.n	80007cc <BusFault_Handler+0x4>

080007d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007d4:	bf00      	nop
 80007d6:	e7fd      	b.n	80007d4 <UsageFault_Handler+0x4>

080007d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr

080007e6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007e6:	b480      	push	{r7}
 80007e8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80007ea:	bf00      	nop
 80007ec:	46bd      	mov	sp, r7
 80007ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f2:	4770      	bx	lr

080007f4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007f4:	b480      	push	{r7}
 80007f6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007f8:	bf00      	nop
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr

08000802 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000802:	b580      	push	{r7, lr}
 8000804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000806:	f000 f885 	bl	8000914 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800080a:	bf00      	nop
 800080c:	bd80      	pop	{r7, pc}
	...

08000810 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000814:	4b06      	ldr	r3, [pc, #24]	@ (8000830 <SystemInit+0x20>)
 8000816:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800081a:	4a05      	ldr	r2, [pc, #20]	@ (8000830 <SystemInit+0x20>)
 800081c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000820:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000824:	bf00      	nop
 8000826:	46bd      	mov	sp, r7
 8000828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082c:	4770      	bx	lr
 800082e:	bf00      	nop
 8000830:	e000ed00 	.word	0xe000ed00

08000834 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000834:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800086c <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000838:	f7ff ffea 	bl	8000810 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800083c:	480c      	ldr	r0, [pc, #48]	@ (8000870 <LoopForever+0x6>)
  ldr r1, =_edata
 800083e:	490d      	ldr	r1, [pc, #52]	@ (8000874 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000840:	4a0d      	ldr	r2, [pc, #52]	@ (8000878 <LoopForever+0xe>)
  movs r3, #0
 8000842:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000844:	e002      	b.n	800084c <LoopCopyDataInit>

08000846 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000846:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000848:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800084a:	3304      	adds	r3, #4

0800084c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800084c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800084e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000850:	d3f9      	bcc.n	8000846 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000852:	4a0a      	ldr	r2, [pc, #40]	@ (800087c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000854:	4c0a      	ldr	r4, [pc, #40]	@ (8000880 <LoopForever+0x16>)
  movs r3, #0
 8000856:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000858:	e001      	b.n	800085e <LoopFillZerobss>

0800085a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800085a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800085c:	3204      	adds	r2, #4

0800085e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800085e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000860:	d3fb      	bcc.n	800085a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000862:	f004 fb43 	bl	8004eec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000866:	f7ff fcb5 	bl	80001d4 <main>

0800086a <LoopForever>:

LoopForever:
    b LoopForever
 800086a:	e7fe      	b.n	800086a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800086c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000870:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000874:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000878:	08004f8c 	.word	0x08004f8c
  ldr r2, =_sbss
 800087c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000880:	20000154 	.word	0x20000154

08000884 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000884:	e7fe      	b.n	8000884 <ADC1_2_IRQHandler>
	...

08000888 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800088c:	4b08      	ldr	r3, [pc, #32]	@ (80008b0 <HAL_Init+0x28>)
 800088e:	681b      	ldr	r3, [r3, #0]
 8000890:	4a07      	ldr	r2, [pc, #28]	@ (80008b0 <HAL_Init+0x28>)
 8000892:	f043 0310 	orr.w	r3, r3, #16
 8000896:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000898:	2003      	movs	r0, #3
 800089a:	f001 f9f7 	bl	8001c8c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800089e:	2000      	movs	r0, #0
 80008a0:	f000 f808 	bl	80008b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80008a4:	f7ff fe90 	bl	80005c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80008a8:	2300      	movs	r3, #0
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40022000 	.word	0x40022000

080008b4 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	b082      	sub	sp, #8
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008bc:	4b12      	ldr	r3, [pc, #72]	@ (8000908 <HAL_InitTick+0x54>)
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	4b12      	ldr	r3, [pc, #72]	@ (800090c <HAL_InitTick+0x58>)
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	4619      	mov	r1, r3
 80008c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80008ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80008d2:	4618      	mov	r0, r3
 80008d4:	f001 fa01 	bl	8001cda <HAL_SYSTICK_Config>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008de:	2301      	movs	r3, #1
 80008e0:	e00e      	b.n	8000900 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	2b0f      	cmp	r3, #15
 80008e6:	d80a      	bhi.n	80008fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008e8:	2200      	movs	r2, #0
 80008ea:	6879      	ldr	r1, [r7, #4]
 80008ec:	f04f 30ff 	mov.w	r0, #4294967295
 80008f0:	f001 f9d7 	bl	8001ca2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008f4:	4a06      	ldr	r2, [pc, #24]	@ (8000910 <HAL_InitTick+0x5c>)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80008fa:	2300      	movs	r3, #0
 80008fc:	e000      	b.n	8000900 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008fe:	2301      	movs	r3, #1
}
 8000900:	4618      	mov	r0, r3
 8000902:	3708      	adds	r7, #8
 8000904:	46bd      	mov	sp, r7
 8000906:	bd80      	pop	{r7, pc}
 8000908:	20000000 	.word	0x20000000
 800090c:	20000008 	.word	0x20000008
 8000910:	20000004 	.word	0x20000004

08000914 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000918:	4b06      	ldr	r3, [pc, #24]	@ (8000934 <HAL_IncTick+0x20>)
 800091a:	781b      	ldrb	r3, [r3, #0]
 800091c:	461a      	mov	r2, r3
 800091e:	4b06      	ldr	r3, [pc, #24]	@ (8000938 <HAL_IncTick+0x24>)
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4413      	add	r3, r2
 8000924:	4a04      	ldr	r2, [pc, #16]	@ (8000938 <HAL_IncTick+0x24>)
 8000926:	6013      	str	r3, [r2, #0]
}
 8000928:	bf00      	nop
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	20000008 	.word	0x20000008
 8000938:	20000150 	.word	0x20000150

0800093c <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800093c:	b480      	push	{r7}
 800093e:	af00      	add	r7, sp, #0
  return uwTick;  
 8000940:	4b03      	ldr	r3, [pc, #12]	@ (8000950 <HAL_GetTick+0x14>)
 8000942:	681b      	ldr	r3, [r3, #0]
}
 8000944:	4618      	mov	r0, r3
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	20000150 	.word	0x20000150

08000954 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b084      	sub	sp, #16
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800095c:	f7ff ffee 	bl	800093c <HAL_GetTick>
 8000960:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800096c:	d005      	beq.n	800097a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800096e:	4b0a      	ldr	r3, [pc, #40]	@ (8000998 <HAL_Delay+0x44>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	461a      	mov	r2, r3
 8000974:	68fb      	ldr	r3, [r7, #12]
 8000976:	4413      	add	r3, r2
 8000978:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 800097a:	bf00      	nop
 800097c:	f7ff ffde 	bl	800093c <HAL_GetTick>
 8000980:	4602      	mov	r2, r0
 8000982:	68bb      	ldr	r3, [r7, #8]
 8000984:	1ad3      	subs	r3, r2, r3
 8000986:	68fa      	ldr	r2, [r7, #12]
 8000988:	429a      	cmp	r2, r3
 800098a:	d8f7      	bhi.n	800097c <HAL_Delay+0x28>
  {
  }
}
 800098c:	bf00      	nop
 800098e:	bf00      	nop
 8000990:	3710      	adds	r7, #16
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	20000008 	.word	0x20000008

0800099c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b09a      	sub	sp, #104	@ 0x68
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80009a4:	2300      	movs	r3, #0
 80009a6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80009aa:	2300      	movs	r3, #0
 80009ac:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 80009ae:	2300      	movs	r3, #0
 80009b0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d101      	bne.n	80009bc <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80009b8:	2301      	movs	r3, #1
 80009ba:	e1e3      	b.n	8000d84 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80009bc:	687b      	ldr	r3, [r7, #4]
 80009be:	691b      	ldr	r3, [r3, #16]
 80009c0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009c6:	f003 0310 	and.w	r3, r3, #16
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d176      	bne.n	8000abc <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d152      	bne.n	8000a7c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	2200      	movs	r2, #0
 80009da:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	2200      	movs	r2, #0
 80009e0:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	2200      	movs	r2, #0
 80009e6:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	2200      	movs	r2, #0
 80009ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80009f0:	6878      	ldr	r0, [r7, #4]
 80009f2:	f7ff fe0d 	bl	8000610 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	681b      	ldr	r3, [r3, #0]
 80009fa:	689b      	ldr	r3, [r3, #8]
 80009fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d13b      	bne.n	8000a7c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000a04:	6878      	ldr	r0, [r7, #4]
 8000a06:	f001 f829 	bl	8001a5c <ADC_Disable>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a14:	f003 0310 	and.w	r3, r3, #16
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d12f      	bne.n	8000a7c <HAL_ADC_Init+0xe0>
 8000a1c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d12b      	bne.n	8000a7c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a28:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000a2c:	f023 0302 	bic.w	r3, r3, #2
 8000a30:	f043 0202 	orr.w	r2, r3, #2
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	689a      	ldr	r2, [r3, #8]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8000a46:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	689a      	ldr	r2, [r3, #8]
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000a56:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000a58:	4b92      	ldr	r3, [pc, #584]	@ (8000ca4 <HAL_ADC_Init+0x308>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	4a92      	ldr	r2, [pc, #584]	@ (8000ca8 <HAL_ADC_Init+0x30c>)
 8000a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8000a62:	0c9a      	lsrs	r2, r3, #18
 8000a64:	4613      	mov	r3, r2
 8000a66:	009b      	lsls	r3, r3, #2
 8000a68:	4413      	add	r3, r2
 8000a6a:	005b      	lsls	r3, r3, #1
 8000a6c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000a6e:	e002      	b.n	8000a76 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000a70:	68bb      	ldr	r3, [r7, #8]
 8000a72:	3b01      	subs	r3, #1
 8000a74:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000a76:	68bb      	ldr	r3, [r7, #8]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d1f9      	bne.n	8000a70 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	689b      	ldr	r3, [r3, #8]
 8000a82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d007      	beq.n	8000a9a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	689b      	ldr	r3, [r3, #8]
 8000a90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000a94:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000a98:	d110      	bne.n	8000abc <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a9e:	f023 0312 	bic.w	r3, r3, #18
 8000aa2:	f043 0210 	orr.w	r2, r3, #16
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000aae:	f043 0201 	orr.w	r2, r3, #1
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000ab6:	2301      	movs	r3, #1
 8000ab8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ac0:	f003 0310 	and.w	r3, r3, #16
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	f040 8150 	bne.w	8000d6a <HAL_ADC_Init+0x3ce>
 8000aca:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	f040 814b 	bne.w	8000d6a <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	689b      	ldr	r3, [r3, #8]
 8000ada:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000ade:	2b00      	cmp	r3, #0
 8000ae0:	f040 8143 	bne.w	8000d6a <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ae8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000aec:	f043 0202 	orr.w	r2, r3, #2
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000afc:	d004      	beq.n	8000b08 <HAL_ADC_Init+0x16c>
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	4a6a      	ldr	r2, [pc, #424]	@ (8000cac <HAL_ADC_Init+0x310>)
 8000b04:	4293      	cmp	r3, r2
 8000b06:	d101      	bne.n	8000b0c <HAL_ADC_Init+0x170>
 8000b08:	4b69      	ldr	r3, [pc, #420]	@ (8000cb0 <HAL_ADC_Init+0x314>)
 8000b0a:	e000      	b.n	8000b0e <HAL_ADC_Init+0x172>
 8000b0c:	4b69      	ldr	r3, [pc, #420]	@ (8000cb4 <HAL_ADC_Init+0x318>)
 8000b0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000b18:	d102      	bne.n	8000b20 <HAL_ADC_Init+0x184>
 8000b1a:	4b64      	ldr	r3, [pc, #400]	@ (8000cac <HAL_ADC_Init+0x310>)
 8000b1c:	60fb      	str	r3, [r7, #12]
 8000b1e:	e01a      	b.n	8000b56 <HAL_ADC_Init+0x1ba>
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a61      	ldr	r2, [pc, #388]	@ (8000cac <HAL_ADC_Init+0x310>)
 8000b26:	4293      	cmp	r3, r2
 8000b28:	d103      	bne.n	8000b32 <HAL_ADC_Init+0x196>
 8000b2a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000b2e:	60fb      	str	r3, [r7, #12]
 8000b30:	e011      	b.n	8000b56 <HAL_ADC_Init+0x1ba>
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	4a60      	ldr	r2, [pc, #384]	@ (8000cb8 <HAL_ADC_Init+0x31c>)
 8000b38:	4293      	cmp	r3, r2
 8000b3a:	d102      	bne.n	8000b42 <HAL_ADC_Init+0x1a6>
 8000b3c:	4b5f      	ldr	r3, [pc, #380]	@ (8000cbc <HAL_ADC_Init+0x320>)
 8000b3e:	60fb      	str	r3, [r7, #12]
 8000b40:	e009      	b.n	8000b56 <HAL_ADC_Init+0x1ba>
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	4a5d      	ldr	r2, [pc, #372]	@ (8000cbc <HAL_ADC_Init+0x320>)
 8000b48:	4293      	cmp	r3, r2
 8000b4a:	d102      	bne.n	8000b52 <HAL_ADC_Init+0x1b6>
 8000b4c:	4b5a      	ldr	r3, [pc, #360]	@ (8000cb8 <HAL_ADC_Init+0x31c>)
 8000b4e:	60fb      	str	r3, [r7, #12]
 8000b50:	e001      	b.n	8000b56 <HAL_ADC_Init+0x1ba>
 8000b52:	2300      	movs	r3, #0
 8000b54:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	689b      	ldr	r3, [r3, #8]
 8000b5c:	f003 0303 	and.w	r3, r3, #3
 8000b60:	2b01      	cmp	r3, #1
 8000b62:	d108      	bne.n	8000b76 <HAL_ADC_Init+0x1da>
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	f003 0301 	and.w	r3, r3, #1
 8000b6e:	2b01      	cmp	r3, #1
 8000b70:	d101      	bne.n	8000b76 <HAL_ADC_Init+0x1da>
 8000b72:	2301      	movs	r3, #1
 8000b74:	e000      	b.n	8000b78 <HAL_ADC_Init+0x1dc>
 8000b76:	2300      	movs	r3, #0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d11c      	bne.n	8000bb6 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000b7c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000b7e:	2b00      	cmp	r3, #0
 8000b80:	d010      	beq.n	8000ba4 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	689b      	ldr	r3, [r3, #8]
 8000b86:	f003 0303 	and.w	r3, r3, #3
 8000b8a:	2b01      	cmp	r3, #1
 8000b8c:	d107      	bne.n	8000b9e <HAL_ADC_Init+0x202>
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f003 0301 	and.w	r3, r3, #1
 8000b96:	2b01      	cmp	r3, #1
 8000b98:	d101      	bne.n	8000b9e <HAL_ADC_Init+0x202>
 8000b9a:	2301      	movs	r3, #1
 8000b9c:	e000      	b.n	8000ba0 <HAL_ADC_Init+0x204>
 8000b9e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d108      	bne.n	8000bb6 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000ba4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ba6:	689b      	ldr	r3, [r3, #8]
 8000ba8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000bac:	687b      	ldr	r3, [r7, #4]
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	431a      	orrs	r2, r3
 8000bb2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000bb4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	7e5b      	ldrb	r3, [r3, #25]
 8000bba:	035b      	lsls	r3, r3, #13
 8000bbc:	687a      	ldr	r2, [r7, #4]
 8000bbe:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000bc0:	2a01      	cmp	r2, #1
 8000bc2:	d002      	beq.n	8000bca <HAL_ADC_Init+0x22e>
 8000bc4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000bc8:	e000      	b.n	8000bcc <HAL_ADC_Init+0x230>
 8000bca:	2200      	movs	r2, #0
 8000bcc:	431a      	orrs	r2, r3
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	68db      	ldr	r3, [r3, #12]
 8000bd2:	431a      	orrs	r2, r3
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	689b      	ldr	r3, [r3, #8]
 8000bd8:	4313      	orrs	r3, r2
 8000bda:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000bdc:	4313      	orrs	r3, r2
 8000bde:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000be6:	2b01      	cmp	r3, #1
 8000be8:	d11b      	bne.n	8000c22 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	7e5b      	ldrb	r3, [r3, #25]
 8000bee:	2b00      	cmp	r3, #0
 8000bf0:	d109      	bne.n	8000c06 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bf6:	3b01      	subs	r3, #1
 8000bf8:	045a      	lsls	r2, r3, #17
 8000bfa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000bfc:	4313      	orrs	r3, r2
 8000bfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000c02:	663b      	str	r3, [r7, #96]	@ 0x60
 8000c04:	e00d      	b.n	8000c22 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c0a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8000c0e:	f043 0220 	orr.w	r2, r3, #32
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c1a:	f043 0201 	orr.w	r2, r3, #1
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c26:	2b01      	cmp	r3, #1
 8000c28:	d054      	beq.n	8000cd4 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a22      	ldr	r2, [pc, #136]	@ (8000cb8 <HAL_ADC_Init+0x31c>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d004      	beq.n	8000c3e <HAL_ADC_Init+0x2a2>
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	4a20      	ldr	r2, [pc, #128]	@ (8000cbc <HAL_ADC_Init+0x320>)
 8000c3a:	4293      	cmp	r3, r2
 8000c3c:	d140      	bne.n	8000cc0 <HAL_ADC_Init+0x324>
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c42:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8000c46:	d02a      	beq.n	8000c9e <HAL_ADC_Init+0x302>
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c4c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000c50:	d022      	beq.n	8000c98 <HAL_ADC_Init+0x2fc>
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c56:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8000c5a:	d01a      	beq.n	8000c92 <HAL_ADC_Init+0x2f6>
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c60:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 8000c64:	d012      	beq.n	8000c8c <HAL_ADC_Init+0x2f0>
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c6a:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 8000c6e:	d00a      	beq.n	8000c86 <HAL_ADC_Init+0x2ea>
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c74:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 8000c78:	d002      	beq.n	8000c80 <HAL_ADC_Init+0x2e4>
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000c7e:	e023      	b.n	8000cc8 <HAL_ADC_Init+0x32c>
 8000c80:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000c84:	e020      	b.n	8000cc8 <HAL_ADC_Init+0x32c>
 8000c86:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000c8a:	e01d      	b.n	8000cc8 <HAL_ADC_Init+0x32c>
 8000c8c:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8000c90:	e01a      	b.n	8000cc8 <HAL_ADC_Init+0x32c>
 8000c92:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000c96:	e017      	b.n	8000cc8 <HAL_ADC_Init+0x32c>
 8000c98:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8000c9c:	e014      	b.n	8000cc8 <HAL_ADC_Init+0x32c>
 8000c9e:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8000ca2:	e011      	b.n	8000cc8 <HAL_ADC_Init+0x32c>
 8000ca4:	20000000 	.word	0x20000000
 8000ca8:	431bde83 	.word	0x431bde83
 8000cac:	50000100 	.word	0x50000100
 8000cb0:	50000300 	.word	0x50000300
 8000cb4:	50000700 	.word	0x50000700
 8000cb8:	50000400 	.word	0x50000400
 8000cbc:	50000500 	.word	0x50000500
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cc4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000cc8:	687a      	ldr	r2, [r7, #4]
 8000cca:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8000ccc:	4313      	orrs	r3, r2
 8000cce:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000cd0:	4313      	orrs	r3, r2
 8000cd2:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	689b      	ldr	r3, [r3, #8]
 8000cda:	f003 030c 	and.w	r3, r3, #12
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d114      	bne.n	8000d0c <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	68db      	ldr	r3, [r3, #12]
 8000ce8:	687a      	ldr	r2, [r7, #4]
 8000cea:	6812      	ldr	r2, [r2, #0]
 8000cec:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000cf0:	f023 0302 	bic.w	r3, r3, #2
 8000cf4:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	7e1b      	ldrb	r3, [r3, #24]
 8000cfa:	039a      	lsls	r2, r3, #14
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000d02:	005b      	lsls	r3, r3, #1
 8000d04:	4313      	orrs	r3, r2
 8000d06:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	68da      	ldr	r2, [r3, #12]
 8000d12:	4b1e      	ldr	r3, [pc, #120]	@ (8000d8c <HAL_ADC_Init+0x3f0>)
 8000d14:	4013      	ands	r3, r2
 8000d16:	687a      	ldr	r2, [r7, #4]
 8000d18:	6812      	ldr	r2, [r2, #0]
 8000d1a:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8000d1c:	430b      	orrs	r3, r1
 8000d1e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	691b      	ldr	r3, [r3, #16]
 8000d24:	2b01      	cmp	r3, #1
 8000d26:	d10c      	bne.n	8000d42 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d2e:	f023 010f 	bic.w	r1, r3, #15
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	69db      	ldr	r3, [r3, #28]
 8000d36:	1e5a      	subs	r2, r3, #1
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	430a      	orrs	r2, r1
 8000d3e:	631a      	str	r2, [r3, #48]	@ 0x30
 8000d40:	e007      	b.n	8000d52 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	681b      	ldr	r3, [r3, #0]
 8000d4c:	f022 020f 	bic.w	r2, r2, #15
 8000d50:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	2200      	movs	r2, #0
 8000d56:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d5c:	f023 0303 	bic.w	r3, r3, #3
 8000d60:	f043 0201 	orr.w	r2, r3, #1
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	641a      	str	r2, [r3, #64]	@ 0x40
 8000d68:	e00a      	b.n	8000d80 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d6e:	f023 0312 	bic.w	r3, r3, #18
 8000d72:	f043 0210 	orr.w	r2, r3, #16
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000d7a:	2301      	movs	r3, #1
 8000d7c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000d80:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	3768      	adds	r7, #104	@ 0x68
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	fff0c007 	.word	0xfff0c007

08000d90 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b084      	sub	sp, #16
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d98:	2300      	movs	r3, #0
 8000d9a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	689b      	ldr	r3, [r3, #8]
 8000da2:	f003 0304 	and.w	r3, r3, #4
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	f040 80f9 	bne.w	8000f9e <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000db2:	2b01      	cmp	r3, #1
 8000db4:	d101      	bne.n	8000dba <HAL_ADC_Start+0x2a>
 8000db6:	2302      	movs	r3, #2
 8000db8:	e0f4      	b.n	8000fa4 <HAL_ADC_Start+0x214>
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000dc2:	6878      	ldr	r0, [r7, #4]
 8000dc4:	f000 fde6 	bl	8001994 <ADC_Enable>
 8000dc8:	4603      	mov	r3, r0
 8000dca:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000dcc:	7bfb      	ldrb	r3, [r7, #15]
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	f040 80e0 	bne.w	8000f94 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000dd8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000ddc:	f023 0301 	bic.w	r3, r3, #1
 8000de0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000df0:	d004      	beq.n	8000dfc <HAL_ADC_Start+0x6c>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	4a6d      	ldr	r2, [pc, #436]	@ (8000fac <HAL_ADC_Start+0x21c>)
 8000df8:	4293      	cmp	r3, r2
 8000dfa:	d106      	bne.n	8000e0a <HAL_ADC_Start+0x7a>
 8000dfc:	4b6c      	ldr	r3, [pc, #432]	@ (8000fb0 <HAL_ADC_Start+0x220>)
 8000dfe:	689b      	ldr	r3, [r3, #8]
 8000e00:	f003 031f 	and.w	r3, r3, #31
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d010      	beq.n	8000e2a <HAL_ADC_Start+0x9a>
 8000e08:	e005      	b.n	8000e16 <HAL_ADC_Start+0x86>
 8000e0a:	4b6a      	ldr	r3, [pc, #424]	@ (8000fb4 <HAL_ADC_Start+0x224>)
 8000e0c:	689b      	ldr	r3, [r3, #8]
 8000e0e:	f003 031f 	and.w	r3, r3, #31
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d009      	beq.n	8000e2a <HAL_ADC_Start+0x9a>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000e1e:	d004      	beq.n	8000e2a <HAL_ADC_Start+0x9a>
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a64      	ldr	r2, [pc, #400]	@ (8000fb8 <HAL_ADC_Start+0x228>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d115      	bne.n	8000e56 <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e2e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	681b      	ldr	r3, [r3, #0]
 8000e3a:	68db      	ldr	r3, [r3, #12]
 8000e3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d036      	beq.n	8000eb2 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e48:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000e4c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000e54:	e02d      	b.n	8000eb2 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000e6a:	d004      	beq.n	8000e76 <HAL_ADC_Start+0xe6>
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	4a4e      	ldr	r2, [pc, #312]	@ (8000fac <HAL_ADC_Start+0x21c>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d10a      	bne.n	8000e8c <HAL_ADC_Start+0xfc>
 8000e76:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	bf14      	ite	ne
 8000e84:	2301      	movne	r3, #1
 8000e86:	2300      	moveq	r3, #0
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	e008      	b.n	8000e9e <HAL_ADC_Start+0x10e>
 8000e8c:	4b4a      	ldr	r3, [pc, #296]	@ (8000fb8 <HAL_ADC_Start+0x228>)
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	bf14      	ite	ne
 8000e98:	2301      	movne	r3, #1
 8000e9a:	2300      	moveq	r3, #0
 8000e9c:	b2db      	uxtb	r3, r3
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d007      	beq.n	8000eb2 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ea6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000eaa:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eb6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000eba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000ebe:	d106      	bne.n	8000ece <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ec4:	f023 0206 	bic.w	r2, r3, #6
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	645a      	str	r2, [r3, #68]	@ 0x44
 8000ecc:	e002      	b.n	8000ed4 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	221c      	movs	r2, #28
 8000ee2:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000eec:	d004      	beq.n	8000ef8 <HAL_ADC_Start+0x168>
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	4a2e      	ldr	r2, [pc, #184]	@ (8000fac <HAL_ADC_Start+0x21c>)
 8000ef4:	4293      	cmp	r3, r2
 8000ef6:	d106      	bne.n	8000f06 <HAL_ADC_Start+0x176>
 8000ef8:	4b2d      	ldr	r3, [pc, #180]	@ (8000fb0 <HAL_ADC_Start+0x220>)
 8000efa:	689b      	ldr	r3, [r3, #8]
 8000efc:	f003 031f 	and.w	r3, r3, #31
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d03e      	beq.n	8000f82 <HAL_ADC_Start+0x1f2>
 8000f04:	e005      	b.n	8000f12 <HAL_ADC_Start+0x182>
 8000f06:	4b2b      	ldr	r3, [pc, #172]	@ (8000fb4 <HAL_ADC_Start+0x224>)
 8000f08:	689b      	ldr	r3, [r3, #8]
 8000f0a:	f003 031f 	and.w	r3, r3, #31
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d037      	beq.n	8000f82 <HAL_ADC_Start+0x1f2>
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f1a:	d004      	beq.n	8000f26 <HAL_ADC_Start+0x196>
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a22      	ldr	r2, [pc, #136]	@ (8000fac <HAL_ADC_Start+0x21c>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d106      	bne.n	8000f34 <HAL_ADC_Start+0x1a4>
 8000f26:	4b22      	ldr	r3, [pc, #136]	@ (8000fb0 <HAL_ADC_Start+0x220>)
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	f003 031f 	and.w	r3, r3, #31
 8000f2e:	2b05      	cmp	r3, #5
 8000f30:	d027      	beq.n	8000f82 <HAL_ADC_Start+0x1f2>
 8000f32:	e005      	b.n	8000f40 <HAL_ADC_Start+0x1b0>
 8000f34:	4b1f      	ldr	r3, [pc, #124]	@ (8000fb4 <HAL_ADC_Start+0x224>)
 8000f36:	689b      	ldr	r3, [r3, #8]
 8000f38:	f003 031f 	and.w	r3, r3, #31
 8000f3c:	2b05      	cmp	r3, #5
 8000f3e:	d020      	beq.n	8000f82 <HAL_ADC_Start+0x1f2>
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f48:	d004      	beq.n	8000f54 <HAL_ADC_Start+0x1c4>
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	4a17      	ldr	r2, [pc, #92]	@ (8000fac <HAL_ADC_Start+0x21c>)
 8000f50:	4293      	cmp	r3, r2
 8000f52:	d106      	bne.n	8000f62 <HAL_ADC_Start+0x1d2>
 8000f54:	4b16      	ldr	r3, [pc, #88]	@ (8000fb0 <HAL_ADC_Start+0x220>)
 8000f56:	689b      	ldr	r3, [r3, #8]
 8000f58:	f003 031f 	and.w	r3, r3, #31
 8000f5c:	2b09      	cmp	r3, #9
 8000f5e:	d010      	beq.n	8000f82 <HAL_ADC_Start+0x1f2>
 8000f60:	e005      	b.n	8000f6e <HAL_ADC_Start+0x1de>
 8000f62:	4b14      	ldr	r3, [pc, #80]	@ (8000fb4 <HAL_ADC_Start+0x224>)
 8000f64:	689b      	ldr	r3, [r3, #8]
 8000f66:	f003 031f 	and.w	r3, r3, #31
 8000f6a:	2b09      	cmp	r3, #9
 8000f6c:	d009      	beq.n	8000f82 <HAL_ADC_Start+0x1f2>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f76:	d004      	beq.n	8000f82 <HAL_ADC_Start+0x1f2>
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a0e      	ldr	r2, [pc, #56]	@ (8000fb8 <HAL_ADC_Start+0x228>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d10f      	bne.n	8000fa2 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	689a      	ldr	r2, [r3, #8]
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f042 0204 	orr.w	r2, r2, #4
 8000f90:	609a      	str	r2, [r3, #8]
 8000f92:	e006      	b.n	8000fa2 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	2200      	movs	r2, #0
 8000f98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8000f9c:	e001      	b.n	8000fa2 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000fa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	3710      	adds	r7, #16
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	50000100 	.word	0x50000100
 8000fb0:	50000300 	.word	0x50000300
 8000fb4:	50000700 	.word	0x50000700
 8000fb8:	50000400 	.word	0x50000400

08000fbc <HAL_ADC_PollForConversion>:
  * @note   Depending on init parameter "EOCSelection", flags EOS or EOC is 
  *         checked and cleared depending on autodelay status (bit AUTDLY).     
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b086      	sub	sp, #24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
 8000fc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_EOC;
  ADC_Common_TypeDef *tmpADC_Common;
  uint32_t tmp_cfgr     = 0x0U;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

/* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	695b      	ldr	r3, [r3, #20]
 8000fce:	2b08      	cmp	r3, #8
 8000fd0:	d102      	bne.n	8000fd8 <HAL_ADC_PollForConversion+0x1c>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8000fd2:	2308      	movs	r3, #8
 8000fd4:	617b      	str	r3, [r7, #20]
 8000fd6:	e03a      	b.n	800104e <HAL_ADC_PollForConversion+0x92>
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000fe0:	d004      	beq.n	8000fec <HAL_ADC_PollForConversion+0x30>
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	4a72      	ldr	r2, [pc, #456]	@ (80011b0 <HAL_ADC_PollForConversion+0x1f4>)
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d101      	bne.n	8000ff0 <HAL_ADC_PollForConversion+0x34>
 8000fec:	4b71      	ldr	r3, [pc, #452]	@ (80011b4 <HAL_ADC_PollForConversion+0x1f8>)
 8000fee:	e000      	b.n	8000ff2 <HAL_ADC_PollForConversion+0x36>
 8000ff0:	4b71      	ldr	r3, [pc, #452]	@ (80011b8 <HAL_ADC_PollForConversion+0x1fc>)
 8000ff2:	60fb      	str	r3, [r7, #12]
    
    /* Check DMA configuration, depending on MultiMode set or not */
    if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI) == ADC_MODE_INDEPENDENT)
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	689b      	ldr	r3, [r3, #8]
 8000ff8:	f003 031f 	and.w	r3, r3, #31
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d112      	bne.n	8001026 <HAL_ADC_PollForConversion+0x6a>
    {
      if (HAL_IS_BIT_SET(hadc->Instance->CFGR, ADC_CFGR_DMAEN))
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	68db      	ldr	r3, [r3, #12]
 8001006:	f003 0301 	and.w	r3, r3, #1
 800100a:	2b01      	cmp	r3, #1
 800100c:	d11d      	bne.n	800104a <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001012:	f043 0220 	orr.w	r2, r3, #32
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2200      	movs	r2, #0
 800101e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8001022:	2301      	movs	r3, #1
 8001024:	e0bf      	b.n	80011a6 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    else
    {
      /* MultiMode is enabled, Common Control Register MDMA bits must be checked */
      if (READ_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA) != RESET)
 8001026:	68fb      	ldr	r3, [r7, #12]
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 800102e:	2b00      	cmp	r3, #0
 8001030:	d00b      	beq.n	800104a <HAL_ADC_PollForConversion+0x8e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001036:	f043 0220 	orr.w	r2, r3, #32
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2200      	movs	r2, #0
 8001042:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        
        return HAL_ERROR;
 8001046:	2301      	movs	r3, #1
 8001048:	e0ad      	b.n	80011a6 <HAL_ADC_PollForConversion+0x1ea>
      }
    }
    
    tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 800104a:	230c      	movs	r3, #12
 800104c:	617b      	str	r3, [r7, #20]
  }
  
  /* Get relevant register CFGR in ADC instance of ADC master or slave      */
  /* in function of multimode state (for devices with multimode             */
  /* available).                                                            */
  if(ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001056:	d004      	beq.n	8001062 <HAL_ADC_PollForConversion+0xa6>
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a54      	ldr	r2, [pc, #336]	@ (80011b0 <HAL_ADC_PollForConversion+0x1f4>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d106      	bne.n	8001070 <HAL_ADC_PollForConversion+0xb4>
 8001062:	4b54      	ldr	r3, [pc, #336]	@ (80011b4 <HAL_ADC_PollForConversion+0x1f8>)
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	f003 031f 	and.w	r3, r3, #31
 800106a:	2b00      	cmp	r3, #0
 800106c:	d010      	beq.n	8001090 <HAL_ADC_PollForConversion+0xd4>
 800106e:	e005      	b.n	800107c <HAL_ADC_PollForConversion+0xc0>
 8001070:	4b51      	ldr	r3, [pc, #324]	@ (80011b8 <HAL_ADC_PollForConversion+0x1fc>)
 8001072:	689b      	ldr	r3, [r3, #8]
 8001074:	f003 031f 	and.w	r3, r3, #31
 8001078:	2b00      	cmp	r3, #0
 800107a:	d009      	beq.n	8001090 <HAL_ADC_PollForConversion+0xd4>
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001084:	d004      	beq.n	8001090 <HAL_ADC_PollForConversion+0xd4>
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4a4c      	ldr	r2, [pc, #304]	@ (80011bc <HAL_ADC_PollForConversion+0x200>)
 800108c:	4293      	cmp	r3, r2
 800108e:	d104      	bne.n	800109a <HAL_ADC_PollForConversion+0xde>
  {
    tmp_cfgr = READ_REG(hadc->Instance->CFGR); 
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	68db      	ldr	r3, [r3, #12]
 8001096:	613b      	str	r3, [r7, #16]
 8001098:	e00f      	b.n	80010ba <HAL_ADC_PollForConversion+0xfe>
  }
  else
  {
    tmp_cfgr = READ_REG(ADC_MASTER_INSTANCE(hadc)->CFGR);
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80010a2:	d004      	beq.n	80010ae <HAL_ADC_PollForConversion+0xf2>
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	4a41      	ldr	r2, [pc, #260]	@ (80011b0 <HAL_ADC_PollForConversion+0x1f4>)
 80010aa:	4293      	cmp	r3, r2
 80010ac:	d102      	bne.n	80010b4 <HAL_ADC_PollForConversion+0xf8>
 80010ae:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80010b2:	e000      	b.n	80010b6 <HAL_ADC_PollForConversion+0xfa>
 80010b4:	4b41      	ldr	r3, [pc, #260]	@ (80011bc <HAL_ADC_PollForConversion+0x200>)
 80010b6:	68db      	ldr	r3, [r3, #12]
 80010b8:	613b      	str	r3, [r7, #16]
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();  
 80010ba:	f7ff fc3f 	bl	800093c <HAL_GetTick>
 80010be:	60b8      	str	r0, [r7, #8]
  
  /* Wait until End of Conversion or End of Sequence flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80010c0:	e021      	b.n	8001106 <HAL_ADC_PollForConversion+0x14a>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80010c8:	d01d      	beq.n	8001106 <HAL_ADC_PollForConversion+0x14a>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d007      	beq.n	80010e0 <HAL_ADC_PollForConversion+0x124>
 80010d0:	f7ff fc34 	bl	800093c <HAL_GetTick>
 80010d4:	4602      	mov	r2, r0
 80010d6:	68bb      	ldr	r3, [r7, #8]
 80010d8:	1ad3      	subs	r3, r2, r3
 80010da:	683a      	ldr	r2, [r7, #0]
 80010dc:	429a      	cmp	r2, r3
 80010de:	d212      	bcs.n	8001106 <HAL_ADC_PollForConversion+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	681a      	ldr	r2, [r3, #0]
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	4013      	ands	r3, r2
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d10b      	bne.n	8001106 <HAL_ADC_PollForConversion+0x14a>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010f2:	f043 0204 	orr.w	r2, r3, #4
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	2200      	movs	r2, #0
 80010fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001102:	2303      	movs	r3, #3
 8001104:	e04f      	b.n	80011a6 <HAL_ADC_PollForConversion+0x1ea>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	681a      	ldr	r2, [r3, #0]
 800110c:	697b      	ldr	r3, [r7, #20]
 800110e:	4013      	ands	r3, r2
 8001110:	2b00      	cmp	r3, #0
 8001112:	d0d6      	beq.n	80010c2 <HAL_ADC_PollForConversion+0x106>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001118:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	641a      	str	r2, [r3, #64]	@ 0x40
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	68db      	ldr	r3, [r3, #12]
 8001126:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800112a:	2b00      	cmp	r3, #0
 800112c:	d131      	bne.n	8001192 <HAL_ADC_PollForConversion+0x1d6>
     (READ_BIT (tmp_cfgr, ADC_CFGR_CONT) == RESET)   )
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)           && 
 8001134:	2b00      	cmp	r3, #0
 8001136:	d12c      	bne.n	8001192 <HAL_ADC_PollForConversion+0x1d6>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	f003 0308 	and.w	r3, r3, #8
 8001142:	2b08      	cmp	r3, #8
 8001144:	d125      	bne.n	8001192 <HAL_ADC_PollForConversion+0x1d6>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	f003 0304 	and.w	r3, r3, #4
 8001150:	2b00      	cmp	r3, #0
 8001152:	d112      	bne.n	800117a <HAL_ADC_PollForConversion+0x1be>
      {        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001158:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	641a      	str	r2, [r3, #64]	@ 0x40
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001164:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001168:	2b00      	cmp	r3, #0
 800116a:	d112      	bne.n	8001192 <HAL_ADC_PollForConversion+0x1d6>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001170:	f043 0201 	orr.w	r2, r3, #1
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	641a      	str	r2, [r3, #64]	@ 0x40
 8001178:	e00b      	b.n	8001192 <HAL_ADC_PollForConversion+0x1d6>
        }
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800117e:	f043 0220 	orr.w	r2, r3, #32
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800118a:	f043 0201 	orr.w	r2, r3, #1
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (READ_BIT (tmp_cfgr, ADC_CFGR_AUTDLY) == RESET)
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001198:	2b00      	cmp	r3, #0
 800119a:	d103      	bne.n	80011a4 <HAL_ADC_PollForConversion+0x1e8>
  {
    /* Clear regular group conversion flag */
    /* (EOC or EOS depending on HAL ADC initialization parameter) */
    __HAL_ADC_CLEAR_FLAG(hadc, tmp_Flag_EOC);
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	697a      	ldr	r2, [r7, #20]
 80011a2:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80011a4:	2300      	movs	r3, #0
}
 80011a6:	4618      	mov	r0, r3
 80011a8:	3718      	adds	r7, #24
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	50000100 	.word	0x50000100
 80011b4:	50000300 	.word	0x50000300
 80011b8:	50000700 	.word	0x50000700
 80011bc:	50000400 	.word	0x50000400

080011c0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]

  /* Note: ADC flag EOC is not cleared here by software because               */
  /*       automatically cleared by hardware when reading register DR.        */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	370c      	adds	r7, #12
 80011d2:	46bd      	mov	sp, r7
 80011d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d8:	4770      	bx	lr
	...

080011dc <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80011dc:	b480      	push	{r7}
 80011de:	b09b      	sub	sp, #108	@ 0x6c
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80011e6:	2300      	movs	r3, #0
 80011e8:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 80011ec:	2300      	movs	r3, #0
 80011ee:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d101      	bne.n	80011fe <HAL_ADC_ConfigChannel+0x22>
 80011fa:	2302      	movs	r3, #2
 80011fc:	e2c8      	b.n	8001790 <HAL_ADC_ConfigChannel+0x5b4>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	2201      	movs	r2, #1
 8001202:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	689b      	ldr	r3, [r3, #8]
 800120c:	f003 0304 	and.w	r3, r3, #4
 8001210:	2b00      	cmp	r3, #0
 8001212:	f040 82ac 	bne.w	800176e <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	2b04      	cmp	r3, #4
 800121c:	d81c      	bhi.n	8001258 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	685a      	ldr	r2, [r3, #4]
 8001228:	4613      	mov	r3, r2
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	4413      	add	r3, r2
 800122e:	005b      	lsls	r3, r3, #1
 8001230:	461a      	mov	r2, r3
 8001232:	231f      	movs	r3, #31
 8001234:	4093      	lsls	r3, r2
 8001236:	43db      	mvns	r3, r3
 8001238:	4019      	ands	r1, r3
 800123a:	683b      	ldr	r3, [r7, #0]
 800123c:	6818      	ldr	r0, [r3, #0]
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685a      	ldr	r2, [r3, #4]
 8001242:	4613      	mov	r3, r2
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	4413      	add	r3, r2
 8001248:	005b      	lsls	r3, r3, #1
 800124a:	fa00 f203 	lsl.w	r2, r0, r3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	430a      	orrs	r2, r1
 8001254:	631a      	str	r2, [r3, #48]	@ 0x30
 8001256:	e063      	b.n	8001320 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	2b09      	cmp	r3, #9
 800125e:	d81e      	bhi.n	800129e <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	685a      	ldr	r2, [r3, #4]
 800126a:	4613      	mov	r3, r2
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	4413      	add	r3, r2
 8001270:	005b      	lsls	r3, r3, #1
 8001272:	3b1e      	subs	r3, #30
 8001274:	221f      	movs	r2, #31
 8001276:	fa02 f303 	lsl.w	r3, r2, r3
 800127a:	43db      	mvns	r3, r3
 800127c:	4019      	ands	r1, r3
 800127e:	683b      	ldr	r3, [r7, #0]
 8001280:	6818      	ldr	r0, [r3, #0]
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	685a      	ldr	r2, [r3, #4]
 8001286:	4613      	mov	r3, r2
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	4413      	add	r3, r2
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	3b1e      	subs	r3, #30
 8001290:	fa00 f203 	lsl.w	r2, r0, r3
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	430a      	orrs	r2, r1
 800129a:	635a      	str	r2, [r3, #52]	@ 0x34
 800129c:	e040      	b.n	8001320 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800129e:	683b      	ldr	r3, [r7, #0]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	2b0e      	cmp	r3, #14
 80012a4:	d81e      	bhi.n	80012e4 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	685a      	ldr	r2, [r3, #4]
 80012b0:	4613      	mov	r3, r2
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	4413      	add	r3, r2
 80012b6:	005b      	lsls	r3, r3, #1
 80012b8:	3b3c      	subs	r3, #60	@ 0x3c
 80012ba:	221f      	movs	r2, #31
 80012bc:	fa02 f303 	lsl.w	r3, r2, r3
 80012c0:	43db      	mvns	r3, r3
 80012c2:	4019      	ands	r1, r3
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	6818      	ldr	r0, [r3, #0]
 80012c8:	683b      	ldr	r3, [r7, #0]
 80012ca:	685a      	ldr	r2, [r3, #4]
 80012cc:	4613      	mov	r3, r2
 80012ce:	005b      	lsls	r3, r3, #1
 80012d0:	4413      	add	r3, r2
 80012d2:	005b      	lsls	r3, r3, #1
 80012d4:	3b3c      	subs	r3, #60	@ 0x3c
 80012d6:	fa00 f203 	lsl.w	r2, r0, r3
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	430a      	orrs	r2, r1
 80012e0:	639a      	str	r2, [r3, #56]	@ 0x38
 80012e2:	e01d      	b.n	8001320 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	685a      	ldr	r2, [r3, #4]
 80012ee:	4613      	mov	r3, r2
 80012f0:	005b      	lsls	r3, r3, #1
 80012f2:	4413      	add	r3, r2
 80012f4:	005b      	lsls	r3, r3, #1
 80012f6:	3b5a      	subs	r3, #90	@ 0x5a
 80012f8:	221f      	movs	r2, #31
 80012fa:	fa02 f303 	lsl.w	r3, r2, r3
 80012fe:	43db      	mvns	r3, r3
 8001300:	4019      	ands	r1, r3
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	6818      	ldr	r0, [r3, #0]
 8001306:	683b      	ldr	r3, [r7, #0]
 8001308:	685a      	ldr	r2, [r3, #4]
 800130a:	4613      	mov	r3, r2
 800130c:	005b      	lsls	r3, r3, #1
 800130e:	4413      	add	r3, r2
 8001310:	005b      	lsls	r3, r3, #1
 8001312:	3b5a      	subs	r3, #90	@ 0x5a
 8001314:	fa00 f203 	lsl.w	r2, r0, r3
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	430a      	orrs	r2, r1
 800131e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	f003 030c 	and.w	r3, r3, #12
 800132a:	2b00      	cmp	r3, #0
 800132c:	f040 80e5 	bne.w	80014fa <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	2b09      	cmp	r3, #9
 8001336:	d91c      	bls.n	8001372 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	6999      	ldr	r1, [r3, #24]
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	4613      	mov	r3, r2
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	4413      	add	r3, r2
 8001348:	3b1e      	subs	r3, #30
 800134a:	2207      	movs	r2, #7
 800134c:	fa02 f303 	lsl.w	r3, r2, r3
 8001350:	43db      	mvns	r3, r3
 8001352:	4019      	ands	r1, r3
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	6898      	ldr	r0, [r3, #8]
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	681a      	ldr	r2, [r3, #0]
 800135c:	4613      	mov	r3, r2
 800135e:	005b      	lsls	r3, r3, #1
 8001360:	4413      	add	r3, r2
 8001362:	3b1e      	subs	r3, #30
 8001364:	fa00 f203 	lsl.w	r2, r0, r3
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	430a      	orrs	r2, r1
 800136e:	619a      	str	r2, [r3, #24]
 8001370:	e019      	b.n	80013a6 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	6959      	ldr	r1, [r3, #20]
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	681a      	ldr	r2, [r3, #0]
 800137c:	4613      	mov	r3, r2
 800137e:	005b      	lsls	r3, r3, #1
 8001380:	4413      	add	r3, r2
 8001382:	2207      	movs	r2, #7
 8001384:	fa02 f303 	lsl.w	r3, r2, r3
 8001388:	43db      	mvns	r3, r3
 800138a:	4019      	ands	r1, r3
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	6898      	ldr	r0, [r3, #8]
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	681a      	ldr	r2, [r3, #0]
 8001394:	4613      	mov	r3, r2
 8001396:	005b      	lsls	r3, r3, #1
 8001398:	4413      	add	r3, r2
 800139a:	fa00 f203 	lsl.w	r2, r0, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	430a      	orrs	r2, r1
 80013a4:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	695a      	ldr	r2, [r3, #20]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	08db      	lsrs	r3, r3, #3
 80013b2:	f003 0303 	and.w	r3, r3, #3
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	fa02 f303 	lsl.w	r3, r2, r3
 80013bc:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 80013be:	683b      	ldr	r3, [r7, #0]
 80013c0:	691b      	ldr	r3, [r3, #16]
 80013c2:	3b01      	subs	r3, #1
 80013c4:	2b03      	cmp	r3, #3
 80013c6:	d84f      	bhi.n	8001468 <HAL_ADC_ConfigChannel+0x28c>
 80013c8:	a201      	add	r2, pc, #4	@ (adr r2, 80013d0 <HAL_ADC_ConfigChannel+0x1f4>)
 80013ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013ce:	bf00      	nop
 80013d0:	080013e1 	.word	0x080013e1
 80013d4:	08001403 	.word	0x08001403
 80013d8:	08001425 	.word	0x08001425
 80013dc:	08001447 	.word	0x08001447
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80013e6:	4b99      	ldr	r3, [pc, #612]	@ (800164c <HAL_ADC_ConfigChannel+0x470>)
 80013e8:	4013      	ands	r3, r2
 80013ea:	683a      	ldr	r2, [r7, #0]
 80013ec:	6812      	ldr	r2, [r2, #0]
 80013ee:	0691      	lsls	r1, r2, #26
 80013f0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80013f2:	430a      	orrs	r2, r1
 80013f4:	431a      	orrs	r2, r3
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80013fe:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001400:	e07b      	b.n	80014fa <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001408:	4b90      	ldr	r3, [pc, #576]	@ (800164c <HAL_ADC_ConfigChannel+0x470>)
 800140a:	4013      	ands	r3, r2
 800140c:	683a      	ldr	r2, [r7, #0]
 800140e:	6812      	ldr	r2, [r2, #0]
 8001410:	0691      	lsls	r1, r2, #26
 8001412:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001414:	430a      	orrs	r2, r1
 8001416:	431a      	orrs	r2, r3
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001420:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001422:	e06a      	b.n	80014fa <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800142a:	4b88      	ldr	r3, [pc, #544]	@ (800164c <HAL_ADC_ConfigChannel+0x470>)
 800142c:	4013      	ands	r3, r2
 800142e:	683a      	ldr	r2, [r7, #0]
 8001430:	6812      	ldr	r2, [r2, #0]
 8001432:	0691      	lsls	r1, r2, #26
 8001434:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001436:	430a      	orrs	r2, r1
 8001438:	431a      	orrs	r2, r3
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	681b      	ldr	r3, [r3, #0]
 800143e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001442:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001444:	e059      	b.n	80014fa <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800144c:	4b7f      	ldr	r3, [pc, #508]	@ (800164c <HAL_ADC_ConfigChannel+0x470>)
 800144e:	4013      	ands	r3, r2
 8001450:	683a      	ldr	r2, [r7, #0]
 8001452:	6812      	ldr	r2, [r2, #0]
 8001454:	0691      	lsls	r1, r2, #26
 8001456:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001458:	430a      	orrs	r2, r1
 800145a:	431a      	orrs	r2, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	681b      	ldr	r3, [r3, #0]
 8001460:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001464:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001466:	e048      	b.n	80014fa <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800146e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001472:	683b      	ldr	r3, [r7, #0]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	069b      	lsls	r3, r3, #26
 8001478:	429a      	cmp	r2, r3
 800147a:	d107      	bne.n	800148c <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800148a:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001492:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001496:	683b      	ldr	r3, [r7, #0]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	069b      	lsls	r3, r3, #26
 800149c:	429a      	cmp	r2, r3
 800149e:	d107      	bne.n	80014b0 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80014ae:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80014b6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	069b      	lsls	r3, r3, #26
 80014c0:	429a      	cmp	r2, r3
 80014c2:	d107      	bne.n	80014d4 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80014d2:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80014da:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80014de:	683b      	ldr	r3, [r7, #0]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	069b      	lsls	r3, r3, #26
 80014e4:	429a      	cmp	r2, r3
 80014e6:	d107      	bne.n	80014f8 <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 80014f6:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 80014f8:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	689b      	ldr	r3, [r3, #8]
 8001500:	f003 0303 	and.w	r3, r3, #3
 8001504:	2b01      	cmp	r3, #1
 8001506:	d108      	bne.n	800151a <HAL_ADC_ConfigChannel+0x33e>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 0301 	and.w	r3, r3, #1
 8001512:	2b01      	cmp	r3, #1
 8001514:	d101      	bne.n	800151a <HAL_ADC_ConfigChannel+0x33e>
 8001516:	2301      	movs	r3, #1
 8001518:	e000      	b.n	800151c <HAL_ADC_ConfigChannel+0x340>
 800151a:	2300      	movs	r3, #0
 800151c:	2b00      	cmp	r3, #0
 800151e:	f040 8131 	bne.w	8001784 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001522:	683b      	ldr	r3, [r7, #0]
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	2b01      	cmp	r3, #1
 8001528:	d00f      	beq.n	800154a <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	2201      	movs	r2, #1
 8001538:	fa02 f303 	lsl.w	r3, r2, r3
 800153c:	43da      	mvns	r2, r3
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	400a      	ands	r2, r1
 8001544:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 8001548:	e049      	b.n	80015de <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2201      	movs	r2, #1
 8001558:	409a      	lsls	r2, r3
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	430a      	orrs	r2, r1
 8001560:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2b09      	cmp	r3, #9
 800156a:	d91c      	bls.n	80015a6 <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	6999      	ldr	r1, [r3, #24]
 8001572:	683b      	ldr	r3, [r7, #0]
 8001574:	681a      	ldr	r2, [r3, #0]
 8001576:	4613      	mov	r3, r2
 8001578:	005b      	lsls	r3, r3, #1
 800157a:	4413      	add	r3, r2
 800157c:	3b1b      	subs	r3, #27
 800157e:	2207      	movs	r2, #7
 8001580:	fa02 f303 	lsl.w	r3, r2, r3
 8001584:	43db      	mvns	r3, r3
 8001586:	4019      	ands	r1, r3
 8001588:	683b      	ldr	r3, [r7, #0]
 800158a:	6898      	ldr	r0, [r3, #8]
 800158c:	683b      	ldr	r3, [r7, #0]
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	4613      	mov	r3, r2
 8001592:	005b      	lsls	r3, r3, #1
 8001594:	4413      	add	r3, r2
 8001596:	3b1b      	subs	r3, #27
 8001598:	fa00 f203 	lsl.w	r2, r0, r3
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	430a      	orrs	r2, r1
 80015a2:	619a      	str	r2, [r3, #24]
 80015a4:	e01b      	b.n	80015de <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	6959      	ldr	r1, [r3, #20]
 80015ac:	683b      	ldr	r3, [r7, #0]
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	1c5a      	adds	r2, r3, #1
 80015b2:	4613      	mov	r3, r2
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	4413      	add	r3, r2
 80015b8:	2207      	movs	r2, #7
 80015ba:	fa02 f303 	lsl.w	r3, r2, r3
 80015be:	43db      	mvns	r3, r3
 80015c0:	4019      	ands	r1, r3
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	6898      	ldr	r0, [r3, #8]
 80015c6:	683b      	ldr	r3, [r7, #0]
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	1c5a      	adds	r2, r3, #1
 80015cc:	4613      	mov	r3, r2
 80015ce:	005b      	lsls	r3, r3, #1
 80015d0:	4413      	add	r3, r2
 80015d2:	fa00 f203 	lsl.w	r2, r0, r3
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	430a      	orrs	r2, r1
 80015dc:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80015e6:	d004      	beq.n	80015f2 <HAL_ADC_ConfigChannel+0x416>
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	4a18      	ldr	r2, [pc, #96]	@ (8001650 <HAL_ADC_ConfigChannel+0x474>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d101      	bne.n	80015f6 <HAL_ADC_ConfigChannel+0x41a>
 80015f2:	4b18      	ldr	r3, [pc, #96]	@ (8001654 <HAL_ADC_ConfigChannel+0x478>)
 80015f4:	e000      	b.n	80015f8 <HAL_ADC_ConfigChannel+0x41c>
 80015f6:	4b18      	ldr	r3, [pc, #96]	@ (8001658 <HAL_ADC_ConfigChannel+0x47c>)
 80015f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80015fa:	683b      	ldr	r3, [r7, #0]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	2b10      	cmp	r3, #16
 8001600:	d105      	bne.n	800160e <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001602:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800160a:	2b00      	cmp	r3, #0
 800160c:	d015      	beq.n	800163a <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001612:	2b11      	cmp	r3, #17
 8001614:	d105      	bne.n	8001622 <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001616:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800161e:	2b00      	cmp	r3, #0
 8001620:	d00b      	beq.n	800163a <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8001626:	2b12      	cmp	r3, #18
 8001628:	f040 80ac 	bne.w	8001784 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800162c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001634:	2b00      	cmp	r3, #0
 8001636:	f040 80a5 	bne.w	8001784 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001642:	d10b      	bne.n	800165c <HAL_ADC_ConfigChannel+0x480>
 8001644:	4b02      	ldr	r3, [pc, #8]	@ (8001650 <HAL_ADC_ConfigChannel+0x474>)
 8001646:	60fb      	str	r3, [r7, #12]
 8001648:	e023      	b.n	8001692 <HAL_ADC_ConfigChannel+0x4b6>
 800164a:	bf00      	nop
 800164c:	83fff000 	.word	0x83fff000
 8001650:	50000100 	.word	0x50000100
 8001654:	50000300 	.word	0x50000300
 8001658:	50000700 	.word	0x50000700
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a4e      	ldr	r2, [pc, #312]	@ (800179c <HAL_ADC_ConfigChannel+0x5c0>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d103      	bne.n	800166e <HAL_ADC_ConfigChannel+0x492>
 8001666:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800166a:	60fb      	str	r3, [r7, #12]
 800166c:	e011      	b.n	8001692 <HAL_ADC_ConfigChannel+0x4b6>
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	4a4b      	ldr	r2, [pc, #300]	@ (80017a0 <HAL_ADC_ConfigChannel+0x5c4>)
 8001674:	4293      	cmp	r3, r2
 8001676:	d102      	bne.n	800167e <HAL_ADC_ConfigChannel+0x4a2>
 8001678:	4b4a      	ldr	r3, [pc, #296]	@ (80017a4 <HAL_ADC_ConfigChannel+0x5c8>)
 800167a:	60fb      	str	r3, [r7, #12]
 800167c:	e009      	b.n	8001692 <HAL_ADC_ConfigChannel+0x4b6>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	4a48      	ldr	r2, [pc, #288]	@ (80017a4 <HAL_ADC_ConfigChannel+0x5c8>)
 8001684:	4293      	cmp	r3, r2
 8001686:	d102      	bne.n	800168e <HAL_ADC_ConfigChannel+0x4b2>
 8001688:	4b45      	ldr	r3, [pc, #276]	@ (80017a0 <HAL_ADC_ConfigChannel+0x5c4>)
 800168a:	60fb      	str	r3, [r7, #12]
 800168c:	e001      	b.n	8001692 <HAL_ADC_ConfigChannel+0x4b6>
 800168e:	2300      	movs	r3, #0
 8001690:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	689b      	ldr	r3, [r3, #8]
 8001698:	f003 0303 	and.w	r3, r3, #3
 800169c:	2b01      	cmp	r3, #1
 800169e:	d108      	bne.n	80016b2 <HAL_ADC_ConfigChannel+0x4d6>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	f003 0301 	and.w	r3, r3, #1
 80016aa:	2b01      	cmp	r3, #1
 80016ac:	d101      	bne.n	80016b2 <HAL_ADC_ConfigChannel+0x4d6>
 80016ae:	2301      	movs	r3, #1
 80016b0:	e000      	b.n	80016b4 <HAL_ADC_ConfigChannel+0x4d8>
 80016b2:	2300      	movs	r3, #0
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d150      	bne.n	800175a <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80016b8:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d010      	beq.n	80016e0 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	f003 0303 	and.w	r3, r3, #3
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d107      	bne.n	80016da <HAL_ADC_ConfigChannel+0x4fe>
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	f003 0301 	and.w	r3, r3, #1
 80016d2:	2b01      	cmp	r3, #1
 80016d4:	d101      	bne.n	80016da <HAL_ADC_ConfigChannel+0x4fe>
 80016d6:	2301      	movs	r3, #1
 80016d8:	e000      	b.n	80016dc <HAL_ADC_ConfigChannel+0x500>
 80016da:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d13c      	bne.n	800175a <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80016e0:	683b      	ldr	r3, [r7, #0]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2b10      	cmp	r3, #16
 80016e6:	d11d      	bne.n	8001724 <HAL_ADC_ConfigChannel+0x548>
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80016f0:	d118      	bne.n	8001724 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 80016f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80016f4:	689b      	ldr	r3, [r3, #8]
 80016f6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80016fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80016fc:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80016fe:	4b2a      	ldr	r3, [pc, #168]	@ (80017a8 <HAL_ADC_ConfigChannel+0x5cc>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	4a2a      	ldr	r2, [pc, #168]	@ (80017ac <HAL_ADC_ConfigChannel+0x5d0>)
 8001704:	fba2 2303 	umull	r2, r3, r2, r3
 8001708:	0c9a      	lsrs	r2, r3, #18
 800170a:	4613      	mov	r3, r2
 800170c:	009b      	lsls	r3, r3, #2
 800170e:	4413      	add	r3, r2
 8001710:	005b      	lsls	r3, r3, #1
 8001712:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001714:	e002      	b.n	800171c <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	3b01      	subs	r3, #1
 800171a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800171c:	68bb      	ldr	r3, [r7, #8]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d1f9      	bne.n	8001716 <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001722:	e02e      	b.n	8001782 <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2b11      	cmp	r3, #17
 800172a:	d10b      	bne.n	8001744 <HAL_ADC_ConfigChannel+0x568>
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001734:	d106      	bne.n	8001744 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001736:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 800173e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001740:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001742:	e01e      	b.n	8001782 <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2b12      	cmp	r3, #18
 800174a:	d11a      	bne.n	8001782 <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800174c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001754:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001756:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001758:	e013      	b.n	8001782 <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175e:	f043 0220 	orr.w	r2, r3, #32
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 8001766:	2301      	movs	r3, #1
 8001768:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800176c:	e00a      	b.n	8001784 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001772:	f043 0220 	orr.w	r2, r3, #32
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001780:	e000      	b.n	8001784 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001782:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800178c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001790:	4618      	mov	r0, r3
 8001792:	376c      	adds	r7, #108	@ 0x6c
 8001794:	46bd      	mov	sp, r7
 8001796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179a:	4770      	bx	lr
 800179c:	50000100 	.word	0x50000100
 80017a0:	50000400 	.word	0x50000400
 80017a4:	50000500 	.word	0x50000500
 80017a8:	20000000 	.word	0x20000000
 80017ac:	431bde83 	.word	0x431bde83

080017b0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80017b0:	b480      	push	{r7}
 80017b2:	b099      	sub	sp, #100	@ 0x64
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
 80017b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80017ba:	2300      	movs	r3, #0
 80017bc:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80017c8:	d102      	bne.n	80017d0 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80017ca:	4b6d      	ldr	r3, [pc, #436]	@ (8001980 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80017cc:	60bb      	str	r3, [r7, #8]
 80017ce:	e01a      	b.n	8001806 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a6a      	ldr	r2, [pc, #424]	@ (8001980 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80017d6:	4293      	cmp	r3, r2
 80017d8:	d103      	bne.n	80017e2 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80017da:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80017de:	60bb      	str	r3, [r7, #8]
 80017e0:	e011      	b.n	8001806 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	4a67      	ldr	r2, [pc, #412]	@ (8001984 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80017e8:	4293      	cmp	r3, r2
 80017ea:	d102      	bne.n	80017f2 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80017ec:	4b66      	ldr	r3, [pc, #408]	@ (8001988 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80017ee:	60bb      	str	r3, [r7, #8]
 80017f0:	e009      	b.n	8001806 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a64      	ldr	r2, [pc, #400]	@ (8001988 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d102      	bne.n	8001802 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80017fc:	4b61      	ldr	r3, [pc, #388]	@ (8001984 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80017fe:	60bb      	str	r3, [r7, #8]
 8001800:	e001      	b.n	8001806 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001802:	2300      	movs	r3, #0
 8001804:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8001806:	68bb      	ldr	r3, [r7, #8]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d101      	bne.n	8001810 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	e0b0      	b.n	8001972 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001816:	2b01      	cmp	r3, #1
 8001818:	d101      	bne.n	800181e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800181a:	2302      	movs	r3, #2
 800181c:	e0a9      	b.n	8001972 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	2201      	movs	r2, #1
 8001822:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	f003 0304 	and.w	r3, r3, #4
 8001830:	2b00      	cmp	r3, #0
 8001832:	f040 808d 	bne.w	8001950 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	689b      	ldr	r3, [r3, #8]
 800183a:	f003 0304 	and.w	r3, r3, #4
 800183e:	2b00      	cmp	r3, #0
 8001840:	f040 8086 	bne.w	8001950 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800184c:	d004      	beq.n	8001858 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4a4b      	ldr	r2, [pc, #300]	@ (8001980 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001854:	4293      	cmp	r3, r2
 8001856:	d101      	bne.n	800185c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8001858:	4b4c      	ldr	r3, [pc, #304]	@ (800198c <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 800185a:	e000      	b.n	800185e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800185c:	4b4c      	ldr	r3, [pc, #304]	@ (8001990 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800185e:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d040      	beq.n	80018ea <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001868:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800186a:	689b      	ldr	r3, [r3, #8]
 800186c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001870:	683b      	ldr	r3, [r7, #0]
 8001872:	6859      	ldr	r1, [r3, #4]
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800187a:	035b      	lsls	r3, r3, #13
 800187c:	430b      	orrs	r3, r1
 800187e:	431a      	orrs	r2, r3
 8001880:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001882:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	f003 0303 	and.w	r3, r3, #3
 800188e:	2b01      	cmp	r3, #1
 8001890:	d108      	bne.n	80018a4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	f003 0301 	and.w	r3, r3, #1
 800189c:	2b01      	cmp	r3, #1
 800189e:	d101      	bne.n	80018a4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80018a0:	2301      	movs	r3, #1
 80018a2:	e000      	b.n	80018a6 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80018a4:	2300      	movs	r3, #0
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d15c      	bne.n	8001964 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	689b      	ldr	r3, [r3, #8]
 80018ae:	f003 0303 	and.w	r3, r3, #3
 80018b2:	2b01      	cmp	r3, #1
 80018b4:	d107      	bne.n	80018c6 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80018b6:	68bb      	ldr	r3, [r7, #8]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d101      	bne.n	80018c6 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80018c2:	2301      	movs	r3, #1
 80018c4:	e000      	b.n	80018c8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80018c6:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d14b      	bne.n	8001964 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80018cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80018ce:	689b      	ldr	r3, [r3, #8]
 80018d0:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80018d4:	f023 030f 	bic.w	r3, r3, #15
 80018d8:	683a      	ldr	r2, [r7, #0]
 80018da:	6811      	ldr	r1, [r2, #0]
 80018dc:	683a      	ldr	r2, [r7, #0]
 80018de:	6892      	ldr	r2, [r2, #8]
 80018e0:	430a      	orrs	r2, r1
 80018e2:	431a      	orrs	r2, r3
 80018e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80018e6:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80018e8:	e03c      	b.n	8001964 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80018ea:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80018f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80018f4:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	f003 0303 	and.w	r3, r3, #3
 8001900:	2b01      	cmp	r3, #1
 8001902:	d108      	bne.n	8001916 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 0301 	and.w	r3, r3, #1
 800190e:	2b01      	cmp	r3, #1
 8001910:	d101      	bne.n	8001916 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001912:	2301      	movs	r3, #1
 8001914:	e000      	b.n	8001918 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8001916:	2300      	movs	r3, #0
 8001918:	2b00      	cmp	r3, #0
 800191a:	d123      	bne.n	8001964 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f003 0303 	and.w	r3, r3, #3
 8001924:	2b01      	cmp	r3, #1
 8001926:	d107      	bne.n	8001938 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001928:	68bb      	ldr	r3, [r7, #8]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	f003 0301 	and.w	r3, r3, #1
 8001930:	2b01      	cmp	r3, #1
 8001932:	d101      	bne.n	8001938 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8001934:	2301      	movs	r3, #1
 8001936:	e000      	b.n	800193a <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8001938:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800193a:	2b00      	cmp	r3, #0
 800193c:	d112      	bne.n	8001964 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800193e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001946:	f023 030f 	bic.w	r3, r3, #15
 800194a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800194c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800194e:	e009      	b.n	8001964 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001954:	f043 0220 	orr.w	r2, r3, #32
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8001962:	e000      	b.n	8001966 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001964:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	2200      	movs	r2, #0
 800196a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800196e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 8001972:	4618      	mov	r0, r3
 8001974:	3764      	adds	r7, #100	@ 0x64
 8001976:	46bd      	mov	sp, r7
 8001978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197c:	4770      	bx	lr
 800197e:	bf00      	nop
 8001980:	50000100 	.word	0x50000100
 8001984:	50000400 	.word	0x50000400
 8001988:	50000500 	.word	0x50000500
 800198c:	50000300 	.word	0x50000300
 8001990:	50000700 	.word	0x50000700

08001994 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800199c:	2300      	movs	r3, #0
 800199e:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	f003 0303 	and.w	r3, r3, #3
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d108      	bne.n	80019c0 <ADC_Enable+0x2c>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	f003 0301 	and.w	r3, r3, #1
 80019b8:	2b01      	cmp	r3, #1
 80019ba:	d101      	bne.n	80019c0 <ADC_Enable+0x2c>
 80019bc:	2301      	movs	r3, #1
 80019be:	e000      	b.n	80019c2 <ADC_Enable+0x2e>
 80019c0:	2300      	movs	r3, #0
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d143      	bne.n	8001a4e <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	689a      	ldr	r2, [r3, #8]
 80019cc:	4b22      	ldr	r3, [pc, #136]	@ (8001a58 <ADC_Enable+0xc4>)
 80019ce:	4013      	ands	r3, r2
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d00d      	beq.n	80019f0 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d8:	f043 0210 	orr.w	r2, r3, #16
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019e4:	f043 0201 	orr.w	r2, r3, #1
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 80019ec:	2301      	movs	r3, #1
 80019ee:	e02f      	b.n	8001a50 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	689a      	ldr	r2, [r3, #8]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f042 0201 	orr.w	r2, r2, #1
 80019fe:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001a00:	f7fe ff9c 	bl	800093c <HAL_GetTick>
 8001a04:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001a06:	e01b      	b.n	8001a40 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001a08:	f7fe ff98 	bl	800093c <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d914      	bls.n	8001a40 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0301 	and.w	r3, r3, #1
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d00d      	beq.n	8001a40 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a28:	f043 0210 	orr.w	r2, r3, #16
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a34:	f043 0201 	orr.w	r2, r3, #1
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	e007      	b.n	8001a50 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0301 	and.w	r3, r3, #1
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d1dc      	bne.n	8001a08 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001a4e:	2300      	movs	r3, #0
}
 8001a50:	4618      	mov	r0, r3
 8001a52:	3710      	adds	r7, #16
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	8000003f 	.word	0x8000003f

08001a5c <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001a64:	2300      	movs	r3, #0
 8001a66:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f003 0303 	and.w	r3, r3, #3
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d108      	bne.n	8001a88 <ADC_Disable+0x2c>
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	f003 0301 	and.w	r3, r3, #1
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d101      	bne.n	8001a88 <ADC_Disable+0x2c>
 8001a84:	2301      	movs	r3, #1
 8001a86:	e000      	b.n	8001a8a <ADC_Disable+0x2e>
 8001a88:	2300      	movs	r3, #0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d047      	beq.n	8001b1e <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	689b      	ldr	r3, [r3, #8]
 8001a94:	f003 030d 	and.w	r3, r3, #13
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d10f      	bne.n	8001abc <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	689a      	ldr	r2, [r3, #8]
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f042 0202 	orr.w	r2, r2, #2
 8001aaa:	609a      	str	r2, [r3, #8]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2203      	movs	r2, #3
 8001ab2:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001ab4:	f7fe ff42 	bl	800093c <HAL_GetTick>
 8001ab8:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001aba:	e029      	b.n	8001b10 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac0:	f043 0210 	orr.w	r2, r3, #16
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001acc:	f043 0201 	orr.w	r2, r3, #1
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8001ad4:	2301      	movs	r3, #1
 8001ad6:	e023      	b.n	8001b20 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001ad8:	f7fe ff30 	bl	800093c <HAL_GetTick>
 8001adc:	4602      	mov	r2, r0
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d914      	bls.n	8001b10 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	f003 0301 	and.w	r3, r3, #1
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d10d      	bne.n	8001b10 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af8:	f043 0210 	orr.w	r2, r3, #16
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b04:	f043 0201 	orr.w	r2, r3, #1
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	e007      	b.n	8001b20 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	689b      	ldr	r3, [r3, #8]
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	2b01      	cmp	r3, #1
 8001b1c:	d0dc      	beq.n	8001ad8 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001b1e:	2300      	movs	r3, #0
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3710      	adds	r7, #16
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}

08001b28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	f003 0307 	and.w	r3, r3, #7
 8001b36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b38:	4b0c      	ldr	r3, [pc, #48]	@ (8001b6c <__NVIC_SetPriorityGrouping+0x44>)
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b3e:	68ba      	ldr	r2, [r7, #8]
 8001b40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b44:	4013      	ands	r3, r2
 8001b46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b5a:	4a04      	ldr	r2, [pc, #16]	@ (8001b6c <__NVIC_SetPriorityGrouping+0x44>)
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	60d3      	str	r3, [r2, #12]
}
 8001b60:	bf00      	nop
 8001b62:	3714      	adds	r7, #20
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr
 8001b6c:	e000ed00 	.word	0xe000ed00

08001b70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b74:	4b04      	ldr	r3, [pc, #16]	@ (8001b88 <__NVIC_GetPriorityGrouping+0x18>)
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	0a1b      	lsrs	r3, r3, #8
 8001b7a:	f003 0307 	and.w	r3, r3, #7
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	e000ed00 	.word	0xe000ed00

08001b8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4603      	mov	r3, r0
 8001b94:	6039      	str	r1, [r7, #0]
 8001b96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	db0a      	blt.n	8001bb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	b2da      	uxtb	r2, r3
 8001ba4:	490c      	ldr	r1, [pc, #48]	@ (8001bd8 <__NVIC_SetPriority+0x4c>)
 8001ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001baa:	0112      	lsls	r2, r2, #4
 8001bac:	b2d2      	uxtb	r2, r2
 8001bae:	440b      	add	r3, r1
 8001bb0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bb4:	e00a      	b.n	8001bcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	b2da      	uxtb	r2, r3
 8001bba:	4908      	ldr	r1, [pc, #32]	@ (8001bdc <__NVIC_SetPriority+0x50>)
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	f003 030f 	and.w	r3, r3, #15
 8001bc2:	3b04      	subs	r3, #4
 8001bc4:	0112      	lsls	r2, r2, #4
 8001bc6:	b2d2      	uxtb	r2, r2
 8001bc8:	440b      	add	r3, r1
 8001bca:	761a      	strb	r2, [r3, #24]
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	e000e100 	.word	0xe000e100
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b089      	sub	sp, #36	@ 0x24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	f1c3 0307 	rsb	r3, r3, #7
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	bf28      	it	cs
 8001bfe:	2304      	movcs	r3, #4
 8001c00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	3304      	adds	r3, #4
 8001c06:	2b06      	cmp	r3, #6
 8001c08:	d902      	bls.n	8001c10 <NVIC_EncodePriority+0x30>
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	3b03      	subs	r3, #3
 8001c0e:	e000      	b.n	8001c12 <NVIC_EncodePriority+0x32>
 8001c10:	2300      	movs	r3, #0
 8001c12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c14:	f04f 32ff 	mov.w	r2, #4294967295
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1e:	43da      	mvns	r2, r3
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	401a      	ands	r2, r3
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c28:	f04f 31ff 	mov.w	r1, #4294967295
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c32:	43d9      	mvns	r1, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c38:	4313      	orrs	r3, r2
         );
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3724      	adds	r7, #36	@ 0x24
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
	...

08001c48 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	3b01      	subs	r3, #1
 8001c54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c58:	d301      	bcc.n	8001c5e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e00f      	b.n	8001c7e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c5e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c88 <SysTick_Config+0x40>)
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	3b01      	subs	r3, #1
 8001c64:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c66:	210f      	movs	r1, #15
 8001c68:	f04f 30ff 	mov.w	r0, #4294967295
 8001c6c:	f7ff ff8e 	bl	8001b8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c70:	4b05      	ldr	r3, [pc, #20]	@ (8001c88 <SysTick_Config+0x40>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c76:	4b04      	ldr	r3, [pc, #16]	@ (8001c88 <SysTick_Config+0x40>)
 8001c78:	2207      	movs	r2, #7
 8001c7a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c7c:	2300      	movs	r3, #0
}
 8001c7e:	4618      	mov	r0, r3
 8001c80:	3708      	adds	r7, #8
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	e000e010 	.word	0xe000e010

08001c8c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b082      	sub	sp, #8
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f7ff ff47 	bl	8001b28 <__NVIC_SetPriorityGrouping>
}
 8001c9a:	bf00      	nop
 8001c9c:	3708      	adds	r7, #8
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	b086      	sub	sp, #24
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	4603      	mov	r3, r0
 8001caa:	60b9      	str	r1, [r7, #8]
 8001cac:	607a      	str	r2, [r7, #4]
 8001cae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cb4:	f7ff ff5c 	bl	8001b70 <__NVIC_GetPriorityGrouping>
 8001cb8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	68b9      	ldr	r1, [r7, #8]
 8001cbe:	6978      	ldr	r0, [r7, #20]
 8001cc0:	f7ff ff8e 	bl	8001be0 <NVIC_EncodePriority>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cca:	4611      	mov	r1, r2
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff ff5d 	bl	8001b8c <__NVIC_SetPriority>
}
 8001cd2:	bf00      	nop
 8001cd4:	3718      	adds	r7, #24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b082      	sub	sp, #8
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7ff ffb0 	bl	8001c48 <SysTick_Config>
 8001ce8:	4603      	mov	r3, r0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
	...

08001cf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b087      	sub	sp, #28
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d02:	e160      	b.n	8001fc6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	2101      	movs	r1, #1
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d10:	4013      	ands	r3, r2
 8001d12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	f000 8152 	beq.w	8001fc0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d005      	beq.n	8001d34 <HAL_GPIO_Init+0x40>
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f003 0303 	and.w	r3, r3, #3
 8001d30:	2b02      	cmp	r3, #2
 8001d32:	d130      	bne.n	8001d96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	2203      	movs	r2, #3
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	43db      	mvns	r3, r3
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	4013      	ands	r3, r2
 8001d4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	68da      	ldr	r2, [r3, #12]
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	43db      	mvns	r3, r3
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	4013      	ands	r3, r2
 8001d78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	091b      	lsrs	r3, r3, #4
 8001d80:	f003 0201 	and.w	r2, r3, #1
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f003 0303 	and.w	r3, r3, #3
 8001d9e:	2b03      	cmp	r3, #3
 8001da0:	d017      	beq.n	8001dd2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	2203      	movs	r2, #3
 8001dae:	fa02 f303 	lsl.w	r3, r2, r3
 8001db2:	43db      	mvns	r3, r3
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	4013      	ands	r3, r2
 8001db8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	689a      	ldr	r2, [r3, #8]
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	005b      	lsls	r3, r3, #1
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f003 0303 	and.w	r3, r3, #3
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d123      	bne.n	8001e26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	08da      	lsrs	r2, r3, #3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	3208      	adds	r2, #8
 8001de6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	220f      	movs	r2, #15
 8001df6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfa:	43db      	mvns	r3, r3
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	4013      	ands	r3, r2
 8001e00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	691a      	ldr	r2, [r3, #16]
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	f003 0307 	and.w	r3, r3, #7
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	08da      	lsrs	r2, r3, #3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	3208      	adds	r2, #8
 8001e20:	6939      	ldr	r1, [r7, #16]
 8001e22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	2203      	movs	r2, #3
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	43db      	mvns	r3, r3
 8001e38:	693a      	ldr	r2, [r7, #16]
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f003 0203 	and.w	r2, r3, #3
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	f000 80ac 	beq.w	8001fc0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e68:	4b5e      	ldr	r3, [pc, #376]	@ (8001fe4 <HAL_GPIO_Init+0x2f0>)
 8001e6a:	699b      	ldr	r3, [r3, #24]
 8001e6c:	4a5d      	ldr	r2, [pc, #372]	@ (8001fe4 <HAL_GPIO_Init+0x2f0>)
 8001e6e:	f043 0301 	orr.w	r3, r3, #1
 8001e72:	6193      	str	r3, [r2, #24]
 8001e74:	4b5b      	ldr	r3, [pc, #364]	@ (8001fe4 <HAL_GPIO_Init+0x2f0>)
 8001e76:	699b      	ldr	r3, [r3, #24]
 8001e78:	f003 0301 	and.w	r3, r3, #1
 8001e7c:	60bb      	str	r3, [r7, #8]
 8001e7e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e80:	4a59      	ldr	r2, [pc, #356]	@ (8001fe8 <HAL_GPIO_Init+0x2f4>)
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	089b      	lsrs	r3, r3, #2
 8001e86:	3302      	adds	r3, #2
 8001e88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	f003 0303 	and.w	r3, r3, #3
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	220f      	movs	r2, #15
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	43db      	mvns	r3, r3
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001eaa:	d025      	beq.n	8001ef8 <HAL_GPIO_Init+0x204>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4a4f      	ldr	r2, [pc, #316]	@ (8001fec <HAL_GPIO_Init+0x2f8>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d01f      	beq.n	8001ef4 <HAL_GPIO_Init+0x200>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4a4e      	ldr	r2, [pc, #312]	@ (8001ff0 <HAL_GPIO_Init+0x2fc>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d019      	beq.n	8001ef0 <HAL_GPIO_Init+0x1fc>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4a4d      	ldr	r2, [pc, #308]	@ (8001ff4 <HAL_GPIO_Init+0x300>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d013      	beq.n	8001eec <HAL_GPIO_Init+0x1f8>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a4c      	ldr	r2, [pc, #304]	@ (8001ff8 <HAL_GPIO_Init+0x304>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d00d      	beq.n	8001ee8 <HAL_GPIO_Init+0x1f4>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	4a4b      	ldr	r2, [pc, #300]	@ (8001ffc <HAL_GPIO_Init+0x308>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d007      	beq.n	8001ee4 <HAL_GPIO_Init+0x1f0>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4a4a      	ldr	r2, [pc, #296]	@ (8002000 <HAL_GPIO_Init+0x30c>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d101      	bne.n	8001ee0 <HAL_GPIO_Init+0x1ec>
 8001edc:	2306      	movs	r3, #6
 8001ede:	e00c      	b.n	8001efa <HAL_GPIO_Init+0x206>
 8001ee0:	2307      	movs	r3, #7
 8001ee2:	e00a      	b.n	8001efa <HAL_GPIO_Init+0x206>
 8001ee4:	2305      	movs	r3, #5
 8001ee6:	e008      	b.n	8001efa <HAL_GPIO_Init+0x206>
 8001ee8:	2304      	movs	r3, #4
 8001eea:	e006      	b.n	8001efa <HAL_GPIO_Init+0x206>
 8001eec:	2303      	movs	r3, #3
 8001eee:	e004      	b.n	8001efa <HAL_GPIO_Init+0x206>
 8001ef0:	2302      	movs	r3, #2
 8001ef2:	e002      	b.n	8001efa <HAL_GPIO_Init+0x206>
 8001ef4:	2301      	movs	r3, #1
 8001ef6:	e000      	b.n	8001efa <HAL_GPIO_Init+0x206>
 8001ef8:	2300      	movs	r3, #0
 8001efa:	697a      	ldr	r2, [r7, #20]
 8001efc:	f002 0203 	and.w	r2, r2, #3
 8001f00:	0092      	lsls	r2, r2, #2
 8001f02:	4093      	lsls	r3, r2
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	4313      	orrs	r3, r2
 8001f08:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001f0a:	4937      	ldr	r1, [pc, #220]	@ (8001fe8 <HAL_GPIO_Init+0x2f4>)
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	089b      	lsrs	r3, r3, #2
 8001f10:	3302      	adds	r3, #2
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f18:	4b3a      	ldr	r3, [pc, #232]	@ (8002004 <HAL_GPIO_Init+0x310>)
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	43db      	mvns	r3, r3
 8001f22:	693a      	ldr	r2, [r7, #16]
 8001f24:	4013      	ands	r3, r2
 8001f26:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	685b      	ldr	r3, [r3, #4]
 8001f2c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d003      	beq.n	8001f3c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001f34:	693a      	ldr	r2, [r7, #16]
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001f3c:	4a31      	ldr	r2, [pc, #196]	@ (8002004 <HAL_GPIO_Init+0x310>)
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f42:	4b30      	ldr	r3, [pc, #192]	@ (8002004 <HAL_GPIO_Init+0x310>)
 8001f44:	68db      	ldr	r3, [r3, #12]
 8001f46:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	43db      	mvns	r3, r3
 8001f4c:	693a      	ldr	r2, [r7, #16]
 8001f4e:	4013      	ands	r3, r2
 8001f50:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d003      	beq.n	8001f66 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001f5e:	693a      	ldr	r2, [r7, #16]
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	4313      	orrs	r3, r2
 8001f64:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001f66:	4a27      	ldr	r2, [pc, #156]	@ (8002004 <HAL_GPIO_Init+0x310>)
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f6c:	4b25      	ldr	r3, [pc, #148]	@ (8002004 <HAL_GPIO_Init+0x310>)
 8001f6e:	685b      	ldr	r3, [r3, #4]
 8001f70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	43db      	mvns	r3, r3
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	4013      	ands	r3, r2
 8001f7a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d003      	beq.n	8001f90 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001f88:	693a      	ldr	r2, [r7, #16]
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001f90:	4a1c      	ldr	r2, [pc, #112]	@ (8002004 <HAL_GPIO_Init+0x310>)
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f96:	4b1b      	ldr	r3, [pc, #108]	@ (8002004 <HAL_GPIO_Init+0x310>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	43db      	mvns	r3, r3
 8001fa0:	693a      	ldr	r2, [r7, #16]
 8001fa2:	4013      	ands	r3, r2
 8001fa4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d003      	beq.n	8001fba <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001fba:	4a12      	ldr	r2, [pc, #72]	@ (8002004 <HAL_GPIO_Init+0x310>)
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	697b      	ldr	r3, [r7, #20]
 8001fcc:	fa22 f303 	lsr.w	r3, r2, r3
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	f47f ae97 	bne.w	8001d04 <HAL_GPIO_Init+0x10>
  }
}
 8001fd6:	bf00      	nop
 8001fd8:	bf00      	nop
 8001fda:	371c      	adds	r7, #28
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	40021000 	.word	0x40021000
 8001fe8:	40010000 	.word	0x40010000
 8001fec:	48000400 	.word	0x48000400
 8001ff0:	48000800 	.word	0x48000800
 8001ff4:	48000c00 	.word	0x48000c00
 8001ff8:	48001000 	.word	0x48001000
 8001ffc:	48001400 	.word	0x48001400
 8002000:	48001800 	.word	0x48001800
 8002004:	40010400 	.word	0x40010400

08002008 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 800200e:	af00      	add	r7, sp, #0
 8002010:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002014:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002018:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800201a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800201e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d102      	bne.n	800202e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002028:	2301      	movs	r3, #1
 800202a:	f001 b80a 	b.w	8003042 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800202e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002032:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	f003 0301 	and.w	r3, r3, #1
 800203e:	2b00      	cmp	r3, #0
 8002040:	f000 8161 	beq.w	8002306 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002044:	4bae      	ldr	r3, [pc, #696]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f003 030c 	and.w	r3, r3, #12
 800204c:	2b04      	cmp	r3, #4
 800204e:	d00c      	beq.n	800206a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002050:	4bab      	ldr	r3, [pc, #684]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f003 030c 	and.w	r3, r3, #12
 8002058:	2b08      	cmp	r3, #8
 800205a:	d157      	bne.n	800210c <HAL_RCC_OscConfig+0x104>
 800205c:	4ba8      	ldr	r3, [pc, #672]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 800205e:	685b      	ldr	r3, [r3, #4]
 8002060:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8002064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002068:	d150      	bne.n	800210c <HAL_RCC_OscConfig+0x104>
 800206a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800206e:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002072:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002076:	fa93 f3a3 	rbit	r3, r3
 800207a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800207e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002082:	fab3 f383 	clz	r3, r3
 8002086:	b2db      	uxtb	r3, r3
 8002088:	2b3f      	cmp	r3, #63	@ 0x3f
 800208a:	d802      	bhi.n	8002092 <HAL_RCC_OscConfig+0x8a>
 800208c:	4b9c      	ldr	r3, [pc, #624]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	e015      	b.n	80020be <HAL_RCC_OscConfig+0xb6>
 8002092:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002096:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800209a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 800209e:	fa93 f3a3 	rbit	r3, r3
 80020a2:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 80020a6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020aa:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 80020ae:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 80020b2:	fa93 f3a3 	rbit	r3, r3
 80020b6:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 80020ba:	4b91      	ldr	r3, [pc, #580]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 80020bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020be:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80020c2:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 80020c6:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 80020ca:	fa92 f2a2 	rbit	r2, r2
 80020ce:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 80020d2:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 80020d6:	fab2 f282 	clz	r2, r2
 80020da:	b2d2      	uxtb	r2, r2
 80020dc:	f042 0220 	orr.w	r2, r2, #32
 80020e0:	b2d2      	uxtb	r2, r2
 80020e2:	f002 021f 	and.w	r2, r2, #31
 80020e6:	2101      	movs	r1, #1
 80020e8:	fa01 f202 	lsl.w	r2, r1, r2
 80020ec:	4013      	ands	r3, r2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	f000 8108 	beq.w	8002304 <HAL_RCC_OscConfig+0x2fc>
 80020f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020f8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	2b00      	cmp	r3, #0
 8002102:	f040 80ff 	bne.w	8002304 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8002106:	2301      	movs	r3, #1
 8002108:	f000 bf9b 	b.w	8003042 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800210c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002110:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800211c:	d106      	bne.n	800212c <HAL_RCC_OscConfig+0x124>
 800211e:	4b78      	ldr	r3, [pc, #480]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a77      	ldr	r2, [pc, #476]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 8002124:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002128:	6013      	str	r3, [r2, #0]
 800212a:	e036      	b.n	800219a <HAL_RCC_OscConfig+0x192>
 800212c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002130:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d10c      	bne.n	8002156 <HAL_RCC_OscConfig+0x14e>
 800213c:	4b70      	ldr	r3, [pc, #448]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4a6f      	ldr	r2, [pc, #444]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 8002142:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002146:	6013      	str	r3, [r2, #0]
 8002148:	4b6d      	ldr	r3, [pc, #436]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a6c      	ldr	r2, [pc, #432]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 800214e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002152:	6013      	str	r3, [r2, #0]
 8002154:	e021      	b.n	800219a <HAL_RCC_OscConfig+0x192>
 8002156:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800215a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002166:	d10c      	bne.n	8002182 <HAL_RCC_OscConfig+0x17a>
 8002168:	4b65      	ldr	r3, [pc, #404]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a64      	ldr	r2, [pc, #400]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 800216e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002172:	6013      	str	r3, [r2, #0]
 8002174:	4b62      	ldr	r3, [pc, #392]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	4a61      	ldr	r2, [pc, #388]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 800217a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800217e:	6013      	str	r3, [r2, #0]
 8002180:	e00b      	b.n	800219a <HAL_RCC_OscConfig+0x192>
 8002182:	4b5f      	ldr	r3, [pc, #380]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	4a5e      	ldr	r2, [pc, #376]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 8002188:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800218c:	6013      	str	r3, [r2, #0]
 800218e:	4b5c      	ldr	r3, [pc, #368]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a5b      	ldr	r2, [pc, #364]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 8002194:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002198:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800219a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800219e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d054      	beq.n	8002254 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021aa:	f7fe fbc7 	bl	800093c <HAL_GetTick>
 80021ae:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021b2:	e00a      	b.n	80021ca <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80021b4:	f7fe fbc2 	bl	800093c <HAL_GetTick>
 80021b8:	4602      	mov	r2, r0
 80021ba:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80021be:	1ad3      	subs	r3, r2, r3
 80021c0:	2b64      	cmp	r3, #100	@ 0x64
 80021c2:	d902      	bls.n	80021ca <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 80021c4:	2303      	movs	r3, #3
 80021c6:	f000 bf3c 	b.w	8003042 <HAL_RCC_OscConfig+0x103a>
 80021ca:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021ce:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d2:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80021d6:	fa93 f3a3 	rbit	r3, r3
 80021da:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 80021de:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021e2:	fab3 f383 	clz	r3, r3
 80021e6:	b2db      	uxtb	r3, r3
 80021e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80021ea:	d802      	bhi.n	80021f2 <HAL_RCC_OscConfig+0x1ea>
 80021ec:	4b44      	ldr	r3, [pc, #272]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	e015      	b.n	800221e <HAL_RCC_OscConfig+0x216>
 80021f2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021f6:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021fa:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80021fe:	fa93 f3a3 	rbit	r3, r3
 8002202:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 8002206:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800220a:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 800220e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 8002212:	fa93 f3a3 	rbit	r3, r3
 8002216:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800221a:	4b39      	ldr	r3, [pc, #228]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 800221c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800221e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002222:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 8002226:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 800222a:	fa92 f2a2 	rbit	r2, r2
 800222e:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 8002232:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002236:	fab2 f282 	clz	r2, r2
 800223a:	b2d2      	uxtb	r2, r2
 800223c:	f042 0220 	orr.w	r2, r2, #32
 8002240:	b2d2      	uxtb	r2, r2
 8002242:	f002 021f 	and.w	r2, r2, #31
 8002246:	2101      	movs	r1, #1
 8002248:	fa01 f202 	lsl.w	r2, r1, r2
 800224c:	4013      	ands	r3, r2
 800224e:	2b00      	cmp	r3, #0
 8002250:	d0b0      	beq.n	80021b4 <HAL_RCC_OscConfig+0x1ac>
 8002252:	e058      	b.n	8002306 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002254:	f7fe fb72 	bl	800093c <HAL_GetTick>
 8002258:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800225c:	e00a      	b.n	8002274 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800225e:	f7fe fb6d 	bl	800093c <HAL_GetTick>
 8002262:	4602      	mov	r2, r0
 8002264:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002268:	1ad3      	subs	r3, r2, r3
 800226a:	2b64      	cmp	r3, #100	@ 0x64
 800226c:	d902      	bls.n	8002274 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 800226e:	2303      	movs	r3, #3
 8002270:	f000 bee7 	b.w	8003042 <HAL_RCC_OscConfig+0x103a>
 8002274:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002278:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800227c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8002280:	fa93 f3a3 	rbit	r3, r3
 8002284:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8002288:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800228c:	fab3 f383 	clz	r3, r3
 8002290:	b2db      	uxtb	r3, r3
 8002292:	2b3f      	cmp	r3, #63	@ 0x3f
 8002294:	d802      	bhi.n	800229c <HAL_RCC_OscConfig+0x294>
 8002296:	4b1a      	ldr	r3, [pc, #104]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	e015      	b.n	80022c8 <HAL_RCC_OscConfig+0x2c0>
 800229c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022a0:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022a4:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 80022a8:	fa93 f3a3 	rbit	r3, r3
 80022ac:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 80022b0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80022b4:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80022b8:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80022bc:	fa93 f3a3 	rbit	r3, r3
 80022c0:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80022c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002300 <HAL_RCC_OscConfig+0x2f8>)
 80022c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80022cc:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 80022d0:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 80022d4:	fa92 f2a2 	rbit	r2, r2
 80022d8:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 80022dc:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80022e0:	fab2 f282 	clz	r2, r2
 80022e4:	b2d2      	uxtb	r2, r2
 80022e6:	f042 0220 	orr.w	r2, r2, #32
 80022ea:	b2d2      	uxtb	r2, r2
 80022ec:	f002 021f 	and.w	r2, r2, #31
 80022f0:	2101      	movs	r1, #1
 80022f2:	fa01 f202 	lsl.w	r2, r1, r2
 80022f6:	4013      	ands	r3, r2
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d1b0      	bne.n	800225e <HAL_RCC_OscConfig+0x256>
 80022fc:	e003      	b.n	8002306 <HAL_RCC_OscConfig+0x2fe>
 80022fe:	bf00      	nop
 8002300:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002304:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002306:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800230a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f003 0302 	and.w	r3, r3, #2
 8002316:	2b00      	cmp	r3, #0
 8002318:	f000 816d 	beq.w	80025f6 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800231c:	4bcd      	ldr	r3, [pc, #820]	@ (8002654 <HAL_RCC_OscConfig+0x64c>)
 800231e:	685b      	ldr	r3, [r3, #4]
 8002320:	f003 030c 	and.w	r3, r3, #12
 8002324:	2b00      	cmp	r3, #0
 8002326:	d00c      	beq.n	8002342 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002328:	4bca      	ldr	r3, [pc, #808]	@ (8002654 <HAL_RCC_OscConfig+0x64c>)
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f003 030c 	and.w	r3, r3, #12
 8002330:	2b08      	cmp	r3, #8
 8002332:	d16e      	bne.n	8002412 <HAL_RCC_OscConfig+0x40a>
 8002334:	4bc7      	ldr	r3, [pc, #796]	@ (8002654 <HAL_RCC_OscConfig+0x64c>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 800233c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002340:	d167      	bne.n	8002412 <HAL_RCC_OscConfig+0x40a>
 8002342:	2302      	movs	r3, #2
 8002344:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002348:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800234c:	fa93 f3a3 	rbit	r3, r3
 8002350:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8002354:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002358:	fab3 f383 	clz	r3, r3
 800235c:	b2db      	uxtb	r3, r3
 800235e:	2b3f      	cmp	r3, #63	@ 0x3f
 8002360:	d802      	bhi.n	8002368 <HAL_RCC_OscConfig+0x360>
 8002362:	4bbc      	ldr	r3, [pc, #752]	@ (8002654 <HAL_RCC_OscConfig+0x64c>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	e013      	b.n	8002390 <HAL_RCC_OscConfig+0x388>
 8002368:	2302      	movs	r3, #2
 800236a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800236e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8002372:	fa93 f3a3 	rbit	r3, r3
 8002376:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800237a:	2302      	movs	r3, #2
 800237c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002380:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002384:	fa93 f3a3 	rbit	r3, r3
 8002388:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800238c:	4bb1      	ldr	r3, [pc, #708]	@ (8002654 <HAL_RCC_OscConfig+0x64c>)
 800238e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002390:	2202      	movs	r2, #2
 8002392:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8002396:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800239a:	fa92 f2a2 	rbit	r2, r2
 800239e:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 80023a2:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 80023a6:	fab2 f282 	clz	r2, r2
 80023aa:	b2d2      	uxtb	r2, r2
 80023ac:	f042 0220 	orr.w	r2, r2, #32
 80023b0:	b2d2      	uxtb	r2, r2
 80023b2:	f002 021f 	and.w	r2, r2, #31
 80023b6:	2101      	movs	r1, #1
 80023b8:	fa01 f202 	lsl.w	r2, r1, r2
 80023bc:	4013      	ands	r3, r2
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d00a      	beq.n	80023d8 <HAL_RCC_OscConfig+0x3d0>
 80023c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023c6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	68db      	ldr	r3, [r3, #12]
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d002      	beq.n	80023d8 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	f000 be35 	b.w	8003042 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023d8:	4b9e      	ldr	r3, [pc, #632]	@ (8002654 <HAL_RCC_OscConfig+0x64c>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023e4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	21f8      	movs	r1, #248	@ 0xf8
 80023ee:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f2:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80023f6:	fa91 f1a1 	rbit	r1, r1
 80023fa:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 80023fe:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 8002402:	fab1 f181 	clz	r1, r1
 8002406:	b2c9      	uxtb	r1, r1
 8002408:	408b      	lsls	r3, r1
 800240a:	4992      	ldr	r1, [pc, #584]	@ (8002654 <HAL_RCC_OscConfig+0x64c>)
 800240c:	4313      	orrs	r3, r2
 800240e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002410:	e0f1      	b.n	80025f6 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002412:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002416:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	2b00      	cmp	r3, #0
 8002420:	f000 8083 	beq.w	800252a <HAL_RCC_OscConfig+0x522>
 8002424:	2301      	movs	r3, #1
 8002426:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800242a:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800242e:	fa93 f3a3 	rbit	r3, r3
 8002432:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8002436:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800243a:	fab3 f383 	clz	r3, r3
 800243e:	b2db      	uxtb	r3, r3
 8002440:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002444:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002448:	009b      	lsls	r3, r3, #2
 800244a:	461a      	mov	r2, r3
 800244c:	2301      	movs	r3, #1
 800244e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002450:	f7fe fa74 	bl	800093c <HAL_GetTick>
 8002454:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002458:	e00a      	b.n	8002470 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800245a:	f7fe fa6f 	bl	800093c <HAL_GetTick>
 800245e:	4602      	mov	r2, r0
 8002460:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b02      	cmp	r3, #2
 8002468:	d902      	bls.n	8002470 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	f000 bde9 	b.w	8003042 <HAL_RCC_OscConfig+0x103a>
 8002470:	2302      	movs	r3, #2
 8002472:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002476:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800247a:	fa93 f3a3 	rbit	r3, r3
 800247e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8002482:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002486:	fab3 f383 	clz	r3, r3
 800248a:	b2db      	uxtb	r3, r3
 800248c:	2b3f      	cmp	r3, #63	@ 0x3f
 800248e:	d802      	bhi.n	8002496 <HAL_RCC_OscConfig+0x48e>
 8002490:	4b70      	ldr	r3, [pc, #448]	@ (8002654 <HAL_RCC_OscConfig+0x64c>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	e013      	b.n	80024be <HAL_RCC_OscConfig+0x4b6>
 8002496:	2302      	movs	r3, #2
 8002498:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800249c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 80024a0:	fa93 f3a3 	rbit	r3, r3
 80024a4:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 80024a8:	2302      	movs	r3, #2
 80024aa:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 80024ae:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 80024b2:	fa93 f3a3 	rbit	r3, r3
 80024b6:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80024ba:	4b66      	ldr	r3, [pc, #408]	@ (8002654 <HAL_RCC_OscConfig+0x64c>)
 80024bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024be:	2202      	movs	r2, #2
 80024c0:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80024c4:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80024c8:	fa92 f2a2 	rbit	r2, r2
 80024cc:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80024d0:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80024d4:	fab2 f282 	clz	r2, r2
 80024d8:	b2d2      	uxtb	r2, r2
 80024da:	f042 0220 	orr.w	r2, r2, #32
 80024de:	b2d2      	uxtb	r2, r2
 80024e0:	f002 021f 	and.w	r2, r2, #31
 80024e4:	2101      	movs	r1, #1
 80024e6:	fa01 f202 	lsl.w	r2, r1, r2
 80024ea:	4013      	ands	r3, r2
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d0b4      	beq.n	800245a <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024f0:	4b58      	ldr	r3, [pc, #352]	@ (8002654 <HAL_RCC_OscConfig+0x64c>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024f8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024fc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	691b      	ldr	r3, [r3, #16]
 8002504:	21f8      	movs	r1, #248	@ 0xf8
 8002506:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800250a:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 800250e:	fa91 f1a1 	rbit	r1, r1
 8002512:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 8002516:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 800251a:	fab1 f181 	clz	r1, r1
 800251e:	b2c9      	uxtb	r1, r1
 8002520:	408b      	lsls	r3, r1
 8002522:	494c      	ldr	r1, [pc, #304]	@ (8002654 <HAL_RCC_OscConfig+0x64c>)
 8002524:	4313      	orrs	r3, r2
 8002526:	600b      	str	r3, [r1, #0]
 8002528:	e065      	b.n	80025f6 <HAL_RCC_OscConfig+0x5ee>
 800252a:	2301      	movs	r3, #1
 800252c:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002530:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 8002534:	fa93 f3a3 	rbit	r3, r3
 8002538:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 800253c:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002540:	fab3 f383 	clz	r3, r3
 8002544:	b2db      	uxtb	r3, r3
 8002546:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800254a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800254e:	009b      	lsls	r3, r3, #2
 8002550:	461a      	mov	r2, r3
 8002552:	2300      	movs	r3, #0
 8002554:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002556:	f7fe f9f1 	bl	800093c <HAL_GetTick>
 800255a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800255e:	e00a      	b.n	8002576 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002560:	f7fe f9ec 	bl	800093c <HAL_GetTick>
 8002564:	4602      	mov	r2, r0
 8002566:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	2b02      	cmp	r3, #2
 800256e:	d902      	bls.n	8002576 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8002570:	2303      	movs	r3, #3
 8002572:	f000 bd66 	b.w	8003042 <HAL_RCC_OscConfig+0x103a>
 8002576:	2302      	movs	r3, #2
 8002578:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800257c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002580:	fa93 f3a3 	rbit	r3, r3
 8002584:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8002588:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800258c:	fab3 f383 	clz	r3, r3
 8002590:	b2db      	uxtb	r3, r3
 8002592:	2b3f      	cmp	r3, #63	@ 0x3f
 8002594:	d802      	bhi.n	800259c <HAL_RCC_OscConfig+0x594>
 8002596:	4b2f      	ldr	r3, [pc, #188]	@ (8002654 <HAL_RCC_OscConfig+0x64c>)
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	e013      	b.n	80025c4 <HAL_RCC_OscConfig+0x5bc>
 800259c:	2302      	movs	r3, #2
 800259e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80025a6:	fa93 f3a3 	rbit	r3, r3
 80025aa:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80025ae:	2302      	movs	r3, #2
 80025b0:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80025b4:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80025b8:	fa93 f3a3 	rbit	r3, r3
 80025bc:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80025c0:	4b24      	ldr	r3, [pc, #144]	@ (8002654 <HAL_RCC_OscConfig+0x64c>)
 80025c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025c4:	2202      	movs	r2, #2
 80025c6:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80025ca:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80025ce:	fa92 f2a2 	rbit	r2, r2
 80025d2:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80025d6:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80025da:	fab2 f282 	clz	r2, r2
 80025de:	b2d2      	uxtb	r2, r2
 80025e0:	f042 0220 	orr.w	r2, r2, #32
 80025e4:	b2d2      	uxtb	r2, r2
 80025e6:	f002 021f 	and.w	r2, r2, #31
 80025ea:	2101      	movs	r1, #1
 80025ec:	fa01 f202 	lsl.w	r2, r1, r2
 80025f0:	4013      	ands	r3, r2
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d1b4      	bne.n	8002560 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025fa:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f003 0308 	and.w	r3, r3, #8
 8002606:	2b00      	cmp	r3, #0
 8002608:	f000 8119 	beq.w	800283e <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800260c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002610:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	695b      	ldr	r3, [r3, #20]
 8002618:	2b00      	cmp	r3, #0
 800261a:	f000 8082 	beq.w	8002722 <HAL_RCC_OscConfig+0x71a>
 800261e:	2301      	movs	r3, #1
 8002620:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002624:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002628:	fa93 f3a3 	rbit	r3, r3
 800262c:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8002630:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002634:	fab3 f383 	clz	r3, r3
 8002638:	b2db      	uxtb	r3, r3
 800263a:	461a      	mov	r2, r3
 800263c:	4b06      	ldr	r3, [pc, #24]	@ (8002658 <HAL_RCC_OscConfig+0x650>)
 800263e:	4413      	add	r3, r2
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	461a      	mov	r2, r3
 8002644:	2301      	movs	r3, #1
 8002646:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002648:	f7fe f978 	bl	800093c <HAL_GetTick>
 800264c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002650:	e00f      	b.n	8002672 <HAL_RCC_OscConfig+0x66a>
 8002652:	bf00      	nop
 8002654:	40021000 	.word	0x40021000
 8002658:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800265c:	f7fe f96e 	bl	800093c <HAL_GetTick>
 8002660:	4602      	mov	r2, r0
 8002662:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002666:	1ad3      	subs	r3, r2, r3
 8002668:	2b02      	cmp	r3, #2
 800266a:	d902      	bls.n	8002672 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 800266c:	2303      	movs	r3, #3
 800266e:	f000 bce8 	b.w	8003042 <HAL_RCC_OscConfig+0x103a>
 8002672:	2302      	movs	r3, #2
 8002674:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002678:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800267c:	fa93 f2a3 	rbit	r2, r3
 8002680:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002684:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002688:	601a      	str	r2, [r3, #0]
 800268a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800268e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002692:	2202      	movs	r2, #2
 8002694:	601a      	str	r2, [r3, #0]
 8002696:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800269a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	fa93 f2a3 	rbit	r2, r3
 80026a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80026ac:	601a      	str	r2, [r3, #0]
 80026ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026b2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80026b6:	2202      	movs	r2, #2
 80026b8:	601a      	str	r2, [r3, #0]
 80026ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026be:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	fa93 f2a3 	rbit	r2, r3
 80026c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026cc:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80026d0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026d2:	4bb0      	ldr	r3, [pc, #704]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 80026d4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026da:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80026de:	2102      	movs	r1, #2
 80026e0:	6019      	str	r1, [r3, #0]
 80026e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026e6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	fa93 f1a3 	rbit	r1, r3
 80026f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026f4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80026f8:	6019      	str	r1, [r3, #0]
  return result;
 80026fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026fe:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	fab3 f383 	clz	r3, r3
 8002708:	b2db      	uxtb	r3, r3
 800270a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800270e:	b2db      	uxtb	r3, r3
 8002710:	f003 031f 	and.w	r3, r3, #31
 8002714:	2101      	movs	r1, #1
 8002716:	fa01 f303 	lsl.w	r3, r1, r3
 800271a:	4013      	ands	r3, r2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d09d      	beq.n	800265c <HAL_RCC_OscConfig+0x654>
 8002720:	e08d      	b.n	800283e <HAL_RCC_OscConfig+0x836>
 8002722:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002726:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800272a:	2201      	movs	r2, #1
 800272c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800272e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002732:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	fa93 f2a3 	rbit	r2, r3
 800273c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002740:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002744:	601a      	str	r2, [r3, #0]
  return result;
 8002746:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800274a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800274e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002750:	fab3 f383 	clz	r3, r3
 8002754:	b2db      	uxtb	r3, r3
 8002756:	461a      	mov	r2, r3
 8002758:	4b8f      	ldr	r3, [pc, #572]	@ (8002998 <HAL_RCC_OscConfig+0x990>)
 800275a:	4413      	add	r3, r2
 800275c:	009b      	lsls	r3, r3, #2
 800275e:	461a      	mov	r2, r3
 8002760:	2300      	movs	r3, #0
 8002762:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002764:	f7fe f8ea 	bl	800093c <HAL_GetTick>
 8002768:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800276c:	e00a      	b.n	8002784 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800276e:	f7fe f8e5 	bl	800093c <HAL_GetTick>
 8002772:	4602      	mov	r2, r0
 8002774:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	2b02      	cmp	r3, #2
 800277c:	d902      	bls.n	8002784 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	f000 bc5f 	b.w	8003042 <HAL_RCC_OscConfig+0x103a>
 8002784:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002788:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800278c:	2202      	movs	r2, #2
 800278e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002790:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002794:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	fa93 f2a3 	rbit	r2, r3
 800279e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027a2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80027a6:	601a      	str	r2, [r3, #0]
 80027a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027ac:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80027b0:	2202      	movs	r2, #2
 80027b2:	601a      	str	r2, [r3, #0]
 80027b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027b8:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	fa93 f2a3 	rbit	r2, r3
 80027c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027c6:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80027ca:	601a      	str	r2, [r3, #0]
 80027cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027d0:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80027d4:	2202      	movs	r2, #2
 80027d6:	601a      	str	r2, [r3, #0]
 80027d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027dc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	fa93 f2a3 	rbit	r2, r3
 80027e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027ea:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80027ee:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027f0:	4b68      	ldr	r3, [pc, #416]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 80027f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80027f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027f8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80027fc:	2102      	movs	r1, #2
 80027fe:	6019      	str	r1, [r3, #0]
 8002800:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002804:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	fa93 f1a3 	rbit	r1, r3
 800280e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002812:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002816:	6019      	str	r1, [r3, #0]
  return result;
 8002818:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800281c:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	fab3 f383 	clz	r3, r3
 8002826:	b2db      	uxtb	r3, r3
 8002828:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800282c:	b2db      	uxtb	r3, r3
 800282e:	f003 031f 	and.w	r3, r3, #31
 8002832:	2101      	movs	r1, #1
 8002834:	fa01 f303 	lsl.w	r3, r1, r3
 8002838:	4013      	ands	r3, r2
 800283a:	2b00      	cmp	r3, #0
 800283c:	d197      	bne.n	800276e <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800283e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002842:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f003 0304 	and.w	r3, r3, #4
 800284e:	2b00      	cmp	r3, #0
 8002850:	f000 819c 	beq.w	8002b8c <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002854:	2300      	movs	r3, #0
 8002856:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800285a:	4b4e      	ldr	r3, [pc, #312]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 800285c:	69db      	ldr	r3, [r3, #28]
 800285e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d116      	bne.n	8002894 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002866:	4b4b      	ldr	r3, [pc, #300]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 8002868:	69db      	ldr	r3, [r3, #28]
 800286a:	4a4a      	ldr	r2, [pc, #296]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 800286c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002870:	61d3      	str	r3, [r2, #28]
 8002872:	4b48      	ldr	r3, [pc, #288]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 8002874:	69db      	ldr	r3, [r3, #28]
 8002876:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800287a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800287e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002882:	601a      	str	r2, [r3, #0]
 8002884:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002888:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800288c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800288e:	2301      	movs	r3, #1
 8002890:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002894:	4b41      	ldr	r3, [pc, #260]	@ (800299c <HAL_RCC_OscConfig+0x994>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800289c:	2b00      	cmp	r3, #0
 800289e:	d11a      	bne.n	80028d6 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80028a0:	4b3e      	ldr	r3, [pc, #248]	@ (800299c <HAL_RCC_OscConfig+0x994>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a3d      	ldr	r2, [pc, #244]	@ (800299c <HAL_RCC_OscConfig+0x994>)
 80028a6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028aa:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80028ac:	f7fe f846 	bl	800093c <HAL_GetTick>
 80028b0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028b4:	e009      	b.n	80028ca <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028b6:	f7fe f841 	bl	800093c <HAL_GetTick>
 80028ba:	4602      	mov	r2, r0
 80028bc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80028c0:	1ad3      	subs	r3, r2, r3
 80028c2:	2b64      	cmp	r3, #100	@ 0x64
 80028c4:	d901      	bls.n	80028ca <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 80028c6:	2303      	movs	r3, #3
 80028c8:	e3bb      	b.n	8003042 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028ca:	4b34      	ldr	r3, [pc, #208]	@ (800299c <HAL_RCC_OscConfig+0x994>)
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d0ef      	beq.n	80028b6 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028da:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	689b      	ldr	r3, [r3, #8]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d106      	bne.n	80028f4 <HAL_RCC_OscConfig+0x8ec>
 80028e6:	4b2b      	ldr	r3, [pc, #172]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 80028e8:	6a1b      	ldr	r3, [r3, #32]
 80028ea:	4a2a      	ldr	r2, [pc, #168]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 80028ec:	f043 0301 	orr.w	r3, r3, #1
 80028f0:	6213      	str	r3, [r2, #32]
 80028f2:	e035      	b.n	8002960 <HAL_RCC_OscConfig+0x958>
 80028f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028f8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d10c      	bne.n	800291e <HAL_RCC_OscConfig+0x916>
 8002904:	4b23      	ldr	r3, [pc, #140]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 8002906:	6a1b      	ldr	r3, [r3, #32]
 8002908:	4a22      	ldr	r2, [pc, #136]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 800290a:	f023 0301 	bic.w	r3, r3, #1
 800290e:	6213      	str	r3, [r2, #32]
 8002910:	4b20      	ldr	r3, [pc, #128]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 8002912:	6a1b      	ldr	r3, [r3, #32]
 8002914:	4a1f      	ldr	r2, [pc, #124]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 8002916:	f023 0304 	bic.w	r3, r3, #4
 800291a:	6213      	str	r3, [r2, #32]
 800291c:	e020      	b.n	8002960 <HAL_RCC_OscConfig+0x958>
 800291e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002922:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	2b05      	cmp	r3, #5
 800292c:	d10c      	bne.n	8002948 <HAL_RCC_OscConfig+0x940>
 800292e:	4b19      	ldr	r3, [pc, #100]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 8002930:	6a1b      	ldr	r3, [r3, #32]
 8002932:	4a18      	ldr	r2, [pc, #96]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 8002934:	f043 0304 	orr.w	r3, r3, #4
 8002938:	6213      	str	r3, [r2, #32]
 800293a:	4b16      	ldr	r3, [pc, #88]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 800293c:	6a1b      	ldr	r3, [r3, #32]
 800293e:	4a15      	ldr	r2, [pc, #84]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 8002940:	f043 0301 	orr.w	r3, r3, #1
 8002944:	6213      	str	r3, [r2, #32]
 8002946:	e00b      	b.n	8002960 <HAL_RCC_OscConfig+0x958>
 8002948:	4b12      	ldr	r3, [pc, #72]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 800294a:	6a1b      	ldr	r3, [r3, #32]
 800294c:	4a11      	ldr	r2, [pc, #68]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 800294e:	f023 0301 	bic.w	r3, r3, #1
 8002952:	6213      	str	r3, [r2, #32]
 8002954:	4b0f      	ldr	r3, [pc, #60]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 8002956:	6a1b      	ldr	r3, [r3, #32]
 8002958:	4a0e      	ldr	r2, [pc, #56]	@ (8002994 <HAL_RCC_OscConfig+0x98c>)
 800295a:	f023 0304 	bic.w	r3, r3, #4
 800295e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002960:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002964:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	2b00      	cmp	r3, #0
 800296e:	f000 8085 	beq.w	8002a7c <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002972:	f7fd ffe3 	bl	800093c <HAL_GetTick>
 8002976:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800297a:	e011      	b.n	80029a0 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800297c:	f7fd ffde 	bl	800093c <HAL_GetTick>
 8002980:	4602      	mov	r2, r0
 8002982:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	f241 3288 	movw	r2, #5000	@ 0x1388
 800298c:	4293      	cmp	r3, r2
 800298e:	d907      	bls.n	80029a0 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8002990:	2303      	movs	r3, #3
 8002992:	e356      	b.n	8003042 <HAL_RCC_OscConfig+0x103a>
 8002994:	40021000 	.word	0x40021000
 8002998:	10908120 	.word	0x10908120
 800299c:	40007000 	.word	0x40007000
 80029a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029a4:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80029a8:	2202      	movs	r2, #2
 80029aa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029b0:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	fa93 f2a3 	rbit	r2, r3
 80029ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029be:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80029c2:	601a      	str	r2, [r3, #0]
 80029c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029c8:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80029cc:	2202      	movs	r2, #2
 80029ce:	601a      	str	r2, [r3, #0]
 80029d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029d4:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	fa93 f2a3 	rbit	r2, r3
 80029de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029e2:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80029e6:	601a      	str	r2, [r3, #0]
  return result;
 80029e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029ec:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80029f0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029f2:	fab3 f383 	clz	r3, r3
 80029f6:	b2db      	uxtb	r3, r3
 80029f8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80029fc:	b2db      	uxtb	r3, r3
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d102      	bne.n	8002a08 <HAL_RCC_OscConfig+0xa00>
 8002a02:	4b98      	ldr	r3, [pc, #608]	@ (8002c64 <HAL_RCC_OscConfig+0xc5c>)
 8002a04:	6a1b      	ldr	r3, [r3, #32]
 8002a06:	e013      	b.n	8002a30 <HAL_RCC_OscConfig+0xa28>
 8002a08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a0c:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002a10:	2202      	movs	r2, #2
 8002a12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a18:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	fa93 f2a3 	rbit	r2, r3
 8002a22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a26:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002a2a:	601a      	str	r2, [r3, #0]
 8002a2c:	4b8d      	ldr	r3, [pc, #564]	@ (8002c64 <HAL_RCC_OscConfig+0xc5c>)
 8002a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a30:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a34:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002a38:	2102      	movs	r1, #2
 8002a3a:	6011      	str	r1, [r2, #0]
 8002a3c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a40:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002a44:	6812      	ldr	r2, [r2, #0]
 8002a46:	fa92 f1a2 	rbit	r1, r2
 8002a4a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a4e:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002a52:	6011      	str	r1, [r2, #0]
  return result;
 8002a54:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a58:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002a5c:	6812      	ldr	r2, [r2, #0]
 8002a5e:	fab2 f282 	clz	r2, r2
 8002a62:	b2d2      	uxtb	r2, r2
 8002a64:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a68:	b2d2      	uxtb	r2, r2
 8002a6a:	f002 021f 	and.w	r2, r2, #31
 8002a6e:	2101      	movs	r1, #1
 8002a70:	fa01 f202 	lsl.w	r2, r1, r2
 8002a74:	4013      	ands	r3, r2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d080      	beq.n	800297c <HAL_RCC_OscConfig+0x974>
 8002a7a:	e07d      	b.n	8002b78 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a7c:	f7fd ff5e 	bl	800093c <HAL_GetTick>
 8002a80:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a84:	e00b      	b.n	8002a9e <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a86:	f7fd ff59 	bl	800093c <HAL_GetTick>
 8002a8a:	4602      	mov	r2, r0
 8002a8c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002a90:	1ad3      	subs	r3, r2, r3
 8002a92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d901      	bls.n	8002a9e <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8002a9a:	2303      	movs	r3, #3
 8002a9c:	e2d1      	b.n	8003042 <HAL_RCC_OscConfig+0x103a>
 8002a9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aa2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002aa6:	2202      	movs	r2, #2
 8002aa8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002aaa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aae:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	fa93 f2a3 	rbit	r2, r3
 8002ab8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002abc:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002ac0:	601a      	str	r2, [r3, #0]
 8002ac2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ac6:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002aca:	2202      	movs	r2, #2
 8002acc:	601a      	str	r2, [r3, #0]
 8002ace:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ad2:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	fa93 f2a3 	rbit	r2, r3
 8002adc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ae0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002ae4:	601a      	str	r2, [r3, #0]
  return result;
 8002ae6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aea:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002aee:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002af0:	fab3 f383 	clz	r3, r3
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d102      	bne.n	8002b06 <HAL_RCC_OscConfig+0xafe>
 8002b00:	4b58      	ldr	r3, [pc, #352]	@ (8002c64 <HAL_RCC_OscConfig+0xc5c>)
 8002b02:	6a1b      	ldr	r3, [r3, #32]
 8002b04:	e013      	b.n	8002b2e <HAL_RCC_OscConfig+0xb26>
 8002b06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b0a:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002b0e:	2202      	movs	r2, #2
 8002b10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b16:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	fa93 f2a3 	rbit	r2, r3
 8002b20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b24:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002b28:	601a      	str	r2, [r3, #0]
 8002b2a:	4b4e      	ldr	r3, [pc, #312]	@ (8002c64 <HAL_RCC_OscConfig+0xc5c>)
 8002b2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b32:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002b36:	2102      	movs	r1, #2
 8002b38:	6011      	str	r1, [r2, #0]
 8002b3a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b3e:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002b42:	6812      	ldr	r2, [r2, #0]
 8002b44:	fa92 f1a2 	rbit	r1, r2
 8002b48:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b4c:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002b50:	6011      	str	r1, [r2, #0]
  return result;
 8002b52:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b56:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002b5a:	6812      	ldr	r2, [r2, #0]
 8002b5c:	fab2 f282 	clz	r2, r2
 8002b60:	b2d2      	uxtb	r2, r2
 8002b62:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b66:	b2d2      	uxtb	r2, r2
 8002b68:	f002 021f 	and.w	r2, r2, #31
 8002b6c:	2101      	movs	r1, #1
 8002b6e:	fa01 f202 	lsl.w	r2, r1, r2
 8002b72:	4013      	ands	r3, r2
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d186      	bne.n	8002a86 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b78:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8002b7c:	2b01      	cmp	r3, #1
 8002b7e:	d105      	bne.n	8002b8c <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b80:	4b38      	ldr	r3, [pc, #224]	@ (8002c64 <HAL_RCC_OscConfig+0xc5c>)
 8002b82:	69db      	ldr	r3, [r3, #28]
 8002b84:	4a37      	ldr	r2, [pc, #220]	@ (8002c64 <HAL_RCC_OscConfig+0xc5c>)
 8002b86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b8a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b8c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b90:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	699b      	ldr	r3, [r3, #24]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	f000 8251 	beq.w	8003040 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b9e:	4b31      	ldr	r3, [pc, #196]	@ (8002c64 <HAL_RCC_OscConfig+0xc5c>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	f003 030c 	and.w	r3, r3, #12
 8002ba6:	2b08      	cmp	r3, #8
 8002ba8:	f000 820f 	beq.w	8002fca <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002bac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bb0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	2b02      	cmp	r3, #2
 8002bba:	f040 8165 	bne.w	8002e88 <HAL_RCC_OscConfig+0xe80>
 8002bbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bc2:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002bc6:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002bca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bcc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bd0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	fa93 f2a3 	rbit	r2, r3
 8002bda:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bde:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002be2:	601a      	str	r2, [r3, #0]
  return result;
 8002be4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002be8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002bec:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bee:	fab3 f383 	clz	r3, r3
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002bf8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002bfc:	009b      	lsls	r3, r3, #2
 8002bfe:	461a      	mov	r2, r3
 8002c00:	2300      	movs	r3, #0
 8002c02:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c04:	f7fd fe9a 	bl	800093c <HAL_GetTick>
 8002c08:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c0c:	e009      	b.n	8002c22 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c0e:	f7fd fe95 	bl	800093c <HAL_GetTick>
 8002c12:	4602      	mov	r2, r0
 8002c14:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002c18:	1ad3      	subs	r3, r2, r3
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d901      	bls.n	8002c22 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8002c1e:	2303      	movs	r3, #3
 8002c20:	e20f      	b.n	8003042 <HAL_RCC_OscConfig+0x103a>
 8002c22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c26:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002c2a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c2e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c34:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	fa93 f2a3 	rbit	r2, r3
 8002c3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c42:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002c46:	601a      	str	r2, [r3, #0]
  return result;
 8002c48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c4c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002c50:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c52:	fab3 f383 	clz	r3, r3
 8002c56:	b2db      	uxtb	r3, r3
 8002c58:	2b3f      	cmp	r3, #63	@ 0x3f
 8002c5a:	d805      	bhi.n	8002c68 <HAL_RCC_OscConfig+0xc60>
 8002c5c:	4b01      	ldr	r3, [pc, #4]	@ (8002c64 <HAL_RCC_OscConfig+0xc5c>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	e02a      	b.n	8002cb8 <HAL_RCC_OscConfig+0xcb0>
 8002c62:	bf00      	nop
 8002c64:	40021000 	.word	0x40021000
 8002c68:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c6c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002c70:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c74:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c7a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	fa93 f2a3 	rbit	r2, r3
 8002c84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c88:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002c8c:	601a      	str	r2, [r3, #0]
 8002c8e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c92:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002c96:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c9a:	601a      	str	r2, [r3, #0]
 8002c9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ca0:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	fa93 f2a3 	rbit	r2, r3
 8002caa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cae:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8002cb2:	601a      	str	r2, [r3, #0]
 8002cb4:	4bca      	ldr	r3, [pc, #808]	@ (8002fe0 <HAL_RCC_OscConfig+0xfd8>)
 8002cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cb8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002cbc:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002cc0:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002cc4:	6011      	str	r1, [r2, #0]
 8002cc6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002cca:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002cce:	6812      	ldr	r2, [r2, #0]
 8002cd0:	fa92 f1a2 	rbit	r1, r2
 8002cd4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002cd8:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002cdc:	6011      	str	r1, [r2, #0]
  return result;
 8002cde:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ce2:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002ce6:	6812      	ldr	r2, [r2, #0]
 8002ce8:	fab2 f282 	clz	r2, r2
 8002cec:	b2d2      	uxtb	r2, r2
 8002cee:	f042 0220 	orr.w	r2, r2, #32
 8002cf2:	b2d2      	uxtb	r2, r2
 8002cf4:	f002 021f 	and.w	r2, r2, #31
 8002cf8:	2101      	movs	r1, #1
 8002cfa:	fa01 f202 	lsl.w	r2, r1, r2
 8002cfe:	4013      	ands	r3, r2
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d184      	bne.n	8002c0e <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d04:	4bb6      	ldr	r3, [pc, #728]	@ (8002fe0 <HAL_RCC_OscConfig+0xfd8>)
 8002d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d08:	f023 020f 	bic.w	r2, r3, #15
 8002d0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d10:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d18:	49b1      	ldr	r1, [pc, #708]	@ (8002fe0 <HAL_RCC_OscConfig+0xfd8>)
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8002d1e:	4bb0      	ldr	r3, [pc, #704]	@ (8002fe0 <HAL_RCC_OscConfig+0xfd8>)
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8002d26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d2a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	6a19      	ldr	r1, [r3, #32]
 8002d32:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d36:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	69db      	ldr	r3, [r3, #28]
 8002d3e:	430b      	orrs	r3, r1
 8002d40:	49a7      	ldr	r1, [pc, #668]	@ (8002fe0 <HAL_RCC_OscConfig+0xfd8>)
 8002d42:	4313      	orrs	r3, r2
 8002d44:	604b      	str	r3, [r1, #4]
 8002d46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d4a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002d4e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002d52:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d58:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	fa93 f2a3 	rbit	r2, r3
 8002d62:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d66:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002d6a:	601a      	str	r2, [r3, #0]
  return result;
 8002d6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d70:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002d74:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d76:	fab3 f383 	clz	r3, r3
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002d80:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002d84:	009b      	lsls	r3, r3, #2
 8002d86:	461a      	mov	r2, r3
 8002d88:	2301      	movs	r3, #1
 8002d8a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d8c:	f7fd fdd6 	bl	800093c <HAL_GetTick>
 8002d90:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d94:	e009      	b.n	8002daa <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d96:	f7fd fdd1 	bl	800093c <HAL_GetTick>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002da0:	1ad3      	subs	r3, r2, r3
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d901      	bls.n	8002daa <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e14b      	b.n	8003042 <HAL_RCC_OscConfig+0x103a>
 8002daa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dae:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002db2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002db6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dbc:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	fa93 f2a3 	rbit	r2, r3
 8002dc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dca:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002dce:	601a      	str	r2, [r3, #0]
  return result;
 8002dd0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dd4:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002dd8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002dda:	fab3 f383 	clz	r3, r3
 8002dde:	b2db      	uxtb	r3, r3
 8002de0:	2b3f      	cmp	r3, #63	@ 0x3f
 8002de2:	d802      	bhi.n	8002dea <HAL_RCC_OscConfig+0xde2>
 8002de4:	4b7e      	ldr	r3, [pc, #504]	@ (8002fe0 <HAL_RCC_OscConfig+0xfd8>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	e027      	b.n	8002e3a <HAL_RCC_OscConfig+0xe32>
 8002dea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dee:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002df2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002df6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002df8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dfc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	fa93 f2a3 	rbit	r2, r3
 8002e06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e0a:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002e0e:	601a      	str	r2, [r3, #0]
 8002e10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e14:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002e18:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e1c:	601a      	str	r2, [r3, #0]
 8002e1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e22:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	fa93 f2a3 	rbit	r2, r3
 8002e2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e30:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8002e34:	601a      	str	r2, [r3, #0]
 8002e36:	4b6a      	ldr	r3, [pc, #424]	@ (8002fe0 <HAL_RCC_OscConfig+0xfd8>)
 8002e38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e3a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e3e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002e42:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002e46:	6011      	str	r1, [r2, #0]
 8002e48:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e4c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002e50:	6812      	ldr	r2, [r2, #0]
 8002e52:	fa92 f1a2 	rbit	r1, r2
 8002e56:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e5a:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002e5e:	6011      	str	r1, [r2, #0]
  return result;
 8002e60:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e64:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002e68:	6812      	ldr	r2, [r2, #0]
 8002e6a:	fab2 f282 	clz	r2, r2
 8002e6e:	b2d2      	uxtb	r2, r2
 8002e70:	f042 0220 	orr.w	r2, r2, #32
 8002e74:	b2d2      	uxtb	r2, r2
 8002e76:	f002 021f 	and.w	r2, r2, #31
 8002e7a:	2101      	movs	r1, #1
 8002e7c:	fa01 f202 	lsl.w	r2, r1, r2
 8002e80:	4013      	ands	r3, r2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d087      	beq.n	8002d96 <HAL_RCC_OscConfig+0xd8e>
 8002e86:	e0db      	b.n	8003040 <HAL_RCC_OscConfig+0x1038>
 8002e88:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e8c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002e90:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002e94:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e9a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	fa93 f2a3 	rbit	r2, r3
 8002ea4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ea8:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002eac:	601a      	str	r2, [r3, #0]
  return result;
 8002eae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002eb2:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002eb6:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002eb8:	fab3 f383 	clz	r3, r3
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002ec2:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002ec6:	009b      	lsls	r3, r3, #2
 8002ec8:	461a      	mov	r2, r3
 8002eca:	2300      	movs	r3, #0
 8002ecc:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ece:	f7fd fd35 	bl	800093c <HAL_GetTick>
 8002ed2:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002ed6:	e009      	b.n	8002eec <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ed8:	f7fd fd30 	bl	800093c <HAL_GetTick>
 8002edc:	4602      	mov	r2, r0
 8002ede:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d901      	bls.n	8002eec <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8002ee8:	2303      	movs	r3, #3
 8002eea:	e0aa      	b.n	8003042 <HAL_RCC_OscConfig+0x103a>
 8002eec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ef0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002ef4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002ef8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002efa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002efe:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	fa93 f2a3 	rbit	r2, r3
 8002f08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f0c:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002f10:	601a      	str	r2, [r3, #0]
  return result;
 8002f12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f16:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002f1a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f1c:	fab3 f383 	clz	r3, r3
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f24:	d802      	bhi.n	8002f2c <HAL_RCC_OscConfig+0xf24>
 8002f26:	4b2e      	ldr	r3, [pc, #184]	@ (8002fe0 <HAL_RCC_OscConfig+0xfd8>)
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	e027      	b.n	8002f7c <HAL_RCC_OscConfig+0xf74>
 8002f2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f30:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002f34:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f38:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f3e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	fa93 f2a3 	rbit	r2, r3
 8002f48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f4c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002f50:	601a      	str	r2, [r3, #0]
 8002f52:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f56:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002f5a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f64:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	fa93 f2a3 	rbit	r2, r3
 8002f6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f72:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8002f76:	601a      	str	r2, [r3, #0]
 8002f78:	4b19      	ldr	r3, [pc, #100]	@ (8002fe0 <HAL_RCC_OscConfig+0xfd8>)
 8002f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f7c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002f80:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002f84:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002f88:	6011      	str	r1, [r2, #0]
 8002f8a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002f8e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002f92:	6812      	ldr	r2, [r2, #0]
 8002f94:	fa92 f1a2 	rbit	r1, r2
 8002f98:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002f9c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002fa0:	6011      	str	r1, [r2, #0]
  return result;
 8002fa2:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002fa6:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002faa:	6812      	ldr	r2, [r2, #0]
 8002fac:	fab2 f282 	clz	r2, r2
 8002fb0:	b2d2      	uxtb	r2, r2
 8002fb2:	f042 0220 	orr.w	r2, r2, #32
 8002fb6:	b2d2      	uxtb	r2, r2
 8002fb8:	f002 021f 	and.w	r2, r2, #31
 8002fbc:	2101      	movs	r1, #1
 8002fbe:	fa01 f202 	lsl.w	r2, r1, r2
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d187      	bne.n	8002ed8 <HAL_RCC_OscConfig+0xed0>
 8002fc8:	e03a      	b.n	8003040 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fce:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	699b      	ldr	r3, [r3, #24]
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d104      	bne.n	8002fe4 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e031      	b.n	8003042 <HAL_RCC_OscConfig+0x103a>
 8002fde:	bf00      	nop
 8002fe0:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002fe4:	4b19      	ldr	r3, [pc, #100]	@ (800304c <HAL_RCC_OscConfig+0x1044>)
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002fec:	4b17      	ldr	r3, [pc, #92]	@ (800304c <HAL_RCC_OscConfig+0x1044>)
 8002fee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ff0:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002ff4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002ff8:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8002ffc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003000:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	69db      	ldr	r3, [r3, #28]
 8003008:	429a      	cmp	r2, r3
 800300a:	d117      	bne.n	800303c <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800300c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003010:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003014:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003018:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003020:	429a      	cmp	r2, r3
 8003022:	d10b      	bne.n	800303c <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003024:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003028:	f003 020f 	and.w	r2, r3, #15
 800302c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003030:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003038:	429a      	cmp	r2, r3
 800303a:	d001      	beq.n	8003040 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 800303c:	2301      	movs	r3, #1
 800303e:	e000      	b.n	8003042 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8003040:	2300      	movs	r3, #0
}
 8003042:	4618      	mov	r0, r3
 8003044:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	40021000 	.word	0x40021000

08003050 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b09e      	sub	sp, #120	@ 0x78
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800305a:	2300      	movs	r3, #0
 800305c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d101      	bne.n	8003068 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e154      	b.n	8003312 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003068:	4b89      	ldr	r3, [pc, #548]	@ (8003290 <HAL_RCC_ClockConfig+0x240>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f003 0307 	and.w	r3, r3, #7
 8003070:	683a      	ldr	r2, [r7, #0]
 8003072:	429a      	cmp	r2, r3
 8003074:	d910      	bls.n	8003098 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003076:	4b86      	ldr	r3, [pc, #536]	@ (8003290 <HAL_RCC_ClockConfig+0x240>)
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f023 0207 	bic.w	r2, r3, #7
 800307e:	4984      	ldr	r1, [pc, #528]	@ (8003290 <HAL_RCC_ClockConfig+0x240>)
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	4313      	orrs	r3, r2
 8003084:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003086:	4b82      	ldr	r3, [pc, #520]	@ (8003290 <HAL_RCC_ClockConfig+0x240>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f003 0307 	and.w	r3, r3, #7
 800308e:	683a      	ldr	r2, [r7, #0]
 8003090:	429a      	cmp	r2, r3
 8003092:	d001      	beq.n	8003098 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	e13c      	b.n	8003312 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f003 0302 	and.w	r3, r3, #2
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d008      	beq.n	80030b6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030a4:	4b7b      	ldr	r3, [pc, #492]	@ (8003294 <HAL_RCC_ClockConfig+0x244>)
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	4978      	ldr	r1, [pc, #480]	@ (8003294 <HAL_RCC_ClockConfig+0x244>)
 80030b2:	4313      	orrs	r3, r2
 80030b4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f003 0301 	and.w	r3, r3, #1
 80030be:	2b00      	cmp	r3, #0
 80030c0:	f000 80cd 	beq.w	800325e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	685b      	ldr	r3, [r3, #4]
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d137      	bne.n	800313c <HAL_RCC_ClockConfig+0xec>
 80030cc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80030d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80030d4:	fa93 f3a3 	rbit	r3, r3
 80030d8:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80030da:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030dc:	fab3 f383 	clz	r3, r3
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	2b3f      	cmp	r3, #63	@ 0x3f
 80030e4:	d802      	bhi.n	80030ec <HAL_RCC_ClockConfig+0x9c>
 80030e6:	4b6b      	ldr	r3, [pc, #428]	@ (8003294 <HAL_RCC_ClockConfig+0x244>)
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	e00f      	b.n	800310c <HAL_RCC_ClockConfig+0xbc>
 80030ec:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80030f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80030f4:	fa93 f3a3 	rbit	r3, r3
 80030f8:	667b      	str	r3, [r7, #100]	@ 0x64
 80030fa:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80030fe:	663b      	str	r3, [r7, #96]	@ 0x60
 8003100:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003102:	fa93 f3a3 	rbit	r3, r3
 8003106:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003108:	4b62      	ldr	r3, [pc, #392]	@ (8003294 <HAL_RCC_ClockConfig+0x244>)
 800310a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800310c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003110:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003112:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003114:	fa92 f2a2 	rbit	r2, r2
 8003118:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800311a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800311c:	fab2 f282 	clz	r2, r2
 8003120:	b2d2      	uxtb	r2, r2
 8003122:	f042 0220 	orr.w	r2, r2, #32
 8003126:	b2d2      	uxtb	r2, r2
 8003128:	f002 021f 	and.w	r2, r2, #31
 800312c:	2101      	movs	r1, #1
 800312e:	fa01 f202 	lsl.w	r2, r1, r2
 8003132:	4013      	ands	r3, r2
 8003134:	2b00      	cmp	r3, #0
 8003136:	d171      	bne.n	800321c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e0ea      	b.n	8003312 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	2b02      	cmp	r3, #2
 8003142:	d137      	bne.n	80031b4 <HAL_RCC_ClockConfig+0x164>
 8003144:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003148:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800314a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800314c:	fa93 f3a3 	rbit	r3, r3
 8003150:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003152:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003154:	fab3 f383 	clz	r3, r3
 8003158:	b2db      	uxtb	r3, r3
 800315a:	2b3f      	cmp	r3, #63	@ 0x3f
 800315c:	d802      	bhi.n	8003164 <HAL_RCC_ClockConfig+0x114>
 800315e:	4b4d      	ldr	r3, [pc, #308]	@ (8003294 <HAL_RCC_ClockConfig+0x244>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	e00f      	b.n	8003184 <HAL_RCC_ClockConfig+0x134>
 8003164:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003168:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800316a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800316c:	fa93 f3a3 	rbit	r3, r3
 8003170:	647b      	str	r3, [r7, #68]	@ 0x44
 8003172:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003176:	643b      	str	r3, [r7, #64]	@ 0x40
 8003178:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800317a:	fa93 f3a3 	rbit	r3, r3
 800317e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003180:	4b44      	ldr	r3, [pc, #272]	@ (8003294 <HAL_RCC_ClockConfig+0x244>)
 8003182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003184:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003188:	63ba      	str	r2, [r7, #56]	@ 0x38
 800318a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800318c:	fa92 f2a2 	rbit	r2, r2
 8003190:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8003192:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003194:	fab2 f282 	clz	r2, r2
 8003198:	b2d2      	uxtb	r2, r2
 800319a:	f042 0220 	orr.w	r2, r2, #32
 800319e:	b2d2      	uxtb	r2, r2
 80031a0:	f002 021f 	and.w	r2, r2, #31
 80031a4:	2101      	movs	r1, #1
 80031a6:	fa01 f202 	lsl.w	r2, r1, r2
 80031aa:	4013      	ands	r3, r2
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d135      	bne.n	800321c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e0ae      	b.n	8003312 <HAL_RCC_ClockConfig+0x2c2>
 80031b4:	2302      	movs	r3, #2
 80031b6:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ba:	fa93 f3a3 	rbit	r3, r3
 80031be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80031c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031c2:	fab3 f383 	clz	r3, r3
 80031c6:	b2db      	uxtb	r3, r3
 80031c8:	2b3f      	cmp	r3, #63	@ 0x3f
 80031ca:	d802      	bhi.n	80031d2 <HAL_RCC_ClockConfig+0x182>
 80031cc:	4b31      	ldr	r3, [pc, #196]	@ (8003294 <HAL_RCC_ClockConfig+0x244>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	e00d      	b.n	80031ee <HAL_RCC_ClockConfig+0x19e>
 80031d2:	2302      	movs	r3, #2
 80031d4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031d8:	fa93 f3a3 	rbit	r3, r3
 80031dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80031de:	2302      	movs	r3, #2
 80031e0:	623b      	str	r3, [r7, #32]
 80031e2:	6a3b      	ldr	r3, [r7, #32]
 80031e4:	fa93 f3a3 	rbit	r3, r3
 80031e8:	61fb      	str	r3, [r7, #28]
 80031ea:	4b2a      	ldr	r3, [pc, #168]	@ (8003294 <HAL_RCC_ClockConfig+0x244>)
 80031ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ee:	2202      	movs	r2, #2
 80031f0:	61ba      	str	r2, [r7, #24]
 80031f2:	69ba      	ldr	r2, [r7, #24]
 80031f4:	fa92 f2a2 	rbit	r2, r2
 80031f8:	617a      	str	r2, [r7, #20]
  return result;
 80031fa:	697a      	ldr	r2, [r7, #20]
 80031fc:	fab2 f282 	clz	r2, r2
 8003200:	b2d2      	uxtb	r2, r2
 8003202:	f042 0220 	orr.w	r2, r2, #32
 8003206:	b2d2      	uxtb	r2, r2
 8003208:	f002 021f 	and.w	r2, r2, #31
 800320c:	2101      	movs	r1, #1
 800320e:	fa01 f202 	lsl.w	r2, r1, r2
 8003212:	4013      	ands	r3, r2
 8003214:	2b00      	cmp	r3, #0
 8003216:	d101      	bne.n	800321c <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003218:	2301      	movs	r3, #1
 800321a:	e07a      	b.n	8003312 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800321c:	4b1d      	ldr	r3, [pc, #116]	@ (8003294 <HAL_RCC_ClockConfig+0x244>)
 800321e:	685b      	ldr	r3, [r3, #4]
 8003220:	f023 0203 	bic.w	r2, r3, #3
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	491a      	ldr	r1, [pc, #104]	@ (8003294 <HAL_RCC_ClockConfig+0x244>)
 800322a:	4313      	orrs	r3, r2
 800322c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800322e:	f7fd fb85 	bl	800093c <HAL_GetTick>
 8003232:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003234:	e00a      	b.n	800324c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003236:	f7fd fb81 	bl	800093c <HAL_GetTick>
 800323a:	4602      	mov	r2, r0
 800323c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800323e:	1ad3      	subs	r3, r2, r3
 8003240:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003244:	4293      	cmp	r3, r2
 8003246:	d901      	bls.n	800324c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003248:	2303      	movs	r3, #3
 800324a:	e062      	b.n	8003312 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800324c:	4b11      	ldr	r3, [pc, #68]	@ (8003294 <HAL_RCC_ClockConfig+0x244>)
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	f003 020c 	and.w	r2, r3, #12
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	685b      	ldr	r3, [r3, #4]
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	429a      	cmp	r2, r3
 800325c:	d1eb      	bne.n	8003236 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800325e:	4b0c      	ldr	r3, [pc, #48]	@ (8003290 <HAL_RCC_ClockConfig+0x240>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 0307 	and.w	r3, r3, #7
 8003266:	683a      	ldr	r2, [r7, #0]
 8003268:	429a      	cmp	r2, r3
 800326a:	d215      	bcs.n	8003298 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800326c:	4b08      	ldr	r3, [pc, #32]	@ (8003290 <HAL_RCC_ClockConfig+0x240>)
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f023 0207 	bic.w	r2, r3, #7
 8003274:	4906      	ldr	r1, [pc, #24]	@ (8003290 <HAL_RCC_ClockConfig+0x240>)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	4313      	orrs	r3, r2
 800327a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800327c:	4b04      	ldr	r3, [pc, #16]	@ (8003290 <HAL_RCC_ClockConfig+0x240>)
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f003 0307 	and.w	r3, r3, #7
 8003284:	683a      	ldr	r2, [r7, #0]
 8003286:	429a      	cmp	r2, r3
 8003288:	d006      	beq.n	8003298 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e041      	b.n	8003312 <HAL_RCC_ClockConfig+0x2c2>
 800328e:	bf00      	nop
 8003290:	40022000 	.word	0x40022000
 8003294:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0304 	and.w	r3, r3, #4
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d008      	beq.n	80032b6 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032a4:	4b1d      	ldr	r3, [pc, #116]	@ (800331c <HAL_RCC_ClockConfig+0x2cc>)
 80032a6:	685b      	ldr	r3, [r3, #4]
 80032a8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	491a      	ldr	r1, [pc, #104]	@ (800331c <HAL_RCC_ClockConfig+0x2cc>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f003 0308 	and.w	r3, r3, #8
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d009      	beq.n	80032d6 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032c2:	4b16      	ldr	r3, [pc, #88]	@ (800331c <HAL_RCC_ClockConfig+0x2cc>)
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	691b      	ldr	r3, [r3, #16]
 80032ce:	00db      	lsls	r3, r3, #3
 80032d0:	4912      	ldr	r1, [pc, #72]	@ (800331c <HAL_RCC_ClockConfig+0x2cc>)
 80032d2:	4313      	orrs	r3, r2
 80032d4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80032d6:	f000 f829 	bl	800332c <HAL_RCC_GetSysClockFreq>
 80032da:	4601      	mov	r1, r0
 80032dc:	4b0f      	ldr	r3, [pc, #60]	@ (800331c <HAL_RCC_ClockConfig+0x2cc>)
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80032e4:	22f0      	movs	r2, #240	@ 0xf0
 80032e6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032e8:	693a      	ldr	r2, [r7, #16]
 80032ea:	fa92 f2a2 	rbit	r2, r2
 80032ee:	60fa      	str	r2, [r7, #12]
  return result;
 80032f0:	68fa      	ldr	r2, [r7, #12]
 80032f2:	fab2 f282 	clz	r2, r2
 80032f6:	b2d2      	uxtb	r2, r2
 80032f8:	40d3      	lsrs	r3, r2
 80032fa:	4a09      	ldr	r2, [pc, #36]	@ (8003320 <HAL_RCC_ClockConfig+0x2d0>)
 80032fc:	5cd3      	ldrb	r3, [r2, r3]
 80032fe:	fa21 f303 	lsr.w	r3, r1, r3
 8003302:	4a08      	ldr	r2, [pc, #32]	@ (8003324 <HAL_RCC_ClockConfig+0x2d4>)
 8003304:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003306:	4b08      	ldr	r3, [pc, #32]	@ (8003328 <HAL_RCC_ClockConfig+0x2d8>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4618      	mov	r0, r3
 800330c:	f7fd fad2 	bl	80008b4 <HAL_InitTick>
  
  return HAL_OK;
 8003310:	2300      	movs	r3, #0
}
 8003312:	4618      	mov	r0, r3
 8003314:	3778      	adds	r7, #120	@ 0x78
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	40021000 	.word	0x40021000
 8003320:	08004f4c 	.word	0x08004f4c
 8003324:	20000000 	.word	0x20000000
 8003328:	20000004 	.word	0x20000004

0800332c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800332c:	b480      	push	{r7}
 800332e:	b087      	sub	sp, #28
 8003330:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003332:	2300      	movs	r3, #0
 8003334:	60fb      	str	r3, [r7, #12]
 8003336:	2300      	movs	r3, #0
 8003338:	60bb      	str	r3, [r7, #8]
 800333a:	2300      	movs	r3, #0
 800333c:	617b      	str	r3, [r7, #20]
 800333e:	2300      	movs	r3, #0
 8003340:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003342:	2300      	movs	r3, #0
 8003344:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8003346:	4b1f      	ldr	r3, [pc, #124]	@ (80033c4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003348:	685b      	ldr	r3, [r3, #4]
 800334a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	f003 030c 	and.w	r3, r3, #12
 8003352:	2b04      	cmp	r3, #4
 8003354:	d002      	beq.n	800335c <HAL_RCC_GetSysClockFreq+0x30>
 8003356:	2b08      	cmp	r3, #8
 8003358:	d003      	beq.n	8003362 <HAL_RCC_GetSysClockFreq+0x36>
 800335a:	e029      	b.n	80033b0 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800335c:	4b1a      	ldr	r3, [pc, #104]	@ (80033c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800335e:	613b      	str	r3, [r7, #16]
      break;
 8003360:	e029      	b.n	80033b6 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	0c9b      	lsrs	r3, r3, #18
 8003366:	f003 030f 	and.w	r3, r3, #15
 800336a:	4a18      	ldr	r2, [pc, #96]	@ (80033cc <HAL_RCC_GetSysClockFreq+0xa0>)
 800336c:	5cd3      	ldrb	r3, [r2, r3]
 800336e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003370:	4b14      	ldr	r3, [pc, #80]	@ (80033c4 <HAL_RCC_GetSysClockFreq+0x98>)
 8003372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003374:	f003 030f 	and.w	r3, r3, #15
 8003378:	4a15      	ldr	r2, [pc, #84]	@ (80033d0 <HAL_RCC_GetSysClockFreq+0xa4>)
 800337a:	5cd3      	ldrb	r3, [r2, r3]
 800337c:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003384:	2b00      	cmp	r3, #0
 8003386:	d008      	beq.n	800339a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003388:	4a0f      	ldr	r2, [pc, #60]	@ (80033c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	fb02 f303 	mul.w	r3, r2, r3
 8003396:	617b      	str	r3, [r7, #20]
 8003398:	e007      	b.n	80033aa <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800339a:	4a0b      	ldr	r2, [pc, #44]	@ (80033c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800339c:	68bb      	ldr	r3, [r7, #8]
 800339e:	fbb2 f2f3 	udiv	r2, r2, r3
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	fb02 f303 	mul.w	r3, r2, r3
 80033a8:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	613b      	str	r3, [r7, #16]
      break;
 80033ae:	e002      	b.n	80033b6 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80033b0:	4b05      	ldr	r3, [pc, #20]	@ (80033c8 <HAL_RCC_GetSysClockFreq+0x9c>)
 80033b2:	613b      	str	r3, [r7, #16]
      break;
 80033b4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033b6:	693b      	ldr	r3, [r7, #16]
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	371c      	adds	r7, #28
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr
 80033c4:	40021000 	.word	0x40021000
 80033c8:	007a1200 	.word	0x007a1200
 80033cc:	08004f64 	.word	0x08004f64
 80033d0:	08004f74 	.word	0x08004f74

080033d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80033d4:	b480      	push	{r7}
 80033d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80033d8:	4b03      	ldr	r3, [pc, #12]	@ (80033e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80033da:	681b      	ldr	r3, [r3, #0]
}
 80033dc:	4618      	mov	r0, r3
 80033de:	46bd      	mov	sp, r7
 80033e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e4:	4770      	bx	lr
 80033e6:	bf00      	nop
 80033e8:	20000000 	.word	0x20000000

080033ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b082      	sub	sp, #8
 80033f0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80033f2:	f7ff ffef 	bl	80033d4 <HAL_RCC_GetHCLKFreq>
 80033f6:	4601      	mov	r1, r0
 80033f8:	4b0b      	ldr	r3, [pc, #44]	@ (8003428 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003400:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003404:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003406:	687a      	ldr	r2, [r7, #4]
 8003408:	fa92 f2a2 	rbit	r2, r2
 800340c:	603a      	str	r2, [r7, #0]
  return result;
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	fab2 f282 	clz	r2, r2
 8003414:	b2d2      	uxtb	r2, r2
 8003416:	40d3      	lsrs	r3, r2
 8003418:	4a04      	ldr	r2, [pc, #16]	@ (800342c <HAL_RCC_GetPCLK1Freq+0x40>)
 800341a:	5cd3      	ldrb	r3, [r2, r3]
 800341c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003420:	4618      	mov	r0, r3
 8003422:	3708      	adds	r7, #8
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	40021000 	.word	0x40021000
 800342c:	08004f5c 	.word	0x08004f5c

08003430 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003436:	f7ff ffcd 	bl	80033d4 <HAL_RCC_GetHCLKFreq>
 800343a:	4601      	mov	r1, r0
 800343c:	4b0b      	ldr	r3, [pc, #44]	@ (800346c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800343e:	685b      	ldr	r3, [r3, #4]
 8003440:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003444:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003448:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344a:	687a      	ldr	r2, [r7, #4]
 800344c:	fa92 f2a2 	rbit	r2, r2
 8003450:	603a      	str	r2, [r7, #0]
  return result;
 8003452:	683a      	ldr	r2, [r7, #0]
 8003454:	fab2 f282 	clz	r2, r2
 8003458:	b2d2      	uxtb	r2, r2
 800345a:	40d3      	lsrs	r3, r2
 800345c:	4a04      	ldr	r2, [pc, #16]	@ (8003470 <HAL_RCC_GetPCLK2Freq+0x40>)
 800345e:	5cd3      	ldrb	r3, [r2, r3]
 8003460:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003464:	4618      	mov	r0, r3
 8003466:	3708      	adds	r7, #8
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}
 800346c:	40021000 	.word	0x40021000
 8003470:	08004f5c 	.word	0x08004f5c

08003474 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b092      	sub	sp, #72	@ 0x48
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800347c:	2300      	movs	r3, #0
 800347e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003480:	2300      	movs	r3, #0
 8003482:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8003484:	2300      	movs	r3, #0
 8003486:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003492:	2b00      	cmp	r3, #0
 8003494:	f000 80d2 	beq.w	800363c <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003498:	4b4d      	ldr	r3, [pc, #308]	@ (80035d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800349a:	69db      	ldr	r3, [r3, #28]
 800349c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d10e      	bne.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034a4:	4b4a      	ldr	r3, [pc, #296]	@ (80035d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80034a6:	69db      	ldr	r3, [r3, #28]
 80034a8:	4a49      	ldr	r2, [pc, #292]	@ (80035d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80034aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034ae:	61d3      	str	r3, [r2, #28]
 80034b0:	4b47      	ldr	r3, [pc, #284]	@ (80035d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80034b2:	69db      	ldr	r3, [r3, #28]
 80034b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034b8:	60bb      	str	r3, [r7, #8]
 80034ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034bc:	2301      	movs	r3, #1
 80034be:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034c2:	4b44      	ldr	r3, [pc, #272]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d118      	bne.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80034ce:	4b41      	ldr	r3, [pc, #260]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a40      	ldr	r2, [pc, #256]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80034d8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80034da:	f7fd fa2f 	bl	800093c <HAL_GetTick>
 80034de:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034e0:	e008      	b.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80034e2:	f7fd fa2b 	bl	800093c <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	2b64      	cmp	r3, #100	@ 0x64
 80034ee:	d901      	bls.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	e1d4      	b.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034f4:	4b37      	ldr	r3, [pc, #220]	@ (80035d4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d0f0      	beq.n	80034e2 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003500:	4b33      	ldr	r3, [pc, #204]	@ (80035d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003502:	6a1b      	ldr	r3, [r3, #32]
 8003504:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003508:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800350a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800350c:	2b00      	cmp	r3, #0
 800350e:	f000 8082 	beq.w	8003616 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	685b      	ldr	r3, [r3, #4]
 8003516:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800351a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800351c:	429a      	cmp	r2, r3
 800351e:	d07a      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003520:	4b2b      	ldr	r3, [pc, #172]	@ (80035d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003522:	6a1b      	ldr	r3, [r3, #32]
 8003524:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003528:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800352a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800352e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003532:	fa93 f3a3 	rbit	r3, r3
 8003536:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800353a:	fab3 f383 	clz	r3, r3
 800353e:	b2db      	uxtb	r3, r3
 8003540:	461a      	mov	r2, r3
 8003542:	4b25      	ldr	r3, [pc, #148]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003544:	4413      	add	r3, r2
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	461a      	mov	r2, r3
 800354a:	2301      	movs	r3, #1
 800354c:	6013      	str	r3, [r2, #0]
 800354e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003552:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003554:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003556:	fa93 f3a3 	rbit	r3, r3
 800355a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800355c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800355e:	fab3 f383 	clz	r3, r3
 8003562:	b2db      	uxtb	r3, r3
 8003564:	461a      	mov	r2, r3
 8003566:	4b1c      	ldr	r3, [pc, #112]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003568:	4413      	add	r3, r2
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	461a      	mov	r2, r3
 800356e:	2300      	movs	r3, #0
 8003570:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003572:	4a17      	ldr	r2, [pc, #92]	@ (80035d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003574:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003576:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003578:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800357a:	f003 0301 	and.w	r3, r3, #1
 800357e:	2b00      	cmp	r3, #0
 8003580:	d049      	beq.n	8003616 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003582:	f7fd f9db 	bl	800093c <HAL_GetTick>
 8003586:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003588:	e00a      	b.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800358a:	f7fd f9d7 	bl	800093c <HAL_GetTick>
 800358e:	4602      	mov	r2, r0
 8003590:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003592:	1ad3      	subs	r3, r2, r3
 8003594:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003598:	4293      	cmp	r3, r2
 800359a:	d901      	bls.n	80035a0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800359c:	2303      	movs	r3, #3
 800359e:	e17e      	b.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x42a>
 80035a0:	2302      	movs	r3, #2
 80035a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035a6:	fa93 f3a3 	rbit	r3, r3
 80035aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80035ac:	2302      	movs	r3, #2
 80035ae:	623b      	str	r3, [r7, #32]
 80035b0:	6a3b      	ldr	r3, [r7, #32]
 80035b2:	fa93 f3a3 	rbit	r3, r3
 80035b6:	61fb      	str	r3, [r7, #28]
  return result;
 80035b8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035ba:	fab3 f383 	clz	r3, r3
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d108      	bne.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x168>
 80035ca:	4b01      	ldr	r3, [pc, #4]	@ (80035d0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80035cc:	6a1b      	ldr	r3, [r3, #32]
 80035ce:	e00d      	b.n	80035ec <HAL_RCCEx_PeriphCLKConfig+0x178>
 80035d0:	40021000 	.word	0x40021000
 80035d4:	40007000 	.word	0x40007000
 80035d8:	10908100 	.word	0x10908100
 80035dc:	2302      	movs	r3, #2
 80035de:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035e0:	69bb      	ldr	r3, [r7, #24]
 80035e2:	fa93 f3a3 	rbit	r3, r3
 80035e6:	617b      	str	r3, [r7, #20]
 80035e8:	4b9a      	ldr	r3, [pc, #616]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ec:	2202      	movs	r2, #2
 80035ee:	613a      	str	r2, [r7, #16]
 80035f0:	693a      	ldr	r2, [r7, #16]
 80035f2:	fa92 f2a2 	rbit	r2, r2
 80035f6:	60fa      	str	r2, [r7, #12]
  return result;
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	fab2 f282 	clz	r2, r2
 80035fe:	b2d2      	uxtb	r2, r2
 8003600:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003604:	b2d2      	uxtb	r2, r2
 8003606:	f002 021f 	and.w	r2, r2, #31
 800360a:	2101      	movs	r1, #1
 800360c:	fa01 f202 	lsl.w	r2, r1, r2
 8003610:	4013      	ands	r3, r2
 8003612:	2b00      	cmp	r3, #0
 8003614:	d0b9      	beq.n	800358a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8003616:	4b8f      	ldr	r3, [pc, #572]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003618:	6a1b      	ldr	r3, [r3, #32]
 800361a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	498c      	ldr	r1, [pc, #560]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003624:	4313      	orrs	r3, r2
 8003626:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003628:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800362c:	2b01      	cmp	r3, #1
 800362e:	d105      	bne.n	800363c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003630:	4b88      	ldr	r3, [pc, #544]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003632:	69db      	ldr	r3, [r3, #28]
 8003634:	4a87      	ldr	r2, [pc, #540]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003636:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800363a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	f003 0301 	and.w	r3, r3, #1
 8003644:	2b00      	cmp	r3, #0
 8003646:	d008      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003648:	4b82      	ldr	r3, [pc, #520]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800364a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800364c:	f023 0203 	bic.w	r2, r3, #3
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	689b      	ldr	r3, [r3, #8]
 8003654:	497f      	ldr	r1, [pc, #508]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003656:	4313      	orrs	r3, r2
 8003658:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0302 	and.w	r3, r3, #2
 8003662:	2b00      	cmp	r3, #0
 8003664:	d008      	beq.n	8003678 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003666:	4b7b      	ldr	r3, [pc, #492]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800366a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	68db      	ldr	r3, [r3, #12]
 8003672:	4978      	ldr	r1, [pc, #480]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003674:	4313      	orrs	r3, r2
 8003676:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f003 0304 	and.w	r3, r3, #4
 8003680:	2b00      	cmp	r3, #0
 8003682:	d008      	beq.n	8003696 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003684:	4b73      	ldr	r3, [pc, #460]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003688:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	691b      	ldr	r3, [r3, #16]
 8003690:	4970      	ldr	r1, [pc, #448]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003692:	4313      	orrs	r3, r2
 8003694:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f003 0320 	and.w	r3, r3, #32
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d008      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036a2:	4b6c      	ldr	r3, [pc, #432]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a6:	f023 0210 	bic.w	r2, r3, #16
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	4969      	ldr	r1, [pc, #420]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036b0:	4313      	orrs	r3, r2
 80036b2:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d008      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80036c0:	4b64      	ldr	r3, [pc, #400]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036cc:	4961      	ldr	r1, [pc, #388]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ce:	4313      	orrs	r3, r2
 80036d0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d008      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80036de:	4b5d      	ldr	r3, [pc, #372]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036e2:	f023 0220 	bic.w	r2, r3, #32
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6a1b      	ldr	r3, [r3, #32]
 80036ea:	495a      	ldr	r1, [pc, #360]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ec:	4313      	orrs	r3, r2
 80036ee:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d008      	beq.n	800370e <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80036fc:	4b55      	ldr	r3, [pc, #340]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003700:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003708:	4952      	ldr	r1, [pc, #328]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800370a:	4313      	orrs	r3, r2
 800370c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0308 	and.w	r3, r3, #8
 8003716:	2b00      	cmp	r3, #0
 8003718:	d008      	beq.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800371a:	4b4e      	ldr	r3, [pc, #312]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800371c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	695b      	ldr	r3, [r3, #20]
 8003726:	494b      	ldr	r1, [pc, #300]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003728:	4313      	orrs	r3, r2
 800372a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f003 0310 	and.w	r3, r3, #16
 8003734:	2b00      	cmp	r3, #0
 8003736:	d008      	beq.n	800374a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003738:	4b46      	ldr	r3, [pc, #280]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800373a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800373c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	699b      	ldr	r3, [r3, #24]
 8003744:	4943      	ldr	r1, [pc, #268]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003746:	4313      	orrs	r3, r2
 8003748:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003752:	2b00      	cmp	r3, #0
 8003754:	d008      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003756:	4b3f      	ldr	r3, [pc, #252]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003758:	685b      	ldr	r3, [r3, #4]
 800375a:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003762:	493c      	ldr	r1, [pc, #240]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003764:	4313      	orrs	r3, r2
 8003766:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003770:	2b00      	cmp	r3, #0
 8003772:	d008      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003774:	4b37      	ldr	r3, [pc, #220]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003778:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003780:	4934      	ldr	r1, [pc, #208]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003782:	4313      	orrs	r3, r2
 8003784:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800378e:	2b00      	cmp	r3, #0
 8003790:	d008      	beq.n	80037a4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8003792:	4b30      	ldr	r3, [pc, #192]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003796:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800379e:	492d      	ldr	r1, [pc, #180]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037a0:	4313      	orrs	r3, r2
 80037a2:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d008      	beq.n	80037c2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80037b0:	4b28      	ldr	r3, [pc, #160]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037b4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037bc:	4925      	ldr	r1, [pc, #148]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037be:	4313      	orrs	r3, r2
 80037c0:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d008      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80037ce:	4b21      	ldr	r3, [pc, #132]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037d2:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037da:	491e      	ldr	r1, [pc, #120]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037dc:	4313      	orrs	r3, r2
 80037de:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d008      	beq.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80037ec:	4b19      	ldr	r3, [pc, #100]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037f0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80037f8:	4916      	ldr	r1, [pc, #88]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80037fa:	4313      	orrs	r3, r2
 80037fc:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003806:	2b00      	cmp	r3, #0
 8003808:	d008      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800380a:	4b12      	ldr	r3, [pc, #72]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800380c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800380e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003816:	490f      	ldr	r1, [pc, #60]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003818:	4313      	orrs	r3, r2
 800381a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003824:	2b00      	cmp	r3, #0
 8003826:	d008      	beq.n	800383a <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003828:	4b0a      	ldr	r3, [pc, #40]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800382a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800382c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003834:	4907      	ldr	r1, [pc, #28]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003836:	4313      	orrs	r3, r2
 8003838:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003842:	2b00      	cmp	r3, #0
 8003844:	d00c      	beq.n	8003860 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8003846:	4b03      	ldr	r3, [pc, #12]	@ (8003854 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800384a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	e002      	b.n	8003858 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003852:	bf00      	nop
 8003854:	40021000 	.word	0x40021000
 8003858:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800385a:	4913      	ldr	r1, [pc, #76]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800385c:	4313      	orrs	r3, r2
 800385e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003868:	2b00      	cmp	r3, #0
 800386a:	d008      	beq.n	800387e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800386c:	4b0e      	ldr	r3, [pc, #56]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800386e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003870:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003878:	490b      	ldr	r1, [pc, #44]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800387a:	4313      	orrs	r3, r2
 800387c:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003886:	2b00      	cmp	r3, #0
 8003888:	d008      	beq.n	800389c <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800388a:	4b07      	ldr	r3, [pc, #28]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800388c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800388e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003896:	4904      	ldr	r1, [pc, #16]	@ (80038a8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003898:	4313      	orrs	r3, r2
 800389a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3748      	adds	r7, #72	@ 0x48
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	40021000 	.word	0x40021000

080038ac <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d101      	bne.n	80038be <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038ba:	2301      	movs	r3, #1
 80038bc:	e049      	b.n	8003952 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d106      	bne.n	80038d8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	2200      	movs	r2, #0
 80038ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80038d2:	6878      	ldr	r0, [r7, #4]
 80038d4:	f7fc fed8 	bl	8000688 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	2202      	movs	r2, #2
 80038dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	3304      	adds	r3, #4
 80038e8:	4619      	mov	r1, r3
 80038ea:	4610      	mov	r0, r2
 80038ec:	f000 fa56 	bl	8003d9c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003950:	2300      	movs	r3, #0
}
 8003952:	4618      	mov	r0, r3
 8003954:	3708      	adds	r7, #8
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}
	...

0800395c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b084      	sub	sp, #16
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d109      	bne.n	8003980 <HAL_TIM_PWM_Start+0x24>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003972:	b2db      	uxtb	r3, r3
 8003974:	2b01      	cmp	r3, #1
 8003976:	bf14      	ite	ne
 8003978:	2301      	movne	r3, #1
 800397a:	2300      	moveq	r3, #0
 800397c:	b2db      	uxtb	r3, r3
 800397e:	e03c      	b.n	80039fa <HAL_TIM_PWM_Start+0x9e>
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	2b04      	cmp	r3, #4
 8003984:	d109      	bne.n	800399a <HAL_TIM_PWM_Start+0x3e>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b01      	cmp	r3, #1
 8003990:	bf14      	ite	ne
 8003992:	2301      	movne	r3, #1
 8003994:	2300      	moveq	r3, #0
 8003996:	b2db      	uxtb	r3, r3
 8003998:	e02f      	b.n	80039fa <HAL_TIM_PWM_Start+0x9e>
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	2b08      	cmp	r3, #8
 800399e:	d109      	bne.n	80039b4 <HAL_TIM_PWM_Start+0x58>
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	bf14      	ite	ne
 80039ac:	2301      	movne	r3, #1
 80039ae:	2300      	moveq	r3, #0
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	e022      	b.n	80039fa <HAL_TIM_PWM_Start+0x9e>
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	2b0c      	cmp	r3, #12
 80039b8:	d109      	bne.n	80039ce <HAL_TIM_PWM_Start+0x72>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	bf14      	ite	ne
 80039c6:	2301      	movne	r3, #1
 80039c8:	2300      	moveq	r3, #0
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	e015      	b.n	80039fa <HAL_TIM_PWM_Start+0x9e>
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	2b10      	cmp	r3, #16
 80039d2:	d109      	bne.n	80039e8 <HAL_TIM_PWM_Start+0x8c>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	2b01      	cmp	r3, #1
 80039de:	bf14      	ite	ne
 80039e0:	2301      	movne	r3, #1
 80039e2:	2300      	moveq	r3, #0
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	e008      	b.n	80039fa <HAL_TIM_PWM_Start+0x9e>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	bf14      	ite	ne
 80039f4:	2301      	movne	r3, #1
 80039f6:	2300      	moveq	r3, #0
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d001      	beq.n	8003a02 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	e0a1      	b.n	8003b46 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d104      	bne.n	8003a12 <HAL_TIM_PWM_Start+0xb6>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2202      	movs	r2, #2
 8003a0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a10:	e023      	b.n	8003a5a <HAL_TIM_PWM_Start+0xfe>
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	2b04      	cmp	r3, #4
 8003a16:	d104      	bne.n	8003a22 <HAL_TIM_PWM_Start+0xc6>
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	2202      	movs	r2, #2
 8003a1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a20:	e01b      	b.n	8003a5a <HAL_TIM_PWM_Start+0xfe>
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	2b08      	cmp	r3, #8
 8003a26:	d104      	bne.n	8003a32 <HAL_TIM_PWM_Start+0xd6>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2202      	movs	r2, #2
 8003a2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a30:	e013      	b.n	8003a5a <HAL_TIM_PWM_Start+0xfe>
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	2b0c      	cmp	r3, #12
 8003a36:	d104      	bne.n	8003a42 <HAL_TIM_PWM_Start+0xe6>
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2202      	movs	r2, #2
 8003a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003a40:	e00b      	b.n	8003a5a <HAL_TIM_PWM_Start+0xfe>
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	2b10      	cmp	r3, #16
 8003a46:	d104      	bne.n	8003a52 <HAL_TIM_PWM_Start+0xf6>
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2202      	movs	r2, #2
 8003a4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a50:	e003      	b.n	8003a5a <HAL_TIM_PWM_Start+0xfe>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2202      	movs	r2, #2
 8003a56:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	6839      	ldr	r1, [r7, #0]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f000 fd4a 	bl	80044fc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a38      	ldr	r2, [pc, #224]	@ (8003b50 <HAL_TIM_PWM_Start+0x1f4>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d018      	beq.n	8003aa4 <HAL_TIM_PWM_Start+0x148>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a37      	ldr	r2, [pc, #220]	@ (8003b54 <HAL_TIM_PWM_Start+0x1f8>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d013      	beq.n	8003aa4 <HAL_TIM_PWM_Start+0x148>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a35      	ldr	r2, [pc, #212]	@ (8003b58 <HAL_TIM_PWM_Start+0x1fc>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d00e      	beq.n	8003aa4 <HAL_TIM_PWM_Start+0x148>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a34      	ldr	r2, [pc, #208]	@ (8003b5c <HAL_TIM_PWM_Start+0x200>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d009      	beq.n	8003aa4 <HAL_TIM_PWM_Start+0x148>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a32      	ldr	r2, [pc, #200]	@ (8003b60 <HAL_TIM_PWM_Start+0x204>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d004      	beq.n	8003aa4 <HAL_TIM_PWM_Start+0x148>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a31      	ldr	r2, [pc, #196]	@ (8003b64 <HAL_TIM_PWM_Start+0x208>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d101      	bne.n	8003aa8 <HAL_TIM_PWM_Start+0x14c>
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e000      	b.n	8003aaa <HAL_TIM_PWM_Start+0x14e>
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d007      	beq.n	8003abe <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003abc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	4a23      	ldr	r2, [pc, #140]	@ (8003b50 <HAL_TIM_PWM_Start+0x1f4>)
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d01d      	beq.n	8003b04 <HAL_TIM_PWM_Start+0x1a8>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ad0:	d018      	beq.n	8003b04 <HAL_TIM_PWM_Start+0x1a8>
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	4a24      	ldr	r2, [pc, #144]	@ (8003b68 <HAL_TIM_PWM_Start+0x20c>)
 8003ad8:	4293      	cmp	r3, r2
 8003ada:	d013      	beq.n	8003b04 <HAL_TIM_PWM_Start+0x1a8>
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	4a22      	ldr	r2, [pc, #136]	@ (8003b6c <HAL_TIM_PWM_Start+0x210>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d00e      	beq.n	8003b04 <HAL_TIM_PWM_Start+0x1a8>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a1a      	ldr	r2, [pc, #104]	@ (8003b54 <HAL_TIM_PWM_Start+0x1f8>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d009      	beq.n	8003b04 <HAL_TIM_PWM_Start+0x1a8>
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	4a18      	ldr	r2, [pc, #96]	@ (8003b58 <HAL_TIM_PWM_Start+0x1fc>)
 8003af6:	4293      	cmp	r3, r2
 8003af8:	d004      	beq.n	8003b04 <HAL_TIM_PWM_Start+0x1a8>
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	4a19      	ldr	r2, [pc, #100]	@ (8003b64 <HAL_TIM_PWM_Start+0x208>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d115      	bne.n	8003b30 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	689a      	ldr	r2, [r3, #8]
 8003b0a:	4b19      	ldr	r3, [pc, #100]	@ (8003b70 <HAL_TIM_PWM_Start+0x214>)
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2b06      	cmp	r3, #6
 8003b14:	d015      	beq.n	8003b42 <HAL_TIM_PWM_Start+0x1e6>
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b1c:	d011      	beq.n	8003b42 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f042 0201 	orr.w	r2, r2, #1
 8003b2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b2e:	e008      	b.n	8003b42 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f042 0201 	orr.w	r2, r2, #1
 8003b3e:	601a      	str	r2, [r3, #0]
 8003b40:	e000      	b.n	8003b44 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b42:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3710      	adds	r7, #16
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd80      	pop	{r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	40012c00 	.word	0x40012c00
 8003b54:	40013400 	.word	0x40013400
 8003b58:	40014000 	.word	0x40014000
 8003b5c:	40014400 	.word	0x40014400
 8003b60:	40014800 	.word	0x40014800
 8003b64:	40015000 	.word	0x40015000
 8003b68:	40000400 	.word	0x40000400
 8003b6c:	40000800 	.word	0x40000800
 8003b70:	00010007 	.word	0x00010007

08003b74 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b086      	sub	sp, #24
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	60f8      	str	r0, [r7, #12]
 8003b7c:	60b9      	str	r1, [r7, #8]
 8003b7e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b80:	2300      	movs	r3, #0
 8003b82:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d101      	bne.n	8003b92 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003b8e:	2302      	movs	r3, #2
 8003b90:	e0ff      	b.n	8003d92 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	2201      	movs	r2, #1
 8003b96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2b14      	cmp	r3, #20
 8003b9e:	f200 80f0 	bhi.w	8003d82 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003ba2:	a201      	add	r2, pc, #4	@ (adr r2, 8003ba8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003ba4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ba8:	08003bfd 	.word	0x08003bfd
 8003bac:	08003d83 	.word	0x08003d83
 8003bb0:	08003d83 	.word	0x08003d83
 8003bb4:	08003d83 	.word	0x08003d83
 8003bb8:	08003c3d 	.word	0x08003c3d
 8003bbc:	08003d83 	.word	0x08003d83
 8003bc0:	08003d83 	.word	0x08003d83
 8003bc4:	08003d83 	.word	0x08003d83
 8003bc8:	08003c7f 	.word	0x08003c7f
 8003bcc:	08003d83 	.word	0x08003d83
 8003bd0:	08003d83 	.word	0x08003d83
 8003bd4:	08003d83 	.word	0x08003d83
 8003bd8:	08003cbf 	.word	0x08003cbf
 8003bdc:	08003d83 	.word	0x08003d83
 8003be0:	08003d83 	.word	0x08003d83
 8003be4:	08003d83 	.word	0x08003d83
 8003be8:	08003d01 	.word	0x08003d01
 8003bec:	08003d83 	.word	0x08003d83
 8003bf0:	08003d83 	.word	0x08003d83
 8003bf4:	08003d83 	.word	0x08003d83
 8003bf8:	08003d41 	.word	0x08003d41
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	68b9      	ldr	r1, [r7, #8]
 8003c02:	4618      	mov	r0, r3
 8003c04:	f000 f974 	bl	8003ef0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	699a      	ldr	r2, [r3, #24]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f042 0208 	orr.w	r2, r2, #8
 8003c16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	699a      	ldr	r2, [r3, #24]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f022 0204 	bic.w	r2, r2, #4
 8003c26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	6999      	ldr	r1, [r3, #24]
 8003c2e:	68bb      	ldr	r3, [r7, #8]
 8003c30:	691a      	ldr	r2, [r3, #16]
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	430a      	orrs	r2, r1
 8003c38:	619a      	str	r2, [r3, #24]
      break;
 8003c3a:	e0a5      	b.n	8003d88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	68b9      	ldr	r1, [r7, #8]
 8003c42:	4618      	mov	r0, r3
 8003c44:	f000 f9ee 	bl	8004024 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	699a      	ldr	r2, [r3, #24]
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003c56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	699a      	ldr	r2, [r3, #24]
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003c66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	6999      	ldr	r1, [r3, #24]
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	691b      	ldr	r3, [r3, #16]
 8003c72:	021a      	lsls	r2, r3, #8
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	430a      	orrs	r2, r1
 8003c7a:	619a      	str	r2, [r3, #24]
      break;
 8003c7c:	e084      	b.n	8003d88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	68b9      	ldr	r1, [r7, #8]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f000 fa61 	bl	800414c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	69da      	ldr	r2, [r3, #28]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f042 0208 	orr.w	r2, r2, #8
 8003c98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	69da      	ldr	r2, [r3, #28]
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	f022 0204 	bic.w	r2, r2, #4
 8003ca8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	69d9      	ldr	r1, [r3, #28]
 8003cb0:	68bb      	ldr	r3, [r7, #8]
 8003cb2:	691a      	ldr	r2, [r3, #16]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	430a      	orrs	r2, r1
 8003cba:	61da      	str	r2, [r3, #28]
      break;
 8003cbc:	e064      	b.n	8003d88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	68b9      	ldr	r1, [r7, #8]
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f000 fad3 	bl	8004270 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	69da      	ldr	r2, [r3, #28]
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003cd8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	69da      	ldr	r2, [r3, #28]
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003ce8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	69d9      	ldr	r1, [r3, #28]
 8003cf0:	68bb      	ldr	r3, [r7, #8]
 8003cf2:	691b      	ldr	r3, [r3, #16]
 8003cf4:	021a      	lsls	r2, r3, #8
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	61da      	str	r2, [r3, #28]
      break;
 8003cfe:	e043      	b.n	8003d88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	68b9      	ldr	r1, [r7, #8]
 8003d06:	4618      	mov	r0, r3
 8003d08:	f000 fb22 	bl	8004350 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	f042 0208 	orr.w	r2, r2, #8
 8003d1a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f022 0204 	bic.w	r2, r2, #4
 8003d2a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003d32:	68bb      	ldr	r3, [r7, #8]
 8003d34:	691a      	ldr	r2, [r3, #16]
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	430a      	orrs	r2, r1
 8003d3c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003d3e:	e023      	b.n	8003d88 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	68b9      	ldr	r1, [r7, #8]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f000 fb6c 	bl	8004424 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003d5a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003d6a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	691b      	ldr	r3, [r3, #16]
 8003d76:	021a      	lsls	r2, r3, #8
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	430a      	orrs	r2, r1
 8003d7e:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003d80:	e002      	b.n	8003d88 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8003d82:	2301      	movs	r3, #1
 8003d84:	75fb      	strb	r3, [r7, #23]
      break;
 8003d86:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003d90:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3718      	adds	r7, #24
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
 8003d9a:	bf00      	nop

08003d9c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b085      	sub	sp, #20
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	4a48      	ldr	r2, [pc, #288]	@ (8003ed0 <TIM_Base_SetConfig+0x134>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d013      	beq.n	8003ddc <TIM_Base_SetConfig+0x40>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dba:	d00f      	beq.n	8003ddc <TIM_Base_SetConfig+0x40>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	4a45      	ldr	r2, [pc, #276]	@ (8003ed4 <TIM_Base_SetConfig+0x138>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d00b      	beq.n	8003ddc <TIM_Base_SetConfig+0x40>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	4a44      	ldr	r2, [pc, #272]	@ (8003ed8 <TIM_Base_SetConfig+0x13c>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d007      	beq.n	8003ddc <TIM_Base_SetConfig+0x40>
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	4a43      	ldr	r2, [pc, #268]	@ (8003edc <TIM_Base_SetConfig+0x140>)
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d003      	beq.n	8003ddc <TIM_Base_SetConfig+0x40>
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	4a42      	ldr	r2, [pc, #264]	@ (8003ee0 <TIM_Base_SetConfig+0x144>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d108      	bne.n	8003dee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003de2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	68fa      	ldr	r2, [r7, #12]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	4a37      	ldr	r2, [pc, #220]	@ (8003ed0 <TIM_Base_SetConfig+0x134>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d01f      	beq.n	8003e36 <TIM_Base_SetConfig+0x9a>
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dfc:	d01b      	beq.n	8003e36 <TIM_Base_SetConfig+0x9a>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	4a34      	ldr	r2, [pc, #208]	@ (8003ed4 <TIM_Base_SetConfig+0x138>)
 8003e02:	4293      	cmp	r3, r2
 8003e04:	d017      	beq.n	8003e36 <TIM_Base_SetConfig+0x9a>
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	4a33      	ldr	r2, [pc, #204]	@ (8003ed8 <TIM_Base_SetConfig+0x13c>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d013      	beq.n	8003e36 <TIM_Base_SetConfig+0x9a>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	4a32      	ldr	r2, [pc, #200]	@ (8003edc <TIM_Base_SetConfig+0x140>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d00f      	beq.n	8003e36 <TIM_Base_SetConfig+0x9a>
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a32      	ldr	r2, [pc, #200]	@ (8003ee4 <TIM_Base_SetConfig+0x148>)
 8003e1a:	4293      	cmp	r3, r2
 8003e1c:	d00b      	beq.n	8003e36 <TIM_Base_SetConfig+0x9a>
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a31      	ldr	r2, [pc, #196]	@ (8003ee8 <TIM_Base_SetConfig+0x14c>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d007      	beq.n	8003e36 <TIM_Base_SetConfig+0x9a>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a30      	ldr	r2, [pc, #192]	@ (8003eec <TIM_Base_SetConfig+0x150>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d003      	beq.n	8003e36 <TIM_Base_SetConfig+0x9a>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	4a2b      	ldr	r2, [pc, #172]	@ (8003ee0 <TIM_Base_SetConfig+0x144>)
 8003e32:	4293      	cmp	r3, r2
 8003e34:	d108      	bne.n	8003e48 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003e3e:	683b      	ldr	r3, [r7, #0]
 8003e40:	68db      	ldr	r3, [r3, #12]
 8003e42:	68fa      	ldr	r2, [r7, #12]
 8003e44:	4313      	orrs	r3, r2
 8003e46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	695b      	ldr	r3, [r3, #20]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	68fa      	ldr	r2, [r7, #12]
 8003e5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	689a      	ldr	r2, [r3, #8]
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	4a18      	ldr	r2, [pc, #96]	@ (8003ed0 <TIM_Base_SetConfig+0x134>)
 8003e70:	4293      	cmp	r3, r2
 8003e72:	d013      	beq.n	8003e9c <TIM_Base_SetConfig+0x100>
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	4a19      	ldr	r2, [pc, #100]	@ (8003edc <TIM_Base_SetConfig+0x140>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d00f      	beq.n	8003e9c <TIM_Base_SetConfig+0x100>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	4a19      	ldr	r2, [pc, #100]	@ (8003ee4 <TIM_Base_SetConfig+0x148>)
 8003e80:	4293      	cmp	r3, r2
 8003e82:	d00b      	beq.n	8003e9c <TIM_Base_SetConfig+0x100>
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	4a18      	ldr	r2, [pc, #96]	@ (8003ee8 <TIM_Base_SetConfig+0x14c>)
 8003e88:	4293      	cmp	r3, r2
 8003e8a:	d007      	beq.n	8003e9c <TIM_Base_SetConfig+0x100>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	4a17      	ldr	r2, [pc, #92]	@ (8003eec <TIM_Base_SetConfig+0x150>)
 8003e90:	4293      	cmp	r3, r2
 8003e92:	d003      	beq.n	8003e9c <TIM_Base_SetConfig+0x100>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	4a12      	ldr	r2, [pc, #72]	@ (8003ee0 <TIM_Base_SetConfig+0x144>)
 8003e98:	4293      	cmp	r3, r2
 8003e9a:	d103      	bne.n	8003ea4 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	691a      	ldr	r2, [r3, #16]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	691b      	ldr	r3, [r3, #16]
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d105      	bne.n	8003ec2 <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	f023 0201 	bic.w	r2, r3, #1
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	611a      	str	r2, [r3, #16]
  }
}
 8003ec2:	bf00      	nop
 8003ec4:	3714      	adds	r7, #20
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ecc:	4770      	bx	lr
 8003ece:	bf00      	nop
 8003ed0:	40012c00 	.word	0x40012c00
 8003ed4:	40000400 	.word	0x40000400
 8003ed8:	40000800 	.word	0x40000800
 8003edc:	40013400 	.word	0x40013400
 8003ee0:	40015000 	.word	0x40015000
 8003ee4:	40014000 	.word	0x40014000
 8003ee8:	40014400 	.word	0x40014400
 8003eec:	40014800 	.word	0x40014800

08003ef0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003ef0:	b480      	push	{r7}
 8003ef2:	b087      	sub	sp, #28
 8003ef4:	af00      	add	r7, sp, #0
 8003ef6:	6078      	str	r0, [r7, #4]
 8003ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6a1b      	ldr	r3, [r3, #32]
 8003efe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6a1b      	ldr	r3, [r3, #32]
 8003f04:	f023 0201 	bic.w	r2, r3, #1
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	699b      	ldr	r3, [r3, #24]
 8003f16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f22:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f023 0303 	bic.w	r3, r3, #3
 8003f2a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68fa      	ldr	r2, [r7, #12]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003f36:	697b      	ldr	r3, [r7, #20]
 8003f38:	f023 0302 	bic.w	r3, r3, #2
 8003f3c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	697a      	ldr	r2, [r7, #20]
 8003f44:	4313      	orrs	r3, r2
 8003f46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a30      	ldr	r2, [pc, #192]	@ (800400c <TIM_OC1_SetConfig+0x11c>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d013      	beq.n	8003f78 <TIM_OC1_SetConfig+0x88>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a2f      	ldr	r2, [pc, #188]	@ (8004010 <TIM_OC1_SetConfig+0x120>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d00f      	beq.n	8003f78 <TIM_OC1_SetConfig+0x88>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a2e      	ldr	r2, [pc, #184]	@ (8004014 <TIM_OC1_SetConfig+0x124>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d00b      	beq.n	8003f78 <TIM_OC1_SetConfig+0x88>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	4a2d      	ldr	r2, [pc, #180]	@ (8004018 <TIM_OC1_SetConfig+0x128>)
 8003f64:	4293      	cmp	r3, r2
 8003f66:	d007      	beq.n	8003f78 <TIM_OC1_SetConfig+0x88>
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	4a2c      	ldr	r2, [pc, #176]	@ (800401c <TIM_OC1_SetConfig+0x12c>)
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d003      	beq.n	8003f78 <TIM_OC1_SetConfig+0x88>
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	4a2b      	ldr	r2, [pc, #172]	@ (8004020 <TIM_OC1_SetConfig+0x130>)
 8003f74:	4293      	cmp	r3, r2
 8003f76:	d10c      	bne.n	8003f92 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	f023 0308 	bic.w	r3, r3, #8
 8003f7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003f80:	683b      	ldr	r3, [r7, #0]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	697a      	ldr	r2, [r7, #20]
 8003f86:	4313      	orrs	r3, r2
 8003f88:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	f023 0304 	bic.w	r3, r3, #4
 8003f90:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a1d      	ldr	r2, [pc, #116]	@ (800400c <TIM_OC1_SetConfig+0x11c>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d013      	beq.n	8003fc2 <TIM_OC1_SetConfig+0xd2>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a1c      	ldr	r2, [pc, #112]	@ (8004010 <TIM_OC1_SetConfig+0x120>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d00f      	beq.n	8003fc2 <TIM_OC1_SetConfig+0xd2>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a1b      	ldr	r2, [pc, #108]	@ (8004014 <TIM_OC1_SetConfig+0x124>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d00b      	beq.n	8003fc2 <TIM_OC1_SetConfig+0xd2>
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	4a1a      	ldr	r2, [pc, #104]	@ (8004018 <TIM_OC1_SetConfig+0x128>)
 8003fae:	4293      	cmp	r3, r2
 8003fb0:	d007      	beq.n	8003fc2 <TIM_OC1_SetConfig+0xd2>
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a19      	ldr	r2, [pc, #100]	@ (800401c <TIM_OC1_SetConfig+0x12c>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d003      	beq.n	8003fc2 <TIM_OC1_SetConfig+0xd2>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a18      	ldr	r2, [pc, #96]	@ (8004020 <TIM_OC1_SetConfig+0x130>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d111      	bne.n	8003fe6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003fc8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003fd0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	693a      	ldr	r2, [r7, #16]
 8003fd8:	4313      	orrs	r3, r2
 8003fda:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003fdc:	683b      	ldr	r3, [r7, #0]
 8003fde:	699b      	ldr	r3, [r3, #24]
 8003fe0:	693a      	ldr	r2, [r7, #16]
 8003fe2:	4313      	orrs	r3, r2
 8003fe4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	693a      	ldr	r2, [r7, #16]
 8003fea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	685a      	ldr	r2, [r3, #4]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	697a      	ldr	r2, [r7, #20]
 8003ffe:	621a      	str	r2, [r3, #32]
}
 8004000:	bf00      	nop
 8004002:	371c      	adds	r7, #28
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr
 800400c:	40012c00 	.word	0x40012c00
 8004010:	40013400 	.word	0x40013400
 8004014:	40014000 	.word	0x40014000
 8004018:	40014400 	.word	0x40014400
 800401c:	40014800 	.word	0x40014800
 8004020:	40015000 	.word	0x40015000

08004024 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004024:	b480      	push	{r7}
 8004026:	b087      	sub	sp, #28
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
 800402c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6a1b      	ldr	r3, [r3, #32]
 8004032:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a1b      	ldr	r3, [r3, #32]
 8004038:	f023 0210 	bic.w	r2, r3, #16
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	685b      	ldr	r3, [r3, #4]
 8004044:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	699b      	ldr	r3, [r3, #24]
 800404a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004052:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004056:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800405e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004060:	683b      	ldr	r3, [r7, #0]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	021b      	lsls	r3, r3, #8
 8004066:	68fa      	ldr	r2, [r7, #12]
 8004068:	4313      	orrs	r3, r2
 800406a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800406c:	697b      	ldr	r3, [r7, #20]
 800406e:	f023 0320 	bic.w	r3, r3, #32
 8004072:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	011b      	lsls	r3, r3, #4
 800407a:	697a      	ldr	r2, [r7, #20]
 800407c:	4313      	orrs	r3, r2
 800407e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	4a2c      	ldr	r2, [pc, #176]	@ (8004134 <TIM_OC2_SetConfig+0x110>)
 8004084:	4293      	cmp	r3, r2
 8004086:	d007      	beq.n	8004098 <TIM_OC2_SetConfig+0x74>
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	4a2b      	ldr	r2, [pc, #172]	@ (8004138 <TIM_OC2_SetConfig+0x114>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d003      	beq.n	8004098 <TIM_OC2_SetConfig+0x74>
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	4a2a      	ldr	r2, [pc, #168]	@ (800413c <TIM_OC2_SetConfig+0x118>)
 8004094:	4293      	cmp	r3, r2
 8004096:	d10d      	bne.n	80040b4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800409e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	011b      	lsls	r3, r3, #4
 80040a6:	697a      	ldr	r2, [r7, #20]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80040ac:	697b      	ldr	r3, [r7, #20]
 80040ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	4a1f      	ldr	r2, [pc, #124]	@ (8004134 <TIM_OC2_SetConfig+0x110>)
 80040b8:	4293      	cmp	r3, r2
 80040ba:	d013      	beq.n	80040e4 <TIM_OC2_SetConfig+0xc0>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	4a1e      	ldr	r2, [pc, #120]	@ (8004138 <TIM_OC2_SetConfig+0x114>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d00f      	beq.n	80040e4 <TIM_OC2_SetConfig+0xc0>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	4a1e      	ldr	r2, [pc, #120]	@ (8004140 <TIM_OC2_SetConfig+0x11c>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d00b      	beq.n	80040e4 <TIM_OC2_SetConfig+0xc0>
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	4a1d      	ldr	r2, [pc, #116]	@ (8004144 <TIM_OC2_SetConfig+0x120>)
 80040d0:	4293      	cmp	r3, r2
 80040d2:	d007      	beq.n	80040e4 <TIM_OC2_SetConfig+0xc0>
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	4a1c      	ldr	r2, [pc, #112]	@ (8004148 <TIM_OC2_SetConfig+0x124>)
 80040d8:	4293      	cmp	r3, r2
 80040da:	d003      	beq.n	80040e4 <TIM_OC2_SetConfig+0xc0>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	4a17      	ldr	r2, [pc, #92]	@ (800413c <TIM_OC2_SetConfig+0x118>)
 80040e0:	4293      	cmp	r3, r2
 80040e2:	d113      	bne.n	800410c <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80040ea:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80040ec:	693b      	ldr	r3, [r7, #16]
 80040ee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80040f2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	695b      	ldr	r3, [r3, #20]
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	693a      	ldr	r2, [r7, #16]
 80040fc:	4313      	orrs	r3, r2
 80040fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	693a      	ldr	r2, [r7, #16]
 8004108:	4313      	orrs	r3, r2
 800410a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	693a      	ldr	r2, [r7, #16]
 8004110:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	68fa      	ldr	r2, [r7, #12]
 8004116:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	685a      	ldr	r2, [r3, #4]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	697a      	ldr	r2, [r7, #20]
 8004124:	621a      	str	r2, [r3, #32]
}
 8004126:	bf00      	nop
 8004128:	371c      	adds	r7, #28
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	40012c00 	.word	0x40012c00
 8004138:	40013400 	.word	0x40013400
 800413c:	40015000 	.word	0x40015000
 8004140:	40014000 	.word	0x40014000
 8004144:	40014400 	.word	0x40014400
 8004148:	40014800 	.word	0x40014800

0800414c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800414c:	b480      	push	{r7}
 800414e:	b087      	sub	sp, #28
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
 8004154:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6a1b      	ldr	r3, [r3, #32]
 800415a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a1b      	ldr	r3, [r3, #32]
 8004160:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	69db      	ldr	r3, [r3, #28]
 8004172:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800417a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800417e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	f023 0303 	bic.w	r3, r3, #3
 8004186:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	68fa      	ldr	r2, [r7, #12]
 800418e:	4313      	orrs	r3, r2
 8004190:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004198:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	689b      	ldr	r3, [r3, #8]
 800419e:	021b      	lsls	r3, r3, #8
 80041a0:	697a      	ldr	r2, [r7, #20]
 80041a2:	4313      	orrs	r3, r2
 80041a4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	4a2b      	ldr	r2, [pc, #172]	@ (8004258 <TIM_OC3_SetConfig+0x10c>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d007      	beq.n	80041be <TIM_OC3_SetConfig+0x72>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	4a2a      	ldr	r2, [pc, #168]	@ (800425c <TIM_OC3_SetConfig+0x110>)
 80041b2:	4293      	cmp	r3, r2
 80041b4:	d003      	beq.n	80041be <TIM_OC3_SetConfig+0x72>
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a29      	ldr	r2, [pc, #164]	@ (8004260 <TIM_OC3_SetConfig+0x114>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d10d      	bne.n	80041da <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80041c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	68db      	ldr	r3, [r3, #12]
 80041ca:	021b      	lsls	r3, r3, #8
 80041cc:	697a      	ldr	r2, [r7, #20]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80041d8:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	4a1e      	ldr	r2, [pc, #120]	@ (8004258 <TIM_OC3_SetConfig+0x10c>)
 80041de:	4293      	cmp	r3, r2
 80041e0:	d013      	beq.n	800420a <TIM_OC3_SetConfig+0xbe>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	4a1d      	ldr	r2, [pc, #116]	@ (800425c <TIM_OC3_SetConfig+0x110>)
 80041e6:	4293      	cmp	r3, r2
 80041e8:	d00f      	beq.n	800420a <TIM_OC3_SetConfig+0xbe>
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	4a1d      	ldr	r2, [pc, #116]	@ (8004264 <TIM_OC3_SetConfig+0x118>)
 80041ee:	4293      	cmp	r3, r2
 80041f0:	d00b      	beq.n	800420a <TIM_OC3_SetConfig+0xbe>
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	4a1c      	ldr	r2, [pc, #112]	@ (8004268 <TIM_OC3_SetConfig+0x11c>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d007      	beq.n	800420a <TIM_OC3_SetConfig+0xbe>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	4a1b      	ldr	r2, [pc, #108]	@ (800426c <TIM_OC3_SetConfig+0x120>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d003      	beq.n	800420a <TIM_OC3_SetConfig+0xbe>
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	4a16      	ldr	r2, [pc, #88]	@ (8004260 <TIM_OC3_SetConfig+0x114>)
 8004206:	4293      	cmp	r3, r2
 8004208:	d113      	bne.n	8004232 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004210:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004218:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	011b      	lsls	r3, r3, #4
 8004220:	693a      	ldr	r2, [r7, #16]
 8004222:	4313      	orrs	r3, r2
 8004224:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	699b      	ldr	r3, [r3, #24]
 800422a:	011b      	lsls	r3, r3, #4
 800422c:	693a      	ldr	r2, [r7, #16]
 800422e:	4313      	orrs	r3, r2
 8004230:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	693a      	ldr	r2, [r7, #16]
 8004236:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	68fa      	ldr	r2, [r7, #12]
 800423c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800423e:	683b      	ldr	r3, [r7, #0]
 8004240:	685a      	ldr	r2, [r3, #4]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	697a      	ldr	r2, [r7, #20]
 800424a:	621a      	str	r2, [r3, #32]
}
 800424c:	bf00      	nop
 800424e:	371c      	adds	r7, #28
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr
 8004258:	40012c00 	.word	0x40012c00
 800425c:	40013400 	.word	0x40013400
 8004260:	40015000 	.word	0x40015000
 8004264:	40014000 	.word	0x40014000
 8004268:	40014400 	.word	0x40014400
 800426c:	40014800 	.word	0x40014800

08004270 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004270:	b480      	push	{r7}
 8004272:	b087      	sub	sp, #28
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6a1b      	ldr	r3, [r3, #32]
 800427e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a1b      	ldr	r3, [r3, #32]
 8004284:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	69db      	ldr	r3, [r3, #28]
 8004296:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800429e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80042a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80042ac:	683b      	ldr	r3, [r7, #0]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	021b      	lsls	r3, r3, #8
 80042b2:	68fa      	ldr	r2, [r7, #12]
 80042b4:	4313      	orrs	r3, r2
 80042b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80042be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	031b      	lsls	r3, r3, #12
 80042c6:	693a      	ldr	r2, [r7, #16]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	4a1a      	ldr	r2, [pc, #104]	@ (8004338 <TIM_OC4_SetConfig+0xc8>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d013      	beq.n	80042fc <TIM_OC4_SetConfig+0x8c>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	4a19      	ldr	r2, [pc, #100]	@ (800433c <TIM_OC4_SetConfig+0xcc>)
 80042d8:	4293      	cmp	r3, r2
 80042da:	d00f      	beq.n	80042fc <TIM_OC4_SetConfig+0x8c>
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	4a18      	ldr	r2, [pc, #96]	@ (8004340 <TIM_OC4_SetConfig+0xd0>)
 80042e0:	4293      	cmp	r3, r2
 80042e2:	d00b      	beq.n	80042fc <TIM_OC4_SetConfig+0x8c>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	4a17      	ldr	r2, [pc, #92]	@ (8004344 <TIM_OC4_SetConfig+0xd4>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d007      	beq.n	80042fc <TIM_OC4_SetConfig+0x8c>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	4a16      	ldr	r2, [pc, #88]	@ (8004348 <TIM_OC4_SetConfig+0xd8>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d003      	beq.n	80042fc <TIM_OC4_SetConfig+0x8c>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	4a15      	ldr	r2, [pc, #84]	@ (800434c <TIM_OC4_SetConfig+0xdc>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d109      	bne.n	8004310 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004302:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	695b      	ldr	r3, [r3, #20]
 8004308:	019b      	lsls	r3, r3, #6
 800430a:	697a      	ldr	r2, [r7, #20]
 800430c:	4313      	orrs	r3, r2
 800430e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	697a      	ldr	r2, [r7, #20]
 8004314:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	68fa      	ldr	r2, [r7, #12]
 800431a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685a      	ldr	r2, [r3, #4]
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	693a      	ldr	r2, [r7, #16]
 8004328:	621a      	str	r2, [r3, #32]
}
 800432a:	bf00      	nop
 800432c:	371c      	adds	r7, #28
 800432e:	46bd      	mov	sp, r7
 8004330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop
 8004338:	40012c00 	.word	0x40012c00
 800433c:	40013400 	.word	0x40013400
 8004340:	40014000 	.word	0x40014000
 8004344:	40014400 	.word	0x40014400
 8004348:	40014800 	.word	0x40014800
 800434c:	40015000 	.word	0x40015000

08004350 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004350:	b480      	push	{r7}
 8004352:	b087      	sub	sp, #28
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
 8004358:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a1b      	ldr	r3, [r3, #32]
 800435e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	685b      	ldr	r3, [r3, #4]
 8004370:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004376:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800437e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004382:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68fa      	ldr	r2, [r7, #12]
 800438a:	4313      	orrs	r3, r2
 800438c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8004394:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	041b      	lsls	r3, r3, #16
 800439c:	693a      	ldr	r2, [r7, #16]
 800439e:	4313      	orrs	r3, r2
 80043a0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a19      	ldr	r2, [pc, #100]	@ (800440c <TIM_OC5_SetConfig+0xbc>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d013      	beq.n	80043d2 <TIM_OC5_SetConfig+0x82>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a18      	ldr	r2, [pc, #96]	@ (8004410 <TIM_OC5_SetConfig+0xc0>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d00f      	beq.n	80043d2 <TIM_OC5_SetConfig+0x82>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a17      	ldr	r2, [pc, #92]	@ (8004414 <TIM_OC5_SetConfig+0xc4>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d00b      	beq.n	80043d2 <TIM_OC5_SetConfig+0x82>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a16      	ldr	r2, [pc, #88]	@ (8004418 <TIM_OC5_SetConfig+0xc8>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d007      	beq.n	80043d2 <TIM_OC5_SetConfig+0x82>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	4a15      	ldr	r2, [pc, #84]	@ (800441c <TIM_OC5_SetConfig+0xcc>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d003      	beq.n	80043d2 <TIM_OC5_SetConfig+0x82>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a14      	ldr	r2, [pc, #80]	@ (8004420 <TIM_OC5_SetConfig+0xd0>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d109      	bne.n	80043e6 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043d8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	021b      	lsls	r3, r3, #8
 80043e0:	697a      	ldr	r2, [r7, #20]
 80043e2:	4313      	orrs	r3, r2
 80043e4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	697a      	ldr	r2, [r7, #20]
 80043ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	68fa      	ldr	r2, [r7, #12]
 80043f0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	685a      	ldr	r2, [r3, #4]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	693a      	ldr	r2, [r7, #16]
 80043fe:	621a      	str	r2, [r3, #32]
}
 8004400:	bf00      	nop
 8004402:	371c      	adds	r7, #28
 8004404:	46bd      	mov	sp, r7
 8004406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440a:	4770      	bx	lr
 800440c:	40012c00 	.word	0x40012c00
 8004410:	40013400 	.word	0x40013400
 8004414:	40014000 	.word	0x40014000
 8004418:	40014400 	.word	0x40014400
 800441c:	40014800 	.word	0x40014800
 8004420:	40015000 	.word	0x40015000

08004424 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8004424:	b480      	push	{r7}
 8004426:	b087      	sub	sp, #28
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
 800442c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a1b      	ldr	r3, [r3, #32]
 8004432:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6a1b      	ldr	r3, [r3, #32]
 8004438:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800444a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004452:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004456:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	021b      	lsls	r3, r3, #8
 800445e:	68fa      	ldr	r2, [r7, #12]
 8004460:	4313      	orrs	r3, r2
 8004462:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800446a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	689b      	ldr	r3, [r3, #8]
 8004470:	051b      	lsls	r3, r3, #20
 8004472:	693a      	ldr	r2, [r7, #16]
 8004474:	4313      	orrs	r3, r2
 8004476:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	4a1a      	ldr	r2, [pc, #104]	@ (80044e4 <TIM_OC6_SetConfig+0xc0>)
 800447c:	4293      	cmp	r3, r2
 800447e:	d013      	beq.n	80044a8 <TIM_OC6_SetConfig+0x84>
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	4a19      	ldr	r2, [pc, #100]	@ (80044e8 <TIM_OC6_SetConfig+0xc4>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d00f      	beq.n	80044a8 <TIM_OC6_SetConfig+0x84>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a18      	ldr	r2, [pc, #96]	@ (80044ec <TIM_OC6_SetConfig+0xc8>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d00b      	beq.n	80044a8 <TIM_OC6_SetConfig+0x84>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4a17      	ldr	r2, [pc, #92]	@ (80044f0 <TIM_OC6_SetConfig+0xcc>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d007      	beq.n	80044a8 <TIM_OC6_SetConfig+0x84>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	4a16      	ldr	r2, [pc, #88]	@ (80044f4 <TIM_OC6_SetConfig+0xd0>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d003      	beq.n	80044a8 <TIM_OC6_SetConfig+0x84>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	4a15      	ldr	r2, [pc, #84]	@ (80044f8 <TIM_OC6_SetConfig+0xd4>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d109      	bne.n	80044bc <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80044a8:	697b      	ldr	r3, [r7, #20]
 80044aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044ae:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80044b0:	683b      	ldr	r3, [r7, #0]
 80044b2:	695b      	ldr	r3, [r3, #20]
 80044b4:	029b      	lsls	r3, r3, #10
 80044b6:	697a      	ldr	r2, [r7, #20]
 80044b8:	4313      	orrs	r3, r2
 80044ba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	697a      	ldr	r2, [r7, #20]
 80044c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	68fa      	ldr	r2, [r7, #12]
 80044c6:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80044c8:	683b      	ldr	r3, [r7, #0]
 80044ca:	685a      	ldr	r2, [r3, #4]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	621a      	str	r2, [r3, #32]
}
 80044d6:	bf00      	nop
 80044d8:	371c      	adds	r7, #28
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr
 80044e2:	bf00      	nop
 80044e4:	40012c00 	.word	0x40012c00
 80044e8:	40013400 	.word	0x40013400
 80044ec:	40014000 	.word	0x40014000
 80044f0:	40014400 	.word	0x40014400
 80044f4:	40014800 	.word	0x40014800
 80044f8:	40015000 	.word	0x40015000

080044fc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b087      	sub	sp, #28
 8004500:	af00      	add	r7, sp, #0
 8004502:	60f8      	str	r0, [r7, #12]
 8004504:	60b9      	str	r1, [r7, #8]
 8004506:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004508:	68bb      	ldr	r3, [r7, #8]
 800450a:	f003 031f 	and.w	r3, r3, #31
 800450e:	2201      	movs	r2, #1
 8004510:	fa02 f303 	lsl.w	r3, r2, r3
 8004514:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6a1a      	ldr	r2, [r3, #32]
 800451a:	697b      	ldr	r3, [r7, #20]
 800451c:	43db      	mvns	r3, r3
 800451e:	401a      	ands	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6a1a      	ldr	r2, [r3, #32]
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	f003 031f 	and.w	r3, r3, #31
 800452e:	6879      	ldr	r1, [r7, #4]
 8004530:	fa01 f303 	lsl.w	r3, r1, r3
 8004534:	431a      	orrs	r2, r3
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	621a      	str	r2, [r3, #32]
}
 800453a:	bf00      	nop
 800453c:	371c      	adds	r7, #28
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
	...

08004548 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004548:	b480      	push	{r7}
 800454a:	b085      	sub	sp, #20
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
 8004550:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004558:	2b01      	cmp	r3, #1
 800455a:	d101      	bne.n	8004560 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800455c:	2302      	movs	r3, #2
 800455e:	e06d      	b.n	800463c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2202      	movs	r2, #2
 800456c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	685b      	ldr	r3, [r3, #4]
 8004576:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a30      	ldr	r2, [pc, #192]	@ (8004648 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004586:	4293      	cmp	r3, r2
 8004588:	d009      	beq.n	800459e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	4a2f      	ldr	r2, [pc, #188]	@ (800464c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8004590:	4293      	cmp	r3, r2
 8004592:	d004      	beq.n	800459e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	4a2d      	ldr	r2, [pc, #180]	@ (8004650 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d108      	bne.n	80045b0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80045a4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	68fa      	ldr	r2, [r7, #12]
 80045ac:	4313      	orrs	r3, r2
 80045ae:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045b6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68fa      	ldr	r2, [r7, #12]
 80045be:	4313      	orrs	r3, r2
 80045c0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a1e      	ldr	r2, [pc, #120]	@ (8004648 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d01d      	beq.n	8004610 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045dc:	d018      	beq.n	8004610 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a1c      	ldr	r2, [pc, #112]	@ (8004654 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d013      	beq.n	8004610 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a1a      	ldr	r2, [pc, #104]	@ (8004658 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d00e      	beq.n	8004610 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	4a15      	ldr	r2, [pc, #84]	@ (800464c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d009      	beq.n	8004610 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a16      	ldr	r2, [pc, #88]	@ (800465c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d004      	beq.n	8004610 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a11      	ldr	r2, [pc, #68]	@ (8004650 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800460c:	4293      	cmp	r3, r2
 800460e:	d10c      	bne.n	800462a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004616:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	68ba      	ldr	r2, [r7, #8]
 800461e:	4313      	orrs	r3, r2
 8004620:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	68ba      	ldr	r2, [r7, #8]
 8004628:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2201      	movs	r2, #1
 800462e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800463a:	2300      	movs	r3, #0
}
 800463c:	4618      	mov	r0, r3
 800463e:	3714      	adds	r7, #20
 8004640:	46bd      	mov	sp, r7
 8004642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004646:	4770      	bx	lr
 8004648:	40012c00 	.word	0x40012c00
 800464c:	40013400 	.word	0x40013400
 8004650:	40015000 	.word	0x40015000
 8004654:	40000400 	.word	0x40000400
 8004658:	40000800 	.word	0x40000800
 800465c:	40014000 	.word	0x40014000

08004660 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b082      	sub	sp, #8
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800466e:	2301      	movs	r3, #1
 8004670:	e040      	b.n	80046f4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004676:	2b00      	cmp	r3, #0
 8004678:	d106      	bne.n	8004688 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f7fc f852 	bl	800072c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2224      	movs	r2, #36	@ 0x24
 800468c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f022 0201 	bic.w	r2, r2, #1
 800469c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d002      	beq.n	80046ac <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	f000 f9fc 	bl	8004aa4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80046ac:	6878      	ldr	r0, [r7, #4]
 80046ae:	f000 f825 	bl	80046fc <UART_SetConfig>
 80046b2:	4603      	mov	r3, r0
 80046b4:	2b01      	cmp	r3, #1
 80046b6:	d101      	bne.n	80046bc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80046b8:	2301      	movs	r3, #1
 80046ba:	e01b      	b.n	80046f4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	685a      	ldr	r2, [r3, #4]
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80046ca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	689a      	ldr	r2, [r3, #8]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80046da:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f042 0201 	orr.w	r2, r2, #1
 80046ea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80046ec:	6878      	ldr	r0, [r7, #4]
 80046ee:	f000 fa7b 	bl	8004be8 <UART_CheckIdleState>
 80046f2:	4603      	mov	r3, r0
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3708      	adds	r7, #8
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}

080046fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b088      	sub	sp, #32
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004704:	2300      	movs	r3, #0
 8004706:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	689a      	ldr	r2, [r3, #8]
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	691b      	ldr	r3, [r3, #16]
 8004710:	431a      	orrs	r2, r3
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	695b      	ldr	r3, [r3, #20]
 8004716:	431a      	orrs	r2, r3
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	69db      	ldr	r3, [r3, #28]
 800471c:	4313      	orrs	r3, r2
 800471e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681a      	ldr	r2, [r3, #0]
 8004726:	4b92      	ldr	r3, [pc, #584]	@ (8004970 <UART_SetConfig+0x274>)
 8004728:	4013      	ands	r3, r2
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	6812      	ldr	r2, [r2, #0]
 800472e:	6979      	ldr	r1, [r7, #20]
 8004730:	430b      	orrs	r3, r1
 8004732:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	685b      	ldr	r3, [r3, #4]
 800473a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	68da      	ldr	r2, [r3, #12]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	430a      	orrs	r2, r1
 8004748:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	699b      	ldr	r3, [r3, #24]
 800474e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6a1b      	ldr	r3, [r3, #32]
 8004754:	697a      	ldr	r2, [r7, #20]
 8004756:	4313      	orrs	r3, r2
 8004758:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	689b      	ldr	r3, [r3, #8]
 8004760:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	697a      	ldr	r2, [r7, #20]
 800476a:	430a      	orrs	r2, r1
 800476c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	4a80      	ldr	r2, [pc, #512]	@ (8004974 <UART_SetConfig+0x278>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d120      	bne.n	80047ba <UART_SetConfig+0xbe>
 8004778:	4b7f      	ldr	r3, [pc, #508]	@ (8004978 <UART_SetConfig+0x27c>)
 800477a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800477c:	f003 0303 	and.w	r3, r3, #3
 8004780:	2b03      	cmp	r3, #3
 8004782:	d817      	bhi.n	80047b4 <UART_SetConfig+0xb8>
 8004784:	a201      	add	r2, pc, #4	@ (adr r2, 800478c <UART_SetConfig+0x90>)
 8004786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800478a:	bf00      	nop
 800478c:	0800479d 	.word	0x0800479d
 8004790:	080047a9 	.word	0x080047a9
 8004794:	080047af 	.word	0x080047af
 8004798:	080047a3 	.word	0x080047a3
 800479c:	2301      	movs	r3, #1
 800479e:	77fb      	strb	r3, [r7, #31]
 80047a0:	e0b5      	b.n	800490e <UART_SetConfig+0x212>
 80047a2:	2302      	movs	r3, #2
 80047a4:	77fb      	strb	r3, [r7, #31]
 80047a6:	e0b2      	b.n	800490e <UART_SetConfig+0x212>
 80047a8:	2304      	movs	r3, #4
 80047aa:	77fb      	strb	r3, [r7, #31]
 80047ac:	e0af      	b.n	800490e <UART_SetConfig+0x212>
 80047ae:	2308      	movs	r3, #8
 80047b0:	77fb      	strb	r3, [r7, #31]
 80047b2:	e0ac      	b.n	800490e <UART_SetConfig+0x212>
 80047b4:	2310      	movs	r3, #16
 80047b6:	77fb      	strb	r3, [r7, #31]
 80047b8:	e0a9      	b.n	800490e <UART_SetConfig+0x212>
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a6f      	ldr	r2, [pc, #444]	@ (800497c <UART_SetConfig+0x280>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d124      	bne.n	800480e <UART_SetConfig+0x112>
 80047c4:	4b6c      	ldr	r3, [pc, #432]	@ (8004978 <UART_SetConfig+0x27c>)
 80047c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047c8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80047cc:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80047d0:	d011      	beq.n	80047f6 <UART_SetConfig+0xfa>
 80047d2:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80047d6:	d817      	bhi.n	8004808 <UART_SetConfig+0x10c>
 80047d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047dc:	d011      	beq.n	8004802 <UART_SetConfig+0x106>
 80047de:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80047e2:	d811      	bhi.n	8004808 <UART_SetConfig+0x10c>
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d003      	beq.n	80047f0 <UART_SetConfig+0xf4>
 80047e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80047ec:	d006      	beq.n	80047fc <UART_SetConfig+0x100>
 80047ee:	e00b      	b.n	8004808 <UART_SetConfig+0x10c>
 80047f0:	2300      	movs	r3, #0
 80047f2:	77fb      	strb	r3, [r7, #31]
 80047f4:	e08b      	b.n	800490e <UART_SetConfig+0x212>
 80047f6:	2302      	movs	r3, #2
 80047f8:	77fb      	strb	r3, [r7, #31]
 80047fa:	e088      	b.n	800490e <UART_SetConfig+0x212>
 80047fc:	2304      	movs	r3, #4
 80047fe:	77fb      	strb	r3, [r7, #31]
 8004800:	e085      	b.n	800490e <UART_SetConfig+0x212>
 8004802:	2308      	movs	r3, #8
 8004804:	77fb      	strb	r3, [r7, #31]
 8004806:	e082      	b.n	800490e <UART_SetConfig+0x212>
 8004808:	2310      	movs	r3, #16
 800480a:	77fb      	strb	r3, [r7, #31]
 800480c:	e07f      	b.n	800490e <UART_SetConfig+0x212>
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	4a5b      	ldr	r2, [pc, #364]	@ (8004980 <UART_SetConfig+0x284>)
 8004814:	4293      	cmp	r3, r2
 8004816:	d124      	bne.n	8004862 <UART_SetConfig+0x166>
 8004818:	4b57      	ldr	r3, [pc, #348]	@ (8004978 <UART_SetConfig+0x27c>)
 800481a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800481c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8004820:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8004824:	d011      	beq.n	800484a <UART_SetConfig+0x14e>
 8004826:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800482a:	d817      	bhi.n	800485c <UART_SetConfig+0x160>
 800482c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004830:	d011      	beq.n	8004856 <UART_SetConfig+0x15a>
 8004832:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8004836:	d811      	bhi.n	800485c <UART_SetConfig+0x160>
 8004838:	2b00      	cmp	r3, #0
 800483a:	d003      	beq.n	8004844 <UART_SetConfig+0x148>
 800483c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004840:	d006      	beq.n	8004850 <UART_SetConfig+0x154>
 8004842:	e00b      	b.n	800485c <UART_SetConfig+0x160>
 8004844:	2300      	movs	r3, #0
 8004846:	77fb      	strb	r3, [r7, #31]
 8004848:	e061      	b.n	800490e <UART_SetConfig+0x212>
 800484a:	2302      	movs	r3, #2
 800484c:	77fb      	strb	r3, [r7, #31]
 800484e:	e05e      	b.n	800490e <UART_SetConfig+0x212>
 8004850:	2304      	movs	r3, #4
 8004852:	77fb      	strb	r3, [r7, #31]
 8004854:	e05b      	b.n	800490e <UART_SetConfig+0x212>
 8004856:	2308      	movs	r3, #8
 8004858:	77fb      	strb	r3, [r7, #31]
 800485a:	e058      	b.n	800490e <UART_SetConfig+0x212>
 800485c:	2310      	movs	r3, #16
 800485e:	77fb      	strb	r3, [r7, #31]
 8004860:	e055      	b.n	800490e <UART_SetConfig+0x212>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	4a47      	ldr	r2, [pc, #284]	@ (8004984 <UART_SetConfig+0x288>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d124      	bne.n	80048b6 <UART_SetConfig+0x1ba>
 800486c:	4b42      	ldr	r3, [pc, #264]	@ (8004978 <UART_SetConfig+0x27c>)
 800486e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004870:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004874:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004878:	d011      	beq.n	800489e <UART_SetConfig+0x1a2>
 800487a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800487e:	d817      	bhi.n	80048b0 <UART_SetConfig+0x1b4>
 8004880:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004884:	d011      	beq.n	80048aa <UART_SetConfig+0x1ae>
 8004886:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800488a:	d811      	bhi.n	80048b0 <UART_SetConfig+0x1b4>
 800488c:	2b00      	cmp	r3, #0
 800488e:	d003      	beq.n	8004898 <UART_SetConfig+0x19c>
 8004890:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004894:	d006      	beq.n	80048a4 <UART_SetConfig+0x1a8>
 8004896:	e00b      	b.n	80048b0 <UART_SetConfig+0x1b4>
 8004898:	2300      	movs	r3, #0
 800489a:	77fb      	strb	r3, [r7, #31]
 800489c:	e037      	b.n	800490e <UART_SetConfig+0x212>
 800489e:	2302      	movs	r3, #2
 80048a0:	77fb      	strb	r3, [r7, #31]
 80048a2:	e034      	b.n	800490e <UART_SetConfig+0x212>
 80048a4:	2304      	movs	r3, #4
 80048a6:	77fb      	strb	r3, [r7, #31]
 80048a8:	e031      	b.n	800490e <UART_SetConfig+0x212>
 80048aa:	2308      	movs	r3, #8
 80048ac:	77fb      	strb	r3, [r7, #31]
 80048ae:	e02e      	b.n	800490e <UART_SetConfig+0x212>
 80048b0:	2310      	movs	r3, #16
 80048b2:	77fb      	strb	r3, [r7, #31]
 80048b4:	e02b      	b.n	800490e <UART_SetConfig+0x212>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	4a33      	ldr	r2, [pc, #204]	@ (8004988 <UART_SetConfig+0x28c>)
 80048bc:	4293      	cmp	r3, r2
 80048be:	d124      	bne.n	800490a <UART_SetConfig+0x20e>
 80048c0:	4b2d      	ldr	r3, [pc, #180]	@ (8004978 <UART_SetConfig+0x27c>)
 80048c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048c4:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80048c8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80048cc:	d011      	beq.n	80048f2 <UART_SetConfig+0x1f6>
 80048ce:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80048d2:	d817      	bhi.n	8004904 <UART_SetConfig+0x208>
 80048d4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80048d8:	d011      	beq.n	80048fe <UART_SetConfig+0x202>
 80048da:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80048de:	d811      	bhi.n	8004904 <UART_SetConfig+0x208>
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d003      	beq.n	80048ec <UART_SetConfig+0x1f0>
 80048e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80048e8:	d006      	beq.n	80048f8 <UART_SetConfig+0x1fc>
 80048ea:	e00b      	b.n	8004904 <UART_SetConfig+0x208>
 80048ec:	2300      	movs	r3, #0
 80048ee:	77fb      	strb	r3, [r7, #31]
 80048f0:	e00d      	b.n	800490e <UART_SetConfig+0x212>
 80048f2:	2302      	movs	r3, #2
 80048f4:	77fb      	strb	r3, [r7, #31]
 80048f6:	e00a      	b.n	800490e <UART_SetConfig+0x212>
 80048f8:	2304      	movs	r3, #4
 80048fa:	77fb      	strb	r3, [r7, #31]
 80048fc:	e007      	b.n	800490e <UART_SetConfig+0x212>
 80048fe:	2308      	movs	r3, #8
 8004900:	77fb      	strb	r3, [r7, #31]
 8004902:	e004      	b.n	800490e <UART_SetConfig+0x212>
 8004904:	2310      	movs	r3, #16
 8004906:	77fb      	strb	r3, [r7, #31]
 8004908:	e001      	b.n	800490e <UART_SetConfig+0x212>
 800490a:	2310      	movs	r3, #16
 800490c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	69db      	ldr	r3, [r3, #28]
 8004912:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004916:	d16b      	bne.n	80049f0 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8004918:	7ffb      	ldrb	r3, [r7, #31]
 800491a:	2b08      	cmp	r3, #8
 800491c:	d838      	bhi.n	8004990 <UART_SetConfig+0x294>
 800491e:	a201      	add	r2, pc, #4	@ (adr r2, 8004924 <UART_SetConfig+0x228>)
 8004920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004924:	08004949 	.word	0x08004949
 8004928:	08004951 	.word	0x08004951
 800492c:	08004959 	.word	0x08004959
 8004930:	08004991 	.word	0x08004991
 8004934:	0800495f 	.word	0x0800495f
 8004938:	08004991 	.word	0x08004991
 800493c:	08004991 	.word	0x08004991
 8004940:	08004991 	.word	0x08004991
 8004944:	08004967 	.word	0x08004967
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004948:	f7fe fd50 	bl	80033ec <HAL_RCC_GetPCLK1Freq>
 800494c:	61b8      	str	r0, [r7, #24]
        break;
 800494e:	e024      	b.n	800499a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004950:	f7fe fd6e 	bl	8003430 <HAL_RCC_GetPCLK2Freq>
 8004954:	61b8      	str	r0, [r7, #24]
        break;
 8004956:	e020      	b.n	800499a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004958:	4b0c      	ldr	r3, [pc, #48]	@ (800498c <UART_SetConfig+0x290>)
 800495a:	61bb      	str	r3, [r7, #24]
        break;
 800495c:	e01d      	b.n	800499a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800495e:	f7fe fce5 	bl	800332c <HAL_RCC_GetSysClockFreq>
 8004962:	61b8      	str	r0, [r7, #24]
        break;
 8004964:	e019      	b.n	800499a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004966:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800496a:	61bb      	str	r3, [r7, #24]
        break;
 800496c:	e015      	b.n	800499a <UART_SetConfig+0x29e>
 800496e:	bf00      	nop
 8004970:	efff69f3 	.word	0xefff69f3
 8004974:	40013800 	.word	0x40013800
 8004978:	40021000 	.word	0x40021000
 800497c:	40004400 	.word	0x40004400
 8004980:	40004800 	.word	0x40004800
 8004984:	40004c00 	.word	0x40004c00
 8004988:	40005000 	.word	0x40005000
 800498c:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8004990:	2300      	movs	r3, #0
 8004992:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	77bb      	strb	r3, [r7, #30]
        break;
 8004998:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800499a:	69bb      	ldr	r3, [r7, #24]
 800499c:	2b00      	cmp	r3, #0
 800499e:	d073      	beq.n	8004a88 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80049a0:	69bb      	ldr	r3, [r7, #24]
 80049a2:	005a      	lsls	r2, r3, #1
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	085b      	lsrs	r3, r3, #1
 80049aa:	441a      	add	r2, r3
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80049b4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	2b0f      	cmp	r3, #15
 80049ba:	d916      	bls.n	80049ea <UART_SetConfig+0x2ee>
 80049bc:	693b      	ldr	r3, [r7, #16]
 80049be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049c2:	d212      	bcs.n	80049ea <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	b29b      	uxth	r3, r3
 80049c8:	f023 030f 	bic.w	r3, r3, #15
 80049cc:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80049ce:	693b      	ldr	r3, [r7, #16]
 80049d0:	085b      	lsrs	r3, r3, #1
 80049d2:	b29b      	uxth	r3, r3
 80049d4:	f003 0307 	and.w	r3, r3, #7
 80049d8:	b29a      	uxth	r2, r3
 80049da:	89fb      	ldrh	r3, [r7, #14]
 80049dc:	4313      	orrs	r3, r2
 80049de:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	89fa      	ldrh	r2, [r7, #14]
 80049e6:	60da      	str	r2, [r3, #12]
 80049e8:	e04e      	b.n	8004a88 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	77bb      	strb	r3, [r7, #30]
 80049ee:	e04b      	b.n	8004a88 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 80049f0:	7ffb      	ldrb	r3, [r7, #31]
 80049f2:	2b08      	cmp	r3, #8
 80049f4:	d827      	bhi.n	8004a46 <UART_SetConfig+0x34a>
 80049f6:	a201      	add	r2, pc, #4	@ (adr r2, 80049fc <UART_SetConfig+0x300>)
 80049f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049fc:	08004a21 	.word	0x08004a21
 8004a00:	08004a29 	.word	0x08004a29
 8004a04:	08004a31 	.word	0x08004a31
 8004a08:	08004a47 	.word	0x08004a47
 8004a0c:	08004a37 	.word	0x08004a37
 8004a10:	08004a47 	.word	0x08004a47
 8004a14:	08004a47 	.word	0x08004a47
 8004a18:	08004a47 	.word	0x08004a47
 8004a1c:	08004a3f 	.word	0x08004a3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a20:	f7fe fce4 	bl	80033ec <HAL_RCC_GetPCLK1Freq>
 8004a24:	61b8      	str	r0, [r7, #24]
        break;
 8004a26:	e013      	b.n	8004a50 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a28:	f7fe fd02 	bl	8003430 <HAL_RCC_GetPCLK2Freq>
 8004a2c:	61b8      	str	r0, [r7, #24]
        break;
 8004a2e:	e00f      	b.n	8004a50 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a30:	4b1b      	ldr	r3, [pc, #108]	@ (8004aa0 <UART_SetConfig+0x3a4>)
 8004a32:	61bb      	str	r3, [r7, #24]
        break;
 8004a34:	e00c      	b.n	8004a50 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a36:	f7fe fc79 	bl	800332c <HAL_RCC_GetSysClockFreq>
 8004a3a:	61b8      	str	r0, [r7, #24]
        break;
 8004a3c:	e008      	b.n	8004a50 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a42:	61bb      	str	r3, [r7, #24]
        break;
 8004a44:	e004      	b.n	8004a50 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8004a46:	2300      	movs	r3, #0
 8004a48:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	77bb      	strb	r3, [r7, #30]
        break;
 8004a4e:	bf00      	nop
    }

    if (pclk != 0U)
 8004a50:	69bb      	ldr	r3, [r7, #24]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d018      	beq.n	8004a88 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	085a      	lsrs	r2, r3, #1
 8004a5c:	69bb      	ldr	r3, [r7, #24]
 8004a5e:	441a      	add	r2, r3
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a68:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	2b0f      	cmp	r3, #15
 8004a6e:	d909      	bls.n	8004a84 <UART_SetConfig+0x388>
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a76:	d205      	bcs.n	8004a84 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004a78:	693b      	ldr	r3, [r7, #16]
 8004a7a:	b29a      	uxth	r2, r3
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	60da      	str	r2, [r3, #12]
 8004a82:	e001      	b.n	8004a88 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8004a84:	2301      	movs	r3, #1
 8004a86:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004a94:	7fbb      	ldrb	r3, [r7, #30]
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3720      	adds	r7, #32
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	007a1200 	.word	0x007a1200

08004aa4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	b083      	sub	sp, #12
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ab0:	f003 0308 	and.w	r3, r3, #8
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d00a      	beq.n	8004ace <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	430a      	orrs	r2, r1
 8004acc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ad2:	f003 0301 	and.w	r3, r3, #1
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d00a      	beq.n	8004af0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	685b      	ldr	r3, [r3, #4]
 8004ae0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	430a      	orrs	r2, r1
 8004aee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af4:	f003 0302 	and.w	r3, r3, #2
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d00a      	beq.n	8004b12 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	430a      	orrs	r2, r1
 8004b10:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b16:	f003 0304 	and.w	r3, r3, #4
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d00a      	beq.n	8004b34 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	430a      	orrs	r2, r1
 8004b32:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b38:	f003 0310 	and.w	r3, r3, #16
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d00a      	beq.n	8004b56 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	689b      	ldr	r3, [r3, #8]
 8004b46:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	430a      	orrs	r2, r1
 8004b54:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b5a:	f003 0320 	and.w	r3, r3, #32
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d00a      	beq.n	8004b78 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	430a      	orrs	r2, r1
 8004b76:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d01a      	beq.n	8004bba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	430a      	orrs	r2, r1
 8004b98:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ba2:	d10a      	bne.n	8004bba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	430a      	orrs	r2, r1
 8004bb8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d00a      	beq.n	8004bdc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	430a      	orrs	r2, r1
 8004bda:	605a      	str	r2, [r3, #4]
  }
}
 8004bdc:	bf00      	nop
 8004bde:	370c      	adds	r7, #12
 8004be0:	46bd      	mov	sp, r7
 8004be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be6:	4770      	bx	lr

08004be8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b098      	sub	sp, #96	@ 0x60
 8004bec:	af02      	add	r7, sp, #8
 8004bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004bf8:	f7fb fea0 	bl	800093c <HAL_GetTick>
 8004bfc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0308 	and.w	r3, r3, #8
 8004c08:	2b08      	cmp	r3, #8
 8004c0a:	d12e      	bne.n	8004c6a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c0c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004c10:	9300      	str	r3, [sp, #0]
 8004c12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c14:	2200      	movs	r2, #0
 8004c16:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004c1a:	6878      	ldr	r0, [r7, #4]
 8004c1c:	f000 f88c 	bl	8004d38 <UART_WaitOnFlagUntilTimeout>
 8004c20:	4603      	mov	r3, r0
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d021      	beq.n	8004c6a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c2e:	e853 3f00 	ldrex	r3, [r3]
 8004c32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004c34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004c36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c3a:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	461a      	mov	r2, r3
 8004c42:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c44:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c46:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c48:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004c4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c4c:	e841 2300 	strex	r3, r2, [r1]
 8004c50:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004c52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d1e6      	bne.n	8004c26 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2220      	movs	r2, #32
 8004c5c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004c66:	2303      	movs	r3, #3
 8004c68:	e062      	b.n	8004d30 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f003 0304 	and.w	r3, r3, #4
 8004c74:	2b04      	cmp	r3, #4
 8004c76:	d149      	bne.n	8004d0c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004c78:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004c7c:	9300      	str	r3, [sp, #0]
 8004c7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004c80:	2200      	movs	r2, #0
 8004c82:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f000 f856 	bl	8004d38 <UART_WaitOnFlagUntilTimeout>
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d03c      	beq.n	8004d0c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c9a:	e853 3f00 	ldrex	r3, [r3]
 8004c9e:	623b      	str	r3, [r7, #32]
   return(result);
 8004ca0:	6a3b      	ldr	r3, [r7, #32]
 8004ca2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004ca6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	461a      	mov	r2, r3
 8004cae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cb0:	633b      	str	r3, [r7, #48]	@ 0x30
 8004cb2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cb4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004cb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004cb8:	e841 2300 	strex	r3, r2, [r1]
 8004cbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004cbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d1e6      	bne.n	8004c92 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	3308      	adds	r3, #8
 8004cca:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ccc:	693b      	ldr	r3, [r7, #16]
 8004cce:	e853 3f00 	ldrex	r3, [r3]
 8004cd2:	60fb      	str	r3, [r7, #12]
   return(result);
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	f023 0301 	bic.w	r3, r3, #1
 8004cda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	3308      	adds	r3, #8
 8004ce2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ce4:	61fa      	str	r2, [r7, #28]
 8004ce6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ce8:	69b9      	ldr	r1, [r7, #24]
 8004cea:	69fa      	ldr	r2, [r7, #28]
 8004cec:	e841 2300 	strex	r3, r2, [r1]
 8004cf0:	617b      	str	r3, [r7, #20]
   return(result);
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d1e5      	bne.n	8004cc4 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2220      	movs	r2, #32
 8004cfc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d08:	2303      	movs	r3, #3
 8004d0a:	e011      	b.n	8004d30 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2220      	movs	r2, #32
 8004d10:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	2220      	movs	r2, #32
 8004d16:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	2200      	movs	r2, #0
 8004d1e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2200      	movs	r2, #0
 8004d24:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	2200      	movs	r2, #0
 8004d2a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004d2e:	2300      	movs	r3, #0
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3758      	adds	r7, #88	@ 0x58
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}

08004d38 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004d38:	b580      	push	{r7, lr}
 8004d3a:	b084      	sub	sp, #16
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	60f8      	str	r0, [r7, #12]
 8004d40:	60b9      	str	r1, [r7, #8]
 8004d42:	603b      	str	r3, [r7, #0]
 8004d44:	4613      	mov	r3, r2
 8004d46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d48:	e04f      	b.n	8004dea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d4a:	69bb      	ldr	r3, [r7, #24]
 8004d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d50:	d04b      	beq.n	8004dea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d52:	f7fb fdf3 	bl	800093c <HAL_GetTick>
 8004d56:	4602      	mov	r2, r0
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	1ad3      	subs	r3, r2, r3
 8004d5c:	69ba      	ldr	r2, [r7, #24]
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	d302      	bcc.n	8004d68 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d62:	69bb      	ldr	r3, [r7, #24]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d101      	bne.n	8004d6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	e04e      	b.n	8004e0a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f003 0304 	and.w	r3, r3, #4
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d037      	beq.n	8004dea <UART_WaitOnFlagUntilTimeout+0xb2>
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	2b80      	cmp	r3, #128	@ 0x80
 8004d7e:	d034      	beq.n	8004dea <UART_WaitOnFlagUntilTimeout+0xb2>
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	2b40      	cmp	r3, #64	@ 0x40
 8004d84:	d031      	beq.n	8004dea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	69db      	ldr	r3, [r3, #28]
 8004d8c:	f003 0308 	and.w	r3, r3, #8
 8004d90:	2b08      	cmp	r3, #8
 8004d92:	d110      	bne.n	8004db6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	2208      	movs	r2, #8
 8004d9a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004d9c:	68f8      	ldr	r0, [r7, #12]
 8004d9e:	f000 f838 	bl	8004e12 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	2208      	movs	r2, #8
 8004da6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004db2:	2301      	movs	r3, #1
 8004db4:	e029      	b.n	8004e0a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	69db      	ldr	r3, [r3, #28]
 8004dbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004dc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004dc4:	d111      	bne.n	8004dea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004dce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004dd0:	68f8      	ldr	r0, [r7, #12]
 8004dd2:	f000 f81e 	bl	8004e12 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2220      	movs	r2, #32
 8004dda:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2200      	movs	r2, #0
 8004de2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004de6:	2303      	movs	r3, #3
 8004de8:	e00f      	b.n	8004e0a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	69da      	ldr	r2, [r3, #28]
 8004df0:	68bb      	ldr	r3, [r7, #8]
 8004df2:	4013      	ands	r3, r2
 8004df4:	68ba      	ldr	r2, [r7, #8]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	bf0c      	ite	eq
 8004dfa:	2301      	moveq	r3, #1
 8004dfc:	2300      	movne	r3, #0
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	461a      	mov	r2, r3
 8004e02:	79fb      	ldrb	r3, [r7, #7]
 8004e04:	429a      	cmp	r2, r3
 8004e06:	d0a0      	beq.n	8004d4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004e08:	2300      	movs	r3, #0
}
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	3710      	adds	r7, #16
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bd80      	pop	{r7, pc}

08004e12 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e12:	b480      	push	{r7}
 8004e14:	b095      	sub	sp, #84	@ 0x54
 8004e16:	af00      	add	r7, sp, #0
 8004e18:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e20:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e22:	e853 3f00 	ldrex	r3, [r3]
 8004e26:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e2a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004e2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	461a      	mov	r2, r3
 8004e36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004e38:	643b      	str	r3, [r7, #64]	@ 0x40
 8004e3a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e3c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004e3e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004e40:	e841 2300 	strex	r3, r2, [r1]
 8004e44:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004e46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d1e6      	bne.n	8004e1a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	3308      	adds	r3, #8
 8004e52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e54:	6a3b      	ldr	r3, [r7, #32]
 8004e56:	e853 3f00 	ldrex	r3, [r3]
 8004e5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8004e5c:	69fb      	ldr	r3, [r7, #28]
 8004e5e:	f023 0301 	bic.w	r3, r3, #1
 8004e62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	3308      	adds	r3, #8
 8004e6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004e6c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004e6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004e70:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004e72:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004e74:	e841 2300 	strex	r3, r2, [r1]
 8004e78:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d1e5      	bne.n	8004e4c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004e84:	2b01      	cmp	r3, #1
 8004e86:	d118      	bne.n	8004eba <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	e853 3f00 	ldrex	r3, [r3]
 8004e94:	60bb      	str	r3, [r7, #8]
   return(result);
 8004e96:	68bb      	ldr	r3, [r7, #8]
 8004e98:	f023 0310 	bic.w	r3, r3, #16
 8004e9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004ea6:	61bb      	str	r3, [r7, #24]
 8004ea8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eaa:	6979      	ldr	r1, [r7, #20]
 8004eac:	69ba      	ldr	r2, [r7, #24]
 8004eae:	e841 2300 	strex	r3, r2, [r1]
 8004eb2:	613b      	str	r3, [r7, #16]
   return(result);
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d1e6      	bne.n	8004e88 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2220      	movs	r2, #32
 8004ebe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004ece:	bf00      	nop
 8004ed0:	3754      	adds	r7, #84	@ 0x54
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr

08004eda <memset>:
 8004eda:	4402      	add	r2, r0
 8004edc:	4603      	mov	r3, r0
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d100      	bne.n	8004ee4 <memset+0xa>
 8004ee2:	4770      	bx	lr
 8004ee4:	f803 1b01 	strb.w	r1, [r3], #1
 8004ee8:	e7f9      	b.n	8004ede <memset+0x4>
	...

08004eec <__libc_init_array>:
 8004eec:	b570      	push	{r4, r5, r6, lr}
 8004eee:	4d0d      	ldr	r5, [pc, #52]	@ (8004f24 <__libc_init_array+0x38>)
 8004ef0:	4c0d      	ldr	r4, [pc, #52]	@ (8004f28 <__libc_init_array+0x3c>)
 8004ef2:	1b64      	subs	r4, r4, r5
 8004ef4:	10a4      	asrs	r4, r4, #2
 8004ef6:	2600      	movs	r6, #0
 8004ef8:	42a6      	cmp	r6, r4
 8004efa:	d109      	bne.n	8004f10 <__libc_init_array+0x24>
 8004efc:	4d0b      	ldr	r5, [pc, #44]	@ (8004f2c <__libc_init_array+0x40>)
 8004efe:	4c0c      	ldr	r4, [pc, #48]	@ (8004f30 <__libc_init_array+0x44>)
 8004f00:	f000 f818 	bl	8004f34 <_init>
 8004f04:	1b64      	subs	r4, r4, r5
 8004f06:	10a4      	asrs	r4, r4, #2
 8004f08:	2600      	movs	r6, #0
 8004f0a:	42a6      	cmp	r6, r4
 8004f0c:	d105      	bne.n	8004f1a <__libc_init_array+0x2e>
 8004f0e:	bd70      	pop	{r4, r5, r6, pc}
 8004f10:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f14:	4798      	blx	r3
 8004f16:	3601      	adds	r6, #1
 8004f18:	e7ee      	b.n	8004ef8 <__libc_init_array+0xc>
 8004f1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f1e:	4798      	blx	r3
 8004f20:	3601      	adds	r6, #1
 8004f22:	e7f2      	b.n	8004f0a <__libc_init_array+0x1e>
 8004f24:	08004f84 	.word	0x08004f84
 8004f28:	08004f84 	.word	0x08004f84
 8004f2c:	08004f84 	.word	0x08004f84
 8004f30:	08004f88 	.word	0x08004f88

08004f34 <_init>:
 8004f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f36:	bf00      	nop
 8004f38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f3a:	bc08      	pop	{r3}
 8004f3c:	469e      	mov	lr, r3
 8004f3e:	4770      	bx	lr

08004f40 <_fini>:
 8004f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f42:	bf00      	nop
 8004f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f46:	bc08      	pop	{r3}
 8004f48:	469e      	mov	lr, r3
 8004f4a:	4770      	bx	lr
